
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//openssl_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000419520 <.init>:
  419520:	stp	x29, x30, [sp, #-16]!
  419524:	mov	x29, sp
  419528:	bl	41ed78 <ASN1_generate_nconf@plt+0x408>
  41952c:	ldp	x29, x30, [sp], #16
  419530:	ret

Disassembly of section .plt:

0000000000419540 <d2i_ECPrivateKey_bio@plt-0x20>:
  419540:	stp	x16, x30, [sp, #-16]!
  419544:	adrp	x16, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  419548:	ldr	x17, [x16, #4088]
  41954c:	add	x16, x16, #0xff8
  419550:	br	x17
  419554:	nop
  419558:	nop
  41955c:	nop

0000000000419560 <d2i_ECPrivateKey_bio@plt>:
  419560:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419564:	ldr	x17, [x16]
  419568:	add	x16, x16, #0x0
  41956c:	br	x17

0000000000419570 <ENGINE_get_ciphers@plt>:
  419570:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419574:	ldr	x17, [x16, #8]
  419578:	add	x16, x16, #0x8
  41957c:	br	x17

0000000000419580 <BF_set_key@plt>:
  419580:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419584:	ldr	x17, [x16, #16]
  419588:	add	x16, x16, #0x10
  41958c:	br	x17

0000000000419590 <BIO_meth_set_create@plt>:
  419590:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419594:	ldr	x17, [x16, #24]
  419598:	add	x16, x16, #0x18
  41959c:	br	x17

00000000004195a0 <SSL_CTX_set_srp_username@plt>:
  4195a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195a4:	ldr	x17, [x16, #32]
  4195a8:	add	x16, x16, #0x20
  4195ac:	br	x17

00000000004195b0 <OCSP_id_get0_info@plt>:
  4195b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195b4:	ldr	x17, [x16, #40]
  4195b8:	add	x16, x16, #0x28
  4195bc:	br	x17

00000000004195c0 <ECDSA_verify@plt>:
  4195c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195c4:	ldr	x17, [x16, #48]
  4195c8:	add	x16, x16, #0x30
  4195cc:	br	x17

00000000004195d0 <OCSP_response_get1_basic@plt>:
  4195d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195d4:	ldr	x17, [x16, #56]
  4195d8:	add	x16, x16, #0x38
  4195dc:	br	x17

00000000004195e0 <X509_CRL_new@plt>:
  4195e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195e4:	ldr	x17, [x16, #64]
  4195e8:	add	x16, x16, #0x40
  4195ec:	br	x17

00000000004195f0 <EC_GROUP_get_point_conversion_form@plt>:
  4195f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4195f4:	ldr	x17, [x16, #72]
  4195f8:	add	x16, x16, #0x48
  4195fc:	br	x17

0000000000419600 <SSL_get_servername@plt>:
  419600:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419604:	ldr	x17, [x16, #80]
  419608:	add	x16, x16, #0x50
  41960c:	br	x17

0000000000419610 <PKCS12_create@plt>:
  419610:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419614:	ldr	x17, [x16, #88]
  419618:	add	x16, x16, #0x58
  41961c:	br	x17

0000000000419620 <BN_GENCB_new@plt>:
  419620:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419624:	ldr	x17, [x16, #96]
  419628:	add	x16, x16, #0x60
  41962c:	br	x17

0000000000419630 <OPENSSL_sk_value@plt>:
  419630:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419634:	ldr	x17, [x16, #104]
  419638:	add	x16, x16, #0x68
  41963c:	br	x17

0000000000419640 <kill@plt>:
  419640:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419644:	ldr	x17, [x16, #112]
  419648:	add	x16, x16, #0x70
  41964c:	br	x17

0000000000419650 <HMAC_CTX_new@plt>:
  419650:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419654:	ldr	x17, [x16, #120]
  419658:	add	x16, x16, #0x78
  41965c:	br	x17

0000000000419660 <EVP_MD_type@plt>:
  419660:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419664:	ldr	x17, [x16, #128]
  419668:	add	x16, x16, #0x80
  41966c:	br	x17

0000000000419670 <DH_generate_parameters_ex@plt>:
  419670:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419674:	ldr	x17, [x16, #136]
  419678:	add	x16, x16, #0x88
  41967c:	br	x17

0000000000419680 <ENGINE_get_id@plt>:
  419680:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419684:	ldr	x17, [x16, #144]
  419688:	add	x16, x16, #0x90
  41968c:	br	x17

0000000000419690 <TS_RESP_get_tst_info@plt>:
  419690:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419694:	ldr	x17, [x16, #152]
  419698:	add	x16, x16, #0x98
  41969c:	br	x17

00000000004196a0 <BIO_ADDRINFO_socktype@plt>:
  4196a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196a4:	ldr	x17, [x16, #160]
  4196a8:	add	x16, x16, #0xa0
  4196ac:	br	x17

00000000004196b0 <TS_REQ_set_msg_imprint@plt>:
  4196b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196b4:	ldr	x17, [x16, #168]
  4196b8:	add	x16, x16, #0xa8
  4196bc:	br	x17

00000000004196c0 <PKCS5_PBKDF2_HMAC@plt>:
  4196c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196c4:	ldr	x17, [x16, #176]
  4196c8:	add	x16, x16, #0xb0
  4196cc:	br	x17

00000000004196d0 <BIO_meth_set_read_ex@plt>:
  4196d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196d4:	ldr	x17, [x16, #184]
  4196d8:	add	x16, x16, #0xb8
  4196dc:	br	x17

00000000004196e0 <EVP_DigestInit_ex@plt>:
  4196e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196e4:	ldr	x17, [x16, #192]
  4196e8:	add	x16, x16, #0xc0
  4196ec:	br	x17

00000000004196f0 <ERR_reason_error_string@plt>:
  4196f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4196f4:	ldr	x17, [x16, #200]
  4196f8:	add	x16, x16, #0xc8
  4196fc:	br	x17

0000000000419700 <X509_get1_email@plt>:
  419700:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419704:	ldr	x17, [x16, #208]
  419708:	add	x16, x16, #0xd0
  41970c:	br	x17

0000000000419710 <SSL_CTX_use_serverinfo_file@plt>:
  419710:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419714:	ldr	x17, [x16, #216]
  419718:	add	x16, x16, #0xd8
  41971c:	br	x17

0000000000419720 <EVP_PKEY_sign@plt>:
  419720:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419724:	ldr	x17, [x16, #224]
  419728:	add	x16, x16, #0xe0
  41972c:	br	x17

0000000000419730 <TS_CONF_set_signer_digest@plt>:
  419730:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419734:	ldr	x17, [x16, #232]
  419738:	add	x16, x16, #0xe8
  41973c:	br	x17

0000000000419740 <BIO_printf@plt>:
  419740:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419744:	ldr	x17, [x16, #240]
  419748:	add	x16, x16, #0xf0
  41974c:	br	x17

0000000000419750 <X509_check_host@plt>:
  419750:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419754:	ldr	x17, [x16, #248]
  419758:	add	x16, x16, #0xf8
  41975c:	br	x17

0000000000419760 <X509_verify_cert@plt>:
  419760:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419764:	ldr	x17, [x16, #256]
  419768:	add	x16, x16, #0x100
  41976c:	br	x17

0000000000419770 <BIO_bind@plt>:
  419770:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419774:	ldr	x17, [x16, #264]
  419778:	add	x16, x16, #0x108
  41977c:	br	x17

0000000000419780 <EVP_PKEY_paramgen@plt>:
  419780:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419784:	ldr	x17, [x16, #272]
  419788:	add	x16, x16, #0x110
  41978c:	br	x17

0000000000419790 <SSL_callback_ctrl@plt>:
  419790:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419794:	ldr	x17, [x16, #280]
  419798:	add	x16, x16, #0x118
  41979c:	br	x17

00000000004197a0 <EVP_PKEY_public_check@plt>:
  4197a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197a4:	ldr	x17, [x16, #288]
  4197a8:	add	x16, x16, #0x120
  4197ac:	br	x17

00000000004197b0 <EVP_des_ede3_wrap@plt>:
  4197b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197b4:	ldr	x17, [x16, #296]
  4197b8:	add	x16, x16, #0x128
  4197bc:	br	x17

00000000004197c0 <DSA_generate_parameters_ex@plt>:
  4197c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197c4:	ldr	x17, [x16, #304]
  4197c8:	add	x16, x16, #0x130
  4197cc:	br	x17

00000000004197d0 <BIO_debug_callback@plt>:
  4197d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197d4:	ldr	x17, [x16, #312]
  4197d8:	add	x16, x16, #0x138
  4197dc:	br	x17

00000000004197e0 <PEM_write_bio_PKCS8@plt>:
  4197e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197e4:	ldr	x17, [x16, #320]
  4197e8:	add	x16, x16, #0x140
  4197ec:	br	x17

00000000004197f0 <PKCS5_pbe2_set_iv@plt>:
  4197f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4197f4:	ldr	x17, [x16, #328]
  4197f8:	add	x16, x16, #0x148
  4197fc:	br	x17

0000000000419800 <SSL_SESSION_free@plt>:
  419800:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419804:	ldr	x17, [x16, #336]
  419808:	add	x16, x16, #0x150
  41980c:	br	x17

0000000000419810 <PBEPARAM_free@plt>:
  419810:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419814:	ldr	x17, [x16, #344]
  419818:	add	x16, x16, #0x158
  41981c:	br	x17

0000000000419820 <X509_add_ext@plt>:
  419820:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419824:	ldr	x17, [x16, #352]
  419828:	add	x16, x16, #0x160
  41982c:	br	x17

0000000000419830 <i2d_PUBKEY_bio@plt>:
  419830:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419834:	ldr	x17, [x16, #360]
  419838:	add	x16, x16, #0x168
  41983c:	br	x17

0000000000419840 <X509_CRL_set_issuer_name@plt>:
  419840:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419844:	ldr	x17, [x16, #368]
  419848:	add	x16, x16, #0x170
  41984c:	br	x17

0000000000419850 <OPENSSL_LH_strhash@plt>:
  419850:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419854:	ldr	x17, [x16, #376]
  419858:	add	x16, x16, #0x178
  41985c:	br	x17

0000000000419860 <PEM_read_bio_RSAPublicKey@plt>:
  419860:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419864:	ldr	x17, [x16, #384]
  419868:	add	x16, x16, #0x180
  41986c:	br	x17

0000000000419870 <SSL_get_rbio@plt>:
  419870:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419874:	ldr	x17, [x16, #392]
  419878:	add	x16, x16, #0x188
  41987c:	br	x17

0000000000419880 <BIO_meth_set_puts@plt>:
  419880:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419884:	ldr	x17, [x16, #400]
  419888:	add	x16, x16, #0x190
  41988c:	br	x17

0000000000419890 <ASN1_d2i_bio@plt>:
  419890:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419894:	ldr	x17, [x16, #408]
  419898:	add	x16, x16, #0x198
  41989c:	br	x17

00000000004198a0 <X509_STORE_CTX_get_error_depth@plt>:
  4198a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198a4:	ldr	x17, [x16, #416]
  4198a8:	add	x16, x16, #0x1a0
  4198ac:	br	x17

00000000004198b0 <UI_add_user_data@plt>:
  4198b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198b4:	ldr	x17, [x16, #424]
  4198b8:	add	x16, x16, #0x1a8
  4198bc:	br	x17

00000000004198c0 <d2i_DHxparams@plt>:
  4198c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198c4:	ldr	x17, [x16, #432]
  4198c8:	add	x16, x16, #0x1b0
  4198cc:	br	x17

00000000004198d0 <TS_MSG_IMPRINT_set_msg@plt>:
  4198d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198d4:	ldr	x17, [x16, #440]
  4198d8:	add	x16, x16, #0x1b8
  4198dc:	br	x17

00000000004198e0 <X509_sign@plt>:
  4198e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198e4:	ldr	x17, [x16, #448]
  4198e8:	add	x16, x16, #0x1c0
  4198ec:	br	x17

00000000004198f0 <OCSP_REQUEST_add_ext@plt>:
  4198f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4198f4:	ldr	x17, [x16, #456]
  4198f8:	add	x16, x16, #0x1c8
  4198fc:	br	x17

0000000000419900 <EVP_PKEY_set1_DSA@plt>:
  419900:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419904:	ldr	x17, [x16, #464]
  419908:	add	x16, x16, #0x1d0
  41990c:	br	x17

0000000000419910 <X509_ATTRIBUTE_count@plt>:
  419910:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419914:	ldr	x17, [x16, #472]
  419918:	add	x16, x16, #0x1d8
  41991c:	br	x17

0000000000419920 <i2d_ECPrivateKey_bio@plt>:
  419920:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419924:	ldr	x17, [x16, #480]
  419928:	add	x16, x16, #0x1e0
  41992c:	br	x17

0000000000419930 <EC_KEY_free@plt>:
  419930:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419934:	ldr	x17, [x16, #488]
  419938:	add	x16, x16, #0x1e8
  41993c:	br	x17

0000000000419940 <unlink@plt>:
  419940:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419944:	ldr	x17, [x16, #496]
  419948:	add	x16, x16, #0x1f0
  41994c:	br	x17

0000000000419950 <OCSP_CERTID_free@plt>:
  419950:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419954:	ldr	x17, [x16, #504]
  419958:	add	x16, x16, #0x1f8
  41995c:	br	x17

0000000000419960 <CMS_add0_recipient_password@plt>:
  419960:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419964:	ldr	x17, [x16, #512]
  419968:	add	x16, x16, #0x200
  41996c:	br	x17

0000000000419970 <X509_ATTRIBUTE_get0_object@plt>:
  419970:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419974:	ldr	x17, [x16, #520]
  419978:	add	x16, x16, #0x208
  41997c:	br	x17

0000000000419980 <OCSP_response_status@plt>:
  419980:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419984:	ldr	x17, [x16, #528]
  419988:	add	x16, x16, #0x210
  41998c:	br	x17

0000000000419990 <EVP_PKEY_get0_RSA@plt>:
  419990:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419994:	ldr	x17, [x16, #536]
  419998:	add	x16, x16, #0x218
  41999c:	br	x17

00000000004199a0 <d2i_TS_REQ_bio@plt>:
  4199a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199a4:	ldr	x17, [x16, #544]
  4199a8:	add	x16, x16, #0x220
  4199ac:	br	x17

00000000004199b0 <SSL_get_shared_ciphers@plt>:
  4199b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199b4:	ldr	x17, [x16, #552]
  4199b8:	add	x16, x16, #0x228
  4199bc:	br	x17

00000000004199c0 <EVP_PKEY_bits@plt>:
  4199c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199c4:	ldr	x17, [x16, #560]
  4199c8:	add	x16, x16, #0x230
  4199cc:	br	x17

00000000004199d0 <BIO_dump_indent@plt>:
  4199d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199d4:	ldr	x17, [x16, #568]
  4199d8:	add	x16, x16, #0x238
  4199dc:	br	x17

00000000004199e0 <EC_KEY_new@plt>:
  4199e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199e4:	ldr	x17, [x16, #576]
  4199e8:	add	x16, x16, #0x240
  4199ec:	br	x17

00000000004199f0 <X509_CRL_verify@plt>:
  4199f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  4199f4:	ldr	x17, [x16, #584]
  4199f8:	add	x16, x16, #0x248
  4199fc:	br	x17

0000000000419a00 <EVP_PKEY_encrypt@plt>:
  419a00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a04:	ldr	x17, [x16, #592]
  419a08:	add	x16, x16, #0x250
  419a0c:	br	x17

0000000000419a10 <TLS_client_method@plt>:
  419a10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a14:	ldr	x17, [x16, #600]
  419a18:	add	x16, x16, #0x258
  419a1c:	br	x17

0000000000419a20 <TXT_DB_read@plt>:
  419a20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a24:	ldr	x17, [x16, #608]
  419a28:	add	x16, x16, #0x260
  419a2c:	br	x17

0000000000419a30 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  419a30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a34:	ldr	x17, [x16, #616]
  419a38:	add	x16, x16, #0x268
  419a3c:	br	x17

0000000000419a40 <SSL_CTX_set_cipher_list@plt>:
  419a40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a44:	ldr	x17, [x16, #624]
  419a48:	add	x16, x16, #0x270
  419a4c:	br	x17

0000000000419a50 <OCSP_REQUEST_new@plt>:
  419a50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a54:	ldr	x17, [x16, #632]
  419a58:	add	x16, x16, #0x278
  419a5c:	br	x17

0000000000419a60 <BIO_parse_hostserv@plt>:
  419a60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a64:	ldr	x17, [x16, #640]
  419a68:	add	x16, x16, #0x280
  419a6c:	br	x17

0000000000419a70 <ERR_get_error@plt>:
  419a70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a74:	ldr	x17, [x16, #648]
  419a78:	add	x16, x16, #0x288
  419a7c:	br	x17

0000000000419a80 <fgets@plt>:
  419a80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a84:	ldr	x17, [x16, #656]
  419a88:	add	x16, x16, #0x290
  419a8c:	br	x17

0000000000419a90 <EVP_CipherInit_ex@plt>:
  419a90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419a94:	ldr	x17, [x16, #664]
  419a98:	add	x16, x16, #0x298
  419a9c:	br	x17

0000000000419aa0 <ASN1_TIME_free@plt>:
  419aa0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419aa4:	ldr	x17, [x16, #672]
  419aa8:	add	x16, x16, #0x2a0
  419aac:	br	x17

0000000000419ab0 <times@plt>:
  419ab0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ab4:	ldr	x17, [x16, #680]
  419ab8:	add	x16, x16, #0x2a8
  419abc:	br	x17

0000000000419ac0 <OSSL_STORE_INFO_type_string@plt>:
  419ac0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ac4:	ldr	x17, [x16, #688]
  419ac8:	add	x16, x16, #0x2b0
  419acc:	br	x17

0000000000419ad0 <DSA_sign@plt>:
  419ad0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ad4:	ldr	x17, [x16, #696]
  419ad8:	add	x16, x16, #0x2b8
  419adc:	br	x17

0000000000419ae0 <X509V3_set_nconf@plt>:
  419ae0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ae4:	ldr	x17, [x16, #704]
  419ae8:	add	x16, x16, #0x2c0
  419aec:	br	x17

0000000000419af0 <RSA_pkey_ctx_ctrl@plt>:
  419af0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419af4:	ldr	x17, [x16, #712]
  419af8:	add	x16, x16, #0x2c8
  419afc:	br	x17

0000000000419b00 <pipe@plt>:
  419b00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b04:	ldr	x17, [x16, #720]
  419b08:	add	x16, x16, #0x2d0
  419b0c:	br	x17

0000000000419b10 <OPENSSL_sk_sort@plt>:
  419b10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b14:	ldr	x17, [x16, #728]
  419b18:	add	x16, x16, #0x2d8
  419b1c:	br	x17

0000000000419b20 <SSL_SESSION_set1_id_context@plt>:
  419b20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b24:	ldr	x17, [x16, #736]
  419b28:	add	x16, x16, #0x2e0
  419b2c:	br	x17

0000000000419b30 <RAND_load_file@plt>:
  419b30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b34:	ldr	x17, [x16, #744]
  419b38:	add	x16, x16, #0x2e8
  419b3c:	br	x17

0000000000419b40 <BIO_new_connect@plt>:
  419b40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b44:	ldr	x17, [x16, #752]
  419b48:	add	x16, x16, #0x2f0
  419b4c:	br	x17

0000000000419b50 <i2d_DSA_PUBKEY_bio@plt>:
  419b50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b54:	ldr	x17, [x16, #760]
  419b58:	add	x16, x16, #0x2f8
  419b5c:	br	x17

0000000000419b60 <SHA512@plt>:
  419b60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b64:	ldr	x17, [x16, #768]
  419b68:	add	x16, x16, #0x300
  419b6c:	br	x17

0000000000419b70 <i2d_TS_RESP_bio@plt>:
  419b70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b74:	ldr	x17, [x16, #776]
  419b78:	add	x16, x16, #0x308
  419b7c:	br	x17

0000000000419b80 <CMS_RecipientInfo_kari_get0_ctx@plt>:
  419b80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b84:	ldr	x17, [x16, #784]
  419b88:	add	x16, x16, #0x310
  419b8c:	br	x17

0000000000419b90 <SCT_validation_status_string@plt>:
  419b90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419b94:	ldr	x17, [x16, #792]
  419b98:	add	x16, x16, #0x318
  419b9c:	br	x17

0000000000419ba0 <SSL_CTX_free@plt>:
  419ba0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ba4:	ldr	x17, [x16, #800]
  419ba8:	add	x16, x16, #0x320
  419bac:	br	x17

0000000000419bb0 <UI_method_set_reader@plt>:
  419bb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bb4:	ldr	x17, [x16, #808]
  419bb8:	add	x16, x16, #0x328
  419bbc:	br	x17

0000000000419bc0 <OSSL_STORE_find@plt>:
  419bc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bc4:	ldr	x17, [x16, #816]
  419bc8:	add	x16, x16, #0x330
  419bcc:	br	x17

0000000000419bd0 <BN_is_odd@plt>:
  419bd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bd4:	ldr	x17, [x16, #824]
  419bd8:	add	x16, x16, #0x338
  419bdc:	br	x17

0000000000419be0 <stpcpy@plt>:
  419be0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419be4:	ldr	x17, [x16, #832]
  419be8:	add	x16, x16, #0x340
  419bec:	br	x17

0000000000419bf0 <TS_CONF_set_signer_cert@plt>:
  419bf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419bf4:	ldr	x17, [x16, #840]
  419bf8:	add	x16, x16, #0x348
  419bfc:	br	x17

0000000000419c00 <X509_VERIFY_PARAM_get_count@plt>:
  419c00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c04:	ldr	x17, [x16, #848]
  419c08:	add	x16, x16, #0x350
  419c0c:	br	x17

0000000000419c10 <SSL_CTX_set_stateless_cookie_generate_cb@plt>:
  419c10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c14:	ldr	x17, [x16, #856]
  419c18:	add	x16, x16, #0x358
  419c1c:	br	x17

0000000000419c20 <EVP_MD_do_all_sorted@plt>:
  419c20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c24:	ldr	x17, [x16, #864]
  419c28:	add	x16, x16, #0x360
  419c2c:	br	x17

0000000000419c30 <__libc_start_main@plt>:
  419c30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c34:	ldr	x17, [x16, #872]
  419c38:	add	x16, x16, #0x368
  419c3c:	br	x17

0000000000419c40 <X509_VERIFY_PARAM_new@plt>:
  419c40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c44:	ldr	x17, [x16, #880]
  419c48:	add	x16, x16, #0x370
  419c4c:	br	x17

0000000000419c50 <SSL_dane_set_flags@plt>:
  419c50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c54:	ldr	x17, [x16, #888]
  419c58:	add	x16, x16, #0x378
  419c5c:	br	x17

0000000000419c60 <alarm@plt>:
  419c60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c64:	ldr	x17, [x16, #896]
  419c68:	add	x16, x16, #0x380
  419c6c:	br	x17

0000000000419c70 <EVP_MD_CTX_md@plt>:
  419c70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c74:	ldr	x17, [x16, #904]
  419c78:	add	x16, x16, #0x388
  419c7c:	br	x17

0000000000419c80 <SRP_user_pwd_free@plt>:
  419c80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c84:	ldr	x17, [x16, #912]
  419c88:	add	x16, x16, #0x390
  419c8c:	br	x17

0000000000419c90 <X509_CRL_diff@plt>:
  419c90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419c94:	ldr	x17, [x16, #920]
  419c98:	add	x16, x16, #0x398
  419c9c:	br	x17

0000000000419ca0 <fdopen@plt>:
  419ca0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ca4:	ldr	x17, [x16, #928]
  419ca8:	add	x16, x16, #0x3a0
  419cac:	br	x17

0000000000419cb0 <SSL_CIPHER_get_version@plt>:
  419cb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cb4:	ldr	x17, [x16, #936]
  419cb8:	add	x16, x16, #0x3a8
  419cbc:	br	x17

0000000000419cc0 <BN_CTX_free@plt>:
  419cc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cc4:	ldr	x17, [x16, #944]
  419cc8:	add	x16, x16, #0x3b0
  419ccc:	br	x17

0000000000419cd0 <BIO_ADDR_rawport@plt>:
  419cd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cd4:	ldr	x17, [x16, #952]
  419cd8:	add	x16, x16, #0x3b8
  419cdc:	br	x17

0000000000419ce0 <EVP_PKEY_get1_EC_KEY@plt>:
  419ce0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ce4:	ldr	x17, [x16, #960]
  419ce8:	add	x16, x16, #0x3c0
  419cec:	br	x17

0000000000419cf0 <X509_get_issuer_name@plt>:
  419cf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419cf4:	ldr	x17, [x16, #968]
  419cf8:	add	x16, x16, #0x3c8
  419cfc:	br	x17

0000000000419d00 <TXT_DB_get_by_index@plt>:
  419d00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d04:	ldr	x17, [x16, #976]
  419d08:	add	x16, x16, #0x3d0
  419d0c:	br	x17

0000000000419d10 <BIO_ADDR_free@plt>:
  419d10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d14:	ldr	x17, [x16, #984]
  419d18:	add	x16, x16, #0x3d8
  419d1c:	br	x17

0000000000419d20 <CMS_decrypt_set1_pkey@plt>:
  419d20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d24:	ldr	x17, [x16, #992]
  419d28:	add	x16, x16, #0x3e0
  419d2c:	br	x17

0000000000419d30 <X509_STORE_CTX_get_current_cert@plt>:
  419d30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d34:	ldr	x17, [x16, #1000]
  419d38:	add	x16, x16, #0x3e8
  419d3c:	br	x17

0000000000419d40 <CRYPTO_memdup@plt>:
  419d40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d44:	ldr	x17, [x16, #1008]
  419d48:	add	x16, x16, #0x3f0
  419d4c:	br	x17

0000000000419d50 <SSL_get_key_update_type@plt>:
  419d50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d54:	ldr	x17, [x16, #1016]
  419d58:	add	x16, x16, #0x3f8
  419d5c:	br	x17

0000000000419d60 <SSL_is_init_finished@plt>:
  419d60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d64:	ldr	x17, [x16, #1024]
  419d68:	add	x16, x16, #0x400
  419d6c:	br	x17

0000000000419d70 <s2i_ASN1_INTEGER@plt>:
  419d70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d74:	ldr	x17, [x16, #1032]
  419d78:	add	x16, x16, #0x408
  419d7c:	br	x17

0000000000419d80 <PKCS12_mac_present@plt>:
  419d80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d84:	ldr	x17, [x16, #1040]
  419d88:	add	x16, x16, #0x410
  419d8c:	br	x17

0000000000419d90 <X509_CRL_http_nbio@plt>:
  419d90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419d94:	ldr	x17, [x16, #1048]
  419d98:	add	x16, x16, #0x418
  419d9c:	br	x17

0000000000419da0 <EVP_PKEY_paramgen_init@plt>:
  419da0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419da4:	ldr	x17, [x16, #1056]
  419da8:	add	x16, x16, #0x420
  419dac:	br	x17

0000000000419db0 <OSSL_STORE_INFO_get0_CRL@plt>:
  419db0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419db4:	ldr	x17, [x16, #1064]
  419db8:	add	x16, x16, #0x428
  419dbc:	br	x17

0000000000419dc0 <SSL_CTX_set_security_callback@plt>:
  419dc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dc4:	ldr	x17, [x16, #1072]
  419dc8:	add	x16, x16, #0x430
  419dcc:	br	x17

0000000000419dd0 <X509_add1_reject_object@plt>:
  419dd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419dd4:	ldr	x17, [x16, #1080]
  419dd8:	add	x16, x16, #0x438
  419ddc:	br	x17

0000000000419de0 <BIO_connect@plt>:
  419de0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419de4:	ldr	x17, [x16, #1088]
  419de8:	add	x16, x16, #0x440
  419dec:	br	x17

0000000000419df0 <EVP_CIPHER_CTX_key_length@plt>:
  419df0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419df4:	ldr	x17, [x16, #1096]
  419df8:	add	x16, x16, #0x448
  419dfc:	br	x17

0000000000419e00 <PKCS8_decrypt@plt>:
  419e00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e04:	ldr	x17, [x16, #1104]
  419e08:	add	x16, x16, #0x450
  419e0c:	br	x17

0000000000419e10 <ASN1_STRING_set@plt>:
  419e10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e14:	ldr	x17, [x16, #1112]
  419e18:	add	x16, x16, #0x458
  419e1c:	br	x17

0000000000419e20 <X509_VERIFY_PARAM_free@plt>:
  419e20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e24:	ldr	x17, [x16, #1120]
  419e28:	add	x16, x16, #0x460
  419e2c:	br	x17

0000000000419e30 <CMS_decrypt_set1_key@plt>:
  419e30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e34:	ldr	x17, [x16, #1128]
  419e38:	add	x16, x16, #0x468
  419e3c:	br	x17

0000000000419e40 <EVP_CIPHER_flags@plt>:
  419e40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e44:	ldr	x17, [x16, #1136]
  419e48:	add	x16, x16, #0x470
  419e4c:	br	x17

0000000000419e50 <UI_create_method@plt>:
  419e50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e54:	ldr	x17, [x16, #1144]
  419e58:	add	x16, x16, #0x478
  419e5c:	br	x17

0000000000419e60 <BN_is_zero@plt>:
  419e60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e64:	ldr	x17, [x16, #1152]
  419e68:	add	x16, x16, #0x480
  419e6c:	br	x17

0000000000419e70 <SSL_get_srp_username@plt>:
  419e70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e74:	ldr	x17, [x16, #1160]
  419e78:	add	x16, x16, #0x488
  419e7c:	br	x17

0000000000419e80 <BN_GENCB_get_arg@plt>:
  419e80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e84:	ldr	x17, [x16, #1168]
  419e88:	add	x16, x16, #0x490
  419e8c:	br	x17

0000000000419e90 <BIO_next@plt>:
  419e90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419e94:	ldr	x17, [x16, #1176]
  419e98:	add	x16, x16, #0x498
  419e9c:	br	x17

0000000000419ea0 <X509_check_purpose@plt>:
  419ea0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ea4:	ldr	x17, [x16, #1184]
  419ea8:	add	x16, x16, #0x4a0
  419eac:	br	x17

0000000000419eb0 <SSL_CTX_use_certificate@plt>:
  419eb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419eb4:	ldr	x17, [x16, #1192]
  419eb8:	add	x16, x16, #0x4a8
  419ebc:	br	x17

0000000000419ec0 <CMS_ReceiptRequest_create0@plt>:
  419ec0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ec4:	ldr	x17, [x16, #1200]
  419ec8:	add	x16, x16, #0x4b0
  419ecc:	br	x17

0000000000419ed0 <PKCS7_verify@plt>:
  419ed0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ed4:	ldr	x17, [x16, #1208]
  419ed8:	add	x16, x16, #0x4b8
  419edc:	br	x17

0000000000419ee0 <SSL_CTX_sess_set_new_cb@plt>:
  419ee0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ee4:	ldr	x17, [x16, #1216]
  419ee8:	add	x16, x16, #0x4c0
  419eec:	br	x17

0000000000419ef0 <TS_VERIFY_CTX_add_flags@plt>:
  419ef0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ef4:	ldr	x17, [x16, #1224]
  419ef8:	add	x16, x16, #0x4c8
  419efc:	br	x17

0000000000419f00 <SSL_CTX_set_not_resumable_session_callback@plt>:
  419f00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f04:	ldr	x17, [x16, #1232]
  419f08:	add	x16, x16, #0x4d0
  419f0c:	br	x17

0000000000419f10 <time@plt>:
  419f10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f14:	ldr	x17, [x16, #1240]
  419f18:	add	x16, x16, #0x4d8
  419f1c:	br	x17

0000000000419f20 <OBJ_NAME_do_all_sorted@plt>:
  419f20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f24:	ldr	x17, [x16, #1248]
  419f28:	add	x16, x16, #0x4e0
  419f2c:	br	x17

0000000000419f30 <PEM_write_bio_PrivateKey_traditional@plt>:
  419f30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f34:	ldr	x17, [x16, #1256]
  419f38:	add	x16, x16, #0x4e8
  419f3c:	br	x17

0000000000419f40 <strtok@plt>:
  419f40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f44:	ldr	x17, [x16, #1264]
  419f48:	add	x16, x16, #0x4f0
  419f4c:	br	x17

0000000000419f50 <X509_get_signature_nid@plt>:
  419f50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f54:	ldr	x17, [x16, #1272]
  419f58:	add	x16, x16, #0x4f8
  419f5c:	br	x17

0000000000419f60 <NCONF_free@plt>:
  419f60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f64:	ldr	x17, [x16, #1280]
  419f68:	add	x16, x16, #0x500
  419f6c:	br	x17

0000000000419f70 <Camellia_set_key@plt>:
  419f70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f74:	ldr	x17, [x16, #1288]
  419f78:	add	x16, x16, #0x508
  419f7c:	br	x17

0000000000419f80 <d2i_DHparams@plt>:
  419f80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f84:	ldr	x17, [x16, #1296]
  419f88:	add	x16, x16, #0x510
  419f8c:	br	x17

0000000000419f90 <CMS_final@plt>:
  419f90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419f94:	ldr	x17, [x16, #1304]
  419f98:	add	x16, x16, #0x518
  419f9c:	br	x17

0000000000419fa0 <TS_VERIFY_CTX_new@plt>:
  419fa0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fa4:	ldr	x17, [x16, #1312]
  419fa8:	add	x16, x16, #0x520
  419fac:	br	x17

0000000000419fb0 <EC_get_builtin_curves@plt>:
  419fb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fb4:	ldr	x17, [x16, #1320]
  419fb8:	add	x16, x16, #0x528
  419fbc:	br	x17

0000000000419fc0 <X509_CRL_get_ext_d2i@plt>:
  419fc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fc4:	ldr	x17, [x16, #1328]
  419fc8:	add	x16, x16, #0x530
  419fcc:	br	x17

0000000000419fd0 <__lxstat@plt>:
  419fd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fd4:	ldr	x17, [x16, #1336]
  419fd8:	add	x16, x16, #0x538
  419fdc:	br	x17

0000000000419fe0 <SSL_get_sigalgs@plt>:
  419fe0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419fe4:	ldr	x17, [x16, #1344]
  419fe8:	add	x16, x16, #0x540
  419fec:	br	x17

0000000000419ff0 <ASN1_item_d2i@plt>:
  419ff0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  419ff4:	ldr	x17, [x16, #1352]
  419ff8:	add	x16, x16, #0x548
  419ffc:	br	x17

000000000041a000 <SSL_CONF_CTX_set_flags@plt>:
  41a000:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a004:	ldr	x17, [x16, #1360]
  41a008:	add	x16, x16, #0x550
  41a00c:	br	x17

000000000041a010 <fileno@plt>:
  41a010:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a014:	ldr	x17, [x16, #1368]
  41a018:	add	x16, x16, #0x558
  41a01c:	br	x17

000000000041a020 <BIO_dump@plt>:
  41a020:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a024:	ldr	x17, [x16, #1376]
  41a028:	add	x16, x16, #0x560
  41a02c:	br	x17

000000000041a030 <PEM_write_bio_X509_AUX@plt>:
  41a030:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a034:	ldr	x17, [x16, #1384]
  41a038:	add	x16, x16, #0x568
  41a03c:	br	x17

000000000041a040 <__gmon_start__@plt>:
  41a040:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a044:	ldr	x17, [x16, #1392]
  41a048:	add	x16, x16, #0x570
  41a04c:	br	x17

000000000041a050 <SSL_get_current_cipher@plt>:
  41a050:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a054:	ldr	x17, [x16, #1400]
  41a058:	add	x16, x16, #0x578
  41a05c:	br	x17

000000000041a060 <ASN1_TYPE_free@plt>:
  41a060:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a064:	ldr	x17, [x16, #1408]
  41a068:	add	x16, x16, #0x580
  41a06c:	br	x17

000000000041a070 <GENERAL_NAMES_free@plt>:
  41a070:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a074:	ldr	x17, [x16, #1416]
  41a078:	add	x16, x16, #0x588
  41a07c:	br	x17

000000000041a080 <RSA_private_encrypt@plt>:
  41a080:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a084:	ldr	x17, [x16, #1424]
  41a088:	add	x16, x16, #0x590
  41a08c:	br	x17

000000000041a090 <i2d_OCSP_REQUEST@plt>:
  41a090:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a094:	ldr	x17, [x16, #1432]
  41a098:	add	x16, x16, #0x598
  41a09c:	br	x17

000000000041a0a0 <X509_VERIFY_PARAM_set_auth_level@plt>:
  41a0a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0a4:	ldr	x17, [x16, #1440]
  41a0a8:	add	x16, x16, #0x5a0
  41a0ac:	br	x17

000000000041a0b0 <ASN1_TIME_print@plt>:
  41a0b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0b4:	ldr	x17, [x16, #1448]
  41a0b8:	add	x16, x16, #0x5a8
  41a0bc:	br	x17

000000000041a0c0 <SSL_version@plt>:
  41a0c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0c4:	ldr	x17, [x16, #1456]
  41a0c8:	add	x16, x16, #0x5b0
  41a0cc:	br	x17

000000000041a0d0 <ASN1_TIME_set_string@plt>:
  41a0d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0d4:	ldr	x17, [x16, #1464]
  41a0d8:	add	x16, x16, #0x5b8
  41a0dc:	br	x17

000000000041a0e0 <DH_size@plt>:
  41a0e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0e4:	ldr	x17, [x16, #1472]
  41a0e8:	add	x16, x16, #0x5c0
  41a0ec:	br	x17

000000000041a0f0 <CMS_get0_SignerInfos@plt>:
  41a0f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a0f4:	ldr	x17, [x16, #1480]
  41a0f8:	add	x16, x16, #0x5c8
  41a0fc:	br	x17

000000000041a100 <X509_get_X509_PUBKEY@plt>:
  41a100:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a104:	ldr	x17, [x16, #1488]
  41a108:	add	x16, x16, #0x5d0
  41a10c:	br	x17

000000000041a110 <PEM_write_bio_ECPKParameters@plt>:
  41a110:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a114:	ldr	x17, [x16, #1496]
  41a118:	add	x16, x16, #0x5d8
  41a11c:	br	x17

000000000041a120 <EVP_PKEY2PKCS8@plt>:
  41a120:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a124:	ldr	x17, [x16, #1504]
  41a128:	add	x16, x16, #0x5e0
  41a12c:	br	x17

000000000041a130 <rename@plt>:
  41a130:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a134:	ldr	x17, [x16, #1512]
  41a138:	add	x16, x16, #0x5e8
  41a13c:	br	x17

000000000041a140 <strtod@plt>:
  41a140:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a144:	ldr	x17, [x16, #1520]
  41a148:	add	x16, x16, #0x5f0
  41a14c:	br	x17

000000000041a150 <OCSP_copy_nonce@plt>:
  41a150:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a154:	ldr	x17, [x16, #1528]
  41a158:	add	x16, x16, #0x5f8
  41a15c:	br	x17

000000000041a160 <d2i_RSAPrivateKey@plt>:
  41a160:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a164:	ldr	x17, [x16, #1536]
  41a168:	add	x16, x16, #0x600
  41a16c:	br	x17

000000000041a170 <ASN1_TYPE_get@plt>:
  41a170:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a174:	ldr	x17, [x16, #1544]
  41a178:	add	x16, x16, #0x608
  41a17c:	br	x17

000000000041a180 <CMS_get0_signers@plt>:
  41a180:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a184:	ldr	x17, [x16, #1552]
  41a188:	add	x16, x16, #0x610
  41a18c:	br	x17

000000000041a190 <PKCS12_SAFEBAG_get0_safes@plt>:
  41a190:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a194:	ldr	x17, [x16, #1560]
  41a198:	add	x16, x16, #0x618
  41a19c:	br	x17

000000000041a1a0 <TS_REQ_to_TS_VERIFY_CTX@plt>:
  41a1a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1a4:	ldr	x17, [x16, #1568]
  41a1a8:	add	x16, x16, #0x620
  41a1ac:	br	x17

000000000041a1b0 <SSL_CONF_CTX_set_ssl_ctx@plt>:
  41a1b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1b4:	ldr	x17, [x16, #1576]
  41a1b8:	add	x16, x16, #0x628
  41a1bc:	br	x17

000000000041a1c0 <i2d_OCSP_RESPONSE@plt>:
  41a1c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1c4:	ldr	x17, [x16, #1584]
  41a1c8:	add	x16, x16, #0x630
  41a1cc:	br	x17

000000000041a1d0 <OSSL_STORE_expect@plt>:
  41a1d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1d4:	ldr	x17, [x16, #1592]
  41a1d8:	add	x16, x16, #0x638
  41a1dc:	br	x17

000000000041a1e0 <qsort@plt>:
  41a1e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1e4:	ldr	x17, [x16, #1600]
  41a1e8:	add	x16, x16, #0x640
  41a1ec:	br	x17

000000000041a1f0 <d2i_PUBKEY_bio@plt>:
  41a1f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a1f4:	ldr	x17, [x16, #1608]
  41a1f8:	add	x16, x16, #0x648
  41a1fc:	br	x17

000000000041a200 <X509_STORE_CTX_get_num_untrusted@plt>:
  41a200:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a204:	ldr	x17, [x16, #1616]
  41a208:	add	x16, x16, #0x650
  41a20c:	br	x17

000000000041a210 <Camellia_cbc_encrypt@plt>:
  41a210:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a214:	ldr	x17, [x16, #1624]
  41a218:	add	x16, x16, #0x658
  41a21c:	br	x17

000000000041a220 <OBJ_nid2ln@plt>:
  41a220:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a224:	ldr	x17, [x16, #1632]
  41a228:	add	x16, x16, #0x660
  41a22c:	br	x17

000000000041a230 <EC_GROUP_new_by_curve_name@plt>:
  41a230:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a234:	ldr	x17, [x16, #1640]
  41a238:	add	x16, x16, #0x668
  41a23c:	br	x17

000000000041a240 <GENERAL_NAME_free@plt>:
  41a240:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a244:	ldr	x17, [x16, #1648]
  41a248:	add	x16, x16, #0x670
  41a24c:	br	x17

000000000041a250 <OSSL_STORE_SEARCH_by_name@plt>:
  41a250:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a254:	ldr	x17, [x16, #1656]
  41a258:	add	x16, x16, #0x678
  41a25c:	br	x17

000000000041a260 <PEM_read_bio_ECPKParameters@plt>:
  41a260:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a264:	ldr	x17, [x16, #1664]
  41a268:	add	x16, x16, #0x680
  41a26c:	br	x17

000000000041a270 <TS_MSG_IMPRINT_new@plt>:
  41a270:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a274:	ldr	x17, [x16, #1672]
  41a278:	add	x16, x16, #0x688
  41a27c:	br	x17

000000000041a280 <BIO_number_written@plt>:
  41a280:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a284:	ldr	x17, [x16, #1680]
  41a288:	add	x16, x16, #0x690
  41a28c:	br	x17

000000000041a290 <BIO_get_retry_reason@plt>:
  41a290:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a294:	ldr	x17, [x16, #1688]
  41a298:	add	x16, x16, #0x698
  41a29c:	br	x17

000000000041a2a0 <ERR_clear_error@plt>:
  41a2a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2a4:	ldr	x17, [x16, #1696]
  41a2a8:	add	x16, x16, #0x6a0
  41a2ac:	br	x17

000000000041a2b0 <OBJ_obj2nid@plt>:
  41a2b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2b4:	ldr	x17, [x16, #1704]
  41a2b8:	add	x16, x16, #0x6a8
  41a2bc:	br	x17

000000000041a2c0 <NETSCAPE_CERT_SEQUENCE_new@plt>:
  41a2c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2c4:	ldr	x17, [x16, #1712]
  41a2c8:	add	x16, x16, #0x6b0
  41a2cc:	br	x17

000000000041a2d0 <SSL_ct_is_enabled@plt>:
  41a2d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2d4:	ldr	x17, [x16, #1720]
  41a2d8:	add	x16, x16, #0x6b8
  41a2dc:	br	x17

000000000041a2e0 <SSL_SESSION_new@plt>:
  41a2e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2e4:	ldr	x17, [x16, #1728]
  41a2e8:	add	x16, x16, #0x6c0
  41a2ec:	br	x17

000000000041a2f0 <EVP_PKEY_CTX_new@plt>:
  41a2f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a2f4:	ldr	x17, [x16, #1736]
  41a2f8:	add	x16, x16, #0x6c8
  41a2fc:	br	x17

000000000041a300 <i2b_PVK_bio@plt>:
  41a300:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a304:	ldr	x17, [x16, #1744]
  41a308:	add	x16, x16, #0x6d0
  41a30c:	br	x17

000000000041a310 <ASN1_GENERALIZEDTIME_new@plt>:
  41a310:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a314:	ldr	x17, [x16, #1752]
  41a318:	add	x16, x16, #0x6d8
  41a31c:	br	x17

000000000041a320 <X509_ATTRIBUTE_get0_type@plt>:
  41a320:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a324:	ldr	x17, [x16, #1760]
  41a328:	add	x16, x16, #0x6e0
  41a32c:	br	x17

000000000041a330 <X509V3_EXT_add_nconf@plt>:
  41a330:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a334:	ldr	x17, [x16, #1768]
  41a338:	add	x16, x16, #0x6e8
  41a33c:	br	x17

000000000041a340 <RAND_poll@plt>:
  41a340:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a344:	ldr	x17, [x16, #1776]
  41a348:	add	x16, x16, #0x6f0
  41a34c:	br	x17

000000000041a350 <X509_digest@plt>:
  41a350:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a354:	ldr	x17, [x16, #1784]
  41a358:	add	x16, x16, #0x6f8
  41a35c:	br	x17

000000000041a360 <X509_VERIFY_PARAM_get0_name@plt>:
  41a360:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a364:	ldr	x17, [x16, #1792]
  41a368:	add	x16, x16, #0x700
  41a36c:	br	x17

000000000041a370 <TS_CONF_set_certs@plt>:
  41a370:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a374:	ldr	x17, [x16, #1800]
  41a378:	add	x16, x16, #0x708
  41a37c:	br	x17

000000000041a380 <EC_POINT_point2bn@plt>:
  41a380:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a384:	ldr	x17, [x16, #1808]
  41a388:	add	x16, x16, #0x710
  41a38c:	br	x17

000000000041a390 <BIO_new_dgram@plt>:
  41a390:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a394:	ldr	x17, [x16, #1816]
  41a398:	add	x16, x16, #0x718
  41a39c:	br	x17

000000000041a3a0 <BIO_set_tcp_ndelay@plt>:
  41a3a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3a4:	ldr	x17, [x16, #1824]
  41a3a8:	add	x16, x16, #0x720
  41a3ac:	br	x17

000000000041a3b0 <EVP_PKEY_missing_parameters@plt>:
  41a3b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3b4:	ldr	x17, [x16, #1832]
  41a3b8:	add	x16, x16, #0x728
  41a3bc:	br	x17

000000000041a3c0 <TS_CONF_set_ess_cert_id_digest@plt>:
  41a3c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3c4:	ldr	x17, [x16, #1840]
  41a3c8:	add	x16, x16, #0x730
  41a3cc:	br	x17

000000000041a3d0 <readlink@plt>:
  41a3d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3d4:	ldr	x17, [x16, #1848]
  41a3d8:	add	x16, x16, #0x738
  41a3dc:	br	x17

000000000041a3e0 <CMS_EncryptedData_encrypt@plt>:
  41a3e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3e4:	ldr	x17, [x16, #1856]
  41a3e8:	add	x16, x16, #0x740
  41a3ec:	br	x17

000000000041a3f0 <EVP_PKEY_new@plt>:
  41a3f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a3f4:	ldr	x17, [x16, #1864]
  41a3f8:	add	x16, x16, #0x748
  41a3fc:	br	x17

000000000041a400 <CONF_modules_load@plt>:
  41a400:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a404:	ldr	x17, [x16, #1872]
  41a408:	add	x16, x16, #0x750
  41a40c:	br	x17

000000000041a410 <OPENSSL_strlcat@plt>:
  41a410:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a414:	ldr	x17, [x16, #1880]
  41a418:	add	x16, x16, #0x758
  41a41c:	br	x17

000000000041a420 <CMS_sign@plt>:
  41a420:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a424:	ldr	x17, [x16, #1888]
  41a428:	add	x16, x16, #0x760
  41a42c:	br	x17

000000000041a430 <X509_LOOKUP_ctrl@plt>:
  41a430:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a434:	ldr	x17, [x16, #1896]
  41a438:	add	x16, x16, #0x768
  41a43c:	br	x17

000000000041a440 <AES_encrypt@plt>:
  41a440:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a444:	ldr	x17, [x16, #1904]
  41a448:	add	x16, x16, #0x770
  41a44c:	br	x17

000000000041a450 <SSL_CTX_set_ciphersuites@plt>:
  41a450:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a454:	ldr	x17, [x16, #1912]
  41a458:	add	x16, x16, #0x778
  41a45c:	br	x17

000000000041a460 <SSL_SESSION_get0_peer@plt>:
  41a460:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a464:	ldr	x17, [x16, #1920]
  41a468:	add	x16, x16, #0x780
  41a46c:	br	x17

000000000041a470 <ERR_error_string_n@plt>:
  41a470:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a474:	ldr	x17, [x16, #1928]
  41a478:	add	x16, x16, #0x788
  41a47c:	br	x17

000000000041a480 <i2d_CMS_bio_stream@plt>:
  41a480:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a484:	ldr	x17, [x16, #1936]
  41a488:	add	x16, x16, #0x790
  41a48c:	br	x17

000000000041a490 <SSL_CTX_set_psk_find_session_callback@plt>:
  41a490:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a494:	ldr	x17, [x16, #1944]
  41a498:	add	x16, x16, #0x798
  41a49c:	br	x17

000000000041a4a0 <PKCS7_decrypt@plt>:
  41a4a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4a4:	ldr	x17, [x16, #1952]
  41a4a8:	add	x16, x16, #0x7a0
  41a4ac:	br	x17

000000000041a4b0 <strncasecmp@plt>:
  41a4b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4b4:	ldr	x17, [x16, #1960]
  41a4b8:	add	x16, x16, #0x7a8
  41a4bc:	br	x17

000000000041a4c0 <X509_get_pubkey@plt>:
  41a4c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4c4:	ldr	x17, [x16, #1968]
  41a4c8:	add	x16, x16, #0x7b0
  41a4cc:	br	x17

000000000041a4d0 <PEM_write_bio_X509_CRL@plt>:
  41a4d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4d4:	ldr	x17, [x16, #1976]
  41a4d8:	add	x16, x16, #0x7b8
  41a4dc:	br	x17

000000000041a4e0 <EC_KEY_check_key@plt>:
  41a4e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4e4:	ldr	x17, [x16, #1984]
  41a4e8:	add	x16, x16, #0x7c0
  41a4ec:	br	x17

000000000041a4f0 <SRP_VBASE_get1_by_user@plt>:
  41a4f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a4f4:	ldr	x17, [x16, #1992]
  41a4f8:	add	x16, x16, #0x7c8
  41a4fc:	br	x17

000000000041a500 <SSL_CTX_set_srp_verify_param_callback@plt>:
  41a500:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a504:	ldr	x17, [x16, #2000]
  41a508:	add	x16, x16, #0x7d0
  41a50c:	br	x17

000000000041a510 <TS_RESP_print_bio@plt>:
  41a510:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a514:	ldr	x17, [x16, #2008]
  41a518:	add	x16, x16, #0x7d8
  41a51c:	br	x17

000000000041a520 <X509_VERIFY_PARAM_set1_ip_asc@plt>:
  41a520:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a524:	ldr	x17, [x16, #2016]
  41a528:	add	x16, x16, #0x7e0
  41a52c:	br	x17

000000000041a530 <CMS_EncryptedData_decrypt@plt>:
  41a530:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a534:	ldr	x17, [x16, #2024]
  41a538:	add	x16, x16, #0x7e8
  41a53c:	br	x17

000000000041a540 <EC_KEY_set_enc_flags@plt>:
  41a540:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a544:	ldr	x17, [x16, #2032]
  41a548:	add	x16, x16, #0x7f0
  41a54c:	br	x17

000000000041a550 <SSL_set_SSL_CTX@plt>:
  41a550:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a554:	ldr	x17, [x16, #2040]
  41a558:	add	x16, x16, #0x7f8
  41a55c:	br	x17

000000000041a560 <TS_MSG_IMPRINT_free@plt>:
  41a560:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a564:	ldr	x17, [x16, #2048]
  41a568:	add	x16, x16, #0x800
  41a56c:	br	x17

000000000041a570 <CMS_add1_signer@plt>:
  41a570:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a574:	ldr	x17, [x16, #2056]
  41a578:	add	x16, x16, #0x808
  41a57c:	br	x17

000000000041a580 <PEM_X509_INFO_read_bio@plt>:
  41a580:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a584:	ldr	x17, [x16, #2064]
  41a588:	add	x16, x16, #0x810
  41a58c:	br	x17

000000000041a590 <EVP_CIPHER_key_length@plt>:
  41a590:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a594:	ldr	x17, [x16, #2072]
  41a598:	add	x16, x16, #0x818
  41a59c:	br	x17

000000000041a5a0 <putchar@plt>:
  41a5a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5a4:	ldr	x17, [x16, #2080]
  41a5a8:	add	x16, x16, #0x820
  41a5ac:	br	x17

000000000041a5b0 <PKCS7_get0_signers@plt>:
  41a5b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5b4:	ldr	x17, [x16, #2088]
  41a5b8:	add	x16, x16, #0x828
  41a5bc:	br	x17

000000000041a5c0 <HMAC_Update@plt>:
  41a5c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5c4:	ldr	x17, [x16, #2096]
  41a5c8:	add	x16, x16, #0x830
  41a5cc:	br	x17

000000000041a5d0 <UI_method_set_closer@plt>:
  41a5d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5d4:	ldr	x17, [x16, #2104]
  41a5d8:	add	x16, x16, #0x838
  41a5dc:	br	x17

000000000041a5e0 <PKCS12_unpack_p7encdata@plt>:
  41a5e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5e4:	ldr	x17, [x16, #2112]
  41a5e8:	add	x16, x16, #0x840
  41a5ec:	br	x17

000000000041a5f0 <CMS_ContentInfo_free@plt>:
  41a5f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a5f4:	ldr	x17, [x16, #2120]
  41a5f8:	add	x16, x16, #0x848
  41a5fc:	br	x17

000000000041a600 <EVP_PKEY_encrypt_init@plt>:
  41a600:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a604:	ldr	x17, [x16, #2128]
  41a608:	add	x16, x16, #0x850
  41a60c:	br	x17

000000000041a610 <PEM_read_bio_DSAparams@plt>:
  41a610:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a614:	ldr	x17, [x16, #2136]
  41a618:	add	x16, x16, #0x858
  41a61c:	br	x17

000000000041a620 <SSL_get_session@plt>:
  41a620:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a624:	ldr	x17, [x16, #2144]
  41a628:	add	x16, x16, #0x860
  41a62c:	br	x17

000000000041a630 <SSL_dane_tlsa_add@plt>:
  41a630:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a634:	ldr	x17, [x16, #2152]
  41a638:	add	x16, x16, #0x868
  41a63c:	br	x17

000000000041a640 <EVP_read_pw_string@plt>:
  41a640:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a644:	ldr	x17, [x16, #2160]
  41a648:	add	x16, x16, #0x870
  41a64c:	br	x17

000000000041a650 <EVP_PKEY_sign_init@plt>:
  41a650:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a654:	ldr	x17, [x16, #2168]
  41a658:	add	x16, x16, #0x878
  41a65c:	br	x17

000000000041a660 <SMIME_write_PKCS7@plt>:
  41a660:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a664:	ldr	x17, [x16, #2176]
  41a668:	add	x16, x16, #0x880
  41a66c:	br	x17

000000000041a670 <X509_INFO_free@plt>:
  41a670:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a674:	ldr	x17, [x16, #2184]
  41a678:	add	x16, x16, #0x888
  41a67c:	br	x17

000000000041a680 <BN_generate_prime_ex@plt>:
  41a680:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a684:	ldr	x17, [x16, #2192]
  41a688:	add	x16, x16, #0x890
  41a68c:	br	x17

000000000041a690 <SSL_verify_client_post_handshake@plt>:
  41a690:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a694:	ldr	x17, [x16, #2200]
  41a698:	add	x16, x16, #0x898
  41a69c:	br	x17

000000000041a6a0 <ASN1_UNIVERSALSTRING_to_string@plt>:
  41a6a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6a4:	ldr	x17, [x16, #2208]
  41a6a8:	add	x16, x16, #0x8a0
  41a6ac:	br	x17

000000000041a6b0 <SSL_CTX_set_psk_server_callback@plt>:
  41a6b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6b4:	ldr	x17, [x16, #2216]
  41a6b8:	add	x16, x16, #0x8a8
  41a6bc:	br	x17

000000000041a6c0 <X509_OBJECT_get0_X509@plt>:
  41a6c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6c4:	ldr	x17, [x16, #2224]
  41a6c8:	add	x16, x16, #0x8b0
  41a6cc:	br	x17

000000000041a6d0 <SSL_CIPHER_find@plt>:
  41a6d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6d4:	ldr	x17, [x16, #2232]
  41a6d8:	add	x16, x16, #0x8b8
  41a6dc:	br	x17

000000000041a6e0 <PKCS12_SAFEBAG_get0_p8inf@plt>:
  41a6e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6e4:	ldr	x17, [x16, #2240]
  41a6e8:	add	x16, x16, #0x8c0
  41a6ec:	br	x17

000000000041a6f0 <TS_STATUS_INFO_new@plt>:
  41a6f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a6f4:	ldr	x17, [x16, #2248]
  41a6f8:	add	x16, x16, #0x8c8
  41a6fc:	br	x17

000000000041a700 <TS_REQ_free@plt>:
  41a700:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a704:	ldr	x17, [x16, #2256]
  41a708:	add	x16, x16, #0x8d0
  41a70c:	br	x17

000000000041a710 <fprintf@plt>:
  41a710:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a714:	ldr	x17, [x16, #2264]
  41a718:	add	x16, x16, #0x8d8
  41a71c:	br	x17

000000000041a720 <X509_VERIFY_PARAM_set_depth@plt>:
  41a720:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a724:	ldr	x17, [x16, #2272]
  41a728:	add	x16, x16, #0x8e0
  41a72c:	br	x17

000000000041a730 <SSL_write@plt>:
  41a730:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a734:	ldr	x17, [x16, #2280]
  41a738:	add	x16, x16, #0x8e8
  41a73c:	br	x17

000000000041a740 <i2b_PublicKey_bio@plt>:
  41a740:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a744:	ldr	x17, [x16, #2288]
  41a748:	add	x16, x16, #0x8f0
  41a74c:	br	x17

000000000041a750 <SSL_CTX_set_tlsext_use_srtp@plt>:
  41a750:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a754:	ldr	x17, [x16, #2296]
  41a758:	add	x16, x16, #0x8f8
  41a75c:	br	x17

000000000041a760 <EC_KEY_precompute_mult@plt>:
  41a760:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a764:	ldr	x17, [x16, #2304]
  41a768:	add	x16, x16, #0x900
  41a76c:	br	x17

000000000041a770 <d2i_ASN1_TYPE@plt>:
  41a770:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a774:	ldr	x17, [x16, #2312]
  41a778:	add	x16, x16, #0x908
  41a77c:	br	x17

000000000041a780 <ENGINE_get_first@plt>:
  41a780:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a784:	ldr	x17, [x16, #2320]
  41a788:	add	x16, x16, #0x910
  41a78c:	br	x17

000000000041a790 <TS_TST_INFO_free@plt>:
  41a790:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a794:	ldr	x17, [x16, #2328]
  41a798:	add	x16, x16, #0x918
  41a79c:	br	x17

000000000041a7a0 <BN_set_word@plt>:
  41a7a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7a4:	ldr	x17, [x16, #2336]
  41a7a8:	add	x16, x16, #0x920
  41a7ac:	br	x17

000000000041a7b0 <BIO_ADDRINFO_protocol@plt>:
  41a7b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7b4:	ldr	x17, [x16, #2344]
  41a7b8:	add	x16, x16, #0x928
  41a7bc:	br	x17

000000000041a7c0 <X509_NAME_hash_old@plt>:
  41a7c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7c4:	ldr	x17, [x16, #2352]
  41a7c8:	add	x16, x16, #0x930
  41a7cc:	br	x17

000000000041a7d0 <EVP_DigestSignInit@plt>:
  41a7d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7d4:	ldr	x17, [x16, #2360]
  41a7d8:	add	x16, x16, #0x938
  41a7dc:	br	x17

000000000041a7e0 <ENGINE_get_name@plt>:
  41a7e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7e4:	ldr	x17, [x16, #2368]
  41a7e8:	add	x16, x16, #0x940
  41a7ec:	br	x17

000000000041a7f0 <X509_VERIFY_PARAM_set_flags@plt>:
  41a7f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a7f4:	ldr	x17, [x16, #2376]
  41a7f8:	add	x16, x16, #0x948
  41a7fc:	br	x17

000000000041a800 <memcpy@plt>:
  41a800:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a804:	ldr	x17, [x16, #2384]
  41a808:	add	x16, x16, #0x950
  41a80c:	br	x17

000000000041a810 <BUF_reverse@plt>:
  41a810:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a814:	ldr	x17, [x16, #2392]
  41a818:	add	x16, x16, #0x958
  41a81c:	br	x17

000000000041a820 <i2a_ASN1_OBJECT@plt>:
  41a820:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a824:	ldr	x17, [x16, #2400]
  41a828:	add	x16, x16, #0x960
  41a82c:	br	x17

000000000041a830 <SSL_session_reused@plt>:
  41a830:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a834:	ldr	x17, [x16, #2408]
  41a838:	add	x16, x16, #0x968
  41a83c:	br	x17

000000000041a840 <UI_add_verify_string@plt>:
  41a840:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a844:	ldr	x17, [x16, #2416]
  41a848:	add	x16, x16, #0x970
  41a84c:	br	x17

000000000041a850 <BN_bin2bn@plt>:
  41a850:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a854:	ldr	x17, [x16, #2424]
  41a858:	add	x16, x16, #0x978
  41a85c:	br	x17

000000000041a860 <ASYNC_WAIT_CTX_free@plt>:
  41a860:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a864:	ldr	x17, [x16, #2432]
  41a868:	add	x16, x16, #0x980
  41a86c:	br	x17

000000000041a870 <d2i_CMS_bio@plt>:
  41a870:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a874:	ldr	x17, [x16, #2440]
  41a878:	add	x16, x16, #0x988
  41a87c:	br	x17

000000000041a880 <X509_NAME_new@plt>:
  41a880:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a884:	ldr	x17, [x16, #2448]
  41a888:	add	x16, x16, #0x990
  41a88c:	br	x17

000000000041a890 <SSL_CTX_set_default_ctlog_list_file@plt>:
  41a890:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a894:	ldr	x17, [x16, #2456]
  41a898:	add	x16, x16, #0x998
  41a89c:	br	x17

000000000041a8a0 <EC_GROUP_method_of@plt>:
  41a8a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8a4:	ldr	x17, [x16, #2464]
  41a8a8:	add	x16, x16, #0x9a0
  41a8ac:	br	x17

000000000041a8b0 <BIO_s_accept@plt>:
  41a8b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8b4:	ldr	x17, [x16, #2472]
  41a8b8:	add	x16, x16, #0x9a8
  41a8bc:	br	x17

000000000041a8c0 <__ctype_b_loc@plt>:
  41a8c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8c4:	ldr	x17, [x16, #2480]
  41a8c8:	add	x16, x16, #0x9b0
  41a8cc:	br	x17

000000000041a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>:
  41a8d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8d4:	ldr	x17, [x16, #2488]
  41a8d8:	add	x16, x16, #0x9b8
  41a8dc:	br	x17

000000000041a8e0 <X509_EXTENSION_get_object@plt>:
  41a8e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8e4:	ldr	x17, [x16, #2496]
  41a8e8:	add	x16, x16, #0x9c0
  41a8ec:	br	x17

000000000041a8f0 <EVP_CIPHER_CTX_ctrl@plt>:
  41a8f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a8f4:	ldr	x17, [x16, #2504]
  41a8f8:	add	x16, x16, #0x9c8
  41a8fc:	br	x17

000000000041a900 <X509_ALGOR_get0@plt>:
  41a900:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a904:	ldr	x17, [x16, #2512]
  41a908:	add	x16, x16, #0x9d0
  41a90c:	br	x17

000000000041a910 <X509_VERIFY_PARAM_set_time@plt>:
  41a910:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a914:	ldr	x17, [x16, #2520]
  41a918:	add	x16, x16, #0x9d8
  41a91c:	br	x17

000000000041a920 <OCSP_request_onereq_count@plt>:
  41a920:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a924:	ldr	x17, [x16, #2528]
  41a928:	add	x16, x16, #0x9e0
  41a92c:	br	x17

000000000041a930 <SSL_get_ciphers@plt>:
  41a930:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a934:	ldr	x17, [x16, #2536]
  41a938:	add	x16, x16, #0x9e8
  41a93c:	br	x17

000000000041a940 <BIO_f_nbio_test@plt>:
  41a940:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a944:	ldr	x17, [x16, #2544]
  41a948:	add	x16, x16, #0x9f0
  41a94c:	br	x17

000000000041a950 <EVP_DecryptInit_ex@plt>:
  41a950:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a954:	ldr	x17, [x16, #2552]
  41a958:	add	x16, x16, #0x9f8
  41a95c:	br	x17

000000000041a960 <SSL_set_shutdown@plt>:
  41a960:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a964:	ldr	x17, [x16, #2560]
  41a968:	add	x16, x16, #0xa00
  41a96c:	br	x17

000000000041a970 <i2d_X509_REQ_bio@plt>:
  41a970:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a974:	ldr	x17, [x16, #2568]
  41a978:	add	x16, x16, #0xa08
  41a97c:	br	x17

000000000041a980 <BIO_puts@plt>:
  41a980:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a984:	ldr	x17, [x16, #2576]
  41a988:	add	x16, x16, #0xa10
  41a98c:	br	x17

000000000041a990 <symlink@plt>:
  41a990:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a994:	ldr	x17, [x16, #2584]
  41a998:	add	x16, x16, #0xa18
  41a99c:	br	x17

000000000041a9a0 <GENERAL_NAME_print@plt>:
  41a9a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9a4:	ldr	x17, [x16, #2592]
  41a9a8:	add	x16, x16, #0xa20
  41a9ac:	br	x17

000000000041a9b0 <EVP_get_digestbyname@plt>:
  41a9b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9b4:	ldr	x17, [x16, #2600]
  41a9b8:	add	x16, x16, #0xa28
  41a9bc:	br	x17

000000000041a9c0 <SSL_CTX_use_certificate_file@plt>:
  41a9c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9c4:	ldr	x17, [x16, #2608]
  41a9c8:	add	x16, x16, #0xa30
  41a9cc:	br	x17

000000000041a9d0 <EVP_PKEY_CTX_get_app_data@plt>:
  41a9d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9d4:	ldr	x17, [x16, #2616]
  41a9d8:	add	x16, x16, #0xa38
  41a9dc:	br	x17

000000000041a9e0 <BN_bn2dec@plt>:
  41a9e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9e4:	ldr	x17, [x16, #2624]
  41a9e8:	add	x16, x16, #0xa40
  41a9ec:	br	x17

000000000041a9f0 <UI_method_get_opener@plt>:
  41a9f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41a9f4:	ldr	x17, [x16, #2632]
  41a9f8:	add	x16, x16, #0xa48
  41a9fc:	br	x17

000000000041aa00 <BIO_s_null@plt>:
  41aa00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa04:	ldr	x17, [x16, #2640]
  41aa08:	add	x16, x16, #0xa50
  41aa0c:	br	x17

000000000041aa10 <UI_get0_user_data@plt>:
  41aa10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa14:	ldr	x17, [x16, #2648]
  41aa18:	add	x16, x16, #0xa58
  41aa1c:	br	x17

000000000041aa20 <EC_GROUP_free@plt>:
  41aa20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa24:	ldr	x17, [x16, #2656]
  41aa28:	add	x16, x16, #0xa60
  41aa2c:	br	x17

000000000041aa30 <BIO_s_connect@plt>:
  41aa30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa34:	ldr	x17, [x16, #2664]
  41aa38:	add	x16, x16, #0xa68
  41aa3c:	br	x17

000000000041aa40 <OCSP_onereq_get0_id@plt>:
  41aa40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa44:	ldr	x17, [x16, #2672]
  41aa48:	add	x16, x16, #0xa70
  41aa4c:	br	x17

000000000041aa50 <SHA256@plt>:
  41aa50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa54:	ldr	x17, [x16, #2680]
  41aa58:	add	x16, x16, #0xa78
  41aa5c:	br	x17

000000000041aa60 <OCSP_resp_get0_signature@plt>:
  41aa60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa64:	ldr	x17, [x16, #2688]
  41aa68:	add	x16, x16, #0xa80
  41aa6c:	br	x17

000000000041aa70 <PEM_read_bio_X509_CRL@plt>:
  41aa70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa74:	ldr	x17, [x16, #2696]
  41aa78:	add	x16, x16, #0xa88
  41aa7c:	br	x17

000000000041aa80 <ASN1_INTEGER_to_BN@plt>:
  41aa80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa84:	ldr	x17, [x16, #2704]
  41aa88:	add	x16, x16, #0xa90
  41aa8c:	br	x17

000000000041aa90 <EVP_PKEY_base_id@plt>:
  41aa90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aa94:	ldr	x17, [x16, #2712]
  41aa98:	add	x16, x16, #0xa98
  41aa9c:	br	x17

000000000041aaa0 <SSL_is_server@plt>:
  41aaa0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaa4:	ldr	x17, [x16, #2720]
  41aaa8:	add	x16, x16, #0xaa0
  41aaac:	br	x17

000000000041aab0 <CMS_get1_certs@plt>:
  41aab0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aab4:	ldr	x17, [x16, #2728]
  41aab8:	add	x16, x16, #0xaa8
  41aabc:	br	x17

000000000041aac0 <BIO_set_callback@plt>:
  41aac0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aac4:	ldr	x17, [x16, #2736]
  41aac8:	add	x16, x16, #0xab0
  41aacc:	br	x17

000000000041aad0 <EC_KEY_set_group@plt>:
  41aad0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aad4:	ldr	x17, [x16, #2744]
  41aad8:	add	x16, x16, #0xab8
  41aadc:	br	x17

000000000041aae0 <BIO_push@plt>:
  41aae0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aae4:	ldr	x17, [x16, #2752]
  41aae8:	add	x16, x16, #0xac0
  41aaec:	br	x17

000000000041aaf0 <SSL_CONF_CTX_new@plt>:
  41aaf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aaf4:	ldr	x17, [x16, #2760]
  41aaf8:	add	x16, x16, #0xac8
  41aafc:	br	x17

000000000041ab00 <X509V3_EXT_CRL_add_nconf@plt>:
  41ab00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab04:	ldr	x17, [x16, #2768]
  41ab08:	add	x16, x16, #0xad0
  41ab0c:	br	x17

000000000041ab10 <EVP_PKEY_id@plt>:
  41ab10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab14:	ldr	x17, [x16, #2776]
  41ab18:	add	x16, x16, #0xad8
  41ab1c:	br	x17

000000000041ab20 <SRP_get_default_gN@plt>:
  41ab20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab24:	ldr	x17, [x16, #2784]
  41ab28:	add	x16, x16, #0xae0
  41ab2c:	br	x17

000000000041ab30 <OSSL_STORE_INFO_get0_NAME_description@plt>:
  41ab30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab34:	ldr	x17, [x16, #2792]
  41ab38:	add	x16, x16, #0xae8
  41ab3c:	br	x17

000000000041ab40 <X509_reject_clear@plt>:
  41ab40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab44:	ldr	x17, [x16, #2800]
  41ab48:	add	x16, x16, #0xaf0
  41ab4c:	br	x17

000000000041ab50 <CMS_add1_recipient_cert@plt>:
  41ab50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab54:	ldr	x17, [x16, #2808]
  41ab58:	add	x16, x16, #0xaf8
  41ab5c:	br	x17

000000000041ab60 <EC_curve_nid2nist@plt>:
  41ab60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab64:	ldr	x17, [x16, #2816]
  41ab68:	add	x16, x16, #0xb00
  41ab6c:	br	x17

000000000041ab70 <strncpy@plt>:
  41ab70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab74:	ldr	x17, [x16, #2824]
  41ab78:	add	x16, x16, #0xb08
  41ab7c:	br	x17

000000000041ab80 <PEM_write_bio_X509@plt>:
  41ab80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab84:	ldr	x17, [x16, #2832]
  41ab88:	add	x16, x16, #0xb10
  41ab8c:	br	x17

000000000041ab90 <ENGINE_ctrl_cmd@plt>:
  41ab90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ab94:	ldr	x17, [x16, #2840]
  41ab98:	add	x16, x16, #0xb18
  41ab9c:	br	x17

000000000041aba0 <OPENSSL_die@plt>:
  41aba0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aba4:	ldr	x17, [x16, #2848]
  41aba8:	add	x16, x16, #0xb20
  41abac:	br	x17

000000000041abb0 <UI_ctrl@plt>:
  41abb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abb4:	ldr	x17, [x16, #2856]
  41abb8:	add	x16, x16, #0xb28
  41abbc:	br	x17

000000000041abc0 <RC2_cbc_encrypt@plt>:
  41abc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abc4:	ldr	x17, [x16, #2864]
  41abc8:	add	x16, x16, #0xb30
  41abcc:	br	x17

000000000041abd0 <SSL_state_string_long@plt>:
  41abd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abd4:	ldr	x17, [x16, #2872]
  41abd8:	add	x16, x16, #0xb38
  41abdc:	br	x17

000000000041abe0 <SSL_get0_alpn_selected@plt>:
  41abe0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abe4:	ldr	x17, [x16, #2880]
  41abe8:	add	x16, x16, #0xb40
  41abec:	br	x17

000000000041abf0 <OCSP_REQ_CTX_free@plt>:
  41abf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41abf4:	ldr	x17, [x16, #2888]
  41abf8:	add	x16, x16, #0xb48
  41abfc:	br	x17

000000000041ac00 <EVP_PKEY_get1_DSA@plt>:
  41ac00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac04:	ldr	x17, [x16, #2896]
  41ac08:	add	x16, x16, #0xb50
  41ac0c:	br	x17

000000000041ac10 <exit@plt>:
  41ac10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac14:	ldr	x17, [x16, #2904]
  41ac18:	add	x16, x16, #0xb58
  41ac1c:	br	x17

000000000041ac20 <X509_VERIFY_PARAM_lookup@plt>:
  41ac20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac24:	ldr	x17, [x16, #2912]
  41ac28:	add	x16, x16, #0xb60
  41ac2c:	br	x17

000000000041ac30 <DTLS_server_method@plt>:
  41ac30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac34:	ldr	x17, [x16, #2920]
  41ac38:	add	x16, x16, #0xb68
  41ac3c:	br	x17

000000000041ac40 <TS_RESP_CTX_new@plt>:
  41ac40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac44:	ldr	x17, [x16, #2928]
  41ac48:	add	x16, x16, #0xb70
  41ac4c:	br	x17

000000000041ac50 <UI_set_result@plt>:
  41ac50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac54:	ldr	x17, [x16, #2936]
  41ac58:	add	x16, x16, #0xb78
  41ac5c:	br	x17

000000000041ac60 <X509_NAME_get_entry@plt>:
  41ac60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac64:	ldr	x17, [x16, #2944]
  41ac68:	add	x16, x16, #0xb80
  41ac6c:	br	x17

000000000041ac70 <DSA_generate_key@plt>:
  41ac70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac74:	ldr	x17, [x16, #2952]
  41ac78:	add	x16, x16, #0xb88
  41ac7c:	br	x17

000000000041ac80 <i2d_TS_REQ_bio@plt>:
  41ac80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac84:	ldr	x17, [x16, #2960]
  41ac88:	add	x16, x16, #0xb90
  41ac8c:	br	x17

000000000041ac90 <OCSP_resp_find_status@plt>:
  41ac90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ac94:	ldr	x17, [x16, #2968]
  41ac98:	add	x16, x16, #0xb98
  41ac9c:	br	x17

000000000041aca0 <EVP_md5@plt>:
  41aca0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aca4:	ldr	x17, [x16, #2976]
  41aca8:	add	x16, x16, #0xba0
  41acac:	br	x17

000000000041acb0 <BN_num_bits@plt>:
  41acb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acb4:	ldr	x17, [x16, #2984]
  41acb8:	add	x16, x16, #0xba8
  41acbc:	br	x17

000000000041acc0 <SSL_key_update@plt>:
  41acc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acc4:	ldr	x17, [x16, #2992]
  41acc8:	add	x16, x16, #0xbb0
  41accc:	br	x17

000000000041acd0 <EVP_PKEY_print_private@plt>:
  41acd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acd4:	ldr	x17, [x16, #3000]
  41acd8:	add	x16, x16, #0xbb8
  41acdc:	br	x17

000000000041ace0 <X509_issuer_name_hash_old@plt>:
  41ace0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ace4:	ldr	x17, [x16, #3008]
  41ace8:	add	x16, x16, #0xbc0
  41acec:	br	x17

000000000041acf0 <EVP_MD_size@plt>:
  41acf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41acf4:	ldr	x17, [x16, #3016]
  41acf8:	add	x16, x16, #0xbc8
  41acfc:	br	x17

000000000041ad00 <OCSP_check_nonce@plt>:
  41ad00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad04:	ldr	x17, [x16, #3024]
  41ad08:	add	x16, x16, #0xbd0
  41ad0c:	br	x17

000000000041ad10 <strrchr@plt>:
  41ad10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad14:	ldr	x17, [x16, #3032]
  41ad18:	add	x16, x16, #0xbd8
  41ad1c:	br	x17

000000000041ad20 <BIO_callback_ctrl@plt>:
  41ad20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad24:	ldr	x17, [x16, #3040]
  41ad28:	add	x16, x16, #0xbe0
  41ad2c:	br	x17

000000000041ad30 <NETSCAPE_SPKI_sign@plt>:
  41ad30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad34:	ldr	x17, [x16, #3048]
  41ad38:	add	x16, x16, #0xbe8
  41ad3c:	br	x17

000000000041ad40 <BIO_lookup_ex@plt>:
  41ad40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad44:	ldr	x17, [x16, #3056]
  41ad48:	add	x16, x16, #0xbf0
  41ad4c:	br	x17

000000000041ad50 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>:
  41ad50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad54:	ldr	x17, [x16, #3064]
  41ad58:	add	x16, x16, #0xbf8
  41ad5c:	br	x17

000000000041ad60 <BIO_get_callback_arg@plt>:
  41ad60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad64:	ldr	x17, [x16, #3072]
  41ad68:	add	x16, x16, #0xc00
  41ad6c:	br	x17

000000000041ad70 <X509_NAME_ENTRY_get_data@plt>:
  41ad70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad74:	ldr	x17, [x16, #3080]
  41ad78:	add	x16, x16, #0xc08
  41ad7c:	br	x17

000000000041ad80 <SSL_CTX_ctrl@plt>:
  41ad80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad84:	ldr	x17, [x16, #3088]
  41ad88:	add	x16, x16, #0xc10
  41ad8c:	br	x17

000000000041ad90 <__ctype_toupper_loc@plt>:
  41ad90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ad94:	ldr	x17, [x16, #3096]
  41ad98:	add	x16, x16, #0xc18
  41ad9c:	br	x17

000000000041ada0 <SSL_get1_supported_ciphers@plt>:
  41ada0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ada4:	ldr	x17, [x16, #3104]
  41ada8:	add	x16, x16, #0xc20
  41adac:	br	x17

000000000041adb0 <X509_to_X509_REQ@plt>:
  41adb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adb4:	ldr	x17, [x16, #3112]
  41adb8:	add	x16, x16, #0xc28
  41adbc:	br	x17

000000000041adc0 <OSSL_STORE_INFO_get0_NAME@plt>:
  41adc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adc4:	ldr	x17, [x16, #3120]
  41adc8:	add	x16, x16, #0xc30
  41adcc:	br	x17

000000000041add0 <X509_STORE_new@plt>:
  41add0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41add4:	ldr	x17, [x16, #3128]
  41add8:	add	x16, x16, #0xc38
  41addc:	br	x17

000000000041ade0 <UI_destroy_method@plt>:
  41ade0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ade4:	ldr	x17, [x16, #3136]
  41ade8:	add	x16, x16, #0xc40
  41adec:	br	x17

000000000041adf0 <OPENSSL_cipher_name@plt>:
  41adf0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41adf4:	ldr	x17, [x16, #3144]
  41adf8:	add	x16, x16, #0xc48
  41adfc:	br	x17

000000000041ae00 <SSL_SESSION_print@plt>:
  41ae00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae04:	ldr	x17, [x16, #3152]
  41ae08:	add	x16, x16, #0xc50
  41ae0c:	br	x17

000000000041ae10 <X509_REQ_add1_attr_by_NID@plt>:
  41ae10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae14:	ldr	x17, [x16, #3160]
  41ae18:	add	x16, x16, #0xc58
  41ae1c:	br	x17

000000000041ae20 <DH_check@plt>:
  41ae20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae24:	ldr	x17, [x16, #3168]
  41ae28:	add	x16, x16, #0xc60
  41ae2c:	br	x17

000000000041ae30 <SSL_CTX_set_default_read_buffer_len@plt>:
  41ae30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae34:	ldr	x17, [x16, #3176]
  41ae38:	add	x16, x16, #0xc68
  41ae3c:	br	x17

000000000041ae40 <ENGINE_get_RAND@plt>:
  41ae40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae44:	ldr	x17, [x16, #3184]
  41ae48:	add	x16, x16, #0xc70
  41ae4c:	br	x17

000000000041ae50 <SSL_set_post_handshake_auth@plt>:
  41ae50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae54:	ldr	x17, [x16, #3192]
  41ae58:	add	x16, x16, #0xc78
  41ae5c:	br	x17

000000000041ae60 <BIO_sock_should_retry@plt>:
  41ae60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae64:	ldr	x17, [x16, #3200]
  41ae68:	add	x16, x16, #0xc80
  41ae6c:	br	x17

000000000041ae70 <select@plt>:
  41ae70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae74:	ldr	x17, [x16, #3208]
  41ae78:	add	x16, x16, #0xc88
  41ae7c:	br	x17

000000000041ae80 <NETSCAPE_SPKI_get_pubkey@plt>:
  41ae80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae84:	ldr	x17, [x16, #3216]
  41ae88:	add	x16, x16, #0xc90
  41ae8c:	br	x17

000000000041ae90 <SSL_CTX_get_security_callback@plt>:
  41ae90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41ae94:	ldr	x17, [x16, #3224]
  41ae98:	add	x16, x16, #0xc98
  41ae9c:	br	x17

000000000041aea0 <SSL_get0_next_proto_negotiated@plt>:
  41aea0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aea4:	ldr	x17, [x16, #3232]
  41aea8:	add	x16, x16, #0xca0
  41aeac:	br	x17

000000000041aeb0 <SSL_check_chain@plt>:
  41aeb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aeb4:	ldr	x17, [x16, #3240]
  41aeb8:	add	x16, x16, #0xca8
  41aebc:	br	x17

000000000041aec0 <SSL_CTX_set_max_early_data@plt>:
  41aec0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aec4:	ldr	x17, [x16, #3248]
  41aec8:	add	x16, x16, #0xcb0
  41aecc:	br	x17

000000000041aed0 <RSA_verify@plt>:
  41aed0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aed4:	ldr	x17, [x16, #3256]
  41aed8:	add	x16, x16, #0xcb8
  41aedc:	br	x17

000000000041aee0 <PEM_write_bio_RSA_PUBKEY@plt>:
  41aee0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aee4:	ldr	x17, [x16, #3264]
  41aee8:	add	x16, x16, #0xcc0
  41aeec:	br	x17

000000000041aef0 <sleep@plt>:
  41aef0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aef4:	ldr	x17, [x16, #3272]
  41aef8:	add	x16, x16, #0xcc8
  41aefc:	br	x17

000000000041af00 <OCSP_REQUEST_free@plt>:
  41af00:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af04:	ldr	x17, [x16, #3280]
  41af08:	add	x16, x16, #0xcd0
  41af0c:	br	x17

000000000041af10 <SSL_SESSION_up_ref@plt>:
  41af10:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af14:	ldr	x17, [x16, #3288]
  41af18:	add	x16, x16, #0xcd8
  41af1c:	br	x17

000000000041af20 <NETSCAPE_SPKI_b64_decode@plt>:
  41af20:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af24:	ldr	x17, [x16, #3296]
  41af28:	add	x16, x16, #0xce0
  41af2c:	br	x17

000000000041af30 <PBKDF2PARAM_free@plt>:
  41af30:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af34:	ldr	x17, [x16, #3304]
  41af38:	add	x16, x16, #0xce8
  41af3c:	br	x17

000000000041af40 <PEM_read_bio_PKCS7@plt>:
  41af40:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af44:	ldr	x17, [x16, #3312]
  41af48:	add	x16, x16, #0xcf0
  41af4c:	br	x17

000000000041af50 <CRYPTO_malloc@plt>:
  41af50:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af54:	ldr	x17, [x16, #3320]
  41af58:	add	x16, x16, #0xcf8
  41af5c:	br	x17

000000000041af60 <shutdown@plt>:
  41af60:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af64:	ldr	x17, [x16, #3328]
  41af68:	add	x16, x16, #0xd00
  41af6c:	br	x17

000000000041af70 <OPENSSL_LH_free@plt>:
  41af70:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af74:	ldr	x17, [x16, #3336]
  41af78:	add	x16, x16, #0xd08
  41af7c:	br	x17

000000000041af80 <X509_getm_notAfter@plt>:
  41af80:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af84:	ldr	x17, [x16, #3344]
  41af88:	add	x16, x16, #0xd10
  41af8c:	br	x17

000000000041af90 <CRYPTO_strdup@plt>:
  41af90:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41af94:	ldr	x17, [x16, #3352]
  41af98:	add	x16, x16, #0xd18
  41af9c:	br	x17

000000000041afa0 <i2d_DSAPrivateKey_bio@plt>:
  41afa0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afa4:	ldr	x17, [x16, #3360]
  41afa8:	add	x16, x16, #0xd20
  41afac:	br	x17

000000000041afb0 <ASN1_STRING_get0_data@plt>:
  41afb0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afb4:	ldr	x17, [x16, #3368]
  41afb8:	add	x16, x16, #0xd28
  41afbc:	br	x17

000000000041afc0 <EVP_DigestUpdate@plt>:
  41afc0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afc4:	ldr	x17, [x16, #3376]
  41afc8:	add	x16, x16, #0xd30
  41afcc:	br	x17

000000000041afd0 <DH_new@plt>:
  41afd0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afd4:	ldr	x17, [x16, #3384]
  41afd8:	add	x16, x16, #0xd38
  41afdc:	br	x17

000000000041afe0 <SSL_CTX_add_client_custom_ext@plt>:
  41afe0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41afe4:	ldr	x17, [x16, #3392]
  41afe8:	add	x16, x16, #0xd40
  41afec:	br	x17

000000000041aff0 <TS_REQ_set_version@plt>:
  41aff0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41aff4:	ldr	x17, [x16, #3400]
  41aff8:	add	x16, x16, #0xd48
  41affc:	br	x17

000000000041b000 <strstr@plt>:
  41b000:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b004:	ldr	x17, [x16, #3408]
  41b008:	add	x16, x16, #0xd50
  41b00c:	br	x17

000000000041b010 <ASN1_ITEM_lookup@plt>:
  41b010:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b014:	ldr	x17, [x16, #3416]
  41b018:	add	x16, x16, #0xd58
  41b01c:	br	x17

000000000041b020 <UI_get_string_type@plt>:
  41b020:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b024:	ldr	x17, [x16, #3424]
  41b028:	add	x16, x16, #0xd60
  41b02c:	br	x17

000000000041b030 <SSL_read_early_data@plt>:
  41b030:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b034:	ldr	x17, [x16, #3432]
  41b038:	add	x16, x16, #0xd68
  41b03c:	br	x17

000000000041b040 <EC_KEY_print@plt>:
  41b040:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b044:	ldr	x17, [x16, #3440]
  41b048:	add	x16, x16, #0xd70
  41b04c:	br	x17

000000000041b050 <SSL_CIPHER_get_name@plt>:
  41b050:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b054:	ldr	x17, [x16, #3448]
  41b058:	add	x16, x16, #0xd78
  41b05c:	br	x17

000000000041b060 <PKCS7_to_TS_TST_INFO@plt>:
  41b060:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b064:	ldr	x17, [x16, #3456]
  41b068:	add	x16, x16, #0xd80
  41b06c:	br	x17

000000000041b070 <OCSP_basic_add1_status@plt>:
  41b070:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b074:	ldr	x17, [x16, #3464]
  41b078:	add	x16, x16, #0xd88
  41b07c:	br	x17

000000000041b080 <i2d_DSAparams@plt>:
  41b080:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b084:	ldr	x17, [x16, #3472]
  41b088:	add	x16, x16, #0xd90
  41b08c:	br	x17

000000000041b090 <SSL_CTX_set_recv_max_early_data@plt>:
  41b090:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b094:	ldr	x17, [x16, #3480]
  41b098:	add	x16, x16, #0xd98
  41b09c:	br	x17

000000000041b0a0 <_exit@plt>:
  41b0a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0a4:	ldr	x17, [x16, #3488]
  41b0a8:	add	x16, x16, #0xda0
  41b0ac:	br	x17

000000000041b0b0 <X509_time_adj_ex@plt>:
  41b0b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0b4:	ldr	x17, [x16, #3496]
  41b0b8:	add	x16, x16, #0xda8
  41b0bc:	br	x17

000000000041b0c0 <EC_KEY_get0_group@plt>:
  41b0c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0c4:	ldr	x17, [x16, #3504]
  41b0c8:	add	x16, x16, #0xdb0
  41b0cc:	br	x17

000000000041b0d0 <OpenSSL_version_num@plt>:
  41b0d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0d4:	ldr	x17, [x16, #3512]
  41b0d8:	add	x16, x16, #0xdb8
  41b0dc:	br	x17

000000000041b0e0 <X509_cmp_time@plt>:
  41b0e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0e4:	ldr	x17, [x16, #3520]
  41b0e8:	add	x16, x16, #0xdc0
  41b0ec:	br	x17

000000000041b0f0 <ENGINE_load_private_key@plt>:
  41b0f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b0f4:	ldr	x17, [x16, #3528]
  41b0f8:	add	x16, x16, #0xdc8
  41b0fc:	br	x17

000000000041b100 <OPENSSL_sk_new_null@plt>:
  41b100:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b104:	ldr	x17, [x16, #3536]
  41b108:	add	x16, x16, #0xdd0
  41b10c:	br	x17

000000000041b110 <OPENSSL_LH_new@plt>:
  41b110:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b114:	ldr	x17, [x16, #3544]
  41b118:	add	x16, x16, #0xdd8
  41b11c:	br	x17

000000000041b120 <BIO_gets@plt>:
  41b120:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b124:	ldr	x17, [x16, #3552]
  41b128:	add	x16, x16, #0xde0
  41b12c:	br	x17

000000000041b130 <UI_method_get_closer@plt>:
  41b130:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b134:	ldr	x17, [x16, #3560]
  41b138:	add	x16, x16, #0xde8
  41b13c:	br	x17

000000000041b140 <TXT_DB_insert@plt>:
  41b140:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b144:	ldr	x17, [x16, #3568]
  41b148:	add	x16, x16, #0xdf0
  41b14c:	br	x17

000000000041b150 <DSA_get0_key@plt>:
  41b150:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b154:	ldr	x17, [x16, #3576]
  41b158:	add	x16, x16, #0xdf8
  41b15c:	br	x17

000000000041b160 <BIO_s_file@plt>:
  41b160:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b164:	ldr	x17, [x16, #3584]
  41b168:	add	x16, x16, #0xe00
  41b16c:	br	x17

000000000041b170 <SSL_select_next_proto@plt>:
  41b170:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b174:	ldr	x17, [x16, #3592]
  41b178:	add	x16, x16, #0xe08
  41b17c:	br	x17

000000000041b180 <BN_cmp@plt>:
  41b180:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b184:	ldr	x17, [x16, #3600]
  41b188:	add	x16, x16, #0xe10
  41b18c:	br	x17

000000000041b190 <X509_EXTENSION_free@plt>:
  41b190:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b194:	ldr	x17, [x16, #3608]
  41b198:	add	x16, x16, #0xe18
  41b19c:	br	x17

000000000041b1a0 <X509_LOOKUP_file@plt>:
  41b1a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1a4:	ldr	x17, [x16, #3616]
  41b1a8:	add	x16, x16, #0xe20
  41b1ac:	br	x17

000000000041b1b0 <DSA_set0_key@plt>:
  41b1b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1b4:	ldr	x17, [x16, #3624]
  41b1b8:	add	x16, x16, #0xe28
  41b1bc:	br	x17

000000000041b1c0 <BIO_new_file@plt>:
  41b1c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1c4:	ldr	x17, [x16, #3632]
  41b1c8:	add	x16, x16, #0xe30
  41b1cc:	br	x17

000000000041b1d0 <UI_get_input_flags@plt>:
  41b1d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1d4:	ldr	x17, [x16, #3640]
  41b1d8:	add	x16, x16, #0xe38
  41b1dc:	br	x17

000000000041b1e0 <CRYPTO_free@plt>:
  41b1e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1e4:	ldr	x17, [x16, #3648]
  41b1e8:	add	x16, x16, #0xe40
  41b1ec:	br	x17

000000000041b1f0 <X509V3_set_ctx@plt>:
  41b1f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b1f4:	ldr	x17, [x16, #3656]
  41b1f8:	add	x16, x16, #0xe48
  41b1fc:	br	x17

000000000041b200 <DES_ncbc_encrypt@plt>:
  41b200:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b204:	ldr	x17, [x16, #3664]
  41b208:	add	x16, x16, #0xe50
  41b20c:	br	x17

000000000041b210 <dup@plt>:
  41b210:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b214:	ldr	x17, [x16, #3672]
  41b218:	add	x16, x16, #0xe58
  41b21c:	br	x17

000000000041b220 <SSL_CONF_CTX_free@plt>:
  41b220:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b224:	ldr	x17, [x16, #3680]
  41b228:	add	x16, x16, #0xe60
  41b22c:	br	x17

000000000041b230 <BIO_listen@plt>:
  41b230:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b234:	ldr	x17, [x16, #3688]
  41b238:	add	x16, x16, #0xe68
  41b23c:	br	x17

000000000041b240 <CONF_load@plt>:
  41b240:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b244:	ldr	x17, [x16, #3696]
  41b248:	add	x16, x16, #0xe70
  41b24c:	br	x17

000000000041b250 <BUF_MEM_grow@plt>:
  41b250:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b254:	ldr	x17, [x16, #3704]
  41b258:	add	x16, x16, #0xe78
  41b25c:	br	x17

000000000041b260 <BN_add_word@plt>:
  41b260:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b264:	ldr	x17, [x16, #3712]
  41b268:	add	x16, x16, #0xe80
  41b26c:	br	x17

000000000041b270 <PEM_read_bio_PKCS8@plt>:
  41b270:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b274:	ldr	x17, [x16, #3720]
  41b278:	add	x16, x16, #0xe88
  41b27c:	br	x17

000000000041b280 <CMS_verify@plt>:
  41b280:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b284:	ldr	x17, [x16, #3728]
  41b288:	add	x16, x16, #0xe90
  41b28c:	br	x17

000000000041b290 <OSSL_STORE_open@plt>:
  41b290:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b294:	ldr	x17, [x16, #3736]
  41b298:	add	x16, x16, #0xe98
  41b29c:	br	x17

000000000041b2a0 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41b2a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2a4:	ldr	x17, [x16, #3744]
  41b2a8:	add	x16, x16, #0xea0
  41b2ac:	br	x17

000000000041b2b0 <X509_PURPOSE_get_id@plt>:
  41b2b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2b4:	ldr	x17, [x16, #3752]
  41b2b8:	add	x16, x16, #0xea8
  41b2bc:	br	x17

000000000041b2c0 <i2d_X509_PUBKEY@plt>:
  41b2c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2c4:	ldr	x17, [x16, #3760]
  41b2c8:	add	x16, x16, #0xeb0
  41b2cc:	br	x17

000000000041b2d0 <X509_NAME_add_entry_by_NID@plt>:
  41b2d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2d4:	ldr	x17, [x16, #3768]
  41b2d8:	add	x16, x16, #0xeb8
  41b2dc:	br	x17

000000000041b2e0 <TS_RESP_verify_token@plt>:
  41b2e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2e4:	ldr	x17, [x16, #3776]
  41b2e8:	add	x16, x16, #0xec0
  41b2ec:	br	x17

000000000041b2f0 <SSL_new@plt>:
  41b2f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b2f4:	ldr	x17, [x16, #3784]
  41b2f8:	add	x16, x16, #0xec8
  41b2fc:	br	x17

000000000041b300 <TS_VERIFY_CTX_set_data@plt>:
  41b300:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b304:	ldr	x17, [x16, #3792]
  41b308:	add	x16, x16, #0xed0
  41b30c:	br	x17

000000000041b310 <RSA_size@plt>:
  41b310:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b314:	ldr	x17, [x16, #3800]
  41b318:	add	x16, x16, #0xed8
  41b31c:	br	x17

000000000041b320 <EVP_DigestFinal_ex@plt>:
  41b320:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b324:	ldr	x17, [x16, #3808]
  41b328:	add	x16, x16, #0xee0
  41b32c:	br	x17

000000000041b330 <d2i_X509_REQ_bio@plt>:
  41b330:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b334:	ldr	x17, [x16, #3816]
  41b338:	add	x16, x16, #0xee8
  41b33c:	br	x17

000000000041b340 <d2i_PKCS7_bio@plt>:
  41b340:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b344:	ldr	x17, [x16, #3824]
  41b348:	add	x16, x16, #0xef0
  41b34c:	br	x17

000000000041b350 <NCONF_get_number_e@plt>:
  41b350:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b354:	ldr	x17, [x16, #3832]
  41b358:	add	x16, x16, #0xef8
  41b35c:	br	x17

000000000041b360 <fputc@plt>:
  41b360:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b364:	ldr	x17, [x16, #3840]
  41b368:	add	x16, x16, #0xf00
  41b36c:	br	x17

000000000041b370 <BIO_socket_nbio@plt>:
  41b370:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b374:	ldr	x17, [x16, #3848]
  41b378:	add	x16, x16, #0xf08
  41b37c:	br	x17

000000000041b380 <BIO_ADDR_rawaddress@plt>:
  41b380:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b384:	ldr	x17, [x16, #3856]
  41b388:	add	x16, x16, #0xf10
  41b38c:	br	x17

000000000041b390 <SSL_has_pending@plt>:
  41b390:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b394:	ldr	x17, [x16, #3864]
  41b398:	add	x16, x16, #0xf18
  41b39c:	br	x17

000000000041b3a0 <OPENSSL_sk_shift@plt>:
  41b3a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3a4:	ldr	x17, [x16, #3872]
  41b3a8:	add	x16, x16, #0xf20
  41b3ac:	br	x17

000000000041b3b0 <PEM_read_bio_Parameters@plt>:
  41b3b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3b4:	ldr	x17, [x16, #3880]
  41b3b8:	add	x16, x16, #0xf28
  41b3bc:	br	x17

000000000041b3c0 <BIO_get_data@plt>:
  41b3c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3c4:	ldr	x17, [x16, #3888]
  41b3c8:	add	x16, x16, #0xf30
  41b3cc:	br	x17

000000000041b3d0 <BIO_socket@plt>:
  41b3d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3d4:	ldr	x17, [x16, #3896]
  41b3d8:	add	x16, x16, #0xf38
  41b3dc:	br	x17

000000000041b3e0 <__isoc99_sscanf@plt>:
  41b3e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3e4:	ldr	x17, [x16, #3904]
  41b3e8:	add	x16, x16, #0xf40
  41b3ec:	br	x17

000000000041b3f0 <CRYPTO_gcm128_aad@plt>:
  41b3f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b3f4:	ldr	x17, [x16, #3912]
  41b3f8:	add	x16, x16, #0xf48
  41b3fc:	br	x17

000000000041b400 <EVP_PKEY_set1_RSA@plt>:
  41b400:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b404:	ldr	x17, [x16, #3920]
  41b408:	add	x16, x16, #0xf50
  41b40c:	br	x17

000000000041b410 <EVP_PKEY_keygen_init@plt>:
  41b410:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b414:	ldr	x17, [x16, #3928]
  41b418:	add	x16, x16, #0xf58
  41b41c:	br	x17

000000000041b420 <EVP_PKEY_check@plt>:
  41b420:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b424:	ldr	x17, [x16, #3936]
  41b428:	add	x16, x16, #0xf60
  41b42c:	br	x17

000000000041b430 <CMS_get1_ReceiptRequest@plt>:
  41b430:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b434:	ldr	x17, [x16, #3944]
  41b438:	add	x16, x16, #0xf68
  41b43c:	br	x17

000000000041b440 <SSL_clear@plt>:
  41b440:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b444:	ldr	x17, [x16, #3952]
  41b448:	add	x16, x16, #0xf70
  41b44c:	br	x17

000000000041b450 <strncmp@plt>:
  41b450:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b454:	ldr	x17, [x16, #3960]
  41b458:	add	x16, x16, #0xf78
  41b45c:	br	x17

000000000041b460 <OCSP_RESPONSE_print@plt>:
  41b460:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b464:	ldr	x17, [x16, #3968]
  41b468:	add	x16, x16, #0xf80
  41b46c:	br	x17

000000000041b470 <ASN1_STRING_cmp@plt>:
  41b470:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b474:	ldr	x17, [x16, #3976]
  41b478:	add	x16, x16, #0xf88
  41b47c:	br	x17

000000000041b480 <MD5@plt>:
  41b480:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b484:	ldr	x17, [x16, #3984]
  41b488:	add	x16, x16, #0xf90
  41b48c:	br	x17

000000000041b490 <TS_REQ_set_nonce@plt>:
  41b490:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b494:	ldr	x17, [x16, #3992]
  41b498:	add	x16, x16, #0xf98
  41b49c:	br	x17

000000000041b4a0 <EC_KEY_generate_key@plt>:
  41b4a0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4a4:	ldr	x17, [x16, #4000]
  41b4a8:	add	x16, x16, #0xfa0
  41b4ac:	br	x17

000000000041b4b0 <BN_options@plt>:
  41b4b0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4b4:	ldr	x17, [x16, #4008]
  41b4b8:	add	x16, x16, #0xfa8
  41b4bc:	br	x17

000000000041b4c0 <SSL_get_servername_type@plt>:
  41b4c0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4c4:	ldr	x17, [x16, #4016]
  41b4c8:	add	x16, x16, #0xfb0
  41b4cc:	br	x17

000000000041b4d0 <SSL_CTX_enable_ct@plt>:
  41b4d0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4d4:	ldr	x17, [x16, #4024]
  41b4d8:	add	x16, x16, #0xfb8
  41b4dc:	br	x17

000000000041b4e0 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>:
  41b4e0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4e4:	ldr	x17, [x16, #4032]
  41b4e8:	add	x16, x16, #0xfc0
  41b4ec:	br	x17

000000000041b4f0 <access@plt>:
  41b4f0:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b4f4:	ldr	x17, [x16, #4040]
  41b4f8:	add	x16, x16, #0xfc8
  41b4fc:	br	x17

000000000041b500 <ASYNC_WAIT_CTX_new@plt>:
  41b500:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b504:	ldr	x17, [x16, #4048]
  41b508:	add	x16, x16, #0xfd0
  41b50c:	br	x17

000000000041b510 <SMIME_read_CMS@plt>:
  41b510:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b514:	ldr	x17, [x16, #4056]
  41b518:	add	x16, x16, #0xfd8
  41b51c:	br	x17

000000000041b520 <OCSP_RESPONSE_new@plt>:
  41b520:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b524:	ldr	x17, [x16, #4064]
  41b528:	add	x16, x16, #0xfe0
  41b52c:	br	x17

000000000041b530 <EVP_PKEY_verify_recover_init@plt>:
  41b530:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b534:	ldr	x17, [x16, #4072]
  41b538:	add	x16, x16, #0xfe8
  41b53c:	br	x17

000000000041b540 <SRP_check_known_gN_param@plt>:
  41b540:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b544:	ldr	x17, [x16, #4080]
  41b548:	add	x16, x16, #0xff0
  41b54c:	br	x17

000000000041b550 <abort@plt>:
  41b550:	adrp	x16, 49b000 <d2i_ECPrivateKey_bio@OPENSSL_1_1_0>
  41b554:	ldr	x17, [x16, #4088]
  41b558:	add	x16, x16, #0xff8
  41b55c:	br	x17

000000000041b560 <SSL_dane_enable@plt>:
  41b560:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b564:	ldr	x17, [x16]
  41b568:	add	x16, x16, #0x0
  41b56c:	br	x17

000000000041b570 <X509_REQ_get_subject_name@plt>:
  41b570:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b574:	ldr	x17, [x16, #8]
  41b578:	add	x16, x16, #0x8
  41b57c:	br	x17

000000000041b580 <PEM_write_bio_SSL_SESSION@plt>:
  41b580:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b584:	ldr	x17, [x16, #16]
  41b588:	add	x16, x16, #0x10
  41b58c:	br	x17

000000000041b590 <X509_VERIFY_PARAM_add0_policy@plt>:
  41b590:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b594:	ldr	x17, [x16, #24]
  41b598:	add	x16, x16, #0x18
  41b59c:	br	x17

000000000041b5a0 <EVP_DigestFinal@plt>:
  41b5a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5a4:	ldr	x17, [x16, #32]
  41b5a8:	add	x16, x16, #0x20
  41b5ac:	br	x17

000000000041b5b0 <X509_CRL_set1_nextUpdate@plt>:
  41b5b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5b4:	ldr	x17, [x16, #40]
  41b5b8:	add	x16, x16, #0x28
  41b5bc:	br	x17

000000000041b5c0 <i2d_EC_PUBKEY_bio@plt>:
  41b5c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5c4:	ldr	x17, [x16, #48]
  41b5c8:	add	x16, x16, #0x30
  41b5cc:	br	x17

000000000041b5d0 <ASN1_parse_dump@plt>:
  41b5d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5d4:	ldr	x17, [x16, #56]
  41b5d8:	add	x16, x16, #0x38
  41b5dc:	br	x17

000000000041b5e0 <X509_alias_get0@plt>:
  41b5e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5e4:	ldr	x17, [x16, #64]
  41b5e8:	add	x16, x16, #0x40
  41b5ec:	br	x17

000000000041b5f0 <SSL_read@plt>:
  41b5f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b5f4:	ldr	x17, [x16, #72]
  41b5f8:	add	x16, x16, #0x48
  41b5fc:	br	x17

000000000041b600 <ASN1_UTCTIME_free@plt>:
  41b600:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b604:	ldr	x17, [x16, #80]
  41b608:	add	x16, x16, #0x50
  41b60c:	br	x17

000000000041b610 <i2d_PKCS8_bio@plt>:
  41b610:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b614:	ldr	x17, [x16, #88]
  41b618:	add	x16, x16, #0x58
  41b61c:	br	x17

000000000041b620 <BIO_new@plt>:
  41b620:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b624:	ldr	x17, [x16, #96]
  41b628:	add	x16, x16, #0x60
  41b62c:	br	x17

000000000041b630 <PKCS7_add_certificate@plt>:
  41b630:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b634:	ldr	x17, [x16, #104]
  41b638:	add	x16, x16, #0x68
  41b63c:	br	x17

000000000041b640 <BN_hex2bn@plt>:
  41b640:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b644:	ldr	x17, [x16, #112]
  41b648:	add	x16, x16, #0x70
  41b64c:	br	x17

000000000041b650 <SSL_CTX_set_default_verify_dir@plt>:
  41b650:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b654:	ldr	x17, [x16, #120]
  41b658:	add	x16, x16, #0x78
  41b65c:	br	x17

000000000041b660 <TS_RESP_set_tst_info@plt>:
  41b660:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b664:	ldr	x17, [x16, #128]
  41b668:	add	x16, x16, #0x80
  41b66c:	br	x17

000000000041b670 <SSL_CTX_load_verify_locations@plt>:
  41b670:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b674:	ldr	x17, [x16, #136]
  41b678:	add	x16, x16, #0x88
  41b67c:	br	x17

000000000041b680 <EC_GROUP_get0_generator@plt>:
  41b680:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b684:	ldr	x17, [x16, #144]
  41b688:	add	x16, x16, #0x90
  41b68c:	br	x17

000000000041b690 <CRYPTO_gcm128_setiv@plt>:
  41b690:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b694:	ldr	x17, [x16, #152]
  41b698:	add	x16, x16, #0x98
  41b69c:	br	x17

000000000041b6a0 <OPENSSL_LH_retrieve@plt>:
  41b6a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6a4:	ldr	x17, [x16, #160]
  41b6a8:	add	x16, x16, #0xa0
  41b6ac:	br	x17

000000000041b6b0 <EVP_PKEY_derive@plt>:
  41b6b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6b4:	ldr	x17, [x16, #168]
  41b6b8:	add	x16, x16, #0xa8
  41b6bc:	br	x17

000000000041b6c0 <X509_PURPOSE_get_by_sname@plt>:
  41b6c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6c4:	ldr	x17, [x16, #176]
  41b6c8:	add	x16, x16, #0xb0
  41b6cc:	br	x17

000000000041b6d0 <BIO_ADDR_new@plt>:
  41b6d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6d4:	ldr	x17, [x16, #184]
  41b6d8:	add	x16, x16, #0xb8
  41b6dc:	br	x17

000000000041b6e0 <SSL_CONF_cmd@plt>:
  41b6e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6e4:	ldr	x17, [x16, #192]
  41b6e8:	add	x16, x16, #0xc0
  41b6ec:	br	x17

000000000041b6f0 <SSL_has_matching_session_id@plt>:
  41b6f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b6f4:	ldr	x17, [x16, #200]
  41b6f8:	add	x16, x16, #0xc8
  41b6fc:	br	x17

000000000041b700 <TS_STATUS_INFO_free@plt>:
  41b700:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b704:	ldr	x17, [x16, #208]
  41b708:	add	x16, x16, #0xd0
  41b70c:	br	x17

000000000041b710 <EVP_DigestVerifyInit@plt>:
  41b710:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b714:	ldr	x17, [x16, #216]
  41b718:	add	x16, x16, #0xd8
  41b71c:	br	x17

000000000041b720 <RSA_new@plt>:
  41b720:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b724:	ldr	x17, [x16, #224]
  41b728:	add	x16, x16, #0xe0
  41b72c:	br	x17

000000000041b730 <X509_gmtime_adj@plt>:
  41b730:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b734:	ldr	x17, [x16, #232]
  41b738:	add	x16, x16, #0xe8
  41b73c:	br	x17

000000000041b740 <OSSL_STORE_SEARCH_by_issuer_serial@plt>:
  41b740:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b744:	ldr	x17, [x16, #240]
  41b748:	add	x16, x16, #0xf0
  41b74c:	br	x17

000000000041b750 <SSL_get_options@plt>:
  41b750:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b754:	ldr	x17, [x16, #248]
  41b758:	add	x16, x16, #0xf8
  41b75c:	br	x17

000000000041b760 <SSL_CTX_set_srp_strength@plt>:
  41b760:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b764:	ldr	x17, [x16, #256]
  41b768:	add	x16, x16, #0x100
  41b76c:	br	x17

000000000041b770 <BIO_ADDRINFO_family@plt>:
  41b770:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b774:	ldr	x17, [x16, #264]
  41b778:	add	x16, x16, #0x108
  41b77c:	br	x17

000000000041b780 <SSL_CTX_callback_ctrl@plt>:
  41b780:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b784:	ldr	x17, [x16, #272]
  41b788:	add	x16, x16, #0x110
  41b78c:	br	x17

000000000041b790 <BIO_sock_info@plt>:
  41b790:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b794:	ldr	x17, [x16, #280]
  41b798:	add	x16, x16, #0x118
  41b79c:	br	x17

000000000041b7a0 <X509_VERIFY_PARAM_get0@plt>:
  41b7a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7a4:	ldr	x17, [x16, #288]
  41b7a8:	add	x16, x16, #0x120
  41b7ac:	br	x17

000000000041b7b0 <ENGINE_get_DH@plt>:
  41b7b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7b4:	ldr	x17, [x16, #296]
  41b7b8:	add	x16, x16, #0x128
  41b7bc:	br	x17

000000000041b7c0 <i2d_ECPKParameters@plt>:
  41b7c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7c4:	ldr	x17, [x16, #304]
  41b7c8:	add	x16, x16, #0x130
  41b7cc:	br	x17

000000000041b7d0 <SSL_CTX_use_PrivateKey@plt>:
  41b7d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7d4:	ldr	x17, [x16, #312]
  41b7d8:	add	x16, x16, #0x138
  41b7dc:	br	x17

000000000041b7e0 <CMS_add0_recipient_key@plt>:
  41b7e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7e4:	ldr	x17, [x16, #320]
  41b7e8:	add	x16, x16, #0x140
  41b7ec:	br	x17

000000000041b7f0 <EVP_PKEY_decrypt@plt>:
  41b7f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b7f4:	ldr	x17, [x16, #328]
  41b7f8:	add	x16, x16, #0x148
  41b7fc:	br	x17

000000000041b800 <ASN1_INTEGER_free@plt>:
  41b800:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b804:	ldr	x17, [x16, #336]
  41b808:	add	x16, x16, #0x150
  41b80c:	br	x17

000000000041b810 <OSSL_STORE_close@plt>:
  41b810:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b814:	ldr	x17, [x16, #344]
  41b818:	add	x16, x16, #0x158
  41b81c:	br	x17

000000000041b820 <PKCS7_encrypt@plt>:
  41b820:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b824:	ldr	x17, [x16, #352]
  41b828:	add	x16, x16, #0x160
  41b82c:	br	x17

000000000041b830 <CMS_uncompress@plt>:
  41b830:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b834:	ldr	x17, [x16, #360]
  41b838:	add	x16, x16, #0x168
  41b83c:	br	x17

000000000041b840 <AES_set_encrypt_key@plt>:
  41b840:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b844:	ldr	x17, [x16, #368]
  41b848:	add	x16, x16, #0x170
  41b84c:	br	x17

000000000041b850 <DSA_set0_pqg@plt>:
  41b850:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b854:	ldr	x17, [x16, #376]
  41b858:	add	x16, x16, #0x178
  41b85c:	br	x17

000000000041b860 <SSL_CTX_set_stateless_cookie_verify_cb@plt>:
  41b860:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b864:	ldr	x17, [x16, #384]
  41b868:	add	x16, x16, #0x180
  41b86c:	br	x17

000000000041b870 <X509_check_email@plt>:
  41b870:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b874:	ldr	x17, [x16, #392]
  41b878:	add	x16, x16, #0x188
  41b87c:	br	x17

000000000041b880 <PEM_write_bio_X509_REQ_NEW@plt>:
  41b880:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b884:	ldr	x17, [x16, #400]
  41b888:	add	x16, x16, #0x190
  41b88c:	br	x17

000000000041b890 <SSL_CTX_get0_ctlog_store@plt>:
  41b890:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b894:	ldr	x17, [x16, #408]
  41b898:	add	x16, x16, #0x198
  41b89c:	br	x17

000000000041b8a0 <syslog@plt>:
  41b8a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8a4:	ldr	x17, [x16, #416]
  41b8a8:	add	x16, x16, #0x1a0
  41b8ac:	br	x17

000000000041b8b0 <X509_get0_pubkey_bitstr@plt>:
  41b8b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8b4:	ldr	x17, [x16, #424]
  41b8b8:	add	x16, x16, #0x1a8
  41b8bc:	br	x17

000000000041b8c0 <PKCS8_set0_pbe@plt>:
  41b8c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8c4:	ldr	x17, [x16, #432]
  41b8c8:	add	x16, x16, #0x1b0
  41b8cc:	br	x17

000000000041b8d0 <b2i_PVK_bio@plt>:
  41b8d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8d4:	ldr	x17, [x16, #440]
  41b8d8:	add	x16, x16, #0x1b8
  41b8dc:	br	x17

000000000041b8e0 <X509_get0_signature@plt>:
  41b8e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8e4:	ldr	x17, [x16, #448]
  41b8e8:	add	x16, x16, #0x1c0
  41b8ec:	br	x17

000000000041b8f0 <X509_REQ_free@plt>:
  41b8f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b8f4:	ldr	x17, [x16, #456]
  41b8f8:	add	x16, x16, #0x1c8
  41b8fc:	br	x17

000000000041b900 <BIO_ptr_ctrl@plt>:
  41b900:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b904:	ldr	x17, [x16, #464]
  41b908:	add	x16, x16, #0x1d0
  41b90c:	br	x17

000000000041b910 <ENGINE_ctrl@plt>:
  41b910:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b914:	ldr	x17, [x16, #472]
  41b918:	add	x16, x16, #0x1d8
  41b91c:	br	x17

000000000041b920 <UI_process@plt>:
  41b920:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b924:	ldr	x17, [x16, #480]
  41b928:	add	x16, x16, #0x1e0
  41b92c:	br	x17

000000000041b930 <SSL_CTX_get_cert_store@plt>:
  41b930:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b934:	ldr	x17, [x16, #488]
  41b938:	add	x16, x16, #0x1e8
  41b93c:	br	x17

000000000041b940 <X509_STORE_CTX_get0_parent_ctx@plt>:
  41b940:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b944:	ldr	x17, [x16, #496]
  41b948:	add	x16, x16, #0x1f0
  41b94c:	br	x17

000000000041b950 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41b950:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b954:	ldr	x17, [x16, #504]
  41b958:	add	x16, x16, #0x1f8
  41b95c:	br	x17

000000000041b960 <ASN1_INTEGER_new@plt>:
  41b960:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b964:	ldr	x17, [x16, #512]
  41b968:	add	x16, x16, #0x200
  41b96c:	br	x17

000000000041b970 <fflush@plt>:
  41b970:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b974:	ldr	x17, [x16, #520]
  41b978:	add	x16, x16, #0x208
  41b97c:	br	x17

000000000041b980 <DSAparams_print@plt>:
  41b980:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b984:	ldr	x17, [x16, #528]
  41b988:	add	x16, x16, #0x210
  41b98c:	br	x17

000000000041b990 <X509_NAME_delete_entry@plt>:
  41b990:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b994:	ldr	x17, [x16, #536]
  41b998:	add	x16, x16, #0x218
  41b99c:	br	x17

000000000041b9a0 <X509_ALGOR_free@plt>:
  41b9a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9a4:	ldr	x17, [x16, #544]
  41b9a8:	add	x16, x16, #0x220
  41b9ac:	br	x17

000000000041b9b0 <X509_REVOKED_add1_ext_i2d@plt>:
  41b9b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9b4:	ldr	x17, [x16, #552]
  41b9b8:	add	x16, x16, #0x228
  41b9bc:	br	x17

000000000041b9c0 <TXT_DB_free@plt>:
  41b9c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9c4:	ldr	x17, [x16, #560]
  41b9c8:	add	x16, x16, #0x230
  41b9cc:	br	x17

000000000041b9d0 <SSL_do_handshake@plt>:
  41b9d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9d4:	ldr	x17, [x16, #568]
  41b9d8:	add	x16, x16, #0x238
  41b9dc:	br	x17

000000000041b9e0 <BIO_ADDRINFO_address@plt>:
  41b9e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9e4:	ldr	x17, [x16, #576]
  41b9e8:	add	x16, x16, #0x240
  41b9ec:	br	x17

000000000041b9f0 <SSL_CTX_set_next_protos_advertised_cb@plt>:
  41b9f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41b9f4:	ldr	x17, [x16, #584]
  41b9f8:	add	x16, x16, #0x248
  41b9fc:	br	x17

000000000041ba00 <EVP_PKEY_meth_get_count@plt>:
  41ba00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba04:	ldr	x17, [x16, #592]
  41ba08:	add	x16, x16, #0x250
  41ba0c:	br	x17

000000000041ba10 <RSA_private_decrypt@plt>:
  41ba10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba14:	ldr	x17, [x16, #600]
  41ba18:	add	x16, x16, #0x258
  41ba1c:	br	x17

000000000041ba20 <OSSL_STORE_SEARCH_free@plt>:
  41ba20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba24:	ldr	x17, [x16, #608]
  41ba28:	add	x16, x16, #0x260
  41ba2c:	br	x17

000000000041ba30 <TXT_DB_create_index@plt>:
  41ba30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba34:	ldr	x17, [x16, #616]
  41ba38:	add	x16, x16, #0x268
  41ba3c:	br	x17

000000000041ba40 <X509_CRL_add1_ext_i2d@plt>:
  41ba40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba44:	ldr	x17, [x16, #624]
  41ba48:	add	x16, x16, #0x270
  41ba4c:	br	x17

000000000041ba50 <EVP_PKEY_derive_set_peer@plt>:
  41ba50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba54:	ldr	x17, [x16, #632]
  41ba58:	add	x16, x16, #0x278
  41ba5c:	br	x17

000000000041ba60 <TXT_DB_write@plt>:
  41ba60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba64:	ldr	x17, [x16, #640]
  41ba68:	add	x16, x16, #0x280
  41ba6c:	br	x17

000000000041ba70 <EVP_PKEY_get0_DSA@plt>:
  41ba70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba74:	ldr	x17, [x16, #648]
  41ba78:	add	x16, x16, #0x288
  41ba7c:	br	x17

000000000041ba80 <X509_get0_extensions@plt>:
  41ba80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba84:	ldr	x17, [x16, #656]
  41ba88:	add	x16, x16, #0x290
  41ba8c:	br	x17

000000000041ba90 <BN_is_prime_ex@plt>:
  41ba90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ba94:	ldr	x17, [x16, #664]
  41ba98:	add	x16, x16, #0x298
  41ba9c:	br	x17

000000000041baa0 <SMIME_write_CMS@plt>:
  41baa0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baa4:	ldr	x17, [x16, #672]
  41baa8:	add	x16, x16, #0x2a0
  41baac:	br	x17

000000000041bab0 <CMS_ReceiptRequest_get0_values@plt>:
  41bab0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bab4:	ldr	x17, [x16, #680]
  41bab8:	add	x16, x16, #0x2a8
  41babc:	br	x17

000000000041bac0 <ASN1_STRING_set_default_mask_asc@plt>:
  41bac0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bac4:	ldr	x17, [x16, #688]
  41bac8:	add	x16, x16, #0x2b0
  41bacc:	br	x17

000000000041bad0 <WHIRLPOOL@plt>:
  41bad0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bad4:	ldr	x17, [x16, #696]
  41bad8:	add	x16, x16, #0x2b8
  41badc:	br	x17

000000000041bae0 <SSL_CTX_set_psk_use_session_callback@plt>:
  41bae0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bae4:	ldr	x17, [x16, #704]
  41bae8:	add	x16, x16, #0x2c0
  41baec:	br	x17

000000000041baf0 <CRYPTO_set_mem_debug@plt>:
  41baf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41baf4:	ldr	x17, [x16, #712]
  41baf8:	add	x16, x16, #0x2c8
  41bafc:	br	x17

000000000041bb00 <ASYNC_start_job@plt>:
  41bb00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb04:	ldr	x17, [x16, #720]
  41bb08:	add	x16, x16, #0x2d0
  41bb0c:	br	x17

000000000041bb10 <PEM_read_bio_PrivateKey@plt>:
  41bb10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb14:	ldr	x17, [x16, #728]
  41bb18:	add	x16, x16, #0x2d8
  41bb1c:	br	x17

000000000041bb20 <RAND_write_file@plt>:
  41bb20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb24:	ldr	x17, [x16, #736]
  41bb28:	add	x16, x16, #0x2e0
  41bb2c:	br	x17

000000000041bb30 <OBJ_txt2nid@plt>:
  41bb30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb34:	ldr	x17, [x16, #744]
  41bb38:	add	x16, x16, #0x2e8
  41bb3c:	br	x17

000000000041bb40 <X509_PURPOSE_get0_name@plt>:
  41bb40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb44:	ldr	x17, [x16, #752]
  41bb48:	add	x16, x16, #0x2f0
  41bb4c:	br	x17

000000000041bb50 <EVP_PKCS82PKEY@plt>:
  41bb50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb54:	ldr	x17, [x16, #760]
  41bb58:	add	x16, x16, #0x2f8
  41bb5c:	br	x17

000000000041bb60 <TLS_server_method@plt>:
  41bb60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb64:	ldr	x17, [x16, #768]
  41bb68:	add	x16, x16, #0x300
  41bb6c:	br	x17

000000000041bb70 <EVP_DigestSignFinal@plt>:
  41bb70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb74:	ldr	x17, [x16, #776]
  41bb78:	add	x16, x16, #0x308
  41bb7c:	br	x17

000000000041bb80 <DES_set_key_unchecked@plt>:
  41bb80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb84:	ldr	x17, [x16, #784]
  41bb88:	add	x16, x16, #0x310
  41bb8c:	br	x17

000000000041bb90 <ECPKParameters_print@plt>:
  41bb90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bb94:	ldr	x17, [x16, #792]
  41bb98:	add	x16, x16, #0x318
  41bb9c:	br	x17

000000000041bba0 <SSL_CTX_set_quiet_shutdown@plt>:
  41bba0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bba4:	ldr	x17, [x16, #800]
  41bba8:	add	x16, x16, #0x320
  41bbac:	br	x17

000000000041bbb0 <SSL_set_session@plt>:
  41bbb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbb4:	ldr	x17, [x16, #808]
  41bbb8:	add	x16, x16, #0x328
  41bbbc:	br	x17

000000000041bbc0 <UI_method_set_opener@plt>:
  41bbc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbc4:	ldr	x17, [x16, #816]
  41bbc8:	add	x16, x16, #0x330
  41bbcc:	br	x17

000000000041bbd0 <b2i_PublicKey_bio@plt>:
  41bbd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbd4:	ldr	x17, [x16, #824]
  41bbd8:	add	x16, x16, #0x338
  41bbdc:	br	x17

000000000041bbe0 <BN_to_ASN1_INTEGER@plt>:
  41bbe0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbe4:	ldr	x17, [x16, #832]
  41bbe8:	add	x16, x16, #0x340
  41bbec:	br	x17

000000000041bbf0 <BUF_MEM_free@plt>:
  41bbf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bbf4:	ldr	x17, [x16, #840]
  41bbf8:	add	x16, x16, #0x348
  41bbfc:	br	x17

000000000041bc00 <ENGINE_get_DSA@plt>:
  41bc00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc04:	ldr	x17, [x16, #848]
  41bc08:	add	x16, x16, #0x350
  41bc0c:	br	x17

000000000041bc10 <CAST_cbc_encrypt@plt>:
  41bc10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc14:	ldr	x17, [x16, #856]
  41bc18:	add	x16, x16, #0x358
  41bc1c:	br	x17

000000000041bc20 <EVP_PKEY_CTX_ctrl_str@plt>:
  41bc20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc24:	ldr	x17, [x16, #864]
  41bc28:	add	x16, x16, #0x360
  41bc2c:	br	x17

000000000041bc30 <PEM_write_bio_PKCS7@plt>:
  41bc30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc34:	ldr	x17, [x16, #872]
  41bc38:	add	x16, x16, #0x368
  41bc3c:	br	x17

000000000041bc40 <OBJ_create@plt>:
  41bc40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc44:	ldr	x17, [x16, #880]
  41bc48:	add	x16, x16, #0x370
  41bc4c:	br	x17

000000000041bc50 <EVP_PBE_find@plt>:
  41bc50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc54:	ldr	x17, [x16, #888]
  41bc58:	add	x16, x16, #0x378
  41bc5c:	br	x17

000000000041bc60 <OCSP_sendreq_new@plt>:
  41bc60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc64:	ldr	x17, [x16, #896]
  41bc68:	add	x16, x16, #0x380
  41bc6c:	br	x17

000000000041bc70 <RC4@plt>:
  41bc70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc74:	ldr	x17, [x16, #904]
  41bc78:	add	x16, x16, #0x388
  41bc7c:	br	x17

000000000041bc80 <X509_STORE_add_crl@plt>:
  41bc80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc84:	ldr	x17, [x16, #912]
  41bc88:	add	x16, x16, #0x390
  41bc8c:	br	x17

000000000041bc90 <OSSL_STORE_INFO_get0_PKEY@plt>:
  41bc90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bc94:	ldr	x17, [x16, #920]
  41bc98:	add	x16, x16, #0x398
  41bc9c:	br	x17

000000000041bca0 <EC_KEY_new_by_curve_name@plt>:
  41bca0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bca4:	ldr	x17, [x16, #928]
  41bca8:	add	x16, x16, #0x3a0
  41bcac:	br	x17

000000000041bcb0 <__errno_location@plt>:
  41bcb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcb4:	ldr	x17, [x16, #936]
  41bcb8:	add	x16, x16, #0x3a8
  41bcbc:	br	x17

000000000041bcc0 <X509_STORE_CTX_get1_chain@plt>:
  41bcc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcc4:	ldr	x17, [x16, #944]
  41bcc8:	add	x16, x16, #0x3b0
  41bccc:	br	x17

000000000041bcd0 <ECDSA_sign@plt>:
  41bcd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcd4:	ldr	x17, [x16, #952]
  41bcd8:	add	x16, x16, #0x3b8
  41bcdc:	br	x17

000000000041bce0 <OCSP_request_onereq_get0@plt>:
  41bce0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bce4:	ldr	x17, [x16, #960]
  41bce8:	add	x16, x16, #0x3c0
  41bcec:	br	x17

000000000041bcf0 <EVP_PKEY_asn1_get0_info@plt>:
  41bcf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bcf4:	ldr	x17, [x16, #968]
  41bcf8:	add	x16, x16, #0x3c8
  41bcfc:	br	x17

000000000041bd00 <SSL_CTX_sess_set_get_cb@plt>:
  41bd00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd04:	ldr	x17, [x16, #976]
  41bd08:	add	x16, x16, #0x3d0
  41bd0c:	br	x17

000000000041bd10 <CMS_data_create@plt>:
  41bd10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd14:	ldr	x17, [x16, #984]
  41bd18:	add	x16, x16, #0x3d8
  41bd1c:	br	x17

000000000041bd20 <OSSL_STORE_INFO_get0_CERT@plt>:
  41bd20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd24:	ldr	x17, [x16, #992]
  41bd28:	add	x16, x16, #0x3e0
  41bd2c:	br	x17

000000000041bd30 <BIO_set_init@plt>:
  41bd30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd34:	ldr	x17, [x16, #1000]
  41bd38:	add	x16, x16, #0x3e8
  41bd3c:	br	x17

000000000041bd40 <d2i_OCSP_RESPONSE@plt>:
  41bd40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd44:	ldr	x17, [x16, #1008]
  41bd48:	add	x16, x16, #0x3f0
  41bd4c:	br	x17

000000000041bd50 <BIO_ADDRINFO_free@plt>:
  41bd50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd54:	ldr	x17, [x16, #1016]
  41bd58:	add	x16, x16, #0x3f8
  41bd5c:	br	x17

000000000041bd60 <SSL_stateless@plt>:
  41bd60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd64:	ldr	x17, [x16, #1024]
  41bd68:	add	x16, x16, #0x400
  41bd6c:	br	x17

000000000041bd70 <ASN1_INTEGER_get@plt>:
  41bd70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd74:	ldr	x17, [x16, #1032]
  41bd78:	add	x16, x16, #0x408
  41bd7c:	br	x17

000000000041bd80 <DHparams_print@plt>:
  41bd80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd84:	ldr	x17, [x16, #1040]
  41bd88:	add	x16, x16, #0x410
  41bd8c:	br	x17

000000000041bd90 <X509_NAME_hash@plt>:
  41bd90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bd94:	ldr	x17, [x16, #1048]
  41bd98:	add	x16, x16, #0x418
  41bd9c:	br	x17

000000000041bda0 <X509_policy_tree_get0_user_policies@plt>:
  41bda0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bda4:	ldr	x17, [x16, #1056]
  41bda8:	add	x16, x16, #0x420
  41bdac:	br	x17

000000000041bdb0 <SSL_get_peer_signature_type_nid@plt>:
  41bdb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdb4:	ldr	x17, [x16, #1064]
  41bdb8:	add	x16, x16, #0x428
  41bdbc:	br	x17

000000000041bdc0 <DSA_print@plt>:
  41bdc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdc4:	ldr	x17, [x16, #1072]
  41bdc8:	add	x16, x16, #0x430
  41bdcc:	br	x17

000000000041bdd0 <read@plt>:
  41bdd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdd4:	ldr	x17, [x16, #1080]
  41bdd8:	add	x16, x16, #0x438
  41bddc:	br	x17

000000000041bde0 <SSL_get0_peer_CA_list@plt>:
  41bde0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bde4:	ldr	x17, [x16, #1088]
  41bde8:	add	x16, x16, #0x440
  41bdec:	br	x17

000000000041bdf0 <SSL_SESSION_get0_cipher@plt>:
  41bdf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bdf4:	ldr	x17, [x16, #1096]
  41bdf8:	add	x16, x16, #0x448
  41bdfc:	br	x17

000000000041be00 <SSL_COMP_get_name@plt>:
  41be00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be04:	ldr	x17, [x16, #1104]
  41be08:	add	x16, x16, #0x450
  41be0c:	br	x17

000000000041be10 <CMS_compress@plt>:
  41be10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be14:	ldr	x17, [x16, #1112]
  41be18:	add	x16, x16, #0x458
  41be1c:	br	x17

000000000041be20 <d2i_TS_RESP_bio@plt>:
  41be20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be24:	ldr	x17, [x16, #1120]
  41be28:	add	x16, x16, #0x460
  41be2c:	br	x17

000000000041be30 <__xstat@plt>:
  41be30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be34:	ldr	x17, [x16, #1128]
  41be38:	add	x16, x16, #0x468
  41be3c:	br	x17

000000000041be40 <SSL_set_srp_server_param@plt>:
  41be40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be44:	ldr	x17, [x16, #1136]
  41be48:	add	x16, x16, #0x470
  41be4c:	br	x17

000000000041be50 <BN_GENCB_set@plt>:
  41be50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be54:	ldr	x17, [x16, #1144]
  41be58:	add	x16, x16, #0x478
  41be5c:	br	x17

000000000041be60 <X509_PURPOSE_get0_sname@plt>:
  41be60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be64:	ldr	x17, [x16, #1152]
  41be68:	add	x16, x16, #0x480
  41be6c:	br	x17

000000000041be70 <EC_GROUP_set_point_conversion_form@plt>:
  41be70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be74:	ldr	x17, [x16, #1160]
  41be78:	add	x16, x16, #0x488
  41be7c:	br	x17

000000000041be80 <X509_subject_name_hash@plt>:
  41be80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be84:	ldr	x17, [x16, #1168]
  41be88:	add	x16, x16, #0x490
  41be8c:	br	x17

000000000041be90 <perror@plt>:
  41be90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41be94:	ldr	x17, [x16, #1176]
  41be98:	add	x16, x16, #0x498
  41be9c:	br	x17

000000000041bea0 <EVP_MD_CTX_new@plt>:
  41bea0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bea4:	ldr	x17, [x16, #1184]
  41bea8:	add	x16, x16, #0x4a0
  41beac:	br	x17

000000000041beb0 <OCSP_parse_url@plt>:
  41beb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41beb4:	ldr	x17, [x16, #1192]
  41beb8:	add	x16, x16, #0x4a8
  41bebc:	br	x17

000000000041bec0 <BIO_s_mem@plt>:
  41bec0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bec4:	ldr	x17, [x16, #1200]
  41bec8:	add	x16, x16, #0x4b0
  41becc:	br	x17

000000000041bed0 <SSL_CTX_set1_param@plt>:
  41bed0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bed4:	ldr	x17, [x16, #1208]
  41bed8:	add	x16, x16, #0x4b8
  41bedc:	br	x17

000000000041bee0 <X509V3_parse_list@plt>:
  41bee0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bee4:	ldr	x17, [x16, #1216]
  41bee8:	add	x16, x16, #0x4c0
  41beec:	br	x17

000000000041bef0 <SSL_get_current_compression@plt>:
  41bef0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bef4:	ldr	x17, [x16, #1224]
  41bef8:	add	x16, x16, #0x4c8
  41befc:	br	x17

000000000041bf00 <EVP_DecryptFinal_ex@plt>:
  41bf00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf04:	ldr	x17, [x16, #1232]
  41bf08:	add	x16, x16, #0x4d0
  41bf0c:	br	x17

000000000041bf10 <X509_NAME_oneline@plt>:
  41bf10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf14:	ldr	x17, [x16, #1240]
  41bf18:	add	x16, x16, #0x4d8
  41bf1c:	br	x17

000000000041bf20 <PKCS8_pkey_get0_attrs@plt>:
  41bf20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf24:	ldr	x17, [x16, #1248]
  41bf28:	add	x16, x16, #0x4e0
  41bf2c:	br	x17

000000000041bf30 <signal@plt>:
  41bf30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf34:	ldr	x17, [x16, #1256]
  41bf38:	add	x16, x16, #0x4e8
  41bf3c:	br	x17

000000000041bf40 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>:
  41bf40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf44:	ldr	x17, [x16, #1264]
  41bf48:	add	x16, x16, #0x4f0
  41bf4c:	br	x17

000000000041bf50 <CMS_SignerInfo_get0_pkey_ctx@plt>:
  41bf50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf54:	ldr	x17, [x16, #1272]
  41bf58:	add	x16, x16, #0x4f8
  41bf5c:	br	x17

000000000041bf60 <X509_CRL_set_version@plt>:
  41bf60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf64:	ldr	x17, [x16, #1280]
  41bf68:	add	x16, x16, #0x500
  41bf6c:	br	x17

000000000041bf70 <ENGINE_get_pkey_asn1_meth_str@plt>:
  41bf70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf74:	ldr	x17, [x16, #1288]
  41bf78:	add	x16, x16, #0x508
  41bf7c:	br	x17

000000000041bf80 <BIO_new_mem_buf@plt>:
  41bf80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf84:	ldr	x17, [x16, #1296]
  41bf88:	add	x16, x16, #0x510
  41bf8c:	br	x17

000000000041bf90 <SSL_export_keying_material@plt>:
  41bf90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bf94:	ldr	x17, [x16, #1304]
  41bf98:	add	x16, x16, #0x518
  41bf9c:	br	x17

000000000041bfa0 <EC_GROUP_get_curve_name@plt>:
  41bfa0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfa4:	ldr	x17, [x16, #1312]
  41bfa8:	add	x16, x16, #0x520
  41bfac:	br	x17

000000000041bfb0 <X509_keyid_set1@plt>:
  41bfb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfb4:	ldr	x17, [x16, #1320]
  41bfb8:	add	x16, x16, #0x528
  41bfbc:	br	x17

000000000041bfc0 <OCSP_REQ_CTX_add1_header@plt>:
  41bfc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfc4:	ldr	x17, [x16, #1328]
  41bfc8:	add	x16, x16, #0x530
  41bfcc:	br	x17

000000000041bfd0 <SSL_CTX_set_options@plt>:
  41bfd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfd4:	ldr	x17, [x16, #1336]
  41bfd8:	add	x16, x16, #0x538
  41bfdc:	br	x17

000000000041bfe0 <NCONF_new@plt>:
  41bfe0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bfe4:	ldr	x17, [x16, #1344]
  41bfe8:	add	x16, x16, #0x540
  41bfec:	br	x17

000000000041bff0 <BIO_sock_init@plt>:
  41bff0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41bff4:	ldr	x17, [x16, #1352]
  41bff8:	add	x16, x16, #0x548
  41bffc:	br	x17

000000000041c000 <RSA_public_decrypt@plt>:
  41c000:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c004:	ldr	x17, [x16, #1360]
  41c008:	add	x16, x16, #0x550
  41c00c:	br	x17

000000000041c010 <BIO_ADDRINFO_next@plt>:
  41c010:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c014:	ldr	x17, [x16, #1368]
  41c018:	add	x16, x16, #0x558
  41c01c:	br	x17

000000000041c020 <X509_STORE_set_verify_cb@plt>:
  41c020:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c024:	ldr	x17, [x16, #1376]
  41c028:	add	x16, x16, #0x560
  41c02c:	br	x17

000000000041c030 <X509_CRL_add0_revoked@plt>:
  41c030:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c034:	ldr	x17, [x16, #1384]
  41c038:	add	x16, x16, #0x568
  41c03c:	br	x17

000000000041c040 <X509_ocspid_print@plt>:
  41c040:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c044:	ldr	x17, [x16, #1392]
  41c048:	add	x16, x16, #0x570
  41c04c:	br	x17

000000000041c050 <BIO_closesocket@plt>:
  41c050:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c054:	ldr	x17, [x16, #1400]
  41c058:	add	x16, x16, #0x578
  41c05c:	br	x17

000000000041c060 <fork@plt>:
  41c060:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c064:	ldr	x17, [x16, #1408]
  41c068:	add	x16, x16, #0x580
  41c06c:	br	x17

000000000041c070 <CONF_get_section@plt>:
  41c070:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c074:	ldr	x17, [x16, #1416]
  41c078:	add	x16, x16, #0x588
  41c07c:	br	x17

000000000041c080 <SSL_alert_desc_string_long@plt>:
  41c080:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c084:	ldr	x17, [x16, #1424]
  41c088:	add	x16, x16, #0x590
  41c08c:	br	x17

000000000041c090 <X509_add1_ext_i2d@plt>:
  41c090:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c094:	ldr	x17, [x16, #1432]
  41c098:	add	x16, x16, #0x598
  41c09c:	br	x17

000000000041c0a0 <OCSP_cert_status_str@plt>:
  41c0a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0a4:	ldr	x17, [x16, #1440]
  41c0a8:	add	x16, x16, #0x5a0
  41c0ac:	br	x17

000000000041c0b0 <BIO_meth_set_ctrl@plt>:
  41c0b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0b4:	ldr	x17, [x16, #1448]
  41c0b8:	add	x16, x16, #0x5a8
  41c0bc:	br	x17

000000000041c0c0 <d2i_SSL_SESSION@plt>:
  41c0c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0c4:	ldr	x17, [x16, #1456]
  41c0c8:	add	x16, x16, #0x5b0
  41c0cc:	br	x17

000000000041c0d0 <PEM_write_bio_RSAPublicKey@plt>:
  41c0d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0d4:	ldr	x17, [x16, #1464]
  41c0d8:	add	x16, x16, #0x5b8
  41c0dc:	br	x17

000000000041c0e0 <NETSCAPE_SPKI_verify@plt>:
  41c0e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0e4:	ldr	x17, [x16, #1472]
  41c0e8:	add	x16, x16, #0x5c0
  41c0ec:	br	x17

000000000041c0f0 <NETSCAPE_SPKI_free@plt>:
  41c0f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c0f4:	ldr	x17, [x16, #1480]
  41c0f8:	add	x16, x16, #0x5c8
  41c0fc:	br	x17

000000000041c100 <TS_VERIFY_CTX_set_imprint@plt>:
  41c100:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c104:	ldr	x17, [x16, #1488]
  41c108:	add	x16, x16, #0x5d0
  41c10c:	br	x17

000000000041c110 <X509_new@plt>:
  41c110:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c114:	ldr	x17, [x16, #1496]
  41c118:	add	x16, x16, #0x5d8
  41c11c:	br	x17

000000000041c120 <EVP_PKEY_print_params@plt>:
  41c120:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c124:	ldr	x17, [x16, #1504]
  41c128:	add	x16, x16, #0x5e0
  41c12c:	br	x17

000000000041c130 <BF_cbc_encrypt@plt>:
  41c130:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c134:	ldr	x17, [x16, #1512]
  41c138:	add	x16, x16, #0x5e8
  41c13c:	br	x17

000000000041c140 <X509_set_pubkey@plt>:
  41c140:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c144:	ldr	x17, [x16, #1520]
  41c148:	add	x16, x16, #0x5f0
  41c14c:	br	x17

000000000041c150 <X509_REQ_get0_pubkey@plt>:
  41c150:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c154:	ldr	x17, [x16, #1528]
  41c158:	add	x16, x16, #0x5f8
  41c15c:	br	x17

000000000041c160 <OCSP_crl_reason_str@plt>:
  41c160:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c164:	ldr	x17, [x16, #1536]
  41c168:	add	x16, x16, #0x600
  41c16c:	br	x17

000000000041c170 <OSSL_STORE_SEARCH_by_alias@plt>:
  41c170:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c174:	ldr	x17, [x16, #1544]
  41c178:	add	x16, x16, #0x608
  41c17c:	br	x17

000000000041c180 <SSL_get_wbio@plt>:
  41c180:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c184:	ldr	x17, [x16, #1552]
  41c188:	add	x16, x16, #0x610
  41c18c:	br	x17

000000000041c190 <CMS_decrypt_set1_password@plt>:
  41c190:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c194:	ldr	x17, [x16, #1560]
  41c198:	add	x16, x16, #0x618
  41c19c:	br	x17

000000000041c1a0 <RC2_set_key@plt>:
  41c1a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1a4:	ldr	x17, [x16, #1568]
  41c1a8:	add	x16, x16, #0x620
  41c1ac:	br	x17

000000000041c1b0 <ERR_print_errors_cb@plt>:
  41c1b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1b4:	ldr	x17, [x16, #1576]
  41c1b8:	add	x16, x16, #0x628
  41c1bc:	br	x17

000000000041c1c0 <X509_NAME_print_ex_fp@plt>:
  41c1c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1c4:	ldr	x17, [x16, #1584]
  41c1c8:	add	x16, x16, #0x630
  41c1cc:	br	x17

000000000041c1d0 <__fxstat@plt>:
  41c1d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1d4:	ldr	x17, [x16, #1592]
  41c1d8:	add	x16, x16, #0x638
  41c1dc:	br	x17

000000000041c1e0 <i2d_X509_NAME@plt>:
  41c1e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1e4:	ldr	x17, [x16, #1600]
  41c1e8:	add	x16, x16, #0x640
  41c1ec:	br	x17

000000000041c1f0 <OCSP_BASICRESP_free@plt>:
  41c1f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c1f4:	ldr	x17, [x16, #1608]
  41c1f8:	add	x16, x16, #0x648
  41c1fc:	br	x17

000000000041c200 <i2d_PKCS12_bio@plt>:
  41c200:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c204:	ldr	x17, [x16, #1616]
  41c208:	add	x16, x16, #0x650
  41c20c:	br	x17

000000000041c210 <i2d_RSA_PUBKEY_bio@plt>:
  41c210:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c214:	ldr	x17, [x16, #1624]
  41c218:	add	x16, x16, #0x658
  41c21c:	br	x17

000000000041c220 <BIO_f_cipher@plt>:
  41c220:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c224:	ldr	x17, [x16, #1632]
  41c228:	add	x16, x16, #0x660
  41c22c:	br	x17

000000000041c230 <SSL_connect@plt>:
  41c230:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c234:	ldr	x17, [x16, #1640]
  41c238:	add	x16, x16, #0x668
  41c23c:	br	x17

000000000041c240 <BN_new@plt>:
  41c240:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c244:	ldr	x17, [x16, #1648]
  41c248:	add	x16, x16, #0x670
  41c24c:	br	x17

000000000041c250 <SSL_CTX_set_cert_cb@plt>:
  41c250:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c254:	ldr	x17, [x16, #1656]
  41c258:	add	x16, x16, #0x678
  41c25c:	br	x17

000000000041c260 <X509_subject_name_hash_old@plt>:
  41c260:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c264:	ldr	x17, [x16, #1664]
  41c268:	add	x16, x16, #0x680
  41c26c:	br	x17

000000000041c270 <SSL_SESSION_get_max_early_data@plt>:
  41c270:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c274:	ldr	x17, [x16, #1672]
  41c278:	add	x16, x16, #0x688
  41c27c:	br	x17

000000000041c280 <BIO_pop@plt>:
  41c280:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c284:	ldr	x17, [x16, #1680]
  41c288:	add	x16, x16, #0x690
  41c28c:	br	x17

000000000041c290 <ENGINE_get_pkey_meths@plt>:
  41c290:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c294:	ldr	x17, [x16, #1688]
  41c298:	add	x16, x16, #0x698
  41c29c:	br	x17

000000000041c2a0 <X509_LOOKUP_hash_dir@plt>:
  41c2a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2a4:	ldr	x17, [x16, #1696]
  41c2a8:	add	x16, x16, #0x6a0
  41c2ac:	br	x17

000000000041c2b0 <EVP_PKEY_get0_asn1@plt>:
  41c2b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2b4:	ldr	x17, [x16, #1704]
  41c2b8:	add	x16, x16, #0x6a8
  41c2bc:	br	x17

000000000041c2c0 <EVP_Digest@plt>:
  41c2c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2c4:	ldr	x17, [x16, #1712]
  41c2c8:	add	x16, x16, #0x6b0
  41c2cc:	br	x17

000000000041c2d0 <TS_CONF_set_policies@plt>:
  41c2d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2d4:	ldr	x17, [x16, #1720]
  41c2d8:	add	x16, x16, #0x6b8
  41c2dc:	br	x17

000000000041c2e0 <TS_CONF_set_clock_precision_digits@plt>:
  41c2e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2e4:	ldr	x17, [x16, #1728]
  41c2e8:	add	x16, x16, #0x6c0
  41c2ec:	br	x17

000000000041c2f0 <EVP_DigestSign@plt>:
  41c2f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c2f4:	ldr	x17, [x16, #1736]
  41c2f8:	add	x16, x16, #0x6c8
  41c2fc:	br	x17

000000000041c300 <X509_REQ_set_subject_name@plt>:
  41c300:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c304:	ldr	x17, [x16, #1744]
  41c308:	add	x16, x16, #0x6d0
  41c30c:	br	x17

000000000041c310 <ASN1_ITEM_get@plt>:
  41c310:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c314:	ldr	x17, [x16, #1752]
  41c318:	add	x16, x16, #0x6d8
  41c31c:	br	x17

000000000041c320 <PEM_write_bio_PUBKEY@plt>:
  41c320:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c324:	ldr	x17, [x16, #1760]
  41c328:	add	x16, x16, #0x6e0
  41c32c:	br	x17

000000000041c330 <TS_RESP_CTX_free@plt>:
  41c330:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c334:	ldr	x17, [x16, #1768]
  41c338:	add	x16, x16, #0x6e8
  41c33c:	br	x17

000000000041c340 <X509_CRL_get0_signature@plt>:
  41c340:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c344:	ldr	x17, [x16, #1776]
  41c348:	add	x16, x16, #0x6f0
  41c34c:	br	x17

000000000041c350 <SSL_get0_peer_scts@plt>:
  41c350:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c354:	ldr	x17, [x16, #1784]
  41c358:	add	x16, x16, #0x6f8
  41c35c:	br	x17

000000000041c360 <X509_policy_tree_get0_policies@plt>:
  41c360:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c364:	ldr	x17, [x16, #1792]
  41c368:	add	x16, x16, #0x700
  41c36c:	br	x17

000000000041c370 <TS_STATUS_INFO_set_status@plt>:
  41c370:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c374:	ldr	x17, [x16, #1800]
  41c378:	add	x16, x16, #0x708
  41c37c:	br	x17

000000000041c380 <DTLSv1_listen@plt>:
  41c380:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c384:	ldr	x17, [x16, #1808]
  41c388:	add	x16, x16, #0x710
  41c38c:	br	x17

000000000041c390 <EVP_sha1@plt>:
  41c390:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c394:	ldr	x17, [x16, #1816]
  41c398:	add	x16, x16, #0x718
  41c39c:	br	x17

000000000041c3a0 <OSSL_STORE_INFO_free@plt>:
  41c3a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3a4:	ldr	x17, [x16, #1824]
  41c3a8:	add	x16, x16, #0x720
  41c3ac:	br	x17

000000000041c3b0 <write@plt>:
  41c3b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3b4:	ldr	x17, [x16, #1832]
  41c3b8:	add	x16, x16, #0x728
  41c3bc:	br	x17

000000000041c3c0 <PEM_write_bio_DHxparams@plt>:
  41c3c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3c4:	ldr	x17, [x16, #1840]
  41c3c8:	add	x16, x16, #0x730
  41c3cc:	br	x17

000000000041c3d0 <EVP_PKEY_CTX_free@plt>:
  41c3d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3d4:	ldr	x17, [x16, #1848]
  41c3d8:	add	x16, x16, #0x738
  41c3dc:	br	x17

000000000041c3e0 <X509_getm_notBefore@plt>:
  41c3e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3e4:	ldr	x17, [x16, #1856]
  41c3e8:	add	x16, x16, #0x740
  41c3ec:	br	x17

000000000041c3f0 <EVP_PKEY_size@plt>:
  41c3f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c3f4:	ldr	x17, [x16, #1864]
  41c3f8:	add	x16, x16, #0x748
  41c3fc:	br	x17

000000000041c400 <SSL_renegotiate@plt>:
  41c400:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c404:	ldr	x17, [x16, #1872]
  41c408:	add	x16, x16, #0x750
  41c40c:	br	x17

000000000041c410 <CRYPTO_realloc@plt>:
  41c410:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c414:	ldr	x17, [x16, #1880]
  41c418:	add	x16, x16, #0x758
  41c41c:	br	x17

000000000041c420 <OSSL_STORE_INFO_get0_PARAMS@plt>:
  41c420:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c424:	ldr	x17, [x16, #1888]
  41c428:	add	x16, x16, #0x760
  41c42c:	br	x17

000000000041c430 <PEM_read_bio@plt>:
  41c430:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c434:	ldr	x17, [x16, #1896]
  41c438:	add	x16, x16, #0x768
  41c43c:	br	x17

000000000041c440 <SSL_CTX_set_keylog_callback@plt>:
  41c440:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c444:	ldr	x17, [x16, #1904]
  41c448:	add	x16, x16, #0x770
  41c44c:	br	x17

000000000041c450 <BIO_f_base64@plt>:
  41c450:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c454:	ldr	x17, [x16, #1912]
  41c458:	add	x16, x16, #0x778
  41c45c:	br	x17

000000000041c460 <X509_CRL_get_issuer@plt>:
  41c460:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c464:	ldr	x17, [x16, #1920]
  41c468:	add	x16, x16, #0x780
  41c46c:	br	x17

000000000041c470 <X509_get_serialNumber@plt>:
  41c470:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c474:	ldr	x17, [x16, #1928]
  41c478:	add	x16, x16, #0x788
  41c47c:	br	x17

000000000041c480 <X509_REQ_set_pubkey@plt>:
  41c480:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c484:	ldr	x17, [x16, #1936]
  41c488:	add	x16, x16, #0x790
  41c48c:	br	x17

000000000041c490 <SSL_get_early_data_status@plt>:
  41c490:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c494:	ldr	x17, [x16, #1944]
  41c498:	add	x16, x16, #0x798
  41c49c:	br	x17

000000000041c4a0 <OBJ_txt2obj@plt>:
  41c4a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4a4:	ldr	x17, [x16, #1952]
  41c4a8:	add	x16, x16, #0x7a0
  41c4ac:	br	x17

000000000041c4b0 <SSL_CTX_set_ctlog_list_file@plt>:
  41c4b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4b4:	ldr	x17, [x16, #1960]
  41c4b8:	add	x16, x16, #0x7a8
  41c4bc:	br	x17

000000000041c4c0 <GENERAL_NAME_get0_value@plt>:
  41c4c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4c4:	ldr	x17, [x16, #1968]
  41c4c8:	add	x16, x16, #0x7b0
  41c4cc:	br	x17

000000000041c4d0 <X509_get_default_cert_area@plt>:
  41c4d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4d4:	ldr	x17, [x16, #1976]
  41c4d8:	add	x16, x16, #0x7b8
  41c4dc:	br	x17

000000000041c4e0 <EVP_PKEY_decrypt_init@plt>:
  41c4e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4e4:	ldr	x17, [x16, #1984]
  41c4e8:	add	x16, x16, #0x7c0
  41c4ec:	br	x17

000000000041c4f0 <X509_REQ_add1_attr_by_txt@plt>:
  41c4f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c4f4:	ldr	x17, [x16, #1992]
  41c4f8:	add	x16, x16, #0x7c8
  41c4fc:	br	x17

000000000041c500 <X509_get_ext_by_OBJ@plt>:
  41c500:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c504:	ldr	x17, [x16, #2000]
  41c508:	add	x16, x16, #0x7d0
  41c50c:	br	x17

000000000041c510 <i2d_RSAPublicKey_bio@plt>:
  41c510:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c514:	ldr	x17, [x16, #2008]
  41c518:	add	x16, x16, #0x7d8
  41c51c:	br	x17

000000000041c520 <BIO_meth_free@plt>:
  41c520:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c524:	ldr	x17, [x16, #2016]
  41c528:	add	x16, x16, #0x7e0
  41c52c:	br	x17

000000000041c530 <ASN1_ENUMERATED_set@plt>:
  41c530:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c534:	ldr	x17, [x16, #2024]
  41c538:	add	x16, x16, #0x7e8
  41c53c:	br	x17

000000000041c540 <X509_VERIFY_PARAM_set_purpose@plt>:
  41c540:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c544:	ldr	x17, [x16, #2032]
  41c548:	add	x16, x16, #0x7f0
  41c54c:	br	x17

000000000041c550 <PEM_read_bio_SSL_SESSION@plt>:
  41c550:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c554:	ldr	x17, [x16, #2040]
  41c558:	add	x16, x16, #0x7f8
  41c55c:	br	x17

000000000041c560 <SSL_CTX_set_next_proto_select_cb@plt>:
  41c560:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c564:	ldr	x17, [x16, #2048]
  41c568:	add	x16, x16, #0x800
  41c56c:	br	x17

000000000041c570 <EVP_CIPHER_CTX_new@plt>:
  41c570:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c574:	ldr	x17, [x16, #2056]
  41c578:	add	x16, x16, #0x808
  41c57c:	br	x17

000000000041c580 <X509_CRL_set1_lastUpdate@plt>:
  41c580:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c584:	ldr	x17, [x16, #2064]
  41c588:	add	x16, x16, #0x810
  41c58c:	br	x17

000000000041c590 <CMS_verify_receipt@plt>:
  41c590:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c594:	ldr	x17, [x16, #2072]
  41c598:	add	x16, x16, #0x818
  41c59c:	br	x17

000000000041c5a0 <BN_CTX_new@plt>:
  41c5a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5a4:	ldr	x17, [x16, #2080]
  41c5a8:	add	x16, x16, #0x820
  41c5ac:	br	x17

000000000041c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>:
  41c5b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5b4:	ldr	x17, [x16, #2088]
  41c5b8:	add	x16, x16, #0x828
  41c5bc:	br	x17

000000000041c5c0 <ENGINE_get_digests@plt>:
  41c5c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5c4:	ldr	x17, [x16, #2096]
  41c5c8:	add	x16, x16, #0x830
  41c5cc:	br	x17

000000000041c5d0 <PKCS7_SIGNED_new@plt>:
  41c5d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5d4:	ldr	x17, [x16, #2104]
  41c5d8:	add	x16, x16, #0x838
  41c5dc:	br	x17

000000000041c5e0 <BIO_f_ssl@plt>:
  41c5e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5e4:	ldr	x17, [x16, #2112]
  41c5e8:	add	x16, x16, #0x840
  41c5ec:	br	x17

000000000041c5f0 <SSL_CTX_set_default_verify_file@plt>:
  41c5f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c5f4:	ldr	x17, [x16, #2120]
  41c5f8:	add	x16, x16, #0x848
  41c5fc:	br	x17

000000000041c600 <OCSP_request_add1_nonce@plt>:
  41c600:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c604:	ldr	x17, [x16, #2128]
  41c608:	add	x16, x16, #0x850
  41c60c:	br	x17

000000000041c610 <ASN1_GENERALIZEDTIME_free@plt>:
  41c610:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c614:	ldr	x17, [x16, #2136]
  41c618:	add	x16, x16, #0x858
  41c61c:	br	x17

000000000041c620 <d2i_PKCS8_bio@plt>:
  41c620:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c624:	ldr	x17, [x16, #2144]
  41c628:	add	x16, x16, #0x860
  41c62c:	br	x17

000000000041c630 <X509_ALGOR_new@plt>:
  41c630:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c634:	ldr	x17, [x16, #2152]
  41c638:	add	x16, x16, #0x868
  41c63c:	br	x17

000000000041c640 <ASN1_TIME_set_string_X509@plt>:
  41c640:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c644:	ldr	x17, [x16, #2160]
  41c648:	add	x16, x16, #0x870
  41c64c:	br	x17

000000000041c650 <X509_REQ_get_extensions@plt>:
  41c650:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c654:	ldr	x17, [x16, #2168]
  41c658:	add	x16, x16, #0x878
  41c65c:	br	x17

000000000041c660 <BIO_meth_set_callback_ctrl@plt>:
  41c660:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c664:	ldr	x17, [x16, #2176]
  41c668:	add	x16, x16, #0x880
  41c66c:	br	x17

000000000041c670 <PEM_read_bio_EC_PUBKEY@plt>:
  41c670:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c674:	ldr	x17, [x16, #2184]
  41c678:	add	x16, x16, #0x888
  41c67c:	br	x17

000000000041c680 <i2a_ASN1_INTEGER@plt>:
  41c680:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c684:	ldr	x17, [x16, #2192]
  41c688:	add	x16, x16, #0x890
  41c68c:	br	x17

000000000041c690 <SSL_CTX_use_PrivateKey_file@plt>:
  41c690:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c694:	ldr	x17, [x16, #2200]
  41c698:	add	x16, x16, #0x898
  41c69c:	br	x17

000000000041c6a0 <BIO_new_ssl@plt>:
  41c6a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6a4:	ldr	x17, [x16, #2208]
  41c6a8:	add	x16, x16, #0x8a0
  41c6ac:	br	x17

000000000041c6b0 <PKCS12_decrypt_skey@plt>:
  41c6b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6b4:	ldr	x17, [x16, #2216]
  41c6b8:	add	x16, x16, #0x8a8
  41c6bc:	br	x17

000000000041c6c0 <ASN1_GENERALIZEDTIME_print@plt>:
  41c6c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6c4:	ldr	x17, [x16, #2224]
  41c6c8:	add	x16, x16, #0x8b0
  41c6cc:	br	x17

000000000041c6d0 <EC_KEY_set_conv_form@plt>:
  41c6d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6d4:	ldr	x17, [x16, #2232]
  41c6d8:	add	x16, x16, #0x8b8
  41c6dc:	br	x17

000000000041c6e0 <X509_NAME_free@plt>:
  41c6e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6e4:	ldr	x17, [x16, #2240]
  41c6e8:	add	x16, x16, #0x8c0
  41c6ec:	br	x17

000000000041c6f0 <X509_STORE_CTX_free@plt>:
  41c6f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c6f4:	ldr	x17, [x16, #2248]
  41c6f8:	add	x16, x16, #0x8c8
  41c6fc:	br	x17

000000000041c700 <BIO_number_read@plt>:
  41c700:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c704:	ldr	x17, [x16, #2256]
  41c708:	add	x16, x16, #0x8d0
  41c70c:	br	x17

000000000041c710 <TS_RESP_CTX_add_failure_info@plt>:
  41c710:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c714:	ldr	x17, [x16, #2264]
  41c718:	add	x16, x16, #0x8d8
  41c71c:	br	x17

000000000041c720 <X509_STORE_set_flags@plt>:
  41c720:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c724:	ldr	x17, [x16, #2272]
  41c728:	add	x16, x16, #0x8e0
  41c72c:	br	x17

000000000041c730 <EVP_DigestVerifyFinal@plt>:
  41c730:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c734:	ldr	x17, [x16, #2280]
  41c738:	add	x16, x16, #0x8e8
  41c73c:	br	x17

000000000041c740 <X509_STORE_add_lookup@plt>:
  41c740:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c744:	ldr	x17, [x16, #2288]
  41c748:	add	x16, x16, #0x8f0
  41c74c:	br	x17

000000000041c750 <EVP_mdc2@plt>:
  41c750:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c754:	ldr	x17, [x16, #2296]
  41c758:	add	x16, x16, #0x8f8
  41c75c:	br	x17

000000000041c760 <CMS_ContentInfo_print_ctx@plt>:
  41c760:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c764:	ldr	x17, [x16, #2304]
  41c768:	add	x16, x16, #0x900
  41c76c:	br	x17

000000000041c770 <HMAC_CTX_free@plt>:
  41c770:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c774:	ldr	x17, [x16, #2312]
  41c778:	add	x16, x16, #0x908
  41c77c:	br	x17

000000000041c780 <EVP_PKEY_verify_init@plt>:
  41c780:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c784:	ldr	x17, [x16, #2320]
  41c788:	add	x16, x16, #0x910
  41c78c:	br	x17

000000000041c790 <EC_GROUP_get_order@plt>:
  41c790:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c794:	ldr	x17, [x16, #2328]
  41c798:	add	x16, x16, #0x918
  41c79c:	br	x17

000000000041c7a0 <X509_CRL_sign_ctx@plt>:
  41c7a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7a4:	ldr	x17, [x16, #2336]
  41c7a8:	add	x16, x16, #0x920
  41c7ac:	br	x17

000000000041c7b0 <UI_construct_prompt@plt>:
  41c7b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7b4:	ldr	x17, [x16, #2344]
  41c7b8:	add	x16, x16, #0x928
  41c7bc:	br	x17

000000000041c7c0 <UI_new_method@plt>:
  41c7c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7c4:	ldr	x17, [x16, #2352]
  41c7c8:	add	x16, x16, #0x930
  41c7cc:	br	x17

000000000041c7d0 <PEM_write_bio_ECPrivateKey@plt>:
  41c7d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7d4:	ldr	x17, [x16, #2360]
  41c7d8:	add	x16, x16, #0x938
  41c7dc:	br	x17

000000000041c7e0 <ASN1_UTCTIME_set_string@plt>:
  41c7e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7e4:	ldr	x17, [x16, #2368]
  41c7e8:	add	x16, x16, #0x940
  41c7ec:	br	x17

000000000041c7f0 <IDEA_cbc_encrypt@plt>:
  41c7f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c7f4:	ldr	x17, [x16, #2376]
  41c7f8:	add	x16, x16, #0x948
  41c7fc:	br	x17

000000000041c800 <SSL_free@plt>:
  41c800:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c804:	ldr	x17, [x16, #2384]
  41c808:	add	x16, x16, #0x950
  41c80c:	br	x17

000000000041c810 <CRYPTO_gcm128_new@plt>:
  41c810:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c814:	ldr	x17, [x16, #2392]
  41c818:	add	x16, x16, #0x958
  41c81c:	br	x17

000000000041c820 <SSL_use_certificate@plt>:
  41c820:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c824:	ldr	x17, [x16, #2400]
  41c828:	add	x16, x16, #0x960
  41c82c:	br	x17

000000000041c830 <X509_verify@plt>:
  41c830:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c834:	ldr	x17, [x16, #2408]
  41c838:	add	x16, x16, #0x968
  41c83c:	br	x17

000000000041c840 <X509_POLICY_NODE_print@plt>:
  41c840:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c844:	ldr	x17, [x16, #2416]
  41c848:	add	x16, x16, #0x970
  41c84c:	br	x17

000000000041c850 <EVP_PKEY_CTX_get_keygen_info@plt>:
  41c850:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c854:	ldr	x17, [x16, #2424]
  41c858:	add	x16, x16, #0x978
  41c85c:	br	x17

000000000041c860 <ASN1_item_free@plt>:
  41c860:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c864:	ldr	x17, [x16, #2432]
  41c868:	add	x16, x16, #0x980
  41c86c:	br	x17

000000000041c870 <i2d_ASN1_TYPE@plt>:
  41c870:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c874:	ldr	x17, [x16, #2440]
  41c878:	add	x16, x16, #0x988
  41c87c:	br	x17

000000000041c880 <memcmp@plt>:
  41c880:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c884:	ldr	x17, [x16, #2448]
  41c888:	add	x16, x16, #0x990
  41c88c:	br	x17

000000000041c890 <X509_get0_notBefore@plt>:
  41c890:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c894:	ldr	x17, [x16, #2456]
  41c898:	add	x16, x16, #0x998
  41c89c:	br	x17

000000000041c8a0 <SSL_CTX_set_client_CA_list@plt>:
  41c8a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8a4:	ldr	x17, [x16, #2464]
  41c8a8:	add	x16, x16, #0x9a0
  41c8ac:	br	x17

000000000041c8b0 <PKCS12_verify_mac@plt>:
  41c8b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8b4:	ldr	x17, [x16, #2472]
  41c8b8:	add	x16, x16, #0x9a8
  41c8bc:	br	x17

000000000041c8c0 <ENGINE_finish@plt>:
  41c8c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8c4:	ldr	x17, [x16, #2480]
  41c8c8:	add	x16, x16, #0x9b0
  41c8cc:	br	x17

000000000041c8d0 <ENGINE_set_default@plt>:
  41c8d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8d4:	ldr	x17, [x16, #2488]
  41c8d8:	add	x16, x16, #0x9b8
  41c8dc:	br	x17

000000000041c8e0 <ASYNC_is_capable@plt>:
  41c8e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8e4:	ldr	x17, [x16, #2496]
  41c8e8:	add	x16, x16, #0x9c0
  41c8ec:	br	x17

000000000041c8f0 <TS_CONF_set_tsa_name@plt>:
  41c8f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c8f4:	ldr	x17, [x16, #2504]
  41c8f8:	add	x16, x16, #0x9c8
  41c8fc:	br	x17

000000000041c900 <EVP_PKEY_keygen@plt>:
  41c900:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c904:	ldr	x17, [x16, #2512]
  41c908:	add	x16, x16, #0x9d0
  41c90c:	br	x17

000000000041c910 <ERR_peek_last_error@plt>:
  41c910:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c914:	ldr	x17, [x16, #2520]
  41c918:	add	x16, x16, #0x9d8
  41c91c:	br	x17

000000000041c920 <ASN1_ENUMERATED_new@plt>:
  41c920:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c924:	ldr	x17, [x16, #2528]
  41c928:	add	x16, x16, #0x9e0
  41c92c:	br	x17

000000000041c930 <ENGINE_free@plt>:
  41c930:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c934:	ldr	x17, [x16, #2536]
  41c938:	add	x16, x16, #0x9e8
  41c93c:	br	x17

000000000041c940 <X509V3_extensions_print@plt>:
  41c940:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c944:	ldr	x17, [x16, #2544]
  41c948:	add	x16, x16, #0x9f0
  41c94c:	br	x17

000000000041c950 <BN_bn2hex@plt>:
  41c950:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c954:	ldr	x17, [x16, #2552]
  41c958:	add	x16, x16, #0x9f8
  41c95c:	br	x17

000000000041c960 <OPENSSL_DIR_read@plt>:
  41c960:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c964:	ldr	x17, [x16, #2560]
  41c968:	add	x16, x16, #0xa00
  41c96c:	br	x17

000000000041c970 <EVP_aes_256_cbc@plt>:
  41c970:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c974:	ldr	x17, [x16, #2568]
  41c978:	add	x16, x16, #0xa08
  41c97c:	br	x17

000000000041c980 <X509_NAME_get_index_by_OBJ@plt>:
  41c980:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c984:	ldr	x17, [x16, #2576]
  41c988:	add	x16, x16, #0xa10
  41c98c:	br	x17

000000000041c990 <EVP_aes_128_wrap@plt>:
  41c990:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c994:	ldr	x17, [x16, #2584]
  41c998:	add	x16, x16, #0xa18
  41c99c:	br	x17

000000000041c9a0 <SSL_CONF_CTX_finish@plt>:
  41c9a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9a4:	ldr	x17, [x16, #2592]
  41c9a8:	add	x16, x16, #0xa20
  41c9ac:	br	x17

000000000041c9b0 <PEM_read_bio_X509_AUX@plt>:
  41c9b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9b4:	ldr	x17, [x16, #2600]
  41c9b8:	add	x16, x16, #0xa28
  41c9bc:	br	x17

000000000041c9c0 <RSA_check_key_ex@plt>:
  41c9c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9c4:	ldr	x17, [x16, #2608]
  41c9c8:	add	x16, x16, #0xa30
  41c9cc:	br	x17

000000000041c9d0 <CRYPTO_zalloc@plt>:
  41c9d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9d4:	ldr	x17, [x16, #2616]
  41c9d8:	add	x16, x16, #0xa38
  41c9dc:	br	x17

000000000041c9e0 <EVP_des_ede3_cbc@plt>:
  41c9e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9e4:	ldr	x17, [x16, #2624]
  41c9e8:	add	x16, x16, #0xa40
  41c9ec:	br	x17

000000000041c9f0 <X509_get0_pubkey@plt>:
  41c9f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41c9f4:	ldr	x17, [x16, #2632]
  41c9f8:	add	x16, x16, #0xa48
  41c9fc:	br	x17

000000000041ca00 <ASN1_get_object@plt>:
  41ca00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca04:	ldr	x17, [x16, #2640]
  41ca08:	add	x16, x16, #0xa50
  41ca0c:	br	x17

000000000041ca10 <TS_VERIFY_CTX_set_store@plt>:
  41ca10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca14:	ldr	x17, [x16, #2648]
  41ca18:	add	x16, x16, #0xa58
  41ca1c:	br	x17

000000000041ca20 <SSL_set_session_id_context@plt>:
  41ca20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca24:	ldr	x17, [x16, #2656]
  41ca28:	add	x16, x16, #0xa60
  41ca2c:	br	x17

000000000041ca30 <i2d_X509@plt>:
  41ca30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca34:	ldr	x17, [x16, #2664]
  41ca38:	add	x16, x16, #0xa68
  41ca3c:	br	x17

000000000041ca40 <SSL_get_peer_cert_chain@plt>:
  41ca40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca44:	ldr	x17, [x16, #2672]
  41ca48:	add	x16, x16, #0xa70
  41ca4c:	br	x17

000000000041ca50 <X509_REQ_print_ex@plt>:
  41ca50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca54:	ldr	x17, [x16, #2680]
  41ca58:	add	x16, x16, #0xa78
  41ca5c:	br	x17

000000000041ca60 <ERR_peek_error@plt>:
  41ca60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca64:	ldr	x17, [x16, #2688]
  41ca68:	add	x16, x16, #0xa80
  41ca6c:	br	x17

000000000041ca70 <TS_RESP_new@plt>:
  41ca70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca74:	ldr	x17, [x16, #2696]
  41ca78:	add	x16, x16, #0xa88
  41ca7c:	br	x17

000000000041ca80 <EC_curve_nist2nid@plt>:
  41ca80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca84:	ldr	x17, [x16, #2704]
  41ca88:	add	x16, x16, #0xa90
  41ca8c:	br	x17

000000000041ca90 <X509_PURPOSE_get_count@plt>:
  41ca90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ca94:	ldr	x17, [x16, #2712]
  41ca98:	add	x16, x16, #0xa98
  41ca9c:	br	x17

000000000041caa0 <X509_set_version@plt>:
  41caa0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caa4:	ldr	x17, [x16, #2720]
  41caa8:	add	x16, x16, #0xaa0
  41caac:	br	x17

000000000041cab0 <AES_ige_encrypt@plt>:
  41cab0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cab4:	ldr	x17, [x16, #2728]
  41cab8:	add	x16, x16, #0xaa8
  41cabc:	br	x17

000000000041cac0 <X509_check_private_key@plt>:
  41cac0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cac4:	ldr	x17, [x16, #2736]
  41cac8:	add	x16, x16, #0xab0
  41cacc:	br	x17

000000000041cad0 <SSL_get_all_async_fds@plt>:
  41cad0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cad4:	ldr	x17, [x16, #2744]
  41cad8:	add	x16, x16, #0xab8
  41cadc:	br	x17

000000000041cae0 <BIO_new_fp@plt>:
  41cae0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cae4:	ldr	x17, [x16, #2752]
  41cae8:	add	x16, x16, #0xac0
  41caec:	br	x17

000000000041caf0 <CMS_set1_eContentType@plt>:
  41caf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41caf4:	ldr	x17, [x16, #2760]
  41caf8:	add	x16, x16, #0xac8
  41cafc:	br	x17

000000000041cb00 <__strtol_internal@plt>:
  41cb00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb04:	ldr	x17, [x16, #2768]
  41cb08:	add	x16, x16, #0xad0
  41cb0c:	br	x17

000000000041cb10 <SSL_alert_type_string_long@plt>:
  41cb10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb14:	ldr	x17, [x16, #2776]
  41cb18:	add	x16, x16, #0xad8
  41cb1c:	br	x17

000000000041cb20 <X509_NAME_add_entry_by_txt@plt>:
  41cb20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb24:	ldr	x17, [x16, #2784]
  41cb28:	add	x16, x16, #0xae0
  41cb2c:	br	x17

000000000041cb30 <OCSP_check_validity@plt>:
  41cb30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb34:	ldr	x17, [x16, #2792]
  41cb38:	add	x16, x16, #0xae8
  41cb3c:	br	x17

000000000041cb40 <b2i_PrivateKey_bio@plt>:
  41cb40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb44:	ldr	x17, [x16, #2800]
  41cb48:	add	x16, x16, #0xaf0
  41cb4c:	br	x17

000000000041cb50 <SSL_CTX_set_info_callback@plt>:
  41cb50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb54:	ldr	x17, [x16, #2808]
  41cb58:	add	x16, x16, #0xaf8
  41cb5c:	br	x17

000000000041cb60 <TS_TST_INFO_print_bio@plt>:
  41cb60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb64:	ldr	x17, [x16, #2816]
  41cb68:	add	x16, x16, #0xb00
  41cb6c:	br	x17

000000000041cb70 <DSAparams_dup@plt>:
  41cb70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb74:	ldr	x17, [x16, #2824]
  41cb78:	add	x16, x16, #0xb08
  41cb7c:	br	x17

000000000041cb80 <X509_check_ip_asc@plt>:
  41cb80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb84:	ldr	x17, [x16, #2832]
  41cb88:	add	x16, x16, #0xb10
  41cb8c:	br	x17

000000000041cb90 <BIO_write@plt>:
  41cb90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cb94:	ldr	x17, [x16, #2840]
  41cb98:	add	x16, x16, #0xb18
  41cb9c:	br	x17

000000000041cba0 <BIO_accept_ex@plt>:
  41cba0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cba4:	ldr	x17, [x16, #2848]
  41cba8:	add	x16, x16, #0xb20
  41cbac:	br	x17

000000000041cbb0 <OPENSSL_uni2asc@plt>:
  41cbb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbb4:	ldr	x17, [x16, #2856]
  41cbb8:	add	x16, x16, #0xb28
  41cbbc:	br	x17

000000000041cbc0 <TS_CONF_set_accuracy@plt>:
  41cbc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbc4:	ldr	x17, [x16, #2864]
  41cbc8:	add	x16, x16, #0xb30
  41cbcc:	br	x17

000000000041cbd0 <PKCS5_pbe_set@plt>:
  41cbd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbd4:	ldr	x17, [x16, #2872]
  41cbd8:	add	x16, x16, #0xb38
  41cbdc:	br	x17

000000000041cbe0 <OPENSSL_sk_delete@plt>:
  41cbe0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbe4:	ldr	x17, [x16, #2880]
  41cbe8:	add	x16, x16, #0xb40
  41cbec:	br	x17

000000000041cbf0 <AES_options@plt>:
  41cbf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cbf4:	ldr	x17, [x16, #2888]
  41cbf8:	add	x16, x16, #0xb48
  41cbfc:	br	x17

000000000041cc00 <PKCS12_SAFEBAG_get0_type@plt>:
  41cc00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc04:	ldr	x17, [x16, #2896]
  41cc08:	add	x16, x16, #0xb50
  41cc0c:	br	x17

000000000041cc10 <BIO_meth_new@plt>:
  41cc10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc14:	ldr	x17, [x16, #2904]
  41cc18:	add	x16, x16, #0xb58
  41cc1c:	br	x17

000000000041cc20 <OPENSSL_LH_insert@plt>:
  41cc20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc24:	ldr	x17, [x16, #2912]
  41cc28:	add	x16, x16, #0xb60
  41cc2c:	br	x17

000000000041cc30 <d2i_X509_bio@plt>:
  41cc30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc34:	ldr	x17, [x16, #2920]
  41cc38:	add	x16, x16, #0xb68
  41cc3c:	br	x17

000000000041cc40 <X509_email_free@plt>:
  41cc40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc44:	ldr	x17, [x16, #2928]
  41cc48:	add	x16, x16, #0xb70
  41cc4c:	br	x17

000000000041cc50 <i2d_X509_CRL_bio@plt>:
  41cc50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc54:	ldr	x17, [x16, #2936]
  41cc58:	add	x16, x16, #0xb78
  41cc5c:	br	x17

000000000041cc60 <X509_NAME_add_entry@plt>:
  41cc60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc64:	ldr	x17, [x16, #2944]
  41cc68:	add	x16, x16, #0xb80
  41cc6c:	br	x17

000000000041cc70 <X509_NAME_ENTRY_get_object@plt>:
  41cc70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc74:	ldr	x17, [x16, #2952]
  41cc78:	add	x16, x16, #0xb88
  41cc7c:	br	x17

000000000041cc80 <CMS_decrypt@plt>:
  41cc80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc84:	ldr	x17, [x16, #2960]
  41cc88:	add	x16, x16, #0xb90
  41cc8c:	br	x17

000000000041cc90 <X509_get_default_cert_dir_env@plt>:
  41cc90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cc94:	ldr	x17, [x16, #2968]
  41cc98:	add	x16, x16, #0xb98
  41cc9c:	br	x17

000000000041cca0 <SSL_set_accept_state@plt>:
  41cca0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cca4:	ldr	x17, [x16, #2976]
  41cca8:	add	x16, x16, #0xba0
  41ccac:	br	x17

000000000041ccb0 <EVP_PKEY_asn1_get0@plt>:
  41ccb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccb4:	ldr	x17, [x16, #2984]
  41ccb8:	add	x16, x16, #0xba8
  41ccbc:	br	x17

000000000041ccc0 <OSSL_STORE_LOADER_get0_scheme@plt>:
  41ccc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccc4:	ldr	x17, [x16, #2992]
  41ccc8:	add	x16, x16, #0xbb0
  41cccc:	br	x17

000000000041ccd0 <i2d_PrivateKey_bio@plt>:
  41ccd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccd4:	ldr	x17, [x16, #3000]
  41ccd8:	add	x16, x16, #0xbb8
  41ccdc:	br	x17

000000000041cce0 <TS_CONF_set_ess_cert_id_chain@plt>:
  41cce0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cce4:	ldr	x17, [x16, #3008]
  41cce8:	add	x16, x16, #0xbc0
  41ccec:	br	x17

000000000041ccf0 <X509_OBJECT_free@plt>:
  41ccf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ccf4:	ldr	x17, [x16, #3016]
  41ccf8:	add	x16, x16, #0xbc8
  41ccfc:	br	x17

000000000041cd00 <CONF_free@plt>:
  41cd00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd04:	ldr	x17, [x16, #3024]
  41cd08:	add	x16, x16, #0xbd0
  41cd0c:	br	x17

000000000041cd10 <PKCS12_SAFEBAG_get0_attr@plt>:
  41cd10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd14:	ldr	x17, [x16, #3032]
  41cd18:	add	x16, x16, #0xbd8
  41cd1c:	br	x17

000000000041cd20 <X509_NAME_get_index_by_NID@plt>:
  41cd20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd24:	ldr	x17, [x16, #3040]
  41cd28:	add	x16, x16, #0xbe0
  41cd2c:	br	x17

000000000041cd30 <ERR_add_error_data@plt>:
  41cd30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd34:	ldr	x17, [x16, #3048]
  41cd38:	add	x16, x16, #0xbe8
  41cd3c:	br	x17

000000000041cd40 <NETSCAPE_SPKI_b64_encode@plt>:
  41cd40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd44:	ldr	x17, [x16, #3056]
  41cd48:	add	x16, x16, #0xbf0
  41cd4c:	br	x17

000000000041cd50 <OBJ_sn2nid@plt>:
  41cd50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd54:	ldr	x17, [x16, #3064]
  41cd58:	add	x16, x16, #0xbf8
  41cd5c:	br	x17

000000000041cd60 <waitpid@plt>:
  41cd60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd64:	ldr	x17, [x16, #3072]
  41cd68:	add	x16, x16, #0xc00
  41cd6c:	br	x17

000000000041cd70 <fclose@plt>:
  41cd70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd74:	ldr	x17, [x16, #3080]
  41cd78:	add	x16, x16, #0xc08
  41cd7c:	br	x17

000000000041cd80 <DSA_free@plt>:
  41cd80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd84:	ldr	x17, [x16, #3088]
  41cd88:	add	x16, x16, #0xc10
  41cd8c:	br	x17

000000000041cd90 <setpgid@plt>:
  41cd90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cd94:	ldr	x17, [x16, #3096]
  41cd98:	add	x16, x16, #0xc18
  41cd9c:	br	x17

000000000041cda0 <PEM_read_bio_ECPrivateKey@plt>:
  41cda0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cda4:	ldr	x17, [x16, #3104]
  41cda8:	add	x16, x16, #0xc20
  41cdac:	br	x17

000000000041cdb0 <SCRYPT_PARAMS_free@plt>:
  41cdb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdb4:	ldr	x17, [x16, #3112]
  41cdb8:	add	x16, x16, #0xc28
  41cdbc:	br	x17

000000000041cdc0 <UI_method_set_writer@plt>:
  41cdc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdc4:	ldr	x17, [x16, #3120]
  41cdc8:	add	x16, x16, #0xc30
  41cdcc:	br	x17

000000000041cdd0 <SSL_CTX_set_alpn_select_cb@plt>:
  41cdd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdd4:	ldr	x17, [x16, #3128]
  41cdd8:	add	x16, x16, #0xc38
  41cddc:	br	x17

000000000041cde0 <HMAC@plt>:
  41cde0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cde4:	ldr	x17, [x16, #3136]
  41cde8:	add	x16, x16, #0xc40
  41cdec:	br	x17

000000000041cdf0 <EVP_PKEY_add1_attr_by_NID@plt>:
  41cdf0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cdf4:	ldr	x17, [x16, #3144]
  41cdf8:	add	x16, x16, #0xc48
  41cdfc:	br	x17

000000000041ce00 <ASN1_ENUMERATED_free@plt>:
  41ce00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce04:	ldr	x17, [x16, #3152]
  41ce08:	add	x16, x16, #0xc50
  41ce0c:	br	x17

000000000041ce10 <X509_get1_ocsp@plt>:
  41ce10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce14:	ldr	x17, [x16, #3160]
  41ce18:	add	x16, x16, #0xc58
  41ce1c:	br	x17

000000000041ce20 <OSSL_STORE_supports_search@plt>:
  41ce20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce24:	ldr	x17, [x16, #3168]
  41ce28:	add	x16, x16, #0xc60
  41ce2c:	br	x17

000000000041ce30 <BIO_free_all@plt>:
  41ce30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce34:	ldr	x17, [x16, #3176]
  41ce38:	add	x16, x16, #0xc68
  41ce3c:	br	x17

000000000041ce40 <SSL_CTX_check_private_key@plt>:
  41ce40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce44:	ldr	x17, [x16, #3184]
  41ce48:	add	x16, x16, #0xc70
  41ce4c:	br	x17

000000000041ce50 <SRP_VBASE_new@plt>:
  41ce50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce54:	ldr	x17, [x16, #3192]
  41ce58:	add	x16, x16, #0xc78
  41ce5c:	br	x17

000000000041ce60 <EVP_get_cipherbyname@plt>:
  41ce60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce64:	ldr	x17, [x16, #3200]
  41ce68:	add	x16, x16, #0xc80
  41ce6c:	br	x17

000000000041ce70 <PKCS12_SAFEBAG_get0_pkcs8@plt>:
  41ce70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce74:	ldr	x17, [x16, #3208]
  41ce78:	add	x16, x16, #0xc88
  41ce7c:	br	x17

000000000041ce80 <X509_NAME_entry_count@plt>:
  41ce80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce84:	ldr	x17, [x16, #3216]
  41ce88:	add	x16, x16, #0xc90
  41ce8c:	br	x17

000000000041ce90 <OBJ_create_objects@plt>:
  41ce90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ce94:	ldr	x17, [x16, #3224]
  41ce98:	add	x16, x16, #0xc98
  41ce9c:	br	x17

000000000041cea0 <strtoul@plt>:
  41cea0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cea4:	ldr	x17, [x16, #3232]
  41cea8:	add	x16, x16, #0xca0
  41ceac:	br	x17

000000000041ceb0 <X509_VERIFY_PARAM_set1@plt>:
  41ceb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ceb4:	ldr	x17, [x16, #3240]
  41ceb8:	add	x16, x16, #0xca8
  41cebc:	br	x17

000000000041cec0 <X509_STORE_CTX_set_flags@plt>:
  41cec0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cec4:	ldr	x17, [x16, #3248]
  41cec8:	add	x16, x16, #0xcb0
  41cecc:	br	x17

000000000041ced0 <SSL_get_peer_certificate@plt>:
  41ced0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41ced4:	ldr	x17, [x16, #3256]
  41ced8:	add	x16, x16, #0xcb8
  41cedc:	br	x17

000000000041cee0 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>:
  41cee0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cee4:	ldr	x17, [x16, #3264]
  41cee8:	add	x16, x16, #0xcc0
  41ceec:	br	x17

000000000041cef0 <BUF_MEM_new@plt>:
  41cef0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cef4:	ldr	x17, [x16, #3272]
  41cef8:	add	x16, x16, #0xcc8
  41cefc:	br	x17

000000000041cf00 <BIO_read@plt>:
  41cf00:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf04:	ldr	x17, [x16, #3280]
  41cf08:	add	x16, x16, #0xcd0
  41cf0c:	br	x17

000000000041cf10 <X509_add1_trust_object@plt>:
  41cf10:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf14:	ldr	x17, [x16, #3288]
  41cf18:	add	x16, x16, #0xcd8
  41cf1c:	br	x17

000000000041cf20 <EVP_PKEY_param_check@plt>:
  41cf20:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf24:	ldr	x17, [x16, #3296]
  41cf28:	add	x16, x16, #0xce0
  41cf2c:	br	x17

000000000041cf30 <IDEA_set_encrypt_key@plt>:
  41cf30:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf34:	ldr	x17, [x16, #3304]
  41cf38:	add	x16, x16, #0xce8
  41cf3c:	br	x17

000000000041cf40 <OCSP_RESPONSE_free@plt>:
  41cf40:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf44:	ldr	x17, [x16, #3312]
  41cf48:	add	x16, x16, #0xcf0
  41cf4c:	br	x17

000000000041cf50 <SSL_get_selected_srtp_profile@plt>:
  41cf50:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf54:	ldr	x17, [x16, #3320]
  41cf58:	add	x16, x16, #0xcf8
  41cf5c:	br	x17

000000000041cf60 <EVP_aes_256_wrap@plt>:
  41cf60:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf64:	ldr	x17, [x16, #3328]
  41cf68:	add	x16, x16, #0xd00
  41cf6c:	br	x17

000000000041cf70 <OPENSSL_sk_push@plt>:
  41cf70:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf74:	ldr	x17, [x16, #3336]
  41cf78:	add	x16, x16, #0xd08
  41cf7c:	br	x17

000000000041cf80 <PKCS12_unpack_p7data@plt>:
  41cf80:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf84:	ldr	x17, [x16, #3344]
  41cf88:	add	x16, x16, #0xd10
  41cf8c:	br	x17

000000000041cf90 <OBJ_ln2nid@plt>:
  41cf90:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cf94:	ldr	x17, [x16, #3352]
  41cf98:	add	x16, x16, #0xd18
  41cf9c:	br	x17

000000000041cfa0 <SSL_CTX_set_srp_cb_arg@plt>:
  41cfa0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfa4:	ldr	x17, [x16, #3360]
  41cfa8:	add	x16, x16, #0xd20
  41cfac:	br	x17

000000000041cfb0 <SSL_get_verify_result@plt>:
  41cfb0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfb4:	ldr	x17, [x16, #3368]
  41cfb8:	add	x16, x16, #0xd28
  41cfbc:	br	x17

000000000041cfc0 <CMS_add1_ReceiptRequest@plt>:
  41cfc0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfc4:	ldr	x17, [x16, #3376]
  41cfc8:	add	x16, x16, #0xd30
  41cfcc:	br	x17

000000000041cfd0 <PEM_write_bio_RSAPrivateKey@plt>:
  41cfd0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfd4:	ldr	x17, [x16, #3384]
  41cfd8:	add	x16, x16, #0xd38
  41cfdc:	br	x17

000000000041cfe0 <X509_alias_set1@plt>:
  41cfe0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cfe4:	ldr	x17, [x16, #3392]
  41cfe8:	add	x16, x16, #0xd40
  41cfec:	br	x17

000000000041cff0 <ENGINE_load_public_key@plt>:
  41cff0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41cff4:	ldr	x17, [x16, #3400]
  41cff8:	add	x16, x16, #0xd48
  41cffc:	br	x17

000000000041d000 <BIO_test_flags@plt>:
  41d000:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d004:	ldr	x17, [x16, #3408]
  41d008:	add	x16, x16, #0xd50
  41d00c:	br	x17

000000000041d010 <X509_CRL_free@plt>:
  41d010:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d014:	ldr	x17, [x16, #3416]
  41d018:	add	x16, x16, #0xd58
  41d01c:	br	x17

000000000041d020 <EVP_CIPHER_iv_length@plt>:
  41d020:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d024:	ldr	x17, [x16, #3424]
  41d028:	add	x16, x16, #0xd60
  41d02c:	br	x17

000000000041d030 <NCONF_get_string@plt>:
  41d030:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d034:	ldr	x17, [x16, #3432]
  41d038:	add	x16, x16, #0xd68
  41d03c:	br	x17

000000000041d040 <i2d_PKCS7_bio_stream@plt>:
  41d040:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d044:	ldr	x17, [x16, #3440]
  41d048:	add	x16, x16, #0xd70
  41d04c:	br	x17

000000000041d050 <BIO_set_callback_arg@plt>:
  41d050:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d054:	ldr	x17, [x16, #3448]
  41d058:	add	x16, x16, #0xd78
  41d05c:	br	x17

000000000041d060 <PEM_read_bio_DHparams@plt>:
  41d060:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d064:	ldr	x17, [x16, #3456]
  41d068:	add	x16, x16, #0xd80
  41d06c:	br	x17

000000000041d070 <EVP_PKEY_verify_recover@plt>:
  41d070:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d074:	ldr	x17, [x16, #3464]
  41d078:	add	x16, x16, #0xd88
  41d07c:	br	x17

000000000041d080 <OPENSSL_hexstr2buf@plt>:
  41d080:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d084:	ldr	x17, [x16, #3472]
  41d088:	add	x16, x16, #0xd90
  41d08c:	br	x17

000000000041d090 <X509_trust_clear@plt>:
  41d090:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d094:	ldr	x17, [x16, #3480]
  41d098:	add	x16, x16, #0xd98
  41d09c:	br	x17

000000000041d0a0 <DES_crypt@plt>:
  41d0a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0a4:	ldr	x17, [x16, #3488]
  41d0a8:	add	x16, x16, #0xda0
  41d0ac:	br	x17

000000000041d0b0 <OPENSSL_init_ssl@plt>:
  41d0b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0b4:	ldr	x17, [x16, #3496]
  41d0b8:	add	x16, x16, #0xda8
  41d0bc:	br	x17

000000000041d0c0 <ENGINE_init@plt>:
  41d0c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0c4:	ldr	x17, [x16, #3504]
  41d0c8:	add	x16, x16, #0xdb0
  41d0cc:	br	x17

000000000041d0d0 <OPENSSL_uni2utf8@plt>:
  41d0d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0d4:	ldr	x17, [x16, #3512]
  41d0d8:	add	x16, x16, #0xdb8
  41d0dc:	br	x17

000000000041d0e0 <ERR_put_error@plt>:
  41d0e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0e4:	ldr	x17, [x16, #3520]
  41d0e8:	add	x16, x16, #0xdc0
  41d0ec:	br	x17

000000000041d0f0 <RSA_generate_multi_prime_key@plt>:
  41d0f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d0f4:	ldr	x17, [x16, #3528]
  41d0f8:	add	x16, x16, #0xdc8
  41d0fc:	br	x17

000000000041d100 <PKCS7_sign@plt>:
  41d100:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d104:	ldr	x17, [x16, #3536]
  41d108:	add	x16, x16, #0xdd0
  41d10c:	br	x17

000000000041d110 <SSL_load_client_CA_file@plt>:
  41d110:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d114:	ldr	x17, [x16, #3544]
  41d118:	add	x16, x16, #0xdd8
  41d11c:	br	x17

000000000041d120 <BN_rand@plt>:
  41d120:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d124:	ldr	x17, [x16, #3552]
  41d128:	add	x16, x16, #0xde0
  41d12c:	br	x17

000000000041d130 <X509_STORE_CTX_set_cert@plt>:
  41d130:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d134:	ldr	x17, [x16, #3560]
  41d138:	add	x16, x16, #0xde8
  41d13c:	br	x17

000000000041d140 <X509_print_ex@plt>:
  41d140:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d144:	ldr	x17, [x16, #3568]
  41d148:	add	x16, x16, #0xdf0
  41d14c:	br	x17

000000000041d150 <TS_CONF_set_def_policy@plt>:
  41d150:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d154:	ldr	x17, [x16, #3576]
  41d158:	add	x16, x16, #0xdf8
  41d15c:	br	x17

000000000041d160 <a2i_ASN1_INTEGER@plt>:
  41d160:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d164:	ldr	x17, [x16, #3584]
  41d168:	add	x16, x16, #0xe00
  41d16c:	br	x17

000000000041d170 <PEM_write_bio_DSAPrivateKey@plt>:
  41d170:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d174:	ldr	x17, [x16, #3592]
  41d178:	add	x16, x16, #0xe08
  41d17c:	br	x17

000000000041d180 <TS_CONF_load_certs@plt>:
  41d180:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d184:	ldr	x17, [x16, #3600]
  41d188:	add	x16, x16, #0xe10
  41d18c:	br	x17

000000000041d190 <X509_REQ_check_private_key@plt>:
  41d190:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d194:	ldr	x17, [x16, #3608]
  41d198:	add	x16, x16, #0xe18
  41d19c:	br	x17

000000000041d1a0 <UI_null@plt>:
  41d1a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1a4:	ldr	x17, [x16, #3616]
  41d1a8:	add	x16, x16, #0xe20
  41d1ac:	br	x17

000000000041d1b0 <RSA_sign@plt>:
  41d1b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1b4:	ldr	x17, [x16, #3624]
  41d1b8:	add	x16, x16, #0xe28
  41d1bc:	br	x17

000000000041d1c0 <BIO_snprintf@plt>:
  41d1c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1c4:	ldr	x17, [x16, #3632]
  41d1c8:	add	x16, x16, #0xe30
  41d1cc:	br	x17

000000000041d1d0 <X509_REQ_verify@plt>:
  41d1d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1d4:	ldr	x17, [x16, #3640]
  41d1d8:	add	x16, x16, #0xe38
  41d1dc:	br	x17

000000000041d1e0 <SSL_CTX_set_srp_username_callback@plt>:
  41d1e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1e4:	ldr	x17, [x16, #3648]
  41d1e8:	add	x16, x16, #0xe40
  41d1ec:	br	x17

000000000041d1f0 <TS_REQ_set_policy_id@plt>:
  41d1f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d1f4:	ldr	x17, [x16, #3656]
  41d1f8:	add	x16, x16, #0xe48
  41d1fc:	br	x17

000000000041d200 <SSL_CTX_set_client_cert_engine@plt>:
  41d200:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d204:	ldr	x17, [x16, #3664]
  41d208:	add	x16, x16, #0xe50
  41d20c:	br	x17

000000000041d210 <UI_method_get_reader@plt>:
  41d210:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d214:	ldr	x17, [x16, #3672]
  41d218:	add	x16, x16, #0xe58
  41d21c:	br	x17

000000000041d220 <DH_free@plt>:
  41d220:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d224:	ldr	x17, [x16, #3680]
  41d228:	add	x16, x16, #0xe60
  41d22c:	br	x17

000000000041d230 <BIO_f_buffer@plt>:
  41d230:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d234:	ldr	x17, [x16, #3688]
  41d238:	add	x16, x16, #0xe68
  41d23c:	br	x17

000000000041d240 <HMAC_Init_ex@plt>:
  41d240:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d244:	ldr	x17, [x16, #3696]
  41d248:	add	x16, x16, #0xe70
  41d24c:	br	x17

000000000041d250 <strcmp@plt>:
  41d250:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d254:	ldr	x17, [x16, #3704]
  41d258:	add	x16, x16, #0xe78
  41d25c:	br	x17

000000000041d260 <BN_print@plt>:
  41d260:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d264:	ldr	x17, [x16, #3712]
  41d268:	add	x16, x16, #0xe80
  41d26c:	br	x17

000000000041d270 <CMS_encrypt@plt>:
  41d270:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d274:	ldr	x17, [x16, #3720]
  41d278:	add	x16, x16, #0xe88
  41d27c:	br	x17

000000000041d280 <X509_get_ext@plt>:
  41d280:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d284:	ldr	x17, [x16, #3728]
  41d288:	add	x16, x16, #0xe90
  41d28c:	br	x17

000000000041d290 <OCSP_cert_to_id@plt>:
  41d290:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d294:	ldr	x17, [x16, #3736]
  41d298:	add	x16, x16, #0xe98
  41d29c:	br	x17

000000000041d2a0 <SSL_get0_dane_tlsa@plt>:
  41d2a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2a4:	ldr	x17, [x16, #3744]
  41d2a8:	add	x16, x16, #0xea0
  41d2ac:	br	x17

000000000041d2b0 <PKCS12_unpack_authsafes@plt>:
  41d2b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2b4:	ldr	x17, [x16, #3752]
  41d2b8:	add	x16, x16, #0xea8
  41d2bc:	br	x17

000000000041d2c0 <strtol@plt>:
  41d2c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2c4:	ldr	x17, [x16, #3760]
  41d2c8:	add	x16, x16, #0xeb0
  41d2cc:	br	x17

000000000041d2d0 <SSL_get_shared_sigalgs@plt>:
  41d2d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2d4:	ldr	x17, [x16, #3768]
  41d2d8:	add	x16, x16, #0xeb8
  41d2dc:	br	x17

000000000041d2e0 <ASN1_i2d_bio@plt>:
  41d2e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2e4:	ldr	x17, [x16, #3776]
  41d2e8:	add	x16, x16, #0xec0
  41d2ec:	br	x17

000000000041d2f0 <EVP_aes_192_wrap@plt>:
  41d2f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d2f4:	ldr	x17, [x16, #3784]
  41d2f8:	add	x16, x16, #0xec8
  41d2fc:	br	x17

000000000041d300 <X509_STORE_load_locations@plt>:
  41d300:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d304:	ldr	x17, [x16, #3792]
  41d308:	add	x16, x16, #0xed0
  41d30c:	br	x17

000000000041d310 <setbuf@plt>:
  41d310:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d314:	ldr	x17, [x16, #3800]
  41d318:	add	x16, x16, #0xed8
  41d31c:	br	x17

000000000041d320 <SSL_CIPHER_get_handshake_digest@plt>:
  41d320:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d324:	ldr	x17, [x16, #3808]
  41d328:	add	x16, x16, #0xee0
  41d32c:	br	x17

000000000041d330 <i2d_X509_bio@plt>:
  41d330:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d334:	ldr	x17, [x16, #3816]
  41d338:	add	x16, x16, #0xee8
  41d33c:	br	x17

000000000041d340 <X509_REVOKED_new@plt>:
  41d340:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d344:	ldr	x17, [x16, #3824]
  41d348:	add	x16, x16, #0xef0
  41d34c:	br	x17

000000000041d350 <i2d_DHparams@plt>:
  41d350:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d354:	ldr	x17, [x16, #3832]
  41d358:	add	x16, x16, #0xef8
  41d35c:	br	x17

000000000041d360 <SSL_CTX_set0_CA_list@plt>:
  41d360:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d364:	ldr	x17, [x16, #3840]
  41d368:	add	x16, x16, #0xf00
  41d36c:	br	x17

000000000041d370 <DH_get_length@plt>:
  41d370:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d374:	ldr	x17, [x16, #3848]
  41d378:	add	x16, x16, #0xf08
  41d37c:	br	x17

000000000041d380 <SSL_shutdown@plt>:
  41d380:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d384:	ldr	x17, [x16, #3856]
  41d388:	add	x16, x16, #0xf10
  41d38c:	br	x17

000000000041d390 <AES_cbc_encrypt@plt>:
  41d390:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d394:	ldr	x17, [x16, #3864]
  41d398:	add	x16, x16, #0xf18
  41d39c:	br	x17

000000000041d3a0 <X509_NAME_dup@plt>:
  41d3a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3a4:	ldr	x17, [x16, #3872]
  41d3a8:	add	x16, x16, #0xf20
  41d3ac:	br	x17

000000000041d3b0 <EVP_ripemd160@plt>:
  41d3b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3b4:	ldr	x17, [x16, #3880]
  41d3b8:	add	x16, x16, #0xf28
  41d3bc:	br	x17

000000000041d3c0 <SSL_is_dtls@plt>:
  41d3c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3c4:	ldr	x17, [x16, #3888]
  41d3c8:	add	x16, x16, #0xf30
  41d3cc:	br	x17

000000000041d3d0 <TS_CONF_set_digests@plt>:
  41d3d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3d4:	ldr	x17, [x16, #3896]
  41d3d8:	add	x16, x16, #0xf38
  41d3dc:	br	x17

000000000041d3e0 <EC_GROUP_check@plt>:
  41d3e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3e4:	ldr	x17, [x16, #3904]
  41d3e8:	add	x16, x16, #0xf40
  41d3ec:	br	x17

000000000041d3f0 <EVP_PKEY_asn1_get_count@plt>:
  41d3f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d3f4:	ldr	x17, [x16, #3912]
  41d3f8:	add	x16, x16, #0xf48
  41d3fc:	br	x17

000000000041d400 <X509_STORE_CTX_new@plt>:
  41d400:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d404:	ldr	x17, [x16, #3920]
  41d408:	add	x16, x16, #0xf50
  41d40c:	br	x17

000000000041d410 <BIO_set_flags@plt>:
  41d410:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d414:	ldr	x17, [x16, #3928]
  41d418:	add	x16, x16, #0xf58
  41d41c:	br	x17

000000000041d420 <SRP_create_verifier@plt>:
  41d420:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d424:	ldr	x17, [x16, #3936]
  41d428:	add	x16, x16, #0xf60
  41d42c:	br	x17

000000000041d430 <TS_CONF_set_serial@plt>:
  41d430:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d434:	ldr	x17, [x16, #3944]
  41d438:	add	x16, x16, #0xf68
  41d43c:	br	x17

000000000041d440 <X509_SIG_free@plt>:
  41d440:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d444:	ldr	x17, [x16, #3952]
  41d448:	add	x16, x16, #0xf70
  41d44c:	br	x17

000000000041d450 <TS_CONF_set_signer_key@plt>:
  41d450:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d454:	ldr	x17, [x16, #3960]
  41d458:	add	x16, x16, #0xf78
  41d45c:	br	x17

000000000041d460 <TS_VERIFY_CTS_set_certs@plt>:
  41d460:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d464:	ldr	x17, [x16, #3968]
  41d468:	add	x16, x16, #0xf80
  41d46c:	br	x17

000000000041d470 <OPENSSL_cleanse@plt>:
  41d470:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d474:	ldr	x17, [x16, #3976]
  41d478:	add	x16, x16, #0xf88
  41d47c:	br	x17

000000000041d480 <OCSP_response_status_str@plt>:
  41d480:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d484:	ldr	x17, [x16, #3984]
  41d488:	add	x16, x16, #0xf90
  41d48c:	br	x17

000000000041d490 <X509_STORE_CTX_init@plt>:
  41d490:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d494:	ldr	x17, [x16, #3992]
  41d498:	add	x16, x16, #0xf98
  41d49c:	br	x17

000000000041d4a0 <PEM_write_bio_PKCS7_stream@plt>:
  41d4a0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4a4:	ldr	x17, [x16, #4000]
  41d4a8:	add	x16, x16, #0xfa0
  41d4ac:	br	x17

000000000041d4b0 <SSL_CIPHER_standard_name@plt>:
  41d4b0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4b4:	ldr	x17, [x16, #4008]
  41d4b8:	add	x16, x16, #0xfa8
  41d4bc:	br	x17

000000000041d4c0 <SSL_set_bio@plt>:
  41d4c0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4c4:	ldr	x17, [x16, #4016]
  41d4c8:	add	x16, x16, #0xfb0
  41d4cc:	br	x17

000000000041d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>:
  41d4d0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4d4:	ldr	x17, [x16, #4024]
  41d4d8:	add	x16, x16, #0xfb8
  41d4dc:	br	x17

000000000041d4e0 <SCT_print@plt>:
  41d4e0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4e4:	ldr	x17, [x16, #4032]
  41d4e8:	add	x16, x16, #0xfc0
  41d4ec:	br	x17

000000000041d4f0 <i2d_DHxparams@plt>:
  41d4f0:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d4f4:	ldr	x17, [x16, #4040]
  41d4f8:	add	x16, x16, #0xfc8
  41d4fc:	br	x17

000000000041d500 <ASN1_OBJECT_free@plt>:
  41d500:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d504:	ldr	x17, [x16, #4048]
  41d508:	add	x16, x16, #0xfd0
  41d50c:	br	x17

000000000041d510 <X509_get0_notAfter@plt>:
  41d510:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d514:	ldr	x17, [x16, #4056]
  41d518:	add	x16, x16, #0xfd8
  41d51c:	br	x17

000000000041d520 <EC_GROUP_set_asn1_flag@plt>:
  41d520:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d524:	ldr	x17, [x16, #4064]
  41d528:	add	x16, x16, #0xfe0
  41d52c:	br	x17

000000000041d530 <X509_CRL_print_ex@plt>:
  41d530:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d534:	ldr	x17, [x16, #4072]
  41d538:	add	x16, x16, #0xfe8
  41d53c:	br	x17

000000000041d540 <DES_options@plt>:
  41d540:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d544:	ldr	x17, [x16, #4080]
  41d548:	add	x16, x16, #0xff0
  41d54c:	br	x17

000000000041d550 <EVP_PKEY_derive_init@plt>:
  41d550:	adrp	x16, 49c000 <SSL_dane_enable@OPENSSL_1_1_0>
  41d554:	ldr	x17, [x16, #4088]
  41d558:	add	x16, x16, #0xff8
  41d55c:	br	x17

000000000041d560 <ASN1_PRINTABLE_type@plt>:
  41d560:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d564:	ldr	x17, [x16]
  41d568:	add	x16, x16, #0x0
  41d56c:	br	x17

000000000041d570 <SSL_SESSION_print_keylog@plt>:
  41d570:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d574:	ldr	x17, [x16, #8]
  41d578:	add	x16, x16, #0x8
  41d57c:	br	x17

000000000041d580 <NCONF_load_bio@plt>:
  41d580:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d584:	ldr	x17, [x16, #16]
  41d588:	add	x16, x16, #0x10
  41d58c:	br	x17

000000000041d590 <getenv@plt>:
  41d590:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d594:	ldr	x17, [x16, #24]
  41d598:	add	x16, x16, #0x18
  41d59c:	br	x17

000000000041d5a0 <PKCS7_sign_add_signer@plt>:
  41d5a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5a4:	ldr	x17, [x16, #32]
  41d5a8:	add	x16, x16, #0x20
  41d5ac:	br	x17

000000000041d5b0 <DSA_get0_pqg@plt>:
  41d5b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5b4:	ldr	x17, [x16, #40]
  41d5b8:	add	x16, x16, #0x28
  41d5bc:	br	x17

000000000041d5c0 <X509_NAME_ENTRY_free@plt>:
  41d5c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5c4:	ldr	x17, [x16, #48]
  41d5c8:	add	x16, x16, #0x30
  41d5cc:	br	x17

000000000041d5d0 <OCSP_REQ_CTX_new@plt>:
  41d5d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5d4:	ldr	x17, [x16, #56]
  41d5d8:	add	x16, x16, #0x38
  41d5dc:	br	x17

000000000041d5e0 <X509_verify_cert_error_string@plt>:
  41d5e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5e4:	ldr	x17, [x16, #64]
  41d5e8:	add	x16, x16, #0x40
  41d5ec:	br	x17

000000000041d5f0 <BIO_meth_set_destroy@plt>:
  41d5f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d5f4:	ldr	x17, [x16, #72]
  41d5f8:	add	x16, x16, #0x48
  41d5fc:	br	x17

000000000041d600 <OSSL_STORE_do_all_loaders@plt>:
  41d600:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d604:	ldr	x17, [x16, #80]
  41d608:	add	x16, x16, #0x50
  41d60c:	br	x17

000000000041d610 <d2i_OCSP_REQUEST@plt>:
  41d610:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d614:	ldr	x17, [x16, #88]
  41d618:	add	x16, x16, #0x58
  41d61c:	br	x17

000000000041d620 <X509_get_subject_name@plt>:
  41d620:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d624:	ldr	x17, [x16, #96]
  41d628:	add	x16, x16, #0x60
  41d62c:	br	x17

000000000041d630 <vsnprintf@plt>:
  41d630:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d634:	ldr	x17, [x16, #104]
  41d638:	add	x16, x16, #0x68
  41d63c:	br	x17

000000000041d640 <EVP_CIPHER_CTX_free@plt>:
  41d640:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d644:	ldr	x17, [x16, #112]
  41d648:	add	x16, x16, #0x70
  41d64c:	br	x17

000000000041d650 <setsockopt@plt>:
  41d650:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d654:	ldr	x17, [x16, #120]
  41d658:	add	x16, x16, #0x78
  41d65c:	br	x17

000000000041d660 <CMS_digest_create@plt>:
  41d660:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d664:	ldr	x17, [x16, #128]
  41d668:	add	x16, x16, #0x80
  41d66c:	br	x17

000000000041d670 <SSL_get_srp_g@plt>:
  41d670:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d674:	ldr	x17, [x16, #136]
  41d678:	add	x16, x16, #0x88
  41d67c:	br	x17

000000000041d680 <EVP_PKEY_new_raw_private_key@plt>:
  41d680:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d684:	ldr	x17, [x16, #144]
  41d688:	add	x16, x16, #0x90
  41d68c:	br	x17

000000000041d690 <X509_CRL_print@plt>:
  41d690:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d694:	ldr	x17, [x16, #152]
  41d698:	add	x16, x16, #0x98
  41d69c:	br	x17

000000000041d6a0 <EVP_MD_CTX_free@plt>:
  41d6a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6a4:	ldr	x17, [x16, #160]
  41d6a8:	add	x16, x16, #0xa0
  41d6ac:	br	x17

000000000041d6b0 <openlog@plt>:
  41d6b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6b4:	ldr	x17, [x16, #168]
  41d6b8:	add	x16, x16, #0xa8
  41d6bc:	br	x17

000000000041d6c0 <PKCS12_get0_mac@plt>:
  41d6c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6c4:	ldr	x17, [x16, #176]
  41d6c8:	add	x16, x16, #0xb0
  41d6cc:	br	x17

000000000041d6d0 <OCSP_request_sign@plt>:
  41d6d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6d4:	ldr	x17, [x16, #184]
  41d6d8:	add	x16, x16, #0xb8
  41d6dc:	br	x17

000000000041d6e0 <ENGINE_register_all_complete@plt>:
  41d6e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6e4:	ldr	x17, [x16, #192]
  41d6e8:	add	x16, x16, #0xc0
  41d6ec:	br	x17

000000000041d6f0 <X509_STORE_CTX_set0_trusted_stack@plt>:
  41d6f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d6f4:	ldr	x17, [x16, #200]
  41d6f8:	add	x16, x16, #0xc8
  41d6fc:	br	x17

000000000041d700 <TS_RESP_verify_response@plt>:
  41d700:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d704:	ldr	x17, [x16, #208]
  41d708:	add	x16, x16, #0xd0
  41d70c:	br	x17

000000000041d710 <ASN1_UTCTIME_new@plt>:
  41d710:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d714:	ldr	x17, [x16, #216]
  41d718:	add	x16, x16, #0xd8
  41d71c:	br	x17

000000000041d720 <EC_GROUP_set_seed@plt>:
  41d720:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d724:	ldr	x17, [x16, #224]
  41d728:	add	x16, x16, #0xe0
  41d72c:	br	x17

000000000041d730 <TS_RESP_CTX_set_status_info@plt>:
  41d730:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d734:	ldr	x17, [x16, #232]
  41d738:	add	x16, x16, #0xe8
  41d73c:	br	x17

000000000041d740 <ASN1_TYPE_new@plt>:
  41d740:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d744:	ldr	x17, [x16, #240]
  41d748:	add	x16, x16, #0xf0
  41d74c:	br	x17

000000000041d750 <TS_REQ_print_bio@plt>:
  41d750:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d754:	ldr	x17, [x16, #248]
  41d758:	add	x16, x16, #0xf8
  41d75c:	br	x17

000000000041d760 <SSL_CTX_set_generate_session_id@plt>:
  41d760:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d764:	ldr	x17, [x16, #256]
  41d768:	add	x16, x16, #0x100
  41d76c:	br	x17

000000000041d770 <EVP_CIPHER_CTX_rand_key@plt>:
  41d770:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d774:	ldr	x17, [x16, #264]
  41d778:	add	x16, x16, #0x108
  41d77c:	br	x17

000000000041d780 <TS_RESP_CTX_set_signer_digest@plt>:
  41d780:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d784:	ldr	x17, [x16, #272]
  41d788:	add	x16, x16, #0x110
  41d78c:	br	x17

000000000041d790 <RAND_bytes@plt>:
  41d790:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d794:	ldr	x17, [x16, #280]
  41d798:	add	x16, x16, #0x118
  41d79c:	br	x17

000000000041d7a0 <X509_PURPOSE_get0@plt>:
  41d7a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7a4:	ldr	x17, [x16, #288]
  41d7a8:	add	x16, x16, #0x120
  41d7ac:	br	x17

000000000041d7b0 <CRYPTO_gcm128_release@plt>:
  41d7b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7b4:	ldr	x17, [x16, #296]
  41d7b8:	add	x16, x16, #0x128
  41d7bc:	br	x17

000000000041d7c0 <PEM_write_bio_DSAparams@plt>:
  41d7c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7c4:	ldr	x17, [x16, #304]
  41d7c8:	add	x16, x16, #0x130
  41d7cc:	br	x17

000000000041d7d0 <ASYNC_cleanup_thread@plt>:
  41d7d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7d4:	ldr	x17, [x16, #312]
  41d7d8:	add	x16, x16, #0x138
  41d7dc:	br	x17

000000000041d7e0 <SSL_CTX_set_alpn_protos@plt>:
  41d7e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7e4:	ldr	x17, [x16, #320]
  41d7e8:	add	x16, x16, #0x140
  41d7ec:	br	x17

000000000041d7f0 <RC4_set_key@plt>:
  41d7f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d7f4:	ldr	x17, [x16, #328]
  41d7f8:	add	x16, x16, #0x148
  41d7fc:	br	x17

000000000041d800 <OPENSSL_hexchar2int@plt>:
  41d800:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d804:	ldr	x17, [x16, #336]
  41d808:	add	x16, x16, #0x150
  41d80c:	br	x17

000000000041d810 <BIO_ADDR_service_string@plt>:
  41d810:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d814:	ldr	x17, [x16, #344]
  41d818:	add	x16, x16, #0x158
  41d81c:	br	x17

000000000041d820 <SSL_CTX_set_session_id_context@plt>:
  41d820:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d824:	ldr	x17, [x16, #352]
  41d828:	add	x16, x16, #0x160
  41d82c:	br	x17

000000000041d830 <strchr@plt>:
  41d830:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d834:	ldr	x17, [x16, #360]
  41d838:	add	x16, x16, #0x168
  41d83c:	br	x17

000000000041d840 <TS_REQ_new@plt>:
  41d840:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d844:	ldr	x17, [x16, #368]
  41d848:	add	x16, x16, #0x170
  41d84c:	br	x17

000000000041d850 <PKCS12_SAFEBAG_get1_cert@plt>:
  41d850:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d854:	ldr	x17, [x16, #376]
  41d858:	add	x16, x16, #0x178
  41d85c:	br	x17

000000000041d860 <TS_CONF_set_ordering@plt>:
  41d860:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d864:	ldr	x17, [x16, #384]
  41d868:	add	x16, x16, #0x180
  41d86c:	br	x17

000000000041d870 <OCSP_id_issuer_cmp@plt>:
  41d870:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d874:	ldr	x17, [x16, #392]
  41d878:	add	x16, x16, #0x188
  41d87c:	br	x17

000000000041d880 <EVP_Cipher@plt>:
  41d880:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d884:	ldr	x17, [x16, #400]
  41d888:	add	x16, x16, #0x190
  41d88c:	br	x17

000000000041d890 <ASN1_TIME_new@plt>:
  41d890:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d894:	ldr	x17, [x16, #408]
  41d898:	add	x16, x16, #0x198
  41d89c:	br	x17

000000000041d8a0 <X509_REVOKED_set_revocationDate@plt>:
  41d8a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8a4:	ldr	x17, [x16, #416]
  41d8a8:	add	x16, x16, #0x1a0
  41d8ac:	br	x17

000000000041d8b0 <ENGINE_by_id@plt>:
  41d8b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8b4:	ldr	x17, [x16, #424]
  41d8b8:	add	x16, x16, #0x1a8
  41d8bc:	br	x17

000000000041d8c0 <X509_REVOKED_set_serialNumber@plt>:
  41d8c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8c4:	ldr	x17, [x16, #432]
  41d8c8:	add	x16, x16, #0x1b0
  41d8cc:	br	x17

000000000041d8d0 <X509V3_conf_free@plt>:
  41d8d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8d4:	ldr	x17, [x16, #440]
  41d8d8:	add	x16, x16, #0x1b8
  41d8dc:	br	x17

000000000041d8e0 <OCSP_basic_verify@plt>:
  41d8e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8e4:	ldr	x17, [x16, #448]
  41d8e8:	add	x16, x16, #0x1c0
  41d8ec:	br	x17

000000000041d8f0 <PKCS12_SAFEBAG_get0_attrs@plt>:
  41d8f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d8f4:	ldr	x17, [x16, #456]
  41d8f8:	add	x16, x16, #0x1c8
  41d8fc:	br	x17

000000000041d900 <SSL_get_certificate@plt>:
  41d900:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d904:	ldr	x17, [x16, #464]
  41d908:	add	x16, x16, #0x1d0
  41d90c:	br	x17

000000000041d910 <__strtoul_internal@plt>:
  41d910:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d914:	ldr	x17, [x16, #472]
  41d918:	add	x16, x16, #0x1d8
  41d91c:	br	x17

000000000041d920 <d2i_ECPKParameters@plt>:
  41d920:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d924:	ldr	x17, [x16, #480]
  41d928:	add	x16, x16, #0x1e0
  41d92c:	br	x17

000000000041d930 <X509_print@plt>:
  41d930:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d934:	ldr	x17, [x16, #488]
  41d938:	add	x16, x16, #0x1e8
  41d93c:	br	x17

000000000041d940 <OSSL_STORE_eof@plt>:
  41d940:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d944:	ldr	x17, [x16, #496]
  41d948:	add	x16, x16, #0x1f0
  41d94c:	br	x17

000000000041d950 <OCSP_REQ_CTX_http@plt>:
  41d950:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d954:	ldr	x17, [x16, #504]
  41d958:	add	x16, x16, #0x1f8
  41d95c:	br	x17

000000000041d960 <RSA_public_encrypt@plt>:
  41d960:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d964:	ldr	x17, [x16, #512]
  41d968:	add	x16, x16, #0x200
  41d96c:	br	x17

000000000041d970 <PEM_write_bio@plt>:
  41d970:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d974:	ldr	x17, [x16, #520]
  41d978:	add	x16, x16, #0x208
  41d97c:	br	x17

000000000041d980 <NETSCAPE_SPKI_print@plt>:
  41d980:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d984:	ldr	x17, [x16, #528]
  41d988:	add	x16, x16, #0x210
  41d98c:	br	x17

000000000041d990 <i2d_RSAPrivateKey_bio@plt>:
  41d990:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d994:	ldr	x17, [x16, #536]
  41d998:	add	x16, x16, #0x218
  41d99c:	br	x17

000000000041d9a0 <X509_issuer_name_hash@plt>:
  41d9a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9a4:	ldr	x17, [x16, #544]
  41d9a8:	add	x16, x16, #0x220
  41d9ac:	br	x17

000000000041d9b0 <NETSCAPE_SPKI_new@plt>:
  41d9b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9b4:	ldr	x17, [x16, #552]
  41d9b8:	add	x16, x16, #0x228
  41d9bc:	br	x17

000000000041d9c0 <EVP_PKEY_free@plt>:
  41d9c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9c4:	ldr	x17, [x16, #560]
  41d9c8:	add	x16, x16, #0x230
  41d9cc:	br	x17

000000000041d9d0 <X509_REQ_set_version@plt>:
  41d9d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9d4:	ldr	x17, [x16, #568]
  41d9d8:	add	x16, x16, #0x238
  41d9dc:	br	x17

000000000041d9e0 <SSL_CTX_set_psk_client_callback@plt>:
  41d9e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9e4:	ldr	x17, [x16, #576]
  41d9e8:	add	x16, x16, #0x240
  41d9ec:	br	x17

000000000041d9f0 <TS_CONF_set_crypto_device@plt>:
  41d9f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41d9f4:	ldr	x17, [x16, #584]
  41d9f8:	add	x16, x16, #0x248
  41d9fc:	br	x17

000000000041da00 <OCSP_response_create@plt>:
  41da00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da04:	ldr	x17, [x16, #592]
  41da08:	add	x16, x16, #0x250
  41da0c:	br	x17

000000000041da10 <BIO_read_ex@plt>:
  41da10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da14:	ldr	x17, [x16, #600]
  41da18:	add	x16, x16, #0x258
  41da1c:	br	x17

000000000041da20 <SSL_get_SSL_CTX@plt>:
  41da20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da24:	ldr	x17, [x16, #608]
  41da28:	add	x16, x16, #0x260
  41da2c:	br	x17

000000000041da30 <UI_method_get_writer@plt>:
  41da30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da34:	ldr	x17, [x16, #616]
  41da38:	add	x16, x16, #0x268
  41da3c:	br	x17

000000000041da40 <TS_RESP_set_status_info@plt>:
  41da40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da44:	ldr	x17, [x16, #624]
  41da48:	add	x16, x16, #0x270
  41da4c:	br	x17

000000000041da50 <SMIME_read_PKCS7@plt>:
  41da50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da54:	ldr	x17, [x16, #632]
  41da58:	add	x16, x16, #0x278
  41da5c:	br	x17

000000000041da60 <IDEA_options@plt>:
  41da60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da64:	ldr	x17, [x16, #640]
  41da68:	add	x16, x16, #0x280
  41da6c:	br	x17

000000000041da70 <d2i_PrivateKey_bio@plt>:
  41da70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da74:	ldr	x17, [x16, #648]
  41da78:	add	x16, x16, #0x288
  41da7c:	br	x17

000000000041da80 <SSL_CTX_dane_enable@plt>:
  41da80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da84:	ldr	x17, [x16, #656]
  41da88:	add	x16, x16, #0x290
  41da8c:	br	x17

000000000041da90 <SSL_CTX_sess_set_remove_cb@plt>:
  41da90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41da94:	ldr	x17, [x16, #664]
  41da98:	add	x16, x16, #0x298
  41da9c:	br	x17

000000000041daa0 <X509_CRL_get0_nextUpdate@plt>:
  41daa0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41daa4:	ldr	x17, [x16, #672]
  41daa8:	add	x16, x16, #0x2a0
  41daac:	br	x17

000000000041dab0 <PEM_read_bio_X509@plt>:
  41dab0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dab4:	ldr	x17, [x16, #680]
  41dab8:	add	x16, x16, #0x2a8
  41dabc:	br	x17

000000000041dac0 <X509_REQ_sign_ctx@plt>:
  41dac0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dac4:	ldr	x17, [x16, #688]
  41dac8:	add	x16, x16, #0x2b0
  41dacc:	br	x17

000000000041dad0 <SSL_ctrl@plt>:
  41dad0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dad4:	ldr	x17, [x16, #696]
  41dad8:	add	x16, x16, #0x2b8
  41dadc:	br	x17

000000000041dae0 <X509_set_serialNumber@plt>:
  41dae0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dae4:	ldr	x17, [x16, #704]
  41dae8:	add	x16, x16, #0x2c0
  41daec:	br	x17

000000000041daf0 <TS_MSG_IMPRINT_set_algo@plt>:
  41daf0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41daf4:	ldr	x17, [x16, #712]
  41daf8:	add	x16, x16, #0x2c8
  41dafc:	br	x17

000000000041db00 <PKCS12_set_mac@plt>:
  41db00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db04:	ldr	x17, [x16, #720]
  41db08:	add	x16, x16, #0x2d0
  41db0c:	br	x17

000000000041db10 <PKCS12_SAFEBAG_free@plt>:
  41db10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db14:	ldr	x17, [x16, #728]
  41db18:	add	x16, x16, #0x2d8
  41db1c:	br	x17

000000000041db20 <ASN1_TIME_diff@plt>:
  41db20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db24:	ldr	x17, [x16, #736]
  41db28:	add	x16, x16, #0x2e0
  41db2c:	br	x17

000000000041db30 <sysconf@plt>:
  41db30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db34:	ldr	x17, [x16, #744]
  41db38:	add	x16, x16, #0x2e8
  41db3c:	br	x17

000000000041db40 <ENGINE_ctrl_cmd_string@plt>:
  41db40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db44:	ldr	x17, [x16, #752]
  41db48:	add	x16, x16, #0x2f0
  41db4c:	br	x17

000000000041db50 <SSL_CTX_new@plt>:
  41db50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db54:	ldr	x17, [x16, #760]
  41db58:	add	x16, x16, #0x2f8
  41db5c:	br	x17

000000000041db60 <BIO_f_md@plt>:
  41db60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db64:	ldr	x17, [x16, #768]
  41db68:	add	x16, x16, #0x300
  41db6c:	br	x17

000000000041db70 <SSL_set_msg_callback@plt>:
  41db70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db74:	ldr	x17, [x16, #776]
  41db78:	add	x16, x16, #0x308
  41db7c:	br	x17

000000000041db80 <CAST_set_key@plt>:
  41db80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db84:	ldr	x17, [x16, #784]
  41db88:	add	x16, x16, #0x310
  41db8c:	br	x17

000000000041db90 <HMAC_Final@plt>:
  41db90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41db94:	ldr	x17, [x16, #792]
  41db98:	add	x16, x16, #0x318
  41db9c:	br	x17

000000000041dba0 <SSL_get0_peername@plt>:
  41dba0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dba4:	ldr	x17, [x16, #800]
  41dba8:	add	x16, x16, #0x320
  41dbac:	br	x17

000000000041dbb0 <OSSL_STORE_LOADER_get0_engine@plt>:
  41dbb0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbb4:	ldr	x17, [x16, #808]
  41dbb8:	add	x16, x16, #0x328
  41dbbc:	br	x17

000000000041dbc0 <EVP_BytesToKey@plt>:
  41dbc0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbc4:	ldr	x17, [x16, #816]
  41dbc8:	add	x16, x16, #0x330
  41dbcc:	br	x17

000000000041dbd0 <X509_STORE_free@plt>:
  41dbd0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbd4:	ldr	x17, [x16, #824]
  41dbd8:	add	x16, x16, #0x338
  41dbdc:	br	x17

000000000041dbe0 <X509_REQ_new@plt>:
  41dbe0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbe4:	ldr	x17, [x16, #832]
  41dbe8:	add	x16, x16, #0x340
  41dbec:	br	x17

000000000041dbf0 <SHA1@plt>:
  41dbf0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dbf4:	ldr	x17, [x16, #840]
  41dbf8:	add	x16, x16, #0x348
  41dbfc:	br	x17

000000000041dc00 <EVP_CIPHER_CTX_set_padding@plt>:
  41dc00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc04:	ldr	x17, [x16, #848]
  41dc08:	add	x16, x16, #0x350
  41dc0c:	br	x17

000000000041dc10 <OCSP_basic_sign_ctx@plt>:
  41dc10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc14:	ldr	x17, [x16, #856]
  41dc18:	add	x16, x16, #0x358
  41dc1c:	br	x17

000000000041dc20 <BIO_set_data@plt>:
  41dc20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc24:	ldr	x17, [x16, #864]
  41dc28:	add	x16, x16, #0x360
  41dc2c:	br	x17

000000000041dc30 <X509_SIG_get0@plt>:
  41dc30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc34:	ldr	x17, [x16, #872]
  41dc38:	add	x16, x16, #0x368
  41dc3c:	br	x17

000000000041dc40 <CMS_RecipientInfo_get0_pkey_ctx@plt>:
  41dc40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc44:	ldr	x17, [x16, #880]
  41dc48:	add	x16, x16, #0x370
  41dc4c:	br	x17

000000000041dc50 <ERR_print_errors_fp@plt>:
  41dc50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc54:	ldr	x17, [x16, #888]
  41dc58:	add	x16, x16, #0x378
  41dc5c:	br	x17

000000000041dc60 <d2i_RSAPublicKey_bio@plt>:
  41dc60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc64:	ldr	x17, [x16, #896]
  41dc68:	add	x16, x16, #0x380
  41dc6c:	br	x17

000000000041dc70 <SSL_set_connect_state@plt>:
  41dc70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc74:	ldr	x17, [x16, #904]
  41dc78:	add	x16, x16, #0x388
  41dc7c:	br	x17

000000000041dc80 <BN_bn2bin@plt>:
  41dc80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc84:	ldr	x17, [x16, #912]
  41dc88:	add	x16, x16, #0x390
  41dc8c:	br	x17

000000000041dc90 <EVP_PKEY_CTX_set_cb@plt>:
  41dc90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dc94:	ldr	x17, [x16, #920]
  41dc98:	add	x16, x16, #0x398
  41dc9c:	br	x17

000000000041dca0 <i2d_PKCS7_bio@plt>:
  41dca0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dca4:	ldr	x17, [x16, #928]
  41dca8:	add	x16, x16, #0x3a0
  41dcac:	br	x17

000000000041dcb0 <UI_OpenSSL@plt>:
  41dcb0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcb4:	ldr	x17, [x16, #936]
  41dcb8:	add	x16, x16, #0x3a8
  41dcbc:	br	x17

000000000041dcc0 <OSSL_STORE_load@plt>:
  41dcc0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcc4:	ldr	x17, [x16, #944]
  41dcc8:	add	x16, x16, #0x3b0
  41dccc:	br	x17

000000000041dcd0 <BIO_int_ctrl@plt>:
  41dcd0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcd4:	ldr	x17, [x16, #952]
  41dcd8:	add	x16, x16, #0x3b8
  41dcdc:	br	x17

000000000041dce0 <SSL_write_early_data@plt>:
  41dce0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dce4:	ldr	x17, [x16, #960]
  41dce8:	add	x16, x16, #0x3c0
  41dcec:	br	x17

000000000041dcf0 <DSA_verify@plt>:
  41dcf0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dcf4:	ldr	x17, [x16, #968]
  41dcf8:	add	x16, x16, #0x3c8
  41dcfc:	br	x17

000000000041dd00 <RSA_free@plt>:
  41dd00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd04:	ldr	x17, [x16, #976]
  41dd08:	add	x16, x16, #0x3d0
  41dd0c:	br	x17

000000000041dd10 <EVP_PKEY_meth_get0_info@plt>:
  41dd10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd14:	ldr	x17, [x16, #984]
  41dd18:	add	x16, x16, #0x3d8
  41dd1c:	br	x17

000000000041dd20 <PKCS7_free@plt>:
  41dd20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd24:	ldr	x17, [x16, #992]
  41dd28:	add	x16, x16, #0x3e0
  41dd2c:	br	x17

000000000041dd30 <OPENSSL_sk_pop_free@plt>:
  41dd30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd34:	ldr	x17, [x16, #1000]
  41dd38:	add	x16, x16, #0x3e8
  41dd3c:	br	x17

000000000041dd40 <NCONF_get_section@plt>:
  41dd40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd44:	ldr	x17, [x16, #1008]
  41dd48:	add	x16, x16, #0x3f0
  41dd4c:	br	x17

000000000041dd50 <BN_mod_exp@plt>:
  41dd50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd54:	ldr	x17, [x16, #1016]
  41dd58:	add	x16, x16, #0x3f8
  41dd5c:	br	x17

000000000041dd60 <OBJ_nid2obj@plt>:
  41dd60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd64:	ldr	x17, [x16, #1024]
  41dd68:	add	x16, x16, #0x400
  41dd6c:	br	x17

000000000041dd70 <PKCS7_new@plt>:
  41dd70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd74:	ldr	x17, [x16, #1032]
  41dd78:	add	x16, x16, #0x408
  41dd7c:	br	x17

000000000041dd80 <SSL_CIPHER_description@plt>:
  41dd80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd84:	ldr	x17, [x16, #1040]
  41dd88:	add	x16, x16, #0x410
  41dd8c:	br	x17

000000000041dd90 <SSL_SESSION_set_cipher@plt>:
  41dd90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dd94:	ldr	x17, [x16, #1048]
  41dd98:	add	x16, x16, #0x418
  41dd9c:	br	x17

000000000041dda0 <X509_STORE_set_default_paths@plt>:
  41dda0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dda4:	ldr	x17, [x16, #1056]
  41dda8:	add	x16, x16, #0x420
  41ddac:	br	x17

000000000041ddb0 <ASN1_INTEGER_set@plt>:
  41ddb0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddb4:	ldr	x17, [x16, #1064]
  41ddb8:	add	x16, x16, #0x428
  41ddbc:	br	x17

000000000041ddc0 <EVP_md4@plt>:
  41ddc0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddc4:	ldr	x17, [x16, #1072]
  41ddc8:	add	x16, x16, #0x430
  41ddcc:	br	x17

000000000041ddd0 <OPENSSL_sk_free@plt>:
  41ddd0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddd4:	ldr	x17, [x16, #1080]
  41ddd8:	add	x16, x16, #0x438
  41dddc:	br	x17

000000000041dde0 <BN_rshift1@plt>:
  41dde0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dde4:	ldr	x17, [x16, #1088]
  41dde8:	add	x16, x16, #0x440
  41ddec:	br	x17

000000000041ddf0 <X509_get_ext_d2i@plt>:
  41ddf0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ddf4:	ldr	x17, [x16, #1096]
  41ddf8:	add	x16, x16, #0x448
  41ddfc:	br	x17

000000000041de00 <BIO_f_zlib@plt>:
  41de00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de04:	ldr	x17, [x16, #1104]
  41de08:	add	x16, x16, #0x450
  41de0c:	br	x17

000000000041de10 <SSL_waiting_for_async@plt>:
  41de10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de14:	ldr	x17, [x16, #1112]
  41de18:	add	x16, x16, #0x458
  41de1c:	br	x17

000000000041de20 <X509_STORE_CTX_get_error@plt>:
  41de20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de24:	ldr	x17, [x16, #1120]
  41de28:	add	x16, x16, #0x460
  41de2c:	br	x17

000000000041de30 <SSL_SESSION_get_id@plt>:
  41de30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de34:	ldr	x17, [x16, #1128]
  41de38:	add	x16, x16, #0x468
  41de3c:	br	x17

000000000041de40 <OBJ_nid2sn@plt>:
  41de40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de44:	ldr	x17, [x16, #1136]
  41de48:	add	x16, x16, #0x470
  41de4c:	br	x17

000000000041de50 <OPENSSL_asc2uni@plt>:
  41de50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de54:	ldr	x17, [x16, #1144]
  41de58:	add	x16, x16, #0x478
  41de5c:	br	x17

000000000041de60 <SSL_get_srp_N@plt>:
  41de60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de64:	ldr	x17, [x16, #1152]
  41de68:	add	x16, x16, #0x480
  41de6c:	br	x17

000000000041de70 <free@plt>:
  41de70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de74:	ldr	x17, [x16, #1160]
  41de78:	add	x16, x16, #0x488
  41de7c:	br	x17

000000000041de80 <EVP_PKEY_print_public@plt>:
  41de80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de84:	ldr	x17, [x16, #1168]
  41de88:	add	x16, x16, #0x490
  41de8c:	br	x17

000000000041de90 <BIO_ctrl@plt>:
  41de90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41de94:	ldr	x17, [x16, #1176]
  41de98:	add	x16, x16, #0x498
  41de9c:	br	x17

000000000041dea0 <puts@plt>:
  41dea0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dea4:	ldr	x17, [x16, #1184]
  41dea8:	add	x16, x16, #0x4a0
  41deac:	br	x17

000000000041deb0 <SSL_CTX_set0_security_ex_data@plt>:
  41deb0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41deb4:	ldr	x17, [x16, #1192]
  41deb8:	add	x16, x16, #0x4a8
  41debc:	br	x17

000000000041dec0 <ENGINE_get_next@plt>:
  41dec0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dec4:	ldr	x17, [x16, #1200]
  41dec8:	add	x16, x16, #0x4b0
  41decc:	br	x17

000000000041ded0 <BIO_meth_set_write_ex@plt>:
  41ded0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41ded4:	ldr	x17, [x16, #1208]
  41ded8:	add	x16, x16, #0x4b8
  41dedc:	br	x17

000000000041dee0 <PEM_read_bio_CMS@plt>:
  41dee0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dee4:	ldr	x17, [x16, #1216]
  41dee8:	add	x16, x16, #0x4c0
  41deec:	br	x17

000000000041def0 <DSA_dup_DH@plt>:
  41def0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41def4:	ldr	x17, [x16, #1224]
  41def8:	add	x16, x16, #0x4c8
  41defc:	br	x17

000000000041df00 <BIO_free@plt>:
  41df00:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df04:	ldr	x17, [x16, #1232]
  41df08:	add	x16, x16, #0x4d0
  41df0c:	br	x17

000000000041df10 <X509_http_nbio@plt>:
  41df10:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df14:	ldr	x17, [x16, #1240]
  41df18:	add	x16, x16, #0x4d8
  41df1c:	br	x17

000000000041df20 <RC4_options@plt>:
  41df20:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df24:	ldr	x17, [x16, #1248]
  41df28:	add	x16, x16, #0x4e0
  41df2c:	br	x17

000000000041df30 <SSL_use_PrivateKey@plt>:
  41df30:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df34:	ldr	x17, [x16, #1256]
  41df38:	add	x16, x16, #0x4e8
  41df3c:	br	x17

000000000041df40 <EVP_sha512@plt>:
  41df40:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df44:	ldr	x17, [x16, #1264]
  41df48:	add	x16, x16, #0x4f0
  41df4c:	br	x17

000000000041df50 <strerror@plt>:
  41df50:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df54:	ldr	x17, [x16, #1272]
  41df58:	add	x16, x16, #0x4f8
  41df5c:	br	x17

000000000041df60 <TS_CONF_get_tsa_section@plt>:
  41df60:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df64:	ldr	x17, [x16, #1280]
  41df68:	add	x16, x16, #0x500
  41df6c:	br	x17

000000000041df70 <X509_STORE_set1_param@plt>:
  41df70:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df74:	ldr	x17, [x16, #1288]
  41df78:	add	x16, x16, #0x508
  41df7c:	br	x17

000000000041df80 <i2b_PrivateKey_bio@plt>:
  41df80:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df84:	ldr	x17, [x16, #1296]
  41df88:	add	x16, x16, #0x510
  41df8c:	br	x17

000000000041df90 <EVP_CIPHER_nid@plt>:
  41df90:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41df94:	ldr	x17, [x16, #1304]
  41df98:	add	x16, x16, #0x518
  41df9c:	br	x17

000000000041dfa0 <X509_sign_ctx@plt>:
  41dfa0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfa4:	ldr	x17, [x16, #1312]
  41dfa8:	add	x16, x16, #0x520
  41dfac:	br	x17

000000000041dfb0 <EVP_PKEY_CTX_new_id@plt>:
  41dfb0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfb4:	ldr	x17, [x16, #1320]
  41dfb8:	add	x16, x16, #0x528
  41dfbc:	br	x17

000000000041dfc0 <sprintf@plt>:
  41dfc0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfc4:	ldr	x17, [x16, #1328]
  41dfc8:	add	x16, x16, #0x530
  41dfcc:	br	x17

000000000041dfd0 <OPENSSL_sk_num@plt>:
  41dfd0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfd4:	ldr	x17, [x16, #1336]
  41dfd8:	add	x16, x16, #0x538
  41dfdc:	br	x17

000000000041dfe0 <EVP_PKEY_asn1_find_str@plt>:
  41dfe0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dfe4:	ldr	x17, [x16, #1344]
  41dfe8:	add	x16, x16, #0x540
  41dfec:	br	x17

000000000041dff0 <d2i_EC_PUBKEY_bio@plt>:
  41dff0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41dff4:	ldr	x17, [x16, #1352]
  41dff8:	add	x16, x16, #0x548
  41dffc:	br	x17

000000000041e000 <SSL_SESSION_set1_master_key@plt>:
  41e000:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e004:	ldr	x17, [x16, #1360]
  41e008:	add	x16, x16, #0x550
  41e00c:	br	x17

000000000041e010 <GENERAL_NAMES_new@plt>:
  41e010:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e014:	ldr	x17, [x16, #1368]
  41e018:	add	x16, x16, #0x558
  41e01c:	br	x17

000000000041e020 <SSL_SESSION_set_protocol_version@plt>:
  41e020:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e024:	ldr	x17, [x16, #1376]
  41e028:	add	x16, x16, #0x560
  41e02c:	br	x17

000000000041e030 <OPENSSL_LH_doall@plt>:
  41e030:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e034:	ldr	x17, [x16, #1384]
  41e038:	add	x16, x16, #0x568
  41e03c:	br	x17

000000000041e040 <EVP_sha256@plt>:
  41e040:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e044:	ldr	x17, [x16, #1392]
  41e048:	add	x16, x16, #0x570
  41e04c:	br	x17

000000000041e050 <EVP_DigestInit@plt>:
  41e050:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e054:	ldr	x17, [x16, #1400]
  41e058:	add	x16, x16, #0x578
  41e05c:	br	x17

000000000041e060 <X509_set_issuer_name@plt>:
  41e060:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e064:	ldr	x17, [x16, #1408]
  41e068:	add	x16, x16, #0x580
  41e06c:	br	x17

000000000041e070 <X509_delete_ext@plt>:
  41e070:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e074:	ldr	x17, [x16, #1416]
  41e078:	add	x16, x16, #0x588
  41e07c:	br	x17

000000000041e080 <SSL_CTX_config@plt>:
  41e080:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e084:	ldr	x17, [x16, #1424]
  41e088:	add	x16, x16, #0x590
  41e08c:	br	x17

000000000041e090 <PEM_write_bio_Parameters@plt>:
  41e090:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e094:	ldr	x17, [x16, #1432]
  41e098:	add	x16, x16, #0x598
  41e09c:	br	x17

000000000041e0a0 <i2d_SSL_SESSION@plt>:
  41e0a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0a4:	ldr	x17, [x16, #1440]
  41e0a8:	add	x16, x16, #0x5a0
  41e0ac:	br	x17

000000000041e0b0 <EC_GROUP_get_curve@plt>:
  41e0b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0b4:	ldr	x17, [x16, #1448]
  41e0b8:	add	x16, x16, #0x5a8
  41e0bc:	br	x17

000000000041e0c0 <TS_RESP_create_response@plt>:
  41e0c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0c4:	ldr	x17, [x16, #1456]
  41e0c8:	add	x16, x16, #0x5b0
  41e0cc:	br	x17

000000000041e0d0 <OSSL_STORE_INFO_get_type@plt>:
  41e0d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0d4:	ldr	x17, [x16, #1464]
  41e0d8:	add	x16, x16, #0x5b8
  41e0dc:	br	x17

000000000041e0e0 <SSL_CTX_use_psk_identity_hint@plt>:
  41e0e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0e4:	ldr	x17, [x16, #1472]
  41e0e8:	add	x16, x16, #0x5c0
  41e0ec:	br	x17

000000000041e0f0 <fwrite@plt>:
  41e0f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e0f4:	ldr	x17, [x16, #1480]
  41e0f8:	add	x16, x16, #0x5c8
  41e0fc:	br	x17

000000000041e100 <EVP_PKEY_get1_RSA@plt>:
  41e100:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e104:	ldr	x17, [x16, #1488]
  41e108:	add	x16, x16, #0x5d0
  41e10c:	br	x17

000000000041e110 <X509_set_subject_name@plt>:
  41e110:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e114:	ldr	x17, [x16, #1496]
  41e118:	add	x16, x16, #0x5d8
  41e11c:	br	x17

000000000041e120 <X509_NAME_print_ex@plt>:
  41e120:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e124:	ldr	x17, [x16, #1504]
  41e128:	add	x16, x16, #0x5e0
  41e12c:	br	x17

000000000041e130 <d2i_X509_CRL_bio@plt>:
  41e130:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e134:	ldr	x17, [x16, #1512]
  41e138:	add	x16, x16, #0x5e8
  41e13c:	br	x17

000000000041e140 <CMS_digest_verify@plt>:
  41e140:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e144:	ldr	x17, [x16, #1520]
  41e148:	add	x16, x16, #0x5f0
  41e14c:	br	x17

000000000041e150 <ASN1_tag2str@plt>:
  41e150:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e154:	ldr	x17, [x16, #1528]
  41e158:	add	x16, x16, #0x5f8
  41e15c:	br	x17

000000000041e160 <EC_KEY_set_asn1_flag@plt>:
  41e160:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e164:	ldr	x17, [x16, #1536]
  41e168:	add	x16, x16, #0x600
  41e16c:	br	x17

000000000041e170 <SSL_CTX_set_cookie_verify_cb@plt>:
  41e170:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e174:	ldr	x17, [x16, #1544]
  41e178:	add	x16, x16, #0x608
  41e17c:	br	x17

000000000041e180 <TS_VERIFY_CTX_free@plt>:
  41e180:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e184:	ldr	x17, [x16, #1552]
  41e188:	add	x16, x16, #0x610
  41e18c:	br	x17

000000000041e190 <BIO_new_fd@plt>:
  41e190:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e194:	ldr	x17, [x16, #1560]
  41e198:	add	x16, x16, #0x618
  41e19c:	br	x17

000000000041e1a0 <TS_RESP_free@plt>:
  41e1a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1a4:	ldr	x17, [x16, #1568]
  41e1a8:	add	x16, x16, #0x620
  41e1ac:	br	x17

000000000041e1b0 <OPENSSL_strlcpy@plt>:
  41e1b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1b4:	ldr	x17, [x16, #1576]
  41e1b8:	add	x16, x16, #0x628
  41e1bc:	br	x17

000000000041e1c0 <fputs@plt>:
  41e1c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1c4:	ldr	x17, [x16, #1584]
  41e1c8:	add	x16, x16, #0x630
  41e1cc:	br	x17

000000000041e1d0 <printf@plt>:
  41e1d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1d4:	ldr	x17, [x16, #1592]
  41e1d8:	add	x16, x16, #0x638
  41e1dc:	br	x17

000000000041e1e0 <EVP_PKEY_CTX_set_app_data@plt>:
  41e1e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1e4:	ldr	x17, [x16, #1600]
  41e1e8:	add	x16, x16, #0x640
  41e1ec:	br	x17

000000000041e1f0 <OPENSSL_LH_error@plt>:
  41e1f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e1f4:	ldr	x17, [x16, #1608]
  41e1f8:	add	x16, x16, #0x648
  41e1fc:	br	x17

000000000041e200 <strcpy@plt>:
  41e200:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e204:	ldr	x17, [x16, #1616]
  41e208:	add	x16, x16, #0x650
  41e20c:	br	x17

000000000041e210 <X509V3_EXT_REQ_add_nconf@plt>:
  41e210:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e214:	ldr	x17, [x16, #1624]
  41e218:	add	x16, x16, #0x658
  41e21c:	br	x17

000000000041e220 <X509_CRL_digest@plt>:
  41e220:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e224:	ldr	x17, [x16, #1632]
  41e228:	add	x16, x16, #0x660
  41e22c:	br	x17

000000000041e230 <EVP_EncryptFinal_ex@plt>:
  41e230:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e234:	ldr	x17, [x16, #1640]
  41e238:	add	x16, x16, #0x668
  41e23c:	br	x17

000000000041e240 <BN_dec2bn@plt>:
  41e240:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e244:	ldr	x17, [x16, #1648]
  41e248:	add	x16, x16, #0x670
  41e24c:	br	x17

000000000041e250 <close@plt>:
  41e250:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e254:	ldr	x17, [x16, #1656]
  41e258:	add	x16, x16, #0x678
  41e25c:	br	x17

000000000041e260 <X509_free@plt>:
  41e260:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e264:	ldr	x17, [x16, #1664]
  41e268:	add	x16, x16, #0x680
  41e26c:	br	x17

000000000041e270 <ENGINE_get_RSA@plt>:
  41e270:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e274:	ldr	x17, [x16, #1672]
  41e278:	add	x16, x16, #0x688
  41e27c:	br	x17

000000000041e280 <X509_VERIFY_PARAM_set1_email@plt>:
  41e280:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e284:	ldr	x17, [x16, #1680]
  41e288:	add	x16, x16, #0x690
  41e28c:	br	x17

000000000041e290 <PEM_write_bio_CMS_stream@plt>:
  41e290:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e294:	ldr	x17, [x16, #1688]
  41e298:	add	x16, x16, #0x698
  41e29c:	br	x17

000000000041e2a0 <a2i_GENERAL_NAME@plt>:
  41e2a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2a4:	ldr	x17, [x16, #1696]
  41e2a8:	add	x16, x16, #0x6a0
  41e2ac:	br	x17

000000000041e2b0 <OCSP_REQUEST_print@plt>:
  41e2b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2b4:	ldr	x17, [x16, #1704]
  41e2b8:	add	x16, x16, #0x6a8
  41e2bc:	br	x17

000000000041e2c0 <SSL_certs_clear@plt>:
  41e2c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2c4:	ldr	x17, [x16, #1712]
  41e2c8:	add	x16, x16, #0x6b0
  41e2cc:	br	x17

000000000041e2d0 <OCSP_sendreq_nbio@plt>:
  41e2d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2d4:	ldr	x17, [x16, #1720]
  41e2d8:	add	x16, x16, #0x6b8
  41e2dc:	br	x17

000000000041e2e0 <BF_options@plt>:
  41e2e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2e4:	ldr	x17, [x16, #1728]
  41e2e8:	add	x16, x16, #0x6c0
  41e2ec:	br	x17

000000000041e2f0 <OpenSSL_version@plt>:
  41e2f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e2f4:	ldr	x17, [x16, #1736]
  41e2f8:	add	x16, x16, #0x6c8
  41e2fc:	br	x17

000000000041e300 <SRP_VBASE_init@plt>:
  41e300:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e304:	ldr	x17, [x16, #1744]
  41e308:	add	x16, x16, #0x6d0
  41e30c:	br	x17

000000000041e310 <SSL_get_fd@plt>:
  41e310:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e314:	ldr	x17, [x16, #1752]
  41e318:	add	x16, x16, #0x6d8
  41e31c:	br	x17

000000000041e320 <SSL_set_verify@plt>:
  41e320:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e324:	ldr	x17, [x16, #1760]
  41e328:	add	x16, x16, #0x6e0
  41e32c:	br	x17

000000000041e330 <SSL_get_current_expansion@plt>:
  41e330:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e334:	ldr	x17, [x16, #1768]
  41e338:	add	x16, x16, #0x6e8
  41e33c:	br	x17

000000000041e340 <X509_STORE_CTX_get_explicit_policy@plt>:
  41e340:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e344:	ldr	x17, [x16, #1776]
  41e348:	add	x16, x16, #0x6f0
  41e34c:	br	x17

000000000041e350 <BIO_new_socket@plt>:
  41e350:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e354:	ldr	x17, [x16, #1784]
  41e358:	add	x16, x16, #0x6f8
  41e35c:	br	x17

000000000041e360 <X509V3_add_value@plt>:
  41e360:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e364:	ldr	x17, [x16, #1792]
  41e368:	add	x16, x16, #0x700
  41e36c:	br	x17

000000000041e370 <EVP_md_null@plt>:
  41e370:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e374:	ldr	x17, [x16, #1800]
  41e378:	add	x16, x16, #0x708
  41e37c:	br	x17

000000000041e380 <DH_bits@plt>:
  41e380:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e384:	ldr	x17, [x16, #1808]
  41e388:	add	x16, x16, #0x710
  41e38c:	br	x17

000000000041e390 <BIO_meth_set_gets@plt>:
  41e390:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e394:	ldr	x17, [x16, #1816]
  41e398:	add	x16, x16, #0x718
  41e39c:	br	x17

000000000041e3a0 <X509_CRL_get0_lastUpdate@plt>:
  41e3a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3a4:	ldr	x17, [x16, #1824]
  41e3a8:	add	x16, x16, #0x720
  41e3ac:	br	x17

000000000041e3b0 <X509_CRL_sort@plt>:
  41e3b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3b4:	ldr	x17, [x16, #1832]
  41e3b8:	add	x16, x16, #0x728
  41e3bc:	br	x17

000000000041e3c0 <PEM_write_bio_DSA_PUBKEY@plt>:
  41e3c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3c4:	ldr	x17, [x16, #1840]
  41e3c8:	add	x16, x16, #0x730
  41e3cc:	br	x17

000000000041e3d0 <EVP_DecryptUpdate@plt>:
  41e3d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3d4:	ldr	x17, [x16, #1848]
  41e3d8:	add	x16, x16, #0x738
  41e3dc:	br	x17

000000000041e3e0 <SSL_get_error@plt>:
  41e3e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3e4:	ldr	x17, [x16, #1856]
  41e3e8:	add	x16, x16, #0x740
  41e3ec:	br	x17

000000000041e3f0 <TS_REQ_set_cert_req@plt>:
  41e3f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e3f4:	ldr	x17, [x16, #1864]
  41e3f8:	add	x16, x16, #0x748
  41e3fc:	br	x17

000000000041e400 <SSL_get_version@plt>:
  41e400:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e404:	ldr	x17, [x16, #1872]
  41e408:	add	x16, x16, #0x750
  41e40c:	br	x17

000000000041e410 <EVP_PKEY_verify@plt>:
  41e410:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e414:	ldr	x17, [x16, #1880]
  41e418:	add	x16, x16, #0x758
  41e41c:	br	x17

000000000041e420 <SSL_set_options@plt>:
  41e420:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e424:	ldr	x17, [x16, #1888]
  41e428:	add	x16, x16, #0x760
  41e42c:	br	x17

000000000041e430 <PKCS7_print_ctx@plt>:
  41e430:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e434:	ldr	x17, [x16, #1896]
  41e438:	add	x16, x16, #0x768
  41e43c:	br	x17

000000000041e440 <strlen@plt>:
  41e440:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e444:	ldr	x17, [x16, #1904]
  41e448:	add	x16, x16, #0x770
  41e44c:	br	x17

000000000041e450 <ASN1_item_print@plt>:
  41e450:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e454:	ldr	x17, [x16, #1912]
  41e458:	add	x16, x16, #0x778
  41e45c:	br	x17

000000000041e460 <UI_add_input_string@plt>:
  41e460:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e464:	ldr	x17, [x16, #1920]
  41e468:	add	x16, x16, #0x780
  41e46c:	br	x17

000000000041e470 <SEED_cbc_encrypt@plt>:
  41e470:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e474:	ldr	x17, [x16, #1928]
  41e478:	add	x16, x16, #0x788
  41e47c:	br	x17

000000000041e480 <PKCS7_final@plt>:
  41e480:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e484:	ldr	x17, [x16, #1936]
  41e488:	add	x16, x16, #0x790
  41e48c:	br	x17

000000000041e490 <PKCS5_pbe2_set_scrypt@plt>:
  41e490:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e494:	ldr	x17, [x16, #1944]
  41e498:	add	x16, x16, #0x798
  41e49c:	br	x17

000000000041e4a0 <PEM_write_bio_DHparams@plt>:
  41e4a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4a4:	ldr	x17, [x16, #1952]
  41e4a8:	add	x16, x16, #0x7a0
  41e4ac:	br	x17

000000000041e4b0 <BIO_write_ex@plt>:
  41e4b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4b4:	ldr	x17, [x16, #1960]
  41e4b8:	add	x16, x16, #0x7a8
  41e4bc:	br	x17

000000000041e4c0 <EVP_PKEY_CTX_ctrl@plt>:
  41e4c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4c4:	ldr	x17, [x16, #1968]
  41e4c8:	add	x16, x16, #0x7b0
  41e4cc:	br	x17

000000000041e4d0 <X509_STORE_CTX_set0_crls@plt>:
  41e4d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4d4:	ldr	x17, [x16, #1976]
  41e4d8:	add	x16, x16, #0x7b8
  41e4dc:	br	x17

000000000041e4e0 <PKCS12_parse@plt>:
  41e4e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4e4:	ldr	x17, [x16, #1984]
  41e4e8:	add	x16, x16, #0x7c0
  41e4ec:	br	x17

000000000041e4f0 <DES_ede3_cbc_encrypt@plt>:
  41e4f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e4f4:	ldr	x17, [x16, #1992]
  41e4f8:	add	x16, x16, #0x7c8
  41e4fc:	br	x17

000000000041e500 <EC_GROUP_get_cofactor@plt>:
  41e500:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e504:	ldr	x17, [x16, #2000]
  41e508:	add	x16, x16, #0x7d0
  41e50c:	br	x17

000000000041e510 <BIO_vprintf@plt>:
  41e510:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e514:	ldr	x17, [x16, #2008]
  41e518:	add	x16, x16, #0x7d8
  41e51c:	br	x17

000000000041e520 <EC_METHOD_get_field_type@plt>:
  41e520:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e524:	ldr	x17, [x16, #2016]
  41e528:	add	x16, x16, #0x7e0
  41e52c:	br	x17

000000000041e530 <X509_get_ext_count@plt>:
  41e530:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e534:	ldr	x17, [x16, #2024]
  41e538:	add	x16, x16, #0x7e8
  41e53c:	br	x17

000000000041e540 <strcasecmp@plt>:
  41e540:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e544:	ldr	x17, [x16, #2032]
  41e548:	add	x16, x16, #0x7f0
  41e54c:	br	x17

000000000041e550 <X509_STORE_set_lookup_crls@plt>:
  41e550:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e554:	ldr	x17, [x16, #2040]
  41e558:	add	x16, x16, #0x7f8
  41e55c:	br	x17

000000000041e560 <d2i_PKCS12_bio@plt>:
  41e560:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e564:	ldr	x17, [x16, #2048]
  41e568:	add	x16, x16, #0x800
  41e56c:	br	x17

000000000041e570 <EVP_PKEY_meth_get0@plt>:
  41e570:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e574:	ldr	x17, [x16, #2056]
  41e578:	add	x16, x16, #0x808
  41e57c:	br	x17

000000000041e580 <TS_RESP_get_token@plt>:
  41e580:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e584:	ldr	x17, [x16, #2064]
  41e588:	add	x16, x16, #0x810
  41e58c:	br	x17

000000000041e590 <SSL_CTX_set_cookie_generate_cb@plt>:
  41e590:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e594:	ldr	x17, [x16, #2072]
  41e598:	add	x16, x16, #0x818
  41e59c:	br	x17

000000000041e5a0 <OSSL_STORE_error@plt>:
  41e5a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5a4:	ldr	x17, [x16, #2080]
  41e5a8:	add	x16, x16, #0x820
  41e5ac:	br	x17

000000000041e5b0 <SSL_add_file_cert_subjects_to_stack@plt>:
  41e5b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5b4:	ldr	x17, [x16, #2088]
  41e5b8:	add	x16, x16, #0x828
  41e5bc:	br	x17

000000000041e5c0 <BIO_ADDR_hostname_string@plt>:
  41e5c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5c4:	ldr	x17, [x16, #2096]
  41e5c8:	add	x16, x16, #0x830
  41e5cc:	br	x17

000000000041e5d0 <CMS_RecipientInfo_type@plt>:
  41e5d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5d4:	ldr	x17, [x16, #2104]
  41e5d8:	add	x16, x16, #0x838
  41e5dc:	br	x17

000000000041e5e0 <PEM_read_bio_X509_REQ@plt>:
  41e5e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5e4:	ldr	x17, [x16, #2112]
  41e5e8:	add	x16, x16, #0x840
  41e5ec:	br	x17

000000000041e5f0 <OCSP_cert_id_new@plt>:
  41e5f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e5f4:	ldr	x17, [x16, #2120]
  41e5f8:	add	x16, x16, #0x848
  41e5fc:	br	x17

000000000041e600 <EVP_PKEY_copy_parameters@plt>:
  41e600:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e604:	ldr	x17, [x16, #2128]
  41e608:	add	x16, x16, #0x850
  41e60c:	br	x17

000000000041e610 <CMS_data@plt>:
  41e610:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e614:	ldr	x17, [x16, #2136]
  41e618:	add	x16, x16, #0x858
  41e61c:	br	x17

000000000041e620 <X509_get_default_cert_dir@plt>:
  41e620:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e624:	ldr	x17, [x16, #2144]
  41e628:	add	x16, x16, #0x860
  41e62c:	br	x17

000000000041e630 <SSL_accept@plt>:
  41e630:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e634:	ldr	x17, [x16, #2152]
  41e638:	add	x16, x16, #0x868
  41e63c:	br	x17

000000000041e640 <DSA_new@plt>:
  41e640:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e644:	ldr	x17, [x16, #2160]
  41e648:	add	x16, x16, #0x870
  41e64c:	br	x17

000000000041e650 <CMS_ReceiptRequest_free@plt>:
  41e650:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e654:	ldr	x17, [x16, #2168]
  41e658:	add	x16, x16, #0x878
  41e65c:	br	x17

000000000041e660 <CRYPTO_memcmp@plt>:
  41e660:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e664:	ldr	x17, [x16, #2176]
  41e668:	add	x16, x16, #0x880
  41e66c:	br	x17

000000000041e670 <open@plt>:
  41e670:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e674:	ldr	x17, [x16, #2184]
  41e678:	add	x16, x16, #0x888
  41e67c:	br	x17

000000000041e680 <RSA_get0_key@plt>:
  41e680:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e684:	ldr	x17, [x16, #2192]
  41e688:	add	x16, x16, #0x890
  41e68c:	br	x17

000000000041e690 <PBE2PARAM_free@plt>:
  41e690:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e694:	ldr	x17, [x16, #2200]
  41e698:	add	x16, x16, #0x898
  41e69c:	br	x17

000000000041e6a0 <SSL_get0_dane_authority@plt>:
  41e6a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6a4:	ldr	x17, [x16, #2208]
  41e6a8:	add	x16, x16, #0x8a0
  41e6ac:	br	x17

000000000041e6b0 <PKCS12_free@plt>:
  41e6b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6b4:	ldr	x17, [x16, #2216]
  41e6b8:	add	x16, x16, #0x8a8
  41e6bc:	br	x17

000000000041e6c0 <OCSP_REQ_CTX_set1_req@plt>:
  41e6c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6c4:	ldr	x17, [x16, #2224]
  41e6c8:	add	x16, x16, #0x8b0
  41e6cc:	br	x17

000000000041e6d0 <EVP_DigestVerify@plt>:
  41e6d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6d4:	ldr	x17, [x16, #2232]
  41e6d8:	add	x16, x16, #0x8b8
  41e6dc:	br	x17

000000000041e6e0 <OCSP_BASICRESP_new@plt>:
  41e6e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6e4:	ldr	x17, [x16, #2240]
  41e6e8:	add	x16, x16, #0x8c0
  41e6ec:	br	x17

000000000041e6f0 <OCSP_request_add0_id@plt>:
  41e6f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e6f4:	ldr	x17, [x16, #2248]
  41e6f8:	add	x16, x16, #0x8c8
  41e6fc:	br	x17

000000000041e700 <EVP_CIPHER_do_all_sorted@plt>:
  41e700:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e704:	ldr	x17, [x16, #2256]
  41e708:	add	x16, x16, #0x8d0
  41e70c:	br	x17

000000000041e710 <ASYNC_init_thread@plt>:
  41e710:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e714:	ldr	x17, [x16, #2264]
  41e718:	add	x16, x16, #0x8d8
  41e71c:	br	x17

000000000041e720 <EVP_EncryptInit_ex@plt>:
  41e720:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e724:	ldr	x17, [x16, #2272]
  41e728:	add	x16, x16, #0x8e0
  41e72c:	br	x17

000000000041e730 <NETSCAPE_SPKI_set_pubkey@plt>:
  41e730:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e734:	ldr	x17, [x16, #2280]
  41e738:	add	x16, x16, #0x8e8
  41e73c:	br	x17

000000000041e740 <EVP_EncryptUpdate@plt>:
  41e740:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e744:	ldr	x17, [x16, #2288]
  41e748:	add	x16, x16, #0x8f0
  41e74c:	br	x17

000000000041e750 <RSA_new_method@plt>:
  41e750:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e754:	ldr	x17, [x16, #2296]
  41e758:	add	x16, x16, #0x8f8
  41e75c:	br	x17

000000000041e760 <d2i_DSAparams@plt>:
  41e760:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e764:	ldr	x17, [x16, #2304]
  41e768:	add	x16, x16, #0x900
  41e76c:	br	x17

000000000041e770 <EVP_PKEY_get_default_digest_nid@plt>:
  41e770:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e774:	ldr	x17, [x16, #2312]
  41e778:	add	x16, x16, #0x908
  41e77c:	br	x17

000000000041e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>:
  41e780:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e784:	ldr	x17, [x16, #2320]
  41e788:	add	x16, x16, #0x910
  41e78c:	br	x17

000000000041e790 <SSL_CTX_set_verify@plt>:
  41e790:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e794:	ldr	x17, [x16, #2328]
  41e798:	add	x16, x16, #0x918
  41e79c:	br	x17

000000000041e7a0 <memset@plt>:
  41e7a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7a4:	ldr	x17, [x16, #2336]
  41e7a8:	add	x16, x16, #0x920
  41e7ac:	br	x17

000000000041e7b0 <ASN1_item_unpack@plt>:
  41e7b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7b4:	ldr	x17, [x16, #2344]
  41e7b8:	add	x16, x16, #0x928
  41e7bc:	br	x17

000000000041e7c0 <SSL_CTX_set_tlsext_max_fragment_length@plt>:
  41e7c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7c4:	ldr	x17, [x16, #2352]
  41e7c8:	add	x16, x16, #0x930
  41e7cc:	br	x17

000000000041e7d0 <DH_get0_pqg@plt>:
  41e7d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7d4:	ldr	x17, [x16, #2360]
  41e7d8:	add	x16, x16, #0x938
  41e7dc:	br	x17

000000000041e7e0 <SEED_set_key@plt>:
  41e7e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7e4:	ldr	x17, [x16, #2368]
  41e7e8:	add	x16, x16, #0x940
  41e7ec:	br	x17

000000000041e7f0 <ERR_print_errors@plt>:
  41e7f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e7f4:	ldr	x17, [x16, #2376]
  41e7f8:	add	x16, x16, #0x948
  41e7fc:	br	x17

000000000041e800 <CRYPTO_mem_ctrl@plt>:
  41e800:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e804:	ldr	x17, [x16, #2384]
  41e808:	add	x16, x16, #0x950
  41e80c:	br	x17

000000000041e810 <PKCS8_PRIV_KEY_INFO_free@plt>:
  41e810:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e814:	ldr	x17, [x16, #2392]
  41e818:	add	x16, x16, #0x958
  41e81c:	br	x17

000000000041e820 <CMS_sign_receipt@plt>:
  41e820:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e824:	ldr	x17, [x16, #2400]
  41e828:	add	x16, x16, #0x960
  41e82c:	br	x17

000000000041e830 <PEM_write_bio_X509_REQ@plt>:
  41e830:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e834:	ldr	x17, [x16, #2408]
  41e838:	add	x16, x16, #0x968
  41e83c:	br	x17

000000000041e840 <BN_GENCB_free@plt>:
  41e840:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e844:	ldr	x17, [x16, #2416]
  41e848:	add	x16, x16, #0x970
  41e84c:	br	x17

000000000041e850 <PKCS12_SAFEBAG_get_nid@plt>:
  41e850:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e854:	ldr	x17, [x16, #2424]
  41e858:	add	x16, x16, #0x978
  41e85c:	br	x17

000000000041e860 <X509_STORE_CTX_get_obj_by_subject@plt>:
  41e860:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e864:	ldr	x17, [x16, #2432]
  41e868:	add	x16, x16, #0x980
  41e86c:	br	x17

000000000041e870 <BN_free@plt>:
  41e870:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e874:	ldr	x17, [x16, #2440]
  41e878:	add	x16, x16, #0x988
  41e87c:	br	x17

000000000041e880 <OPENSSL_DIR_end@plt>:
  41e880:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e884:	ldr	x17, [x16, #2448]
  41e888:	add	x16, x16, #0x990
  41e88c:	br	x17

000000000041e890 <PEM_read_bio_PUBKEY@plt>:
  41e890:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e894:	ldr	x17, [x16, #2456]
  41e898:	add	x16, x16, #0x998
  41e89c:	br	x17

000000000041e8a0 <SSL_CIPHER_get_id@plt>:
  41e8a0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8a4:	ldr	x17, [x16, #2464]
  41e8a8:	add	x16, x16, #0x9a0
  41e8ac:	br	x17

000000000041e8b0 <ASN1_STRING_length@plt>:
  41e8b0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8b4:	ldr	x17, [x16, #2472]
  41e8b8:	add	x16, x16, #0x9a8
  41e8bc:	br	x17

000000000041e8c0 <UI_free@plt>:
  41e8c0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8c4:	ldr	x17, [x16, #2480]
  41e8c8:	add	x16, x16, #0x9b0
  41e8cc:	br	x17

000000000041e8d0 <NETSCAPE_CERT_SEQUENCE_free@plt>:
  41e8d0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8d4:	ldr	x17, [x16, #2488]
  41e8d8:	add	x16, x16, #0x9b8
  41e8dc:	br	x17

000000000041e8e0 <X509_STORE_CTX_get0_policy_tree@plt>:
  41e8e0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8e4:	ldr	x17, [x16, #2496]
  41e8e8:	add	x16, x16, #0x9c0
  41e8ec:	br	x17

000000000041e8f0 <PEM_write_bio_PrivateKey@plt>:
  41e8f0:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e8f4:	ldr	x17, [x16, #2504]
  41e8f8:	add	x16, x16, #0x9c8
  41e8fc:	br	x17

000000000041e900 <DTLS_client_method@plt>:
  41e900:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e904:	ldr	x17, [x16, #2512]
  41e908:	add	x16, x16, #0x9d0
  41e90c:	br	x17

000000000041e910 <EVP_PKEY_asn1_find@plt>:
  41e910:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e914:	ldr	x17, [x16, #2520]
  41e918:	add	x16, x16, #0x9d8
  41e91c:	br	x17

000000000041e920 <X509_VERIFY_PARAM_set1_host@plt>:
  41e920:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e924:	ldr	x17, [x16, #2528]
  41e928:	add	x16, x16, #0x9e0
  41e92c:	br	x17

000000000041e930 <CRYPTO_clear_free@plt>:
  41e930:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e934:	ldr	x17, [x16, #2536]
  41e938:	add	x16, x16, #0x9e8
  41e93c:	br	x17

000000000041e940 <RSA_print@plt>:
  41e940:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e944:	ldr	x17, [x16, #2544]
  41e948:	add	x16, x16, #0x9f0
  41e94c:	br	x17

000000000041e950 <PEM_write_bio_EC_PUBKEY@plt>:
  41e950:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e954:	ldr	x17, [x16, #2552]
  41e958:	add	x16, x16, #0x9f8
  41e95c:	br	x17

000000000041e960 <PKCS12_SAFEBAG_get_bag_nid@plt>:
  41e960:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e964:	ldr	x17, [x16, #2560]
  41e968:	add	x16, x16, #0xa00
  41e96c:	br	x17

000000000041e970 <ASN1_generate_nconf@plt>:
  41e970:	adrp	x16, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  41e974:	ldr	x17, [x16, #2568]
  41e978:	add	x16, x16, #0xa08
  41e97c:	br	x17

Disassembly of section .text:

000000000041e980 <.text>:
  41e980:	sub	sp, sp, #0x4a0
  41e984:	stp	x29, x30, [sp]
  41e988:	mov	x29, sp
  41e98c:	stp	x19, x20, [sp, #16]
  41e990:	stp	x21, x22, [sp, #32]
  41e994:	mov	w21, w0
  41e998:	mov	x22, x1
  41e99c:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41e9a0:	add	x0, x0, #0x7b8
  41e9a4:	stp	x23, x24, [sp, #48]
  41e9a8:	str	wzr, [sp, #112]
  41e9ac:	str	xzr, [sp, #120]
  41e9b0:	bl	41d590 <getenv@plt>
  41e9b4:	cbz	x0, 41ea8c <ASN1_generate_nconf@plt+0x11c>
  41e9b8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41e9bc:	mov	w2, #0x69                  	// #105
  41e9c0:	add	x1, x1, #0x7c8
  41e9c4:	bl	41af90 <CRYPTO_strdup@plt>
  41e9c8:	mov	x19, x0
  41e9cc:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41e9d0:	add	x20, x23, #0x30
  41e9d4:	mov	w0, #0x8001                	// #32769
  41e9d8:	str	x19, [x20, #32]
  41e9dc:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  41e9e0:	mov	x1, x0
  41e9e4:	mov	w0, #0x8001                	// #32769
  41e9e8:	str	x1, [x20, #40]
  41e9ec:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  41e9f0:	mov	x1, x0
  41e9f4:	mov	w0, #0x8001                	// #32769
  41e9f8:	str	x1, [x23, #48]
  41e9fc:	bl	45a5c8 <ASN1_generate_nconf@plt+0x3bc58>
  41ea00:	mov	x1, x0
  41ea04:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ea08:	add	x0, x0, #0x800
  41ea0c:	str	x1, [x20, #8]
  41ea10:	bl	41d590 <getenv@plt>
  41ea14:	cbz	x0, 41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea18:	ldrb	w1, [x0]
  41ea1c:	cmp	w1, #0x6f
  41ea20:	b.eq	41ea6c <ASN1_generate_nconf@plt+0xfc>  // b.none
  41ea24:	mov	w0, #0x1                   	// #1
  41ea28:	bl	41e800 <CRYPTO_mem_ctrl@plt>
  41ea2c:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ea30:	add	x0, x0, #0x818
  41ea34:	bl	41d590 <getenv@plt>
  41ea38:	mov	x19, x0
  41ea3c:	cbz	x0, 41eae4 <ASN1_generate_nconf@plt+0x174>
  41ea40:	ldr	x0, [x20, #8]
  41ea44:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ea48:	add	x1, x1, #0x828
  41ea4c:	bl	419740 <BIO_printf@plt>
  41ea50:	mov	w0, #0x1                   	// #1
  41ea54:	ldp	x29, x30, [sp]
  41ea58:	ldp	x19, x20, [sp, #16]
  41ea5c:	ldp	x21, x22, [sp, #32]
  41ea60:	ldp	x23, x24, [sp, #48]
  41ea64:	add	sp, sp, #0x4a0
  41ea68:	ret
  41ea6c:	ldrb	w1, [x0, #1]
  41ea70:	cmp	w1, #0x6e
  41ea74:	b.ne	41ea24 <ASN1_generate_nconf@plt+0xb4>  // b.any
  41ea78:	ldrb	w0, [x0, #2]
  41ea7c:	cbnz	w0, 41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea80:	mov	w0, #0x1                   	// #1
  41ea84:	bl	41baf0 <CRYPTO_set_mem_debug@plt>
  41ea88:	b	41ea24 <ASN1_generate_nconf@plt+0xb4>
  41ea8c:	bl	41c4d0 <X509_get_default_cert_area@plt>
  41ea90:	mov	x20, x0
  41ea94:	bl	41e440 <strlen@plt>
  41ea98:	add	w0, w0, #0xd
  41ea9c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41eaa0:	add	x1, x1, #0x7d8
  41eaa4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41eaa8:	mov	x19, x0
  41eaac:	mov	x1, x20
  41eab0:	bl	419be0 <stpcpy@plt>
  41eab4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41eab8:	sub	x2, x0, x19
  41eabc:	add	x1, x1, #0x7f0
  41eac0:	add	x2, x2, #0x1
  41eac4:	add	x3, x19, x2
  41eac8:	mov	w4, #0x2f                  	// #47
  41eacc:	strb	w4, [x0]
  41ead0:	ldr	x0, [x1]
  41ead4:	str	x0, [x19, x2]
  41ead8:	ldr	w0, [x1, #8]
  41eadc:	str	w0, [x3, #8]
  41eae0:	b	41e9cc <ASN1_generate_nconf@plt+0x5c>
  41eae4:	mov	x1, #0x1                   	// #1
  41eae8:	mov	w0, #0xd                   	// #13
  41eaec:	stp	x25, x26, [sp, #64]
  41eaf0:	stp	x27, x28, [sp, #80]
  41eaf4:	bl	41bf30 <signal@plt>
  41eaf8:	mov	x1, #0x0                   	// #0
  41eafc:	mov	x0, #0x7640                	// #30272
  41eb00:	bl	41d0b0 <OPENSSL_init_ssl@plt>
  41eb04:	cbnz	w0, 41eb90 <ASN1_generate_nconf@plt+0x220>
  41eb08:	ldr	x0, [x20, #8]
  41eb0c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41eb10:	add	x1, x1, #0x848
  41eb14:	mov	w21, #0x1                   	// #1
  41eb18:	bl	419740 <BIO_printf@plt>
  41eb1c:	ldr	x0, [x20, #8]
  41eb20:	bl	41e7f0 <ERR_print_errors@plt>
  41eb24:	adrp	x22, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41eb28:	add	x22, x22, #0x7c8
  41eb2c:	mov	x1, x22
  41eb30:	mov	w2, #0xfe                  	// #254
  41eb34:	mov	x0, #0x0                   	// #0
  41eb38:	bl	41b1e0 <CRYPTO_free@plt>
  41eb3c:	ldr	x0, [x20, #32]
  41eb40:	mov	x1, x22
  41eb44:	mov	w2, #0xff                  	// #255
  41eb48:	bl	41b1e0 <CRYPTO_free@plt>
  41eb4c:	mov	x0, x19
  41eb50:	bl	41af70 <OPENSSL_LH_free@plt>
  41eb54:	ldr	x0, [sp, #120]
  41eb58:	mov	x1, x22
  41eb5c:	mov	w2, #0x101                 	// #257
  41eb60:	bl	41b1e0 <CRYPTO_free@plt>
  41eb64:	bl	456f18 <ASN1_generate_nconf@plt+0x385a8>
  41eb68:	ldr	x0, [x20, #40]
  41eb6c:	bl	41df00 <BIO_free@plt>
  41eb70:	ldr	x0, [x23, #48]
  41eb74:	bl	41ce30 <BIO_free_all@plt>
  41eb78:	bl	457a38 <ASN1_generate_nconf@plt+0x390c8>
  41eb7c:	bl	45a5e8 <ASN1_generate_nconf@plt+0x3bc78>
  41eb80:	ldr	x0, [x20, #8]
  41eb84:	bl	41df00 <BIO_free@plt>
  41eb88:	mov	w0, w21
  41eb8c:	bl	41ac10 <exit@plt>
  41eb90:	bl	4579b8 <ASN1_generate_nconf@plt+0x39048>
  41eb94:	bl	4319a0 <ASN1_generate_nconf@plt+0x13030>
  41eb98:	mov	x19, x0
  41eb9c:	ldr	x0, [x22]
  41eba0:	bl	45c148 <ASN1_generate_nconf@plt+0x3d7d8>
  41eba4:	mov	x24, x0
  41eba8:	add	x1, sp, #0x80
  41ebac:	mov	x0, x19
  41ebb0:	str	x24, [sp, #136]
  41ebb4:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  41ebb8:	cbz	x0, 41ebd8 <ASN1_generate_nconf@plt+0x268>
  41ebbc:	ldr	x2, [x0, #16]
  41ebc0:	str	x24, [x22]
  41ebc4:	mov	w0, w21
  41ebc8:	mov	x1, x22
  41ebcc:	blr	x2
  41ebd0:	mov	w21, w0
  41ebd4:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ebd8:	cmp	w21, #0x1
  41ebdc:	b.ne	41ece0 <ASN1_generate_nconf@plt+0x370>  // b.any
  41ebe0:	adrp	x28, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ebe4:	adrp	x22, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ebe8:	adrp	x27, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ebec:	adrp	x25, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ebf0:	add	x28, x28, #0x7a8
  41ebf4:	add	x22, x22, #0xf70
  41ebf8:	add	x27, x27, #0xf78
  41ebfc:	add	x25, x25, #0x8b0
  41ec00:	adrp	x26, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ec04:	add	x0, x26, #0x888
  41ec08:	str	x0, [sp, #104]
  41ec0c:	add	x26, sp, #0xa0
  41ec10:	mov	x0, x28
  41ec14:	mov	w24, #0x400                 	// #1024
  41ec18:	ldr	x1, [x22]
  41ec1c:	strb	wzr, [x26]
  41ec20:	bl	41e1c0 <fputs@plt>
  41ec24:	ldr	x0, [x22]
  41ec28:	bl	41b970 <fflush@plt>
  41ec2c:	ldr	x2, [x27]
  41ec30:	mov	w1, w24
  41ec34:	mov	x0, x26
  41ec38:	bl	419a80 <fgets@plt>
  41ec3c:	cbz	x0, 41ecd8 <ASN1_generate_nconf@plt+0x368>
  41ec40:	ldrb	w0, [x26]
  41ec44:	cbz	w0, 41ecd8 <ASN1_generate_nconf@plt+0x368>
  41ec48:	mov	x0, x26
  41ec4c:	bl	41e440 <strlen@plt>
  41ec50:	cmp	w0, #0x1
  41ec54:	b.le	41ec80 <ASN1_generate_nconf@plt+0x310>
  41ec58:	add	x1, x26, w0, sxtw
  41ec5c:	ldurb	w1, [x1, #-2]
  41ec60:	cmp	w1, #0x5c
  41ec64:	b.ne	41ec80 <ASN1_generate_nconf@plt+0x310>  // b.any
  41ec68:	sub	w1, w0, #0x2
  41ec6c:	sub	w24, w24, w1
  41ec70:	cmp	w24, #0x0
  41ec74:	add	x26, x26, w1, sxtw
  41ec78:	ldr	x0, [sp, #104]
  41ec7c:	b.gt	41ec18 <ASN1_generate_nconf@plt+0x2a8>
  41ec80:	add	x1, sp, #0xa0
  41ec84:	add	x0, sp, #0x70
  41ec88:	bl	457cf8 <ASN1_generate_nconf@plt+0x39388>
  41ec8c:	cbz	w0, 41ed14 <ASN1_generate_nconf@plt+0x3a4>
  41ec90:	ldr	w1, [sp, #116]
  41ec94:	mov	x0, x19
  41ec98:	ldr	x2, [sp, #120]
  41ec9c:	bl	431090 <ASN1_generate_nconf@plt+0x12720>
  41eca0:	cmn	w0, #0x1
  41eca4:	b.eq	41ecd8 <ASN1_generate_nconf@plt+0x368>  // b.none
  41eca8:	cbnz	w0, 41ecfc <ASN1_generate_nconf@plt+0x38c>
  41ecac:	ldr	x0, [x20]
  41ecb0:	mov	x3, #0x0                   	// #0
  41ecb4:	mov	x2, #0x0                   	// #0
  41ecb8:	mov	w1, #0xb                   	// #11
  41ecbc:	bl	41de90 <BIO_ctrl@plt>
  41ecc0:	ldr	x0, [x20, #8]
  41ecc4:	mov	x3, #0x0                   	// #0
  41ecc8:	mov	x2, #0x0                   	// #0
  41eccc:	mov	w1, #0xb                   	// #11
  41ecd0:	bl	41de90 <BIO_ctrl@plt>
  41ecd4:	b	41ec0c <ASN1_generate_nconf@plt+0x29c>
  41ecd8:	mov	w21, #0x0                   	// #0
  41ecdc:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ece0:	sub	w1, w21, #0x1
  41ece4:	add	x2, x22, #0x8
  41ece8:	mov	x0, x19
  41ecec:	bl	431090 <ASN1_generate_nconf@plt+0x12720>
  41ecf0:	cmp	w0, #0x0
  41ecf4:	csel	w21, w0, wzr, ge  // ge = tcont
  41ecf8:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ecfc:	ldr	x2, [sp, #120]
  41ed00:	mov	x1, x25
  41ed04:	ldr	x0, [x20, #8]
  41ed08:	ldr	x2, [x2]
  41ed0c:	bl	419740 <BIO_printf@plt>
  41ed10:	b	41ecac <ASN1_generate_nconf@plt+0x33c>
  41ed14:	ldr	x0, [x20, #8]
  41ed18:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  41ed1c:	add	x1, x1, #0x890
  41ed20:	bl	419740 <BIO_printf@plt>
  41ed24:	b	41eb24 <ASN1_generate_nconf@plt+0x1b4>
  41ed28:	mov	x29, #0x0                   	// #0
  41ed2c:	mov	x30, #0x0                   	// #0
  41ed30:	mov	x5, x0
  41ed34:	ldr	x1, [sp]
  41ed38:	add	x2, sp, #0x8
  41ed3c:	mov	x6, sp
  41ed40:	movz	x0, #0x0, lsl #48
  41ed44:	movk	x0, #0x0, lsl #32
  41ed48:	movk	x0, #0x41, lsl #16
  41ed4c:	movk	x0, #0xe980
  41ed50:	movz	x3, #0x0, lsl #48
  41ed54:	movk	x3, #0x0, lsl #32
  41ed58:	movk	x3, #0x46, lsl #16
  41ed5c:	movk	x3, #0xc98
  41ed60:	movz	x4, #0x0, lsl #48
  41ed64:	movk	x4, #0x0, lsl #32
  41ed68:	movk	x4, #0x46, lsl #16
  41ed6c:	movk	x4, #0xd18
  41ed70:	bl	419c30 <__libc_start_main@plt>
  41ed74:	bl	41b550 <abort@plt>
  41ed78:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  41ed7c:	ldr	x0, [x0, #3952]
  41ed80:	cbz	x0, 41ed88 <ASN1_generate_nconf@plt+0x418>
  41ed84:	b	41a040 <__gmon_start__@plt>
  41ed88:	ret
  41ed8c:	nop
  41ed90:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ed94:	add	x0, x0, #0xf70
  41ed98:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ed9c:	add	x1, x1, #0xf70
  41eda0:	cmp	x1, x0
  41eda4:	b.eq	41edbc <ASN1_generate_nconf@plt+0x44c>  // b.none
  41eda8:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41edac:	ldr	x1, [x1, #3384]
  41edb0:	cbz	x1, 41edbc <ASN1_generate_nconf@plt+0x44c>
  41edb4:	mov	x16, x1
  41edb8:	br	x16
  41edbc:	ret
  41edc0:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41edc4:	add	x0, x0, #0xf70
  41edc8:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41edcc:	add	x1, x1, #0xf70
  41edd0:	sub	x1, x1, x0
  41edd4:	lsr	x2, x1, #63
  41edd8:	add	x1, x2, x1, asr #3
  41eddc:	cmp	xzr, x1, asr #1
  41ede0:	asr	x1, x1, #1
  41ede4:	b.eq	41edfc <ASN1_generate_nconf@plt+0x48c>  // b.none
  41ede8:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  41edec:	ldr	x2, [x2, #3392]
  41edf0:	cbz	x2, 41edfc <ASN1_generate_nconf@plt+0x48c>
  41edf4:	mov	x16, x2
  41edf8:	br	x16
  41edfc:	ret
  41ee00:	stp	x29, x30, [sp, #-32]!
  41ee04:	mov	x29, sp
  41ee08:	str	x19, [sp, #16]
  41ee0c:	adrp	x19, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41ee10:	ldrb	w0, [x19, #3968]
  41ee14:	cbnz	w0, 41ee24 <ASN1_generate_nconf@plt+0x4b4>
  41ee18:	bl	41ed90 <ASN1_generate_nconf@plt+0x420>
  41ee1c:	mov	w0, #0x1                   	// #1
  41ee20:	strb	w0, [x19, #3968]
  41ee24:	ldr	x19, [sp, #16]
  41ee28:	ldp	x29, x30, [sp], #32
  41ee2c:	ret
  41ee30:	b	41edc0 <ASN1_generate_nconf@plt+0x450>
  41ee34:	nop
  41ee38:	stp	x29, x30, [sp, #-208]!
  41ee3c:	mov	x29, sp
  41ee40:	stp	x23, x24, [sp, #48]
  41ee44:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  41ee48:	add	x23, x23, #0x1d0
  41ee4c:	mov	x2, x23
  41ee50:	stp	x19, x20, [sp, #16]
  41ee54:	mov	w19, #0x8005                	// #32773
  41ee58:	stp	x21, x22, [sp, #32]
  41ee5c:	stp	x25, x26, [sp, #64]
  41ee60:	stp	x27, x28, [sp, #80]
  41ee64:	str	w19, [sp, #156]
  41ee68:	stp	xzr, xzr, [sp, #160]
  41ee6c:	str	xzr, [sp, #176]
  41ee70:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  41ee74:	mov	x25, x0
  41ee78:	bl	41b100 <OPENSSL_sk_new_null@plt>
  41ee7c:	mov	x22, x0
  41ee80:	cbz	x0, 41f198 <ASN1_generate_nconf@plt+0x828>
  41ee84:	str	w19, [sp, #140]
  41ee88:	adrp	x19, 461000 <ASN1_generate_nconf@plt+0x42690>
  41ee8c:	add	x19, x19, #0x1a8
  41ee90:	mov	x26, #0x0                   	// #0
  41ee94:	mov	w27, #0x0                   	// #0
  41ee98:	mov	w21, #0x0                   	// #0
  41ee9c:	mov	w20, #0x0                   	// #0
  41eea0:	mov	x24, #0x0                   	// #0
  41eea4:	mov	x28, #0x0                   	// #0
  41eea8:	stp	xzr, xzr, [sp, #96]
  41eeac:	str	wzr, [sp, #112]
  41eeb0:	str	xzr, [sp, #120]
  41eeb4:	stp	wzr, wzr, [sp, #132]
  41eeb8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  41eebc:	cbz	w0, 41eee8 <ASN1_generate_nconf@plt+0x578>
  41eec0:	add	w0, w0, #0x1
  41eec4:	cmp	w0, #0x11
  41eec8:	b.hi	41eeb8 <ASN1_generate_nconf@plt+0x548>  // b.pmore
  41eecc:	ldrh	w0, [x19, w0, uxtw #1]
  41eed0:	adr	x1, 41eedc <ASN1_generate_nconf@plt+0x56c>
  41eed4:	add	x0, x1, w0, sxth #2
  41eed8:	br	x0
  41eedc:	mov	w21, #0x1                   	// #1
  41eee0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  41eee4:	cbnz	w0, 41eec0 <ASN1_generate_nconf@plt+0x550>
  41eee8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  41eeec:	str	w0, [sp, #140]
  41eef0:	cbnz	w0, 41ef80 <ASN1_generate_nconf@plt+0x610>
  41eef4:	cbz	x28, 41ef1c <ASN1_generate_nconf@plt+0x5ac>
  41eef8:	mov	x0, x28
  41eefc:	mov	w2, #0x8001                	// #32769
  41ef00:	mov	w1, #0x72                  	// #114
  41ef04:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  41ef08:	mov	x19, x0
  41ef0c:	cbz	x0, 41f310 <ASN1_generate_nconf@plt+0x9a0>
  41ef10:	bl	41ce90 <OBJ_create_objects@plt>
  41ef14:	mov	x0, x19
  41ef18:	bl	41df00 <BIO_free@plt>
  41ef1c:	ldr	w2, [sp, #156]
  41ef20:	mov	w1, #0x72                  	// #114
  41ef24:	ldr	x0, [sp, #96]
  41ef28:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  41ef2c:	mov	x25, x0
  41ef30:	cbz	x0, 41f310 <ASN1_generate_nconf@plt+0x9a0>
  41ef34:	cbz	x24, 41f1b4 <ASN1_generate_nconf@plt+0x844>
  41ef38:	mov	x0, x24
  41ef3c:	mov	w2, #0x4                   	// #4
  41ef40:	mov	w1, #0x77                  	// #119
  41ef44:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  41ef48:	mov	x24, x0
  41ef4c:	cbnz	x0, 41f1b4 <ASN1_generate_nconf@plt+0x844>
  41ef50:	mov	x23, #0x0                   	// #0
  41ef54:	mov	x28, #0x0                   	// #0
  41ef58:	mov	x19, #0x0                   	// #0
  41ef5c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41ef60:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41ef64:	mov	w20, #0x1                   	// #1
  41ef68:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41ef6c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41ef70:	add	x2, sp, #0x9c
  41ef74:	mov	x1, #0x2                   	// #2
  41ef78:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  41ef7c:	cbnz	w0, 41eeb8 <ASN1_generate_nconf@plt+0x548>
  41ef80:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41ef84:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41ef88:	mov	x2, x25
  41ef8c:	add	x1, x1, #0xd68
  41ef90:	ldr	x0, [x20, #56]
  41ef94:	mov	x23, #0x0                   	// #0
  41ef98:	mov	x24, #0x0                   	// #0
  41ef9c:	mov	x28, #0x0                   	// #0
  41efa0:	mov	x25, #0x0                   	// #0
  41efa4:	mov	x19, #0x0                   	// #0
  41efa8:	bl	419740 <BIO_printf@plt>
  41efac:	mov	x0, x24
  41efb0:	bl	41df00 <BIO_free@plt>
  41efb4:	mov	x0, x25
  41efb8:	bl	41df00 <BIO_free@plt>
  41efbc:	mov	x0, x28
  41efc0:	bl	41df00 <BIO_free@plt>
  41efc4:	ldr	x0, [x20, #56]
  41efc8:	mov	w21, #0x1                   	// #1
  41efcc:	bl	41e7f0 <ERR_print_errors@plt>
  41efd0:	mov	x0, x23
  41efd4:	bl	41bbf0 <BUF_MEM_free@plt>
  41efd8:	ldr	x0, [sp, #168]
  41efdc:	adrp	x20, 460000 <ASN1_generate_nconf@plt+0x41690>
  41efe0:	add	x20, x20, #0xea8
  41efe4:	mov	w2, #0x130                 	// #304
  41efe8:	mov	x1, x20
  41efec:	bl	41b1e0 <CRYPTO_free@plt>
  41eff0:	ldr	x0, [sp, #176]
  41eff4:	mov	x1, x20
  41eff8:	mov	w2, #0x131                 	// #305
  41effc:	bl	41b1e0 <CRYPTO_free@plt>
  41f000:	mov	x0, x19
  41f004:	bl	41a060 <ASN1_TYPE_free@plt>
  41f008:	mov	x0, x22
  41f00c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  41f010:	mov	w0, w21
  41f014:	ldp	x19, x20, [sp, #16]
  41f018:	ldp	x21, x22, [sp, #32]
  41f01c:	ldp	x23, x24, [sp, #48]
  41f020:	ldp	x25, x26, [sp, #64]
  41f024:	ldp	x27, x28, [sp, #80]
  41f028:	ldp	x29, x30, [sp], #208
  41f02c:	ret
  41f030:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f034:	bl	41b010 <ASN1_ITEM_lookup@plt>
  41f038:	mov	x26, x0
  41f03c:	cbnz	x0, 41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f040:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f044:	mov	x19, #0x0                   	// #0
  41f048:	ldr	x21, [x20, #56]
  41f04c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f050:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f054:	mov	x2, x0
  41f058:	add	x1, x1, #0xd88
  41f05c:	mov	x0, x21
  41f060:	bl	419740 <BIO_printf@plt>
  41f064:	adrp	x21, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f068:	ldr	x0, [x20, #56]
  41f06c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f070:	add	x21, x21, #0xdb8
  41f074:	add	x1, x1, #0xda0
  41f078:	bl	41a980 <BIO_puts@plt>
  41f07c:	b	41f094 <ASN1_generate_nconf@plt+0x724>
  41f080:	ldr	x0, [x20, #56]
  41f084:	add	x19, x19, #0x1
  41f088:	ldr	x2, [x1, #48]
  41f08c:	mov	x1, x21
  41f090:	bl	419740 <BIO_printf@plt>
  41f094:	mov	x0, x19
  41f098:	bl	41c310 <ASN1_ITEM_get@plt>
  41f09c:	mov	x1, x0
  41f0a0:	cbnz	x0, 41f080 <ASN1_generate_nconf@plt+0x710>
  41f0a4:	b	41f314 <ASN1_generate_nconf@plt+0x9a4>
  41f0a8:	mov	w0, #0x1                   	// #1
  41f0ac:	str	w0, [sp, #112]
  41f0b0:	ldr	w0, [sp, #140]
  41f0b4:	str	w0, [sp, #156]
  41f0b8:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f0bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f0c0:	str	x0, [sp, #120]
  41f0c4:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f0c8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f0cc:	str	x0, [sp, #104]
  41f0d0:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f0d4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f0d8:	mov	x1, x0
  41f0dc:	mov	x0, x22
  41f0e0:	bl	41cf70 <OPENSSL_sk_push@plt>
  41f0e4:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f0e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f0ec:	mov	w2, #0x0                   	// #0
  41f0f0:	mov	x1, #0x0                   	// #0
  41f0f4:	bl	41d2c0 <strtol@plt>
  41f0f8:	mov	w27, w0
  41f0fc:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f100:	mov	w27, #0xffffffff            	// #-1
  41f104:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f108:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f10c:	mov	w2, #0x0                   	// #0
  41f110:	mov	x1, #0x0                   	// #0
  41f114:	bl	41d2c0 <strtol@plt>
  41f118:	str	w0, [sp, #136]
  41f11c:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f120:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f124:	mov	w2, #0x0                   	// #0
  41f128:	mov	x1, #0x0                   	// #0
  41f12c:	bl	41d2c0 <strtol@plt>
  41f130:	str	w0, [sp, #132]
  41f134:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f138:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f13c:	mov	x28, x0
  41f140:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f144:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f148:	mov	x24, x0
  41f14c:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f150:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  41f154:	str	x0, [sp, #96]
  41f158:	b	41eeb8 <ASN1_generate_nconf@plt+0x548>
  41f15c:	mov	x0, x23
  41f160:	mov	x24, #0x0                   	// #0
  41f164:	mov	x23, #0x0                   	// #0
  41f168:	mov	x28, #0x0                   	// #0
  41f16c:	mov	x25, #0x0                   	// #0
  41f170:	mov	x19, #0x0                   	// #0
  41f174:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  41f178:	mov	x0, x24
  41f17c:	bl	41df00 <BIO_free@plt>
  41f180:	mov	x0, x25
  41f184:	bl	41df00 <BIO_free@plt>
  41f188:	mov	x0, x28
  41f18c:	mov	w21, #0x0                   	// #0
  41f190:	bl	41df00 <BIO_free@plt>
  41f194:	b	41efd0 <ASN1_generate_nconf@plt+0x660>
  41f198:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f19c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f1a0:	mov	x2, x25
  41f1a4:	add	x1, x1, #0xd48
  41f1a8:	ldr	x0, [x20, #56]
  41f1ac:	mov	x23, #0x0                   	// #0
  41f1b0:	b	41ef98 <ASN1_generate_nconf@plt+0x628>
  41f1b4:	bl	41cef0 <BUF_MEM_new@plt>
  41f1b8:	mov	x23, x0
  41f1bc:	cbz	x0, 41f32c <ASN1_generate_nconf@plt+0x9bc>
  41f1c0:	ldr	w1, [sp, #112]
  41f1c4:	cbz	w1, 41f33c <ASN1_generate_nconf@plt+0x9cc>
  41f1c8:	add	x4, sp, #0xc0
  41f1cc:	add	x3, sp, #0xa0
  41f1d0:	add	x2, sp, #0xb0
  41f1d4:	add	x1, sp, #0xa8
  41f1d8:	mov	x0, x25
  41f1dc:	bl	41c430 <PEM_read_bio@plt>
  41f1e0:	cmp	w0, #0x1
  41f1e4:	b.ne	41f538 <ASN1_generate_nconf@plt+0xbc8>  // b.any
  41f1e8:	ldr	x1, [sp, #160]
  41f1ec:	mov	x28, #0x0                   	// #0
  41f1f0:	ldr	x0, [sp, #192]
  41f1f4:	stp	x0, x1, [x23]
  41f1f8:	str	x0, [x23, #16]
  41f1fc:	mov	x0, x22
  41f200:	bl	41dfd0 <OPENSSL_sk_num@plt>
  41f204:	cbz	w0, 41f3bc <ASN1_generate_nconf@plt+0xa4c>
  41f208:	adrp	x0, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f20c:	add	x0, x0, #0xe08
  41f210:	str	x0, [sp, #120]
  41f214:	mov	x19, #0x0                   	// #0
  41f218:	ldr	x0, [sp, #160]
  41f21c:	str	x0, [sp, #112]
  41f220:	ldr	x0, [sp, #192]
  41f224:	str	x0, [sp, #96]
  41f228:	b	41f29c <ASN1_generate_nconf@plt+0x92c>
  41f22c:	ldr	x3, [sp, #112]
  41f230:	ldr	x1, [sp, #96]
  41f234:	add	x3, x3, x0
  41f238:	str	x3, [sp, #184]
  41f23c:	sub	x2, x1, x0
  41f240:	add	x1, sp, #0xb8
  41f244:	mov	x0, #0x0                   	// #0
  41f248:	bl	41a770 <d2i_ASN1_TYPE@plt>
  41f24c:	mov	x1, x0
  41f250:	mov	x0, x19
  41f254:	mov	x19, x1
  41f258:	bl	41a060 <ASN1_TYPE_free@plt>
  41f25c:	cbz	x19, 41f5e0 <ASN1_generate_nconf@plt+0xc70>
  41f260:	mov	x0, x19
  41f264:	bl	41a170 <ASN1_TYPE_get@plt>
  41f268:	cmp	w0, #0x6
  41f26c:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  41f270:	b.eq	41f58c <ASN1_generate_nconf@plt+0xc1c>  // b.none
  41f274:	cmp	w0, #0x5
  41f278:	b.eq	41f58c <ASN1_generate_nconf@plt+0xc1c>  // b.none
  41f27c:	ldr	x0, [x19, #8]
  41f280:	ldrsw	x1, [x0]
  41f284:	ldr	x0, [x0, #8]
  41f288:	str	x1, [sp, #96]
  41f28c:	str	x0, [sp, #112]
  41f290:	ldr	w0, [sp, #140]
  41f294:	add	w0, w0, #0x1
  41f298:	str	w0, [sp, #140]
  41f29c:	mov	x0, x22
  41f2a0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  41f2a4:	ldr	w1, [sp, #140]
  41f2a8:	cmp	w1, w0
  41f2ac:	b.ge	41f578 <ASN1_generate_nconf@plt+0xc08>  // b.tcont
  41f2b0:	ldr	w1, [sp, #140]
  41f2b4:	mov	x0, x22
  41f2b8:	bl	419630 <OPENSSL_sk_value@plt>
  41f2bc:	mov	w2, #0x0                   	// #0
  41f2c0:	mov	x1, #0x0                   	// #0
  41f2c4:	bl	41d2c0 <strtol@plt>
  41f2c8:	cmp	w0, #0x0
  41f2cc:	b.le	41f2e0 <ASN1_generate_nconf@plt+0x970>
  41f2d0:	ldr	x1, [sp, #96]
  41f2d4:	cmp	x1, w0, sxtw
  41f2d8:	sxtw	x0, w0
  41f2dc:	b.gt	41f22c <ASN1_generate_nconf@plt+0x8bc>
  41f2e0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f2e4:	ldr	w1, [sp, #140]
  41f2e8:	ldr	x3, [x0, #56]
  41f2ec:	mov	x0, x22
  41f2f0:	str	x3, [sp, #104]
  41f2f4:	bl	419630 <OPENSSL_sk_value@plt>
  41f2f8:	mov	x2, x0
  41f2fc:	ldr	x3, [sp, #104]
  41f300:	ldr	x1, [sp, #120]
  41f304:	mov	x0, x3
  41f308:	bl	419740 <BIO_printf@plt>
  41f30c:	b	41f290 <ASN1_generate_nconf@plt+0x920>
  41f310:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f314:	mov	x23, #0x0                   	// #0
  41f318:	mov	x24, #0x0                   	// #0
  41f31c:	mov	x28, #0x0                   	// #0
  41f320:	mov	x25, #0x0                   	// #0
  41f324:	mov	x19, #0x0                   	// #0
  41f328:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f32c:	mov	x28, #0x0                   	// #0
  41f330:	mov	x19, #0x0                   	// #0
  41f334:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f338:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f33c:	mov	x1, #0x10000               	// #65536
  41f340:	bl	41b250 <BUF_MEM_grow@plt>
  41f344:	cbz	x0, 41f32c <ASN1_generate_nconf@plt+0x9bc>
  41f348:	ldr	x0, [sp, #104]
  41f34c:	ldr	x1, [sp, #120]
  41f350:	orr	x19, x0, x1
  41f354:	cbnz	x19, 41f49c <ASN1_generate_nconf@plt+0xb2c>
  41f358:	ldr	w1, [sp, #156]
  41f35c:	mov	w0, #0x8005                	// #32773
  41f360:	mov	x28, #0x0                   	// #0
  41f364:	cmp	w1, w0
  41f368:	b.eq	41f5b8 <ASN1_generate_nconf@plt+0xc48>  // b.none
  41f36c:	mov	x1, #0x0                   	// #0
  41f370:	str	xzr, [sp, #192]
  41f374:	b	41f3a4 <ASN1_generate_nconf@plt+0xa34>
  41f378:	ldr	x3, [x23, #8]
  41f37c:	mov	x0, x25
  41f380:	ldr	x1, [sp, #192]
  41f384:	mov	w2, #0x2000                	// #8192
  41f388:	add	x1, x3, x1
  41f38c:	bl	41cf00 <BIO_read@plt>
  41f390:	cmp	w0, #0x0
  41f394:	b.le	41f52c <ASN1_generate_nconf@plt+0xbbc>
  41f398:	ldr	x1, [sp, #192]
  41f39c:	add	x1, x1, w0, sxtw
  41f3a0:	str	x1, [sp, #192]
  41f3a4:	add	x1, x1, #0x2, lsl #12
  41f3a8:	mov	x0, x23
  41f3ac:	bl	41b250 <BUF_MEM_grow@plt>
  41f3b0:	cbnz	x0, 41f378 <ASN1_generate_nconf@plt+0xa08>
  41f3b4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f3b8:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f3bc:	mov	x19, #0x0                   	// #0
  41f3c0:	ldr	w1, [sp, #132]
  41f3c4:	tbnz	w1, #31, 41f560 <ASN1_generate_nconf@plt+0xbf0>
  41f3c8:	ldr	x0, [sp, #192]
  41f3cc:	sxtw	x3, w1
  41f3d0:	cmp	x0, w1, sxtw
  41f3d4:	b.le	41f560 <ASN1_generate_nconf@plt+0xbf0>
  41f3d8:	ldr	w1, [sp, #136]
  41f3dc:	sub	x0, x0, x3
  41f3e0:	str	x0, [sp, #192]
  41f3e4:	mov	w2, w0
  41f3e8:	cbz	w1, 41f3f4 <ASN1_generate_nconf@plt+0xa84>
  41f3ec:	cmp	w0, w1
  41f3f0:	csel	w2, w0, w1, ls  // ls = plast
  41f3f4:	cbz	x24, 41f420 <ASN1_generate_nconf@plt+0xab0>
  41f3f8:	ldr	x1, [sp, #160]
  41f3fc:	mov	x0, x24
  41f400:	str	x3, [sp, #96]
  41f404:	add	x1, x1, x3
  41f408:	str	w2, [sp, #104]
  41f40c:	bl	41cb90 <BIO_write@plt>
  41f410:	ldr	w2, [sp, #104]
  41f414:	ldr	x3, [sp, #96]
  41f418:	cmp	w2, w0
  41f41c:	b.ne	41f47c <ASN1_generate_nconf@plt+0xb0c>  // b.any
  41f420:	cbnz	w21, 41f178 <ASN1_generate_nconf@plt+0x808>
  41f424:	ldr	x1, [sp, #160]
  41f428:	mov	w2, w2
  41f42c:	add	x1, x1, x3
  41f430:	str	x1, [sp, #200]
  41f434:	cbz	x26, 41f608 <ASN1_generate_nconf@plt+0xc98>
  41f438:	mov	x3, x26
  41f43c:	add	x1, sp, #0xc8
  41f440:	mov	x0, #0x0                   	// #0
  41f444:	bl	419ff0 <ASN1_item_d2i@plt>
  41f448:	mov	x20, x0
  41f44c:	cbz	x0, 41f690 <ASN1_generate_nconf@plt+0xd20>
  41f450:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f454:	mov	x3, x26
  41f458:	mov	x4, #0x0                   	// #0
  41f45c:	mov	w2, #0x0                   	// #0
  41f460:	ldr	x0, [x0, #48]
  41f464:	mov	x1, x20
  41f468:	bl	41e450 <ASN1_item_print@plt>
  41f46c:	mov	x1, x26
  41f470:	mov	x0, x20
  41f474:	bl	41c860 <ASN1_item_free@plt>
  41f478:	b	41f178 <ASN1_generate_nconf@plt+0x808>
  41f47c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f480:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f484:	add	x1, x1, #0xe78
  41f488:	ldr	x0, [x20, #56]
  41f48c:	bl	419740 <BIO_printf@plt>
  41f490:	ldr	x0, [x20, #56]
  41f494:	bl	41e7f0 <ERR_print_errors@plt>
  41f498:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f49c:	mov	x0, x1
  41f4a0:	cbz	x1, 41f600 <ASN1_generate_nconf@plt+0xc90>
  41f4a4:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  41f4a8:	mov	x19, x0
  41f4ac:	cbz	x0, 41f6d4 <ASN1_generate_nconf@plt+0xd64>
  41f4b0:	ldr	x1, [sp, #104]
  41f4b4:	cbz	x1, 41f630 <ASN1_generate_nconf@plt+0xcc0>
  41f4b8:	ldr	x0, [sp, #104]
  41f4bc:	mov	x1, x19
  41f4c0:	bl	41e970 <ASN1_generate_nconf@plt>
  41f4c4:	mov	x28, x0
  41f4c8:	mov	x0, x19
  41f4cc:	str	x28, [sp, #104]
  41f4d0:	bl	419f60 <NCONF_free@plt>
  41f4d4:	cbz	x28, 41f6cc <ASN1_generate_nconf@plt+0xd5c>
  41f4d8:	ldr	x28, [sp, #104]
  41f4dc:	mov	x1, #0x0                   	// #0
  41f4e0:	mov	x0, x28
  41f4e4:	bl	41c870 <i2d_ASN1_TYPE@plt>
  41f4e8:	sxtw	x19, w0
  41f4ec:	cmp	w19, #0x0
  41f4f0:	b.le	41f6c0 <ASN1_generate_nconf@plt+0xd50>
  41f4f4:	mov	x0, x23
  41f4f8:	mov	x1, x19
  41f4fc:	bl	41b250 <BUF_MEM_grow@plt>
  41f500:	cbz	x0, 41f6c0 <ASN1_generate_nconf@plt+0xd50>
  41f504:	ldr	x2, [x23, #8]
  41f508:	add	x1, sp, #0xc8
  41f50c:	mov	x0, x28
  41f510:	str	x28, [sp, #104]
  41f514:	str	x2, [sp, #200]
  41f518:	mov	x28, #0x0                   	// #0
  41f51c:	bl	41c870 <i2d_ASN1_TYPE@plt>
  41f520:	ldr	x0, [sp, #104]
  41f524:	bl	41a060 <ASN1_TYPE_free@plt>
  41f528:	str	x19, [sp, #192]
  41f52c:	ldr	x0, [x23, #8]
  41f530:	str	x0, [sp, #160]
  41f534:	b	41f1fc <ASN1_generate_nconf@plt+0x88c>
  41f538:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f53c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f540:	add	x1, x1, #0xdc0
  41f544:	mov	x28, #0x0                   	// #0
  41f548:	ldr	x0, [x20, #56]
  41f54c:	mov	x19, #0x0                   	// #0
  41f550:	bl	419740 <BIO_printf@plt>
  41f554:	ldr	x0, [x20, #56]
  41f558:	bl	41e7f0 <ERR_print_errors@plt>
  41f55c:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f560:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f564:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f568:	add	x1, x1, #0xe58
  41f56c:	ldr	x0, [x20, #56]
  41f570:	bl	419740 <BIO_printf@plt>
  41f574:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f578:	ldr	x0, [sp, #112]
  41f57c:	str	x0, [sp, #160]
  41f580:	ldr	x0, [sp, #96]
  41f584:	str	x0, [sp, #192]
  41f588:	b	41f3c0 <ASN1_generate_nconf@plt+0xa50>
  41f58c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f590:	ldr	x21, [x20, #56]
  41f594:	bl	41e150 <ASN1_tag2str@plt>
  41f598:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f59c:	mov	x2, x0
  41f5a0:	add	x1, x1, #0xe40
  41f5a4:	mov	x0, x21
  41f5a8:	bl	419740 <BIO_printf@plt>
  41f5ac:	ldr	x0, [x20, #56]
  41f5b0:	bl	41e7f0 <ERR_print_errors@plt>
  41f5b4:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f5b8:	bl	41c450 <BIO_f_base64@plt>
  41f5bc:	bl	41b620 <BIO_new@plt>
  41f5c0:	mov	x28, x0
  41f5c4:	cbz	x0, 41f6b4 <ASN1_generate_nconf@plt+0xd44>
  41f5c8:	mov	x1, x25
  41f5cc:	bl	41aae0 <BIO_push@plt>
  41f5d0:	mov	x0, x25
  41f5d4:	mov	x25, x28
  41f5d8:	mov	x28, x0
  41f5dc:	b	41f36c <ASN1_generate_nconf@plt+0x9fc>
  41f5e0:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f5e4:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f5e8:	add	x1, x1, #0xe20
  41f5ec:	ldr	x0, [x20, #56]
  41f5f0:	bl	419740 <BIO_printf@plt>
  41f5f4:	ldr	x0, [x20, #56]
  41f5f8:	bl	41e7f0 <ERR_print_errors@plt>
  41f5fc:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f600:	mov	x19, #0x0                   	// #0
  41f604:	b	41f4b8 <ASN1_generate_nconf@plt+0xb48>
  41f608:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f60c:	mov	w4, w27
  41f610:	mov	w3, w20
  41f614:	ldr	x0, [x0, #48]
  41f618:	bl	41b5d0 <ASN1_parse_dump@plt>
  41f61c:	cbnz	w0, 41f178 <ASN1_generate_nconf@plt+0x808>
  41f620:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f624:	ldr	x0, [x20, #56]
  41f628:	bl	41e7f0 <ERR_print_errors@plt>
  41f62c:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f630:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f634:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f638:	add	x2, x2, #0xdd8
  41f63c:	add	x1, x1, #0xde0
  41f640:	bl	41d030 <NCONF_get_string@plt>
  41f644:	str	x0, [sp, #104]
  41f648:	cbnz	x0, 41f4b8 <ASN1_generate_nconf@plt+0xb48>
  41f64c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f650:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f654:	ldr	x2, [sp, #120]
  41f658:	add	x1, x1, #0xde8
  41f65c:	ldr	x0, [x20, #56]
  41f660:	bl	419740 <BIO_printf@plt>
  41f664:	mov	x0, x19
  41f668:	bl	419f60 <NCONF_free@plt>
  41f66c:	ldr	x0, [sp, #104]
  41f670:	bl	41a060 <ASN1_TYPE_free@plt>
  41f674:	ldr	x0, [x20, #56]
  41f678:	mov	x1, #0xffffffffffffffff    	// #-1
  41f67c:	mov	x28, #0x0                   	// #0
  41f680:	mov	x19, #0x0                   	// #0
  41f684:	str	x1, [sp, #192]
  41f688:	bl	41e7f0 <ERR_print_errors@plt>
  41f68c:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f690:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f694:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  41f698:	ldr	x2, [x26, #48]
  41f69c:	add	x1, x1, #0xe90
  41f6a0:	ldr	x0, [x20, #56]
  41f6a4:	bl	419740 <BIO_printf@plt>
  41f6a8:	ldr	x0, [x20, #56]
  41f6ac:	bl	41e7f0 <ERR_print_errors@plt>
  41f6b0:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f6b4:	mov	x19, x0
  41f6b8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f6bc:	b	41efac <ASN1_generate_nconf@plt+0x63c>
  41f6c0:	mov	x19, #0x0                   	// #0
  41f6c4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f6c8:	b	41f664 <ASN1_generate_nconf@plt+0xcf4>
  41f6cc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f6d0:	b	41f674 <ASN1_generate_nconf@plt+0xd04>
  41f6d4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f6d8:	str	xzr, [sp, #104]
  41f6dc:	b	41f664 <ASN1_generate_nconf@plt+0xcf4>
  41f6e0:	stp	x29, x30, [sp, #-144]!
  41f6e4:	mov	x29, sp
  41f6e8:	stp	x19, x20, [sp, #16]
  41f6ec:	stp	x21, x22, [sp, #32]
  41f6f0:	mov	w22, w2
  41f6f4:	stp	x23, x24, [sp, #48]
  41f6f8:	mov	x23, x3
  41f6fc:	stp	x25, x26, [sp, #64]
  41f700:	mov	x25, x0
  41f704:	stp	x27, x28, [sp, #80]
  41f708:	mov	x27, x1
  41f70c:	stp	xzr, xzr, [sp, #96]
  41f710:	stp	xzr, xzr, [sp, #112]
  41f714:	stp	xzr, xzr, [sp, #128]
  41f718:	bl	41d620 <X509_get_subject_name@plt>
  41f71c:	mov	x1, #0x0                   	// #0
  41f720:	mov	w2, #0x0                   	// #0
  41f724:	bl	41bf10 <X509_NAME_oneline@plt>
  41f728:	mov	x1, x0
  41f72c:	mov	x0, x25
  41f730:	str	x1, [sp, #136]
  41f734:	bl	41c470 <X509_get_serialNumber@plt>
  41f738:	mov	x1, #0x0                   	// #0
  41f73c:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  41f740:	cbz	x0, 41fc50 <ASN1_generate_nconf@plt+0x12e0>
  41f744:	mov	x19, x0
  41f748:	bl	419e60 <BN_is_zero@plt>
  41f74c:	cbnz	w0, 41f8a0 <ASN1_generate_nconf@plt+0xf30>
  41f750:	mov	x0, x19
  41f754:	bl	41c950 <BN_bn2hex@plt>
  41f758:	str	x0, [sp, #120]
  41f75c:	mov	x0, x19
  41f760:	bl	41e870 <BN_free@plt>
  41f764:	adrp	x21, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f768:	ldr	x0, [sp, #136]
  41f76c:	add	x21, x21, #0x3d0
  41f770:	cbz	x0, 41f8d0 <ASN1_generate_nconf@plt+0xf60>
  41f774:	ldrb	w1, [x0]
  41f778:	cbz	w1, 41fa00 <ASN1_generate_nconf@plt+0x1090>
  41f77c:	ldr	x0, [sp, #120]
  41f780:	cbz	x0, 41f8d0 <ASN1_generate_nconf@plt+0xf60>
  41f784:	ldr	x0, [x27, #8]
  41f788:	add	x19, sp, #0x60
  41f78c:	mov	x2, x19
  41f790:	mov	w1, #0x3                   	// #3
  41f794:	bl	419d00 <TXT_DB_get_by_index@plt>
  41f798:	mov	x20, x0
  41f79c:	cbz	x0, 41fa28 <ASN1_generate_nconf@plt+0x10b8>
  41f7a0:	mov	x1, x0
  41f7a4:	mov	x0, x19
  41f7a8:	bl	458a98 <ASN1_generate_nconf@plt+0x3a128>
  41f7ac:	cbnz	w0, 41fc68 <ASN1_generate_nconf@plt+0x12f8>
  41f7b0:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f7b4:	cmn	w22, #0x1
  41f7b8:	ldr	x0, [x24, #56]
  41f7bc:	b.eq	41fd08 <ASN1_generate_nconf@plt+0x1398>  // b.none
  41f7c0:	ldr	x1, [x20]
  41f7c4:	ldrb	w1, [x1]
  41f7c8:	cmp	w1, #0x52
  41f7cc:	b.eq	41fc8c <ASN1_generate_nconf@plt+0x131c>  // b.none
  41f7d0:	ldr	x2, [x20, #24]
  41f7d4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f7d8:	add	x1, x1, #0x528
  41f7dc:	bl	419740 <BIO_printf@plt>
  41f7e0:	cmp	w22, #0x2
  41f7e4:	b.eq	41fb8c <ASN1_generate_nconf@plt+0x121c>  // b.none
  41f7e8:	b.gt	41f8f4 <ASN1_generate_nconf@plt+0xf84>
  41f7ec:	cmp	w22, #0x1
  41f7f0:	b.ne	41fb4c <ASN1_generate_nconf@plt+0x11dc>  // b.any
  41f7f4:	adrp	x26, 463000 <ASN1_generate_nconf@plt+0x44690>
  41f7f8:	add	x26, x26, #0x410
  41f7fc:	add	x22, x26, #0x8
  41f800:	adrp	x25, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f804:	add	x26, x26, #0x40
  41f808:	add	x25, x25, #0x398
  41f80c:	b	41f814 <ASN1_generate_nconf@plt+0xea4>
  41f810:	ldr	x25, [x22], #8
  41f814:	mov	x1, x25
  41f818:	mov	x0, x23
  41f81c:	bl	41e540 <strcasecmp@plt>
  41f820:	cbz	w0, 41fbc4 <ASN1_generate_nconf@plt+0x1254>
  41f824:	cmp	x22, x26
  41f828:	b.ne	41f810 <ASN1_generate_nconf@plt+0xea0>  // b.any
  41f82c:	ldr	x0, [x24, #56]
  41f830:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f834:	mov	x2, x23
  41f838:	add	x1, x1, #0x5d8
  41f83c:	bl	419740 <BIO_printf@plt>
  41f840:	ldr	x0, [x24, #56]
  41f844:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f848:	add	x1, x1, #0x5b8
  41f84c:	mov	w26, #0xffffffff            	// #-1
  41f850:	bl	419740 <BIO_printf@plt>
  41f854:	ldr	x20, [sp, #96]
  41f858:	add	x22, sp, #0x90
  41f85c:	b	41f864 <ASN1_generate_nconf@plt+0xef4>
  41f860:	ldr	x20, [x19]
  41f864:	mov	x0, x20
  41f868:	add	x19, x19, #0x8
  41f86c:	mov	x1, x21
  41f870:	mov	w2, #0x869                 	// #2153
  41f874:	bl	41b1e0 <CRYPTO_free@plt>
  41f878:	cmp	x22, x19
  41f87c:	b.ne	41f860 <ASN1_generate_nconf@plt+0xef0>  // b.any
  41f880:	mov	w0, w26
  41f884:	ldp	x19, x20, [sp, #16]
  41f888:	ldp	x21, x22, [sp, #32]
  41f88c:	ldp	x23, x24, [sp, #48]
  41f890:	ldp	x25, x26, [sp, #64]
  41f894:	ldp	x27, x28, [sp, #80]
  41f898:	ldp	x29, x30, [sp], #144
  41f89c:	ret
  41f8a0:	adrp	x21, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f8a4:	add	x21, x21, #0x3d0
  41f8a8:	mov	x1, x21
  41f8ac:	mov	w2, #0x813                 	// #2067
  41f8b0:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f8b4:	add	x0, x0, #0x3e0
  41f8b8:	bl	41af90 <CRYPTO_strdup@plt>
  41f8bc:	str	x0, [sp, #120]
  41f8c0:	mov	x0, x19
  41f8c4:	bl	41e870 <BN_free@plt>
  41f8c8:	ldr	x0, [sp, #136]
  41f8cc:	cbnz	x0, 41f774 <ASN1_generate_nconf@plt+0xe04>
  41f8d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41f8d4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f8d8:	add	x19, sp, #0x60
  41f8dc:	add	x1, x1, #0x3e8
  41f8e0:	ldr	x0, [x0, #56]
  41f8e4:	mov	w26, #0xffffffff            	// #-1
  41f8e8:	bl	419740 <BIO_printf@plt>
  41f8ec:	ldr	x20, [sp, #96]
  41f8f0:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41f8f4:	sub	w0, w22, #0x3
  41f8f8:	cmp	w0, #0x1
  41f8fc:	b.hi	41fb4c <ASN1_generate_nconf@plt+0x11dc>  // b.pmore
  41f900:	mov	x1, x23
  41f904:	mov	x0, #0x0                   	// #0
  41f908:	bl	41c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>
  41f90c:	cbz	w0, 41fc38 <ASN1_generate_nconf@plt+0x12c8>
  41f910:	cmp	w22, #0x3
  41f914:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f918:	adrp	x25, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f91c:	add	x0, x0, #0x3c0
  41f920:	add	x25, x25, #0x3a8
  41f924:	csel	x25, x25, x0, eq  // eq = none
  41f928:	mov	x1, #0x0                   	// #0
  41f92c:	mov	x0, #0x0                   	// #0
  41f930:	bl	41b730 <X509_gmtime_adj@plt>
  41f934:	mov	x26, x0
  41f938:	cbz	x0, 41f840 <ASN1_generate_nconf@plt+0xed0>
  41f93c:	mov	x0, x25
  41f940:	bl	41e440 <strlen@plt>
  41f944:	ldr	w22, [x26]
  41f948:	add	w22, w22, #0x2
  41f94c:	add	w22, w22, w0
  41f950:	cbz	x23, 41fbec <ASN1_generate_nconf@plt+0x127c>
  41f954:	add	w22, w22, #0x1
  41f958:	mov	x0, x23
  41f95c:	bl	41e440 <strlen@plt>
  41f960:	add	w22, w22, w0
  41f964:	mov	w0, w22
  41f968:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f96c:	add	x1, x1, #0x598
  41f970:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41f974:	ldr	x1, [x26, #8]
  41f978:	sxtw	x22, w22
  41f97c:	mov	x27, x0
  41f980:	mov	x2, x22
  41f984:	adrp	x28, 461000 <ASN1_generate_nconf@plt+0x42690>
  41f988:	add	x28, x28, #0x5b0
  41f98c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41f990:	mov	x2, x22
  41f994:	mov	x1, x28
  41f998:	mov	x0, x27
  41f99c:	bl	41a410 <OPENSSL_strlcat@plt>
  41f9a0:	mov	x2, x22
  41f9a4:	mov	x1, x25
  41f9a8:	mov	x0, x27
  41f9ac:	bl	41a410 <OPENSSL_strlcat@plt>
  41f9b0:	mov	x2, x22
  41f9b4:	mov	x1, x28
  41f9b8:	mov	x0, x27
  41f9bc:	bl	41a410 <OPENSSL_strlcat@plt>
  41f9c0:	mov	x2, x22
  41f9c4:	mov	x1, x23
  41f9c8:	mov	x0, x27
  41f9cc:	bl	41a410 <OPENSSL_strlcat@plt>
  41f9d0:	mov	x0, x26
  41f9d4:	bl	41b600 <ASN1_UTCTIME_free@plt>
  41f9d8:	cbz	x27, 41f840 <ASN1_generate_nconf@plt+0xed0>
  41f9dc:	ldr	x0, [x20]
  41f9e0:	mov	w1, #0x52                  	// #82
  41f9e4:	mov	w26, #0x1                   	// #1
  41f9e8:	strb	w1, [x0]
  41f9ec:	ldr	x0, [x20]
  41f9f0:	strb	wzr, [x0, #1]
  41f9f4:	str	x27, [x20, #16]
  41f9f8:	ldr	x20, [sp, #96]
  41f9fc:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fa00:	mov	x1, x21
  41fa04:	mov	w2, #0x819                 	// #2073
  41fa08:	bl	41b1e0 <CRYPTO_free@plt>
  41fa0c:	ldr	x0, [sp, #120]
  41fa10:	mov	x1, x21
  41fa14:	mov	w2, #0x81a                 	// #2074
  41fa18:	bl	41af90 <CRYPTO_strdup@plt>
  41fa1c:	str	x0, [sp, #136]
  41fa20:	cbnz	x0, 41f77c <ASN1_generate_nconf@plt+0xe0c>
  41fa24:	b	41f8d0 <ASN1_generate_nconf@plt+0xf60>
  41fa28:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41fa2c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fa30:	ldr	x2, [sp, #120]
  41fa34:	add	x1, x1, #0x408
  41fa38:	ldr	x0, [x24, #56]
  41fa3c:	ldr	x3, [sp, #136]
  41fa40:	bl	419740 <BIO_printf@plt>
  41fa44:	mov	x1, x21
  41fa48:	mov	w2, #0x82b                 	// #2091
  41fa4c:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fa50:	add	x0, x0, #0x440
  41fa54:	bl	41af90 <CRYPTO_strdup@plt>
  41fa58:	mov	x1, x0
  41fa5c:	mov	x0, x25
  41fa60:	str	x1, [sp, #96]
  41fa64:	bl	41d510 <X509_get0_notAfter@plt>
  41fa68:	mov	x26, x0
  41fa6c:	ldr	w0, [x0]
  41fa70:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fa74:	add	x1, x1, #0x448
  41fa78:	add	w0, w0, #0x1
  41fa7c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41fa80:	ldrsw	x2, [x26]
  41fa84:	ldr	x1, [x26, #8]
  41fa88:	str	x0, [sp, #104]
  41fa8c:	bl	41a800 <memcpy@plt>
  41fa90:	ldrsw	x3, [x26]
  41fa94:	mov	x1, x21
  41fa98:	ldr	x4, [sp, #104]
  41fa9c:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  41faa0:	mov	w2, #0x831                 	// #2097
  41faa4:	add	x0, x0, #0x458
  41faa8:	strb	wzr, [x4, x3]
  41faac:	str	xzr, [sp, #112]
  41fab0:	bl	41af90 <CRYPTO_strdup@plt>
  41fab4:	str	x0, [sp, #128]
  41fab8:	ldr	x1, [sp, #96]
  41fabc:	cmp	x1, #0x0
  41fac0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41fac4:	b.eq	41fca8 <ASN1_generate_nconf@plt+0x1338>  // b.none
  41fac8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41facc:	mov	w0, #0x38                  	// #56
  41fad0:	add	x1, x1, #0x460
  41fad4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41fad8:	mov	x28, x0
  41fadc:	sub	x2, x0, #0x8
  41fae0:	mov	x4, #0x1                   	// #1
  41fae4:	nop
  41fae8:	add	x1, x19, x4, lsl #3
  41faec:	ldur	x1, [x1, #-8]
  41faf0:	str	x1, [x2, x4, lsl #3]
  41faf4:	add	x4, x4, #0x1
  41faf8:	cmp	x4, #0x7
  41fafc:	b.ne	41fae8 <ASN1_generate_nconf@plt+0x1178>  // b.any
  41fb00:	ldr	x0, [x27, #8]
  41fb04:	str	xzr, [x28, #48]
  41fb08:	mov	x1, x28
  41fb0c:	bl	41b140 <TXT_DB_insert@plt>
  41fb10:	cbz	w0, 41fcc4 <ASN1_generate_nconf@plt+0x1354>
  41fb14:	stp	xzr, xzr, [sp, #96]
  41fb18:	cmn	w22, #0x1
  41fb1c:	mov	w26, #0x1                   	// #1
  41fb20:	stp	xzr, xzr, [sp, #112]
  41fb24:	stp	xzr, xzr, [sp, #128]
  41fb28:	b.eq	41f858 <ASN1_generate_nconf@plt+0xee8>  // b.none
  41fb2c:	mov	x3, x23
  41fb30:	mov	w2, w22
  41fb34:	mov	x1, x27
  41fb38:	mov	x0, x25
  41fb3c:	bl	41f6e0 <ASN1_generate_nconf@plt+0xd70>
  41fb40:	mov	w26, w0
  41fb44:	ldr	x20, [sp, #96]
  41fb48:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fb4c:	mov	x1, #0x0                   	// #0
  41fb50:	mov	x0, #0x0                   	// #0
  41fb54:	bl	41b730 <X509_gmtime_adj@plt>
  41fb58:	mov	x26, x0
  41fb5c:	cbz	x0, 41f840 <ASN1_generate_nconf@plt+0xed0>
  41fb60:	ldr	w22, [x0]
  41fb64:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fb68:	add	x1, x1, #0x598
  41fb6c:	add	w22, w22, #0x1
  41fb70:	mov	w0, w22
  41fb74:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41fb78:	ldr	x1, [x26, #8]
  41fb7c:	sxtw	x2, w22
  41fb80:	mov	x27, x0
  41fb84:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41fb88:	b	41f9d0 <ASN1_generate_nconf@plt+0x1060>
  41fb8c:	mov	w1, #0x0                   	// #0
  41fb90:	mov	x0, x23
  41fb94:	adrp	x25, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fb98:	bl	41c4a0 <OBJ_txt2obj@plt>
  41fb9c:	add	x25, x25, #0x3b0
  41fba0:	mov	x22, x0
  41fba4:	bl	41d500 <ASN1_OBJECT_free@plt>
  41fba8:	cbnz	x22, 41f928 <ASN1_generate_nconf@plt+0xfb8>
  41fbac:	ldr	x0, [x24, #56]
  41fbb0:	mov	x2, x23
  41fbb4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fbb8:	add	x1, x1, #0x548
  41fbbc:	bl	419740 <BIO_printf@plt>
  41fbc0:	b	41f840 <ASN1_generate_nconf@plt+0xed0>
  41fbc4:	mov	x1, #0x0                   	// #0
  41fbc8:	mov	x0, #0x0                   	// #0
  41fbcc:	bl	41b730 <X509_gmtime_adj@plt>
  41fbd0:	mov	x26, x0
  41fbd4:	cbz	x0, 41f840 <ASN1_generate_nconf@plt+0xed0>
  41fbd8:	mov	x0, x25
  41fbdc:	bl	41e440 <strlen@plt>
  41fbe0:	ldr	w22, [x26]
  41fbe4:	add	w22, w22, #0x2
  41fbe8:	add	w22, w22, w0
  41fbec:	mov	w0, w22
  41fbf0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fbf4:	add	x1, x1, #0x598
  41fbf8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  41fbfc:	ldr	x1, [x26, #8]
  41fc00:	sxtw	x22, w22
  41fc04:	mov	x27, x0
  41fc08:	mov	x2, x22
  41fc0c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  41fc10:	mov	x2, x22
  41fc14:	mov	x0, x27
  41fc18:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fc1c:	add	x1, x1, #0x5b0
  41fc20:	bl	41a410 <OPENSSL_strlcat@plt>
  41fc24:	mov	x2, x22
  41fc28:	mov	x1, x25
  41fc2c:	mov	x0, x27
  41fc30:	bl	41a410 <OPENSSL_strlcat@plt>
  41fc34:	b	41f9d0 <ASN1_generate_nconf@plt+0x1060>
  41fc38:	ldr	x0, [x24, #56]
  41fc3c:	mov	x2, x23
  41fc40:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fc44:	add	x1, x1, #0x568
  41fc48:	bl	419740 <BIO_printf@plt>
  41fc4c:	b	41f840 <ASN1_generate_nconf@plt+0xed0>
  41fc50:	adrp	x21, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fc54:	add	x19, sp, #0x60
  41fc58:	add	x21, x21, #0x3d0
  41fc5c:	mov	w26, #0xffffffff            	// #-1
  41fc60:	ldr	x20, [sp, #96]
  41fc64:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fc68:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41fc6c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fc70:	ldr	x2, [sp, #136]
  41fc74:	add	x1, x1, #0x4a8
  41fc78:	ldr	x0, [x0, #56]
  41fc7c:	mov	w26, #0xffffffff            	// #-1
  41fc80:	bl	419740 <BIO_printf@plt>
  41fc84:	ldr	x20, [sp, #96]
  41fc88:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fc8c:	ldr	x2, [sp, #120]
  41fc90:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fc94:	mov	w26, #0xffffffff            	// #-1
  41fc98:	add	x1, x1, #0x4f8
  41fc9c:	bl	419740 <BIO_printf@plt>
  41fca0:	ldr	x20, [sp, #96]
  41fca4:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fca8:	ldr	x0, [x24, #56]
  41fcac:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fcb0:	mov	w26, #0xffffffff            	// #-1
  41fcb4:	add	x1, x1, #0x3e8
  41fcb8:	bl	419740 <BIO_printf@plt>
  41fcbc:	ldr	x20, [sp, #96]
  41fcc0:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fcc4:	ldr	x0, [x24, #56]
  41fcc8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fccc:	add	x1, x1, #0x468
  41fcd0:	mov	w26, #0xffffffff            	// #-1
  41fcd4:	bl	419740 <BIO_printf@plt>
  41fcd8:	ldr	x2, [x27, #8]
  41fcdc:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fce0:	ldr	x0, [x24, #56]
  41fce4:	add	x1, x1, #0x488
  41fce8:	ldr	x2, [x2, #32]
  41fcec:	bl	419740 <BIO_printf@plt>
  41fcf0:	mov	x0, x28
  41fcf4:	mov	x1, x21
  41fcf8:	mov	w2, #0x840                 	// #2112
  41fcfc:	bl	41b1e0 <CRYPTO_free@plt>
  41fd00:	ldr	x20, [sp, #96]
  41fd04:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fd08:	ldr	x2, [sp, #120]
  41fd0c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fd10:	mov	w26, w22
  41fd14:	add	x1, x1, #0x4c8
  41fd18:	bl	419740 <BIO_printf@plt>
  41fd1c:	ldr	x20, [sp, #96]
  41fd20:	b	41f858 <ASN1_generate_nconf@plt+0xee8>
  41fd24:	nop
  41fd28:	stp	x29, x30, [sp, #-48]!
  41fd2c:	mov	x29, sp
  41fd30:	stp	x19, x20, [sp, #16]
  41fd34:	mov	x20, x1
  41fd38:	str	x21, [sp, #32]
  41fd3c:	mov	x21, x2
  41fd40:	bl	41d030 <NCONF_get_string@plt>
  41fd44:	mov	x19, x0
  41fd48:	cbz	x0, 41fd60 <ASN1_generate_nconf@plt+0x13f0>
  41fd4c:	mov	x0, x19
  41fd50:	ldp	x19, x20, [sp, #16]
  41fd54:	ldr	x21, [sp, #32]
  41fd58:	ldp	x29, x30, [sp], #48
  41fd5c:	ret
  41fd60:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41fd64:	mov	x3, x21
  41fd68:	mov	x2, x20
  41fd6c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fd70:	ldr	x0, [x0, #56]
  41fd74:	add	x1, x1, #0x5f0
  41fd78:	bl	419740 <BIO_printf@plt>
  41fd7c:	mov	x0, x19
  41fd80:	ldp	x19, x20, [sp, #16]
  41fd84:	ldr	x21, [sp, #32]
  41fd88:	ldp	x29, x30, [sp], #48
  41fd8c:	ret
  41fd90:	stp	x29, x30, [sp, #-304]!
  41fd94:	mov	x29, sp
  41fd98:	ldr	x8, [sp, #312]
  41fd9c:	stp	x19, x20, [sp, #16]
  41fda0:	stp	x21, x22, [sp, #32]
  41fda4:	stp	x23, x24, [sp, #48]
  41fda8:	stp	x27, x28, [sp, #80]
  41fdac:	str	x5, [sp, #104]
  41fdb0:	stp	x0, x2, [sp, #136]
  41fdb4:	stp	x7, x1, [sp, #152]
  41fdb8:	stp	x3, x4, [sp, #168]
  41fdbc:	str	x6, [sp, #184]
  41fdc0:	stp	xzr, xzr, [sp, #200]
  41fdc4:	stp	xzr, xzr, [sp, #216]
  41fdc8:	stp	xzr, xzr, [sp, #232]
  41fdcc:	cbz	x8, 42033c <ASN1_generate_nconf@plt+0x19cc>
  41fdd0:	ldr	w2, [sp, #328]
  41fdd4:	mov	x0, x8
  41fdd8:	ldr	x1, [sp, #320]
  41fddc:	bl	459658 <ASN1_generate_nconf@plt+0x3ace8>
  41fde0:	mov	x19, x0
  41fde4:	cbz	x0, 42048c <ASN1_generate_nconf@plt+0x1b1c>
  41fde8:	mov	x1, x0
  41fdec:	stp	x25, x26, [sp, #64]
  41fdf0:	ldr	x0, [sp, #384]
  41fdf4:	bl	41c300 <X509_REQ_set_subject_name@plt>
  41fdf8:	mov	x0, x19
  41fdfc:	bl	41c6e0 <X509_NAME_free@plt>
  41fe00:	ldr	w0, [sp, #424]
  41fe04:	cbnz	w0, 420348 <ASN1_generate_nconf@plt+0x19d8>
  41fe08:	ldr	x0, [sp, #384]
  41fe0c:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fe10:	mov	w20, #0x0                   	// #0
  41fe14:	add	x23, x23, #0x778
  41fe18:	bl	41b570 <X509_REQ_get_subject_name@plt>
  41fe1c:	mov	x19, x0
  41fe20:	mov	x0, x19
  41fe24:	bl	41ce80 <X509_NAME_entry_count@plt>
  41fe28:	cmp	w20, w0
  41fe2c:	b.ge	41feac <ASN1_generate_nconf@plt+0x153c>  // b.tcont
  41fe30:	mov	w1, w20
  41fe34:	mov	x0, x19
  41fe38:	bl	41ac60 <X509_NAME_get_entry@plt>
  41fe3c:	mov	x21, x0
  41fe40:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  41fe44:	mov	x24, x0
  41fe48:	mov	x0, x21
  41fe4c:	bl	41cc70 <X509_NAME_ENTRY_get_object@plt>
  41fe50:	mov	x21, x0
  41fe54:	bl	41a2b0 <OBJ_obj2nid@plt>
  41fe58:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  41fe5c:	mov	w22, w0
  41fe60:	ldr	w0, [x1, #3976]
  41fe64:	cbz	w0, 42008c <ASN1_generate_nconf@plt+0x171c>
  41fe68:	ldr	w0, [x24, #4]
  41fe6c:	cmp	w0, #0x1c
  41fe70:	b.eq	4201f8 <ASN1_generate_nconf@plt+0x1888>  // b.none
  41fe74:	cmp	w0, #0x16
  41fe78:	b.eq	420184 <ASN1_generate_nconf@plt+0x1814>  // b.none
  41fe7c:	cmp	w22, #0x30
  41fe80:	b.eq	4201b8 <ASN1_generate_nconf@plt+0x1848>  // b.none
  41fe84:	cmp	w0, #0x1e
  41fe88:	ccmp	w0, #0xc, #0x4, ne  // ne = any
  41fe8c:	b.ne	4200b0 <ASN1_generate_nconf@plt+0x1740>  // b.any
  41fe90:	ldr	w0, [sp, #424]
  41fe94:	cbnz	w0, 41ff58 <ASN1_generate_nconf@plt+0x15e8>
  41fe98:	add	w20, w20, #0x1
  41fe9c:	mov	x0, x19
  41fea0:	bl	41ce80 <X509_NAME_entry_count@plt>
  41fea4:	cmp	w20, w0
  41fea8:	b.lt	41fe30 <ASN1_generate_nconf@plt+0x14c0>  // b.tstop
  41feac:	bl	41a880 <X509_NAME_new@plt>
  41feb0:	str	x0, [sp, #120]
  41feb4:	cbz	x0, 420848 <ASN1_generate_nconf@plt+0x1ed8>
  41feb8:	ldr	w0, [sp, #440]
  41febc:	cbz	w0, 420428 <ASN1_generate_nconf@plt+0x1ab8>
  41fec0:	mov	x0, x19
  41fec4:	bl	41d3a0 <X509_NAME_dup@plt>
  41fec8:	mov	x27, x0
  41fecc:	cbz	x27, 42043c <ASN1_generate_nconf@plt+0x1acc>
  41fed0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fed4:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fed8:	add	x1, x1, #0x7b8
  41fedc:	add	x0, x0, #0x7c8
  41fee0:	mov	w28, #0x0                   	// #0
  41fee4:	mov	x24, #0x0                   	// #0
  41fee8:	mov	x23, #0x0                   	// #0
  41feec:	str	x1, [sp, #112]
  41fef0:	str	x0, [sp, #128]
  41fef4:	nop
  41fef8:	ldr	x0, [sp, #104]
  41fefc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  41ff00:	cmp	w28, w0
  41ff04:	b.ge	4204d8 <ASN1_generate_nconf@plt+0x1b68>  // b.tcont
  41ff08:	ldr	x0, [sp, #104]
  41ff0c:	mov	w1, w28
  41ff10:	bl	419630 <OPENSSL_sk_value@plt>
  41ff14:	str	x0, [sp, #96]
  41ff18:	ldr	x0, [x0, #8]
  41ff1c:	bl	41bb30 <OBJ_txt2nid@plt>
  41ff20:	cbz	w0, 4204b8 <ASN1_generate_nconf@plt+0x1b48>
  41ff24:	bl	41dd60 <OBJ_nid2obj@plt>
  41ff28:	mov	x21, x0
  41ff2c:	mov	w22, #0xffffffff            	// #-1
  41ff30:	mov	w2, w22
  41ff34:	mov	x1, x21
  41ff38:	mov	x0, x19
  41ff3c:	bl	41c980 <X509_NAME_get_index_by_OBJ@plt>
  41ff40:	mov	w20, w0
  41ff44:	tbz	w0, #31, 4202a4 <ASN1_generate_nconf@plt+0x1934>
  41ff48:	cmn	w22, #0x1
  41ff4c:	b.eq	42023c <ASN1_generate_nconf@plt+0x18cc>  // b.none
  41ff50:	add	w28, w28, #0x1
  41ff54:	b	41fef8 <ASN1_generate_nconf@plt+0x1588>
  41ff58:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  41ff5c:	mov	x1, x21
  41ff60:	add	x22, x25, #0x38
  41ff64:	ldr	x0, [x25, #56]
  41ff68:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  41ff6c:	mov	w2, #0x16                  	// #22
  41ff70:	sub	w2, w2, w0
  41ff74:	cmp	w2, #0x0
  41ff78:	b.le	420334 <ASN1_generate_nconf@plt+0x19c4>
  41ff7c:	sub	w2, w2, #0x1
  41ff80:	add	x1, sp, #0xf8
  41ff84:	add	x2, x2, #0x1
  41ff88:	mov	w3, #0x20                  	// #32
  41ff8c:	add	x2, x1, x2
  41ff90:	strb	w3, [x1], #1
  41ff94:	cmp	x2, x1
  41ff98:	b.ne	41ff90 <ASN1_generate_nconf@plt+0x1620>  // b.any
  41ff9c:	mov	w2, #0x15                  	// #21
  41ffa0:	sub	w2, w2, w0
  41ffa4:	add	x0, sp, #0xf8
  41ffa8:	sxtw	x2, w2
  41ffac:	add	x2, x2, #0x1
  41ffb0:	add	x2, x0, x2
  41ffb4:	ldr	x0, [x22]
  41ffb8:	mov	w3, #0x3a                  	// #58
  41ffbc:	strh	w3, [x2]
  41ffc0:	add	x1, sp, #0xf8
  41ffc4:	bl	41a980 <BIO_puts@plt>
  41ffc8:	ldr	w2, [x24, #4]
  41ffcc:	cmp	w2, #0x13
  41ffd0:	b.eq	420208 <ASN1_generate_nconf@plt+0x1898>  // b.none
  41ffd4:	cmp	w2, #0x14
  41ffd8:	ldr	x0, [x22]
  41ffdc:	b.eq	42022c <ASN1_generate_nconf@plt+0x18bc>  // b.none
  41ffe0:	cmp	w2, #0x16
  41ffe4:	b.eq	420324 <ASN1_generate_nconf@plt+0x19b4>  // b.none
  41ffe8:	cmp	w2, #0x1c
  41ffec:	b.eq	42021c <ASN1_generate_nconf@plt+0x18ac>  // b.none
  41fff0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  41fff4:	add	x1, x1, #0x758
  41fff8:	bl	419740 <BIO_printf@plt>
  41fffc:	ldr	w21, [x24]
  420000:	ldr	x27, [x24, #8]
  420004:	cmp	w21, #0x0
  420008:	b.le	420074 <ASN1_generate_nconf@plt+0x1704>
  42000c:	sub	w21, w21, #0x1
  420010:	adrp	x24, 461000 <ASN1_generate_nconf@plt+0x42690>
  420014:	add	x21, x21, #0x1
  420018:	add	x24, x24, #0x770
  42001c:	add	x21, x27, x21
  420020:	adrp	x25, 461000 <ASN1_generate_nconf@plt+0x42690>
  420024:	b	420044 <ASN1_generate_nconf@plt+0x16d4>
  420028:	add	w2, w3, #0x40
  42002c:	mov	x1, x23
  420030:	tbnz	w3, #7, 420174 <ASN1_generate_nconf@plt+0x1804>
  420034:	bl	419740 <BIO_printf@plt>
  420038:	add	x27, x27, #0x1
  42003c:	cmp	x27, x21
  420040:	b.eq	420074 <ASN1_generate_nconf@plt+0x1704>  // b.none
  420044:	ldrb	w3, [x27]
  420048:	ldr	x0, [x22]
  42004c:	sub	w1, w3, #0x20
  420050:	and	w1, w1, #0xff
  420054:	cmp	w1, #0x5e
  420058:	b.hi	420028 <ASN1_generate_nconf@plt+0x16b8>  // b.pmore
  42005c:	mov	w2, w3
  420060:	add	x1, x25, #0x768
  420064:	add	x27, x27, #0x1
  420068:	bl	419740 <BIO_printf@plt>
  42006c:	cmp	x27, x21
  420070:	b.ne	420044 <ASN1_generate_nconf@plt+0x16d4>  // b.any
  420074:	ldr	x0, [x22]
  420078:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42007c:	add	w20, w20, #0x1
  420080:	add	x1, x1, #0xe00
  420084:	bl	419740 <BIO_printf@plt>
  420088:	b	41fe9c <ASN1_generate_nconf@plt+0x152c>
  42008c:	ldr	w0, [sp, #336]
  420090:	cmp	w22, #0x30
  420094:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  420098:	b.eq	41fe98 <ASN1_generate_nconf@plt+0x1528>  // b.none
  42009c:	ldr	w0, [x24, #4]
  4200a0:	cmp	w22, #0x30
  4200a4:	b.ne	41fe84 <ASN1_generate_nconf@plt+0x1514>  // b.any
  4200a8:	cmp	w0, #0x16
  4200ac:	b.ne	4201e4 <ASN1_generate_nconf@plt+0x1874>  // b.any
  4200b0:	ldr	w1, [x24]
  4200b4:	ldr	x0, [x24, #8]
  4200b8:	bl	41d560 <ASN1_PRINTABLE_type@plt>
  4200bc:	cmp	w0, #0x14
  4200c0:	b.eq	4201a8 <ASN1_generate_nconf@plt+0x1838>  // b.none
  4200c4:	cmp	w0, #0x16
  4200c8:	b.ne	41fe90 <ASN1_generate_nconf@plt+0x1520>  // b.any
  4200cc:	ldr	w0, [x24, #4]
  4200d0:	cmp	w0, #0x13
  4200d4:	b.ne	41fe90 <ASN1_generate_nconf@plt+0x1520>  // b.any
  4200d8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4200dc:	add	x1, x1, #0x6c8
  4200e0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4200e4:	mov	x20, #0x0                   	// #0
  4200e8:	ldr	x0, [x0, #56]
  4200ec:	mov	x27, #0x0                   	// #0
  4200f0:	mov	x19, #0x0                   	// #0
  4200f4:	mov	w22, #0xffffffff            	// #-1
  4200f8:	str	xzr, [sp, #120]
  4200fc:	bl	419740 <BIO_printf@plt>
  420100:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420104:	ldp	x25, x26, [sp, #64]
  420108:	add	x21, sp, #0xc8
  42010c:	add	x23, x23, #0x3d0
  420110:	add	x24, x21, #0x30
  420114:	nop
  420118:	ldr	x0, [x21], #8
  42011c:	mov	x1, x23
  420120:	mov	w2, #0x75e                 	// #1886
  420124:	bl	41b1e0 <CRYPTO_free@plt>
  420128:	cmp	x21, x24
  42012c:	b.ne	420118 <ASN1_generate_nconf@plt+0x17a8>  // b.any
  420130:	mov	x1, x23
  420134:	mov	w2, #0x760                 	// #1888
  420138:	mov	x0, x19
  42013c:	bl	41b1e0 <CRYPTO_free@plt>
  420140:	mov	x0, x27
  420144:	bl	41c6e0 <X509_NAME_free@plt>
  420148:	ldr	x0, [sp, #120]
  42014c:	bl	41c6e0 <X509_NAME_free@plt>
  420150:	mov	x0, x20
  420154:	bl	41e260 <X509_free@plt>
  420158:	mov	w0, w22
  42015c:	ldp	x19, x20, [sp, #16]
  420160:	ldp	x21, x22, [sp, #32]
  420164:	ldp	x23, x24, [sp, #48]
  420168:	ldp	x27, x28, [sp, #80]
  42016c:	ldp	x29, x30, [sp], #304
  420170:	ret
  420174:	mov	x1, x24
  420178:	mov	w2, w3
  42017c:	bl	419740 <BIO_printf@plt>
  420180:	b	420038 <ASN1_generate_nconf@plt+0x16c8>
  420184:	cmp	w22, #0x30
  420188:	b.eq	4201c8 <ASN1_generate_nconf@plt+0x1858>  // b.none
  42018c:	mov	w0, #0x14                  	// #20
  420190:	ldr	w1, [x24]
  420194:	str	w0, [x24, #4]
  420198:	ldr	x0, [x24, #8]
  42019c:	bl	41d560 <ASN1_PRINTABLE_type@plt>
  4201a0:	cmp	w0, #0x14
  4201a4:	b.ne	4200c4 <ASN1_generate_nconf@plt+0x1754>  // b.any
  4201a8:	ldr	w0, [x24, #4]
  4201ac:	cmp	w0, #0x14
  4201b0:	b.eq	41fe90 <ASN1_generate_nconf@plt+0x1520>  // b.none
  4201b4:	b	4200d8 <ASN1_generate_nconf@plt+0x1768>
  4201b8:	cmp	w0, #0x13
  4201bc:	b.ne	4201c8 <ASN1_generate_nconf@plt+0x1858>  // b.any
  4201c0:	mov	w0, #0x16                  	// #22
  4201c4:	str	w0, [x24, #4]
  4201c8:	ldr	w0, [sp, #336]
  4201cc:	cmp	w22, #0x30
  4201d0:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4201d4:	b.eq	41fe98 <ASN1_generate_nconf@plt+0x1528>  // b.none
  4201d8:	ldr	w0, [x24, #4]
  4201dc:	cmp	w0, #0x16
  4201e0:	b.eq	4200b0 <ASN1_generate_nconf@plt+0x1740>  // b.none
  4201e4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4201e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4201ec:	add	x1, x1, #0x690
  4201f0:	mov	x20, #0x0                   	// #0
  4201f4:	b	4200e8 <ASN1_generate_nconf@plt+0x1778>
  4201f8:	mov	x0, x24
  4201fc:	bl	41a6a0 <ASN1_UNIVERSALSTRING_to_string@plt>
  420200:	ldr	w0, [x24, #4]
  420204:	b	41fe74 <ASN1_generate_nconf@plt+0x1504>
  420208:	ldr	x0, [x22]
  42020c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420210:	add	x1, x1, #0x710
  420214:	bl	419740 <BIO_printf@plt>
  420218:	b	41fffc <ASN1_generate_nconf@plt+0x168c>
  42021c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420220:	add	x1, x1, #0x740
  420224:	bl	419740 <BIO_printf@plt>
  420228:	b	41fffc <ASN1_generate_nconf@plt+0x168c>
  42022c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420230:	add	x1, x1, #0x720
  420234:	bl	419740 <BIO_printf@plt>
  420238:	b	41fffc <ASN1_generate_nconf@plt+0x168c>
  42023c:	ldr	x0, [sp, #96]
  420240:	ldr	x1, [sp, #112]
  420244:	ldr	x22, [x0, #16]
  420248:	mov	x0, x22
  42024c:	bl	41d250 <strcmp@plt>
  420250:	cbz	w0, 41ff50 <ASN1_generate_nconf@plt+0x15e0>
  420254:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420258:	mov	x0, x22
  42025c:	add	x1, x1, #0x7c8
  420260:	bl	41d250 <strcmp@plt>
  420264:	cbnz	w0, 42045c <ASN1_generate_nconf@plt+0x1aec>
  420268:	ldr	x2, [sp, #96]
  42026c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420270:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420274:	add	x1, x1, #0x7d8
  420278:	ldr	x0, [x0, #56]
  42027c:	mov	x20, #0x0                   	// #0
  420280:	ldr	x2, [x2, #8]
  420284:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420288:	bl	419740 <BIO_printf@plt>
  42028c:	add	x21, sp, #0xc8
  420290:	add	x23, x23, #0x3d0
  420294:	mov	x19, #0x0                   	// #0
  420298:	mov	w22, #0xffffffff            	// #-1
  42029c:	ldp	x25, x26, [sp, #64]
  4202a0:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  4202a4:	mov	w1, w0
  4202a8:	mov	x0, x19
  4202ac:	bl	41ac60 <X509_NAME_get_entry@plt>
  4202b0:	mov	x25, x0
  4202b4:	ldr	x1, [sp, #96]
  4202b8:	ldr	x22, [x1, #16]
  4202bc:	ldr	x1, [sp, #112]
  4202c0:	mov	x0, x22
  4202c4:	bl	41d250 <strcmp@plt>
  4202c8:	cbnz	w0, 4202d8 <ASN1_generate_nconf@plt+0x1968>
  4202cc:	cbnz	x25, 4202ec <ASN1_generate_nconf@plt+0x197c>
  4202d0:	mov	w22, w20
  4202d4:	b	41ff30 <ASN1_generate_nconf@plt+0x15c0>
  4202d8:	ldr	x1, [sp, #128]
  4202dc:	mov	x0, x22
  4202e0:	bl	41d250 <strcmp@plt>
  4202e4:	cbnz	w0, 420360 <ASN1_generate_nconf@plt+0x19f0>
  4202e8:	cbz	x25, 420268 <ASN1_generate_nconf@plt+0x18f8>
  4202ec:	mov	x1, x25
  4202f0:	ldr	x0, [sp, #120]
  4202f4:	mov	w3, #0x0                   	// #0
  4202f8:	mov	w2, #0xffffffff            	// #-1
  4202fc:	bl	41cc60 <X509_NAME_add_entry@plt>
  420300:	cbnz	w0, 4202d0 <ASN1_generate_nconf@plt+0x1960>
  420304:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420308:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42030c:	mov	x20, #0x0                   	// #0
  420310:	add	x1, x1, #0x3e8
  420314:	ldr	x0, [x0, #56]
  420318:	mov	x19, #0x0                   	// #0
  42031c:	mov	w22, #0xffffffff            	// #-1
  420320:	b	4200fc <ASN1_generate_nconf@plt+0x178c>
  420324:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420328:	add	x1, x1, #0x730
  42032c:	bl	419740 <BIO_printf@plt>
  420330:	b	41fffc <ASN1_generate_nconf@plt+0x168c>
  420334:	add	x2, sp, #0xf8
  420338:	b	41ffb4 <ASN1_generate_nconf@plt+0x1644>
  42033c:	ldr	w0, [sp, #424]
  420340:	stp	x25, x26, [sp, #64]
  420344:	cbz	w0, 41fe08 <ASN1_generate_nconf@plt+0x1498>
  420348:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42034c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420350:	add	x1, x1, #0x660
  420354:	ldr	x0, [x25, #56]
  420358:	bl	419740 <BIO_printf@plt>
  42035c:	b	41fe08 <ASN1_generate_nconf@plt+0x1498>
  420360:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420364:	mov	x0, x22
  420368:	add	x1, x1, #0x810
  42036c:	bl	41d250 <strcmp@plt>
  420370:	cbnz	w0, 420470 <ASN1_generate_nconf@plt+0x1b00>
  420374:	cbz	x25, 420884 <ASN1_generate_nconf@plt+0x1f14>
  420378:	mov	w26, #0xffffffff            	// #-1
  42037c:	b	4203b4 <ASN1_generate_nconf@plt+0x1a44>
  420380:	tbnz	w1, #31, 4208f4 <ASN1_generate_nconf@plt+0x1f84>
  420384:	bl	41ac60 <X509_NAME_get_entry@plt>
  420388:	mov	x22, x0
  42038c:	mov	x0, x25
  420390:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  420394:	mov	x23, x0
  420398:	mov	x0, x22
  42039c:	bl	41ad70 <X509_NAME_ENTRY_get_data@plt>
  4203a0:	mov	x24, x0
  4203a4:	mov	x1, x24
  4203a8:	mov	x0, x23
  4203ac:	bl	41b470 <ASN1_STRING_cmp@plt>
  4203b0:	cbz	w0, 42041c <ASN1_generate_nconf@plt+0x1aac>
  4203b4:	mov	x1, x21
  4203b8:	mov	w2, w26
  4203bc:	mov	x0, x27
  4203c0:	bl	41c980 <X509_NAME_get_index_by_OBJ@plt>
  4203c4:	mov	w1, w0
  4203c8:	mov	w3, w26
  4203cc:	cmp	w1, #0x0
  4203d0:	mov	x0, x27
  4203d4:	mov	w26, w1
  4203d8:	ccmn	w3, #0x1, #0x0, lt  // lt = tstop
  4203dc:	b.ne	420380 <ASN1_generate_nconf@plt+0x1a10>  // b.any
  4203e0:	ldr	x2, [sp, #96]
  4203e4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4203e8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4203ec:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  4203f0:	ldr	x0, [x0, #56]
  4203f4:	add	x1, x1, #0x840
  4203f8:	ldr	x2, [x2, #8]
  4203fc:	add	x21, sp, #0xc8
  420400:	add	x23, x23, #0x3d0
  420404:	mov	x20, #0x0                   	// #0
  420408:	mov	x19, #0x0                   	// #0
  42040c:	mov	w22, #0xffffffff            	// #-1
  420410:	bl	419740 <BIO_printf@plt>
  420414:	ldp	x25, x26, [sp, #64]
  420418:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  42041c:	cbz	x22, 4202d0 <ASN1_generate_nconf@plt+0x1960>
  420420:	mov	x1, x22
  420424:	b	4202f0 <ASN1_generate_nconf@plt+0x1980>
  420428:	ldr	x0, [sp, #144]
  42042c:	bl	41d620 <X509_get_subject_name@plt>
  420430:	bl	41d3a0 <X509_NAME_dup@plt>
  420434:	mov	x27, x0
  420438:	cbnz	x27, 41fed0 <ASN1_generate_nconf@plt+0x1560>
  42043c:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420440:	add	x21, sp, #0xc8
  420444:	add	x23, x23, #0x3d0
  420448:	mov	x20, #0x0                   	// #0
  42044c:	mov	x19, #0x0                   	// #0
  420450:	mov	w22, #0xffffffff            	// #-1
  420454:	ldp	x25, x26, [sp, #64]
  420458:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  42045c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420460:	mov	x0, x22
  420464:	add	x1, x1, #0x810
  420468:	bl	41d250 <strcmp@plt>
  42046c:	cbz	w0, 420884 <ASN1_generate_nconf@plt+0x1f14>
  420470:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420474:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420478:	mov	x2, x22
  42047c:	add	x1, x1, #0x8e8
  420480:	ldr	x0, [x0, #56]
  420484:	mov	x20, #0x0                   	// #0
  420488:	b	420284 <ASN1_generate_nconf@plt+0x1914>
  42048c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420490:	add	x21, sp, #0xc8
  420494:	mov	x20, #0x0                   	// #0
  420498:	mov	x27, #0x0                   	// #0
  42049c:	ldr	x0, [x0, #56]
  4204a0:	mov	w22, #0xffffffff            	// #-1
  4204a4:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  4204a8:	add	x23, x23, #0x3d0
  4204ac:	str	xzr, [sp, #120]
  4204b0:	bl	41e7f0 <ERR_print_errors@plt>
  4204b4:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  4204b8:	ldr	x2, [sp, #96]
  4204bc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4204c0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4204c4:	mov	x20, #0x0                   	// #0
  4204c8:	ldr	x0, [x0, #56]
  4204cc:	add	x1, x1, #0x780
  4204d0:	ldr	x2, [x2, #8]
  4204d4:	b	420284 <ASN1_generate_nconf@plt+0x1914>
  4204d8:	adrp	x21, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4204dc:	add	x21, x21, #0xf88
  4204e0:	ldr	w0, [x21, #4]
  4204e4:	cbnz	w0, 4208a4 <ASN1_generate_nconf@plt+0x1f34>
  4204e8:	ldr	w0, [sp, #376]
  4204ec:	cbnz	w0, 42086c <ASN1_generate_nconf@plt+0x1efc>
  4204f0:	bl	41c110 <X509_new@plt>
  4204f4:	mov	x20, x0
  4204f8:	cbz	x0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  4204fc:	bl	41c470 <X509_get_serialNumber@plt>
  420500:	mov	x1, x0
  420504:	ldr	x0, [sp, #304]
  420508:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  42050c:	mov	x19, x0
  420510:	cbz	x0, 4208dc <ASN1_generate_nconf@plt+0x1f6c>
  420514:	ldr	w0, [sp, #440]
  420518:	cbz	w0, 4208c0 <ASN1_generate_nconf@plt+0x1f50>
  42051c:	ldr	x1, [sp, #120]
  420520:	mov	x0, x20
  420524:	bl	41e060 <X509_set_issuer_name@plt>
  420528:	cbz	w0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  42052c:	ldp	x1, x2, [sp, #344]
  420530:	mov	x0, x20
  420534:	ldr	w3, [sp, #360]
  420538:	bl	45b930 <ASN1_generate_nconf@plt+0x3cfc0>
  42053c:	cbz	w0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  420540:	ldr	x0, [sp, #352]
  420544:	cbz	x0, 420570 <ASN1_generate_nconf@plt+0x1c00>
  420548:	mov	x0, x20
  42054c:	bl	41d510 <X509_get0_notAfter@plt>
  420550:	mov	x2, #0x0                   	// #0
  420554:	mov	x3, x0
  420558:	mov	x1, #0x0                   	// #0
  42055c:	add	x0, sp, #0xf8
  420560:	bl	41db20 <ASN1_TIME_diff@plt>
  420564:	cbz	w0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  420568:	ldrsw	x0, [sp, #248]
  42056c:	str	x0, [sp, #360]
  420570:	ldr	x1, [sp, #120]
  420574:	mov	x0, x20
  420578:	bl	41e110 <X509_set_subject_name@plt>
  42057c:	cbz	w0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  420580:	ldr	x0, [sp, #384]
  420584:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  420588:	mov	x1, x0
  42058c:	mov	x0, x20
  420590:	bl	41c140 <X509_set_pubkey@plt>
  420594:	cbz	w0, 42082c <ASN1_generate_nconf@plt+0x1ebc>
  420598:	ldr	x0, [sp, #392]
  42059c:	cbz	x0, 4205fc <ASN1_generate_nconf@plt+0x1c8c>
  4205a0:	ldr	w0, [sp, #440]
  4205a4:	add	x19, sp, #0xf8
  4205a8:	cbz	w0, 42098c <ASN1_generate_nconf@plt+0x201c>
  4205ac:	ldr	x3, [sp, #384]
  4205b0:	mov	x0, x19
  4205b4:	mov	x2, x20
  4205b8:	mov	x1, x20
  4205bc:	mov	w5, #0x0                   	// #0
  4205c0:	mov	x4, #0x0                   	// #0
  4205c4:	bl	41b1f0 <X509V3_set_ctx@plt>
  4205c8:	ldr	x1, [x21, #8]
  4205cc:	cbz	x1, 420e48 <ASN1_generate_nconf@plt+0x24d8>
  4205d0:	ldr	w0, [sp, #376]
  4205d4:	cbnz	w0, 420ea8 <ASN1_generate_nconf@plt+0x2538>
  4205d8:	mov	x0, x19
  4205dc:	bl	419ae0 <X509V3_set_nconf@plt>
  4205e0:	ldr	x0, [x21, #8]
  4205e4:	mov	x3, x20
  4205e8:	ldr	x2, [sp, #392]
  4205ec:	mov	x1, x19
  4205f0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4205f4:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4205f8:	cbz	w0, 420e88 <ASN1_generate_nconf@plt+0x2518>
  4205fc:	ldr	w2, [sp, #432]
  420600:	mov	x0, x20
  420604:	ldr	x1, [sp, #384]
  420608:	bl	458278 <ASN1_generate_nconf@plt+0x39908>
  42060c:	cbz	w0, 420948 <ASN1_generate_nconf@plt+0x1fd8>
  420610:	mov	x0, x20
  420614:	bl	41ba80 <X509_get0_extensions@plt>
  420618:	cbz	x0, 420628 <ASN1_generate_nconf@plt+0x1cb8>
  42061c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  420620:	cmp	w0, #0x0
  420624:	b.gt	420e34 <ASN1_generate_nconf@plt+0x24c4>
  420628:	ldr	w0, [sp, #376]
  42062c:	cbnz	w0, 4209ac <ASN1_generate_nconf@plt+0x203c>
  420630:	ldr	w0, [sp, #336]
  420634:	cbnz	w0, 420694 <ASN1_generate_nconf@plt+0x1d24>
  420638:	ldr	x0, [sp, #120]
  42063c:	mov	w22, #0xffffffff            	// #-1
  420640:	bl	41d3a0 <X509_NAME_dup@plt>
  420644:	mov	x19, x0
  420648:	cbnz	x0, 420660 <ASN1_generate_nconf@plt+0x1cf0>
  42064c:	b	420de8 <ASN1_generate_nconf@plt+0x2478>
  420650:	mov	w1, w22
  420654:	sub	w22, w22, #0x1
  420658:	bl	41b990 <X509_NAME_delete_entry@plt>
  42065c:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  420660:	mov	w2, w22
  420664:	mov	x0, x19
  420668:	mov	w1, #0x30                  	// #48
  42066c:	bl	41cd20 <X509_NAME_get_index_by_NID@plt>
  420670:	mov	w22, w0
  420674:	mov	x0, x19
  420678:	tbz	w22, #31, 420650 <ASN1_generate_nconf@plt+0x1ce0>
  42067c:	mov	x1, x19
  420680:	mov	x0, x20
  420684:	bl	41e110 <X509_set_subject_name@plt>
  420688:	cbz	w0, 420e10 <ASN1_generate_nconf@plt+0x24a0>
  42068c:	mov	x0, x19
  420690:	bl	41c6e0 <X509_NAME_free@plt>
  420694:	mov	x0, x20
  420698:	bl	41d620 <X509_get_subject_name@plt>
  42069c:	mov	w2, #0x0                   	// #0
  4206a0:	mov	x1, #0x0                   	// #0
  4206a4:	bl	41bf10 <X509_NAME_oneline@plt>
  4206a8:	str	x0, [sp, #240]
  4206ac:	mov	x19, x0
  4206b0:	cbz	x0, 420dd0 <ASN1_generate_nconf@plt+0x2460>
  4206b4:	ldr	x0, [sp, #304]
  4206b8:	bl	419e60 <BN_is_zero@plt>
  4206bc:	cbz	w0, 420db8 <ASN1_generate_nconf@plt+0x2448>
  4206c0:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  4206c4:	add	x23, x23, #0x3d0
  4206c8:	mov	x1, x23
  4206cc:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  4206d0:	mov	w2, #0x6c8                 	// #1736
  4206d4:	add	x0, x0, #0x3e0
  4206d8:	bl	41af90 <CRYPTO_strdup@plt>
  4206dc:	str	x0, [sp, #224]
  4206e0:	ldr	x19, [sp, #224]
  4206e4:	cbz	x19, 420aa4 <ASN1_generate_nconf@plt+0x2134>
  4206e8:	ldr	x0, [sp, #240]
  4206ec:	ldrb	w1, [x0]
  4206f0:	cbz	w1, 420a7c <ASN1_generate_nconf@plt+0x210c>
  4206f4:	ldr	x0, [sp, #184]
  4206f8:	add	x21, sp, #0xc8
  4206fc:	ldr	w0, [x0]
  420700:	cbz	w0, 420a34 <ASN1_generate_nconf@plt+0x20c4>
  420704:	ldr	x0, [sp, #152]
  420708:	add	x21, sp, #0xc8
  42070c:	mov	x2, x21
  420710:	mov	w1, #0x5                   	// #5
  420714:	ldr	x0, [x0]
  420718:	bl	419d00 <TXT_DB_get_by_index@plt>
  42071c:	mov	x19, x0
  420720:	cbz	x0, 420a34 <ASN1_generate_nconf@plt+0x20c4>
  420724:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420728:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42072c:	ldr	x2, [sp, #240]
  420730:	add	x1, x1, #0xa78
  420734:	ldr	x0, [x25, #56]
  420738:	bl	419740 <BIO_printf@plt>
  42073c:	ldr	x0, [x25, #56]
  420740:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420744:	add	x1, x1, #0xc90
  420748:	bl	419740 <BIO_printf@plt>
  42074c:	ldr	x0, [x19]
  420750:	ldrb	w0, [x0]
  420754:	cmp	w0, #0x45
  420758:	b.eq	420a28 <ASN1_generate_nconf@plt+0x20b8>  // b.none
  42075c:	cmp	w0, #0x52
  420760:	b.eq	420a10 <ASN1_generate_nconf@plt+0x20a0>  // b.none
  420764:	cmp	w0, #0x56
  420768:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  42076c:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  420770:	add	x2, x2, #0x640
  420774:	add	x0, x0, #0x620
  420778:	csel	x2, x2, x0, eq  // eq = none
  42077c:	ldr	x0, [x25, #56]
  420780:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420784:	add	x1, x1, #0xb18
  420788:	bl	419740 <BIO_printf@plt>
  42078c:	ldr	x0, [x19]
  420790:	ldrb	w0, [x0]
  420794:	cmp	w0, #0x52
  420798:	b.eq	4209f4 <ASN1_generate_nconf@plt+0x2084>  // b.none
  42079c:	ldr	x2, [x19, #8]
  4207a0:	cbz	x2, 4209e8 <ASN1_generate_nconf@plt+0x2078>
  4207a4:	ldr	x0, [x25, #56]
  4207a8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4207ac:	add	x1, x1, #0xb48
  4207b0:	bl	419740 <BIO_printf@plt>
  4207b4:	ldr	x2, [x19, #24]
  4207b8:	cbz	x2, 4209dc <ASN1_generate_nconf@plt+0x206c>
  4207bc:	ldr	x0, [x25, #56]
  4207c0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4207c4:	add	x1, x1, #0xb60
  4207c8:	bl	419740 <BIO_printf@plt>
  4207cc:	ldr	x2, [x19, #32]
  4207d0:	cbz	x2, 4209d0 <ASN1_generate_nconf@plt+0x2060>
  4207d4:	ldr	x0, [x25, #56]
  4207d8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4207dc:	add	x1, x1, #0xb78
  4207e0:	bl	419740 <BIO_printf@plt>
  4207e4:	ldr	x2, [x19, #40]
  4207e8:	cbz	x2, 4209c4 <ASN1_generate_nconf@plt+0x2054>
  4207ec:	ldr	x0, [x25, #56]
  4207f0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4207f4:	mov	x19, #0x0                   	// #0
  4207f8:	add	x1, x1, #0xb90
  4207fc:	mov	w22, #0xffffffff            	// #-1
  420800:	bl	419740 <BIO_printf@plt>
  420804:	ldp	x25, x26, [sp, #64]
  420808:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  42080c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420810:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420814:	ldr	x2, [sp, #392]
  420818:	add	x1, x1, #0x980
  42081c:	ldr	x0, [x19, #56]
  420820:	bl	419740 <BIO_printf@plt>
  420824:	ldr	x0, [x19, #56]
  420828:	bl	41e7f0 <ERR_print_errors@plt>
  42082c:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420830:	add	x21, sp, #0xc8
  420834:	add	x23, x23, #0x3d0
  420838:	mov	x19, #0x0                   	// #0
  42083c:	mov	w22, #0xffffffff            	// #-1
  420840:	ldp	x25, x26, [sp, #64]
  420844:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420848:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42084c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420850:	mov	x20, #0x0                   	// #0
  420854:	add	x1, x1, #0x3e8
  420858:	ldr	x0, [x0, #56]
  42085c:	mov	x27, #0x0                   	// #0
  420860:	mov	x19, #0x0                   	// #0
  420864:	mov	w22, #0xffffffff            	// #-1
  420868:	b	4200fc <ASN1_generate_nconf@plt+0x178c>
  42086c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420870:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420874:	add	x1, x1, #0x918
  420878:	ldr	x0, [x25, #56]
  42087c:	bl	419740 <BIO_printf@plt>
  420880:	b	4204f0 <ASN1_generate_nconf@plt+0x1b80>
  420884:	ldr	x2, [sp, #96]
  420888:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42088c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420890:	mov	x20, #0x0                   	// #0
  420894:	ldr	x0, [x0, #56]
  420898:	add	x1, x1, #0x818
  42089c:	ldr	x2, [x2, #8]
  4208a0:	b	420284 <ASN1_generate_nconf@plt+0x1914>
  4208a4:	ldr	x0, [sp, #120]
  4208a8:	bl	41c6e0 <X509_NAME_free@plt>
  4208ac:	mov	x0, x19
  4208b0:	bl	41d3a0 <X509_NAME_dup@plt>
  4208b4:	str	x0, [sp, #120]
  4208b8:	cbnz	x0, 4204e8 <ASN1_generate_nconf@plt+0x1b78>
  4208bc:	b	42043c <ASN1_generate_nconf@plt+0x1acc>
  4208c0:	ldr	x0, [sp, #144]
  4208c4:	bl	41d620 <X509_get_subject_name@plt>
  4208c8:	mov	x1, x0
  4208cc:	mov	x0, x20
  4208d0:	bl	41e060 <X509_set_issuer_name@plt>
  4208d4:	cbnz	w0, 42052c <ASN1_generate_nconf@plt+0x1bbc>
  4208d8:	b	42082c <ASN1_generate_nconf@plt+0x1ebc>
  4208dc:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  4208e0:	add	x21, sp, #0xc8
  4208e4:	add	x23, x23, #0x3d0
  4208e8:	mov	w22, #0xffffffff            	// #-1
  4208ec:	ldp	x25, x26, [sp, #64]
  4208f0:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  4208f4:	ldr	x1, [sp, #96]
  4208f8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4208fc:	adrp	x3, 461000 <ASN1_generate_nconf@plt+0x42690>
  420900:	add	x3, x3, #0x618
  420904:	ldr	x0, [x0, #56]
  420908:	ldr	x2, [x1, #8]
  42090c:	cbz	x24, 420914 <ASN1_generate_nconf@plt+0x1fa4>
  420910:	ldr	x3, [x24, #8]
  420914:	cbz	x23, 420980 <ASN1_generate_nconf@plt+0x2010>
  420918:	ldr	x4, [x23, #8]
  42091c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420920:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420924:	add	x1, x1, #0x898
  420928:	add	x21, sp, #0xc8
  42092c:	bl	419740 <BIO_printf@plt>
  420930:	add	x23, x23, #0x3d0
  420934:	mov	x20, #0x0                   	// #0
  420938:	mov	x19, #0x0                   	// #0
  42093c:	mov	w22, #0xffffffff            	// #-1
  420940:	ldp	x25, x26, [sp, #64]
  420944:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420948:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42094c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420950:	add	x1, x1, #0xa08
  420954:	add	x21, sp, #0xc8
  420958:	ldr	x0, [x23, #56]
  42095c:	mov	x19, #0x0                   	// #0
  420960:	mov	w22, #0xffffffff            	// #-1
  420964:	bl	419740 <BIO_printf@plt>
  420968:	ldr	x0, [x23, #56]
  42096c:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420970:	add	x23, x23, #0x3d0
  420974:	bl	41e7f0 <ERR_print_errors@plt>
  420978:	ldp	x25, x26, [sp, #64]
  42097c:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420980:	adrp	x4, 461000 <ASN1_generate_nconf@plt+0x42690>
  420984:	add	x4, x4, #0x618
  420988:	b	42091c <ASN1_generate_nconf@plt+0x1fac>
  42098c:	ldr	x1, [sp, #144]
  420990:	mov	x0, x19
  420994:	ldr	x3, [sp, #384]
  420998:	mov	x2, x20
  42099c:	mov	w5, #0x0                   	// #0
  4209a0:	mov	x4, #0x0                   	// #0
  4209a4:	bl	41b1f0 <X509V3_set_ctx@plt>
  4209a8:	b	4205c8 <ASN1_generate_nconf@plt+0x1c58>
  4209ac:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4209b0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4209b4:	add	x1, x1, #0xa30
  4209b8:	ldr	x0, [x25, #56]
  4209bc:	bl	419740 <BIO_printf@plt>
  4209c0:	b	420630 <ASN1_generate_nconf@plt+0x1cc0>
  4209c4:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4209c8:	add	x2, x2, #0x658
  4209cc:	b	4207ec <ASN1_generate_nconf@plt+0x1e7c>
  4209d0:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4209d4:	add	x2, x2, #0x658
  4209d8:	b	4207d4 <ASN1_generate_nconf@plt+0x1e64>
  4209dc:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4209e0:	add	x2, x2, #0x658
  4209e4:	b	4207bc <ASN1_generate_nconf@plt+0x1e4c>
  4209e8:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4209ec:	add	x2, x2, #0x658
  4209f0:	b	4207a4 <ASN1_generate_nconf@plt+0x1e34>
  4209f4:	ldr	x2, [x19, #8]
  4209f8:	cbz	x2, 420a1c <ASN1_generate_nconf@plt+0x20ac>
  4209fc:	ldr	x0, [x25, #56]
  420a00:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a04:	add	x1, x1, #0xb30
  420a08:	bl	419740 <BIO_printf@plt>
  420a0c:	b	42079c <ASN1_generate_nconf@plt+0x1e2c>
  420a10:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a14:	add	x2, x2, #0x648
  420a18:	b	42077c <ASN1_generate_nconf@plt+0x1e0c>
  420a1c:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a20:	add	x2, x2, #0x658
  420a24:	b	4209fc <ASN1_generate_nconf@plt+0x208c>
  420a28:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a2c:	add	x2, x2, #0x650
  420a30:	b	42077c <ASN1_generate_nconf@plt+0x1e0c>
  420a34:	ldr	x0, [sp, #152]
  420a38:	mov	x2, x21
  420a3c:	mov	w1, #0x3                   	// #3
  420a40:	ldr	x0, [x0]
  420a44:	bl	419d00 <TXT_DB_get_by_index@plt>
  420a48:	mov	x19, x0
  420a4c:	cbz	x0, 420ac8 <ASN1_generate_nconf@plt+0x2158>
  420a50:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420a54:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a58:	ldr	x2, [sp, #224]
  420a5c:	add	x1, x1, #0xaa8
  420a60:	ldr	x0, [x25, #56]
  420a64:	bl	419740 <BIO_printf@plt>
  420a68:	ldr	x0, [x25, #56]
  420a6c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420a70:	add	x1, x1, #0xae0
  420a74:	bl	419740 <BIO_printf@plt>
  420a78:	b	42073c <ASN1_generate_nconf@plt+0x1dcc>
  420a7c:	mov	x1, x23
  420a80:	mov	w2, #0x6d6                 	// #1750
  420a84:	bl	41b1e0 <CRYPTO_free@plt>
  420a88:	ldr	x0, [sp, #224]
  420a8c:	mov	x1, x23
  420a90:	mov	w2, #0x6d7                 	// #1751
  420a94:	bl	41af90 <CRYPTO_strdup@plt>
  420a98:	str	x0, [sp, #240]
  420a9c:	mov	x19, x0
  420aa0:	cbnz	x0, 4206f4 <ASN1_generate_nconf@plt+0x1d84>
  420aa4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420aa8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420aac:	add	x21, sp, #0xc8
  420ab0:	add	x1, x1, #0x3e8
  420ab4:	ldr	x0, [x0, #56]
  420ab8:	mov	w22, #0xffffffff            	// #-1
  420abc:	bl	419740 <BIO_printf@plt>
  420ac0:	ldp	x25, x26, [sp, #64]
  420ac4:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420ac8:	ldr	w0, [sp, #424]
  420acc:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420ad0:	cbz	w0, 420cd4 <ASN1_generate_nconf@plt+0x2364>
  420ad4:	ldr	x0, [x25, #56]
  420ad8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420adc:	add	x1, x1, #0xbc0
  420ae0:	bl	419740 <BIO_printf@plt>
  420ae4:	ldr	x22, [x25, #56]
  420ae8:	mov	x0, x20
  420aec:	bl	41d510 <X509_get0_notAfter@plt>
  420af0:	mov	x1, x0
  420af4:	mov	x0, x22
  420af8:	bl	41a0b0 <ASN1_TIME_print@plt>
  420afc:	ldr	x0, [sp, #360]
  420b00:	cbnz	x0, 420cbc <ASN1_generate_nconf@plt+0x234c>
  420b04:	ldr	x0, [x25, #56]
  420b08:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  420b0c:	add	x1, x1, #0xa60
  420b10:	bl	419740 <BIO_printf@plt>
  420b14:	ldr	w0, [sp, #368]
  420b18:	cbnz	w0, 420b70 <ASN1_generate_nconf@plt+0x2200>
  420b1c:	ldr	x0, [x25, #56]
  420b20:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420b24:	add	x1, x1, #0xbf8
  420b28:	bl	419740 <BIO_printf@plt>
  420b2c:	ldr	x0, [x25, #56]
  420b30:	mov	x2, #0x0                   	// #0
  420b34:	mov	w1, #0xb                   	// #11
  420b38:	mov	x3, #0x0                   	// #0
  420b3c:	bl	41de90 <BIO_ctrl@plt>
  420b40:	strb	wzr, [sp, #248]
  420b44:	adrp	x2, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  420b48:	add	x0, sp, #0xf8
  420b4c:	mov	w1, #0x19                  	// #25
  420b50:	ldr	x2, [x2, #3960]
  420b54:	bl	419a80 <fgets@plt>
  420b58:	cbz	x0, 420d1c <ASN1_generate_nconf@plt+0x23ac>
  420b5c:	ldrb	w0, [sp, #248]
  420b60:	and	w0, w0, #0xffffffdf
  420b64:	and	w0, w0, #0xff
  420b68:	cmp	w0, #0x59
  420b6c:	b.ne	420d00 <ASN1_generate_nconf@plt+0x2390>  // b.any
  420b70:	mov	x0, x20
  420b74:	bl	41c9f0 <X509_get0_pubkey@plt>
  420b78:	mov	x22, x0
  420b7c:	bl	41a3b0 <EVP_PKEY_missing_parameters@plt>
  420b80:	cbnz	w0, 420d9c <ASN1_generate_nconf@plt+0x242c>
  420b84:	ldp	x1, x2, [sp, #160]
  420b88:	mov	x0, x20
  420b8c:	ldr	x3, [sp, #176]
  420b90:	bl	4392f8 <ASN1_generate_nconf@plt+0x1a988>
  420b94:	cbz	w0, 420d90 <ASN1_generate_nconf@plt+0x2420>
  420b98:	mov	x1, x23
  420b9c:	mov	w2, #0x742                 	// #1858
  420ba0:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  420ba4:	add	x0, x0, #0x440
  420ba8:	bl	41af90 <CRYPTO_strdup@plt>
  420bac:	mov	x1, x0
  420bb0:	mov	x0, x20
  420bb4:	str	x1, [sp, #200]
  420bb8:	bl	41d510 <X509_get0_notAfter@plt>
  420bbc:	mov	x22, x0
  420bc0:	ldr	w0, [x0]
  420bc4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420bc8:	add	x1, x1, #0xc70
  420bcc:	add	w0, w0, #0x1
  420bd0:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  420bd4:	ldrsw	x2, [x22]
  420bd8:	ldr	x1, [x22, #8]
  420bdc:	str	x0, [sp, #208]
  420be0:	bl	41a800 <memcpy@plt>
  420be4:	ldrsw	x3, [x22]
  420be8:	mov	x1, x23
  420bec:	ldr	x4, [sp, #208]
  420bf0:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  420bf4:	mov	w2, #0x748                 	// #1864
  420bf8:	add	x0, x0, #0x458
  420bfc:	strb	wzr, [x4, x3]
  420c00:	str	xzr, [sp, #216]
  420c04:	bl	41af90 <CRYPTO_strdup@plt>
  420c08:	str	x0, [sp, #232]
  420c0c:	ldr	x1, [sp, #200]
  420c10:	cbz	x1, 420d3c <ASN1_generate_nconf@plt+0x23cc>
  420c14:	ldr	x1, [sp, #208]
  420c18:	cmp	x1, #0x0
  420c1c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  420c20:	b.eq	420d3c <ASN1_generate_nconf@plt+0x23cc>  // b.none
  420c24:	ldr	x0, [sp, #240]
  420c28:	cbz	x0, 420d3c <ASN1_generate_nconf@plt+0x23cc>
  420c2c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420c30:	mov	w0, #0x38                  	// #56
  420c34:	add	x1, x1, #0xc80
  420c38:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  420c3c:	mov	x19, x0
  420c40:	mov	x1, #0x0                   	// #0
  420c44:	ldr	x0, [x1, x21]
  420c48:	str	x0, [x19, x1]
  420c4c:	add	x1, x1, #0x8
  420c50:	cmp	x1, #0x30
  420c54:	b.ne	420c44 <ASN1_generate_nconf@plt+0x22d4>  // b.any
  420c58:	ldr	x0, [sp, #152]
  420c5c:	mov	x1, x19
  420c60:	ldr	x0, [x0]
  420c64:	str	xzr, [x19, #48]
  420c68:	bl	41b140 <TXT_DB_insert@plt>
  420c6c:	cbz	w0, 420d58 <ASN1_generate_nconf@plt+0x23e8>
  420c70:	mov	x1, x23
  420c74:	mov	w2, #0x760                 	// #1888
  420c78:	mov	x0, #0x0                   	// #0
  420c7c:	bl	41b1e0 <CRYPTO_free@plt>
  420c80:	mov	x0, x27
  420c84:	mov	w22, #0x1                   	// #1
  420c88:	bl	41c6e0 <X509_NAME_free@plt>
  420c8c:	ldr	x0, [sp, #120]
  420c90:	bl	41c6e0 <X509_NAME_free@plt>
  420c94:	ldr	x0, [sp, #136]
  420c98:	ldp	x25, x26, [sp, #64]
  420c9c:	str	x20, [x0]
  420ca0:	mov	w0, w22
  420ca4:	ldp	x19, x20, [sp, #16]
  420ca8:	ldp	x21, x22, [sp, #32]
  420cac:	ldp	x23, x24, [sp, #48]
  420cb0:	ldp	x27, x28, [sp, #80]
  420cb4:	ldp	x29, x30, [sp], #304
  420cb8:	ret
  420cbc:	ldr	x0, [x25, #56]
  420cc0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420cc4:	ldr	x2, [sp, #360]
  420cc8:	add	x1, x1, #0xbe8
  420ccc:	bl	419740 <BIO_printf@plt>
  420cd0:	b	420b04 <ASN1_generate_nconf@plt+0x2194>
  420cd4:	ldr	x0, [x25, #56]
  420cd8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420cdc:	add	x1, x1, #0xba8
  420ce0:	bl	419740 <BIO_printf@plt>
  420ce4:	ldp	x1, x2, [sp, #408]
  420ce8:	mov	x3, #0x208                 	// #520
  420cec:	ldr	x0, [x25, #56]
  420cf0:	orr	x3, x1, x3
  420cf4:	mov	x1, x20
  420cf8:	bl	41d140 <X509_print_ex@plt>
  420cfc:	b	420ad4 <ASN1_generate_nconf@plt+0x2164>
  420d00:	ldr	x0, [x25, #56]
  420d04:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420d08:	mov	w22, #0x0                   	// #0
  420d0c:	add	x1, x1, #0xc48
  420d10:	bl	419740 <BIO_printf@plt>
  420d14:	ldp	x25, x26, [sp, #64]
  420d18:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420d1c:	ldr	x0, [x25, #56]
  420d20:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420d24:	mov	x19, #0x0                   	// #0
  420d28:	add	x1, x1, #0xc18
  420d2c:	mov	w22, #0x0                   	// #0
  420d30:	bl	419740 <BIO_printf@plt>
  420d34:	ldp	x25, x26, [sp, #64]
  420d38:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420d3c:	ldr	x0, [x25, #56]
  420d40:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420d44:	mov	w22, #0xffffffff            	// #-1
  420d48:	add	x1, x1, #0x3e8
  420d4c:	bl	419740 <BIO_printf@plt>
  420d50:	ldp	x25, x26, [sp, #64]
  420d54:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420d58:	ldr	x0, [x25, #56]
  420d5c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420d60:	add	x1, x1, #0x468
  420d64:	mov	w22, #0xffffffff            	// #-1
  420d68:	bl	419740 <BIO_printf@plt>
  420d6c:	ldr	x0, [sp, #152]
  420d70:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420d74:	add	x1, x1, #0x488
  420d78:	ldr	x2, [x0]
  420d7c:	ldr	x0, [x25, #56]
  420d80:	ldr	x2, [x2, #32]
  420d84:	bl	419740 <BIO_printf@plt>
  420d88:	ldp	x25, x26, [sp, #64]
  420d8c:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420d90:	mov	w22, #0xffffffff            	// #-1
  420d94:	ldp	x25, x26, [sp, #64]
  420d98:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420d9c:	ldr	x0, [sp, #160]
  420da0:	bl	41a3b0 <EVP_PKEY_missing_parameters@plt>
  420da4:	cbnz	w0, 420b84 <ASN1_generate_nconf@plt+0x2214>
  420da8:	ldr	x1, [sp, #160]
  420dac:	mov	x0, x22
  420db0:	bl	41e600 <EVP_PKEY_copy_parameters@plt>
  420db4:	b	420b84 <ASN1_generate_nconf@plt+0x2214>
  420db8:	ldr	x0, [sp, #304]
  420dbc:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420dc0:	add	x23, x23, #0x3d0
  420dc4:	bl	41c950 <BN_bn2hex@plt>
  420dc8:	str	x0, [sp, #224]
  420dcc:	b	4206e0 <ASN1_generate_nconf@plt+0x1d70>
  420dd0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420dd4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420dd8:	mov	w22, #0xffffffff            	// #-1
  420ddc:	add	x1, x1, #0x3e8
  420de0:	ldr	x0, [x0, #56]
  420de4:	b	4200fc <ASN1_generate_nconf@plt+0x178c>
  420de8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420dec:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420df0:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420df4:	add	x1, x1, #0x3e8
  420df8:	ldr	x0, [x0, #56]
  420dfc:	add	x21, sp, #0xc8
  420e00:	add	x23, x23, #0x3d0
  420e04:	bl	419740 <BIO_printf@plt>
  420e08:	ldp	x25, x26, [sp, #64]
  420e0c:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420e10:	mov	x0, x19
  420e14:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  420e18:	bl	41c6e0 <X509_NAME_free@plt>
  420e1c:	add	x21, sp, #0xc8
  420e20:	add	x23, x23, #0x3d0
  420e24:	mov	w22, #0xffffffff            	// #-1
  420e28:	mov	x19, #0x0                   	// #0
  420e2c:	ldp	x25, x26, [sp, #64]
  420e30:	b	420110 <ASN1_generate_nconf@plt+0x17a0>
  420e34:	mov	x0, x20
  420e38:	mov	x1, #0x2                   	// #2
  420e3c:	bl	41caa0 <X509_set_version@plt>
  420e40:	cbnz	w0, 420628 <ASN1_generate_nconf@plt+0x1cb8>
  420e44:	b	42082c <ASN1_generate_nconf@plt+0x1ebc>
  420e48:	ldr	x1, [sp, #400]
  420e4c:	mov	x0, x19
  420e50:	bl	419ae0 <X509V3_set_nconf@plt>
  420e54:	ldp	x2, x0, [sp, #392]
  420e58:	mov	x3, x20
  420e5c:	mov	x1, x19
  420e60:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  420e64:	cbz	w0, 42080c <ASN1_generate_nconf@plt+0x1e9c>
  420e68:	ldr	w0, [sp, #376]
  420e6c:	cbz	w0, 4205fc <ASN1_generate_nconf@plt+0x1c8c>
  420e70:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420e74:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420e78:	add	x1, x1, #0x9d8
  420e7c:	ldr	x0, [x25, #56]
  420e80:	bl	419740 <BIO_printf@plt>
  420e84:	b	4205fc <ASN1_generate_nconf@plt+0x1c8c>
  420e88:	ldr	x0, [x25, #56]
  420e8c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420e90:	ldr	x2, [sp, #392]
  420e94:	add	x1, x1, #0x980
  420e98:	bl	419740 <BIO_printf@plt>
  420e9c:	ldr	x0, [x25, #56]
  420ea0:	bl	41e7f0 <ERR_print_errors@plt>
  420ea4:	b	42082c <ASN1_generate_nconf@plt+0x1ebc>
  420ea8:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420eac:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420eb0:	add	x1, x1, #0x960
  420eb4:	ldr	x0, [x25, #56]
  420eb8:	bl	419740 <BIO_printf@plt>
  420ebc:	ldr	x1, [x21, #8]
  420ec0:	mov	x0, x19
  420ec4:	bl	419ae0 <X509V3_set_nconf@plt>
  420ec8:	ldr	x0, [x21, #8]
  420ecc:	mov	x3, x20
  420ed0:	ldr	x2, [sp, #392]
  420ed4:	mov	x1, x19
  420ed8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  420edc:	cbz	w0, 420e88 <ASN1_generate_nconf@plt+0x2518>
  420ee0:	ldr	x0, [x25, #56]
  420ee4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420ee8:	add	x1, x1, #0x9a8
  420eec:	bl	419740 <BIO_printf@plt>
  420ef0:	b	4205fc <ASN1_generate_nconf@plt+0x1c8c>
  420ef4:	nop
  420ef8:	sub	sp, sp, #0x100
  420efc:	stp	x29, x30, [sp, #144]
  420f00:	add	x29, sp, #0x90
  420f04:	stp	x19, x20, [sp, #160]
  420f08:	stp	x21, x22, [sp, #176]
  420f0c:	mov	x21, x1
  420f10:	mov	x22, x7
  420f14:	stp	x23, x24, [sp, #192]
  420f18:	mov	x23, x2
  420f1c:	stp	x25, x26, [sp, #208]
  420f20:	mov	x25, x3
  420f24:	mov	x26, x4
  420f28:	stp	x27, x28, [sp, #224]
  420f2c:	mov	x27, x5
  420f30:	mov	x28, x6
  420f34:	str	x0, [sp, #248]
  420f38:	mov	x0, x1
  420f3c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  420f40:	add	x1, x1, #0x170
  420f44:	bl	41b1c0 <BIO_new_file@plt>
  420f48:	mov	x20, x0
  420f4c:	cbz	x0, 421120 <ASN1_generate_nconf@plt+0x27b0>
  420f50:	mov	x3, #0x0                   	// #0
  420f54:	mov	x2, #0x0                   	// #0
  420f58:	mov	x1, #0x0                   	// #0
  420f5c:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  420f60:	mov	x19, x0
  420f64:	cbz	x0, 421150 <ASN1_generate_nconf@plt+0x27e0>
  420f68:	ldr	w1, [sp, #344]
  420f6c:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  420f70:	ldr	x0, [x21, #56]
  420f74:	cbnz	w1, 4210ec <ASN1_generate_nconf@plt+0x277c>
  420f78:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420f7c:	add	x1, x1, #0xcf0
  420f80:	bl	419740 <BIO_printf@plt>
  420f84:	ldr	w0, [sp, #384]
  420f88:	cbnz	w0, 4210ac <ASN1_generate_nconf@plt+0x273c>
  420f8c:	mov	x0, x19
  420f90:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  420f94:	mov	x1, x0
  420f98:	cbz	x0, 421138 <ASN1_generate_nconf@plt+0x27c8>
  420f9c:	mov	x0, x19
  420fa0:	bl	41d1d0 <X509_REQ_verify@plt>
  420fa4:	mov	w24, w0
  420fa8:	cmp	w24, #0x0
  420fac:	ldr	x0, [x21, #56]
  420fb0:	b.lt	421104 <ASN1_generate_nconf@plt+0x2794>  // b.tstop
  420fb4:	b.eq	4210d4 <ASN1_generate_nconf@plt+0x2764>  // b.none
  420fb8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  420fbc:	add	x1, x1, #0xdd8
  420fc0:	bl	419740 <BIO_printf@plt>
  420fc4:	str	x19, [sp, #80]
  420fc8:	ldr	w8, [sp, #320]
  420fcc:	mov	x5, x28
  420fd0:	str	w8, [sp, #64]
  420fd4:	mov	x4, x27
  420fd8:	ldr	w8, [sp, #344]
  420fdc:	mov	x3, x26
  420fe0:	ldr	x0, [sp, #256]
  420fe4:	str	x0, [sp]
  420fe8:	str	w8, [sp, #72]
  420fec:	mov	x2, x25
  420ff0:	ldr	x0, [sp, #264]
  420ff4:	str	x0, [sp, #8]
  420ff8:	ldr	x8, [sp, #328]
  420ffc:	str	x8, [sp, #88]
  421000:	ldr	x0, [sp, #272]
  421004:	str	x0, [sp, #16]
  421008:	ldr	x8, [sp, #336]
  42100c:	str	x8, [sp, #96]
  421010:	ldr	w0, [sp, #280]
  421014:	mov	x1, x23
  421018:	ldr	x8, [sp, #352]
  42101c:	str	w0, [sp, #24]
  421020:	ldr	w0, [sp, #288]
  421024:	add	x7, x22, #0x8
  421028:	str	x8, [sp, #104]
  42102c:	ldr	x6, [sp, #304]
  421030:	str	w0, [sp, #32]
  421034:	ldr	x8, [sp, #360]
  421038:	str	x6, [sp, #48]
  42103c:	str	x8, [sp, #112]
  421040:	ldr	w8, [sp, #368]
  421044:	ldr	x0, [sp, #296]
  421048:	str	x0, [sp, #40]
  42104c:	ldr	x6, [sp, #312]
  421050:	str	x6, [sp, #56]
  421054:	str	w8, [sp, #120]
  421058:	mov	x6, x22
  42105c:	ldr	x0, [sp, #248]
  421060:	ldr	w8, [sp, #376]
  421064:	str	w8, [sp, #128]
  421068:	ldr	w8, [sp, #384]
  42106c:	str	w8, [sp, #136]
  421070:	bl	41fd90 <ASN1_generate_nconf@plt+0x1420>
  421074:	mov	w24, w0
  421078:	mov	x0, x19
  42107c:	bl	41b8f0 <X509_REQ_free@plt>
  421080:	mov	x0, x20
  421084:	bl	41df00 <BIO_free@plt>
  421088:	mov	w0, w24
  42108c:	ldp	x29, x30, [sp, #144]
  421090:	ldp	x19, x20, [sp, #160]
  421094:	ldp	x21, x22, [sp, #176]
  421098:	ldp	x23, x24, [sp, #192]
  42109c:	ldp	x25, x26, [sp, #208]
  4210a0:	ldp	x27, x28, [sp, #224]
  4210a4:	add	sp, sp, #0x100
  4210a8:	ret
  4210ac:	mov	x1, x23
  4210b0:	mov	x0, x19
  4210b4:	bl	41d190 <X509_REQ_check_private_key@plt>
  4210b8:	mov	w24, w0
  4210bc:	cbnz	w0, 420f8c <ASN1_generate_nconf@plt+0x261c>
  4210c0:	ldr	x0, [x21, #56]
  4210c4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4210c8:	add	x1, x1, #0xd20
  4210cc:	bl	419740 <BIO_printf@plt>
  4210d0:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  4210d4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4210d8:	add	x1, x1, #0xda0
  4210dc:	bl	419740 <BIO_printf@plt>
  4210e0:	ldr	x0, [x21, #56]
  4210e4:	bl	41e7f0 <ERR_print_errors@plt>
  4210e8:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  4210ec:	ldr	x2, [sp, #360]
  4210f0:	mov	x1, x19
  4210f4:	mov	x3, #0x0                   	// #0
  4210f8:	bl	41ca50 <X509_REQ_print_ex@plt>
  4210fc:	ldr	x0, [x21, #56]
  421100:	b	420f78 <ASN1_generate_nconf@plt+0x2608>
  421104:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421108:	add	x1, x1, #0xd78
  42110c:	bl	419740 <BIO_printf@plt>
  421110:	mov	w24, #0x0                   	// #0
  421114:	ldr	x0, [x21, #56]
  421118:	bl	41e7f0 <ERR_print_errors@plt>
  42111c:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  421120:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421124:	mov	x19, #0x0                   	// #0
  421128:	mov	w24, #0xffffffff            	// #-1
  42112c:	ldr	x0, [x0, #56]
  421130:	bl	41e7f0 <ERR_print_errors@plt>
  421134:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  421138:	ldr	x0, [x21, #56]
  42113c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421140:	mov	w24, #0xffffffff            	// #-1
  421144:	add	x1, x1, #0xd58
  421148:	bl	419740 <BIO_printf@plt>
  42114c:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  421150:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421154:	mov	x2, x21
  421158:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42115c:	mov	w24, #0xffffffff            	// #-1
  421160:	ldr	x0, [x0, #56]
  421164:	add	x1, x1, #0xcc0
  421168:	bl	419740 <BIO_printf@plt>
  42116c:	b	421078 <ASN1_generate_nconf@plt+0x2708>
  421170:	stp	x29, x30, [sp, #-96]!
  421174:	mov	x29, sp
  421178:	stp	x23, x24, [sp, #48]
  42117c:	adrp	x23, 461000 <ASN1_generate_nconf@plt+0x42690>
  421180:	add	x23, x23, #0x3d0
  421184:	mov	x24, x1
  421188:	mov	x1, x23
  42118c:	stp	x19, x20, [sp, #16]
  421190:	mov	x19, x0
  421194:	mov	x0, x4
  421198:	stp	x21, x22, [sp, #32]
  42119c:	stp	x25, x26, [sp, #64]
  4211a0:	mov	x26, x2
  4211a4:	mov	x25, x3
  4211a8:	mov	w2, #0x9cc                 	// #2508
  4211ac:	stp	x27, x28, [sp, #80]
  4211b0:	bl	41af90 <CRYPTO_strdup@plt>
  4211b4:	mov	x22, x0
  4211b8:	cbz	x0, 421354 <ASN1_generate_nconf@plt+0x29e4>
  4211bc:	mov	w1, #0x2c                  	// #44
  4211c0:	bl	41d830 <strchr@plt>
  4211c4:	mov	x21, x0
  4211c8:	cbz	x0, 42126c <ASN1_generate_nconf@plt+0x28fc>
  4211cc:	strb	wzr, [x21], #1
  4211d0:	mov	w1, #0x2c                  	// #44
  4211d4:	mov	x0, x21
  4211d8:	bl	41d830 <strchr@plt>
  4211dc:	mov	x27, x0
  4211e0:	cbz	x0, 4211e8 <ASN1_generate_nconf@plt+0x2878>
  4211e4:	strb	wzr, [x27], #1
  4211e8:	cbz	x19, 421210 <ASN1_generate_nconf@plt+0x28a0>
  4211ec:	bl	41d710 <ASN1_UTCTIME_new@plt>
  4211f0:	str	x0, [x19]
  4211f4:	mov	x28, x0
  4211f8:	cbz	x0, 421374 <ASN1_generate_nconf@plt+0x2a04>
  4211fc:	mov	x1, x22
  421200:	bl	41c7e0 <ASN1_UTCTIME_set_string@plt>
  421204:	mov	w20, w0
  421208:	cbz	w0, 421390 <ASN1_generate_nconf@plt+0x2a20>
  42120c:	cbz	x21, 421274 <ASN1_generate_nconf@plt+0x2904>
  421210:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421214:	adrp	x28, 463000 <ASN1_generate_nconf@plt+0x44690>
  421218:	add	x1, x1, #0x398
  42121c:	add	x28, x28, #0x410
  421220:	mov	x19, #0x0                   	// #0
  421224:	b	42122c <ASN1_generate_nconf@plt+0x28bc>
  421228:	ldr	x1, [x28, x19, lsl #3]
  42122c:	mov	x0, x21
  421230:	bl	41e540 <strcasecmp@plt>
  421234:	mov	w20, w0
  421238:	cbz	w20, 4212cc <ASN1_generate_nconf@plt+0x295c>
  42123c:	add	x19, x19, #0x1
  421240:	cmp	x19, #0xb
  421244:	b.ne	421228 <ASN1_generate_nconf@plt+0x28b8>  // b.any
  421248:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42124c:	mov	x2, x21
  421250:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421254:	mov	x28, #0x0                   	// #0
  421258:	ldr	x0, [x0, #56]
  42125c:	add	x1, x1, #0xea8
  421260:	mov	w20, #0x0                   	// #0
  421264:	bl	419740 <BIO_printf@plt>
  421268:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  42126c:	mov	x27, #0x0                   	// #0
  421270:	cbnz	x19, 4211ec <ASN1_generate_nconf@plt+0x287c>
  421274:	mov	x28, #0x0                   	// #0
  421278:	mov	w19, #0xffffffff            	// #-1
  42127c:	cbz	x24, 421284 <ASN1_generate_nconf@plt+0x2914>
  421280:	str	w19, [x24]
  421284:	mov	w20, #0x1                   	// #1
  421288:	cbz	x25, 421294 <ASN1_generate_nconf@plt+0x2924>
  42128c:	str	x28, [x25]
  421290:	mov	x28, #0x0                   	// #0
  421294:	mov	x1, x23
  421298:	mov	w2, #0xa2a                 	// #2602
  42129c:	mov	x0, x22
  4212a0:	bl	41b1e0 <CRYPTO_free@plt>
  4212a4:	mov	x0, x28
  4212a8:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  4212ac:	mov	w0, w20
  4212b0:	ldp	x19, x20, [sp, #16]
  4212b4:	ldp	x21, x22, [sp, #32]
  4212b8:	ldp	x23, x24, [sp, #48]
  4212bc:	ldp	x25, x26, [sp, #64]
  4212c0:	ldp	x27, x28, [sp, #80]
  4212c4:	ldp	x29, x30, [sp], #96
  4212c8:	ret
  4212cc:	cmp	w19, #0x7
  4212d0:	b.eq	421348 <ASN1_generate_nconf@plt+0x29d8>  // b.none
  4212d4:	cmp	w19, #0x8
  4212d8:	b.eq	42131c <ASN1_generate_nconf@plt+0x29ac>  // b.none
  4212dc:	sub	w0, w19, #0x9
  4212e0:	mov	x28, #0x0                   	// #0
  4212e4:	cmp	w0, #0x1
  4212e8:	b.hi	42127c <ASN1_generate_nconf@plt+0x290c>  // b.pmore
  4212ec:	cbz	x27, 4213e8 <ASN1_generate_nconf@plt+0x2a78>
  4212f0:	bl	41a310 <ASN1_GENERALIZEDTIME_new@plt>
  4212f4:	mov	x28, x0
  4212f8:	cbz	x0, 421410 <ASN1_generate_nconf@plt+0x2aa0>
  4212fc:	mov	x1, x27
  421300:	bl	41c5b0 <ASN1_GENERALIZEDTIME_set_string@plt>
  421304:	mov	w20, w0
  421308:	cbz	w0, 4213b0 <ASN1_generate_nconf@plt+0x2a40>
  42130c:	cmp	w19, #0x9
  421310:	cset	w19, ne  // ne = any
  421314:	add	w19, w19, #0x1
  421318:	b	42127c <ASN1_generate_nconf@plt+0x290c>
  42131c:	cbz	x27, 4213cc <ASN1_generate_nconf@plt+0x2a5c>
  421320:	mov	x0, x27
  421324:	mov	w1, #0x0                   	// #0
  421328:	bl	41c4a0 <OBJ_txt2obj@plt>
  42132c:	mov	x28, x0
  421330:	cbz	x0, 421428 <ASN1_generate_nconf@plt+0x2ab8>
  421334:	cbz	x26, 421400 <ASN1_generate_nconf@plt+0x2a90>
  421338:	mov	w19, #0x6                   	// #6
  42133c:	mov	x28, #0x0                   	// #0
  421340:	str	x0, [x26]
  421344:	b	42127c <ASN1_generate_nconf@plt+0x290c>
  421348:	mov	x28, #0x0                   	// #0
  42134c:	mov	w19, #0x8                   	// #8
  421350:	b	42127c <ASN1_generate_nconf@plt+0x290c>
  421354:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421358:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42135c:	mov	x28, #0x0                   	// #0
  421360:	add	x1, x1, #0xde8
  421364:	ldr	x0, [x0, #56]
  421368:	mov	w20, #0x0                   	// #0
  42136c:	bl	419740 <BIO_printf@plt>
  421370:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  421374:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421378:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42137c:	mov	w20, #0x0                   	// #0
  421380:	add	x1, x1, #0xde8
  421384:	ldr	x0, [x0, #56]
  421388:	bl	419740 <BIO_printf@plt>
  42138c:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  421390:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421394:	mov	x2, x22
  421398:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42139c:	mov	x28, #0x0                   	// #0
  4213a0:	ldr	x0, [x0, #56]
  4213a4:	add	x1, x1, #0xe08
  4213a8:	bl	419740 <BIO_printf@plt>
  4213ac:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  4213b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4213b4:	mov	x2, x27
  4213b8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4213bc:	add	x1, x1, #0xe88
  4213c0:	ldr	x0, [x0, #56]
  4213c4:	bl	419740 <BIO_printf@plt>
  4213c8:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  4213cc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4213d0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4213d4:	mov	x28, #0x0                   	// #0
  4213d8:	add	x1, x1, #0xe28
  4213dc:	ldr	x0, [x0, #56]
  4213e0:	bl	419740 <BIO_printf@plt>
  4213e4:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  4213e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4213ec:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4213f0:	add	x1, x1, #0xe68
  4213f4:	ldr	x0, [x0, #56]
  4213f8:	bl	419740 <BIO_printf@plt>
  4213fc:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  421400:	mov	x28, #0x0                   	// #0
  421404:	mov	w19, #0x6                   	// #6
  421408:	bl	41d500 <ASN1_OBJECT_free@plt>
  42140c:	b	42127c <ASN1_generate_nconf@plt+0x290c>
  421410:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421414:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421418:	add	x1, x1, #0xde8
  42141c:	ldr	x0, [x0, #56]
  421420:	bl	419740 <BIO_printf@plt>
  421424:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  421428:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42142c:	mov	x2, x27
  421430:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421434:	add	x1, x1, #0xe48
  421438:	ldr	x0, [x0, #56]
  42143c:	bl	419740 <BIO_printf@plt>
  421440:	b	421294 <ASN1_generate_nconf@plt+0x2924>
  421444:	nop
  421448:	stp	x29, x30, [sp, #-80]!
  42144c:	mov	w5, #0xffffffff            	// #-1
  421450:	mov	x4, x1
  421454:	mov	x29, sp
  421458:	add	x3, sp, #0x40
  42145c:	add	x2, sp, #0x38
  421460:	add	x1, sp, #0x34
  421464:	stp	x19, x20, [sp, #16]
  421468:	mov	x19, x0
  42146c:	add	x0, sp, #0x48
  421470:	str	w5, [sp, #52]
  421474:	stp	xzr, xzr, [sp, #56]
  421478:	str	xzr, [sp, #72]
  42147c:	bl	421170 <ASN1_generate_nconf@plt+0x2800>
  421480:	cbz	w0, 4214e0 <ASN1_generate_nconf@plt+0x2b70>
  421484:	cbz	x19, 42153c <ASN1_generate_nconf@plt+0x2bcc>
  421488:	ldr	x1, [sp, #72]
  42148c:	mov	x0, x19
  421490:	str	x21, [sp, #32]
  421494:	bl	41d8a0 <X509_REVOKED_set_revocationDate@plt>
  421498:	cbz	w0, 4214dc <ASN1_generate_nconf@plt+0x2b6c>
  42149c:	ldr	w0, [sp, #52]
  4214a0:	mov	x21, #0x0                   	// #0
  4214a4:	cmn	w0, #0x1
  4214a8:	b.ne	421550 <ASN1_generate_nconf@plt+0x2be0>  // b.any
  4214ac:	ldr	x2, [sp, #64]
  4214b0:	cbz	x2, 42152c <ASN1_generate_nconf@plt+0x2bbc>
  4214b4:	mov	x0, x19
  4214b8:	mov	x4, #0x0                   	// #0
  4214bc:	mov	w3, #0x0                   	// #0
  4214c0:	mov	w1, #0x8e                  	// #142
  4214c4:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  4214c8:	mov	w20, w0
  4214cc:	cbnz	w0, 42152c <ASN1_generate_nconf@plt+0x2bbc>
  4214d0:	mov	x19, x21
  4214d4:	ldr	x21, [sp, #32]
  4214d8:	b	4214e8 <ASN1_generate_nconf@plt+0x2b78>
  4214dc:	ldr	x21, [sp, #32]
  4214e0:	mov	x19, #0x0                   	// #0
  4214e4:	mov	w20, #0x0                   	// #0
  4214e8:	mov	w2, #0x98f                 	// #2447
  4214ec:	mov	x0, #0x0                   	// #0
  4214f0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4214f4:	add	x1, x1, #0x3d0
  4214f8:	bl	41b1e0 <CRYPTO_free@plt>
  4214fc:	ldr	x0, [sp, #56]
  421500:	bl	41d500 <ASN1_OBJECT_free@plt>
  421504:	ldr	x0, [sp, #64]
  421508:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  42150c:	mov	x0, x19
  421510:	bl	41ce00 <ASN1_ENUMERATED_free@plt>
  421514:	ldr	x0, [sp, #72]
  421518:	bl	419aa0 <ASN1_TIME_free@plt>
  42151c:	mov	w0, w20
  421520:	ldp	x19, x20, [sp, #16]
  421524:	ldp	x29, x30, [sp], #80
  421528:	ret
  42152c:	ldr	x2, [sp, #56]
  421530:	cbnz	x2, 421590 <ASN1_generate_nconf@plt+0x2c20>
  421534:	mov	x19, x21
  421538:	ldr	x21, [sp, #32]
  42153c:	ldr	w0, [sp, #52]
  421540:	cmn	w0, #0x1
  421544:	cset	w0, ne  // ne = any
  421548:	add	w20, w0, #0x1
  42154c:	b	4214e8 <ASN1_generate_nconf@plt+0x2b78>
  421550:	bl	41c920 <ASN1_ENUMERATED_new@plt>
  421554:	mov	x21, x0
  421558:	cbz	x0, 4214dc <ASN1_generate_nconf@plt+0x2b6c>
  42155c:	ldrsw	x1, [sp, #52]
  421560:	bl	41c530 <ASN1_ENUMERATED_set@plt>
  421564:	mov	w20, w0
  421568:	cbz	w0, 4214d0 <ASN1_generate_nconf@plt+0x2b60>
  42156c:	mov	x2, x21
  421570:	mov	x0, x19
  421574:	mov	x4, #0x0                   	// #0
  421578:	mov	w3, #0x0                   	// #0
  42157c:	mov	w1, #0x8d                  	// #141
  421580:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  421584:	mov	w20, w0
  421588:	cbnz	w0, 4214ac <ASN1_generate_nconf@plt+0x2b3c>
  42158c:	b	4214d0 <ASN1_generate_nconf@plt+0x2b60>
  421590:	mov	x0, x19
  421594:	mov	x4, #0x0                   	// #0
  421598:	mov	x19, x21
  42159c:	mov	w3, #0x0                   	// #0
  4215a0:	mov	w1, #0x1ae                 	// #430
  4215a4:	bl	41b9b0 <X509_REVOKED_add1_ext_i2d@plt>
  4215a8:	mov	w20, w0
  4215ac:	ldr	x21, [sp, #32]
  4215b0:	cbnz	w0, 42153c <ASN1_generate_nconf@plt+0x2bcc>
  4215b4:	b	4214e8 <ASN1_generate_nconf@plt+0x2b78>
  4215b8:	mov	x12, #0x12f0                	// #4848
  4215bc:	sub	sp, sp, x12
  4215c0:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  4215c4:	adrp	x5, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4215c8:	add	x6, sp, #0x288
  4215cc:	mov	w4, #0x8005                	// #32773
  4215d0:	stp	x29, x30, [sp, #144]
  4215d4:	add	x29, sp, #0x90
  4215d8:	stp	x27, x28, [sp, #224]
  4215dc:	add	x27, x2, #0x410
  4215e0:	mov	w28, #0x1                   	// #1
  4215e4:	stp	x25, x26, [sp, #208]
  4215e8:	add	x2, x27, #0x68
  4215ec:	ldrh	w3, [x27, #88]
  4215f0:	ldr	x26, [x5, #80]
  4215f4:	add	x5, sp, #0x268
  4215f8:	strh	w3, [sp, #680]
  4215fc:	add	x3, sp, #0x360
  421600:	stp	x19, x20, [sp, #160]
  421604:	adrp	x19, 463000 <ASN1_generate_nconf@plt+0x44690>
  421608:	add	x19, x19, #0x3b0
  42160c:	stp	x21, x22, [sp, #176]
  421610:	mov	w20, #0x0                   	// #0
  421614:	mov	x22, #0x1001                	// #4097
  421618:	stp	x23, x24, [sp, #192]
  42161c:	mov	w21, #0x0                   	// #0
  421620:	mov	x24, #0x0                   	// #0
  421624:	stp	xzr, xzr, [x5]
  421628:	mov	x25, #0x0                   	// #0
  42162c:	mov	x23, #0x0                   	// #0
  421630:	stp	xzr, xzr, [x6]
  421634:	stp	xzr, xzr, [x5, #16]
  421638:	stp	xzr, xzr, [x6, #16]
  42163c:	str	wzr, [sp, #300]
  421640:	str	wzr, [sp, #320]
  421644:	str	w28, [sp, #368]
  421648:	str	wzr, [sp, #416]
  42164c:	str	xzr, [sp, #424]
  421650:	str	wzr, [sp, #472]
  421654:	str	wzr, [sp, #604]
  421658:	str	w4, [sp, #608]
  42165c:	stur	xzr, [x3, #-182]
  421660:	str	wzr, [sp, #372]
  421664:	strb	wzr, [sp, #690]
  421668:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42166c:	stp	xzr, xzr, [sp, #240]
  421670:	str	wzr, [sp, #256]
  421674:	stp	xzr, xzr, [sp, #264]
  421678:	str	xzr, [sp, #288]
  42167c:	stp	xzr, xzr, [sp, #304]
  421680:	stp	xzr, xzr, [sp, #328]
  421684:	stp	xzr, xzr, [sp, #344]
  421688:	str	xzr, [sp, #360]
  42168c:	stp	xzr, xzr, [sp, #376]
  421690:	stp	xzr, xzr, [sp, #392]
  421694:	str	xzr, [sp, #408]
  421698:	str	wzr, [sp, #432]
  42169c:	str	wzr, [sp, #436]
  4216a0:	str	xzr, [sp, #440]
  4216a4:	str	wzr, [sp, #448]
  4216a8:	str	wzr, [sp, #456]
  4216ac:	str	x0, [sp, #464]
  4216b0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4216b4:	mov	w1, w0
  4216b8:	cbz	w0, 4216ec <ASN1_generate_nconf@plt+0x2d7c>
  4216bc:	cmp	w1, #0x2c
  4216c0:	b.gt	4218a4 <ASN1_generate_nconf@plt+0x2f34>
  4216c4:	cmn	w1, #0x1
  4216c8:	b.lt	4216b0 <ASN1_generate_nconf@plt+0x2d40>  // b.tstop
  4216cc:	add	w1, w1, #0x1
  4216d0:	cmp	w1, #0x2d
  4216d4:	b.hi	4216b0 <ASN1_generate_nconf@plt+0x2d40>  // b.pmore
  4216d8:	ldrh	w0, [x19, w1, uxtw #1]
  4216dc:	adr	x1, 4216e8 <ASN1_generate_nconf@plt+0x2d78>
  4216e0:	add	x0, x1, w0, sxth #2
  4216e4:	br	x0
  4216e8:	mov	w20, #0x1                   	// #1
  4216ec:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4216f0:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4216f4:	str	w0, [sp, #476]
  4216f8:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4216fc:	mov	x3, x0
  421700:	mov	x2, x26
  421704:	ldr	x0, [x28, #56]
  421708:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42170c:	add	x1, x1, #0xec8
  421710:	str	x3, [sp, #480]
  421714:	bl	419740 <BIO_printf@plt>
  421718:	mov	x0, x26
  42171c:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  421720:	mov	x19, x0
  421724:	cbz	x0, 421cc8 <ASN1_generate_nconf@plt+0x3358>
  421728:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42172c:	ldr	x1, [x1, #80]
  421730:	cmp	x1, x26
  421734:	b.eq	421744 <ASN1_generate_nconf@plt+0x2dd4>  // b.none
  421738:	bl	45b530 <ASN1_generate_nconf@plt+0x3cbc0>
  42173c:	str	w0, [sp, #296]
  421740:	cbz	w0, 421cec <ASN1_generate_nconf@plt+0x337c>
  421744:	cbz	x23, 421d48 <ASN1_generate_nconf@plt+0x33d8>
  421748:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  42174c:	mov	x0, x19
  421750:	add	x2, x2, #0xef8
  421754:	mov	x1, #0x0                   	// #0
  421758:	bl	41d030 <NCONF_get_string@plt>
  42175c:	cbz	x0, 421d0c <ASN1_generate_nconf@plt+0x339c>
  421760:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  421764:	add	x1, x1, #0x170
  421768:	bl	41b1c0 <BIO_new_file@plt>
  42176c:	mov	x26, x0
  421770:	cbz	x0, 421d0c <ASN1_generate_nconf@plt+0x339c>
  421774:	bl	41ce90 <OBJ_create_objects@plt>
  421778:	mov	x0, x26
  42177c:	bl	41df00 <BIO_free@plt>
  421780:	mov	x0, x19
  421784:	bl	457b70 <ASN1_generate_nconf@plt+0x39200>
  421788:	str	w0, [sp, #296]
  42178c:	cbz	w0, 421d20 <ASN1_generate_nconf@plt+0x33b0>
  421790:	adrp	x26, 461000 <ASN1_generate_nconf@plt+0x42690>
  421794:	add	x26, x26, #0xef0
  421798:	mov	x1, x26
  42179c:	mov	x0, x19
  4217a0:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  4217a4:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4217a8:	mov	x1, x23
  4217ac:	add	x2, x2, #0xf08
  4217b0:	mov	x0, x19
  4217b4:	bl	41d030 <NCONF_get_string@plt>
  4217b8:	cbz	x0, 422130 <ASN1_generate_nconf@plt+0x37c0>
  4217bc:	str	x0, [sp, #280]
  4217c0:	bl	41bac0 <ASN1_STRING_set_default_mask_asc@plt>
  4217c4:	str	w0, [sp, #296]
  4217c8:	ldr	x2, [sp, #280]
  4217cc:	cbz	w0, 422164 <ASN1_generate_nconf@plt+0x37f4>
  4217d0:	cmp	x22, #0x1, lsl #12
  4217d4:	b.eq	421800 <ASN1_generate_nconf@plt+0x2e90>  // b.none
  4217d8:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4217dc:	mov	x1, x23
  4217e0:	add	x2, x2, #0xf40
  4217e4:	mov	x0, x19
  4217e8:	bl	41d030 <NCONF_get_string@plt>
  4217ec:	cbz	x0, 4222d4 <ASN1_generate_nconf@plt+0x3964>
  4217f0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4217f4:	add	x1, x1, #0xf48
  4217f8:	bl	41d250 <strcmp@plt>
  4217fc:	cbnz	w0, 4220e4 <ASN1_generate_nconf@plt+0x3774>
  421800:	mov	x0, #0x1000                	// #4096
  421804:	str	x0, [sp, #488]
  421808:	mov	w22, #0x1                   	// #1
  42180c:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  421810:	mov	x1, x23
  421814:	add	x2, x2, #0xf50
  421818:	mov	x0, x19
  42181c:	str	w22, [sp, #600]
  421820:	bl	41d030 <NCONF_get_string@plt>
  421824:	cbz	x0, 4220a4 <ASN1_generate_nconf@plt+0x3734>
  421828:	mov	w1, w22
  42182c:	bl	4595e0 <ASN1_generate_nconf@plt+0x3ac70>
  421830:	str	w0, [sp, #600]
  421834:	ldr	x0, [sp, #248]
  421838:	cbz	x0, 421d88 <ASN1_generate_nconf@plt+0x3418>
  42183c:	mov	x1, x23
  421840:	mov	x0, x19
  421844:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  421848:	add	x2, x2, #0xf60
  42184c:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  421850:	mov	x23, x0
  421854:	cbz	x0, 421d68 <ASN1_generate_nconf@plt+0x33f8>
  421858:	add	x1, sp, #0x258
  42185c:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  421860:	mov	x25, x0
  421864:	cbz	x0, 422110 <ASN1_generate_nconf@plt+0x37a0>
  421868:	bl	458fe0 <ASN1_generate_nconf@plt+0x3a670>
  42186c:	cmp	w0, #0x0
  421870:	b.gt	4221ac <ASN1_generate_nconf@plt+0x383c>
  421874:	ldr	x0, [x28, #56]
  421878:	mov	x22, #0x0                   	// #0
  42187c:	mov	x24, #0x0                   	// #0
  421880:	mov	x23, #0x0                   	// #0
  421884:	stp	xzr, xzr, [sp, #240]
  421888:	str	xzr, [sp, #280]
  42188c:	str	wzr, [sp, #296]
  421890:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  421894:	mov	x22, #0x1000                	// #4096
  421898:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  42189c:	mov	w21, #0x1                   	// #1
  4218a0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  4218a4:	cmp	w1, #0x5de
  4218a8:	b.gt	4218e8 <ASN1_generate_nconf@plt+0x2f78>
  4218ac:	cmp	w1, #0x5dc
  4218b0:	b.le	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  4218b4:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4218b8:	cbnz	w0, 4216b0 <ASN1_generate_nconf@plt+0x2d40>
  4218bc:	str	w0, [sp, #296]
  4218c0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4218c4:	mov	x22, #0x0                   	// #0
  4218c8:	mov	x24, #0x0                   	// #0
  4218cc:	ldr	x0, [x0, #56]
  4218d0:	mov	x25, #0x0                   	// #0
  4218d4:	mov	x23, #0x0                   	// #0
  4218d8:	mov	x19, #0x0                   	// #0
  4218dc:	stp	xzr, xzr, [sp, #240]
  4218e0:	str	xzr, [sp, #280]
  4218e4:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4218e8:	sub	w2, w1, #0x5e0
  4218ec:	cmp	w2, #0x3
  4218f0:	b.hi	4216b0 <ASN1_generate_nconf@plt+0x2d40>  // b.pmore
  4218f4:	str	w1, [sp, #280]
  4218f8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4218fc:	ldr	w1, [sp, #280]
  421900:	str	x0, [sp, #440]
  421904:	sub	w1, w1, #0x5df
  421908:	str	w1, [sp, #472]
  42190c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421910:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421914:	add	x2, sp, #0x260
  421918:	mov	x1, #0x7be                 	// #1982
  42191c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  421920:	cbnz	w0, 4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421924:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  421928:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42192c:	ldr	x2, [sp, #464]
  421930:	add	x1, x1, #0xd68
  421934:	ldr	x0, [x19, #56]
  421938:	str	xzr, [sp, #240]
  42193c:	str	wzr, [sp, #296]
  421940:	mov	x22, #0x0                   	// #0
  421944:	mov	x24, #0x0                   	// #0
  421948:	mov	x25, #0x0                   	// #0
  42194c:	bl	419740 <BIO_printf@plt>
  421950:	mov	x23, #0x0                   	// #0
  421954:	ldr	x0, [x19, #56]
  421958:	mov	x19, #0x0                   	// #0
  42195c:	str	xzr, [sp, #248]
  421960:	str	xzr, [sp, #280]
  421964:	mov	w1, #0x1                   	// #1
  421968:	str	w1, [sp, #256]
  42196c:	bl	41e7f0 <ERR_print_errors@plt>
  421970:	ldr	x0, [sp, #248]
  421974:	bl	41ce30 <BIO_free_all@plt>
  421978:	mov	x0, #0x0                   	// #0
  42197c:	bl	41ce30 <BIO_free_all@plt>
  421980:	mov	x0, #0x0                   	// #0
  421984:	bl	41ce30 <BIO_free_all@plt>
  421988:	ldr	x0, [sp, #240]
  42198c:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  421990:	add	x1, x1, #0x260
  421994:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  421998:	ldr	w0, [sp, #296]
  42199c:	cbz	w0, 4219b4 <ASN1_generate_nconf@plt+0x3044>
  4219a0:	ldr	x0, [sp, #632]
  4219a4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4219a8:	mov	w2, #0x4d9                 	// #1241
  4219ac:	add	x1, x1, #0x3d0
  4219b0:	bl	41b1e0 <CRYPTO_free@plt>
  4219b4:	ldr	x0, [sp, #616]
  4219b8:	bl	41e870 <BN_free@plt>
  4219bc:	mov	x0, x23
  4219c0:	bl	41e870 <BN_free@plt>
  4219c4:	mov	x0, x25
  4219c8:	bl	459590 <ASN1_generate_nconf@plt+0x3ac20>
  4219cc:	ldr	x0, [sp, #264]
  4219d0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4219d4:	ldr	x0, [sp, #280]
  4219d8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4219dc:	mov	x0, x22
  4219e0:	bl	41e260 <X509_free@plt>
  4219e4:	mov	x0, x24
  4219e8:	bl	41d010 <X509_CRL_free@plt>
  4219ec:	mov	x0, x19
  4219f0:	bl	419f60 <NCONF_free@plt>
  4219f4:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4219f8:	add	x0, x0, #0xf88
  4219fc:	ldr	x0, [x0, #8]
  421a00:	bl	419f60 <NCONF_free@plt>
  421a04:	ldr	x0, [sp, #272]
  421a08:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  421a0c:	ldr	w0, [sp, #256]
  421a10:	mov	x12, #0x12f0                	// #4848
  421a14:	ldp	x29, x30, [sp, #144]
  421a18:	ldp	x19, x20, [sp, #160]
  421a1c:	ldp	x21, x22, [sp, #176]
  421a20:	ldp	x23, x24, [sp, #192]
  421a24:	ldp	x25, x26, [sp, #208]
  421a28:	ldp	x27, x28, [sp, #224]
  421a2c:	add	sp, sp, x12
  421a30:	ret
  421a34:	mov	w0, #0x1                   	// #1
  421a38:	str	w0, [sp, #416]
  421a3c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a40:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a44:	str	x0, [sp, #336]
  421a48:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a4c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a50:	mov	x26, x0
  421a54:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a58:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a5c:	mov	w1, #0x0                   	// #0
  421a60:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  421a64:	str	x0, [sp, #272]
  421a68:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a6c:	mov	w0, #0x1                   	// #1
  421a70:	str	w0, [sp, #448]
  421a74:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a7c:	str	x0, [sp, #248]
  421a80:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a84:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a88:	str	x0, [sp, #408]
  421a8c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a90:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421a94:	str	x0, [sp, #304]
  421a98:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421a9c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421aa0:	str	x0, [sp, #288]
  421aa4:	mov	w0, #0x2                   	// #2
  421aa8:	str	w0, [sp, #300]
  421aac:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421ab0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421ab4:	str	x0, [sp, #288]
  421ab8:	mov	w0, #0x1                   	// #1
  421abc:	str	w0, [sp, #300]
  421ac0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421ac4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421ac8:	mov	w20, #0x1                   	// #1
  421acc:	str	x0, [sp, #312]
  421ad0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421ad4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421ad8:	mov	w20, #0x1                   	// #1
  421adc:	str	x0, [sp, #392]
  421ae0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421ae4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421ae8:	mov	w2, #0xa                   	// #10
  421aec:	mov	x1, #0x0                   	// #0
  421af0:	bl	41d2c0 <strtol@plt>
  421af4:	str	x0, [sp, #424]
  421af8:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421afc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421b00:	mov	w2, #0xa                   	// #10
  421b04:	mov	x1, #0x0                   	// #0
  421b08:	bl	41d2c0 <strtol@plt>
  421b0c:	str	x0, [sp, #648]
  421b10:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b14:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421b18:	mov	w2, #0xa                   	// #10
  421b1c:	mov	x1, #0x0                   	// #0
  421b20:	bl	41d2c0 <strtol@plt>
  421b24:	str	x0, [sp, #640]
  421b28:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b2c:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421b30:	add	x0, x0, #0xf88
  421b34:	str	w28, [x0]
  421b38:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b3c:	mov	w0, #0x1                   	// #1
  421b40:	str	w0, [sp, #372]
  421b44:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b48:	str	wzr, [sp, #368]
  421b4c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b50:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421b54:	add	x0, x0, #0xf88
  421b58:	str	w28, [x0, #4]
  421b5c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b60:	mov	w0, #0x1                   	// #1
  421b64:	str	w0, [sp, #256]
  421b68:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b6c:	mov	w0, #0x1                   	// #1
  421b70:	str	w0, [sp, #436]
  421b74:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b78:	ldr	x0, [sp, #264]
  421b7c:	cbz	x0, 4220ac <ASN1_generate_nconf@plt+0x373c>
  421b80:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421b84:	mov	x1, x0
  421b88:	ldr	x0, [sp, #264]
  421b8c:	bl	41cf70 <OPENSSL_sk_push@plt>
  421b90:	cbnz	w0, 4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421b94:	b	4218bc <ASN1_generate_nconf@plt+0x2f4c>
  421b98:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421b9c:	mov	x24, x0
  421ba0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421ba4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421ba8:	str	x0, [sp, #384]
  421bac:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bb0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421bb4:	mov	w20, #0x1                   	// #1
  421bb8:	str	x0, [sp, #288]
  421bbc:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bc0:	mov	w0, #0x1                   	// #1
  421bc4:	str	w0, [sp, #320]
  421bc8:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bcc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421bd0:	mov	x25, x0
  421bd4:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bd8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421bdc:	str	x0, [sp, #632]
  421be0:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421be4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421be8:	str	x0, [sp, #400]
  421bec:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bf0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421bf4:	str	x0, [sp, #240]
  421bf8:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421bfc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c00:	str	x0, [sp, #352]
  421c04:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c08:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c0c:	str	x0, [sp, #360]
  421c10:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c14:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c18:	mov	x1, #0x0                   	// #0
  421c1c:	mov	w2, #0xa                   	// #10
  421c20:	bl	41d2c0 <strtol@plt>
  421c24:	sxtw	x1, w0
  421c28:	str	x1, [sp, #656]
  421c2c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c30:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c34:	str	x0, [sp, #344]
  421c38:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c3c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c40:	str	x0, [sp, #328]
  421c44:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c48:	mov	w0, #0x1                   	// #1
  421c4c:	str	w0, [sp, #432]
  421c50:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c54:	mov	w0, #0x1                   	// #1
  421c58:	str	w0, [sp, #456]
  421c5c:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c60:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c64:	str	x0, [sp, #376]
  421c68:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c6c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  421c70:	mov	x23, x0
  421c74:	b	4216b0 <ASN1_generate_nconf@plt+0x2d40>
  421c78:	add	x0, x27, #0x68
  421c7c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  421c80:	mov	x0, #0x0                   	// #0
  421c84:	bl	41ce30 <BIO_free_all@plt>
  421c88:	mov	x0, #0x0                   	// #0
  421c8c:	bl	41ce30 <BIO_free_all@plt>
  421c90:	mov	x0, #0x0                   	// #0
  421c94:	bl	41ce30 <BIO_free_all@plt>
  421c98:	mov	x0, #0x0                   	// #0
  421c9c:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  421ca0:	mov	x22, #0x0                   	// #0
  421ca4:	add	x1, x1, #0x260
  421ca8:	mov	x24, #0x0                   	// #0
  421cac:	mov	x25, #0x0                   	// #0
  421cb0:	mov	x23, #0x0                   	// #0
  421cb4:	mov	x19, #0x0                   	// #0
  421cb8:	str	wzr, [sp, #256]
  421cbc:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  421cc0:	str	xzr, [sp, #280]
  421cc4:	b	4219b4 <ASN1_generate_nconf@plt+0x3044>
  421cc8:	ldr	x0, [x28, #56]
  421ccc:	mov	x22, #0x0                   	// #0
  421cd0:	mov	x24, #0x0                   	// #0
  421cd4:	mov	x25, #0x0                   	// #0
  421cd8:	mov	x23, #0x0                   	// #0
  421cdc:	stp	xzr, xzr, [sp, #240]
  421ce0:	str	xzr, [sp, #280]
  421ce4:	str	wzr, [sp, #296]
  421ce8:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  421cec:	ldr	x0, [x28, #56]
  421cf0:	mov	x22, #0x0                   	// #0
  421cf4:	mov	x24, #0x0                   	// #0
  421cf8:	mov	x25, #0x0                   	// #0
  421cfc:	mov	x23, #0x0                   	// #0
  421d00:	stp	xzr, xzr, [sp, #240]
  421d04:	str	xzr, [sp, #280]
  421d08:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  421d0c:	bl	41a2a0 <ERR_clear_error@plt>
  421d10:	mov	x0, x19
  421d14:	bl	457b70 <ASN1_generate_nconf@plt+0x39200>
  421d18:	str	w0, [sp, #296]
  421d1c:	cbnz	w0, 421790 <ASN1_generate_nconf@plt+0x2e20>
  421d20:	ldr	x0, [x28, #56]
  421d24:	stp	xzr, xzr, [sp, #240]
  421d28:	mov	x22, #0x0                   	// #0
  421d2c:	mov	x24, #0x0                   	// #0
  421d30:	mov	x25, #0x0                   	// #0
  421d34:	bl	41e7f0 <ERR_print_errors@plt>
  421d38:	mov	x23, #0x0                   	// #0
  421d3c:	ldr	x0, [x28, #56]
  421d40:	str	xzr, [sp, #280]
  421d44:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  421d48:	mov	x0, x19
  421d4c:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  421d50:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  421d54:	add	x2, x2, #0xee8
  421d58:	add	x1, x1, #0xef0
  421d5c:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  421d60:	mov	x23, x0
  421d64:	cbnz	x0, 421748 <ASN1_generate_nconf@plt+0x2dd8>
  421d68:	ldr	x0, [x28, #56]
  421d6c:	mov	x22, #0x0                   	// #0
  421d70:	mov	x24, #0x0                   	// #0
  421d74:	mov	x25, #0x0                   	// #0
  421d78:	stp	xzr, xzr, [sp, #240]
  421d7c:	str	xzr, [sp, #280]
  421d80:	str	wzr, [sp, #296]
  421d84:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  421d88:	ldr	x0, [sp, #240]
  421d8c:	cbz	x0, 4222e4 <ASN1_generate_nconf@plt+0x3974>
  421d90:	ldr	x0, [sp, #632]
  421d94:	str	x0, [sp, #280]
  421d98:	str	wzr, [sp, #296]
  421d9c:	cbz	x0, 422138 <ASN1_generate_nconf@plt+0x37c8>
  421da0:	ldp	x4, x3, [sp, #272]
  421da4:	adrp	x5, 462000 <ASN1_generate_nconf@plt+0x43690>
  421da8:	ldr	w1, [sp, #608]
  421dac:	add	x5, x5, #0x58
  421db0:	ldr	x0, [sp, #240]
  421db4:	mov	w2, #0x0                   	// #0
  421db8:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  421dbc:	str	x0, [sp, #280]
  421dc0:	ldr	x22, [sp, #632]
  421dc4:	cbz	x22, 421ddc <ASN1_generate_nconf@plt+0x346c>
  421dc8:	mov	x0, x22
  421dcc:	bl	41e440 <strlen@plt>
  421dd0:	mov	x1, x0
  421dd4:	mov	x0, x22
  421dd8:	bl	41d470 <OPENSSL_cleanse@plt>
  421ddc:	ldr	x0, [sp, #280]
  421de0:	cbz	x0, 42235c <ASN1_generate_nconf@plt+0x39ec>
  421de4:	ldr	x0, [sp, #312]
  421de8:	cmp	x0, #0x0
  421dec:	ldr	w0, [sp, #320]
  421df0:	cset	w1, ne  // ne = any
  421df4:	str	w1, [sp, #496]
  421df8:	eor	w0, w0, #0x1
  421dfc:	orr	w0, w1, w0
  421e00:	cbz	w0, 4220f0 <ASN1_generate_nconf@plt+0x3780>
  421e04:	cbz	x25, 422328 <ASN1_generate_nconf@plt+0x39b8>
  421e08:	mov	x0, x25
  421e0c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421e10:	mov	w1, #0x8005                	// #32773
  421e14:	add	x2, x2, #0x68
  421e18:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  421e1c:	mov	x22, x0
  421e20:	cbz	x0, 422194 <ASN1_generate_nconf@plt+0x3824>
  421e24:	ldr	x1, [sp, #280]
  421e28:	bl	41cac0 <X509_check_private_key@plt>
  421e2c:	ldr	w1, [sp, #320]
  421e30:	cmp	w1, #0x0
  421e34:	csel	x1, x22, xzr, eq  // eq = none
  421e38:	str	x1, [sp, #504]
  421e3c:	cbz	w0, 4223f4 <ASN1_generate_nconf@plt+0x3a84>
  421e40:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421e44:	mov	x1, x26
  421e48:	add	x2, x2, #0xa8
  421e4c:	mov	x0, x19
  421e50:	bl	41d030 <NCONF_get_string@plt>
  421e54:	cbz	x0, 4223ac <ASN1_generate_nconf@plt+0x3a3c>
  421e58:	ldrb	w0, [x0]
  421e5c:	and	w0, w0, #0xffffffdf
  421e60:	and	w0, w0, #0xff
  421e64:	cmp	w0, #0x59
  421e68:	b.ne	421e7c <ASN1_generate_nconf@plt+0x350c>  // b.any
  421e6c:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421e70:	add	x1, x1, #0xf88
  421e74:	mov	w0, #0x1                   	// #1
  421e78:	str	w0, [x1, #4]
  421e7c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421e80:	mov	x1, x26
  421e84:	mov	x0, x19
  421e88:	add	x2, x2, #0xb8
  421e8c:	bl	41d030 <NCONF_get_string@plt>
  421e90:	cbz	x0, 4223a4 <ASN1_generate_nconf@plt+0x3a34>
  421e94:	ldrb	w0, [x0]
  421e98:	and	w0, w0, #0xffffffdf
  421e9c:	and	w0, w0, #0xff
  421ea0:	cmp	w0, #0x59
  421ea4:	b.ne	421eb4 <ASN1_generate_nconf@plt+0x3544>  // b.any
  421ea8:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  421eac:	mov	w0, #0x1                   	// #1
  421eb0:	str	w0, [x1, #3976]
  421eb4:	mov	x1, x23
  421eb8:	mov	x0, x19
  421ebc:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421ec0:	add	x2, x2, #0xc8
  421ec4:	bl	41d030 <NCONF_get_string@plt>
  421ec8:	mov	x25, x0
  421ecc:	cbz	x0, 422368 <ASN1_generate_nconf@plt+0x39f8>
  421ed0:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  421ed4:	str	wzr, [sp, #400]
  421ed8:	cbz	w0, 42241c <ASN1_generate_nconf@plt+0x3aac>
  421edc:	mov	x1, x23
  421ee0:	mov	x0, x19
  421ee4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421ee8:	add	x2, x2, #0xf8
  421eec:	bl	41d030 <NCONF_get_string@plt>
  421ef0:	mov	x25, x0
  421ef4:	cbz	x0, 422374 <ASN1_generate_nconf@plt+0x3a04>
  421ef8:	mov	x1, x0
  421efc:	add	x0, sp, #0x298
  421f00:	bl	458120 <ASN1_generate_nconf@plt+0x397b0>
  421f04:	str	wzr, [sp, #400]
  421f08:	cbz	w0, 422448 <ASN1_generate_nconf@plt+0x3ad8>
  421f0c:	mov	x1, x23
  421f10:	mov	x0, x19
  421f14:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421f18:	add	x2, x2, #0x130
  421f1c:	bl	41d030 <NCONF_get_string@plt>
  421f20:	mov	x25, x0
  421f24:	cbz	x0, 42239c <ASN1_generate_nconf@plt+0x3a2c>
  421f28:	mov	x1, x0
  421f2c:	add	x0, sp, #0x25c
  421f30:	bl	4581d8 <ASN1_generate_nconf@plt+0x39868>
  421f34:	cbz	w0, 422498 <ASN1_generate_nconf@plt+0x3b28>
  421f38:	cmp	x24, #0x0
  421f3c:	and	w0, w20, #0x1
  421f40:	csel	w0, w0, wzr, eq  // eq = none
  421f44:	cbz	w0, 421f70 <ASN1_generate_nconf@plt+0x3600>
  421f48:	mov	x1, x23
  421f4c:	mov	x0, x19
  421f50:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  421f54:	add	x2, x2, #0x168
  421f58:	bl	41d030 <NCONF_get_string@plt>
  421f5c:	mov	x24, x0
  421f60:	cbz	x0, 422524 <ASN1_generate_nconf@plt+0x3bb4>
  421f64:	bl	459e20 <ASN1_generate_nconf@plt+0x3b4b0>
  421f68:	cmp	w0, #0x0
  421f6c:	b.le	422548 <ASN1_generate_nconf@plt+0x3bd8>
  421f70:	mov	x1, x23
  421f74:	mov	x0, x19
  421f78:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  421f7c:	add	x2, x2, #0xf60
  421f80:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  421f84:	str	x0, [sp, #464]
  421f88:	cbz	x0, 422194 <ASN1_generate_nconf@plt+0x3824>
  421f8c:	add	x1, sp, #0x258
  421f90:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  421f94:	mov	w2, #0x0                   	// #0
  421f98:	mov	x25, x0
  421f9c:	cbz	x0, 422510 <ASN1_generate_nconf@plt+0x3ba0>
  421fa0:	mov	x26, x19
  421fa4:	mov	w19, w2
  421fa8:	str	w20, [sp, #240]
  421fac:	ldr	x0, [x25, #8]
  421fb0:	ldr	x0, [x0, #8]
  421fb4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  421fb8:	cmp	w19, w0
  421fbc:	b.ge	422638 <ASN1_generate_nconf@plt+0x3cc8>  // b.tcont
  421fc0:	ldr	x0, [x25, #8]
  421fc4:	mov	w1, w19
  421fc8:	ldr	x0, [x0, #8]
  421fcc:	bl	419630 <OPENSSL_sk_value@plt>
  421fd0:	mov	x20, x0
  421fd4:	ldr	x0, [x0]
  421fd8:	ldrb	w0, [x0]
  421fdc:	cmp	w0, #0x52
  421fe0:	b.eq	4223b4 <ASN1_generate_nconf@plt+0x3a44>  // b.none
  421fe4:	ldr	x0, [x20, #16]
  421fe8:	ldrb	w0, [x0]
  421fec:	cbnz	w0, 422608 <ASN1_generate_nconf@plt+0x3c98>
  421ff0:	ldr	x1, [x20, #8]
  421ff4:	mov	x0, #0x0                   	// #0
  421ff8:	bl	41a0d0 <ASN1_TIME_set_string@plt>
  421ffc:	cbz	w0, 4225d8 <ASN1_generate_nconf@plt+0x3c68>
  422000:	ldr	x20, [x20, #24]
  422004:	mov	x0, x20
  422008:	bl	41e440 <strlen@plt>
  42200c:	ldrb	w1, [x20]
  422010:	mov	w3, w0
  422014:	cmp	w1, #0x2d
  422018:	b.ne	422024 <ASN1_generate_nconf@plt+0x36b4>  // b.any
  42201c:	add	x20, x20, #0x1
  422020:	sub	w3, w0, #0x1
  422024:	cmp	w3, #0x1
  422028:	and	w1, w3, #0x1
  42202c:	cset	w0, le
  422030:	orr	w0, w0, w1
  422034:	cbnz	w0, 422580 <ASN1_generate_nconf@plt+0x3c10>
  422038:	ldrb	w1, [x20]
  42203c:	cbz	w1, 42237c <ASN1_generate_nconf@plt+0x3a0c>
  422040:	str	w1, [sp, #512]
  422044:	bl	41a8c0 <__ctype_b_loc@plt>
  422048:	ldr	w1, [sp, #512]
  42204c:	ldr	x3, [x0]
  422050:	b	42205c <ASN1_generate_nconf@plt+0x36ec>
  422054:	ldrb	w1, [x20, #1]!
  422058:	cbz	w1, 42237c <ASN1_generate_nconf@plt+0x3a0c>
  42205c:	ubfiz	x0, x1, #1, #8
  422060:	ldrh	w0, [x3, x0]
  422064:	tbnz	w0, #12, 422054 <ASN1_generate_nconf@plt+0x36e4>
  422068:	ldr	x0, [x28, #56]
  42206c:	mov	w2, w19
  422070:	mov	x19, x26
  422074:	mov	w26, w1
  422078:	add	w2, w2, #0x1
  42207c:	mov	w4, w26
  422080:	mov	w3, w26
  422084:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422088:	add	x1, x1, #0x280
  42208c:	bl	419740 <BIO_printf@plt>
  422090:	ldr	x0, [x28, #56]
  422094:	mov	x24, #0x0                   	// #0
  422098:	mov	x23, #0x0                   	// #0
  42209c:	str	xzr, [sp, #240]
  4220a0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4220a4:	bl	41a2a0 <ERR_clear_error@plt>
  4220a8:	b	421834 <ASN1_generate_nconf@plt+0x2ec4>
  4220ac:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4220b0:	str	x0, [sp, #264]
  4220b4:	cbnz	x0, 421b80 <ASN1_generate_nconf@plt+0x3210>
  4220b8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4220bc:	mov	x22, #0x0                   	// #0
  4220c0:	mov	x24, #0x0                   	// #0
  4220c4:	mov	x25, #0x0                   	// #0
  4220c8:	ldr	x0, [x0, #56]
  4220cc:	mov	x23, #0x0                   	// #0
  4220d0:	mov	x19, #0x0                   	// #0
  4220d4:	stp	xzr, xzr, [sp, #240]
  4220d8:	str	xzr, [sp, #280]
  4220dc:	str	wzr, [sp, #296]
  4220e0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4220e4:	mov	x0, #0x1001                	// #4097
  4220e8:	str	x0, [sp, #488]
  4220ec:	b	421808 <ASN1_generate_nconf@plt+0x2e98>
  4220f0:	ldr	x0, [sp, #392]
  4220f4:	cmp	x0, #0x0
  4220f8:	ldr	w0, [sp, #372]
  4220fc:	csinc	w0, w0, wzr, eq  // eq = none
  422100:	cbnz	w0, 421e04 <ASN1_generate_nconf@plt+0x3494>
  422104:	mov	x22, #0x0                   	// #0
  422108:	str	xzr, [sp, #504]
  42210c:	b	421e40 <ASN1_generate_nconf@plt+0x34d0>
  422110:	ldr	x0, [x28, #56]
  422114:	mov	x22, #0x0                   	// #0
  422118:	mov	x24, #0x0                   	// #0
  42211c:	mov	x23, #0x0                   	// #0
  422120:	stp	xzr, xzr, [sp, #240]
  422124:	str	xzr, [sp, #280]
  422128:	str	wzr, [sp, #296]
  42212c:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422130:	bl	41a2a0 <ERR_clear_error@plt>
  422134:	b	4217d0 <ASN1_generate_nconf@plt+0x2e60>
  422138:	ldr	x0, [sp, #400]
  42213c:	add	x2, sp, #0x278
  422140:	mov	x3, #0x0                   	// #0
  422144:	mov	x1, #0x0                   	// #0
  422148:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42214c:	cbz	w0, 422460 <ASN1_generate_nconf@plt+0x3af0>
  422150:	mov	w0, #0x1                   	// #1
  422154:	str	w0, [sp, #296]
  422158:	ldr	x0, [sp, #632]
  42215c:	str	x0, [sp, #280]
  422160:	b	421da0 <ASN1_generate_nconf@plt+0x3430>
  422164:	ldr	x0, [x28, #56]
  422168:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42216c:	add	x1, x1, #0xf18
  422170:	mov	x22, #0x0                   	// #0
  422174:	mov	x24, #0x0                   	// #0
  422178:	mov	x25, #0x0                   	// #0
  42217c:	bl	419740 <BIO_printf@plt>
  422180:	mov	x23, #0x0                   	// #0
  422184:	ldr	x0, [x28, #56]
  422188:	stp	xzr, xzr, [sp, #240]
  42218c:	str	xzr, [sp, #280]
  422190:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422194:	ldr	x0, [x28, #56]
  422198:	mov	x24, #0x0                   	// #0
  42219c:	mov	x25, #0x0                   	// #0
  4221a0:	mov	x23, #0x0                   	// #0
  4221a4:	stp	xzr, xzr, [sp, #240]
  4221a8:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4221ac:	ldr	x21, [sp, #248]
  4221b0:	mov	x0, x21
  4221b4:	bl	41e440 <strlen@plt>
  4221b8:	add	x4, sp, #0x2f0
  4221bc:	mov	x20, x0
  4221c0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4221c4:	add	w0, w0, #0x2
  4221c8:	add	x1, x1, #0xf70
  4221cc:	str	xzr, [sp, #784]
  4221d0:	stp	xzr, xzr, [x4]
  4221d4:	stp	xzr, xzr, [x4, #16]
  4221d8:	str	xzr, [sp, #792]
  4221dc:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4221e0:	str	x0, [sp, #776]
  4221e4:	mov	x1, x0
  4221e8:	tbz	w20, #0, 422384 <ASN1_generate_nconf@plt+0x3a14>
  4221ec:	mov	w0, #0x30                  	// #48
  4221f0:	strb	w0, [x1]
  4221f4:	mov	x2, x20
  4221f8:	mov	x1, x21
  4221fc:	ldr	x0, [sp, #776]
  422200:	add	x0, x0, #0x1
  422204:	bl	41a800 <memcpy@plt>
  422208:	ldr	x0, [sp, #776]
  42220c:	add	x0, x0, x20
  422210:	strb	wzr, [x0, #1]
  422214:	ldr	x0, [sp, #776]
  422218:	add	x26, sp, #0x2f0
  42221c:	bl	45ba00 <ASN1_generate_nconf@plt+0x3d090>
  422220:	ldr	x0, [x25, #8]
  422224:	mov	x2, x26
  422228:	mov	w1, #0x3                   	// #3
  42222c:	bl	419d00 <TXT_DB_get_by_index@plt>
  422230:	cbz	x0, 4224c4 <ASN1_generate_nconf@plt+0x3b54>
  422234:	ldr	x1, [x0]
  422238:	ldr	x0, [x28, #56]
  42223c:	ldrb	w3, [x1]
  422240:	ldr	x2, [sp, #776]
  422244:	cmp	w3, #0x56
  422248:	b.eq	4224b0 <ASN1_generate_nconf@plt+0x3b40>  // b.none
  42224c:	cmp	w3, #0x52
  422250:	b.eq	4225c4 <ASN1_generate_nconf@plt+0x3c54>  // b.none
  422254:	cmp	w3, #0x45
  422258:	b.eq	4225b0 <ASN1_generate_nconf@plt+0x3c40>  // b.none
  42225c:	cmp	w3, #0x53
  422260:	b.eq	4224e0 <ASN1_generate_nconf@plt+0x3b70>  // b.none
  422264:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  422268:	mov	w20, #0xffffffff            	// #-1
  42226c:	add	x1, x1, #0xff8
  422270:	bl	419740 <BIO_printf@plt>
  422274:	adrp	x22, 461000 <ASN1_generate_nconf@plt+0x42690>
  422278:	add	x21, x26, #0x30
  42227c:	add	x22, x22, #0x3d0
  422280:	ldr	x0, [x26], #8
  422284:	mov	x1, x22
  422288:	mov	w2, #0x8ab                 	// #2219
  42228c:	bl	41b1e0 <CRYPTO_free@plt>
  422290:	cmp	x21, x26
  422294:	b.ne	422280 <ASN1_generate_nconf@plt+0x3910>  // b.any
  422298:	ldr	x0, [x28, #56]
  42229c:	cmp	w20, #0x1
  4222a0:	b.eq	421878 <ASN1_generate_nconf@plt+0x2f08>  // b.none
  4222a4:	ldr	x2, [sp, #248]
  4222a8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4222ac:	add	x1, x1, #0x10
  4222b0:	str	wzr, [sp, #296]
  4222b4:	mov	x22, #0x0                   	// #0
  4222b8:	mov	x24, #0x0                   	// #0
  4222bc:	bl	419740 <BIO_printf@plt>
  4222c0:	mov	x23, #0x0                   	// #0
  4222c4:	ldr	x0, [x28, #56]
  4222c8:	stp	xzr, xzr, [sp, #240]
  4222cc:	str	xzr, [sp, #280]
  4222d0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4222d4:	bl	41a2a0 <ERR_clear_error@plt>
  4222d8:	mov	x0, #0x1001                	// #4097
  4222dc:	str	x0, [sp, #488]
  4222e0:	b	421808 <ASN1_generate_nconf@plt+0x2e98>
  4222e4:	mov	x1, x23
  4222e8:	mov	x0, x19
  4222ec:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  4222f0:	add	x2, x2, #0x30
  4222f4:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  4222f8:	str	x0, [sp, #240]
  4222fc:	cbnz	x0, 421d90 <ASN1_generate_nconf@plt+0x3420>
  422300:	ldr	x1, [sp, #240]
  422304:	mov	x22, #0x0                   	// #0
  422308:	ldr	x0, [x28, #56]
  42230c:	mov	x24, #0x0                   	// #0
  422310:	mov	x25, #0x0                   	// #0
  422314:	mov	x23, #0x0                   	// #0
  422318:	str	x1, [sp, #248]
  42231c:	str	xzr, [sp, #280]
  422320:	str	wzr, [sp, #296]
  422324:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422328:	mov	x1, x23
  42232c:	mov	x0, x19
  422330:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  422334:	add	x2, x2, #0x628
  422338:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  42233c:	mov	x25, x0
  422340:	cbnz	x0, 421e08 <ASN1_generate_nconf@plt+0x3498>
  422344:	ldr	x0, [x28, #56]
  422348:	mov	x22, #0x0                   	// #0
  42234c:	mov	x24, #0x0                   	// #0
  422350:	mov	x23, #0x0                   	// #0
  422354:	stp	xzr, xzr, [sp, #240]
  422358:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  42235c:	ldr	x0, [x28, #56]
  422360:	mov	x22, #0x0                   	// #0
  422364:	b	422198 <ASN1_generate_nconf@plt+0x3828>
  422368:	mov	w0, #0x1                   	// #1
  42236c:	str	w0, [sp, #400]
  422370:	b	421edc <ASN1_generate_nconf@plt+0x356c>
  422374:	bl	41a2a0 <ERR_clear_error@plt>
  422378:	b	421f0c <ASN1_generate_nconf@plt+0x359c>
  42237c:	add	w19, w19, #0x1
  422380:	b	421fac <ASN1_generate_nconf@plt+0x363c>
  422384:	ldr	x1, [sp, #248]
  422388:	mov	x2, x20
  42238c:	bl	41a800 <memcpy@plt>
  422390:	ldr	x0, [sp, #776]
  422394:	strb	wzr, [x0, x20]
  422398:	b	422214 <ASN1_generate_nconf@plt+0x38a4>
  42239c:	bl	41a2a0 <ERR_clear_error@plt>
  4223a0:	b	421f38 <ASN1_generate_nconf@plt+0x35c8>
  4223a4:	bl	41a2a0 <ERR_clear_error@plt>
  4223a8:	b	421eb4 <ASN1_generate_nconf@plt+0x3544>
  4223ac:	bl	41a2a0 <ERR_clear_error@plt>
  4223b0:	b	421e7c <ASN1_generate_nconf@plt+0x350c>
  4223b4:	ldr	x1, [x20, #16]
  4223b8:	mov	x0, #0x0                   	// #0
  4223bc:	bl	421448 <ASN1_generate_nconf@plt+0x2ad8>
  4223c0:	cbnz	w0, 421ff0 <ASN1_generate_nconf@plt+0x3680>
  4223c4:	ldr	x0, [x28, #56]
  4223c8:	mov	w2, w19
  4223cc:	add	w2, w2, #0x1
  4223d0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4223d4:	add	x1, x1, #0x220
  4223d8:	str	xzr, [sp, #240]
  4223dc:	bl	419740 <BIO_printf@plt>
  4223e0:	mov	x19, x26
  4223e4:	ldr	x0, [x28, #56]
  4223e8:	mov	x24, #0x0                   	// #0
  4223ec:	mov	x23, #0x0                   	// #0
  4223f0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4223f4:	ldr	x0, [x28, #56]
  4223f8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4223fc:	add	x1, x1, #0x78
  422400:	str	xzr, [sp, #240]
  422404:	mov	x24, #0x0                   	// #0
  422408:	mov	x25, #0x0                   	// #0
  42240c:	bl	419740 <BIO_printf@plt>
  422410:	mov	x23, #0x0                   	// #0
  422414:	ldr	x0, [x28, #56]
  422418:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  42241c:	ldr	x0, [x28, #56]
  422420:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422424:	mov	x2, x25
  422428:	add	x1, x1, #0xd8
  42242c:	mov	x24, #0x0                   	// #0
  422430:	mov	x25, #0x0                   	// #0
  422434:	str	xzr, [sp, #240]
  422438:	bl	419740 <BIO_printf@plt>
  42243c:	ldr	x0, [x28, #56]
  422440:	mov	x23, #0x0                   	// #0
  422444:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422448:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42244c:	mov	x2, x25
  422450:	ldr	x0, [x28, #56]
  422454:	add	x1, x1, #0x108
  422458:	mov	x24, #0x0                   	// #0
  42245c:	b	422430 <ASN1_generate_nconf@plt+0x3ac0>
  422460:	ldr	x0, [x28, #56]
  422464:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422468:	add	x1, x1, #0x40
  42246c:	str	xzr, [sp, #240]
  422470:	mov	x22, #0x0                   	// #0
  422474:	mov	x24, #0x0                   	// #0
  422478:	bl	419740 <BIO_printf@plt>
  42247c:	mov	x25, #0x0                   	// #0
  422480:	mov	w1, #0x1                   	// #1
  422484:	mov	x23, #0x0                   	// #0
  422488:	ldr	x0, [x28, #56]
  42248c:	str	xzr, [sp, #248]
  422490:	str	w1, [sp, #296]
  422494:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422498:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42249c:	mov	x2, x25
  4224a0:	ldr	x0, [x28, #56]
  4224a4:	add	x1, x1, #0x140
  4224a8:	mov	x24, #0x0                   	// #0
  4224ac:	b	422430 <ASN1_generate_nconf@plt+0x3ac0>
  4224b0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4224b4:	mov	w20, #0x1                   	// #1
  4224b8:	add	x1, x1, #0xfa0
  4224bc:	bl	419740 <BIO_printf@plt>
  4224c0:	b	422274 <ASN1_generate_nconf@plt+0x3904>
  4224c4:	ldr	x0, [x28, #56]
  4224c8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4224cc:	ldr	x2, [sp, #776]
  4224d0:	add	x1, x1, #0xf80
  4224d4:	mov	w20, #0xffffffff            	// #-1
  4224d8:	bl	419740 <BIO_printf@plt>
  4224dc:	b	422274 <ASN1_generate_nconf@plt+0x3904>
  4224e0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4224e4:	mov	w20, #0x1                   	// #1
  4224e8:	add	x1, x1, #0xfe0
  4224ec:	bl	419740 <BIO_printf@plt>
  4224f0:	b	422274 <ASN1_generate_nconf@plt+0x3904>
  4224f4:	mov	x1, x23
  4224f8:	mov	x0, x19
  4224fc:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  422500:	add	x2, x2, #0xba8
  422504:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  422508:	str	x0, [sp, #360]
  42250c:	cbnz	x0, 4228a8 <ASN1_generate_nconf@plt+0x3f38>
  422510:	ldr	x0, [x28, #56]
  422514:	mov	x24, #0x0                   	// #0
  422518:	mov	x23, #0x0                   	// #0
  42251c:	stp	xzr, xzr, [sp, #240]
  422520:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422524:	ldr	x0, [x28, #56]
  422528:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42252c:	add	x1, x1, #0x178
  422530:	stp	xzr, xzr, [sp, #240]
  422534:	mov	x25, #0x0                   	// #0
  422538:	bl	419740 <BIO_printf@plt>
  42253c:	mov	x23, #0x0                   	// #0
  422540:	ldr	x0, [x28, #56]
  422544:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422548:	ldr	x0, [x28, #56]
  42254c:	mov	x3, x24
  422550:	ldr	x2, [sp, #464]
  422554:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422558:	add	x1, x1, #0x1c8
  42255c:	str	xzr, [sp, #240]
  422560:	mov	x25, #0x0                   	// #0
  422564:	mov	x23, #0x0                   	// #0
  422568:	bl	419740 <BIO_printf@plt>
  42256c:	mov	x0, x24
  422570:	bl	41be90 <perror@plt>
  422574:	ldr	x0, [x28, #56]
  422578:	mov	x24, #0x0                   	// #0
  42257c:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422580:	ldr	x0, [x28, #56]
  422584:	mov	w2, w19
  422588:	add	w2, w2, #0x1
  42258c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422590:	add	x1, x1, #0x250
  422594:	str	xzr, [sp, #240]
  422598:	bl	419740 <BIO_printf@plt>
  42259c:	mov	x19, x26
  4225a0:	ldr	x0, [x28, #56]
  4225a4:	mov	x24, #0x0                   	// #0
  4225a8:	mov	x23, #0x0                   	// #0
  4225ac:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4225b0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4225b4:	mov	w20, #0x1                   	// #1
  4225b8:	add	x1, x1, #0xfc8
  4225bc:	bl	419740 <BIO_printf@plt>
  4225c0:	b	422274 <ASN1_generate_nconf@plt+0x3904>
  4225c4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4225c8:	mov	w20, #0x1                   	// #1
  4225cc:	add	x1, x1, #0xfb0
  4225d0:	bl	419740 <BIO_printf@plt>
  4225d4:	b	422274 <ASN1_generate_nconf@plt+0x3904>
  4225d8:	ldr	x0, [x28, #56]
  4225dc:	mov	w2, w19
  4225e0:	add	w2, w2, #0x1
  4225e4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4225e8:	add	x1, x1, #0x230
  4225ec:	str	xzr, [sp, #240]
  4225f0:	bl	419740 <BIO_printf@plt>
  4225f4:	mov	x19, x26
  4225f8:	ldr	x0, [x28, #56]
  4225fc:	mov	x24, #0x0                   	// #0
  422600:	mov	x23, #0x0                   	// #0
  422604:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422608:	ldr	x0, [x28, #56]
  42260c:	mov	w2, w19
  422610:	add	w2, w2, #0x1
  422614:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422618:	add	x1, x1, #0x1e8
  42261c:	str	xzr, [sp, #240]
  422620:	bl	419740 <BIO_printf@plt>
  422624:	mov	x19, x26
  422628:	ldr	x0, [x28, #56]
  42262c:	mov	x24, #0x0                   	// #0
  422630:	mov	x23, #0x0                   	// #0
  422634:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422638:	ldr	w20, [sp, #240]
  42263c:	mov	x19, x26
  422640:	cbnz	w21, 422b38 <ASN1_generate_nconf@plt+0x41c8>
  422644:	mov	x0, x25
  422648:	bl	458fe0 <ASN1_generate_nconf@plt+0x3a670>
  42264c:	cmp	w0, #0x0
  422650:	b.le	422b24 <ASN1_generate_nconf@plt+0x41b4>
  422654:	ldr	w0, [sp, #448]
  422658:	cbz	w0, 4227b8 <ASN1_generate_nconf@plt+0x3e48>
  42265c:	cbnz	w21, 422ac4 <ASN1_generate_nconf@plt+0x4154>
  422660:	bl	41d710 <ASN1_UTCTIME_new@plt>
  422664:	mov	x26, x0
  422668:	cbz	x0, 422ae4 <ASN1_generate_nconf@plt+0x4174>
  42266c:	mov	x1, #0x0                   	// #0
  422670:	bl	41b730 <X509_gmtime_adj@plt>
  422674:	cbz	x0, 422adc <ASN1_generate_nconf@plt+0x416c>
  422678:	ldr	w0, [x26]
  42267c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422680:	add	x1, x1, #0x308
  422684:	str	wzr, [sp, #240]
  422688:	add	w0, w0, #0x1
  42268c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  422690:	ldrsw	x2, [x26]
  422694:	ldr	x1, [x26, #8]
  422698:	str	x0, [sp, #448]
  42269c:	bl	41a800 <memcpy@plt>
  4226a0:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  4226a4:	ldrsw	x2, [x26]
  4226a8:	add	x1, x0, #0x318
  4226ac:	str	x1, [sp, #528]
  4226b0:	ldr	x0, [sp, #448]
  4226b4:	strb	wzr, [x0, x2]
  4226b8:	mov	x2, #0x2                   	// #2
  4226bc:	bl	41b450 <strncmp@plt>
  4226c0:	str	w0, [sp, #512]
  4226c4:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  4226c8:	add	x0, x0, #0x320
  4226cc:	str	x0, [sp, #520]
  4226d0:	str	w20, [sp, #536]
  4226d4:	str	x19, [sp, #544]
  4226d8:	mov	w19, #0x0                   	// #0
  4226dc:	str	w21, [sp, #568]
  4226e0:	ldr	x0, [x25, #8]
  4226e4:	ldr	x0, [x0, #8]
  4226e8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4226ec:	cmp	w19, w0
  4226f0:	b.ge	422784 <ASN1_generate_nconf@plt+0x3e14>  // b.tcont
  4226f4:	ldr	x0, [x25, #8]
  4226f8:	mov	w1, w19
  4226fc:	ldr	x0, [x0, #8]
  422700:	bl	419630 <OPENSSL_sk_value@plt>
  422704:	mov	x20, x0
  422708:	ldr	x21, [x0]
  42270c:	ldrb	w0, [x21]
  422710:	cmp	w0, #0x56
  422714:	b.eq	422720 <ASN1_generate_nconf@plt+0x3db0>  // b.none
  422718:	add	w19, w19, #0x1
  42271c:	b	4226e0 <ASN1_generate_nconf@plt+0x3d70>
  422720:	ldr	x5, [x20, #8]
  422724:	mov	x2, #0x2                   	// #2
  422728:	ldr	x1, [sp, #528]
  42272c:	mov	x0, x5
  422730:	str	x5, [sp, #552]
  422734:	bl	41b450 <strncmp@plt>
  422738:	cmp	w0, #0x0
  42273c:	ldr	w0, [sp, #512]
  422740:	ldr	x5, [sp, #552]
  422744:	b.le	422aa0 <ASN1_generate_nconf@plt+0x4130>
  422748:	cmp	w0, #0x0
  42274c:	b.gt	422aa8 <ASN1_generate_nconf@plt+0x4138>
  422750:	mov	w0, #0x45                  	// #69
  422754:	strb	w0, [x21]
  422758:	ldr	w0, [sp, #240]
  42275c:	add	w19, w19, #0x1
  422760:	ldr	x1, [sp, #520]
  422764:	add	w0, w0, #0x1
  422768:	str	w0, [sp, #240]
  42276c:	ldr	x0, [x20]
  422770:	strb	wzr, [x0, #1]
  422774:	ldr	x0, [x28, #56]
  422778:	ldr	x2, [x20, #24]
  42277c:	bl	419740 <BIO_printf@plt>
  422780:	b	4226e0 <ASN1_generate_nconf@plt+0x3d70>
  422784:	mov	x0, x26
  422788:	ldr	w20, [sp, #536]
  42278c:	ldr	w21, [sp, #568]
  422790:	ldr	x19, [sp, #544]
  422794:	bl	41b600 <ASN1_UTCTIME_free@plt>
  422798:	ldr	x0, [sp, #448]
  42279c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4227a0:	mov	w2, #0x8e9                 	// #2281
  4227a4:	add	x1, x1, #0x3d0
  4227a8:	bl	41b1e0 <CRYPTO_free@plt>
  4227ac:	ldr	w0, [sp, #240]
  4227b0:	cbnz	w0, 422b94 <ASN1_generate_nconf@plt+0x4224>
  4227b4:	cbnz	w21, 422b80 <ASN1_generate_nconf@plt+0x4210>
  4227b8:	ldr	x0, [sp, #408]
  4227bc:	cbz	x0, 4227e4 <ASN1_generate_nconf@plt+0x3e74>
  4227c0:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  4227c4:	str	x0, [sp, #240]
  4227c8:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4227cc:	add	x1, x1, #0xf88
  4227d0:	str	x0, [x1, #8]
  4227d4:	cbz	x0, 422bfc <ASN1_generate_nconf@plt+0x428c>
  4227d8:	cbnz	w21, 422be4 <ASN1_generate_nconf@plt+0x4274>
  4227dc:	ldr	x0, [sp, #304]
  4227e0:	cbz	x0, 422c10 <ASN1_generate_nconf@plt+0x42a0>
  4227e4:	ldr	w0, [sp, #372]
  4227e8:	orr	w0, w20, w0
  4227ec:	str	w0, [sp, #408]
  4227f0:	cbz	w0, 422818 <ASN1_generate_nconf@plt+0x3ea8>
  4227f4:	ldr	x1, [sp, #384]
  4227f8:	cmp	x1, #0x0
  4227fc:	ldr	w1, [sp, #496]
  422800:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  422804:	ldr	w1, [sp, #256]
  422808:	csel	w0, w0, wzr, ne  // ne = any
  42280c:	str	w0, [sp, #408]
  422810:	csel	w0, w0, w1, ne  // ne = any
  422814:	str	w0, [sp, #256]
  422818:	ldr	x0, [sp, #280]
  42281c:	add	x1, sp, #0x264
  422820:	bl	41e770 <EVP_PKEY_get_default_digest_nid@plt>
  422824:	mov	w26, w0
  422828:	cmp	w0, #0x2
  42282c:	b.eq	422c68 <ASN1_generate_nconf@plt+0x42f8>  // b.none
  422830:	ldr	x0, [sp, #360]
  422834:	cbz	x0, 422a80 <ASN1_generate_nconf@plt+0x4110>
  422838:	ldr	x0, [sp, #360]
  42283c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  422840:	add	x1, x1, #0xde0
  422844:	bl	41d250 <strcmp@plt>
  422848:	cbnz	w0, 422860 <ASN1_generate_nconf@plt+0x3ef0>
  42284c:	cmp	w26, #0x0
  422850:	b.le	422c44 <ASN1_generate_nconf@plt+0x42d4>
  422854:	ldr	w0, [sp, #612]
  422858:	bl	41de40 <OBJ_nid2sn@plt>
  42285c:	str	x0, [sp, #360]
  422860:	ldr	x0, [sp, #360]
  422864:	add	x1, sp, #0x270
  422868:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  42286c:	cbz	w0, 422b24 <ASN1_generate_nconf@plt+0x41b4>
  422870:	cbz	w20, 422c7c <ASN1_generate_nconf@plt+0x430c>
  422874:	ldr	w0, [sp, #368]
  422878:	cbnz	w0, 422dec <ASN1_generate_nconf@plt+0x447c>
  42287c:	cbnz	w21, 42403c <ASN1_generate_nconf@plt+0x56cc>
  422880:	ldr	x0, [sp, #352]
  422884:	cbz	x0, 422b08 <ASN1_generate_nconf@plt+0x4198>
  422888:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  42288c:	mov	x1, x23
  422890:	add	x2, x2, #0x440
  422894:	mov	x0, x19
  422898:	bl	41d030 <NCONF_get_string@plt>
  42289c:	cbz	x0, 4224f4 <ASN1_generate_nconf@plt+0x3b84>
  4228a0:	str	xzr, [sp, #360]
  4228a4:	str	w20, [sp, #416]
  4228a8:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4228ac:	add	x0, x0, #0xf88
  4228b0:	ldr	x0, [x0, #8]
  4228b4:	str	x0, [sp, #240]
  4228b8:	cbz	x0, 423fa8 <ASN1_generate_nconf@plt+0x5638>
  4228bc:	ldr	x0, [sp, #328]
  4228c0:	cbz	x0, 423f6c <ASN1_generate_nconf@plt+0x55fc>
  4228c4:	ldr	x1, [sp, #328]
  4228c8:	mov	x0, #0x0                   	// #0
  4228cc:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  4228d0:	cbz	w0, 423f48 <ASN1_generate_nconf@plt+0x55d8>
  4228d4:	ldr	x0, [sp, #344]
  4228d8:	cbz	x0, 423edc <ASN1_generate_nconf@plt+0x556c>
  4228dc:	ldr	x1, [sp, #344]
  4228e0:	mov	x0, #0x0                   	// #0
  4228e4:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  4228e8:	cbz	w0, 423eb8 <ASN1_generate_nconf@plt+0x5548>
  4228ec:	ldr	x0, [sp, #656]
  4228f0:	cbz	x0, 42396c <ASN1_generate_nconf@plt+0x4ffc>
  4228f4:	ldr	w0, [sp, #416]
  4228f8:	cbz	w0, 423930 <ASN1_generate_nconf@plt+0x4fc0>
  4228fc:	bl	41c240 <BN_new@plt>
  422900:	str	x0, [sp, #616]
  422904:	cbz	x0, 4239f4 <ASN1_generate_nconf@plt+0x5084>
  422908:	mov	x1, #0x0                   	// #0
  42290c:	bl	458dc8 <ASN1_generate_nconf@plt+0x3a458>
  422910:	cbz	w0, 4239f4 <ASN1_generate_nconf@plt+0x5084>
  422914:	ldr	x1, [sp, #352]
  422918:	mov	x0, x19
  42291c:	bl	41dd40 <NCONF_get_section@plt>
  422920:	str	x0, [sp, #416]
  422924:	cbz	x0, 4238a0 <ASN1_generate_nconf@plt+0x4f30>
  422928:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42292c:	str	x0, [sp, #240]
  422930:	cbz	x0, 424080 <ASN1_generate_nconf@plt+0x5710>
  422934:	ldr	x26, [sp, #312]
  422938:	cbz	x26, 4231d0 <ASN1_generate_nconf@plt+0x4860>
  42293c:	ldr	x0, [sp, #616]
  422940:	str	x0, [sp, #512]
  422944:	ldr	x0, [sp, #624]
  422948:	str	x0, [sp, #496]
  42294c:	ldr	x0, [sp, #656]
  422950:	str	x0, [sp, #520]
  422954:	ldr	x0, [sp, #664]
  422958:	str	x0, [sp, #528]
  42295c:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  422960:	str	x0, [sp, #536]
  422964:	ldr	w3, [sp, #604]
  422968:	add	x2, sp, #0x2f0
  42296c:	mov	x1, x26
  422970:	mov	x0, #0x0                   	// #0
  422974:	str	w3, [sp, #568]
  422978:	bl	41b240 <CONF_load@plt>
  42297c:	str	x0, [sp, #456]
  422980:	cbz	x0, 4231a4 <ASN1_generate_nconf@plt+0x4834>
  422984:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  422988:	add	x1, x1, #0xde0
  42298c:	bl	41c070 <CONF_get_section@plt>
  422990:	str	x0, [sp, #544]
  422994:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422998:	cbz	w0, 423158 <ASN1_generate_nconf@plt+0x47e8>
  42299c:	bl	41dbe0 <X509_REQ_new@plt>
  4229a0:	str	x0, [sp, #352]
  4229a4:	cbz	x0, 423d44 <ASN1_generate_nconf@plt+0x53d4>
  4229a8:	bl	41b570 <X509_REQ_get_subject_name@plt>
  4229ac:	str	x0, [sp, #552]
  4229b0:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  4229b4:	add	x0, x0, #0x678
  4229b8:	str	x19, [sp, #448]
  4229bc:	mov	x26, #0x0                   	// #0
  4229c0:	str	x0, [sp, #560]
  4229c4:	mov	w0, #0x0                   	// #0
  4229c8:	mov	w19, w0
  4229cc:	str	w20, [sp, #572]
  4229d0:	ldr	x20, [sp, #544]
  4229d4:	mov	x0, x20
  4229d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4229dc:	cmp	w0, w19
  4229e0:	b.le	423bb8 <ASN1_generate_nconf@plt+0x5248>
  4229e4:	mov	x0, x20
  4229e8:	mov	w1, w19
  4229ec:	bl	419630 <OPENSSL_sk_value@plt>
  4229f0:	mov	x20, x0
  4229f4:	ldr	x2, [x0, #8]
  4229f8:	ldrb	w0, [x2]
  4229fc:	cbz	w0, 422a30 <ASN1_generate_nconf@plt+0x40c0>
  422a00:	mov	x1, x2
  422a04:	b	422a0c <ASN1_generate_nconf@plt+0x409c>
  422a08:	cbz	w0, 422a30 <ASN1_generate_nconf@plt+0x40c0>
  422a0c:	and	w3, w0, #0xfffffffd
  422a10:	cmp	w3, #0x2c
  422a14:	cset	w3, eq  // eq = none
  422a18:	cmp	w0, #0x3a
  422a1c:	csinc	w3, w3, wzr, ne  // ne = any
  422a20:	ldrb	w0, [x1, #1]!
  422a24:	cbz	w3, 422a08 <ASN1_generate_nconf@plt+0x4098>
  422a28:	cmp	w0, #0x0
  422a2c:	csel	x2, x2, x1, eq  // eq = none
  422a30:	ldr	x3, [x20, #16]
  422a34:	mov	x0, x2
  422a38:	str	x3, [sp, #576]
  422a3c:	str	x2, [sp, #584]
  422a40:	bl	41bb30 <OBJ_txt2nid@plt>
  422a44:	mov	w1, w0
  422a48:	ldr	x3, [sp, #576]
  422a4c:	cbnz	w0, 423d54 <ASN1_generate_nconf@plt+0x53e4>
  422a50:	ldr	x1, [sp, #560]
  422a54:	ldr	x2, [sp, #584]
  422a58:	mov	x0, x2
  422a5c:	bl	41d250 <strcmp@plt>
  422a60:	cbnz	w0, 422a78 <ASN1_generate_nconf@plt+0x4108>
  422a64:	ldr	x0, [x20, #16]
  422a68:	mov	w1, #0xffffffff            	// #-1
  422a6c:	bl	41af20 <NETSCAPE_SPKI_b64_decode@plt>
  422a70:	mov	x26, x0
  422a74:	cbz	x0, 423d78 <ASN1_generate_nconf@plt+0x5408>
  422a78:	add	w19, w19, #0x1
  422a7c:	b	4229d0 <ASN1_generate_nconf@plt+0x4060>
  422a80:	mov	x1, x23
  422a84:	mov	x0, x19
  422a88:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422a8c:	add	x2, x2, #0x3d8
  422a90:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  422a94:	str	x0, [sp, #360]
  422a98:	cbnz	x0, 422838 <ASN1_generate_nconf@plt+0x3ec8>
  422a9c:	b	422510 <ASN1_generate_nconf@plt+0x3ba0>
  422aa0:	cmp	w0, #0x0
  422aa4:	b.gt	422718 <ASN1_generate_nconf@plt+0x3da8>
  422aa8:	ldr	x1, [sp, #448]
  422aac:	mov	x0, x5
  422ab0:	bl	41d250 <strcmp@plt>
  422ab4:	cmp	w0, #0x0
  422ab8:	b.le	422750 <ASN1_generate_nconf@plt+0x3de0>
  422abc:	add	w19, w19, #0x1
  422ac0:	b	4226e0 <ASN1_generate_nconf@plt+0x3d70>
  422ac4:	ldr	x0, [x28, #56]
  422ac8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422acc:	ldr	x2, [sp, #464]
  422ad0:	add	x1, x1, #0x2f0
  422ad4:	bl	419740 <BIO_printf@plt>
  422ad8:	b	422660 <ASN1_generate_nconf@plt+0x3cf0>
  422adc:	mov	x0, x26
  422ae0:	bl	41b600 <ASN1_UTCTIME_free@plt>
  422ae4:	ldr	x0, [x28, #56]
  422ae8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422aec:	add	x1, x1, #0x330
  422af0:	str	xzr, [sp, #240]
  422af4:	mov	x24, #0x0                   	// #0
  422af8:	mov	x23, #0x0                   	// #0
  422afc:	bl	419740 <BIO_printf@plt>
  422b00:	ldr	x0, [x28, #56]
  422b04:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422b08:	mov	x1, x23
  422b0c:	mov	x0, x19
  422b10:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  422b14:	add	x2, x2, #0xfb8
  422b18:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  422b1c:	str	x0, [sp, #352]
  422b20:	cbnz	x0, 422888 <ASN1_generate_nconf@plt+0x3f18>
  422b24:	ldr	x0, [x28, #56]
  422b28:	mov	x24, #0x0                   	// #0
  422b2c:	mov	x23, #0x0                   	// #0
  422b30:	str	xzr, [sp, #240]
  422b34:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422b38:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  422b3c:	ldr	x1, [x25, #8]
  422b40:	ldr	x0, [x0, #48]
  422b44:	bl	41ba60 <TXT_DB_write@plt>
  422b48:	ldr	x0, [x25, #8]
  422b4c:	ldr	x26, [x28, #56]
  422b50:	ldr	x0, [x0, #8]
  422b54:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422b58:	mov	w2, w0
  422b5c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422b60:	mov	x0, x26
  422b64:	add	x1, x1, #0x2b0
  422b68:	bl	419740 <BIO_printf@plt>
  422b6c:	ldr	x0, [x28, #56]
  422b70:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422b74:	add	x1, x1, #0x2d8
  422b78:	bl	419740 <BIO_printf@plt>
  422b7c:	b	422644 <ASN1_generate_nconf@plt+0x3cd4>
  422b80:	ldr	x0, [x28, #56]
  422b84:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422b88:	add	x1, x1, #0x340
  422b8c:	bl	419740 <BIO_printf@plt>
  422b90:	b	4227b8 <ASN1_generate_nconf@plt+0x3e48>
  422b94:	ldr	x0, [sp, #464]
  422b98:	adrp	x26, 462000 <ASN1_generate_nconf@plt+0x43690>
  422b9c:	add	x26, x26, #0x368
  422ba0:	mov	x2, x25
  422ba4:	mov	x1, x26
  422ba8:	bl	4590a8 <ASN1_generate_nconf@plt+0x3a738>
  422bac:	cbz	w0, 422b24 <ASN1_generate_nconf@plt+0x41b4>
  422bb0:	ldr	x0, [sp, #464]
  422bb4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422bb8:	mov	x1, x26
  422bbc:	add	x2, x2, #0x370
  422bc0:	bl	4592b8 <ASN1_generate_nconf@plt+0x3a948>
  422bc4:	cbz	w0, 422b24 <ASN1_generate_nconf@plt+0x41b4>
  422bc8:	cbz	w21, 4227b8 <ASN1_generate_nconf@plt+0x3e48>
  422bcc:	ldr	x0, [x28, #56]
  422bd0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422bd4:	ldr	w2, [sp, #240]
  422bd8:	add	x1, x1, #0x378
  422bdc:	bl	419740 <BIO_printf@plt>
  422be0:	b	4227b8 <ASN1_generate_nconf@plt+0x3e48>
  422be4:	ldr	x0, [x28, #56]
  422be8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422bec:	ldr	x2, [sp, #408]
  422bf0:	add	x1, x1, #0x3a0
  422bf4:	bl	419740 <BIO_printf@plt>
  422bf8:	b	4227dc <ASN1_generate_nconf@plt+0x3e6c>
  422bfc:	ldr	x0, [x28, #56]
  422c00:	mov	x24, #0x0                   	// #0
  422c04:	mov	x23, #0x0                   	// #0
  422c08:	str	xzr, [sp, #248]
  422c0c:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422c10:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  422c14:	add	x0, x0, #0xf88
  422c18:	adrp	x26, 460000 <ASN1_generate_nconf@plt+0x41690>
  422c1c:	add	x26, x26, #0xde0
  422c20:	mov	x1, x26
  422c24:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422c28:	ldr	x0, [x0, #8]
  422c2c:	add	x2, x2, #0x3c8
  422c30:	bl	41d030 <NCONF_get_string@plt>
  422c34:	cmp	x0, #0x0
  422c38:	csel	x0, x0, x26, ne  // ne = any
  422c3c:	str	x0, [sp, #304]
  422c40:	b	4227e4 <ASN1_generate_nconf@plt+0x3e74>
  422c44:	ldr	x0, [x28, #56]
  422c48:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422c4c:	add	x1, x1, #0x3e8
  422c50:	str	xzr, [sp, #240]
  422c54:	mov	x24, #0x0                   	// #0
  422c58:	mov	x23, #0x0                   	// #0
  422c5c:	bl	41a980 <BIO_puts@plt>
  422c60:	ldr	x0, [x28, #56]
  422c64:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422c68:	ldr	w0, [sp, #612]
  422c6c:	cbnz	w0, 422830 <ASN1_generate_nconf@plt+0x3ec0>
  422c70:	bl	41e370 <EVP_md_null@plt>
  422c74:	str	x0, [sp, #624]
  422c78:	b	422870 <ASN1_generate_nconf@plt+0x3f00>
  422c7c:	str	xzr, [sp, #240]
  422c80:	ldr	w0, [sp, #372]
  422c84:	cbz	w0, 423bac <ASN1_generate_nconf@plt+0x523c>
  422c88:	ldr	x0, [sp, #336]
  422c8c:	cbz	x0, 423b88 <ASN1_generate_nconf@plt+0x5218>
  422c90:	mov	x3, #0x0                   	// #0
  422c94:	mov	x2, #0x0                   	// #0
  422c98:	mov	w5, #0x1                   	// #1
  422c9c:	mov	x4, #0x0                   	// #0
  422ca0:	add	x0, sp, #0x2b8
  422ca4:	mov	x1, #0x0                   	// #0
  422ca8:	bl	41b1f0 <X509V3_set_ctx@plt>
  422cac:	mov	x1, x19
  422cb0:	add	x0, sp, #0x2b8
  422cb4:	bl	419ae0 <X509V3_set_nconf@plt>
  422cb8:	ldr	x2, [sp, #336]
  422cbc:	add	x1, sp, #0x2b8
  422cc0:	mov	x0, x19
  422cc4:	mov	x3, #0x0                   	// #0
  422cc8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  422ccc:	cbz	w0, 423b64 <ASN1_generate_nconf@plt+0x51f4>
  422cd0:	mov	x1, x23
  422cd4:	mov	x0, x19
  422cd8:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422cdc:	add	x2, x2, #0x900
  422ce0:	bl	41d030 <NCONF_get_string@plt>
  422ce4:	mov	x27, x0
  422ce8:	cbz	x0, 423b5c <ASN1_generate_nconf@plt+0x51ec>
  422cec:	mov	x2, #0x0                   	// #0
  422cf0:	mov	w1, #0x0                   	// #0
  422cf4:	bl	458e98 <ASN1_generate_nconf@plt+0x3a528>
  422cf8:	mov	x20, x0
  422cfc:	cbz	x0, 422e94 <ASN1_generate_nconf@plt+0x4524>
  422d00:	ldr	x0, [sp, #640]
  422d04:	ldr	x1, [sp, #648]
  422d08:	orr	x0, x0, x1
  422d0c:	ldr	x1, [sp, #424]
  422d10:	orr	x0, x0, x1
  422d14:	cbz	x0, 422e20 <ASN1_generate_nconf@plt+0x44b0>
  422d18:	cbnz	w21, 423e94 <ASN1_generate_nconf@plt+0x5524>
  422d1c:	bl	4195e0 <X509_CRL_new@plt>
  422d20:	mov	x24, x0
  422d24:	cbz	x0, 422f70 <ASN1_generate_nconf@plt+0x4600>
  422d28:	mov	x0, x22
  422d2c:	bl	41d620 <X509_get_subject_name@plt>
  422d30:	mov	x1, x0
  422d34:	mov	x0, x24
  422d38:	bl	419840 <X509_CRL_set_issuer_name@plt>
  422d3c:	cbz	w0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  422d40:	bl	41d890 <ASN1_TIME_new@plt>
  422d44:	mov	x26, x0
  422d48:	cbz	x0, 423ddc <ASN1_generate_nconf@plt+0x546c>
  422d4c:	mov	x1, #0x0                   	// #0
  422d50:	bl	41b730 <X509_gmtime_adj@plt>
  422d54:	cbz	x0, 423ddc <ASN1_generate_nconf@plt+0x546c>
  422d58:	mov	x1, x26
  422d5c:	mov	x0, x24
  422d60:	bl	41c580 <X509_CRL_set1_lastUpdate@plt>
  422d64:	cbz	w0, 423ddc <ASN1_generate_nconf@plt+0x546c>
  422d68:	ldr	x4, [sp, #424]
  422d6c:	mov	x0, #0xe10                 	// #3600
  422d70:	ldr	x2, [sp, #648]
  422d74:	mov	x3, #0x0                   	// #0
  422d78:	ldr	w1, [sp, #640]
  422d7c:	madd	x2, x2, x0, x4
  422d80:	mov	x0, x26
  422d84:	bl	41b0b0 <X509_time_adj_ex@plt>
  422d88:	cbz	x0, 423ddc <ASN1_generate_nconf@plt+0x546c>
  422d8c:	mov	x1, x26
  422d90:	mov	x0, x24
  422d94:	bl	41b5b0 <X509_CRL_set1_nextUpdate@plt>
  422d98:	str	wzr, [sp, #304]
  422d9c:	mov	x0, x26
  422da0:	mov	w26, #0x0                   	// #0
  422da4:	bl	419aa0 <ASN1_TIME_free@plt>
  422da8:	str	x19, [sp, #256]
  422dac:	ldr	x0, [x25, #8]
  422db0:	ldr	x0, [x0, #8]
  422db4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  422db8:	cmp	w26, w0
  422dbc:	b.ge	422f3c <ASN1_generate_nconf@plt+0x45cc>  // b.tcont
  422dc0:	ldr	x0, [x25, #8]
  422dc4:	mov	w1, w26
  422dc8:	ldr	x0, [x0, #8]
  422dcc:	bl	419630 <OPENSSL_sk_value@plt>
  422dd0:	mov	x19, x0
  422dd4:	ldr	x0, [x0]
  422dd8:	ldrb	w0, [x0]
  422ddc:	cmp	w0, #0x52
  422de0:	b.eq	422eb8 <ASN1_generate_nconf@plt+0x4548>  // b.none
  422de4:	add	w26, w26, #0x1
  422de8:	b	422dac <ASN1_generate_nconf@plt+0x443c>
  422dec:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422df0:	mov	x1, x23
  422df4:	add	x2, x2, #0x400
  422df8:	mov	x0, x19
  422dfc:	bl	41d030 <NCONF_get_string@plt>
  422e00:	cbz	x0, 42287c <ASN1_generate_nconf@plt+0x3f0c>
  422e04:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422e08:	add	x1, x1, #0x410
  422e0c:	bl	41d250 <strcmp@plt>
  422e10:	cmp	w0, #0x0
  422e14:	cset	w0, ne  // ne = any
  422e18:	str	w0, [sp, #368]
  422e1c:	b	42287c <ASN1_generate_nconf@plt+0x3f0c>
  422e20:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422e24:	add	x3, sp, #0x280
  422e28:	add	x2, x2, #0x930
  422e2c:	mov	x1, x23
  422e30:	mov	x0, x19
  422e34:	bl	41b350 <NCONF_get_number_e@plt>
  422e38:	cbnz	w0, 422e40 <ASN1_generate_nconf@plt+0x44d0>
  422e3c:	str	xzr, [sp, #640]
  422e40:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  422e44:	mov	x1, x23
  422e48:	add	x3, sp, #0x288
  422e4c:	add	x2, x2, #0x948
  422e50:	mov	x0, x19
  422e54:	bl	41b350 <NCONF_get_number_e@plt>
  422e58:	cbnz	w0, 422e60 <ASN1_generate_nconf@plt+0x44f0>
  422e5c:	str	xzr, [sp, #648]
  422e60:	bl	41a2a0 <ERR_clear_error@plt>
  422e64:	ldr	x0, [sp, #640]
  422e68:	ldr	x1, [sp, #648]
  422e6c:	orr	x0, x0, x1
  422e70:	cbnz	x0, 422d18 <ASN1_generate_nconf@plt+0x43a8>
  422e74:	ldr	x0, [x28, #56]
  422e78:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422e7c:	add	x1, x1, #0x960
  422e80:	mov	x23, x20
  422e84:	mov	x24, #0x0                   	// #0
  422e88:	bl	419740 <BIO_printf@plt>
  422e8c:	ldr	x0, [x28, #56]
  422e90:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422e94:	ldr	x0, [x28, #56]
  422e98:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422e9c:	add	x1, x1, #0x910
  422ea0:	str	xzr, [sp, #248]
  422ea4:	mov	x24, #0x0                   	// #0
  422ea8:	mov	x23, #0x0                   	// #0
  422eac:	bl	419740 <BIO_printf@plt>
  422eb0:	ldr	x0, [x28, #56]
  422eb4:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422eb8:	bl	41d340 <X509_REVOKED_new@plt>
  422ebc:	mov	x23, x0
  422ec0:	cbz	x0, 423e78 <ASN1_generate_nconf@plt+0x5508>
  422ec4:	ldr	x1, [x19, #16]
  422ec8:	bl	421448 <ASN1_generate_nconf@plt+0x2ad8>
  422ecc:	cbz	w0, 423e68 <ASN1_generate_nconf@plt+0x54f8>
  422ed0:	ldr	w2, [sp, #372]
  422ed4:	cmp	w0, #0x2
  422ed8:	ldr	x1, [x19, #24]
  422edc:	ldr	w0, [sp, #304]
  422ee0:	csel	w0, w0, w2, ne  // ne = any
  422ee4:	str	w0, [sp, #304]
  422ee8:	add	x0, sp, #0x268
  422eec:	bl	41b640 <BN_hex2bn@plt>
  422ef0:	cbz	w0, 423e68 <ASN1_generate_nconf@plt+0x54f8>
  422ef4:	ldr	x0, [sp, #616]
  422ef8:	mov	x1, #0x0                   	// #0
  422efc:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  422f00:	mov	x19, x0
  422f04:	ldr	x0, [sp, #616]
  422f08:	bl	41e870 <BN_free@plt>
  422f0c:	str	xzr, [sp, #616]
  422f10:	cbz	x19, 423e78 <ASN1_generate_nconf@plt+0x5508>
  422f14:	mov	x1, x19
  422f18:	mov	x0, x23
  422f1c:	bl	41d8c0 <X509_REVOKED_set_serialNumber@plt>
  422f20:	add	w26, w26, #0x1
  422f24:	mov	x0, x19
  422f28:	bl	41b800 <ASN1_INTEGER_free@plt>
  422f2c:	mov	x1, x23
  422f30:	mov	x0, x24
  422f34:	bl	41c030 <X509_CRL_add0_revoked@plt>
  422f38:	b	422dac <ASN1_generate_nconf@plt+0x443c>
  422f3c:	mov	x0, x24
  422f40:	ldr	x19, [sp, #256]
  422f44:	bl	41e3b0 <X509_CRL_sort@plt>
  422f48:	cbnz	w21, 423e80 <ASN1_generate_nconf@plt+0x5510>
  422f4c:	ldr	x0, [sp, #336]
  422f50:	orr	x0, x0, x27
  422f54:	cbnz	x0, 423e00 <ASN1_generate_nconf@plt+0x5490>
  422f58:	ldr	w0, [sp, #304]
  422f5c:	cbz	w0, 422ff4 <ASN1_generate_nconf@plt+0x4684>
  422f60:	mov	x0, x24
  422f64:	mov	x1, #0x1                   	// #1
  422f68:	bl	41bf60 <X509_CRL_set_version@plt>
  422f6c:	cbnz	w0, 422ff4 <ASN1_generate_nconf@plt+0x4684>
  422f70:	ldr	x0, [x28, #56]
  422f74:	mov	x23, x20
  422f78:	str	xzr, [sp, #248]
  422f7c:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  422f80:	mov	x0, x20
  422f84:	mov	x1, #0x0                   	// #0
  422f88:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  422f8c:	mov	x21, x0
  422f90:	cbz	x0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  422f94:	mov	x2, x0
  422f98:	mov	w1, #0x58                  	// #88
  422f9c:	mov	x4, #0x0                   	// #0
  422fa0:	mov	w3, #0x0                   	// #0
  422fa4:	mov	x0, x24
  422fa8:	bl	41ba40 <X509_CRL_add1_ext_i2d@plt>
  422fac:	mov	x0, x21
  422fb0:	bl	41b800 <ASN1_INTEGER_free@plt>
  422fb4:	mov	x0, x20
  422fb8:	mov	x1, #0x1                   	// #1
  422fbc:	bl	41b260 <BN_add_word@plt>
  422fc0:	cbz	w0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  422fc4:	mov	x0, x24
  422fc8:	mov	x1, #0x1                   	// #1
  422fcc:	bl	41bf60 <X509_CRL_set_version@plt>
  422fd0:	cbz	w0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  422fd4:	cbz	x27, 422ff4 <ASN1_generate_nconf@plt+0x4684>
  422fd8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  422fdc:	mov	x2, x20
  422fe0:	add	x1, x1, #0x368
  422fe4:	mov	x0, x27
  422fe8:	mov	x3, #0x0                   	// #0
  422fec:	bl	458ab0 <ASN1_generate_nconf@plt+0x3a140>
  422ff0:	cbz	w0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  422ff4:	mov	x0, x20
  422ff8:	bl	41e870 <BN_free@plt>
  422ffc:	ldr	x3, [sp, #264]
  423000:	mov	x0, x24
  423004:	ldr	x1, [sp, #280]
  423008:	ldr	x2, [sp, #624]
  42300c:	bl	43b7b0 <ASN1_generate_nconf@plt+0x1ce40>
  423010:	cbz	w0, 42243c <ASN1_generate_nconf@plt+0x3acc>
  423014:	ldr	w0, [sp, #408]
  423018:	mov	w1, #0x8001                	// #32769
  42301c:	mov	w2, #0x4                   	// #4
  423020:	cmp	w0, #0x0
  423024:	ldr	x0, [sp, #384]
  423028:	csel	w2, w2, w1, ne  // ne = any
  42302c:	mov	w1, #0x77                  	// #119
  423030:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  423034:	mov	x20, x0
  423038:	cbz	x0, 42310c <ASN1_generate_nconf@plt+0x479c>
  42303c:	mov	x1, x24
  423040:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  423044:	cbz	x27, 423064 <ASN1_generate_nconf@plt+0x46f4>
  423048:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  42304c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423050:	mov	x0, x27
  423054:	add	x2, x2, #0x370
  423058:	add	x1, x1, #0x368
  42305c:	bl	458c30 <ASN1_generate_nconf@plt+0x3a2c0>
  423060:	cbz	w0, 423ea8 <ASN1_generate_nconf@plt+0x5538>
  423064:	ldr	w0, [sp, #300]
  423068:	cbz	w0, 423148 <ASN1_generate_nconf@plt+0x47d8>
  42306c:	ldr	x0, [sp, #288]
  423070:	cbz	x0, 423128 <ASN1_generate_nconf@plt+0x47b8>
  423074:	ldr	x2, [sp, #288]
  423078:	mov	w1, #0x8005                	// #32773
  42307c:	mov	x0, x2
  423080:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  423084:	mov	x23, x0
  423088:	cbz	x0, 42311c <ASN1_generate_nconf@plt+0x47ac>
  42308c:	ldr	w1, [sp, #300]
  423090:	ldr	x3, [sp, #440]
  423094:	cmp	w1, #0x2
  423098:	ldr	w1, [sp, #472]
  42309c:	csinv	w2, w1, wzr, ne  // ne = any
  4230a0:	mov	x1, x25
  4230a4:	bl	41f6e0 <ASN1_generate_nconf@plt+0xd70>
  4230a8:	cmp	w0, #0x0
  4230ac:	b.le	423ea8 <ASN1_generate_nconf@plt+0x5538>
  4230b0:	mov	x0, x23
  4230b4:	bl	41e260 <X509_free@plt>
  4230b8:	ldr	x0, [sp, #464]
  4230bc:	adrp	x21, 462000 <ASN1_generate_nconf@plt+0x43690>
  4230c0:	add	x21, x21, #0x368
  4230c4:	mov	x2, x25
  4230c8:	mov	x1, x21
  4230cc:	bl	4590a8 <ASN1_generate_nconf@plt+0x3a738>
  4230d0:	cbz	w0, 423ea8 <ASN1_generate_nconf@plt+0x5538>
  4230d4:	ldr	x0, [sp, #464]
  4230d8:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  4230dc:	mov	x1, x21
  4230e0:	add	x2, x2, #0x370
  4230e4:	bl	4592b8 <ASN1_generate_nconf@plt+0x3a948>
  4230e8:	cbz	w0, 423ea8 <ASN1_generate_nconf@plt+0x5538>
  4230ec:	ldr	x0, [x28, #56]
  4230f0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4230f4:	mov	x23, #0x0                   	// #0
  4230f8:	add	x1, x1, #0x8b0
  4230fc:	str	x20, [sp, #248]
  423100:	str	wzr, [sp, #256]
  423104:	bl	419740 <BIO_printf@plt>
  423108:	b	421970 <ASN1_generate_nconf@plt+0x3000>
  42310c:	ldr	x0, [x28, #56]
  423110:	mov	x23, #0x0                   	// #0
  423114:	str	xzr, [sp, #248]
  423118:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  42311c:	ldr	x0, [x28, #56]
  423120:	str	x20, [sp, #248]
  423124:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423128:	ldr	x0, [x28, #56]
  42312c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423130:	add	x1, x1, #0x9d8
  423134:	str	x20, [sp, #248]
  423138:	mov	x23, #0x0                   	// #0
  42313c:	bl	419740 <BIO_printf@plt>
  423140:	ldr	x0, [x28, #56]
  423144:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423148:	mov	x23, #0x0                   	// #0
  42314c:	str	x20, [sp, #248]
  423150:	str	wzr, [sp, #256]
  423154:	b	421970 <ASN1_generate_nconf@plt+0x3000>
  423158:	ldr	x0, [x28, #56]
  42315c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423160:	ldr	x2, [sp, #312]
  423164:	add	x1, x1, #0x650
  423168:	mov	x26, #0x0                   	// #0
  42316c:	str	xzr, [sp, #352]
  423170:	bl	419740 <BIO_printf@plt>
  423174:	ldr	x0, [sp, #352]
  423178:	mov	x24, #0x0                   	// #0
  42317c:	mov	x23, #0x0                   	// #0
  423180:	bl	41b8f0 <X509_REQ_free@plt>
  423184:	ldr	x0, [sp, #456]
  423188:	bl	41cd00 <CONF_free@plt>
  42318c:	mov	x0, x26
  423190:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  423194:	mov	x0, #0x0                   	// #0
  423198:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  42319c:	ldr	x0, [x28, #56]
  4231a0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4231a4:	ldr	x0, [x28, #56]
  4231a8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4231ac:	ldr	x3, [sp, #312]
  4231b0:	add	x1, x1, #0x630
  4231b4:	ldr	x2, [sp, #752]
  4231b8:	str	xzr, [sp, #352]
  4231bc:	mov	x26, #0x0                   	// #0
  4231c0:	bl	419740 <BIO_printf@plt>
  4231c4:	ldr	x0, [x28, #56]
  4231c8:	bl	41e7f0 <ERR_print_errors@plt>
  4231cc:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  4231d0:	mov	w20, #0x0                   	// #0
  4231d4:	str	wzr, [sp, #312]
  4231d8:	ldr	x26, [sp, #392]
  4231dc:	cbz	x26, 42339c <ASN1_generate_nconf@plt+0x4a2c>
  4231e0:	ldr	x0, [sp, #616]
  4231e4:	str	x0, [sp, #392]
  4231e8:	ldr	x0, [sp, #624]
  4231ec:	str	x0, [sp, #352]
  4231f0:	ldr	x0, [sp, #656]
  4231f4:	str	x0, [sp, #448]
  4231f8:	ldr	x0, [sp, #664]
  4231fc:	str	x0, [sp, #456]
  423200:	add	w20, w20, #0x1
  423204:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  423208:	str	x0, [sp, #496]
  42320c:	ldr	w3, [sp, #604]
  423210:	mov	x2, x26
  423214:	mov	x0, x26
  423218:	mov	w1, #0x8005                	// #32773
  42321c:	str	w3, [sp, #512]
  423220:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  423224:	mov	x26, x0
  423228:	cbz	x0, 4240d4 <ASN1_generate_nconf@plt+0x5764>
  42322c:	cbnz	w21, 4240f4 <ASN1_generate_nconf@plt+0x5784>
  423230:	ldr	x0, [x28, #56]
  423234:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  423238:	add	x1, x1, #0xcf0
  42323c:	bl	419740 <BIO_printf@plt>
  423240:	mov	x0, x26
  423244:	bl	41c9f0 <X509_get0_pubkey@plt>
  423248:	mov	x1, x0
  42324c:	cbz	x0, 4240c4 <ASN1_generate_nconf@plt+0x5754>
  423250:	mov	x0, x26
  423254:	bl	41c830 <X509_verify@plt>
  423258:	cmp	w0, #0x0
  42325c:	ldr	x0, [x28, #56]
  423260:	b.lt	4240a4 <ASN1_generate_nconf@plt+0x5734>  // b.tstop
  423264:	b.eq	424114 <ASN1_generate_nconf@plt+0x57a4>  // b.none
  423268:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42326c:	add	x1, x1, #0xdd8
  423270:	bl	419740 <BIO_printf@plt>
  423274:	mov	x0, x26
  423278:	mov	x2, #0x0                   	// #0
  42327c:	mov	x1, #0x0                   	// #0
  423280:	bl	41adb0 <X509_to_X509_REQ@plt>
  423284:	mov	x8, x0
  423288:	cbz	x0, 4240d4 <ASN1_generate_nconf@plt+0x5764>
  42328c:	ldr	x0, [sp, #392]
  423290:	str	x0, [sp]
  423294:	ldr	x0, [sp, #376]
  423298:	str	x0, [sp, #8]
  42329c:	ldr	x0, [sp, #488]
  4232a0:	str	x0, [sp, #16]
  4232a4:	ldr	w0, [sp, #432]
  4232a8:	add	x7, x25, #0x8
  4232ac:	str	w0, [sp, #24]
  4232b0:	mov	x6, x25
  4232b4:	ldr	w0, [sp, #368]
  4232b8:	mov	x2, x22
  4232bc:	str	w0, [sp, #32]
  4232c0:	ldr	x0, [sp, #328]
  4232c4:	str	x0, [sp, #40]
  4232c8:	ldr	x0, [sp, #344]
  4232cc:	str	x0, [sp, #48]
  4232d0:	ldr	x0, [sp, #448]
  4232d4:	str	x0, [sp, #56]
  4232d8:	ldr	w0, [sp, #256]
  4232dc:	str	w0, [sp, #64]
  4232e0:	ldr	x0, [sp, #304]
  4232e4:	str	x0, [sp, #88]
  4232e8:	ldr	x0, [sp, #456]
  4232ec:	str	x0, [sp, #104]
  4232f0:	ldr	x0, [sp, #496]
  4232f4:	str	w21, [sp, #72]
  4232f8:	str	x8, [sp, #80]
  4232fc:	str	x19, [sp, #96]
  423300:	str	x0, [sp, #112]
  423304:	add	x0, sp, #0x2a0
  423308:	ldr	x4, [sp, #264]
  42330c:	ldr	x1, [sp, #280]
  423310:	ldr	x3, [sp, #352]
  423314:	str	x8, [sp, #352]
  423318:	ldr	x5, [sp, #416]
  42331c:	ldr	w8, [sp, #400]
  423320:	str	w8, [sp, #120]
  423324:	ldr	w8, [sp, #512]
  423328:	str	w8, [sp, #128]
  42332c:	str	wzr, [sp, #136]
  423330:	bl	41fd90 <ASN1_generate_nconf@plt+0x1420>
  423334:	mov	w1, w0
  423338:	ldr	x8, [sp, #352]
  42333c:	str	w1, [sp, #352]
  423340:	mov	x0, x8
  423344:	bl	41b8f0 <X509_REQ_free@plt>
  423348:	mov	x0, x26
  42334c:	bl	41e260 <X509_free@plt>
  423350:	ldr	w1, [sp, #352]
  423354:	cmp	w1, #0x0
  423358:	b.lt	424104 <ASN1_generate_nconf@plt+0x5794>  // b.tstop
  42335c:	b.eq	42339c <ASN1_generate_nconf@plt+0x4a2c>  // b.none
  423360:	ldr	x0, [x28, #56]
  423364:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  423368:	add	x1, x1, #0xa60
  42336c:	bl	419740 <BIO_printf@plt>
  423370:	ldr	x0, [sp, #616]
  423374:	mov	x1, #0x1                   	// #1
  423378:	bl	41b260 <BN_add_word@plt>
  42337c:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  423380:	ldr	x0, [sp, #240]
  423384:	ldr	x1, [sp, #672]
  423388:	bl	41cf70 <OPENSSL_sk_push@plt>
  42338c:	cbz	w0, 424124 <ASN1_generate_nconf@plt+0x57b4>
  423390:	ldr	w0, [sp, #312]
  423394:	add	w0, w0, #0x1
  423398:	str	w0, [sp, #312]
  42339c:	ldr	x0, [sp, #288]
  4233a0:	cbz	x0, 42346c <ASN1_generate_nconf@plt+0x4afc>
  4233a4:	add	x3, sp, #0x268
  4233a8:	add	w20, w20, #0x1
  4233ac:	ldp	x2, x4, [x3]
  4233b0:	str	x4, [sp, #392]
  4233b4:	ldp	x1, x26, [x3, #40]
  4233b8:	str	x1, [sp, #352]
  4233bc:	str	x2, [sp, #448]
  4233c0:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4233c4:	mov	x8, x0
  4233c8:	ldr	x2, [sp, #448]
  4233cc:	str	x2, [sp]
  4233d0:	ldr	x2, [sp, #376]
  4233d4:	str	x2, [sp, #8]
  4233d8:	ldr	x2, [sp, #488]
  4233dc:	str	x2, [sp, #16]
  4233e0:	ldr	w2, [sp, #432]
  4233e4:	mov	x7, x25
  4233e8:	str	w2, [sp, #24]
  4233ec:	ldr	w2, [sp, #368]
  4233f0:	ldr	w0, [sp, #256]
  4233f4:	str	w2, [sp, #32]
  4233f8:	ldr	x2, [sp, #328]
  4233fc:	str	x2, [sp, #40]
  423400:	str	w0, [sp, #64]
  423404:	ldr	x0, [sp, #304]
  423408:	str	x0, [sp, #72]
  42340c:	ldr	x2, [sp, #344]
  423410:	str	x2, [sp, #48]
  423414:	ldr	x1, [sp, #352]
  423418:	str	x1, [sp, #56]
  42341c:	ldr	w9, [sp, #400]
  423420:	add	x0, sp, #0x2a0
  423424:	str	x19, [sp, #80]
  423428:	str	w21, [sp, #88]
  42342c:	stp	x26, x8, [sp, #96]
  423430:	ldr	w8, [sp, #604]
  423434:	ldr	x5, [sp, #264]
  423438:	ldr	x2, [sp, #280]
  42343c:	ldr	x1, [sp, #288]
  423440:	ldr	x4, [sp, #392]
  423444:	ldr	x6, [sp, #416]
  423448:	ldr	x3, [sp, #504]
  42344c:	str	w9, [sp, #112]
  423450:	str	w8, [sp, #120]
  423454:	ldr	w8, [sp, #320]
  423458:	str	w8, [sp, #128]
  42345c:	bl	420ef8 <ASN1_generate_nconf@plt+0x2588>
  423460:	cmp	w0, #0x0
  423464:	b.lt	424104 <ASN1_generate_nconf@plt+0x5794>  // b.tstop
  423468:	b.ne	423560 <ASN1_generate_nconf@plt+0x4bf0>  // b.any
  42346c:	mov	x8, #0x0                   	// #0
  423470:	str	x22, [sp, #352]
  423474:	mov	x22, x8
  423478:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  42347c:	add	x0, x0, #0xa60
  423480:	str	x0, [sp, #392]
  423484:	ldr	w0, [sp, #476]
  423488:	add	w26, w20, w22
  42348c:	cmp	w0, w22
  423490:	b.le	42361c <ASN1_generate_nconf@plt+0x4cac>
  423494:	add	x1, sp, #0x268
  423498:	ldr	x0, [sp, #480]
  42349c:	ldp	x3, x4, [x1]
  4234a0:	str	x4, [sp, #496]
  4234a4:	ldp	x2, x26, [x1, #40]
  4234a8:	str	x3, [sp, #512]
  4234ac:	ldr	x1, [x0, x22, lsl #3]
  4234b0:	stp	x1, x2, [sp, #448]
  4234b4:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4234b8:	mov	x9, x0
  4234bc:	ldr	x0, [sp, #376]
  4234c0:	str	x19, [sp, #80]
  4234c4:	ldr	x3, [sp, #512]
  4234c8:	stp	x3, x0, [sp]
  4234cc:	ldr	w8, [sp, #400]
  4234d0:	ldr	x0, [sp, #488]
  4234d4:	str	x0, [sp, #16]
  4234d8:	ldr	w0, [sp, #432]
  4234dc:	mov	x7, x25
  4234e0:	str	w0, [sp, #24]
  4234e4:	ldr	w0, [sp, #368]
  4234e8:	str	w0, [sp, #32]
  4234ec:	ldr	x0, [sp, #328]
  4234f0:	str	x0, [sp, #40]
  4234f4:	ldr	x0, [sp, #344]
  4234f8:	str	x0, [sp, #48]
  4234fc:	ldr	w0, [sp, #256]
  423500:	str	w0, [sp, #64]
  423504:	ldr	x0, [sp, #304]
  423508:	str	x0, [sp, #72]
  42350c:	ldp	x1, x2, [sp, #448]
  423510:	str	x2, [sp, #56]
  423514:	str	w21, [sp, #88]
  423518:	add	x0, sp, #0x2a0
  42351c:	stp	x26, x9, [sp, #96]
  423520:	ldr	w9, [sp, #604]
  423524:	ldr	x5, [sp, #264]
  423528:	ldr	x2, [sp, #280]
  42352c:	ldr	x6, [sp, #416]
  423530:	ldr	x4, [sp, #496]
  423534:	ldr	x3, [sp, #504]
  423538:	str	w8, [sp, #112]
  42353c:	ldr	w8, [sp, #320]
  423540:	str	w9, [sp, #120]
  423544:	str	w8, [sp, #128]
  423548:	bl	420ef8 <ASN1_generate_nconf@plt+0x2588>
  42354c:	cmp	w0, #0x0
  423550:	b.lt	423608 <ASN1_generate_nconf@plt+0x4c98>  // b.tstop
  423554:	b.ne	4235a0 <ASN1_generate_nconf@plt+0x4c30>  // b.any
  423558:	add	x22, x22, #0x1
  42355c:	b	423484 <ASN1_generate_nconf@plt+0x4b14>
  423560:	ldr	x0, [x28, #56]
  423564:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  423568:	add	x1, x1, #0xa60
  42356c:	bl	419740 <BIO_printf@plt>
  423570:	ldr	x0, [sp, #616]
  423574:	mov	x1, #0x1                   	// #1
  423578:	bl	41b260 <BN_add_word@plt>
  42357c:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  423580:	ldr	x0, [sp, #240]
  423584:	ldr	x1, [sp, #672]
  423588:	bl	41cf70 <OPENSSL_sk_push@plt>
  42358c:	cbz	w0, 424124 <ASN1_generate_nconf@plt+0x57b4>
  423590:	ldr	w0, [sp, #312]
  423594:	add	w0, w0, #0x1
  423598:	str	w0, [sp, #312]
  42359c:	b	42346c <ASN1_generate_nconf@plt+0x4afc>
  4235a0:	ldr	w2, [sp, #312]
  4235a4:	add	x26, x28, #0x38
  4235a8:	ldr	x0, [x28, #56]
  4235ac:	add	w2, w2, #0x1
  4235b0:	ldr	x1, [sp, #392]
  4235b4:	str	w2, [sp, #312]
  4235b8:	bl	419740 <BIO_printf@plt>
  4235bc:	ldr	x0, [sp, #616]
  4235c0:	mov	x1, #0x1                   	// #1
  4235c4:	bl	41b260 <BN_add_word@plt>
  4235c8:	cbz	w0, 423908 <ASN1_generate_nconf@plt+0x4f98>
  4235cc:	ldr	x0, [sp, #240]
  4235d0:	ldr	x1, [sp, #672]
  4235d4:	bl	41cf70 <OPENSSL_sk_push@plt>
  4235d8:	cbnz	w0, 423558 <ASN1_generate_nconf@plt+0x4be8>
  4235dc:	ldr	x0, [x26]
  4235e0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4235e4:	add	x1, x1, #0x3e8
  4235e8:	mov	x24, #0x0                   	// #0
  4235ec:	ldr	x22, [sp, #352]
  4235f0:	bl	419740 <BIO_printf@plt>
  4235f4:	ldr	x0, [sp, #672]
  4235f8:	mov	x23, #0x0                   	// #0
  4235fc:	bl	41e260 <X509_free@plt>
  423600:	ldr	x0, [x26]
  423604:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423608:	ldr	x0, [x28, #56]
  42360c:	mov	x24, #0x0                   	// #0
  423610:	mov	x23, #0x0                   	// #0
  423614:	ldr	x22, [sp, #352]
  423618:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  42361c:	ldr	x0, [sp, #240]
  423620:	ldr	x22, [sp, #352]
  423624:	bl	41dfd0 <OPENSSL_sk_num@plt>
  423628:	cmp	w0, #0x0
  42362c:	b.le	4236f0 <ASN1_generate_nconf@plt+0x4d80>
  423630:	ldr	w0, [sp, #256]
  423634:	cbnz	w0, 423694 <ASN1_generate_nconf@plt+0x4d24>
  423638:	ldr	w2, [sp, #312]
  42363c:	mov	w3, w26
  423640:	ldr	x0, [x28, #56]
  423644:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423648:	add	x1, x1, #0x7a8
  42364c:	bl	419740 <BIO_printf@plt>
  423650:	ldr	x0, [x28, #56]
  423654:	mov	x2, #0x0                   	// #0
  423658:	mov	w1, #0xb                   	// #11
  42365c:	mov	x3, #0x0                   	// #0
  423660:	bl	41de90 <BIO_ctrl@plt>
  423664:	strb	wzr, [sp, #680]
  423668:	adrp	x2, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42366c:	add	x0, sp, #0x2a8
  423670:	mov	w1, #0xb                   	// #11
  423674:	ldr	x2, [x2, #3960]
  423678:	bl	419a80 <fgets@plt>
  42367c:	cbz	x0, 4238e8 <ASN1_generate_nconf@plt+0x4f78>
  423680:	ldrb	w0, [sp, #680]
  423684:	and	w0, w0, #0xffffffdf
  423688:	and	w0, w0, #0xff
  42368c:	cmp	w0, #0x59
  423690:	b.ne	4238cc <ASN1_generate_nconf@plt+0x4f5c>  // b.any
  423694:	ldr	x0, [sp, #240]
  423698:	ldr	x20, [x28, #56]
  42369c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4236a0:	mov	w2, w0
  4236a4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4236a8:	mov	x0, x20
  4236ac:	add	x1, x1, #0x828
  4236b0:	bl	419740 <BIO_printf@plt>
  4236b4:	ldr	x0, [sp, #360]
  4236b8:	cbz	x0, 423924 <ASN1_generate_nconf@plt+0x4fb4>
  4236bc:	ldr	x0, [sp, #360]
  4236c0:	adrp	x26, 462000 <ASN1_generate_nconf@plt+0x43690>
  4236c4:	ldr	x2, [sp, #616]
  4236c8:	add	x26, x26, #0x368
  4236cc:	mov	x1, x26
  4236d0:	mov	x3, #0x0                   	// #0
  4236d4:	bl	458ab0 <ASN1_generate_nconf@plt+0x3a140>
  4236d8:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  4236dc:	ldr	x0, [sp, #464]
  4236e0:	mov	x1, x26
  4236e4:	mov	x2, x25
  4236e8:	bl	4590a8 <ASN1_generate_nconf@plt+0x3a738>
  4236ec:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  4236f0:	add	x26, sp, #0x2f0
  4236f4:	mov	x1, x24
  4236f8:	mov	x2, #0x1000                	// #4096
  4236fc:	mov	x0, x26
  423700:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  423704:	mov	x0, x26
  423708:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42370c:	mov	x2, #0x1000                	// #4096
  423710:	add	x1, x1, #0x850
  423714:	bl	41a410 <OPENSSL_strlcat@plt>
  423718:	str	x0, [sp, #320]
  42371c:	cbnz	w21, 423b34 <ASN1_generate_nconf@plt+0x51c4>
  423720:	ldr	w0, [sp, #408]
  423724:	mov	w1, #0x4                   	// #4
  423728:	str	x25, [sp, #256]
  42372c:	cmp	w0, #0x0
  423730:	ldr	x0, [sp, #320]
  423734:	add	x0, x26, x0
  423738:	mov	x2, x0
  42373c:	mov	w0, #0x8001                	// #32769
  423740:	csel	w0, w1, w0, ne  // ne = any
  423744:	str	w0, [sp, #328]
  423748:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  42374c:	add	x0, x0, #0x898
  423750:	stp	x19, x2, [sp, #304]
  423754:	add	x2, x2, #0x2
  423758:	stp	x2, x0, [sp, #344]
  42375c:	mov	w0, #0x0                   	// #0
  423760:	mov	w19, w0
  423764:	b	4237f4 <ASN1_generate_nconf@plt+0x4e84>
  423768:	ldr	x2, [sp, #312]
  42376c:	mov	w1, #0x3030                	// #12336
  423770:	ldr	x0, [sp, #344]
  423774:	strh	w1, [x2]
  423778:	mov	w1, #0x702e                	// #28718
  42377c:	strb	wzr, [x0, #4]
  423780:	movk	w1, #0x6d65, lsl #16
  423784:	str	w1, [x0]
  423788:	cbnz	w21, 423a90 <ASN1_generate_nconf@plt+0x5120>
  42378c:	ldr	w2, [sp, #328]
  423790:	mov	w1, #0x77                  	// #119
  423794:	ldr	x0, [sp, #384]
  423798:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42379c:	mov	x24, x0
  4237a0:	cbz	x0, 423a78 <ASN1_generate_nconf@plt+0x5108>
  4237a4:	mov	x0, x26
  4237a8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4237ac:	add	x1, x1, #0x8a8
  4237b0:	bl	41b1c0 <BIO_new_file@plt>
  4237b4:	mov	x25, x0
  4237b8:	cbz	x0, 423a54 <ASN1_generate_nconf@plt+0x50e4>
  4237bc:	ldr	w1, [sp, #436]
  4237c0:	cbz	w1, 423a28 <ASN1_generate_nconf@plt+0x50b8>
  4237c4:	mov	x1, x20
  4237c8:	bl	41ab80 <PEM_write_bio_X509@plt>
  4237cc:	ldr	w0, [sp, #408]
  4237d0:	cbnz	w0, 423a18 <ASN1_generate_nconf@plt+0x50a8>
  4237d4:	mov	x1, x20
  4237d8:	mov	x0, x24
  4237dc:	bl	41ab80 <PEM_write_bio_X509@plt>
  4237e0:	mov	x0, x25
  4237e4:	bl	41ce30 <BIO_free_all@plt>
  4237e8:	add	w19, w19, #0x1
  4237ec:	mov	x0, x24
  4237f0:	bl	41ce30 <BIO_free_all@plt>
  4237f4:	ldr	x0, [sp, #240]
  4237f8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4237fc:	cmp	w19, w0
  423800:	b.ge	423acc <ASN1_generate_nconf@plt+0x515c>  // b.tcont
  423804:	ldr	x0, [sp, #240]
  423808:	mov	w1, w19
  42380c:	bl	419630 <OPENSSL_sk_value@plt>
  423810:	mov	x20, x0
  423814:	bl	41c470 <X509_get_serialNumber@plt>
  423818:	mov	x25, x0
  42381c:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  423820:	mov	x24, x0
  423824:	mov	x0, x25
  423828:	bl	41e8b0 <ASN1_STRING_length@plt>
  42382c:	cmp	w0, #0x0
  423830:	csinc	w1, w0, wzr, gt
  423834:	ldr	x2, [sp, #320]
  423838:	lsl	w1, w1, #1
  42383c:	add	w1, w1, #0x5
  423840:	add	x1, x2, w1, sxtw
  423844:	cmp	x1, #0x1, lsl #12
  423848:	b.hi	423aa4 <ASN1_generate_nconf@plt+0x5134>  // b.pmore
  42384c:	cmp	w0, #0x0
  423850:	b.le	423768 <ASN1_generate_nconf@plt+0x4df8>
  423854:	ldr	x2, [sp, #312]
  423858:	add	x4, x27, #0x530
  42385c:	mov	x1, #0x0                   	// #0
  423860:	ldrb	w3, [x24, x1]
  423864:	ubfx	x3, x3, #4, #4
  423868:	ldrb	w3, [x4, x3]
  42386c:	strb	w3, [x2], #2
  423870:	ldrb	w3, [x24, x1]
  423874:	add	x1, x1, #0x1
  423878:	cmp	w0, w1
  42387c:	and	x3, x3, #0xf
  423880:	ldrb	w3, [x4, x3]
  423884:	sturb	w3, [x2, #-1]
  423888:	b.gt	423860 <ASN1_generate_nconf@plt+0x4ef0>
  42388c:	ldr	x1, [sp, #312]
  423890:	sub	w0, w0, #0x1
  423894:	add	x0, x0, #0x1
  423898:	add	x0, x1, x0, lsl #1
  42389c:	b	423778 <ASN1_generate_nconf@plt+0x4e08>
  4238a0:	ldr	x0, [x28, #56]
  4238a4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4238a8:	ldr	x2, [sp, #352]
  4238ac:	add	x1, x1, #0x608
  4238b0:	str	xzr, [sp, #240]
  4238b4:	mov	x24, #0x0                   	// #0
  4238b8:	mov	x23, #0x0                   	// #0
  4238bc:	bl	419740 <BIO_printf@plt>
  4238c0:	str	xzr, [sp, #248]
  4238c4:	ldr	x0, [x28, #56]
  4238c8:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4238cc:	ldr	x0, [x28, #56]
  4238d0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4238d4:	mov	x24, #0x0                   	// #0
  4238d8:	add	x1, x1, #0x810
  4238dc:	mov	x23, #0x0                   	// #0
  4238e0:	bl	419740 <BIO_printf@plt>
  4238e4:	b	421970 <ASN1_generate_nconf@plt+0x3000>
  4238e8:	ldr	x0, [x28, #56]
  4238ec:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4238f0:	mov	x24, #0x0                   	// #0
  4238f4:	add	x1, x1, #0x7e8
  4238f8:	mov	x23, #0x0                   	// #0
  4238fc:	str	xzr, [sp, #248]
  423900:	bl	419740 <BIO_printf@plt>
  423904:	b	421970 <ASN1_generate_nconf@plt+0x3000>
  423908:	ldr	x0, [sp, #672]
  42390c:	mov	x24, #0x0                   	// #0
  423910:	ldr	x22, [sp, #352]
  423914:	mov	x23, #0x0                   	// #0
  423918:	bl	41e260 <X509_free@plt>
  42391c:	ldr	x0, [x26]
  423920:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423924:	adrp	x26, 462000 <ASN1_generate_nconf@plt+0x43690>
  423928:	add	x26, x26, #0x368
  42392c:	b	4236dc <ASN1_generate_nconf@plt+0x4d6c>
  423930:	ldr	w1, [sp, #456]
  423934:	mov	x2, #0x0                   	// #0
  423938:	ldr	x0, [sp, #360]
  42393c:	bl	458e98 <ASN1_generate_nconf@plt+0x3a528>
  423940:	str	x0, [sp, #240]
  423944:	str	x0, [sp, #616]
  423948:	cbz	x0, 4239d0 <ASN1_generate_nconf@plt+0x5060>
  42394c:	cbz	w21, 422914 <ASN1_generate_nconf@plt+0x3fa4>
  423950:	bl	419e60 <BN_is_zero@plt>
  423954:	cbz	w0, 423990 <ASN1_generate_nconf@plt+0x5020>
  423958:	ldr	x0, [x28, #56]
  42395c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423960:	add	x1, x1, #0x5c8
  423964:	bl	419740 <BIO_printf@plt>
  423968:	b	422914 <ASN1_generate_nconf@plt+0x3fa4>
  42396c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423970:	add	x3, sp, #0x290
  423974:	add	x2, x2, #0x540
  423978:	mov	x1, x23
  42397c:	mov	x0, x19
  423980:	bl	41b350 <NCONF_get_number_e@plt>
  423984:	cbnz	w0, 4228f4 <ASN1_generate_nconf@plt+0x3f84>
  423988:	str	xzr, [sp, #656]
  42398c:	b	4228f4 <ASN1_generate_nconf@plt+0x3f84>
  423990:	ldr	x0, [sp, #616]
  423994:	bl	41c950 <BN_bn2hex@plt>
  423998:	str	x0, [sp, #240]
  42399c:	cbz	x0, 422bfc <ASN1_generate_nconf@plt+0x428c>
  4239a0:	ldr	x0, [x28, #56]
  4239a4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4239a8:	ldr	x26, [sp, #240]
  4239ac:	add	x1, x1, #0x5e8
  4239b0:	mov	x2, x26
  4239b4:	bl	419740 <BIO_printf@plt>
  4239b8:	mov	x0, x26
  4239bc:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4239c0:	mov	w2, #0x358                 	// #856
  4239c4:	add	x1, x1, #0x3d0
  4239c8:	bl	41b1e0 <CRYPTO_free@plt>
  4239cc:	b	422914 <ASN1_generate_nconf@plt+0x3fa4>
  4239d0:	ldr	x0, [x28, #56]
  4239d4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4239d8:	add	x1, x1, #0x5a0
  4239dc:	str	xzr, [sp, #248]
  4239e0:	mov	x24, #0x0                   	// #0
  4239e4:	mov	x23, #0x0                   	// #0
  4239e8:	bl	419740 <BIO_printf@plt>
  4239ec:	ldr	x0, [x28, #56]
  4239f0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4239f4:	ldr	x0, [x28, #56]
  4239f8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4239fc:	add	x1, x1, #0x580
  423a00:	str	xzr, [sp, #240]
  423a04:	mov	x24, #0x0                   	// #0
  423a08:	mov	x23, #0x0                   	// #0
  423a0c:	bl	419740 <BIO_printf@plt>
  423a10:	ldr	x0, [x28, #56]
  423a14:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423a18:	mov	x1, x20
  423a1c:	mov	x0, x24
  423a20:	bl	41d330 <i2d_X509_bio@plt>
  423a24:	b	4237e0 <ASN1_generate_nconf@plt+0x4e70>
  423a28:	mov	x1, x20
  423a2c:	bl	41d930 <X509_print@plt>
  423a30:	mov	x1, x20
  423a34:	mov	x0, x25
  423a38:	bl	41ab80 <PEM_write_bio_X509@plt>
  423a3c:	ldr	w0, [sp, #408]
  423a40:	cbnz	w0, 423a18 <ASN1_generate_nconf@plt+0x50a8>
  423a44:	mov	x1, x20
  423a48:	mov	x0, x24
  423a4c:	bl	41d930 <X509_print@plt>
  423a50:	b	4237d4 <ASN1_generate_nconf@plt+0x4e64>
  423a54:	mov	x0, x26
  423a58:	str	x24, [sp, #248]
  423a5c:	ldr	x25, [sp, #256]
  423a60:	mov	x23, #0x0                   	// #0
  423a64:	ldr	x19, [sp, #304]
  423a68:	bl	41be90 <perror@plt>
  423a6c:	ldr	x0, [x28, #56]
  423a70:	mov	x24, #0x0                   	// #0
  423a74:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423a78:	ldr	x0, [x28, #56]
  423a7c:	mov	x23, #0x0                   	// #0
  423a80:	str	xzr, [sp, #248]
  423a84:	ldr	x25, [sp, #256]
  423a88:	ldr	x19, [sp, #304]
  423a8c:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423a90:	ldr	x0, [x28, #56]
  423a94:	mov	x2, x26
  423a98:	ldr	x1, [sp, #352]
  423a9c:	bl	419740 <BIO_printf@plt>
  423aa0:	b	42378c <ASN1_generate_nconf@plt+0x4e1c>
  423aa4:	ldr	x0, [x28, #56]
  423aa8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423aac:	add	x1, x1, #0x878
  423ab0:	mov	x24, #0x0                   	// #0
  423ab4:	ldr	x25, [sp, #256]
  423ab8:	mov	x23, #0x0                   	// #0
  423abc:	ldr	x19, [sp, #304]
  423ac0:	bl	419740 <BIO_printf@plt>
  423ac4:	ldr	x0, [x28, #56]
  423ac8:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423acc:	ldr	x0, [sp, #240]
  423ad0:	ldr	x25, [sp, #256]
  423ad4:	ldr	x19, [sp, #304]
  423ad8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  423adc:	cbz	w0, 422c80 <ASN1_generate_nconf@plt+0x4310>
  423ae0:	ldr	x0, [sp, #360]
  423ae4:	cbz	x0, 423b48 <ASN1_generate_nconf@plt+0x51d8>
  423ae8:	ldr	x0, [sp, #360]
  423aec:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423af0:	adrp	x26, 462000 <ASN1_generate_nconf@plt+0x43690>
  423af4:	add	x20, x2, #0x370
  423af8:	add	x26, x26, #0x368
  423afc:	mov	x2, x20
  423b00:	mov	x1, x26
  423b04:	bl	458c30 <ASN1_generate_nconf@plt+0x3a2c0>
  423b08:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  423b0c:	ldr	x0, [sp, #464]
  423b10:	mov	x2, x20
  423b14:	mov	x1, x26
  423b18:	bl	4592b8 <ASN1_generate_nconf@plt+0x3a948>
  423b1c:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  423b20:	ldr	x0, [x28, #56]
  423b24:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b28:	add	x1, x1, #0x8b0
  423b2c:	bl	419740 <BIO_printf@plt>
  423b30:	b	422c80 <ASN1_generate_nconf@plt+0x4310>
  423b34:	ldr	x0, [x28, #56]
  423b38:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b3c:	add	x1, x1, #0x858
  423b40:	bl	419740 <BIO_printf@plt>
  423b44:	b	423720 <ASN1_generate_nconf@plt+0x4db0>
  423b48:	adrp	x26, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b4c:	adrp	x20, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b50:	add	x26, x26, #0x368
  423b54:	add	x20, x20, #0x370
  423b58:	b	423b0c <ASN1_generate_nconf@plt+0x519c>
  423b5c:	mov	x20, #0x0                   	// #0
  423b60:	b	422d00 <ASN1_generate_nconf@plt+0x4390>
  423b64:	ldr	x0, [x28, #56]
  423b68:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b6c:	ldr	x2, [sp, #336]
  423b70:	add	x1, x1, #0x8d8
  423b74:	mov	x24, #0x0                   	// #0
  423b78:	mov	x23, #0x0                   	// #0
  423b7c:	bl	419740 <BIO_printf@plt>
  423b80:	ldr	x0, [x28, #56]
  423b84:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423b88:	mov	x1, x23
  423b8c:	mov	x0, x19
  423b90:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423b94:	add	x2, x2, #0x8c8
  423b98:	bl	41d030 <NCONF_get_string@plt>
  423b9c:	str	x0, [sp, #336]
  423ba0:	cbnz	x0, 422c90 <ASN1_generate_nconf@plt+0x4320>
  423ba4:	bl	41a2a0 <ERR_clear_error@plt>
  423ba8:	b	422cd0 <ASN1_generate_nconf@plt+0x4360>
  423bac:	mov	x24, #0x0                   	// #0
  423bb0:	mov	x20, #0x0                   	// #0
  423bb4:	b	423064 <ASN1_generate_nconf@plt+0x46f4>
  423bb8:	ldr	x0, [x28, #56]
  423bbc:	ldr	w20, [sp, #572]
  423bc0:	ldr	x19, [sp, #448]
  423bc4:	cbz	x26, 423dc8 <ASN1_generate_nconf@plt+0x5458>
  423bc8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423bcc:	add	x1, x1, #0x6e0
  423bd0:	bl	419740 <BIO_printf@plt>
  423bd4:	mov	x0, x26
  423bd8:	bl	41ae80 <NETSCAPE_SPKI_get_pubkey@plt>
  423bdc:	mov	x2, x0
  423be0:	cbz	x0, 423db4 <ASN1_generate_nconf@plt+0x5444>
  423be4:	mov	x1, x0
  423be8:	mov	x0, x26
  423bec:	str	x2, [sp, #312]
  423bf0:	bl	41c0e0 <NETSCAPE_SPKI_verify@plt>
  423bf4:	cmp	w0, #0x0
  423bf8:	ldr	x2, [sp, #312]
  423bfc:	b.le	423d98 <ASN1_generate_nconf@plt+0x5428>
  423c00:	ldr	x0, [x28, #56]
  423c04:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  423c08:	add	x1, x1, #0xdd8
  423c0c:	str	x2, [sp, #312]
  423c10:	bl	419740 <BIO_printf@plt>
  423c14:	ldr	x2, [sp, #312]
  423c18:	ldr	x0, [sp, #352]
  423c1c:	mov	x1, x2
  423c20:	bl	41c480 <X509_REQ_set_pubkey@plt>
  423c24:	ldr	x2, [sp, #312]
  423c28:	mov	x0, x2
  423c2c:	bl	41d9c0 <EVP_PKEY_free@plt>
  423c30:	str	w21, [sp, #72]
  423c34:	ldr	x1, [sp, #512]
  423c38:	str	x1, [sp]
  423c3c:	ldr	x1, [sp, #376]
  423c40:	str	x1, [sp, #8]
  423c44:	ldr	x1, [sp, #488]
  423c48:	str	x1, [sp, #16]
  423c4c:	ldr	w1, [sp, #432]
  423c50:	mov	w0, #0x1                   	// #1
  423c54:	str	w1, [sp, #24]
  423c58:	add	x7, x25, #0x8
  423c5c:	ldr	w1, [sp, #368]
  423c60:	mov	x6, x25
  423c64:	str	w1, [sp, #32]
  423c68:	mov	x2, x22
  423c6c:	ldr	x8, [sp, #304]
  423c70:	stp	x8, x19, [sp, #88]
  423c74:	ldr	x1, [sp, #328]
  423c78:	str	x1, [sp, #40]
  423c7c:	ldr	x1, [sp, #344]
  423c80:	str	x1, [sp, #48]
  423c84:	ldr	x8, [sp, #528]
  423c88:	str	w0, [sp, #64]
  423c8c:	str	x8, [sp, #104]
  423c90:	ldr	x0, [sp, #352]
  423c94:	str	x0, [sp, #80]
  423c98:	ldr	x1, [sp, #520]
  423c9c:	str	x1, [sp, #56]
  423ca0:	ldr	x8, [sp, #536]
  423ca4:	str	x8, [sp, #112]
  423ca8:	ldr	w8, [sp, #400]
  423cac:	add	x0, sp, #0x2a0
  423cb0:	ldr	x4, [sp, #264]
  423cb4:	ldr	x1, [sp, #280]
  423cb8:	ldr	x5, [sp, #416]
  423cbc:	ldr	x3, [sp, #496]
  423cc0:	str	w8, [sp, #120]
  423cc4:	ldr	w8, [sp, #568]
  423cc8:	str	w8, [sp, #128]
  423ccc:	str	wzr, [sp, #136]
  423cd0:	bl	41fd90 <ASN1_generate_nconf@plt+0x1420>
  423cd4:	mov	w1, w0
  423cd8:	ldr	x0, [sp, #352]
  423cdc:	str	w1, [sp, #312]
  423ce0:	bl	41b8f0 <X509_REQ_free@plt>
  423ce4:	ldr	x0, [sp, #456]
  423ce8:	bl	41cd00 <CONF_free@plt>
  423cec:	mov	x0, x26
  423cf0:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  423cf4:	mov	x0, #0x0                   	// #0
  423cf8:	bl	41d5c0 <X509_NAME_ENTRY_free@plt>
  423cfc:	ldr	w0, [sp, #312]
  423d00:	cmp	w0, #0x0
  423d04:	b.lt	424104 <ASN1_generate_nconf@plt+0x5794>  // b.tstop
  423d08:	b.eq	4231d8 <ASN1_generate_nconf@plt+0x4868>  // b.none
  423d0c:	ldr	x0, [x28, #56]
  423d10:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  423d14:	add	x1, x1, #0xa60
  423d18:	bl	419740 <BIO_printf@plt>
  423d1c:	ldr	x0, [sp, #616]
  423d20:	mov	x1, #0x1                   	// #1
  423d24:	bl	41b260 <BN_add_word@plt>
  423d28:	cbz	w0, 424104 <ASN1_generate_nconf@plt+0x5794>
  423d2c:	ldr	x0, [sp, #240]
  423d30:	ldr	x1, [sp, #672]
  423d34:	bl	41cf70 <OPENSSL_sk_push@plt>
  423d38:	cbz	w0, 424124 <ASN1_generate_nconf@plt+0x57b4>
  423d3c:	str	w20, [sp, #312]
  423d40:	b	4231d8 <ASN1_generate_nconf@plt+0x4868>
  423d44:	ldr	x0, [x28, #56]
  423d48:	mov	x26, #0x0                   	// #0
  423d4c:	bl	41e7f0 <ERR_print_errors@plt>
  423d50:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423d54:	ldr	w2, [sp, #488]
  423d58:	mov	w5, #0xffffffff            	// #-1
  423d5c:	ldr	x0, [sp, #552]
  423d60:	mov	w4, w5
  423d64:	mov	w6, #0x0                   	// #0
  423d68:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  423d6c:	cbnz	w0, 422a78 <ASN1_generate_nconf@plt+0x4108>
  423d70:	ldr	x19, [sp, #448]
  423d74:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423d78:	ldr	x0, [x28, #56]
  423d7c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423d80:	add	x1, x1, #0x680
  423d84:	ldr	x19, [sp, #448]
  423d88:	bl	419740 <BIO_printf@plt>
  423d8c:	ldr	x0, [x28, #56]
  423d90:	bl	41e7f0 <ERR_print_errors@plt>
  423d94:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423d98:	mov	x0, x2
  423d9c:	bl	41d9c0 <EVP_PKEY_free@plt>
  423da0:	ldr	x0, [x28, #56]
  423da4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423da8:	add	x1, x1, #0x740
  423dac:	bl	419740 <BIO_printf@plt>
  423db0:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423db4:	ldr	x0, [x28, #56]
  423db8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423dbc:	add	x1, x1, #0x718
  423dc0:	bl	419740 <BIO_printf@plt>
  423dc4:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423dc8:	ldr	x2, [sp, #312]
  423dcc:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423dd0:	add	x1, x1, #0x6b0
  423dd4:	bl	419740 <BIO_printf@plt>
  423dd8:	b	423174 <ASN1_generate_nconf@plt+0x4804>
  423ddc:	ldr	x0, [x28, #56]
  423de0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423de4:	add	x1, x1, #0x9a8
  423de8:	mov	x23, x20
  423dec:	bl	41a980 <BIO_puts@plt>
  423df0:	mov	x0, x26
  423df4:	bl	419aa0 <ASN1_TIME_free@plt>
  423df8:	ldr	x0, [x28, #56]
  423dfc:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423e00:	mov	x4, x24
  423e04:	mov	w5, #0x0                   	// #0
  423e08:	mov	x3, #0x0                   	// #0
  423e0c:	mov	x2, #0x0                   	// #0
  423e10:	mov	x1, x22
  423e14:	add	x0, sp, #0x2b8
  423e18:	bl	41b1f0 <X509V3_set_ctx@plt>
  423e1c:	add	x0, sp, #0x2b8
  423e20:	mov	x1, x19
  423e24:	bl	419ae0 <X509V3_set_nconf@plt>
  423e28:	ldr	x0, [sp, #336]
  423e2c:	cbz	x0, 422f80 <ASN1_generate_nconf@plt+0x4610>
  423e30:	ldr	x2, [sp, #336]
  423e34:	add	x1, sp, #0x2b8
  423e38:	mov	x3, x24
  423e3c:	mov	x0, x19
  423e40:	bl	41ab00 <X509V3_EXT_CRL_add_nconf@plt>
  423e44:	cbz	w0, 423e5c <ASN1_generate_nconf@plt+0x54ec>
  423e48:	cbnz	x27, 422f80 <ASN1_generate_nconf@plt+0x4610>
  423e4c:	mov	x0, x24
  423e50:	mov	x1, #0x1                   	// #1
  423e54:	bl	41bf60 <X509_CRL_set_version@plt>
  423e58:	cbnz	w0, 422ff4 <ASN1_generate_nconf@plt+0x4684>
  423e5c:	ldr	x0, [x28, #56]
  423e60:	mov	x23, x20
  423e64:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423e68:	ldr	x0, [x28, #56]
  423e6c:	mov	x23, x20
  423e70:	ldr	x19, [sp, #256]
  423e74:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423e78:	ldr	x19, [sp, #256]
  423e7c:	b	422f70 <ASN1_generate_nconf@plt+0x4600>
  423e80:	ldr	x0, [x28, #56]
  423e84:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423e88:	add	x1, x1, #0x9c8
  423e8c:	bl	419740 <BIO_printf@plt>
  423e90:	b	422f4c <ASN1_generate_nconf@plt+0x45dc>
  423e94:	ldr	x0, [x28, #56]
  423e98:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423e9c:	add	x1, x1, #0x998
  423ea0:	bl	419740 <BIO_printf@plt>
  423ea4:	b	422d1c <ASN1_generate_nconf@plt+0x43ac>
  423ea8:	ldr	x0, [x28, #56]
  423eac:	mov	x23, #0x0                   	// #0
  423eb0:	str	x20, [sp, #248]
  423eb4:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423eb8:	ldr	x0, [x28, #56]
  423ebc:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423ec0:	add	x1, x1, #0x4f8
  423ec4:	str	xzr, [sp, #240]
  423ec8:	mov	x24, #0x0                   	// #0
  423ecc:	mov	x23, #0x0                   	// #0
  423ed0:	bl	419740 <BIO_printf@plt>
  423ed4:	ldr	x0, [x28, #56]
  423ed8:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423edc:	mov	x1, x23
  423ee0:	mov	x0, x19
  423ee4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423ee8:	add	x2, x2, #0x4e8
  423eec:	bl	41d030 <NCONF_get_string@plt>
  423ef0:	str	x0, [sp, #344]
  423ef4:	cbnz	x0, 4228dc <ASN1_generate_nconf@plt+0x3f6c>
  423ef8:	bl	41a2a0 <ERR_clear_error@plt>
  423efc:	ldr	x0, [sp, #656]
  423f00:	cbnz	x0, 4228f4 <ASN1_generate_nconf@plt+0x3f84>
  423f04:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423f08:	add	x3, sp, #0x290
  423f0c:	add	x2, x2, #0x540
  423f10:	mov	x1, x23
  423f14:	mov	x0, x19
  423f18:	bl	41b350 <NCONF_get_number_e@plt>
  423f1c:	cbnz	w0, 423f9c <ASN1_generate_nconf@plt+0x562c>
  423f20:	str	xzr, [sp, #656]
  423f24:	ldr	x0, [x28, #56]
  423f28:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423f2c:	add	x1, x1, #0x550
  423f30:	stp	xzr, xzr, [sp, #240]
  423f34:	mov	x24, #0x0                   	// #0
  423f38:	bl	419740 <BIO_printf@plt>
  423f3c:	mov	x23, #0x0                   	// #0
  423f40:	ldr	x0, [x28, #56]
  423f44:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423f48:	ldr	x0, [x28, #56]
  423f4c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423f50:	add	x1, x1, #0x4a0
  423f54:	str	xzr, [sp, #240]
  423f58:	mov	x24, #0x0                   	// #0
  423f5c:	mov	x23, #0x0                   	// #0
  423f60:	bl	419740 <BIO_printf@plt>
  423f64:	ldr	x0, [x28, #56]
  423f68:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  423f6c:	mov	x1, x23
  423f70:	mov	x0, x19
  423f74:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  423f78:	add	x2, x2, #0x488
  423f7c:	bl	41d030 <NCONF_get_string@plt>
  423f80:	str	x0, [sp, #328]
  423f84:	cbnz	x0, 4228c4 <ASN1_generate_nconf@plt+0x3f54>
  423f88:	bl	41a2a0 <ERR_clear_error@plt>
  423f8c:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  423f90:	add	x0, x0, #0xec0
  423f94:	str	x0, [sp, #328]
  423f98:	b	4228d4 <ASN1_generate_nconf@plt+0x3f64>
  423f9c:	ldr	x0, [sp, #656]
  423fa0:	cbz	x0, 423f24 <ASN1_generate_nconf@plt+0x55b4>
  423fa4:	b	4228f4 <ASN1_generate_nconf@plt+0x3f84>
  423fa8:	ldr	x0, [sp, #304]
  423fac:	cbz	x0, 424018 <ASN1_generate_nconf@plt+0x56a8>
  423fb0:	mov	x3, #0x0                   	// #0
  423fb4:	mov	x2, #0x0                   	// #0
  423fb8:	mov	w5, #0x1                   	// #1
  423fbc:	mov	x4, #0x0                   	// #0
  423fc0:	add	x0, sp, #0x2f0
  423fc4:	mov	x1, #0x0                   	// #0
  423fc8:	bl	41b1f0 <X509V3_set_ctx@plt>
  423fcc:	mov	x1, x19
  423fd0:	add	x0, sp, #0x2f0
  423fd4:	bl	419ae0 <X509V3_set_nconf@plt>
  423fd8:	ldr	x2, [sp, #304]
  423fdc:	add	x1, sp, #0x2f0
  423fe0:	mov	x0, x19
  423fe4:	mov	x3, #0x0                   	// #0
  423fe8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  423fec:	cbnz	w0, 4228bc <ASN1_generate_nconf@plt+0x3f4c>
  423ff0:	ldr	x0, [x28, #56]
  423ff4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  423ff8:	ldr	x2, [sp, #304]
  423ffc:	add	x1, x1, #0x460
  424000:	str	xzr, [sp, #248]
  424004:	mov	x24, #0x0                   	// #0
  424008:	mov	x23, #0x0                   	// #0
  42400c:	bl	419740 <BIO_printf@plt>
  424010:	ldr	x0, [x28, #56]
  424014:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  424018:	mov	x1, x23
  42401c:	mov	x0, x19
  424020:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  424024:	add	x2, x2, #0x450
  424028:	bl	41d030 <NCONF_get_string@plt>
  42402c:	str	x0, [sp, #304]
  424030:	cbnz	x0, 423fb0 <ASN1_generate_nconf@plt+0x5640>
  424034:	bl	41a2a0 <ERR_clear_error@plt>
  424038:	b	4228bc <ASN1_generate_nconf@plt+0x3f4c>
  42403c:	ldr	x0, [sp, #624]
  424040:	ldr	x26, [x28, #56]
  424044:	bl	419660 <EVP_MD_type@plt>
  424048:	bl	41a220 <OBJ_nid2ln@plt>
  42404c:	mov	x2, x0
  424050:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  424054:	mov	x0, x26
  424058:	add	x1, x1, #0x418
  42405c:	bl	419740 <BIO_printf@plt>
  424060:	ldr	x0, [sp, #352]
  424064:	cbz	x0, 424144 <ASN1_generate_nconf@plt+0x57d4>
  424068:	ldr	x0, [x28, #56]
  42406c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  424070:	ldr	x2, [sp, #352]
  424074:	add	x1, x1, #0x430
  424078:	bl	419740 <BIO_printf@plt>
  42407c:	b	422888 <ASN1_generate_nconf@plt+0x3f18>
  424080:	ldr	x0, [x28, #56]
  424084:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  424088:	add	x1, x1, #0x3e8
  42408c:	str	xzr, [sp, #248]
  424090:	mov	x24, #0x0                   	// #0
  424094:	mov	x23, #0x0                   	// #0
  424098:	bl	419740 <BIO_printf@plt>
  42409c:	ldr	x0, [x28, #56]
  4240a0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4240a4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4240a8:	add	x1, x1, #0xd78
  4240ac:	bl	419740 <BIO_printf@plt>
  4240b0:	mov	x0, #0x0                   	// #0
  4240b4:	bl	41b8f0 <X509_REQ_free@plt>
  4240b8:	mov	x0, x26
  4240bc:	bl	41e260 <X509_free@plt>
  4240c0:	b	42339c <ASN1_generate_nconf@plt+0x4a2c>
  4240c4:	ldr	x0, [x28, #56]
  4240c8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4240cc:	add	x1, x1, #0xd58
  4240d0:	bl	419740 <BIO_printf@plt>
  4240d4:	mov	x0, #0x0                   	// #0
  4240d8:	bl	41b8f0 <X509_REQ_free@plt>
  4240dc:	mov	x0, x26
  4240e0:	bl	41e260 <X509_free@plt>
  4240e4:	ldr	x0, [x28, #56]
  4240e8:	mov	x24, #0x0                   	// #0
  4240ec:	mov	x23, #0x0                   	// #0
  4240f0:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  4240f4:	ldr	x0, [x28, #56]
  4240f8:	mov	x1, x26
  4240fc:	bl	41d930 <X509_print@plt>
  424100:	b	423230 <ASN1_generate_nconf@plt+0x48c0>
  424104:	ldr	x0, [x28, #56]
  424108:	mov	x24, #0x0                   	// #0
  42410c:	mov	x23, #0x0                   	// #0
  424110:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  424114:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  424118:	add	x1, x1, #0x778
  42411c:	bl	419740 <BIO_printf@plt>
  424120:	b	4240b0 <ASN1_generate_nconf@plt+0x5740>
  424124:	ldr	x0, [x28, #56]
  424128:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  42412c:	add	x1, x1, #0x3e8
  424130:	mov	x24, #0x0                   	// #0
  424134:	mov	x23, #0x0                   	// #0
  424138:	bl	419740 <BIO_printf@plt>
  42413c:	ldr	x0, [x28, #56]
  424140:	b	421964 <ASN1_generate_nconf@plt+0x2ff4>
  424144:	mov	x1, x23
  424148:	mov	x0, x19
  42414c:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  424150:	add	x2, x2, #0xfb8
  424154:	bl	41fd28 <ASN1_generate_nconf@plt+0x13b8>
  424158:	str	x0, [sp, #352]
  42415c:	cbnz	x0, 424068 <ASN1_generate_nconf@plt+0x56f8>
  424160:	b	422b24 <ASN1_generate_nconf@plt+0x41b4>
  424164:	nop
  424168:	mov	w0, #0x0                   	// #0
  42416c:	ret
  424170:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  424174:	add	x0, x0, #0x948
  424178:	ret
  42417c:	nop
  424180:	sub	sp, sp, #0x290
  424184:	stp	x29, x30, [sp]
  424188:	mov	x29, sp
  42418c:	stp	x19, x20, [sp, #16]
  424190:	mov	w19, w0
  424194:	mov	x20, x1
  424198:	stp	x21, x22, [sp, #32]
  42419c:	mov	w21, #0x0                   	// #0
  4241a0:	mov	w22, #0x300                 	// #768
  4241a4:	stp	x23, x24, [sp, #48]
  4241a8:	mov	w24, #0x1                   	// #1
  4241ac:	mov	w23, #0x304                 	// #772
  4241b0:	stp	x25, x26, [sp, #64]
  4241b4:	adrp	x26, 463000 <ASN1_generate_nconf@plt+0x44690>
  4241b8:	mov	w25, #0x0                   	// #0
  4241bc:	stp	x27, x28, [sp, #80]
  4241c0:	bl	41bb60 <TLS_server_method@plt>
  4241c4:	add	x3, x26, #0xbc0
  4241c8:	mov	x2, x0
  4241cc:	mov	x1, x20
  4241d0:	mov	w0, w19
  4241d4:	mov	w28, #0x0                   	// #0
  4241d8:	mov	w19, #0x0                   	// #0
  4241dc:	mov	w20, #0x0                   	// #0
  4241e0:	mov	w27, #0x0                   	// #0
  4241e4:	stp	x3, x2, [sp, #128]
  4241e8:	mov	x2, x3
  4241ec:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  4241f0:	str	xzr, [sp, #96]
  4241f4:	str	wzr, [sp, #104]
  4241f8:	stp	x0, xzr, [sp, #112]
  4241fc:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424200:	cmp	w26, #0x3
  424204:	b.eq	4243e0 <ASN1_generate_nconf@plt+0x5a70>  // b.none
  424208:	b.le	424328 <ASN1_generate_nconf@plt+0x59b8>
  42420c:	cmp	w26, #0x5
  424210:	b.eq	4243a8 <ASN1_generate_nconf@plt+0x5a38>  // b.none
  424214:	cmp	w26, #0x6
  424218:	b.ne	4242f8 <ASN1_generate_nconf@plt+0x5988>  // b.any
  42421c:	mov	w28, #0x302                 	// #770
  424220:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  424224:	mov	w26, w0
  424228:	cbz	w0, 424268 <ASN1_generate_nconf@plt+0x58f8>
  42422c:	nop
  424230:	cmp	w26, #0x7
  424234:	b.eq	4243b0 <ASN1_generate_nconf@plt+0x5a40>  // b.none
  424238:	b.le	424200 <ASN1_generate_nconf@plt+0x5890>
  42423c:	cmp	w26, #0xb
  424240:	b.eq	4243d4 <ASN1_generate_nconf@plt+0x5a64>  // b.none
  424244:	b.le	424310 <ASN1_generate_nconf@plt+0x59a0>
  424248:	cmp	w26, #0xd
  42424c:	b.eq	42439c <ASN1_generate_nconf@plt+0x5a2c>  // b.none
  424250:	cmp	w26, #0xe
  424254:	b.ne	424304 <ASN1_generate_nconf@plt+0x5994>  // b.any
  424258:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42425c:	mov	w20, #0x1                   	// #1
  424260:	mov	w26, w0
  424264:	cbnz	w0, 424230 <ASN1_generate_nconf@plt+0x58c0>
  424268:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  42426c:	mov	x22, x0
  424270:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  424274:	cmp	w0, #0x1
  424278:	b.eq	4243ec <ASN1_generate_nconf@plt+0x5a7c>  // b.none
  42427c:	cbnz	w0, 424358 <ASN1_generate_nconf@plt+0x59e8>
  424280:	mov	x22, #0x0                   	// #0
  424284:	ldr	x0, [sp, #96]
  424288:	cbz	x0, 4243f4 <ASN1_generate_nconf@plt+0x5a84>
  42428c:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424290:	mov	w26, #0x1                   	// #1
  424294:	mov	x28, #0x0                   	// #0
  424298:	mov	x24, #0x0                   	// #0
  42429c:	ldr	x19, [x1, #48]
  4242a0:	bl	41adf0 <OPENSSL_cipher_name@plt>
  4242a4:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  4242a8:	mov	x2, x0
  4242ac:	add	x1, x1, #0x960
  4242b0:	mov	x0, x19
  4242b4:	str	xzr, [sp, #96]
  4242b8:	bl	419740 <BIO_printf@plt>
  4242bc:	nop
  4242c0:	cbnz	w20, 424384 <ASN1_generate_nconf@plt+0x5a14>
  4242c4:	mov	x0, x24
  4242c8:	bl	419ba0 <SSL_CTX_free@plt>
  4242cc:	ldr	x0, [sp, #96]
  4242d0:	bl	41c800 <SSL_free@plt>
  4242d4:	mov	w0, w26
  4242d8:	ldp	x29, x30, [sp]
  4242dc:	ldp	x19, x20, [sp, #16]
  4242e0:	ldp	x21, x22, [sp, #32]
  4242e4:	ldp	x23, x24, [sp, #48]
  4242e8:	ldp	x25, x26, [sp, #64]
  4242ec:	ldp	x27, x28, [sp, #80]
  4242f0:	add	sp, sp, #0x290
  4242f4:	ret
  4242f8:	cmp	w26, #0x4
  4242fc:	csel	w28, w28, w22, ne  // ne = any
  424300:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424304:	cmp	w26, #0xc
  424308:	csel	w27, w27, w24, ne  // ne = any
  42430c:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424310:	cmp	w26, #0x9
  424314:	b.eq	424390 <ASN1_generate_nconf@plt+0x5a20>  // b.none
  424318:	cmp	w26, #0xa
  42431c:	b.ne	424344 <ASN1_generate_nconf@plt+0x59d4>  // b.any
  424320:	mov	w21, #0x1                   	// #1
  424324:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424328:	cmp	w26, #0x1
  42432c:	b.eq	4243b8 <ASN1_generate_nconf@plt+0x5a48>  // b.none
  424330:	cmp	w26, #0x2
  424334:	b.ne	424350 <ASN1_generate_nconf@plt+0x59e0>  // b.any
  424338:	mov	w19, #0x1                   	// #1
  42433c:	mov	w27, w19
  424340:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424344:	cmp	w26, #0x8
  424348:	csel	w28, w28, w23, ne  // ne = any
  42434c:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  424350:	cmn	w26, #0x1
  424354:	b.ne	424220 <ASN1_generate_nconf@plt+0x58b0>  // b.any
  424358:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42435c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  424360:	ldr	x2, [sp, #112]
  424364:	add	x1, x1, #0xd68
  424368:	ldr	x0, [x0, #56]
  42436c:	mov	w26, #0x1                   	// #1
  424370:	mov	x28, #0x0                   	// #0
  424374:	mov	x24, #0x0                   	// #0
  424378:	str	xzr, [sp, #96]
  42437c:	bl	419740 <BIO_printf@plt>
  424380:	cbz	w20, 4242c4 <ASN1_generate_nconf@plt+0x5954>
  424384:	mov	x0, x28
  424388:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42438c:	b	4242c4 <ASN1_generate_nconf@plt+0x5954>
  424390:	mov	w0, #0x1                   	// #1
  424394:	str	w0, [sp, #104]
  424398:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  42439c:	mov	w25, #0x1                   	// #1
  4243a0:	mov	w27, w25
  4243a4:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  4243a8:	mov	w28, #0x301                 	// #769
  4243ac:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  4243b0:	mov	w28, #0x303                 	// #771
  4243b4:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  4243b8:	ldr	x0, [sp, #128]
  4243bc:	mov	w26, #0x0                   	// #0
  4243c0:	mov	x28, #0x0                   	// #0
  4243c4:	mov	x24, #0x0                   	// #0
  4243c8:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4243cc:	str	xzr, [sp, #96]
  4243d0:	b	4242c0 <ASN1_generate_nconf@plt+0x5950>
  4243d4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4243d8:	str	x0, [sp, #120]
  4243dc:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  4243e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4243e4:	str	x0, [sp, #96]
  4243e8:	b	424220 <ASN1_generate_nconf@plt+0x58b0>
  4243ec:	ldr	x22, [x22]
  4243f0:	b	424284 <ASN1_generate_nconf@plt+0x5914>
  4243f4:	ldr	x0, [sp, #136]
  4243f8:	bl	41db50 <SSL_CTX_new@plt>
  4243fc:	mov	x24, x0
  424400:	cbz	x0, 42457c <ASN1_generate_nconf@plt+0x5c0c>
  424404:	sxtw	x23, w28
  424408:	mov	x3, #0x0                   	// #0
  42440c:	mov	x2, x23
  424410:	mov	w1, #0x7b                  	// #123
  424414:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424418:	bl	41ad80 <SSL_CTX_ctrl@plt>
  42441c:	cbnz	x0, 424434 <ASN1_generate_nconf@plt+0x5ac4>
  424420:	ldr	x0, [x28, #56]
  424424:	mov	w26, #0x1                   	// #1
  424428:	mov	x28, #0x0                   	// #0
  42442c:	bl	41e7f0 <ERR_print_errors@plt>
  424430:	b	4242c0 <ASN1_generate_nconf@plt+0x5950>
  424434:	mov	x2, x23
  424438:	mov	x0, x24
  42443c:	mov	x3, #0x0                   	// #0
  424440:	mov	w1, #0x7c                  	// #124
  424444:	bl	41ad80 <SSL_CTX_ctrl@plt>
  424448:	cbz	x0, 424420 <ASN1_generate_nconf@plt+0x5ab0>
  42444c:	ldr	w0, [sp, #104]
  424450:	cbnz	w0, 424550 <ASN1_generate_nconf@plt+0x5be0>
  424454:	cbnz	w21, 4245b0 <ASN1_generate_nconf@plt+0x5c40>
  424458:	ldr	x0, [sp, #120]
  42445c:	cbz	x0, 424470 <ASN1_generate_nconf@plt+0x5b00>
  424460:	mov	x1, x0
  424464:	mov	x0, x24
  424468:	bl	41a450 <SSL_CTX_set_ciphersuites@plt>
  42446c:	cbz	w0, 424564 <ASN1_generate_nconf@plt+0x5bf4>
  424470:	cbz	x22, 424484 <ASN1_generate_nconf@plt+0x5b14>
  424474:	mov	x1, x22
  424478:	mov	x0, x24
  42447c:	bl	419a40 <SSL_CTX_set_cipher_list@plt>
  424480:	cbz	w0, 42467c <ASN1_generate_nconf@plt+0x5d0c>
  424484:	mov	x0, x24
  424488:	bl	41b2f0 <SSL_new@plt>
  42448c:	str	x0, [sp, #104]
  424490:	cbz	x0, 42457c <ASN1_generate_nconf@plt+0x5c0c>
  424494:	cbz	w20, 4245c4 <ASN1_generate_nconf@plt+0x5c54>
  424498:	bl	41ada0 <SSL_get1_supported_ciphers@plt>
  42449c:	mov	x28, x0
  4244a0:	cbz	w27, 4245dc <ASN1_generate_nconf@plt+0x5c6c>
  4244a4:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4244a8:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  4244ac:	add	x27, x1, #0x30
  4244b0:	add	x0, x0, #0x9e8
  4244b4:	mov	w23, #0x0                   	// #0
  4244b8:	str	x0, [sp, #96]
  4244bc:	b	4244e8 <ASN1_generate_nconf@plt+0x5b78>
  4244c0:	add	w23, w23, #0x1
  4244c4:	cbnz	w19, 424584 <ASN1_generate_nconf@plt+0x5c14>
  4244c8:	ldr	x22, [x27]
  4244cc:	mov	w2, #0x200                 	// #512
  4244d0:	add	x1, sp, #0x90
  4244d4:	mov	x0, x21
  4244d8:	bl	41dd80 <SSL_CIPHER_description@plt>
  4244dc:	mov	x1, x0
  4244e0:	mov	x0, x22
  4244e4:	bl	41a980 <BIO_puts@plt>
  4244e8:	mov	x0, x28
  4244ec:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4244f0:	mov	w2, w0
  4244f4:	mov	w1, w23
  4244f8:	mov	x0, x28
  4244fc:	cmp	w23, w2
  424500:	b.ge	4245d0 <ASN1_generate_nconf@plt+0x5c60>  // b.tcont
  424504:	bl	419630 <OPENSSL_sk_value@plt>
  424508:	mov	x21, x0
  42450c:	cbz	w25, 4244c0 <ASN1_generate_nconf@plt+0x5b50>
  424510:	bl	41e8a0 <SSL_CIPHER_get_id@plt>
  424514:	and	w3, w0, #0xff000000
  424518:	mov	w2, #0x3000000             	// #50331648
  42451c:	mov	w1, w0
  424520:	cmp	w3, w2
  424524:	ubfx	x2, x0, #8, #8
  424528:	and	w3, w0, #0xff
  42452c:	ldr	x0, [x27]
  424530:	b.eq	42466c <ASN1_generate_nconf@plt+0x5cfc>  // b.none
  424534:	mov	w5, w3
  424538:	mov	w4, w2
  42453c:	ubfx	w3, w1, #16, #8
  424540:	ubfx	x2, x1, #24, #32
  424544:	ldr	x1, [sp, #96]
  424548:	bl	419740 <BIO_printf@plt>
  42454c:	b	4244c0 <ASN1_generate_nconf@plt+0x5b50>
  424550:	mov	x0, x24
  424554:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  424558:	add	x1, x1, #0x168
  42455c:	bl	41d9e0 <SSL_CTX_set_psk_client_callback@plt>
  424560:	b	424454 <ASN1_generate_nconf@plt+0x5ae4>
  424564:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424568:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42456c:	add	x1, x1, #0x980
  424570:	ldr	x0, [x28, #56]
  424574:	bl	419740 <BIO_printf@plt>
  424578:	b	424420 <ASN1_generate_nconf@plt+0x5ab0>
  42457c:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424580:	b	424420 <ASN1_generate_nconf@plt+0x5ab0>
  424584:	mov	x0, x21
  424588:	bl	41d4b0 <SSL_CIPHER_standard_name@plt>
  42458c:	adrp	x3, 463000 <ASN1_generate_nconf@plt+0x44690>
  424590:	cmp	x0, #0x0
  424594:	add	x3, x3, #0x958
  424598:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42459c:	csel	x2, x3, x0, eq  // eq = none
  4245a0:	add	x1, x1, #0xa08
  4245a4:	ldr	x0, [x27]
  4245a8:	bl	419740 <BIO_printf@plt>
  4245ac:	b	4244c8 <ASN1_generate_nconf@plt+0x5b58>
  4245b0:	mov	x0, x24
  4245b4:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  4245b8:	add	x1, x1, #0x170
  4245bc:	bl	41a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>
  4245c0:	b	424458 <ASN1_generate_nconf@plt+0x5ae8>
  4245c4:	bl	41a930 <SSL_get_ciphers@plt>
  4245c8:	mov	x28, x0
  4245cc:	b	4244a0 <ASN1_generate_nconf@plt+0x5b30>
  4245d0:	ldr	x0, [sp, #104]
  4245d4:	str	x0, [sp, #96]
  4245d8:	b	4242c0 <ASN1_generate_nconf@plt+0x5950>
  4245dc:	adrp	x26, 463000 <ASN1_generate_nconf@plt+0x44690>
  4245e0:	adrp	x25, 473000 <ASN1_generate_nconf@plt+0x54690>
  4245e4:	add	x26, x26, #0x9c0
  4245e8:	add	x25, x25, #0x80
  4245ec:	mov	w19, #0x0                   	// #0
  4245f0:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4245f4:	b	424608 <ASN1_generate_nconf@plt+0x5c98>
  4245f8:	mov	x2, x21
  4245fc:	add	w19, w19, #0x1
  424600:	mov	x1, x25
  424604:	bl	419740 <BIO_printf@plt>
  424608:	mov	x0, x28
  42460c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424610:	mov	w2, w0
  424614:	mov	w1, w19
  424618:	mov	x0, x28
  42461c:	cmp	w19, w2
  424620:	b.ge	42464c <ASN1_generate_nconf@plt+0x5cdc>  // b.tcont
  424624:	bl	419630 <OPENSSL_sk_value@plt>
  424628:	bl	41b050 <SSL_CIPHER_get_name@plt>
  42462c:	mov	x21, x0
  424630:	cbz	x0, 42464c <ASN1_generate_nconf@plt+0x5cdc>
  424634:	ldr	x0, [x23, #48]
  424638:	cbz	w19, 4245f8 <ASN1_generate_nconf@plt+0x5c88>
  42463c:	mov	x1, x26
  424640:	bl	419740 <BIO_printf@plt>
  424644:	ldr	x0, [x23, #48]
  424648:	b	4245f8 <ASN1_generate_nconf@plt+0x5c88>
  42464c:	ldr	x0, [x23, #48]
  424650:	mov	w26, #0x0                   	// #0
  424654:	ldr	x1, [sp, #104]
  424658:	str	x1, [sp, #96]
  42465c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  424660:	add	x1, x1, #0xa60
  424664:	bl	419740 <BIO_printf@plt>
  424668:	b	4242c0 <ASN1_generate_nconf@plt+0x5950>
  42466c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  424670:	add	x1, x1, #0x9c8
  424674:	bl	419740 <BIO_printf@plt>
  424678:	b	4244c0 <ASN1_generate_nconf@plt+0x5b50>
  42467c:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424680:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  424684:	add	x1, x1, #0x9a8
  424688:	ldr	x0, [x28, #56]
  42468c:	bl	419740 <BIO_printf@plt>
  424690:	b	424420 <ASN1_generate_nconf@plt+0x5ab0>
  424694:	nop
  424698:	stp	x29, x30, [sp, #-32]!
  42469c:	mov	x29, sp
  4246a0:	stp	x19, x20, [sp, #16]
  4246a4:	mov	x20, x1
  4246a8:	mov	w19, w0
  4246ac:	mov	x0, x1
  4246b0:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  4246b4:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4246b8:	cmp	w0, #0x2b
  4246bc:	str	w0, [x1, #3992]
  4246c0:	b.eq	4246d0 <ASN1_generate_nconf@plt+0x5d60>  // b.none
  4246c4:	cmp	w0, #0x0
  4246c8:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  4246cc:	b.ne	4246d8 <ASN1_generate_nconf@plt+0x5d68>  // b.any
  4246d0:	mov	x0, x20
  4246d4:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  4246d8:	mov	w0, w19
  4246dc:	ldp	x19, x20, [sp, #16]
  4246e0:	ldp	x29, x30, [sp], #32
  4246e4:	ret
  4246e8:	stp	x29, x30, [sp, #-64]!
  4246ec:	mov	x29, sp
  4246f0:	stp	x19, x20, [sp, #16]
  4246f4:	stp	x21, x22, [sp, #32]
  4246f8:	mov	x22, x0
  4246fc:	str	x23, [sp, #48]
  424700:	bl	41b100 <OPENSSL_sk_new_null@plt>
  424704:	mov	x23, x0
  424708:	cbz	x0, 4247dc <ASN1_generate_nconf@plt+0x5e6c>
  42470c:	mov	w21, #0x0                   	// #0
  424710:	b	424764 <ASN1_generate_nconf@plt+0x5df4>
  424714:	bl	419630 <OPENSSL_sk_value@plt>
  424718:	mov	x4, x0
  42471c:	mov	w5, #0x0                   	// #0
  424720:	mov	w3, #0x1                   	// #1
  424724:	mov	x2, #0x0                   	// #0
  424728:	mov	x1, #0x0                   	// #0
  42472c:	mov	x0, #0x0                   	// #0
  424730:	bl	41e2a0 <a2i_GENERAL_NAME@plt>
  424734:	mov	x19, x0
  424738:	cbz	x0, 4247dc <ASN1_generate_nconf@plt+0x5e6c>
  42473c:	bl	41e010 <GENERAL_NAMES_new@plt>
  424740:	mov	x20, x0
  424744:	cbz	x0, 4247a0 <ASN1_generate_nconf@plt+0x5e30>
  424748:	mov	x1, x19
  42474c:	bl	41cf70 <OPENSSL_sk_push@plt>
  424750:	cbz	w0, 4247a0 <ASN1_generate_nconf@plt+0x5e30>
  424754:	mov	x1, x20
  424758:	mov	x0, x23
  42475c:	bl	41cf70 <OPENSSL_sk_push@plt>
  424760:	cbz	w0, 42479c <ASN1_generate_nconf@plt+0x5e2c>
  424764:	mov	x0, x22
  424768:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42476c:	mov	w2, w0
  424770:	mov	w1, w21
  424774:	cmp	w21, w2
  424778:	mov	x0, x22
  42477c:	add	w21, w21, #0x1
  424780:	b.lt	424714 <ASN1_generate_nconf@plt+0x5da4>  // b.tstop
  424784:	mov	x0, x23
  424788:	ldp	x19, x20, [sp, #16]
  42478c:	ldp	x21, x22, [sp, #32]
  424790:	ldr	x23, [sp, #48]
  424794:	ldp	x29, x30, [sp], #64
  424798:	ret
  42479c:	mov	x19, #0x0                   	// #0
  4247a0:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  4247a4:	add	x1, x1, #0x70
  4247a8:	mov	x0, x23
  4247ac:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4247b0:	mov	x0, x20
  4247b4:	mov	x23, #0x0                   	// #0
  4247b8:	bl	41a070 <GENERAL_NAMES_free@plt>
  4247bc:	mov	x0, x19
  4247c0:	bl	41a240 <GENERAL_NAME_free@plt>
  4247c4:	mov	x0, x23
  4247c8:	ldp	x19, x20, [sp, #16]
  4247cc:	ldp	x21, x22, [sp, #32]
  4247d0:	ldr	x23, [sp, #48]
  4247d4:	ldp	x29, x30, [sp], #64
  4247d8:	ret
  4247dc:	mov	x19, #0x0                   	// #0
  4247e0:	mov	x20, #0x0                   	// #0
  4247e4:	b	4247a0 <ASN1_generate_nconf@plt+0x5e30>
  4247e8:	stp	x29, x30, [sp, #-80]!
  4247ec:	mov	x29, sp
  4247f0:	stp	x25, x26, [sp, #64]
  4247f4:	mov	x26, x0
  4247f8:	mov	x0, x26
  4247fc:	mov	w25, #0x0                   	// #0
  424800:	stp	x19, x20, [sp, #16]
  424804:	stp	x21, x22, [sp, #32]
  424808:	stp	x23, x24, [sp, #48]
  42480c:	adrp	x24, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  424810:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  424814:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424818:	add	x24, x24, #0x1b0
  42481c:	add	x23, x23, #0xa60
  424820:	cmp	w25, w0
  424824:	b.ge	4248a4 <ASN1_generate_nconf@plt+0x5f34>  // b.tcont
  424828:	mov	w1, w25
  42482c:	mov	x0, x26
  424830:	mov	w19, #0x0                   	// #0
  424834:	bl	419630 <OPENSSL_sk_value@plt>
  424838:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42483c:	mov	x22, x0
  424840:	b	424870 <ASN1_generate_nconf@plt+0x5f00>
  424844:	bl	419630 <OPENSSL_sk_value@plt>
  424848:	mov	x20, x0
  42484c:	ldr	x0, [x21, #56]
  424850:	mov	x1, x24
  424854:	bl	41a980 <BIO_puts@plt>
  424858:	ldr	x0, [x21, #56]
  42485c:	mov	x1, x20
  424860:	bl	41a9a0 <GENERAL_NAME_print@plt>
  424864:	ldr	x0, [x21, #56]
  424868:	mov	x1, x23
  42486c:	bl	41a980 <BIO_puts@plt>
  424870:	mov	x0, x22
  424874:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424878:	mov	w2, w0
  42487c:	mov	w1, w19
  424880:	cmp	w19, w2
  424884:	mov	x0, x22
  424888:	add	w19, w19, #0x1
  42488c:	b.lt	424844 <ASN1_generate_nconf@plt+0x5ed4>  // b.tstop
  424890:	add	w25, w25, #0x1
  424894:	mov	x0, x26
  424898:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42489c:	cmp	w25, w0
  4248a0:	b.lt	424828 <ASN1_generate_nconf@plt+0x5eb8>  // b.tstop
  4248a4:	ldp	x19, x20, [sp, #16]
  4248a8:	ldp	x21, x22, [sp, #32]
  4248ac:	ldp	x23, x24, [sp, #48]
  4248b0:	ldp	x25, x26, [sp, #64]
  4248b4:	ldp	x29, x30, [sp], #80
  4248b8:	ret
  4248bc:	nop
  4248c0:	stp	x29, x30, [sp, #-48]!
  4248c4:	mov	x29, sp
  4248c8:	stp	x21, x22, [sp, #32]
  4248cc:	mov	x21, x1
  4248d0:	mov	x22, x0
  4248d4:	mov	x0, x1
  4248d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4248dc:	cmp	w0, #0x0
  4248e0:	b.le	424930 <ASN1_generate_nconf@plt+0x5fc0>
  4248e4:	stp	x19, x20, [sp, #16]
  4248e8:	mov	w19, #0x0                   	// #0
  4248ec:	b	42490c <ASN1_generate_nconf@plt+0x5f9c>
  4248f0:	bl	419630 <OPENSSL_sk_value@plt>
  4248f4:	mov	x20, x0
  4248f8:	mov	x1, x20
  4248fc:	mov	x0, x22
  424900:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  424904:	cmp	w0, #0x0
  424908:	b.le	424940 <ASN1_generate_nconf@plt+0x5fd0>
  42490c:	mov	x0, x21
  424910:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424914:	mov	w2, w0
  424918:	mov	w1, w19
  42491c:	cmp	w19, w2
  424920:	mov	x0, x21
  424924:	add	w19, w19, #0x1
  424928:	b.lt	4248f0 <ASN1_generate_nconf@plt+0x5f80>  // b.tstop
  42492c:	ldp	x19, x20, [sp, #16]
  424930:	mov	w0, #0x1                   	// #1
  424934:	ldp	x21, x22, [sp, #32]
  424938:	ldp	x29, x30, [sp], #48
  42493c:	ret
  424940:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424944:	mov	x2, x20
  424948:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42494c:	add	x1, x1, #0xd10
  424950:	ldr	x0, [x19, #56]
  424954:	bl	419740 <BIO_printf@plt>
  424958:	ldr	x0, [x19, #56]
  42495c:	bl	41e7f0 <ERR_print_errors@plt>
  424960:	mov	w0, #0x0                   	// #0
  424964:	ldp	x19, x20, [sp, #16]
  424968:	ldp	x21, x22, [sp, #32]
  42496c:	ldp	x29, x30, [sp], #48
  424970:	ret
  424974:	nop
  424978:	stp	x29, x30, [sp, #-48]!
  42497c:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  424980:	mov	x29, sp
  424984:	stp	x19, x20, [sp, #16]
  424988:	mov	x20, x1
  42498c:	add	x1, x2, #0x8a8
  424990:	bl	41b1c0 <BIO_new_file@plt>
  424994:	cbz	x0, 4249f0 <ASN1_generate_nconf@plt+0x6080>
  424998:	mov	w19, #0x0                   	// #0
  42499c:	str	x21, [sp, #32]
  4249a0:	mov	x21, x0
  4249a4:	b	4249bc <ASN1_generate_nconf@plt+0x604c>
  4249a8:	mov	x0, x20
  4249ac:	bl	419630 <OPENSSL_sk_value@plt>
  4249b0:	mov	x1, x0
  4249b4:	mov	x0, x21
  4249b8:	bl	41ab80 <PEM_write_bio_X509@plt>
  4249bc:	mov	x0, x20
  4249c0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4249c4:	mov	w1, w19
  4249c8:	cmp	w19, w0
  4249cc:	add	w19, w19, #0x1
  4249d0:	b.lt	4249a8 <ASN1_generate_nconf@plt+0x6038>  // b.tstop
  4249d4:	mov	x0, x21
  4249d8:	bl	41df00 <BIO_free@plt>
  4249dc:	mov	w0, #0x1                   	// #1
  4249e0:	ldp	x19, x20, [sp, #16]
  4249e4:	ldr	x21, [sp, #32]
  4249e8:	ldp	x29, x30, [sp], #48
  4249ec:	ret
  4249f0:	mov	w0, #0x0                   	// #0
  4249f4:	ldp	x19, x20, [sp, #16]
  4249f8:	ldp	x29, x30, [sp], #48
  4249fc:	ret
  424a00:	sub	sp, sp, #0x210
  424a04:	mov	w2, #0x8007                	// #32775
  424a08:	stp	x29, x30, [sp, #16]
  424a0c:	add	x29, sp, #0x10
  424a10:	stp	x19, x20, [sp, #32]
  424a14:	mov	x20, x1
  424a18:	add	x1, sp, #0x1b4
  424a1c:	mov	w19, w0
  424a20:	mov	w0, #0x8005                	// #32773
  424a24:	stp	x23, x24, [sp, #64]
  424a28:	mov	w24, #0x1                   	// #1
  424a2c:	stp	w2, w2, [x1, #-8]
  424a30:	stp	w2, w0, [x1]
  424a34:	stp	xzr, xzr, [sp, #448]
  424a38:	stp	xzr, xzr, [sp, #464]
  424a3c:	str	xzr, [sp, #480]
  424a40:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  424a44:	cbnz	x0, 424a60 <ASN1_generate_nconf@plt+0x60f0>
  424a48:	mov	w0, w24
  424a4c:	ldp	x29, x30, [sp, #16]
  424a50:	ldp	x19, x20, [sp, #32]
  424a54:	ldp	x23, x24, [sp, #64]
  424a58:	add	sp, sp, #0x210
  424a5c:	ret
  424a60:	stp	x27, x28, [sp, #96]
  424a64:	adrp	x27, 465000 <ASN1_generate_nconf@plt+0x46690>
  424a68:	add	x27, x27, #0x418
  424a6c:	mov	x1, x20
  424a70:	mov	x2, x27
  424a74:	stp	x21, x22, [sp, #48]
  424a78:	mov	x21, x0
  424a7c:	mov	w0, w19
  424a80:	stp	x25, x26, [sp, #80]
  424a84:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  424a88:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  424a8c:	stp	xzr, x0, [sp, #200]
  424a90:	add	x0, x1, #0xa60
  424a94:	adrp	x25, 465000 <ASN1_generate_nconf@plt+0x46690>
  424a98:	str	x0, [sp, #304]
  424a9c:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  424aa0:	add	x0, x0, #0xe28
  424aa4:	add	x25, x25, #0x380
  424aa8:	stp	xzr, xzr, [sp, #120]
  424aac:	mov	w19, #0x0                   	// #0
  424ab0:	mov	w22, #0x40                  	// #64
  424ab4:	str	xzr, [sp, #144]
  424ab8:	mov	x28, #0x0                   	// #0
  424abc:	stp	xzr, xzr, [sp, #168]
  424ac0:	mov	x20, #0x0                   	// #0
  424ac4:	mov	x26, #0x0                   	// #0
  424ac8:	str	xzr, [sp, #184]
  424acc:	str	xzr, [sp, #216]
  424ad0:	str	x0, [sp, #224]
  424ad4:	mov	w0, #0xffffffff            	// #-1
  424ad8:	str	w0, [sp, #256]
  424adc:	str	wzr, [sp, #264]
  424ae0:	stp	xzr, xzr, [sp, #272]
  424ae4:	stp	xzr, xzr, [sp, #288]
  424ae8:	stp	xzr, xzr, [sp, #312]
  424aec:	stp	xzr, xzr, [sp, #328]
  424af0:	str	xzr, [sp, #344]
  424af4:	str	wzr, [sp, #352]
  424af8:	str	wzr, [sp, #356]
  424afc:	stp	xzr, xzr, [sp, #360]
  424b00:	str	wzr, [sp, #376]
  424b04:	str	wzr, [sp, #380]
  424b08:	stp	xzr, xzr, [sp, #384]
  424b0c:	str	wzr, [sp, #400]
  424b10:	str	wzr, [sp, #404]
  424b14:	str	xzr, [sp, #136]
  424b18:	stp	xzr, xzr, [sp, #152]
  424b1c:	str	xzr, [sp, #192]
  424b20:	stp	xzr, xzr, [sp, #232]
  424b24:	str	xzr, [sp, #248]
  424b28:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  424b2c:	mov	w24, w0
  424b30:	cbz	w0, 424b70 <ASN1_generate_nconf@plt+0x6200>
  424b34:	cmp	w24, #0x49
  424b38:	b.gt	424ca4 <ASN1_generate_nconf@plt+0x6334>
  424b3c:	cmn	w24, #0x1
  424b40:	b.lt	424b28 <ASN1_generate_nconf@plt+0x61b8>  // b.tstop
  424b44:	add	w24, w24, #0x1
  424b48:	cmp	w24, #0x4a
  424b4c:	b.hi	424b28 <ASN1_generate_nconf@plt+0x61b8>  // b.pmore
  424b50:	ldrh	w0, [x25, w24, uxtw #1]
  424b54:	adr	x1, 424b60 <ASN1_generate_nconf@plt+0x61f0>
  424b58:	add	x0, x1, w0, sxth #2
  424b5c:	br	x0
  424b60:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  424b64:	mov	w19, #0x22                  	// #34
  424b68:	mov	w24, w0
  424b6c:	cbnz	w0, 424b34 <ASN1_generate_nconf@plt+0x61c4>
  424b70:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  424b74:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  424b78:	mov	x27, x0
  424b7c:	ldr	x1, [sp, #152]
  424b80:	ldr	w0, [sp, #256]
  424b84:	cmp	x1, #0x0
  424b88:	ccmn	w0, #0x1, #0x0, eq  // eq = none
  424b8c:	b.eq	42537c <ASN1_generate_nconf@plt+0x6a0c>  // b.none
  424b90:	ldr	x0, [sp, #160]
  424b94:	cbz	x0, 425b9c <ASN1_generate_nconf@plt+0x722c>
  424b98:	and	w0, w19, #0x40
  424b9c:	str	w0, [sp, #408]
  424ba0:	tbz	w19, #6, 42551c <ASN1_generate_nconf@plt+0x6bac>
  424ba4:	ldr	x0, [sp, #144]
  424ba8:	cmp	x26, #0x0
  424bac:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  424bb0:	b.eq	425534 <ASN1_generate_nconf@plt+0x6bc4>  // b.none
  424bb4:	ldr	x0, [sp, #144]
  424bb8:	cbz	x0, 425a40 <ASN1_generate_nconf@plt+0x70d0>
  424bbc:	ldr	x0, [sp, #136]
  424bc0:	cbz	x0, 425acc <ASN1_generate_nconf@plt+0x715c>
  424bc4:	ldp	x0, x1, [sp, #136]
  424bc8:	bl	41cf70 <OPENSSL_sk_push@plt>
  424bcc:	ldr	x0, [sp, #128]
  424bd0:	cbz	x0, 425c90 <ASN1_generate_nconf@plt+0x7320>
  424bd4:	ldr	x0, [sp, #128]
  424bd8:	cmp	x26, #0x0
  424bdc:	ldr	x1, [sp, #144]
  424be0:	csel	x1, x26, x1, ne  // ne = any
  424be4:	bl	41cf70 <OPENSSL_sk_push@plt>
  424be8:	ldr	x0, [sp, #200]
  424bec:	add	x2, sp, #0x1e0
  424bf0:	mov	x3, #0x0                   	// #0
  424bf4:	mov	x1, #0x0                   	// #0
  424bf8:	mov	x26, #0x0                   	// #0
  424bfc:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  424c00:	str	xzr, [sp, #144]
  424c04:	cbnz	w0, 4253d0 <ASN1_generate_nconf@plt+0x6a60>
  424c08:	ldr	x23, [sp, #136]
  424c0c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424c10:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  424c14:	add	x1, x1, #0x40
  424c18:	ldr	x0, [x22, #56]
  424c1c:	mov	x26, #0x0                   	// #0
  424c20:	mov	w24, #0x1                   	// #1
  424c24:	str	x23, [sp, #136]
  424c28:	stp	xzr, xzr, [sp, #200]
  424c2c:	str	xzr, [sp, #224]
  424c30:	bl	419740 <BIO_printf@plt>
  424c34:	nop
  424c38:	mov	x27, #0x0                   	// #0
  424c3c:	mov	x25, #0x0                   	// #0
  424c40:	mov	x28, #0x0                   	// #0
  424c44:	mov	x23, #0x0                   	// #0
  424c48:	str	xzr, [sp, #120]
  424c4c:	str	xzr, [sp, #216]
  424c50:	ldr	x0, [x22, #56]
  424c54:	bl	41e7f0 <ERR_print_errors@plt>
  424c58:	b	425210 <ASN1_generate_nconf@plt+0x68a0>
  424c5c:	mov	w19, #0x11                  	// #17
  424c60:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424c64:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424c68:	add	x2, sp, #0x1b8
  424c6c:	mov	x1, #0x7be                 	// #1982
  424c70:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  424c74:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  424c78:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424c7c:	ldr	x0, [x22, #56]
  424c80:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  424c84:	ldr	x2, [sp, #208]
  424c88:	add	x1, x1, #0xd68
  424c8c:	mov	x26, #0x0                   	// #0
  424c90:	mov	w24, #0x1                   	// #1
  424c94:	bl	419740 <BIO_printf@plt>
  424c98:	stp	xzr, xzr, [sp, #200]
  424c9c:	str	xzr, [sp, #224]
  424ca0:	b	424c38 <ASN1_generate_nconf@plt+0x62c8>
  424ca4:	cmp	w24, #0x7ee
  424ca8:	b.gt	424cf4 <ASN1_generate_nconf@plt+0x6384>
  424cac:	cmp	w24, #0x7d0
  424cb0:	b.gt	425360 <ASN1_generate_nconf@plt+0x69f0>
  424cb4:	sub	w24, w24, #0x5dd
  424cb8:	cmp	w24, #0x1
  424cbc:	b.hi	424b28 <ASN1_generate_nconf@plt+0x61b8>  // b.pmore
  424cc0:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  424cc4:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  424cc8:	mov	x26, #0x0                   	// #0
  424ccc:	mov	w24, #0x1                   	// #1
  424cd0:	mov	x27, #0x0                   	// #0
  424cd4:	mov	x25, #0x0                   	// #0
  424cd8:	mov	x28, #0x0                   	// #0
  424cdc:	mov	x23, #0x0                   	// #0
  424ce0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424ce4:	str	xzr, [sp, #120]
  424ce8:	stp	xzr, xzr, [sp, #200]
  424cec:	stp	xzr, xzr, [sp, #216]
  424cf0:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  424cf4:	cmp	w24, #0x7f0
  424cf8:	b.ne	424b28 <ASN1_generate_nconf@plt+0x61b8>  // b.any
  424cfc:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  424d00:	add	x1, sp, #0x1c8
  424d04:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  424d08:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d0c:	b	424cc8 <ASN1_generate_nconf@plt+0x6358>
  424d10:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424d14:	mov	w1, #0x0                   	// #0
  424d18:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  424d1c:	str	x0, [sp, #232]
  424d20:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d24:	bl	4197b0 <EVP_des_ede3_wrap@plt>
  424d28:	str	x0, [sp, #248]
  424d2c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d30:	bl	41cf60 <EVP_aes_256_wrap@plt>
  424d34:	str	x0, [sp, #248]
  424d38:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d3c:	bl	41d2f0 <EVP_aes_192_wrap@plt>
  424d40:	str	x0, [sp, #248]
  424d44:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d48:	bl	41c990 <EVP_aes_128_wrap@plt>
  424d4c:	str	x0, [sp, #248]
  424d50:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d54:	ldr	x0, [sp, #160]
  424d58:	cbz	x0, 4258dc <ASN1_generate_nconf@plt+0x6f6c>
  424d5c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424d60:	mov	x1, x0
  424d64:	ldr	x0, [sp, #160]
  424d68:	bl	41cf70 <OPENSSL_sk_push@plt>
  424d6c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d70:	ldr	x0, [sp, #152]
  424d74:	cbz	x0, 4258cc <ASN1_generate_nconf@plt+0x6f5c>
  424d78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424d7c:	mov	x1, x0
  424d80:	ldr	x0, [sp, #152]
  424d84:	bl	41cf70 <OPENSSL_sk_push@plt>
  424d88:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424d8c:	cmp	w19, #0x11
  424d90:	b.eq	4258b4 <ASN1_generate_nconf@plt+0x6f44>  // b.none
  424d94:	ldr	x0, [sp, #144]
  424d98:	orr	x0, x26, x0
  424d9c:	cbnz	x0, 4254a4 <ASN1_generate_nconf@plt+0x6b34>
  424da0:	ldr	x0, [sp, #128]
  424da4:	cbz	x0, 42554c <ASN1_generate_nconf@plt+0x6bdc>
  424da8:	mov	w23, #0xffffffff            	// #-1
  424dac:	ldr	x0, [sp, #128]
  424db0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  424db4:	add	w23, w23, w0
  424db8:	tbnz	w23, #31, 42554c <ASN1_generate_nconf@plt+0x6bdc>
  424dbc:	cbz	x28, 424dcc <ASN1_generate_nconf@plt+0x645c>
  424dc0:	ldr	w0, [x28]
  424dc4:	cmp	w0, w23
  424dc8:	b.eq	4258ec <ASN1_generate_nconf@plt+0x6f7c>  // b.none
  424dcc:	ldr	x1, [sp, #224]
  424dd0:	mov	w0, #0x18                  	// #24
  424dd4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  424dd8:	mov	x24, x0
  424ddc:	str	w23, [x0]
  424de0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  424de4:	str	x0, [x24, #8]
  424de8:	mov	x23, x0
  424dec:	cbz	x0, 425f28 <ASN1_generate_nconf@plt+0x75b8>
  424df0:	str	xzr, [x24, #16]
  424df4:	cbz	x20, 4258f4 <ASN1_generate_nconf@plt+0x6f84>
  424df8:	str	x24, [x28, #16]
  424dfc:	mov	x28, x24
  424e00:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424e04:	mov	x1, x0
  424e08:	mov	x0, x23
  424e0c:	bl	41cf70 <OPENSSL_sk_push@plt>
  424e10:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424e14:	cbz	x26, 424e48 <ASN1_generate_nconf@plt+0x64d8>
  424e18:	ldr	x0, [sp, #144]
  424e1c:	cbz	x0, 426008 <ASN1_generate_nconf@plt+0x7698>
  424e20:	ldr	x0, [sp, #136]
  424e24:	cbz	x0, 42550c <ASN1_generate_nconf@plt+0x6b9c>
  424e28:	ldp	x0, x1, [sp, #136]
  424e2c:	bl	41cf70 <OPENSSL_sk_push@plt>
  424e30:	ldr	x0, [sp, #128]
  424e34:	cbz	x0, 4254fc <ASN1_generate_nconf@plt+0x6b8c>
  424e38:	ldr	x0, [sp, #128]
  424e3c:	mov	x1, x26
  424e40:	str	xzr, [sp, #144]
  424e44:	bl	41cf70 <OPENSSL_sk_push@plt>
  424e48:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424e4c:	mov	x26, x0
  424e50:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424e54:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424e58:	add	x1, sp, #0x1d0
  424e5c:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  424e60:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  424e64:	b	424cc8 <ASN1_generate_nconf@plt+0x6358>
  424e68:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424e6c:	str	x0, [sp, #320]
  424e70:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424e74:	cmp	w19, #0x11
  424e78:	b.ne	425498 <ASN1_generate_nconf@plt+0x6b28>  // b.any
  424e7c:	ldr	x0, [sp, #184]
  424e80:	cbz	x0, 425a30 <ASN1_generate_nconf@plt+0x70c0>
  424e84:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424e88:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  424e8c:	mov	w1, #0x8005                	// #32773
  424e90:	add	x2, x2, #0xdf0
  424e94:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  424e98:	mov	x23, x0
  424e9c:	cbz	x0, 425f28 <ASN1_generate_nconf@plt+0x75b8>
  424ea0:	mov	x1, x0
  424ea4:	ldr	x0, [sp, #184]
  424ea8:	bl	41cf70 <OPENSSL_sk_push@plt>
  424eac:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424eb0:	ldr	x0, [sp, #144]
  424eb4:	cbz	x0, 424eec <ASN1_generate_nconf@plt+0x657c>
  424eb8:	ldr	x0, [sp, #136]
  424ebc:	cbz	x0, 4254b4 <ASN1_generate_nconf@plt+0x6b44>
  424ec0:	ldp	x0, x23, [sp, #136]
  424ec4:	mov	x1, x23
  424ec8:	bl	41cf70 <OPENSSL_sk_push@plt>
  424ecc:	ldr	x0, [sp, #128]
  424ed0:	cmp	x26, #0x0
  424ed4:	csel	x26, x26, x23, ne  // ne = any
  424ed8:	cbz	x0, 4254ec <ASN1_generate_nconf@plt+0x6b7c>
  424edc:	ldr	x0, [sp, #128]
  424ee0:	mov	x1, x26
  424ee4:	mov	x26, #0x0                   	// #0
  424ee8:	bl	41cf70 <OPENSSL_sk_push@plt>
  424eec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424ef0:	str	x0, [sp, #144]
  424ef4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424ef8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424efc:	str	x0, [sp, #344]
  424f00:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f08:	str	x0, [sp, #392]
  424f0c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f10:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f14:	str	x0, [sp, #384]
  424f18:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f1c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f20:	str	x0, [sp, #200]
  424f24:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f28:	ldr	x0, [sp, #192]
  424f2c:	cbnz	x0, 425ea4 <ASN1_generate_nconf@plt+0x7534>
  424f30:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f34:	mov	w1, #0x0                   	// #0
  424f38:	bl	41c4a0 <OBJ_txt2obj@plt>
  424f3c:	str	x0, [sp, #192]
  424f40:	cbnz	x0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f44:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  424f48:	ldr	x19, [x22, #56]
  424f4c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f50:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  424f54:	mov	x2, x0
  424f58:	add	x1, x1, #0xdc0
  424f5c:	mov	x0, x19
  424f60:	bl	419740 <BIO_printf@plt>
  424f64:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  424f68:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f6c:	str	x0, [sp, #272]
  424f70:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f74:	ldr	x0, [sp, #176]
  424f78:	cbnz	x0, 425f74 <ASN1_generate_nconf@plt+0x7604>
  424f7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424f80:	add	x1, sp, #0x1e8
  424f84:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  424f88:	str	x0, [sp, #176]
  424f8c:	cbz	x0, 425fe4 <ASN1_generate_nconf@plt+0x7674>
  424f90:	ldr	x0, [sp, #488]
  424f94:	str	x0, [sp, #336]
  424f98:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424f9c:	ldr	x0, [sp, #168]
  424fa0:	cbnz	x0, 425f50 <ASN1_generate_nconf@plt+0x75e0>
  424fa4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424fa8:	add	x1, sp, #0x1e8
  424fac:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  424fb0:	str	x0, [sp, #168]
  424fb4:	cbz	x0, 425f98 <ASN1_generate_nconf@plt+0x7628>
  424fb8:	ldr	x0, [sp, #488]
  424fbc:	str	x0, [sp, #296]
  424fc0:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424fc4:	mov	w0, #0x1                   	// #1
  424fc8:	str	w0, [sp, #352]
  424fcc:	str	w0, [sp, #376]
  424fd0:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424fd4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424fd8:	str	x0, [sp, #312]
  424fdc:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424fe0:	mov	w0, #0x1                   	// #1
  424fe4:	str	w0, [sp, #380]
  424fe8:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424fec:	mov	w0, #0x1                   	// #1
  424ff0:	str	w0, [sp, #400]
  424ff4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  424ff8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  424ffc:	str	x0, [sp, #368]
  425000:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425004:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425008:	str	x0, [sp, #360]
  42500c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425010:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425014:	str	x0, [sp, #120]
  425018:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42501c:	ldr	w0, [sp, #436]
  425020:	mov	w1, #0x8007                	// #32775
  425024:	cmp	w0, w1
  425028:	b.eq	42594c <ASN1_generate_nconf@plt+0x6fdc>  // b.none
  42502c:	mov	w1, #0x8005                	// #32773
  425030:	cmp	w0, w1
  425034:	b.eq	425a14 <ASN1_generate_nconf@plt+0x70a4>  // b.none
  425038:	cmp	w0, #0x4
  42503c:	b.ne	424b28 <ASN1_generate_nconf@plt+0x61b8>  // b.any
  425040:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425044:	add	x2, sp, #0x1b4
  425048:	mov	x1, #0xa                   	// #10
  42504c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  425050:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  425054:	b	424c78 <ASN1_generate_nconf@plt+0x6308>
  425058:	mov	w0, #0x1                   	// #1
  42505c:	str	w0, [sp, #256]
  425060:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425064:	str	wzr, [sp, #256]
  425068:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42506c:	mov	w0, #0x1                   	// #1
  425070:	str	w0, [sp, #404]
  425074:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425078:	mov	w0, #0x1                   	// #1
  42507c:	str	w0, [sp, #352]
  425080:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425084:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  425088:	orr	w22, w22, #0x800
  42508c:	add	x0, x0, #0xe48
  425090:	str	x0, [sp, #304]
  425094:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425098:	and	w22, w22, #0xffffefff
  42509c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250a0:	orr	w22, w22, #0x1000
  4250a4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250a8:	orr	w22, w22, #0x8
  4250ac:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250b0:	orr	w22, w22, #0x4
  4250b4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250b8:	orr	w22, w22, #0xc
  4250bc:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250c0:	orr	w22, w22, #0x10000
  4250c4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250c8:	orr	w22, w22, #0x80
  4250cc:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250d0:	orr	w22, w22, #0x200
  4250d4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250d8:	and	w22, w22, #0xffffffbf
  4250dc:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250e0:	orr	w22, w22, #0x100
  4250e4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250e8:	orr	w22, w22, #0x2
  4250ec:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250f0:	orr	w22, w22, #0x20
  4250f4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4250f8:	orr	w22, w22, #0x10
  4250fc:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425100:	orr	w22, w22, #0x80000
  425104:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425108:	orr	w22, w22, #0x1
  42510c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425110:	orr	w22, w22, #0x20000
  425114:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425118:	mov	w19, #0x1e                  	// #30
  42511c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425120:	mov	w19, #0x2d                  	// #45
  425124:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425128:	mov	w19, #0x2b                  	// #43
  42512c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425130:	mov	w19, #0x1c                  	// #28
  425134:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425138:	mov	w19, #0x1a                  	// #26
  42513c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425140:	mov	w19, #0x29                  	// #41
  425144:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425148:	mov	w19, #0x18                  	// #24
  42514c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425150:	mov	w19, #0x27                  	// #39
  425154:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425158:	mov	w19, #0x35                  	// #53
  42515c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425160:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425164:	mov	w19, #0x30                  	// #48
  425168:	str	x0, [sp, #288]
  42516c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425170:	mov	w0, #0x1                   	// #1
  425174:	str	w0, [sp, #356]
  425178:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42517c:	mov	w19, #0x24                  	// #36
  425180:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425184:	mov	w19, #0x76                  	// #118
  425188:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42518c:	mov	w19, #0x3f                  	// #63
  425190:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425194:	mov	w19, #0x53                  	// #83
  425198:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42519c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4251a0:	str	x0, [sp, #328]
  4251a4:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4251a8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4251ac:	str	x0, [sp, #216]
  4251b0:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4251b4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4251b8:	add	x2, sp, #0x1b0
  4251bc:	mov	x1, #0xa                   	// #10
  4251c0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4251c4:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  4251c8:	b	424c78 <ASN1_generate_nconf@plt+0x6308>
  4251cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4251d0:	add	x2, sp, #0x1ac
  4251d4:	mov	x1, #0xa                   	// #10
  4251d8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4251dc:	cbnz	w0, 424b28 <ASN1_generate_nconf@plt+0x61b8>
  4251e0:	b	424c78 <ASN1_generate_nconf@plt+0x6308>
  4251e4:	mov	x0, x27
  4251e8:	mov	x26, #0x0                   	// #0
  4251ec:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4251f0:	mov	w24, #0x0                   	// #0
  4251f4:	mov	x27, #0x0                   	// #0
  4251f8:	mov	x25, #0x0                   	// #0
  4251fc:	mov	x28, #0x0                   	// #0
  425200:	mov	x23, #0x0                   	// #0
  425204:	str	xzr, [sp, #120]
  425208:	stp	xzr, xzr, [sp, #200]
  42520c:	stp	xzr, xzr, [sp, #216]
  425210:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  425214:	ldr	x0, [sp, #184]
  425218:	add	x19, x19, #0x260
  42521c:	mov	x1, x19
  425220:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  425224:	ldr	x0, [sp, #472]
  425228:	mov	x1, x19
  42522c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  425230:	mov	x0, x21
  425234:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  425238:	ldr	x0, [sp, #136]
  42523c:	adrp	x21, 464000 <ASN1_generate_nconf@plt+0x45690>
  425240:	add	x21, x21, #0xc8
  425244:	mov	x19, x21
  425248:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42524c:	ldr	x0, [sp, #128]
  425250:	bl	41ddd0 <OPENSSL_sk_free@plt>
  425254:	ldr	x0, [sp, #168]
  425258:	mov	x1, x21
  42525c:	mov	w2, #0x43d                 	// #1085
  425260:	bl	41b1e0 <CRYPTO_free@plt>
  425264:	ldr	x0, [sp, #176]
  425268:	mov	x1, x21
  42526c:	mov	w2, #0x43e                 	// #1086
  425270:	bl	41b1e0 <CRYPTO_free@plt>
  425274:	mov	x1, x21
  425278:	mov	w2, #0x43f                 	// #1087
  42527c:	mov	x0, x26
  425280:	bl	41b1e0 <CRYPTO_free@plt>
  425284:	ldr	x0, [sp, #192]
  425288:	bl	41d500 <ASN1_OBJECT_free@plt>
  42528c:	mov	x0, x27
  425290:	bl	41e650 <CMS_ReceiptRequest_free@plt>
  425294:	ldr	x0, [sp, #160]
  425298:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42529c:	ldr	x0, [sp, #152]
  4252a0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4252a4:	cbz	x20, 4252c8 <ASN1_generate_nconf@plt+0x6958>
  4252a8:	ldr	x0, [x20, #8]
  4252ac:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4252b0:	mov	x0, x20
  4252b4:	mov	x1, x19
  4252b8:	ldr	x20, [x20, #16]
  4252bc:	mov	w2, #0x448                 	// #1096
  4252c0:	bl	41b1e0 <CRYPTO_free@plt>
  4252c4:	cbnz	x20, 4252a8 <ASN1_generate_nconf@plt+0x6938>
  4252c8:	ldr	x0, [sp, #208]
  4252cc:	bl	41dbd0 <X509_STORE_free@plt>
  4252d0:	mov	x0, #0x0                   	// #0
  4252d4:	bl	41e260 <X509_free@plt>
  4252d8:	ldr	x0, [sp, #224]
  4252dc:	bl	41e260 <X509_free@plt>
  4252e0:	ldr	x0, [sp, #200]
  4252e4:	bl	41e260 <X509_free@plt>
  4252e8:	ldr	x0, [sp, #120]
  4252ec:	bl	41d9c0 <EVP_PKEY_free@plt>
  4252f0:	mov	x0, x25
  4252f4:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  4252f8:	ldr	x0, [sp, #240]
  4252fc:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  425300:	ldr	x0, [sp, #232]
  425304:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  425308:	ldr	x0, [sp, #216]
  42530c:	bl	41df00 <BIO_free@plt>
  425310:	mov	x0, x23
  425314:	bl	41df00 <BIO_free@plt>
  425318:	ldr	x0, [sp, #448]
  42531c:	bl	41df00 <BIO_free@plt>
  425320:	mov	x0, x28
  425324:	bl	41ce30 <BIO_free_all@plt>
  425328:	ldr	x0, [sp, #480]
  42532c:	mov	w2, #0x457                 	// #1111
  425330:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425334:	add	x1, x1, #0xc8
  425338:	bl	41b1e0 <CRYPTO_free@plt>
  42533c:	mov	w0, w24
  425340:	ldp	x29, x30, [sp, #16]
  425344:	ldp	x19, x20, [sp, #32]
  425348:	ldp	x21, x22, [sp, #48]
  42534c:	ldp	x23, x24, [sp, #64]
  425350:	ldp	x25, x26, [sp, #80]
  425354:	ldp	x27, x28, [sp, #96]
  425358:	add	sp, sp, #0x210
  42535c:	ret
  425360:	mov	x1, x21
  425364:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  425368:	cbz	w0, 424cc8 <ASN1_generate_nconf@plt+0x6358>
  42536c:	ldr	w0, [sp, #264]
  425370:	add	w0, w0, #0x1
  425374:	str	w0, [sp, #264]
  425378:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  42537c:	and	w0, w19, #0x40
  425380:	str	w0, [sp, #408]
  425384:	tbnz	w19, #6, 424ba4 <ASN1_generate_nconf@plt+0x6234>
  425388:	ldr	x0, [sp, #160]
  42538c:	cbnz	x0, 42551c <ASN1_generate_nconf@plt+0x6bac>
  425390:	ldp	x1, x0, [sp, #128]
  425394:	orr	x23, x0, x1
  425398:	cbnz	x23, 425ab0 <ASN1_generate_nconf@plt+0x7140>
  42539c:	cmp	w19, #0x22
  4253a0:	b.eq	425900 <ASN1_generate_nconf@plt+0x6f90>  // b.none
  4253a4:	cmp	w19, #0x11
  4253a8:	b.eq	425a60 <ASN1_generate_nconf@plt+0x70f0>  // b.none
  4253ac:	cbz	w19, 425c50 <ASN1_generate_nconf@plt+0x72e0>
  4253b0:	ldr	x0, [sp, #200]
  4253b4:	add	x2, sp, #0x1e0
  4253b8:	mov	x3, #0x0                   	// #0
  4253bc:	mov	x1, #0x0                   	// #0
  4253c0:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  4253c4:	cbz	w0, 425a0c <ASN1_generate_nconf@plt+0x709c>
  4253c8:	and	w22, w22, #0xffffffbf
  4253cc:	stp	xzr, xzr, [sp, #128]
  4253d0:	and	w28, w19, #0x20
  4253d4:	tbnz	w19, #4, 4258a8 <ASN1_generate_nconf@plt+0x6f38>
  4253d8:	tbz	w22, #7, 425564 <ASN1_generate_nconf@plt+0x6bf4>
  4253dc:	mov	w0, #0x2                   	// #2
  4253e0:	str	w0, [sp, #432]
  4253e4:	cbnz	w28, 425568 <ASN1_generate_nconf@plt+0x6bf8>
  4253e8:	mov	w0, #0x2                   	// #2
  4253ec:	str	w0, [sp, #428]
  4253f0:	cmp	w19, #0x11
  4253f4:	b.ne	425568 <ASN1_generate_nconf@plt+0x6bf8>  // b.any
  4253f8:	ldr	x0, [sp, #456]
  4253fc:	cbz	x0, 425cdc <ASN1_generate_nconf@plt+0x736c>
  425400:	ldp	x0, x1, [sp, #168]
  425404:	cmp	x0, #0x0
  425408:	cset	w0, ne  // ne = any
  42540c:	cmp	x1, #0x0
  425410:	csel	w0, w0, wzr, eq  // eq = none
  425414:	str	w0, [sp, #412]
  425418:	cbnz	w0, 425c70 <ASN1_generate_nconf@plt+0x7300>
  42541c:	ldr	x0, [x27]
  425420:	ldr	x1, [sp, #184]
  425424:	cmp	x0, #0x0
  425428:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  42542c:	b.eq	425f14 <ASN1_generate_nconf@plt+0x75a4>  // b.none
  425430:	adrp	x25, 463000 <ASN1_generate_nconf@plt+0x44690>
  425434:	add	x25, x25, #0xdf0
  425438:	cbz	x0, 425b30 <ASN1_generate_nconf@plt+0x71c0>
  42543c:	ldr	x23, [sp, #184]
  425440:	b	425454 <ASN1_generate_nconf@plt+0x6ae4>
  425444:	mov	x0, x23
  425448:	bl	41cf70 <OPENSSL_sk_push@plt>
  42544c:	ldr	x0, [x27, #8]!
  425450:	cbz	x0, 425b30 <ASN1_generate_nconf@plt+0x71c0>
  425454:	mov	w1, #0x8005                	// #32773
  425458:	mov	x2, x25
  42545c:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  425460:	mov	x1, x0
  425464:	cbnz	x0, 425444 <ASN1_generate_nconf@plt+0x6ad4>
  425468:	mov	x23, x0
  42546c:	mov	x26, #0x0                   	// #0
  425470:	str	xzr, [sp, #120]
  425474:	stp	xzr, xzr, [sp, #200]
  425478:	str	xzr, [sp, #224]
  42547c:	mov	x27, #0x0                   	// #0
  425480:	mov	x25, #0x0                   	// #0
  425484:	mov	x28, #0x0                   	// #0
  425488:	mov	w24, #0x2                   	// #2
  42548c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425490:	str	xzr, [sp, #216]
  425494:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425498:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42549c:	str	x0, [sp, #280]
  4254a0:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  4254a4:	ldr	x0, [sp, #128]
  4254a8:	mov	w23, #0x0                   	// #0
  4254ac:	cbnz	x0, 424dac <ASN1_generate_nconf@plt+0x643c>
  4254b0:	b	424dbc <ASN1_generate_nconf@plt+0x644c>
  4254b4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4254b8:	str	x0, [sp, #136]
  4254bc:	cbnz	x0, 424ec0 <ASN1_generate_nconf@plt+0x6550>
  4254c0:	mov	x26, #0x0                   	// #0
  4254c4:	mov	x27, #0x0                   	// #0
  4254c8:	mov	x25, #0x0                   	// #0
  4254cc:	mov	x28, #0x0                   	// #0
  4254d0:	mov	x23, #0x0                   	// #0
  4254d4:	mov	w24, #0x1                   	// #1
  4254d8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4254dc:	str	xzr, [sp, #120]
  4254e0:	stp	xzr, xzr, [sp, #200]
  4254e4:	stp	xzr, xzr, [sp, #216]
  4254e8:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4254ec:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4254f0:	str	x0, [sp, #128]
  4254f4:	cbnz	x0, 424edc <ASN1_generate_nconf@plt+0x656c>
  4254f8:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  4254fc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425500:	str	x0, [sp, #128]
  425504:	cbnz	x0, 424e38 <ASN1_generate_nconf@plt+0x64c8>
  425508:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  42550c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425510:	str	x0, [sp, #136]
  425514:	cbnz	x0, 424e28 <ASN1_generate_nconf@plt+0x64b8>
  425518:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  42551c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425520:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425524:	add	x1, x1, #0xe60
  425528:	ldr	x0, [x22, #56]
  42552c:	bl	41a980 <BIO_puts@plt>
  425530:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425534:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425538:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42553c:	add	x1, x1, #0xdd0
  425540:	ldr	x0, [x22, #56]
  425544:	bl	41a980 <BIO_puts@plt>
  425548:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  42554c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425550:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425554:	add	x1, x1, #0xe10
  425558:	ldr	x0, [x22, #56]
  42555c:	bl	419740 <BIO_printf@plt>
  425560:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425564:	cbz	w28, 4253f0 <ASN1_generate_nconf@plt+0x6a80>
  425568:	ldr	x0, [sp, #120]
  42556c:	cbz	x0, 42558c <ASN1_generate_nconf@plt+0x6c1c>
  425570:	adrp	x4, 463000 <ASN1_generate_nconf@plt+0x44690>
  425574:	add	x1, sp, #0x1d8
  425578:	add	x4, x4, #0xfa0
  42557c:	mov	x3, #0x0                   	// #0
  425580:	mov	w2, #0x8005                	// #32773
  425584:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  425588:	cbz	w0, 425b58 <ASN1_generate_nconf@plt+0x71e8>
  42558c:	ldr	x0, [sp, #280]
  425590:	cmp	x0, #0x0
  425594:	cset	w0, ne  // ne = any
  425598:	cmp	w19, #0x22
  42559c:	csel	w0, w0, wzr, eq  // eq = none
  4255a0:	str	w0, [sp, #412]
  4255a4:	cbnz	w0, 425968 <ASN1_generate_nconf@plt+0x6ff8>
  4255a8:	cmp	w19, #0x3f
  4255ac:	b.eq	425adc <ASN1_generate_nconf@plt+0x716c>  // b.none
  4255b0:	cmp	w19, #0x22
  4255b4:	b.eq	426034 <ASN1_generate_nconf@plt+0x76c4>  // b.none
  4255b8:	cmp	w19, #0x53
  4255bc:	str	xzr, [sp, #200]
  4255c0:	cset	w0, eq  // eq = none
  4255c4:	cmp	w19, #0x3f
  4255c8:	csinc	w0, w0, wzr, ne  // ne = any
  4255cc:	str	w0, [sp, #412]
  4255d0:	cbnz	w0, 4259e4 <ASN1_generate_nconf@plt+0x7074>
  4255d4:	str	xzr, [sp, #120]
  4255d8:	str	xzr, [sp, #224]
  4255dc:	ldr	w2, [sp, #428]
  4255e0:	mov	w1, #0x72                  	// #114
  4255e4:	ldr	x0, [sp, #216]
  4255e8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4255ec:	mov	x23, x0
  4255f0:	cbz	x0, 425b90 <ASN1_generate_nconf@plt+0x7220>
  4255f4:	cbz	w28, 425960 <ASN1_generate_nconf@plt+0x6ff0>
  4255f8:	ldr	w1, [sp, #428]
  4255fc:	mov	w2, #0x8007                	// #32775
  425600:	cmp	w1, w2
  425604:	b.eq	425d0c <ASN1_generate_nconf@plt+0x739c>  // b.none
  425608:	mov	w2, #0x8005                	// #32773
  42560c:	cmp	w1, w2
  425610:	b.eq	425d4c <ASN1_generate_nconf@plt+0x73dc>  // b.none
  425614:	cmp	w1, #0x4
  425618:	b.ne	425c20 <ASN1_generate_nconf@plt+0x72b0>  // b.any
  42561c:	mov	x1, #0x0                   	// #0
  425620:	bl	41a870 <d2i_CMS_bio@plt>
  425624:	mov	x25, x0
  425628:	cbz	x25, 426064 <ASN1_generate_nconf@plt+0x76f4>
  42562c:	ldr	x26, [sp, #312]
  425630:	cbz	x26, 425658 <ASN1_generate_nconf@plt+0x6ce8>
  425634:	ldr	x0, [sp, #448]
  425638:	bl	41df00 <BIO_free@plt>
  42563c:	mov	x0, x26
  425640:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425644:	add	x1, x1, #0xd28
  425648:	bl	41b1c0 <BIO_new_file@plt>
  42564c:	str	x0, [sp, #448]
  425650:	mov	x28, x0
  425654:	cbz	x0, 426718 <ASN1_generate_nconf@plt+0x7da8>
  425658:	ldr	x27, [sp, #320]
  42565c:	cbz	x27, 42568c <ASN1_generate_nconf@plt+0x6d1c>
  425660:	mov	x0, x25
  425664:	bl	41aab0 <CMS_get1_certs@plt>
  425668:	mov	x26, x0
  42566c:	mov	x0, x27
  425670:	mov	x1, x26
  425674:	bl	424978 <ASN1_generate_nconf@plt+0x6008>
  425678:	cbz	w0, 425ee0 <ASN1_generate_nconf@plt+0x7570>
  42567c:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  425680:	mov	x0, x26
  425684:	add	x1, x1, #0x260
  425688:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42568c:	ldr	x3, [sp, #288]
  425690:	cbz	x3, 425ce8 <ASN1_generate_nconf@plt+0x7378>
  425694:	ldr	w2, [sp, #436]
  425698:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  42569c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  4256a0:	add	x0, x0, #0x170
  4256a4:	cmp	w2, #0x4
  4256a8:	add	x1, x1, #0xd28
  4256ac:	csel	x1, x1, x0, eq  // eq = none
  4256b0:	mov	x0, x3
  4256b4:	bl	41b1c0 <BIO_new_file@plt>
  4256b8:	str	x0, [sp, #216]
  4256bc:	cbz	x0, 425e74 <ASN1_generate_nconf@plt+0x7504>
  4256c0:	ldr	w1, [sp, #436]
  4256c4:	mov	w2, #0x8007                	// #32775
  4256c8:	cmp	w1, w2
  4256cc:	b.eq	425cfc <ASN1_generate_nconf@plt+0x738c>  // b.none
  4256d0:	mov	w2, #0x8005                	// #32773
  4256d4:	cmp	w1, w2
  4256d8:	b.eq	425d34 <ASN1_generate_nconf@plt+0x73c4>  // b.none
  4256dc:	cmp	w1, #0x4
  4256e0:	b.ne	425bf4 <ASN1_generate_nconf@plt+0x7284>  // b.any
  4256e4:	mov	x1, #0x0                   	// #0
  4256e8:	bl	41a870 <d2i_CMS_bio@plt>
  4256ec:	str	x0, [sp, #240]
  4256f0:	ldr	x0, [sp, #240]
  4256f4:	cbz	x0, 4260cc <ASN1_generate_nconf@plt+0x775c>
  4256f8:	ldr	w2, [sp, #432]
  4256fc:	mov	w1, #0x77                  	// #119
  425700:	ldr	x0, [sp, #328]
  425704:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  425708:	mov	x28, x0
  42570c:	cbz	x0, 425d1c <ASN1_generate_nconf@plt+0x73ac>
  425710:	cmp	w19, #0x24
  425714:	str	xzr, [sp, #208]
  425718:	cset	w0, eq  // eq = none
  42571c:	cmp	w19, #0x30
  425720:	csinc	w0, w0, wzr, ne  // ne = any
  425724:	str	w0, [sp, #288]
  425728:	cbnz	w0, 425ca0 <ASN1_generate_nconf@plt+0x7330>
  42572c:	cmp	w19, #0x18
  425730:	b.eq	425ec8 <ASN1_generate_nconf@plt+0x7558>  // b.none
  425734:	cmp	w19, #0x1a
  425738:	b.eq	425d64 <ASN1_generate_nconf@plt+0x73f4>  // b.none
  42573c:	cmp	w19, #0x1c
  425740:	b.eq	4260f8 <ASN1_generate_nconf@plt+0x7788>  // b.none
  425744:	cmp	w19, #0x11
  425748:	b.eq	426114 <ASN1_generate_nconf@plt+0x77a4>  // b.none
  42574c:	cmp	w19, #0x1e
  425750:	b.eq	4262d8 <ASN1_generate_nconf@plt+0x7968>  // b.none
  425754:	cmp	w19, #0x3f
  425758:	b.eq	4263ac <ASN1_generate_nconf@plt+0x7a3c>  // b.none
  42575c:	ldr	w0, [sp, #408]
  425760:	cbz	w0, 4260a0 <ASN1_generate_nconf@plt+0x7730>
  425764:	cmp	w19, #0x53
  425768:	b.eq	4262fc <ASN1_generate_nconf@plt+0x798c>  // b.none
  42576c:	orr	w22, w22, #0x8000
  425770:	mov	x27, #0x0                   	// #0
  425774:	str	x21, [sp, #264]
  425778:	mov	w6, #0x0                   	// #0
  42577c:	str	w19, [sp, #320]
  425780:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425784:	ldp	x19, x21, [sp, #136]
  425788:	stp	x23, x28, [sp, #248]
  42578c:	add	x1, x1, #0x100
  425790:	ldr	x28, [sp, #120]
  425794:	str	w24, [sp, #328]
  425798:	ldr	x23, [sp, #200]
  42579c:	mov	w24, w6
  4257a0:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  4257a4:	add	x0, x0, #0xfd8
  4257a8:	str	x1, [sp, #280]
  4257ac:	str	x0, [sp, #312]
  4257b0:	mov	x0, x19
  4257b4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4257b8:	cmp	w24, w0
  4257bc:	b.ge	426968 <ASN1_generate_nconf@plt+0x7ff8>  // b.tcont
  4257c0:	mov	w1, w24
  4257c4:	mov	x0, x19
  4257c8:	bl	419630 <OPENSSL_sk_value@plt>
  4257cc:	mov	x21, x0
  4257d0:	ldr	x0, [sp, #128]
  4257d4:	mov	w1, w24
  4257d8:	bl	419630 <OPENSSL_sk_value@plt>
  4257dc:	mov	x26, x0
  4257e0:	ldr	x2, [sp, #280]
  4257e4:	mov	x0, x21
  4257e8:	mov	w1, #0x8005                	// #32773
  4257ec:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  4257f0:	mov	x23, x0
  4257f4:	cbz	x0, 426654 <ASN1_generate_nconf@plt+0x7ce4>
  4257f8:	ldr	w1, [sp, #440]
  4257fc:	mov	x0, x26
  425800:	ldr	x4, [sp, #232]
  425804:	mov	w2, #0x0                   	// #0
  425808:	ldr	x5, [sp, #312]
  42580c:	ldr	x3, [sp, #480]
  425810:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  425814:	mov	x28, x0
  425818:	cbz	x0, 426654 <ASN1_generate_nconf@plt+0x7ce4>
  42581c:	cbz	x20, 425bb4 <ASN1_generate_nconf@plt+0x7244>
  425820:	mov	x26, x20
  425824:	b	425830 <ASN1_generate_nconf@plt+0x6ec0>
  425828:	ldr	x26, [x26, #16]
  42582c:	cbz	x26, 425bb4 <ASN1_generate_nconf@plt+0x7244>
  425830:	ldr	w0, [x26]
  425834:	cmp	w0, w24
  425838:	b.ne	425828 <ASN1_generate_nconf@plt+0x6eb8>  // b.any
  42583c:	ldr	x3, [sp, #464]
  425840:	mov	x2, x28
  425844:	orr	w4, w22, #0x40000
  425848:	mov	x1, x23
  42584c:	mov	x0, x25
  425850:	bl	41a570 <CMS_add1_signer@plt>
  425854:	mov	x2, x0
  425858:	cbz	x0, 425bd4 <ASN1_generate_nconf@plt+0x7264>
  42585c:	str	x0, [sp, #120]
  425860:	bl	41bf50 <CMS_SignerInfo_get0_pkey_ctx@plt>
  425864:	ldr	x1, [x26, #8]
  425868:	bl	4248c0 <ASN1_generate_nconf@plt+0x5f50>
  42586c:	ldr	x2, [sp, #120]
  425870:	cbz	w0, 426a24 <ASN1_generate_nconf@plt+0x80b4>
  425874:	cbz	x27, 425888 <ASN1_generate_nconf@plt+0x6f18>
  425878:	mov	x0, x2
  42587c:	mov	x1, x27
  425880:	bl	41cfc0 <CMS_add1_ReceiptRequest@plt>
  425884:	cbz	w0, 426a24 <ASN1_generate_nconf@plt+0x80b4>
  425888:	mov	x0, x23
  42588c:	bl	41e260 <X509_free@plt>
  425890:	mov	x0, x28
  425894:	add	w24, w24, #0x1
  425898:	mov	x23, #0x0                   	// #0
  42589c:	mov	x28, #0x0                   	// #0
  4258a0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4258a4:	b	4257b0 <ASN1_generate_nconf@plt+0x6e40>
  4258a8:	cbnz	w28, 425568 <ASN1_generate_nconf@plt+0x6bf8>
  4258ac:	tbnz	w22, #7, 4253e8 <ASN1_generate_nconf@plt+0x6a78>
  4258b0:	b	4253f0 <ASN1_generate_nconf@plt+0x6a80>
  4258b4:	ldr	x0, [sp, #184]
  4258b8:	cbz	x0, 42554c <ASN1_generate_nconf@plt+0x6bdc>
  4258bc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4258c0:	sub	w23, w0, #0x1
  4258c4:	tbz	w23, #31, 424dbc <ASN1_generate_nconf@plt+0x644c>
  4258c8:	b	42554c <ASN1_generate_nconf@plt+0x6bdc>
  4258cc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4258d0:	str	x0, [sp, #152]
  4258d4:	cbnz	x0, 424d78 <ASN1_generate_nconf@plt+0x6408>
  4258d8:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  4258dc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4258e0:	str	x0, [sp, #160]
  4258e4:	cbnz	x0, 424d5c <ASN1_generate_nconf@plt+0x63ec>
  4258e8:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  4258ec:	ldr	x23, [x28, #8]
  4258f0:	b	424e00 <ASN1_generate_nconf@plt+0x6490>
  4258f4:	mov	x28, x24
  4258f8:	mov	x20, x24
  4258fc:	b	424e00 <ASN1_generate_nconf@plt+0x6490>
  425900:	ldr	x0, [sp, #280]
  425904:	orr	x0, x26, x0
  425908:	cbnz	x0, 4253b0 <ASN1_generate_nconf@plt+0x6a40>
  42590c:	ldr	x1, [sp, #168]
  425910:	mov	x26, #0x0                   	// #0
  425914:	ldr	x0, [sp, #272]
  425918:	orr	x0, x0, x1
  42591c:	str	x0, [sp, #136]
  425920:	cbnz	x0, 4253b0 <ASN1_generate_nconf@plt+0x6a40>
  425924:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425928:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42592c:	ldr	x2, [sp, #136]
  425930:	add	x1, x1, #0xee0
  425934:	ldr	x0, [x22, #56]
  425938:	str	xzr, [sp, #128]
  42593c:	stp	xzr, x2, [sp, #152]
  425940:	str	xzr, [sp, #168]
  425944:	bl	419740 <BIO_printf@plt>
  425948:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  42594c:	mov	x1, #0x0                   	// #0
  425950:	mov	x0, #0x0                   	// #0
  425954:	bl	41b510 <SMIME_read_CMS@plt>
  425958:	str	x0, [sp, #240]
  42595c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425960:	mov	x25, #0x0                   	// #0
  425964:	b	42568c <ASN1_generate_nconf@plt+0x6d1c>
  425968:	ldr	x0, [sp, #280]
  42596c:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  425970:	mov	w1, #0x8005                	// #32773
  425974:	add	x2, x2, #0xdf0
  425978:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  42597c:	str	x0, [sp, #224]
  425980:	cbz	x0, 426090 <ASN1_generate_nconf@plt+0x7720>
  425984:	cbz	x26, 426748 <ASN1_generate_nconf@plt+0x7dd8>
  425988:	mov	w0, #0x1                   	// #1
  42598c:	str	xzr, [sp, #200]
  425990:	str	w0, [sp, #412]
  425994:	ldr	w1, [sp, #440]
  425998:	mov	x0, x26
  42599c:	ldr	x4, [sp, #232]
  4259a0:	adrp	x5, 463000 <ASN1_generate_nconf@plt+0x44690>
  4259a4:	ldr	x3, [sp, #480]
  4259a8:	add	x5, x5, #0xfd8
  4259ac:	mov	w2, #0x0                   	// #0
  4259b0:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  4259b4:	str	x0, [sp, #120]
  4259b8:	cbnz	x0, 4255dc <ASN1_generate_nconf@plt+0x6c6c>
  4259bc:	mov	x26, #0x0                   	// #0
  4259c0:	str	xzr, [sp, #208]
  4259c4:	mov	x27, #0x0                   	// #0
  4259c8:	mov	x25, #0x0                   	// #0
  4259cc:	mov	x28, #0x0                   	// #0
  4259d0:	mov	x23, #0x0                   	// #0
  4259d4:	mov	w24, #0x2                   	// #2
  4259d8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4259dc:	str	xzr, [sp, #216]
  4259e0:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4259e4:	str	xzr, [sp, #224]
  4259e8:	str	wzr, [sp, #412]
  4259ec:	cbnz	x26, 425994 <ASN1_generate_nconf@plt+0x7024>
  4259f0:	ldr	x0, [sp, #144]
  4259f4:	str	x0, [sp, #120]
  4259f8:	ldr	x0, [sp, #120]
  4259fc:	str	xzr, [sp, #224]
  425a00:	cbz	x0, 4255dc <ASN1_generate_nconf@plt+0x6c6c>
  425a04:	ldr	x26, [sp, #120]
  425a08:	b	425994 <ASN1_generate_nconf@plt+0x7024>
  425a0c:	str	xzr, [sp, #128]
  425a10:	b	424c0c <ASN1_generate_nconf@plt+0x629c>
  425a14:	mov	x3, #0x0                   	// #0
  425a18:	mov	x2, #0x0                   	// #0
  425a1c:	mov	x1, #0x0                   	// #0
  425a20:	mov	x0, #0x0                   	// #0
  425a24:	bl	41dee0 <PEM_read_bio_CMS@plt>
  425a28:	str	x0, [sp, #240]
  425a2c:	b	424b28 <ASN1_generate_nconf@plt+0x61b8>
  425a30:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425a34:	str	x0, [sp, #184]
  425a38:	cbnz	x0, 424e84 <ASN1_generate_nconf@plt+0x6514>
  425a3c:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  425a40:	ldr	x0, [sp, #136]
  425a44:	cbnz	x0, 424be8 <ASN1_generate_nconf@plt+0x6278>
  425a48:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425a4c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425a50:	add	x1, x1, #0xeb8
  425a54:	ldr	x0, [x22, #56]
  425a58:	bl	419740 <BIO_printf@plt>
  425a5c:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425a60:	ldr	x0, [x27]
  425a64:	cbnz	x0, 4253b0 <ASN1_generate_nconf@plt+0x6a40>
  425a68:	ldr	x1, [sp, #168]
  425a6c:	ldr	x0, [sp, #184]
  425a70:	orr	x0, x0, x1
  425a74:	ldr	x1, [sp, #272]
  425a78:	orr	x0, x1, x0
  425a7c:	str	x0, [sp, #136]
  425a80:	cbnz	x0, 4253b0 <ASN1_generate_nconf@plt+0x6a40>
  425a84:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425a88:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425a8c:	ldr	x2, [sp, #136]
  425a90:	add	x1, x1, #0xf10
  425a94:	ldr	x0, [x22, #56]
  425a98:	str	xzr, [sp, #128]
  425a9c:	stp	xzr, x2, [sp, #152]
  425aa0:	str	xzr, [sp, #168]
  425aa4:	str	xzr, [sp, #184]
  425aa8:	bl	419740 <BIO_printf@plt>
  425aac:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425ab0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425ab4:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425ab8:	add	x1, x1, #0xe90
  425abc:	str	xzr, [sp, #152]
  425ac0:	ldr	x0, [x22, #56]
  425ac4:	bl	41a980 <BIO_puts@plt>
  425ac8:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425acc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425ad0:	str	x0, [sp, #136]
  425ad4:	cbnz	x0, 424bc4 <ASN1_generate_nconf@plt+0x6254>
  425ad8:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  425adc:	ldr	x0, [sp, #144]
  425ae0:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  425ae4:	mov	w1, #0x8005                	// #32773
  425ae8:	add	x2, x2, #0xfb8
  425aec:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  425af0:	str	x0, [sp, #200]
  425af4:	cbnz	x0, 4259e4 <ASN1_generate_nconf@plt+0x7074>
  425af8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425afc:	mov	x26, #0x0                   	// #0
  425b00:	str	xzr, [sp, #208]
  425b04:	str	xzr, [sp, #224]
  425b08:	ldr	x0, [x22, #56]
  425b0c:	mov	x27, #0x0                   	// #0
  425b10:	mov	x25, #0x0                   	// #0
  425b14:	mov	x28, #0x0                   	// #0
  425b18:	mov	x23, #0x0                   	// #0
  425b1c:	mov	w24, #0x2                   	// #2
  425b20:	str	xzr, [sp, #120]
  425b24:	str	xzr, [sp, #216]
  425b28:	bl	41e7f0 <ERR_print_errors@plt>
  425b2c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425b30:	ldr	x0, [sp, #120]
  425b34:	cbz	x0, 425cf0 <ASN1_generate_nconf@plt+0x7380>
  425b38:	ldr	x0, [sp, #120]
  425b3c:	adrp	x4, 463000 <ASN1_generate_nconf@plt+0x44690>
  425b40:	add	x1, sp, #0x1d8
  425b44:	add	x4, x4, #0xfa0
  425b48:	mov	x3, #0x0                   	// #0
  425b4c:	mov	w2, #0x8005                	// #32773
  425b50:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  425b54:	cbnz	w0, 4255b8 <ASN1_generate_nconf@plt+0x6c48>
  425b58:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425b5c:	mov	x26, #0x0                   	// #0
  425b60:	mov	w24, #0x2                   	// #2
  425b64:	mov	x27, #0x0                   	// #0
  425b68:	ldr	x0, [x22, #56]
  425b6c:	mov	x25, #0x0                   	// #0
  425b70:	mov	x28, #0x0                   	// #0
  425b74:	mov	x23, #0x0                   	// #0
  425b78:	str	xzr, [sp, #120]
  425b7c:	stp	xzr, xzr, [sp, #200]
  425b80:	str	xzr, [sp, #224]
  425b84:	bl	41e7f0 <ERR_print_errors@plt>
  425b88:	str	xzr, [sp, #216]
  425b8c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425b90:	mov	x26, #0x0                   	// #0
  425b94:	str	xzr, [sp, #208]
  425b98:	b	42547c <ASN1_generate_nconf@plt+0x6b0c>
  425b9c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425ba0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425ba4:	add	x1, x1, #0xe40
  425ba8:	ldr	x0, [x22, #56]
  425bac:	bl	41a980 <BIO_puts@plt>
  425bb0:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425bb4:	ldr	x3, [sp, #464]
  425bb8:	mov	x2, x28
  425bbc:	mov	w4, w22
  425bc0:	mov	x1, x23
  425bc4:	mov	x0, x25
  425bc8:	bl	41a570 <CMS_add1_signer@plt>
  425bcc:	mov	x2, x0
  425bd0:	cbnz	x0, 425874 <ASN1_generate_nconf@plt+0x6f04>
  425bd4:	mov	x26, x2
  425bd8:	mov	w24, #0x3                   	// #3
  425bdc:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425be0:	str	x28, [sp, #120]
  425be4:	str	x23, [sp, #200]
  425be8:	ldp	x23, x28, [sp, #248]
  425bec:	ldr	x21, [sp, #264]
  425bf0:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425bf4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425bf8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425bfc:	mov	x26, #0x0                   	// #0
  425c00:	add	x1, x1, #0x90
  425c04:	ldr	x0, [x22, #56]
  425c08:	mov	w24, #0x2                   	// #2
  425c0c:	mov	x27, #0x0                   	// #0
  425c10:	mov	x28, #0x0                   	// #0
  425c14:	str	xzr, [sp, #208]
  425c18:	bl	419740 <BIO_printf@plt>
  425c1c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425c20:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425c24:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425c28:	mov	x26, #0x0                   	// #0
  425c2c:	add	x1, x1, #0xff0
  425c30:	ldr	x0, [x22, #56]
  425c34:	mov	w24, #0x2                   	// #2
  425c38:	mov	x27, #0x0                   	// #0
  425c3c:	mov	x25, #0x0                   	// #0
  425c40:	mov	x28, #0x0                   	// #0
  425c44:	stp	xzr, xzr, [sp, #208]
  425c48:	bl	419740 <BIO_printf@plt>
  425c4c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425c50:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425c54:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425c58:	add	x1, x1, #0xf40
  425c5c:	stp	xzr, xzr, [sp, #128]
  425c60:	ldr	x0, [x22, #56]
  425c64:	str	xzr, [sp, #152]
  425c68:	bl	419740 <BIO_printf@plt>
  425c6c:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425c70:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425c74:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425c78:	mov	x26, #0x0                   	// #0
  425c7c:	add	x1, x1, #0xf88
  425c80:	ldr	x0, [x22, #56]
  425c84:	mov	w24, #0x2                   	// #2
  425c88:	str	xzr, [sp, #176]
  425c8c:	b	424c28 <ASN1_generate_nconf@plt+0x62b8>
  425c90:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425c94:	str	x0, [sp, #128]
  425c98:	cbnz	x0, 424bd4 <ASN1_generate_nconf@plt+0x6264>
  425c9c:	b	4254c0 <ASN1_generate_nconf@plt+0x6b50>
  425ca0:	ldp	x0, x1, [sp, #360]
  425ca4:	ldr	w2, [sp, #380]
  425ca8:	ldr	w3, [sp, #400]
  425cac:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  425cb0:	str	x0, [sp, #208]
  425cb4:	cbz	x0, 426050 <ASN1_generate_nconf@plt+0x76e0>
  425cb8:	adrp	x1, 424000 <ASN1_generate_nconf@plt+0x5690>
  425cbc:	add	x1, x1, #0x698
  425cc0:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  425cc4:	ldr	w0, [sp, #264]
  425cc8:	cbz	w0, 42572c <ASN1_generate_nconf@plt+0x6dbc>
  425ccc:	ldr	x0, [sp, #208]
  425cd0:	mov	x1, x21
  425cd4:	bl	41df70 <X509_STORE_set1_param@plt>
  425cd8:	b	42572c <ASN1_generate_nconf@plt+0x6dbc>
  425cdc:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  425ce0:	str	x0, [sp, #456]
  425ce4:	b	425400 <ASN1_generate_nconf@plt+0x6a90>
  425ce8:	str	xzr, [sp, #216]
  425cec:	b	4256f8 <ASN1_generate_nconf@plt+0x6d88>
  425cf0:	str	xzr, [sp, #200]
  425cf4:	str	xzr, [sp, #224]
  425cf8:	b	4255dc <ASN1_generate_nconf@plt+0x6c6c>
  425cfc:	mov	x1, #0x0                   	// #0
  425d00:	bl	41b510 <SMIME_read_CMS@plt>
  425d04:	str	x0, [sp, #240]
  425d08:	b	4256f0 <ASN1_generate_nconf@plt+0x6d80>
  425d0c:	add	x1, sp, #0x1c0
  425d10:	bl	41b510 <SMIME_read_CMS@plt>
  425d14:	mov	x25, x0
  425d18:	b	425628 <ASN1_generate_nconf@plt+0x6cb8>
  425d1c:	mov	x26, #0x0                   	// #0
  425d20:	mov	x27, #0x0                   	// #0
  425d24:	mov	w24, #0x2                   	// #2
  425d28:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425d2c:	str	xzr, [sp, #208]
  425d30:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425d34:	mov	x3, #0x0                   	// #0
  425d38:	mov	x2, #0x0                   	// #0
  425d3c:	mov	x1, #0x0                   	// #0
  425d40:	bl	41dee0 <PEM_read_bio_CMS@plt>
  425d44:	str	x0, [sp, #240]
  425d48:	b	4256f0 <ASN1_generate_nconf@plt+0x6d80>
  425d4c:	mov	x3, #0x0                   	// #0
  425d50:	mov	x2, #0x0                   	// #0
  425d54:	mov	x1, #0x0                   	// #0
  425d58:	bl	41dee0 <PEM_read_bio_CMS@plt>
  425d5c:	mov	x25, x0
  425d60:	b	425628 <ASN1_generate_nconf@plt+0x6cb8>
  425d64:	ldr	x1, [sp, #464]
  425d68:	mov	w2, w22
  425d6c:	mov	x0, x23
  425d70:	mov	x27, #0x0                   	// #0
  425d74:	bl	41d660 <CMS_digest_create@plt>
  425d78:	mov	x25, x0
  425d7c:	cbz	x25, 426674 <ASN1_generate_nconf@plt+0x7d04>
  425d80:	ldr	w0, [sp, #412]
  425d84:	cbnz	w0, 425dd4 <ASN1_generate_nconf@plt+0x7464>
  425d88:	cmp	w19, #0x27
  425d8c:	b.eq	4260a8 <ASN1_generate_nconf@plt+0x7738>  // b.none
  425d90:	cmp	w19, #0x2b
  425d94:	b.eq	42644c <ASN1_generate_nconf@plt+0x7adc>  // b.none
  425d98:	cmp	w19, #0x29
  425d9c:	b.eq	4266dc <ASN1_generate_nconf@plt+0x7d6c>  // b.none
  425da0:	cmp	w19, #0x2d
  425da4:	b.eq	4266b4 <ASN1_generate_nconf@plt+0x7d44>  // b.none
  425da8:	cmp	w19, #0x24
  425dac:	b.eq	4264a8 <ASN1_generate_nconf@plt+0x7b38>  // b.none
  425db0:	ldr	w0, [sp, #288]
  425db4:	cbnz	w0, 42646c <ASN1_generate_nconf@plt+0x7afc>
  425db8:	ldr	w0, [sp, #352]
  425dbc:	cbz	w0, 4263fc <ASN1_generate_nconf@plt+0x7a8c>
  425dc0:	ldr	w0, [sp, #376]
  425dc4:	cbnz	w0, 42688c <ASN1_generate_nconf@plt+0x7f1c>
  425dc8:	mov	w24, #0x0                   	// #0
  425dcc:	mov	x26, #0x0                   	// #0
  425dd0:	b	425210 <ASN1_generate_nconf@plt+0x68a0>
  425dd4:	tbnz	w22, #17, 426694 <ASN1_generate_nconf@plt+0x7d24>
  425dd8:	ldr	x0, [sp, #168]
  425ddc:	cbz	x0, 425dfc <ASN1_generate_nconf@plt+0x748c>
  425de0:	ldr	x3, [sp, #176]
  425de4:	mov	x1, x0
  425de8:	ldr	x2, [sp, #296]
  425dec:	mov	x0, x25
  425df0:	ldr	x4, [sp, #336]
  425df4:	bl	419e30 <CMS_decrypt_set1_key@plt>
  425df8:	cbz	w0, 426a44 <ASN1_generate_nconf@plt+0x80d4>
  425dfc:	ldr	x0, [sp, #120]
  425e00:	cbz	x0, 425e18 <ASN1_generate_nconf@plt+0x74a8>
  425e04:	ldr	x2, [sp, #224]
  425e08:	mov	x1, x0
  425e0c:	mov	x0, x25
  425e10:	bl	419d20 <CMS_decrypt_set1_pkey@plt>
  425e14:	cbz	w0, 4268a8 <ASN1_generate_nconf@plt+0x7f38>
  425e18:	ldr	x0, [sp, #272]
  425e1c:	cbz	x0, 425e34 <ASN1_generate_nconf@plt+0x74c4>
  425e20:	mov	x1, x0
  425e24:	mov	x2, #0xffffffffffffffff    	// #-1
  425e28:	mov	x0, x25
  425e2c:	bl	41c190 <CMS_decrypt_set1_password@plt>
  425e30:	cbz	w0, 4268c8 <ASN1_generate_nconf@plt+0x7f58>
  425e34:	ldr	x3, [sp, #448]
  425e38:	mov	w5, w22
  425e3c:	mov	x4, x28
  425e40:	mov	x0, x25
  425e44:	mov	x2, #0x0                   	// #0
  425e48:	mov	x1, #0x0                   	// #0
  425e4c:	mov	x26, #0x0                   	// #0
  425e50:	bl	41cc80 <CMS_decrypt@plt>
  425e54:	cbnz	w0, 425210 <ASN1_generate_nconf@plt+0x68a0>
  425e58:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425e5c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425e60:	mov	w24, #0x4                   	// #4
  425e64:	add	x1, x1, #0x1b0
  425e68:	ldr	x0, [x22, #56]
  425e6c:	bl	419740 <BIO_printf@plt>
  425e70:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425e74:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425e78:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425e7c:	ldr	x2, [sp, #288]
  425e80:	add	x1, x1, #0x70
  425e84:	ldr	x0, [x22, #56]
  425e88:	mov	x26, #0x0                   	// #0
  425e8c:	mov	x27, #0x0                   	// #0
  425e90:	mov	x28, #0x0                   	// #0
  425e94:	mov	w24, #0x2                   	// #2
  425e98:	str	xzr, [sp, #208]
  425e9c:	bl	419740 <BIO_printf@plt>
  425ea0:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425ea4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425ea8:	ldr	x19, [x22, #56]
  425eac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425eb0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425eb4:	mov	x2, x0
  425eb8:	add	x1, x1, #0xd98
  425ebc:	mov	x0, x19
  425ec0:	bl	419740 <BIO_printf@plt>
  425ec4:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425ec8:	mov	w1, w22
  425ecc:	mov	x0, x23
  425ed0:	mov	x27, #0x0                   	// #0
  425ed4:	bl	41bd10 <CMS_data_create@plt>
  425ed8:	mov	x25, x0
  425edc:	b	425d7c <ASN1_generate_nconf@plt+0x740c>
  425ee0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425ee4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  425ee8:	ldr	x2, [sp, #320]
  425eec:	add	x1, x1, #0x50
  425ef0:	ldr	x0, [x22, #56]
  425ef4:	mov	x26, #0x0                   	// #0
  425ef8:	mov	w24, #0x5                   	// #5
  425efc:	mov	x27, #0x0                   	// #0
  425f00:	mov	x28, #0x0                   	// #0
  425f04:	str	xzr, [sp, #208]
  425f08:	bl	419740 <BIO_printf@plt>
  425f0c:	str	xzr, [sp, #216]
  425f10:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425f14:	bl	41b100 <OPENSSL_sk_new_null@plt>
  425f18:	str	x0, [sp, #184]
  425f1c:	cbz	x0, 426640 <ASN1_generate_nconf@plt+0x7cd0>
  425f20:	ldr	x0, [x27]
  425f24:	b	425430 <ASN1_generate_nconf@plt+0x6ac0>
  425f28:	mov	x26, #0x0                   	// #0
  425f2c:	mov	x27, #0x0                   	// #0
  425f30:	mov	x25, #0x0                   	// #0
  425f34:	mov	x28, #0x0                   	// #0
  425f38:	mov	w24, #0x1                   	// #1
  425f3c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425f40:	str	xzr, [sp, #120]
  425f44:	stp	xzr, xzr, [sp, #200]
  425f48:	stp	xzr, xzr, [sp, #216]
  425f4c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425f50:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425f54:	ldr	x19, [x22, #56]
  425f58:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425f5c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425f60:	mov	x2, x0
  425f64:	add	x1, x1, #0xd30
  425f68:	mov	x0, x19
  425f6c:	bl	419740 <BIO_printf@plt>
  425f70:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425f74:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425f78:	ldr	x19, [x22, #56]
  425f7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425f80:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425f84:	mov	x2, x0
  425f88:	add	x1, x1, #0xd68
  425f8c:	mov	x0, x19
  425f90:	bl	419740 <BIO_printf@plt>
  425f94:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  425f98:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425f9c:	stp	xzr, xzr, [sp, #200]
  425fa0:	mov	x26, #0x0                   	// #0
  425fa4:	ldr	x19, [x22, #56]
  425fa8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425fac:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425fb0:	mov	x2, x0
  425fb4:	add	x1, x1, #0xd58
  425fb8:	mov	x0, x19
  425fbc:	mov	x27, #0x0                   	// #0
  425fc0:	str	xzr, [sp, #224]
  425fc4:	bl	419740 <BIO_printf@plt>
  425fc8:	str	xzr, [sp, #120]
  425fcc:	mov	x25, #0x0                   	// #0
  425fd0:	mov	x28, #0x0                   	// #0
  425fd4:	mov	x23, #0x0                   	// #0
  425fd8:	mov	w24, #0x1                   	// #1
  425fdc:	str	xzr, [sp, #216]
  425fe0:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  425fe4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  425fe8:	ldr	x19, [x22, #56]
  425fec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  425ff0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  425ff4:	mov	x2, x0
  425ff8:	add	x1, x1, #0xd88
  425ffc:	mov	x0, x19
  426000:	bl	419740 <BIO_printf@plt>
  426004:	b	424c7c <ASN1_generate_nconf@plt+0x630c>
  426008:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42600c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  426010:	mov	x26, #0x0                   	// #0
  426014:	add	x1, x1, #0xdd0
  426018:	ldr	x0, [x22, #56]
  42601c:	mov	x27, #0x0                   	// #0
  426020:	str	xzr, [sp, #120]
  426024:	stp	xzr, xzr, [sp, #200]
  426028:	str	xzr, [sp, #224]
  42602c:	bl	41a980 <BIO_puts@plt>
  426030:	b	425fcc <ASN1_generate_nconf@plt+0x765c>
  426034:	cbnz	x26, 4268e8 <ASN1_generate_nconf@plt+0x7f78>
  426038:	ldr	x0, [sp, #280]
  42603c:	str	x0, [sp, #120]
  426040:	mov	w0, #0x1                   	// #1
  426044:	str	xzr, [sp, #200]
  426048:	str	w0, [sp, #412]
  42604c:	b	4259f8 <ASN1_generate_nconf@plt+0x7088>
  426050:	mov	x26, #0x0                   	// #0
  426054:	mov	x27, #0x0                   	// #0
  426058:	mov	w24, #0x2                   	// #2
  42605c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426060:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426064:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426068:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42606c:	mov	x26, #0x0                   	// #0
  426070:	add	x1, x1, #0x10
  426074:	ldr	x0, [x22, #56]
  426078:	mov	x27, #0x0                   	// #0
  42607c:	mov	x28, #0x0                   	// #0
  426080:	mov	w24, #0x2                   	// #2
  426084:	stp	xzr, xzr, [sp, #208]
  426088:	bl	419740 <BIO_printf@plt>
  42608c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426090:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426094:	mov	x26, #0x0                   	// #0
  426098:	stp	xzr, xzr, [sp, #200]
  42609c:	b	425b08 <ASN1_generate_nconf@plt+0x7198>
  4260a0:	mov	x27, #0x0                   	// #0
  4260a4:	b	425d7c <ASN1_generate_nconf@plt+0x740c>
  4260a8:	mov	w2, w22
  4260ac:	mov	x1, x28
  4260b0:	mov	x0, x25
  4260b4:	mov	x26, #0x0                   	// #0
  4260b8:	bl	41e610 <CMS_data@plt>
  4260bc:	cbnz	w0, 425210 <ASN1_generate_nconf@plt+0x68a0>
  4260c0:	mov	w24, #0x4                   	// #4
  4260c4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4260c8:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4260cc:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4260d0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4260d4:	mov	x26, #0x0                   	// #0
  4260d8:	add	x1, x1, #0xb0
  4260dc:	ldr	x0, [x22, #56]
  4260e0:	mov	x27, #0x0                   	// #0
  4260e4:	mov	x28, #0x0                   	// #0
  4260e8:	mov	w24, #0x2                   	// #2
  4260ec:	str	xzr, [sp, #208]
  4260f0:	bl	419740 <BIO_printf@plt>
  4260f4:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4260f8:	mov	w2, w22
  4260fc:	mov	x0, x23
  426100:	mov	w1, #0xffffffff            	// #-1
  426104:	mov	x27, #0x0                   	// #0
  426108:	bl	41be10 <CMS_compress@plt>
  42610c:	mov	x25, x0
  426110:	b	425d7c <ASN1_generate_nconf@plt+0x740c>
  426114:	ldr	x2, [sp, #456]
  426118:	orr	w0, w22, #0x4000
  42611c:	mov	w3, w0
  426120:	mov	x1, x23
  426124:	str	w0, [sp, #144]
  426128:	mov	x0, #0x0                   	// #0
  42612c:	bl	41d270 <CMS_encrypt@plt>
  426130:	mov	x25, x0
  426134:	cbz	x0, 42675c <ASN1_generate_nconf@plt+0x7dec>
  426138:	mov	w26, #0x0                   	// #0
  42613c:	mov	w27, w24
  426140:	mov	w0, #0x4000                	// #16384
  426144:	mov	w24, w19
  426148:	mov	w19, w26
  42614c:	mov	x26, x21
  426150:	movk	w0, #0x4, lsl #16
  426154:	orr	w0, w22, w0
  426158:	str	w0, [sp, #256]
  42615c:	str	w22, [sp, #264]
  426160:	ldr	x0, [sp, #184]
  426164:	bl	41dfd0 <OPENSSL_sk_num@plt>
  426168:	cmp	w19, w0
  42616c:	b.ge	426234 <ASN1_generate_nconf@plt+0x78c4>  // b.tcont
  426170:	ldr	x0, [sp, #184]
  426174:	mov	w1, w19
  426178:	bl	419630 <OPENSSL_sk_value@plt>
  42617c:	mov	x1, x0
  426180:	cbz	x20, 426208 <ASN1_generate_nconf@plt+0x7898>
  426184:	mov	x22, x20
  426188:	b	426194 <ASN1_generate_nconf@plt+0x7824>
  42618c:	ldr	x22, [x22, #16]
  426190:	cbz	x22, 426208 <ASN1_generate_nconf@plt+0x7898>
  426194:	ldr	w0, [x22]
  426198:	cmp	w0, w19
  42619c:	b.ne	42618c <ASN1_generate_nconf@plt+0x781c>  // b.any
  4261a0:	ldr	w2, [sp, #256]
  4261a4:	mov	x0, x25
  4261a8:	bl	41ab50 <CMS_add1_recipient_cert@plt>
  4261ac:	mov	x21, x0
  4261b0:	cbz	x0, 42621c <ASN1_generate_nconf@plt+0x78ac>
  4261b4:	bl	41dc40 <CMS_RecipientInfo_get0_pkey_ctx@plt>
  4261b8:	ldr	x1, [x22, #8]
  4261bc:	bl	4248c0 <ASN1_generate_nconf@plt+0x5f50>
  4261c0:	cbz	w0, 426950 <ASN1_generate_nconf@plt+0x7fe0>
  4261c4:	mov	x0, x21
  4261c8:	bl	41e5d0 <CMS_RecipientInfo_type@plt>
  4261cc:	ldr	x1, [sp, #248]
  4261d0:	cmp	x1, #0x0
  4261d4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4261d8:	b.eq	4261e4 <ASN1_generate_nconf@plt+0x7874>  // b.none
  4261dc:	add	w19, w19, #0x1
  4261e0:	b	426160 <ASN1_generate_nconf@plt+0x77f0>
  4261e4:	mov	x0, x21
  4261e8:	bl	419b80 <CMS_RecipientInfo_kari_get0_ctx@plt>
  4261ec:	ldr	x1, [sp, #248]
  4261f0:	mov	x4, #0x0                   	// #0
  4261f4:	mov	x3, #0x0                   	// #0
  4261f8:	mov	x2, #0x0                   	// #0
  4261fc:	add	w19, w19, #0x1
  426200:	bl	41e720 <EVP_EncryptInit_ex@plt>
  426204:	b	426160 <ASN1_generate_nconf@plt+0x77f0>
  426208:	ldr	w2, [sp, #144]
  42620c:	mov	x0, x25
  426210:	bl	41ab50 <CMS_add1_recipient_cert@plt>
  426214:	mov	x21, x0
  426218:	cbnz	x0, 4261c4 <ASN1_generate_nconf@plt+0x7854>
  42621c:	mov	x27, x21
  426220:	mov	x21, x26
  426224:	mov	x26, #0x0                   	// #0
  426228:	mov	w24, #0x3                   	// #3
  42622c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426230:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426234:	ldr	x0, [sp, #168]
  426238:	mov	w19, w24
  42623c:	ldr	w22, [sp, #264]
  426240:	mov	x21, x26
  426244:	mov	w24, w27
  426248:	cbz	x0, 426280 <ASN1_generate_nconf@plt+0x7910>
  42624c:	ldr	x4, [sp, #176]
  426250:	str	xzr, [sp]
  426254:	ldr	x3, [sp, #296]
  426258:	mov	x2, x0
  42625c:	ldr	x5, [sp, #336]
  426260:	mov	x0, x25
  426264:	mov	x7, #0x0                   	// #0
  426268:	mov	x6, #0x0                   	// #0
  42626c:	mov	w1, #0x0                   	// #0
  426270:	bl	41b7e0 <CMS_add0_recipient_key@plt>
  426274:	mov	x27, x0
  426278:	cbz	x0, 426224 <ASN1_generate_nconf@plt+0x78b4>
  42627c:	str	xzr, [sp, #176]
  426280:	ldr	x0, [sp, #272]
  426284:	cbz	x0, 4262cc <ASN1_generate_nconf@plt+0x795c>
  426288:	ldr	x0, [sp, #272]
  42628c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426290:	mov	w2, #0x35a                 	// #858
  426294:	add	x1, x1, #0xc8
  426298:	bl	41af90 <CRYPTO_strdup@plt>
  42629c:	mov	x26, x0
  4262a0:	cbz	x0, 426770 <ASN1_generate_nconf@plt+0x7e00>
  4262a4:	mov	x4, x0
  4262a8:	mov	x5, #0xffffffffffffffff    	// #-1
  4262ac:	mov	x0, x25
  4262b0:	mov	w1, w5
  4262b4:	mov	x6, #0x0                   	// #0
  4262b8:	mov	w3, #0x0                   	// #0
  4262bc:	mov	w2, #0x0                   	// #0
  4262c0:	bl	419960 <CMS_add0_recipient_password@plt>
  4262c4:	str	x0, [sp, #168]
  4262c8:	cbz	x0, 426760 <ASN1_generate_nconf@plt+0x7df0>
  4262cc:	tbz	w22, #12, 426844 <ASN1_generate_nconf@plt+0x7ed4>
  4262d0:	str	xzr, [sp, #168]
  4262d4:	b	4263f0 <ASN1_generate_nconf@plt+0x7a80>
  4262d8:	ldr	x2, [sp, #168]
  4262dc:	mov	w4, w22
  4262e0:	ldr	x3, [sp, #296]
  4262e4:	mov	x0, x23
  4262e8:	ldr	x1, [sp, #456]
  4262ec:	mov	x27, #0x0                   	// #0
  4262f0:	bl	41a3e0 <CMS_EncryptedData_encrypt@plt>
  4262f4:	mov	x25, x0
  4262f8:	b	425d7c <ASN1_generate_nconf@plt+0x740c>
  4262fc:	tbz	w22, #6, 426314 <ASN1_generate_nconf@plt+0x79a4>
  426300:	ldr	w1, [sp, #432]
  426304:	mov	w0, #0x8007                	// #32775
  426308:	cmp	w1, w0
  42630c:	b.ne	426314 <ASN1_generate_nconf@plt+0x79a4>  // b.any
  426310:	orr	w22, w22, #0x1000
  426314:	ldr	x2, [sp, #472]
  426318:	orr	w22, w22, #0x4000
  42631c:	mov	w4, w22
  426320:	mov	x3, x23
  426324:	mov	x1, #0x0                   	// #0
  426328:	mov	x0, #0x0                   	// #0
  42632c:	bl	41a420 <CMS_sign@plt>
  426330:	mov	x25, x0
  426334:	cbz	x0, 42675c <ASN1_generate_nconf@plt+0x7dec>
  426338:	ldr	x1, [sp, #192]
  42633c:	cbz	x1, 426344 <ASN1_generate_nconf@plt+0x79d4>
  426340:	bl	41caf0 <CMS_set1_eContentType@plt>
  426344:	ldr	x0, [sp, #160]
  426348:	cbz	x0, 4269c0 <ASN1_generate_nconf@plt+0x8050>
  42634c:	bl	4246e8 <ASN1_generate_nconf@plt+0x5d78>
  426350:	mov	x26, x0
  426354:	cbz	x0, 4269ac <ASN1_generate_nconf@plt+0x803c>
  426358:	ldr	x0, [sp, #152]
  42635c:	cbz	x0, 426784 <ASN1_generate_nconf@plt+0x7e14>
  426360:	bl	4246e8 <ASN1_generate_nconf@plt+0x5d78>
  426364:	mov	x3, x0
  426368:	cbz	x0, 4269ac <ASN1_generate_nconf@plt+0x803c>
  42636c:	ldr	w2, [sp, #256]
  426370:	mov	x4, x26
  426374:	mov	w1, #0xffffffff            	// #-1
  426378:	mov	x0, #0x0                   	// #0
  42637c:	bl	419ec0 <CMS_ReceiptRequest_create0@plt>
  426380:	mov	x27, x0
  426384:	cbnz	x0, 425774 <ASN1_generate_nconf@plt+0x6e04>
  426388:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42638c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426390:	mov	x26, #0x0                   	// #0
  426394:	add	x1, x1, #0xd8
  426398:	ldr	x0, [x22, #56]
  42639c:	mov	w24, #0x3                   	// #3
  4263a0:	mov	x27, #0x0                   	// #0
  4263a4:	bl	41a980 <BIO_puts@plt>
  4263a8:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4263ac:	mov	x0, x25
  4263b0:	bl	41a0f0 <CMS_get0_SignerInfos@plt>
  4263b4:	mov	x27, x0
  4263b8:	cbz	x0, 426224 <ASN1_generate_nconf@plt+0x78b4>
  4263bc:	mov	w1, #0x0                   	// #0
  4263c0:	bl	419630 <OPENSSL_sk_value@plt>
  4263c4:	ldr	x2, [sp, #120]
  4263c8:	mov	w4, w22
  4263cc:	ldr	x1, [sp, #200]
  4263d0:	ldr	x3, [sp, #472]
  4263d4:	bl	41e820 <CMS_sign_receipt@plt>
  4263d8:	mov	x27, x0
  4263dc:	cbz	x0, 426224 <ASN1_generate_nconf@plt+0x78b4>
  4263e0:	mov	x0, x25
  4263e4:	mov	x25, x27
  4263e8:	str	w22, [sp, #144]
  4263ec:	bl	41a5f0 <CMS_ContentInfo_free@plt>
  4263f0:	ldr	w22, [sp, #144]
  4263f4:	mov	x27, #0x0                   	// #0
  4263f8:	b	425db8 <ASN1_generate_nconf@plt+0x7448>
  4263fc:	ldr	w0, [sp, #432]
  426400:	mov	w1, #0x8007                	// #32775
  426404:	cmp	w0, w1
  426408:	b.eq	4267a4 <ASN1_generate_nconf@plt+0x7e34>  // b.none
  42640c:	mov	w1, #0x8005                	// #32773
  426410:	cmp	w0, w1
  426414:	b.eq	42678c <ASN1_generate_nconf@plt+0x7e1c>  // b.none
  426418:	cmp	w0, #0x4
  42641c:	b.ne	426824 <ASN1_generate_nconf@plt+0x7eb4>  // b.any
  426420:	mov	w3, w22
  426424:	mov	x2, x23
  426428:	mov	x1, x25
  42642c:	mov	x0, x28
  426430:	bl	41a480 <i2d_CMS_bio_stream@plt>
  426434:	cmp	w0, #0x0
  426438:	b.gt	425dc8 <ASN1_generate_nconf@plt+0x7458>
  42643c:	mov	x26, #0x0                   	// #0
  426440:	mov	w24, #0x6                   	// #6
  426444:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426448:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  42644c:	ldr	x1, [sp, #448]
  426450:	mov	w3, w22
  426454:	mov	x2, x28
  426458:	mov	x0, x25
  42645c:	mov	x26, #0x0                   	// #0
  426460:	bl	41b830 <CMS_uncompress@plt>
  426464:	cbnz	w0, 425210 <ASN1_generate_nconf@plt+0x68a0>
  426468:	b	4260c0 <ASN1_generate_nconf@plt+0x7750>
  42646c:	ldr	x3, [sp, #208]
  426470:	mov	w4, w22
  426474:	ldr	x0, [sp, #240]
  426478:	mov	x1, x25
  42647c:	ldr	x2, [sp, #472]
  426480:	bl	41c590 <CMS_verify_receipt@plt>
  426484:	cmp	w0, #0x0
  426488:	b.le	4266f8 <ASN1_generate_nconf@plt+0x7d88>
  42648c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426490:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426494:	mov	x26, #0x0                   	// #0
  426498:	add	x1, x1, #0x1d0
  42649c:	ldr	x0, [x0, #56]
  4264a0:	bl	419740 <BIO_printf@plt>
  4264a4:	b	425210 <ASN1_generate_nconf@plt+0x68a0>
  4264a8:	ldr	x2, [sp, #208]
  4264ac:	mov	w5, w22
  4264b0:	ldr	x3, [sp, #448]
  4264b4:	mov	x4, x28
  4264b8:	ldr	x1, [sp, #472]
  4264bc:	mov	x0, x25
  4264c0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4264c4:	bl	41b280 <CMS_verify@plt>
  4264c8:	cmp	w0, #0x0
  4264cc:	b.le	4269c8 <ASN1_generate_nconf@plt+0x8058>
  4264d0:	ldr	x0, [x22, #56]
  4264d4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4264d8:	add	x1, x1, #0x1d0
  4264dc:	bl	419740 <BIO_printf@plt>
  4264e0:	ldr	x0, [sp, #144]
  4264e4:	cbz	x0, 42650c <ASN1_generate_nconf@plt+0x7b9c>
  4264e8:	mov	x0, x25
  4264ec:	bl	41a180 <CMS_get0_signers@plt>
  4264f0:	mov	x19, x0
  4264f4:	mov	x1, x0
  4264f8:	ldr	x0, [sp, #144]
  4264fc:	bl	424978 <ASN1_generate_nconf@plt+0x6008>
  426500:	cbz	w0, 4269f8 <ASN1_generate_nconf@plt+0x8088>
  426504:	mov	x0, x19
  426508:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42650c:	ldr	w0, [sp, #404]
  426510:	cbz	w0, 425dc8 <ASN1_generate_nconf@plt+0x7458>
  426514:	mov	x0, x25
  426518:	bl	41a0f0 <CMS_get0_SignerInfos@plt>
  42651c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426520:	mov	w26, #0x0                   	// #0
  426524:	str	x0, [sp, #144]
  426528:	add	x0, x1, #0x228
  42652c:	str	x0, [sp, #248]
  426530:	b	4265dc <ASN1_generate_nconf@plt+0x7c6c>
  426534:	b.lt	426914 <ASN1_generate_nconf@plt+0x7fa4>  // b.tstop
  426538:	ldr	x0, [sp, #496]
  42653c:	add	x4, sp, #0x1f8
  426540:	add	x3, sp, #0x200
  426544:	add	x2, sp, #0x1bc
  426548:	add	x1, sp, #0x208
  42654c:	bl	41bab0 <CMS_ReceiptRequest_get0_values@plt>
  426550:	ldr	x0, [x19]
  426554:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426558:	add	x1, x1, #0x270
  42655c:	bl	41a980 <BIO_puts@plt>
  426560:	ldr	x0, [sp, #520]
  426564:	bl	41e8b0 <ASN1_STRING_length@plt>
  426568:	mov	w2, w0
  42656c:	ldr	x0, [sp, #520]
  426570:	str	w2, [sp, #256]
  426574:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  426578:	mov	x1, x0
  42657c:	ldr	w2, [sp, #256]
  426580:	mov	w3, #0x4                   	// #4
  426584:	ldr	x0, [x19]
  426588:	bl	4199d0 <BIO_dump_indent@plt>
  42658c:	ldr	x0, [x19]
  426590:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426594:	add	x1, x1, #0x288
  426598:	bl	41a980 <BIO_puts@plt>
  42659c:	ldr	x0, [sp, #512]
  4265a0:	cbz	x0, 4268f0 <ASN1_generate_nconf@plt+0x7f80>
  4265a4:	ldr	x0, [x19]
  4265a8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4265ac:	add	x1, x1, #0x298
  4265b0:	bl	41a980 <BIO_puts@plt>
  4265b4:	ldr	x0, [sp, #512]
  4265b8:	bl	4247e8 <ASN1_generate_nconf@plt+0x5e78>
  4265bc:	ldr	x0, [x19]
  4265c0:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4265c4:	add	x1, x1, #0x2c8
  4265c8:	bl	41a980 <BIO_puts@plt>
  4265cc:	ldr	x0, [sp, #504]
  4265d0:	bl	4247e8 <ASN1_generate_nconf@plt+0x5e78>
  4265d4:	ldr	x0, [sp, #496]
  4265d8:	bl	41e650 <CMS_ReceiptRequest_free@plt>
  4265dc:	ldr	x0, [sp, #144]
  4265e0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4265e4:	cmp	w26, w0
  4265e8:	b.ge	425dcc <ASN1_generate_nconf@plt+0x745c>  // b.tcont
  4265ec:	ldr	x0, [sp, #144]
  4265f0:	mov	w1, w26
  4265f4:	add	w26, w26, #0x1
  4265f8:	add	x19, x22, #0x38
  4265fc:	bl	419630 <OPENSSL_sk_value@plt>
  426600:	add	x1, sp, #0x1f0
  426604:	bl	41b430 <CMS_get1_ReceiptRequest@plt>
  426608:	mov	w3, w0
  42660c:	mov	w2, w26
  426610:	ldr	x0, [x22, #56]
  426614:	str	w3, [sp, #256]
  426618:	ldr	x1, [sp, #248]
  42661c:	bl	419740 <BIO_printf@plt>
  426620:	ldr	w3, [sp, #256]
  426624:	cmp	w3, #0x0
  426628:	cbnz	w3, 426534 <ASN1_generate_nconf@plt+0x7bc4>
  42662c:	ldr	x0, [x22, #56]
  426630:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426634:	add	x1, x1, #0x238
  426638:	bl	41a980 <BIO_puts@plt>
  42663c:	b	4265d4 <ASN1_generate_nconf@plt+0x7c64>
  426640:	mov	x26, #0x0                   	// #0
  426644:	str	xzr, [sp, #120]
  426648:	stp	xzr, xzr, [sp, #200]
  42664c:	str	xzr, [sp, #224]
  426650:	b	4259c4 <ASN1_generate_nconf@plt+0x7054>
  426654:	mov	x26, #0x0                   	// #0
  426658:	mov	w24, #0x2                   	// #2
  42665c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426660:	str	x28, [sp, #120]
  426664:	str	x23, [sp, #200]
  426668:	ldp	x23, x28, [sp, #248]
  42666c:	ldr	x21, [sp, #264]
  426670:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426674:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426678:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42667c:	mov	x26, #0x0                   	// #0
  426680:	add	x1, x1, #0x118
  426684:	ldr	x0, [x22, #56]
  426688:	mov	w24, #0x3                   	// #3
  42668c:	bl	419740 <BIO_printf@plt>
  426690:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426694:	mov	w5, w22
  426698:	mov	x0, x25
  42669c:	mov	x4, #0x0                   	// #0
  4266a0:	mov	x3, #0x0                   	// #0
  4266a4:	mov	x2, #0x0                   	// #0
  4266a8:	mov	x1, #0x0                   	// #0
  4266ac:	bl	41cc80 <CMS_decrypt@plt>
  4266b0:	b	425dd8 <ASN1_generate_nconf@plt+0x7468>
  4266b4:	ldr	x1, [sp, #168]
  4266b8:	mov	w5, w22
  4266bc:	ldr	x2, [sp, #296]
  4266c0:	mov	x4, x28
  4266c4:	ldr	x3, [sp, #448]
  4266c8:	mov	x0, x25
  4266cc:	mov	x26, #0x0                   	// #0
  4266d0:	bl	41a530 <CMS_EncryptedData_decrypt@plt>
  4266d4:	cbnz	w0, 425210 <ASN1_generate_nconf@plt+0x68a0>
  4266d8:	b	4260c0 <ASN1_generate_nconf@plt+0x7750>
  4266dc:	ldr	x1, [sp, #448]
  4266e0:	mov	w3, w22
  4266e4:	mov	x2, x28
  4266e8:	mov	x0, x25
  4266ec:	bl	41e140 <CMS_digest_verify@plt>
  4266f0:	cmp	w0, #0x0
  4266f4:	b.gt	42648c <ASN1_generate_nconf@plt+0x7b1c>
  4266f8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4266fc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426700:	mov	x26, #0x0                   	// #0
  426704:	add	x1, x1, #0x1f0
  426708:	ldr	x0, [x22, #56]
  42670c:	mov	w24, #0x4                   	// #4
  426710:	bl	419740 <BIO_printf@plt>
  426714:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426718:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42671c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426720:	ldr	x2, [sp, #312]
  426724:	add	x1, x1, #0x30
  426728:	ldr	x0, [x22, #56]
  42672c:	mov	x26, #0x0                   	// #0
  426730:	mov	x27, #0x0                   	// #0
  426734:	mov	w24, #0x2                   	// #2
  426738:	str	xzr, [sp, #208]
  42673c:	bl	419740 <BIO_printf@plt>
  426740:	str	xzr, [sp, #216]
  426744:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426748:	ldr	x0, [sp, #280]
  42674c:	str	x0, [sp, #120]
  426750:	str	xzr, [sp, #200]
  426754:	ldr	x26, [sp, #120]
  426758:	b	425994 <ASN1_generate_nconf@plt+0x7024>
  42675c:	mov	x26, #0x0                   	// #0
  426760:	mov	x27, #0x0                   	// #0
  426764:	mov	w24, #0x3                   	// #3
  426768:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42676c:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426770:	mov	x27, #0x0                   	// #0
  426774:	mov	w24, #0x3                   	// #3
  426778:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42677c:	str	xzr, [sp, #168]
  426780:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426784:	mov	x3, #0x0                   	// #0
  426788:	b	42636c <ASN1_generate_nconf@plt+0x79fc>
  42678c:	mov	w3, w22
  426790:	mov	x2, x23
  426794:	mov	x1, x25
  426798:	mov	x0, x28
  42679c:	bl	41e290 <PEM_write_bio_CMS_stream@plt>
  4267a0:	b	426434 <ASN1_generate_nconf@plt+0x7ac4>
  4267a4:	ldr	x0, [sp, #384]
  4267a8:	cbz	x0, 4267c4 <ASN1_generate_nconf@plt+0x7e54>
  4267ac:	ldr	x3, [sp, #304]
  4267b0:	mov	x2, x0
  4267b4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4267b8:	mov	x0, x28
  4267bc:	add	x1, x1, #0x2d8
  4267c0:	bl	419740 <BIO_printf@plt>
  4267c4:	ldr	x0, [sp, #392]
  4267c8:	cbz	x0, 4267e4 <ASN1_generate_nconf@plt+0x7e74>
  4267cc:	ldr	x3, [sp, #304]
  4267d0:	mov	x2, x0
  4267d4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4267d8:	mov	x0, x28
  4267dc:	add	x1, x1, #0x2e8
  4267e0:	bl	419740 <BIO_printf@plt>
  4267e4:	ldr	x0, [sp, #344]
  4267e8:	cbz	x0, 426804 <ASN1_generate_nconf@plt+0x7e94>
  4267ec:	ldr	x3, [sp, #304]
  4267f0:	mov	x2, x0
  4267f4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4267f8:	mov	x0, x28
  4267fc:	add	x1, x1, #0x2f8
  426800:	bl	419740 <BIO_printf@plt>
  426804:	cmp	w19, #0x76
  426808:	b.eq	426874 <ASN1_generate_nconf@plt+0x7f04>  // b.none
  42680c:	mov	w3, w22
  426810:	mov	x2, x23
  426814:	mov	x1, x25
  426818:	mov	x0, x28
  42681c:	bl	41baa0 <SMIME_write_CMS@plt>
  426820:	b	426434 <ASN1_generate_nconf@plt+0x7ac4>
  426824:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426828:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42682c:	mov	x26, #0x0                   	// #0
  426830:	add	x1, x1, #0x308
  426834:	ldr	x0, [x22, #56]
  426838:	mov	w24, #0x4                   	// #4
  42683c:	bl	419740 <BIO_printf@plt>
  426840:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426844:	ldr	w3, [sp, #144]
  426848:	mov	x1, x23
  42684c:	mov	x0, x25
  426850:	mov	x2, #0x0                   	// #0
  426854:	bl	419f90 <CMS_final@plt>
  426858:	str	xzr, [sp, #168]
  42685c:	cbnz	w0, 4263f0 <ASN1_generate_nconf@plt+0x7a80>
  426860:	mov	x26, #0x0                   	// #0
  426864:	mov	w24, #0x3                   	// #3
  426868:	mov	x27, #0x0                   	// #0
  42686c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426870:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426874:	ldr	x2, [sp, #448]
  426878:	mov	w3, w22
  42687c:	mov	x1, x25
  426880:	mov	x0, x28
  426884:	bl	41baa0 <SMIME_write_CMS@plt>
  426888:	b	426434 <ASN1_generate_nconf@plt+0x7ac4>
  42688c:	mov	x1, x25
  426890:	mov	x0, x28
  426894:	mov	x3, #0x0                   	// #0
  426898:	mov	w2, #0x0                   	// #0
  42689c:	mov	x26, #0x0                   	// #0
  4268a0:	bl	41c760 <CMS_ContentInfo_print_ctx@plt>
  4268a4:	b	425210 <ASN1_generate_nconf@plt+0x68a0>
  4268a8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4268ac:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4268b0:	mov	x26, #0x0                   	// #0
  4268b4:	add	x1, x1, #0x160
  4268b8:	ldr	x0, [x22, #56]
  4268bc:	mov	w24, #0x4                   	// #4
  4268c0:	bl	41a980 <BIO_puts@plt>
  4268c4:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4268c8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4268cc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4268d0:	mov	x26, #0x0                   	// #0
  4268d4:	add	x1, x1, #0x188
  4268d8:	ldr	x0, [x22, #56]
  4268dc:	mov	w24, #0x4                   	// #4
  4268e0:	bl	41a980 <BIO_puts@plt>
  4268e4:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4268e8:	str	xzr, [sp, #224]
  4268ec:	b	425988 <ASN1_generate_nconf@plt+0x7018>
  4268f0:	ldr	w2, [sp, #444]
  4268f4:	ldr	x0, [x19]
  4268f8:	cmp	w2, #0x1
  4268fc:	b.eq	426940 <ASN1_generate_nconf@plt+0x7fd0>  // b.none
  426900:	cbnz	w2, 426930 <ASN1_generate_nconf@plt+0x7fc0>
  426904:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426908:	add	x1, x1, #0x2b0
  42690c:	bl	41a980 <BIO_puts@plt>
  426910:	b	4265bc <ASN1_generate_nconf@plt+0x7c4c>
  426914:	ldr	x0, [x19]
  426918:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  42691c:	add	x1, x1, #0x250
  426920:	bl	41a980 <BIO_puts@plt>
  426924:	ldr	x0, [x19]
  426928:	bl	41e7f0 <ERR_print_errors@plt>
  42692c:	b	4265d4 <ASN1_generate_nconf@plt+0x7c64>
  426930:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426934:	add	x1, x1, #0x2b8
  426938:	bl	419740 <BIO_printf@plt>
  42693c:	b	4265bc <ASN1_generate_nconf@plt+0x7c4c>
  426940:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426944:	add	x1, x1, #0x2a0
  426948:	bl	41a980 <BIO_puts@plt>
  42694c:	b	4265bc <ASN1_generate_nconf@plt+0x7c4c>
  426950:	mov	x21, x26
  426954:	mov	w24, #0x3                   	// #3
  426958:	mov	x26, #0x0                   	// #0
  42695c:	mov	x27, #0x0                   	// #0
  426960:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426964:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426968:	ldr	w19, [sp, #320]
  42696c:	str	x28, [sp, #120]
  426970:	str	x21, [sp, #144]
  426974:	cmp	w19, #0x53
  426978:	str	x23, [sp, #200]
  42697c:	ldr	w24, [sp, #328]
  426980:	ldp	x23, x28, [sp, #248]
  426984:	ldr	x21, [sp, #264]
  426988:	b.ne	425d7c <ASN1_generate_nconf@plt+0x740c>  // b.any
  42698c:	tbnz	w22, #12, 425d7c <ASN1_generate_nconf@plt+0x740c>
  426990:	mov	w3, w22
  426994:	mov	x1, x23
  426998:	mov	x0, x25
  42699c:	mov	x2, #0x0                   	// #0
  4269a0:	bl	419f90 <CMS_final@plt>
  4269a4:	cbnz	w0, 425d7c <ASN1_generate_nconf@plt+0x740c>
  4269a8:	b	426224 <ASN1_generate_nconf@plt+0x78b4>
  4269ac:	mov	x0, x26
  4269b0:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  4269b4:	add	x1, x1, #0x70
  4269b8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4269bc:	b	426388 <ASN1_generate_nconf@plt+0x7a18>
  4269c0:	mov	x27, #0x0                   	// #0
  4269c4:	b	425774 <ASN1_generate_nconf@plt+0x6e04>
  4269c8:	ldr	x0, [x22, #56]
  4269cc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4269d0:	add	x1, x1, #0x1f0
  4269d4:	bl	419740 <BIO_printf@plt>
  4269d8:	ldr	w0, [sp, #356]
  4269dc:	cbz	w0, 426a18 <ASN1_generate_nconf@plt+0x80a8>
  4269e0:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4269e4:	mov	x26, #0x0                   	// #0
  4269e8:	ldr	w8, [x0, #3992]
  4269ec:	adds	w24, w8, #0x20
  4269f0:	b.eq	425210 <ASN1_generate_nconf@plt+0x68a0>  // b.none
  4269f4:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  4269f8:	ldr	x0, [x22, #56]
  4269fc:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426a00:	ldr	x2, [sp, #144]
  426a04:	add	x1, x1, #0x208
  426a08:	mov	x26, #0x0                   	// #0
  426a0c:	mov	w24, #0x5                   	// #5
  426a10:	bl	419740 <BIO_printf@plt>
  426a14:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426a18:	mov	x26, #0x0                   	// #0
  426a1c:	mov	w24, #0x4                   	// #4
  426a20:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426a24:	mov	x26, #0x0                   	// #0
  426a28:	mov	w24, #0x3                   	// #3
  426a2c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426a30:	str	x28, [sp, #120]
  426a34:	str	x23, [sp, #200]
  426a38:	ldp	x23, x28, [sp, #248]
  426a3c:	ldr	x21, [sp, #264]
  426a40:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426a44:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426a48:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  426a4c:	mov	x26, #0x0                   	// #0
  426a50:	add	x1, x1, #0x138
  426a54:	ldr	x0, [x22, #56]
  426a58:	mov	w24, #0x4                   	// #4
  426a5c:	bl	41a980 <BIO_puts@plt>
  426a60:	b	424c50 <ASN1_generate_nconf@plt+0x62e0>
  426a64:	nop
  426a68:	stp	x29, x30, [sp, #-272]!
  426a6c:	mov	x29, sp
  426a70:	stp	x19, x20, [sp, #16]
  426a74:	mov	w19, w0
  426a78:	mov	x20, x1
  426a7c:	stp	x21, x22, [sp, #32]
  426a80:	adrp	x22, 466000 <ASN1_generate_nconf@plt+0x47690>
  426a84:	add	x22, x22, #0x308
  426a88:	stp	x23, x24, [sp, #48]
  426a8c:	mov	w21, #0x0                   	// #0
  426a90:	mov	w24, #0x0                   	// #0
  426a94:	stp	x25, x26, [sp, #64]
  426a98:	mov	w25, #0x0                   	// #0
  426a9c:	mov	w26, #0x0                   	// #0
  426aa0:	stp	x27, x28, [sp, #80]
  426aa4:	bl	41c390 <EVP_sha1@plt>
  426aa8:	mov	x4, x0
  426aac:	mov	w3, #0x8005                	// #32773
  426ab0:	mov	x1, x20
  426ab4:	mov	w0, w19
  426ab8:	mov	x2, x22
  426abc:	adrp	x19, 466000 <ASN1_generate_nconf@plt+0x47690>
  426ac0:	add	x19, x19, #0x2e8
  426ac4:	str	wzr, [sp, #96]
  426ac8:	mov	w20, #0x0                   	// #0
  426acc:	str	wzr, [sp, #172]
  426ad0:	mov	w28, #0x0                   	// #0
  426ad4:	stp	w3, w3, [sp, #184]
  426ad8:	mov	w27, #0x0                   	// #0
  426adc:	str	w3, [sp, #192]
  426ae0:	str	x4, [sp, #200]
  426ae4:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  426ae8:	mov	x23, x0
  426aec:	stp	wzr, wzr, [sp, #100]
  426af0:	str	wzr, [sp, #108]
  426af4:	stp	xzr, xzr, [sp, #112]
  426af8:	stp	xzr, xzr, [sp, #128]
  426afc:	str	wzr, [sp, #144]
  426b00:	stp	xzr, xzr, [sp, #152]
  426b04:	str	wzr, [sp, #168]
  426b08:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  426b0c:	cbz	w0, 426b38 <ASN1_generate_nconf@plt+0x81c8>
  426b10:	add	w0, w0, #0x1
  426b14:	cmp	w0, #0x1a
  426b18:	b.hi	426b08 <ASN1_generate_nconf@plt+0x8198>  // b.pmore
  426b1c:	ldrb	w0, [x19, w0, uxtw]
  426b20:	adr	x1, 426b2c <ASN1_generate_nconf@plt+0x81bc>
  426b24:	add	x0, x1, w0, sxtb #2
  426b28:	br	x0
  426b2c:	mov	w20, #0x1                   	// #1
  426b30:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  426b34:	cbnz	w0, 426b10 <ASN1_generate_nconf@plt+0x81a0>
  426b38:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  426b3c:	cbz	w0, 426d1c <ASN1_generate_nconf@plt+0x83ac>
  426b40:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426b44:	mov	x2, x23
  426b48:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  426b4c:	mov	x23, #0x0                   	// #0
  426b50:	ldr	x0, [x25, #56]
  426b54:	add	x1, x1, #0xd68
  426b58:	mov	x22, #0x0                   	// #0
  426b5c:	mov	x20, #0x0                   	// #0
  426b60:	mov	x19, #0x0                   	// #0
  426b64:	bl	419740 <BIO_printf@plt>
  426b68:	ldr	x0, [x25, #56]
  426b6c:	mov	w24, #0x1                   	// #1
  426b70:	bl	41e7f0 <ERR_print_errors@plt>
  426b74:	mov	x0, x20
  426b78:	bl	41ce30 <BIO_free_all@plt>
  426b7c:	mov	x0, x19
  426b80:	bl	41d010 <X509_CRL_free@plt>
  426b84:	mov	x0, x23
  426b88:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  426b8c:	mov	x0, x22
  426b90:	bl	41dbd0 <X509_STORE_free@plt>
  426b94:	mov	w0, w24
  426b98:	ldp	x19, x20, [sp, #16]
  426b9c:	ldp	x21, x22, [sp, #32]
  426ba0:	ldp	x23, x24, [sp, #48]
  426ba4:	ldp	x25, x26, [sp, #64]
  426ba8:	ldp	x27, x28, [sp, #80]
  426bac:	ldp	x29, x30, [sp], #272
  426bb0:	ret
  426bb4:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  426bb8:	add	x1, sp, #0xc8
  426bbc:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  426bc0:	cbnz	w0, 426b08 <ASN1_generate_nconf@plt+0x8198>
  426bc4:	b	426b40 <ASN1_generate_nconf@plt+0x81d0>
  426bc8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426bcc:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  426bd0:	cbnz	w0, 426b08 <ASN1_generate_nconf@plt+0x8198>
  426bd4:	b	426b40 <ASN1_generate_nconf@plt+0x81d0>
  426bd8:	add	w21, w21, #0x1
  426bdc:	mov	w24, w21
  426be0:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426be4:	add	w21, w21, #0x1
  426be8:	str	w21, [sp, #96]
  426bec:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426bf0:	add	w21, w21, #0x1
  426bf4:	str	w21, [sp, #100]
  426bf8:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426bfc:	mov	w0, #0x1                   	// #1
  426c00:	str	w0, [sp, #168]
  426c04:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c08:	mov	w25, #0x1                   	// #1
  426c0c:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c10:	mov	w0, #0x1                   	// #1
  426c14:	str	w0, [sp, #172]
  426c18:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c1c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426c20:	mov	w25, #0x1                   	// #1
  426c24:	str	x0, [sp, #152]
  426c28:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c2c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426c30:	mov	w25, #0x1                   	// #1
  426c34:	str	x0, [sp, #160]
  426c38:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c3c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426c40:	str	x0, [sp, #120]
  426c44:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c48:	mov	w0, #0x1                   	// #1
  426c4c:	str	w0, [sp, #144]
  426c50:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c54:	add	w21, w21, #0x1
  426c58:	mov	w28, w21
  426c5c:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c60:	add	w21, w21, #0x1
  426c64:	mov	w27, w21
  426c68:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c6c:	add	w21, w21, #0x1
  426c70:	mov	w26, w21
  426c74:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c78:	add	w21, w21, #0x1
  426c7c:	str	w21, [sp, #108]
  426c80:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c84:	add	w21, w21, #0x1
  426c88:	str	w21, [sp, #104]
  426c8c:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c90:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426c94:	str	x0, [sp, #128]
  426c98:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426c9c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426ca0:	add	x2, sp, #0xc0
  426ca4:	mov	x1, #0x2                   	// #2
  426ca8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  426cac:	cbnz	w0, 426b08 <ASN1_generate_nconf@plt+0x8198>
  426cb0:	b	426b40 <ASN1_generate_nconf@plt+0x81d0>
  426cb4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426cb8:	str	x0, [sp, #136]
  426cbc:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426cc0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426cc4:	add	x2, sp, #0xbc
  426cc8:	mov	x1, #0x2                   	// #2
  426ccc:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  426cd0:	cbnz	w0, 426b08 <ASN1_generate_nconf@plt+0x8198>
  426cd4:	b	426b40 <ASN1_generate_nconf@plt+0x81d0>
  426cd8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426cdc:	str	x0, [sp, #112]
  426ce0:	b	426b08 <ASN1_generate_nconf@plt+0x8198>
  426ce4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  426ce8:	add	x2, sp, #0xb8
  426cec:	mov	x1, #0x2                   	// #2
  426cf0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  426cf4:	cbnz	w0, 426b08 <ASN1_generate_nconf@plt+0x8198>
  426cf8:	b	426b40 <ASN1_generate_nconf@plt+0x81d0>
  426cfc:	mov	x0, x22
  426d00:	mov	w24, #0x0                   	// #0
  426d04:	mov	x23, #0x0                   	// #0
  426d08:	mov	x22, #0x0                   	// #0
  426d0c:	mov	x20, #0x0                   	// #0
  426d10:	mov	x19, #0x0                   	// #0
  426d14:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  426d18:	b	426b74 <ASN1_generate_nconf@plt+0x8204>
  426d1c:	ldr	w1, [sp, #184]
  426d20:	mov	x23, #0x0                   	// #0
  426d24:	ldr	x0, [sp, #112]
  426d28:	mov	x22, #0x0                   	// #0
  426d2c:	bl	45a7d8 <ASN1_generate_nconf@plt+0x3be68>
  426d30:	mov	x19, x0
  426d34:	cbz	x0, 426fdc <ASN1_generate_nconf@plt+0x866c>
  426d38:	cbnz	w25, 427058 <ASN1_generate_nconf@plt+0x86e8>
  426d3c:	ldr	x0, [sp, #120]
  426d40:	cbz	x0, 426dcc <ASN1_generate_nconf@plt+0x845c>
  426d44:	ldr	x0, [sp, #128]
  426d48:	cbz	x0, 427238 <ASN1_generate_nconf@plt+0x88c8>
  426d4c:	ldr	w1, [sp, #184]
  426d50:	ldr	x0, [sp, #120]
  426d54:	bl	45a7d8 <ASN1_generate_nconf@plt+0x3be68>
  426d58:	mov	x20, x0
  426d5c:	cbz	x0, 426fe0 <ASN1_generate_nconf@plt+0x8670>
  426d60:	ldr	w1, [sp, #192]
  426d64:	adrp	x5, 465000 <ASN1_generate_nconf@plt+0x46690>
  426d68:	ldr	x0, [sp, #128]
  426d6c:	add	x5, x5, #0xf30
  426d70:	mov	x4, #0x0                   	// #0
  426d74:	mov	x3, #0x0                   	// #0
  426d78:	mov	w2, #0x0                   	// #0
  426d7c:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  426d80:	mov	x25, x0
  426d84:	cbz	x0, 427268 <ASN1_generate_nconf@plt+0x88f8>
  426d88:	ldr	x3, [sp, #200]
  426d8c:	mov	x1, x20
  426d90:	mov	x2, x0
  426d94:	mov	w4, #0x0                   	// #0
  426d98:	mov	x0, x19
  426d9c:	bl	419c90 <X509_CRL_diff@plt>
  426da0:	mov	x1, x0
  426da4:	mov	x0, x20
  426da8:	str	x1, [sp, #112]
  426dac:	bl	41d010 <X509_CRL_free@plt>
  426db0:	mov	x0, x25
  426db4:	bl	41d9c0 <EVP_PKEY_free@plt>
  426db8:	ldr	x1, [sp, #112]
  426dbc:	cbz	x1, 42727c <ASN1_generate_nconf@plt+0x890c>
  426dc0:	mov	x0, x19
  426dc4:	mov	x19, x1
  426dc8:	bl	41d010 <X509_CRL_free@plt>
  426dcc:	ldr	w0, [sp, #144]
  426dd0:	cbnz	w0, 4271e8 <ASN1_generate_nconf@plt+0x8878>
  426dd4:	mov	w20, #0x1                   	// #1
  426dd8:	cbz	w21, 426fe8 <ASN1_generate_nconf@plt+0x8678>
  426ddc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426de0:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  426de4:	add	x1, x1, #0xf60
  426de8:	add	x0, x0, #0xf68
  426dec:	str	x1, [sp, #128]
  426df0:	str	x0, [sp, #144]
  426df4:	b	426e40 <ASN1_generate_nconf@plt+0x84d0>
  426df8:	cmp	w28, w20
  426dfc:	b.eq	426f48 <ASN1_generate_nconf@plt+0x85d8>  // b.none
  426e00:	ldr	w0, [sp, #100]
  426e04:	cmp	w0, w20
  426e08:	b.eq	426f1c <ASN1_generate_nconf@plt+0x85ac>  // b.none
  426e0c:	ldr	w0, [sp, #96]
  426e10:	cmp	w0, w20
  426e14:	b.eq	426fb0 <ASN1_generate_nconf@plt+0x8640>  // b.none
  426e18:	ldr	w0, [sp, #108]
  426e1c:	cmp	w0, w20
  426e20:	b.eq	426ed4 <ASN1_generate_nconf@plt+0x8564>  // b.none
  426e24:	cmp	w26, w20
  426e28:	b.eq	426e7c <ASN1_generate_nconf@plt+0x850c>  // b.none
  426e2c:	cmp	w27, w20
  426e30:	b.eq	42711c <ASN1_generate_nconf@plt+0x87ac>  // b.none
  426e34:	add	w20, w20, #0x1
  426e38:	cmp	w21, w20
  426e3c:	b.lt	426fe8 <ASN1_generate_nconf@plt+0x8678>  // b.tstop
  426e40:	ldr	w0, [sp, #104]
  426e44:	cmp	w0, w20
  426e48:	b.ne	426df8 <ASN1_generate_nconf@plt+0x8488>  // b.any
  426e4c:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426e50:	mov	x0, x19
  426e54:	ldr	x25, [x1, #48]
  426e58:	bl	41c460 <X509_CRL_get_issuer@plt>
  426e5c:	str	x0, [sp, #112]
  426e60:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  426e64:	ldr	x2, [sp, #112]
  426e68:	mov	x3, x0
  426e6c:	ldr	x1, [sp, #128]
  426e70:	mov	x0, x25
  426e74:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  426e78:	b	426df8 <ASN1_generate_nconf@plt+0x8488>
  426e7c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426e80:	add	x0, x25, #0x30
  426e84:	str	x0, [sp, #112]
  426e88:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426e8c:	ldr	x0, [x25, #48]
  426e90:	add	x1, x1, #0xf98
  426e94:	bl	419740 <BIO_printf@plt>
  426e98:	mov	x0, x19
  426e9c:	bl	41daa0 <X509_CRL_get0_nextUpdate@plt>
  426ea0:	cbz	x0, 4271c4 <ASN1_generate_nconf@plt+0x8854>
  426ea4:	ldr	x25, [x25, #48]
  426ea8:	mov	x0, x19
  426eac:	bl	41daa0 <X509_CRL_get0_nextUpdate@plt>
  426eb0:	mov	x1, x0
  426eb4:	mov	x0, x25
  426eb8:	bl	41a0b0 <ASN1_TIME_print@plt>
  426ebc:	ldr	x0, [sp, #112]
  426ec0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  426ec4:	add	x1, x1, #0xa60
  426ec8:	ldr	x0, [x0]
  426ecc:	bl	419740 <BIO_printf@plt>
  426ed0:	b	426e2c <ASN1_generate_nconf@plt+0x84bc>
  426ed4:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426ed8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426edc:	add	x1, x1, #0xf88
  426ee0:	ldr	x0, [x25, #48]
  426ee4:	bl	419740 <BIO_printf@plt>
  426ee8:	ldr	x2, [x25, #48]
  426eec:	mov	x0, x19
  426ef0:	str	x2, [sp, #112]
  426ef4:	bl	41e3a0 <X509_CRL_get0_lastUpdate@plt>
  426ef8:	mov	x1, x0
  426efc:	ldr	x2, [sp, #112]
  426f00:	mov	x0, x2
  426f04:	bl	41a0b0 <ASN1_TIME_print@plt>
  426f08:	ldr	x0, [x25, #48]
  426f0c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  426f10:	add	x1, x1, #0xa60
  426f14:	bl	419740 <BIO_printf@plt>
  426f18:	b	426e24 <ASN1_generate_nconf@plt+0x84b4>
  426f1c:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426f20:	mov	x0, x19
  426f24:	ldr	x25, [x1, #48]
  426f28:	bl	41c460 <X509_CRL_get_issuer@plt>
  426f2c:	bl	41bd90 <X509_NAME_hash@plt>
  426f30:	mov	x2, x0
  426f34:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426f38:	mov	x0, x25
  426f3c:	add	x1, x1, #0xf80
  426f40:	bl	419740 <BIO_printf@plt>
  426f44:	b	426e0c <ASN1_generate_nconf@plt+0x849c>
  426f48:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426f4c:	mov	x3, #0x0                   	// #0
  426f50:	mov	x2, #0x0                   	// #0
  426f54:	mov	w1, #0x58                  	// #88
  426f58:	mov	x0, x19
  426f5c:	bl	419fc0 <X509_CRL_get_ext_d2i@plt>
  426f60:	mov	x2, x0
  426f64:	add	x0, x25, #0x30
  426f68:	stp	x0, x2, [sp, #112]
  426f6c:	ldr	x0, [x25, #48]
  426f70:	ldr	x1, [sp, #144]
  426f74:	bl	419740 <BIO_printf@plt>
  426f78:	ldr	x2, [sp, #120]
  426f7c:	ldr	x0, [x25, #48]
  426f80:	cbz	x2, 4271d8 <ASN1_generate_nconf@plt+0x8868>
  426f84:	mov	x1, x2
  426f88:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  426f8c:	ldr	x2, [sp, #120]
  426f90:	mov	x0, x2
  426f94:	bl	41b800 <ASN1_INTEGER_free@plt>
  426f98:	ldr	x0, [sp, #112]
  426f9c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  426fa0:	add	x1, x1, #0xa60
  426fa4:	ldr	x0, [x0]
  426fa8:	bl	419740 <BIO_printf@plt>
  426fac:	b	426e00 <ASN1_generate_nconf@plt+0x8490>
  426fb0:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426fb4:	mov	x0, x19
  426fb8:	ldr	x25, [x1, #48]
  426fbc:	bl	41c460 <X509_CRL_get_issuer@plt>
  426fc0:	bl	41a7c0 <X509_NAME_hash_old@plt>
  426fc4:	mov	x2, x0
  426fc8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  426fcc:	mov	x0, x25
  426fd0:	add	x1, x1, #0xf80
  426fd4:	bl	419740 <BIO_printf@plt>
  426fd8:	b	426e18 <ASN1_generate_nconf@plt+0x84a8>
  426fdc:	mov	x20, #0x0                   	// #0
  426fe0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  426fe4:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  426fe8:	ldr	w2, [sp, #188]
  426fec:	mov	w1, #0x77                  	// #119
  426ff0:	ldr	x0, [sp, #136]
  426ff4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  426ff8:	mov	x20, x0
  426ffc:	cbz	x0, 426fe0 <ASN1_generate_nconf@plt+0x8670>
  427000:	ldr	w0, [sp, #168]
  427004:	cbnz	w0, 427040 <ASN1_generate_nconf@plt+0x86d0>
  427008:	cbnz	w24, 427204 <ASN1_generate_nconf@plt+0x8894>
  42700c:	ldr	w0, [sp, #188]
  427010:	mov	x1, x19
  427014:	cmp	w0, #0x4
  427018:	mov	x0, x20
  42701c:	b.eq	427260 <ASN1_generate_nconf@plt+0x88f0>  // b.none
  427020:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  427024:	cbnz	w0, 426b74 <ASN1_generate_nconf@plt+0x8204>
  427028:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42702c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427030:	add	x1, x1, #0xfd8
  427034:	ldr	x0, [x25, #56]
  427038:	bl	419740 <BIO_printf@plt>
  42703c:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427040:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  427044:	mov	x2, x0
  427048:	mov	x1, x19
  42704c:	mov	x0, x20
  427050:	bl	41d530 <X509_CRL_print_ex@plt>
  427054:	b	427008 <ASN1_generate_nconf@plt+0x8698>
  427058:	ldp	x0, x1, [sp, #152]
  42705c:	mov	w3, w20
  427060:	ldr	w2, [sp, #172]
  427064:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  427068:	mov	x22, x0
  42706c:	cbz	x0, 427228 <ASN1_generate_nconf@plt+0x88b8>
  427070:	bl	41b1a0 <X509_LOOKUP_file@plt>
  427074:	mov	x1, x0
  427078:	mov	x0, x22
  42707c:	bl	41c740 <X509_STORE_add_lookup@plt>
  427080:	mov	x20, x0
  427084:	cbz	x0, 427254 <ASN1_generate_nconf@plt+0x88e4>
  427088:	bl	41d400 <X509_STORE_CTX_new@plt>
  42708c:	mov	x23, x0
  427090:	cbz	x0, 42720c <ASN1_generate_nconf@plt+0x889c>
  427094:	mov	x1, x22
  427098:	mov	x3, #0x0                   	// #0
  42709c:	mov	x2, #0x0                   	// #0
  4270a0:	bl	41d490 <X509_STORE_CTX_init@plt>
  4270a4:	cbz	w0, 42720c <ASN1_generate_nconf@plt+0x889c>
  4270a8:	mov	x0, x19
  4270ac:	bl	41c460 <X509_CRL_get_issuer@plt>
  4270b0:	mov	w1, #0x1                   	// #1
  4270b4:	mov	x2, x0
  4270b8:	mov	x0, x23
  4270bc:	bl	41e860 <X509_STORE_CTX_get_obj_by_subject@plt>
  4270c0:	mov	x25, x0
  4270c4:	cbz	x0, 4272b4 <ASN1_generate_nconf@plt+0x8944>
  4270c8:	bl	41a6c0 <X509_OBJECT_get0_X509@plt>
  4270cc:	bl	41a4c0 <X509_get_pubkey@plt>
  4270d0:	mov	x20, x0
  4270d4:	mov	x0, x25
  4270d8:	bl	41ccf0 <X509_OBJECT_free@plt>
  4270dc:	cbz	x20, 4272e0 <ASN1_generate_nconf@plt+0x8970>
  4270e0:	mov	x1, x20
  4270e4:	mov	x0, x19
  4270e8:	bl	4199f0 <X509_CRL_verify@plt>
  4270ec:	mov	w25, w0
  4270f0:	mov	x0, x20
  4270f4:	bl	41d9c0 <EVP_PKEY_free@plt>
  4270f8:	cmp	w25, #0x0
  4270fc:	b.lt	426fdc <ASN1_generate_nconf@plt+0x866c>  // b.tstop
  427100:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427104:	ldr	x0, [x25, #56]
  427108:	b.ne	4272d0 <ASN1_generate_nconf@plt+0x8960>  // b.any
  42710c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427110:	add	x1, x1, #0xef0
  427114:	bl	419740 <BIO_printf@plt>
  427118:	b	426d3c <ASN1_generate_nconf@plt+0x83cc>
  42711c:	ldr	x1, [sp, #200]
  427120:	add	x2, sp, #0xd0
  427124:	add	x3, sp, #0xc4
  427128:	mov	x0, x19
  42712c:	bl	41e220 <X509_CRL_digest@plt>
  427130:	cbz	w0, 427298 <ASN1_generate_nconf@plt+0x8928>
  427134:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427138:	add	x0, x25, #0x30
  42713c:	str	x0, [sp, #112]
  427140:	ldr	x0, [sp, #200]
  427144:	ldr	x25, [x25, #48]
  427148:	bl	419660 <EVP_MD_type@plt>
  42714c:	bl	41de40 <OBJ_nid2sn@plt>
  427150:	mov	x2, x0
  427154:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427158:	mov	x0, x25
  42715c:	add	x1, x1, #0xfc0
  427160:	bl	419740 <BIO_printf@plt>
  427164:	ldr	w3, [sp, #196]
  427168:	cmp	w3, #0x0
  42716c:	b.le	426e34 <ASN1_generate_nconf@plt+0x84c4>
  427170:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427174:	add	x6, sp, #0xd0
  427178:	add	x1, x1, #0xfd0
  42717c:	mov	w25, #0x0                   	// #0
  427180:	ldr	x0, [sp, #112]
  427184:	add	w25, w25, #0x1
  427188:	ldrb	w2, [x6], #1
  42718c:	cmp	w25, w3
  427190:	mov	w4, #0x3a                  	// #58
  427194:	mov	w3, #0xa                   	// #10
  427198:	ldr	x0, [x0]
  42719c:	csel	w3, w3, w4, eq  // eq = none
  4271a0:	str	x6, [sp, #120]
  4271a4:	bl	419740 <BIO_printf@plt>
  4271a8:	ldr	w3, [sp, #196]
  4271ac:	adrp	x0, 465000 <ASN1_generate_nconf@plt+0x46690>
  4271b0:	add	x1, x0, #0xfd0
  4271b4:	cmp	w25, w3
  4271b8:	ldr	x6, [sp, #120]
  4271bc:	b.lt	427180 <ASN1_generate_nconf@plt+0x8810>  // b.tstop
  4271c0:	b	426e34 <ASN1_generate_nconf@plt+0x84c4>
  4271c4:	ldr	x0, [x25, #48]
  4271c8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4271cc:	add	x1, x1, #0xfa8
  4271d0:	bl	419740 <BIO_printf@plt>
  4271d4:	b	426ebc <ASN1_generate_nconf@plt+0x854c>
  4271d8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4271dc:	add	x1, x1, #0xf78
  4271e0:	bl	41a980 <BIO_puts@plt>
  4271e4:	b	426f98 <ASN1_generate_nconf@plt+0x8628>
  4271e8:	mov	x0, x19
  4271ec:	add	x1, sp, #0xd0
  4271f0:	mov	x2, #0x0                   	// #0
  4271f4:	bl	41c340 <X509_CRL_get0_signature@plt>
  4271f8:	ldr	x0, [sp, #208]
  4271fc:	bl	45b910 <ASN1_generate_nconf@plt+0x3cfa0>
  427200:	b	426dd4 <ASN1_generate_nconf@plt+0x8464>
  427204:	mov	w24, #0x0                   	// #0
  427208:	b	426b74 <ASN1_generate_nconf@plt+0x8204>
  42720c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427210:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427214:	mov	x20, #0x0                   	// #0
  427218:	add	x1, x1, #0xe80
  42721c:	ldr	x0, [x25, #56]
  427220:	bl	419740 <BIO_printf@plt>
  427224:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427228:	mov	x23, x0
  42722c:	mov	x20, #0x0                   	// #0
  427230:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427234:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427238:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42723c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427240:	mov	x20, #0x0                   	// #0
  427244:	add	x1, x1, #0xf10
  427248:	ldr	x0, [x25, #56]
  42724c:	bl	41a980 <BIO_puts@plt>
  427250:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427254:	mov	x23, x0
  427258:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42725c:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427260:	bl	41cc50 <i2d_X509_CRL_bio@plt>
  427264:	b	427024 <ASN1_generate_nconf@plt+0x86b4>
  427268:	mov	x0, x20
  42726c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427270:	mov	x20, #0x0                   	// #0
  427274:	bl	41d010 <X509_CRL_free@plt>
  427278:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  42727c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427280:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  427284:	mov	x20, #0x0                   	// #0
  427288:	add	x1, x1, #0xf40
  42728c:	ldr	x0, [x25, #56]
  427290:	bl	41a980 <BIO_puts@plt>
  427294:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  427298:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42729c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4272a0:	mov	x20, #0x0                   	// #0
  4272a4:	add	x1, x1, #0xfb0
  4272a8:	ldr	x0, [x25, #56]
  4272ac:	bl	419740 <BIO_printf@plt>
  4272b0:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  4272b4:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4272b8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4272bc:	mov	x20, #0x0                   	// #0
  4272c0:	add	x1, x1, #0xea0
  4272c4:	ldr	x0, [x25, #56]
  4272c8:	bl	419740 <BIO_printf@plt>
  4272cc:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  4272d0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4272d4:	add	x1, x1, #0xf00
  4272d8:	bl	419740 <BIO_printf@plt>
  4272dc:	b	426d3c <ASN1_generate_nconf@plt+0x83cc>
  4272e0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4272e4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4272e8:	add	x1, x1, #0xec8
  4272ec:	ldr	x0, [x25, #56]
  4272f0:	bl	419740 <BIO_printf@plt>
  4272f4:	b	426b68 <ASN1_generate_nconf@plt+0x81f8>
  4272f8:	stp	x29, x30, [sp, #-128]!
  4272fc:	mov	w3, #0x8005                	// #32773
  427300:	mov	x29, sp
  427304:	stp	x19, x20, [sp, #16]
  427308:	adrp	x20, 466000 <ASN1_generate_nconf@plt+0x47690>
  42730c:	add	x20, x20, #0x6c0
  427310:	mov	x2, x20
  427314:	stp	x21, x22, [sp, #32]
  427318:	mov	x19, #0x0                   	// #0
  42731c:	stp	x23, x24, [sp, #48]
  427320:	mov	x21, #0x0                   	// #0
  427324:	mov	w24, #0x0                   	// #0
  427328:	stp	x25, x26, [sp, #64]
  42732c:	mov	x23, #0x0                   	// #0
  427330:	stp	w3, w3, [sp, #120]
  427334:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  427338:	mov	x25, x0
  42733c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  427340:	cbz	w0, 4274bc <ASN1_generate_nconf@plt+0x8b4c>
  427344:	cmp	w0, #0x4
  427348:	b.eq	42748c <ASN1_generate_nconf@plt+0x8b1c>  // b.none
  42734c:	b.gt	4273e8 <ASN1_generate_nconf@plt+0x8a78>
  427350:	cmp	w0, #0x2
  427354:	b.eq	427474 <ASN1_generate_nconf@plt+0x8b04>  // b.none
  427358:	cmp	w0, #0x3
  42735c:	b.ne	427428 <ASN1_generate_nconf@plt+0x8ab8>  // b.any
  427360:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  427364:	add	x2, sp, #0x7c
  427368:	mov	x1, #0x2                   	// #2
  42736c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  427370:	cbnz	w0, 42733c <ASN1_generate_nconf@plt+0x89cc>
  427374:	nop
  427378:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42737c:	mov	x2, x25
  427380:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  427384:	mov	w22, #0x1                   	// #1
  427388:	ldr	x0, [x0, #56]
  42738c:	add	x1, x1, #0xd68
  427390:	mov	x20, #0x0                   	// #0
  427394:	mov	x23, #0x0                   	// #0
  427398:	mov	x25, #0x0                   	// #0
  42739c:	mov	x24, #0x0                   	// #0
  4273a0:	bl	419740 <BIO_printf@plt>
  4273a4:	mov	x0, x19
  4273a8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4273ac:	mov	x0, x24
  4273b0:	bl	41df00 <BIO_free@plt>
  4273b4:	mov	x0, x25
  4273b8:	bl	41ce30 <BIO_free_all@plt>
  4273bc:	mov	x0, x23
  4273c0:	bl	41dd20 <PKCS7_free@plt>
  4273c4:	mov	x0, x20
  4273c8:	bl	41d010 <X509_CRL_free@plt>
  4273cc:	mov	w0, w22
  4273d0:	ldp	x19, x20, [sp, #16]
  4273d4:	ldp	x21, x22, [sp, #32]
  4273d8:	ldp	x23, x24, [sp, #48]
  4273dc:	ldp	x25, x26, [sp, #64]
  4273e0:	ldp	x29, x30, [sp], #128
  4273e4:	ret
  4273e8:	cmp	w0, #0x6
  4273ec:	b.eq	42746c <ASN1_generate_nconf@plt+0x8afc>  // b.none
  4273f0:	cmp	w0, #0x7
  4273f4:	b.ne	427458 <ASN1_generate_nconf@plt+0x8ae8>  // b.any
  4273f8:	cbz	x19, 427498 <ASN1_generate_nconf@plt+0x8b28>
  4273fc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  427400:	mov	x1, x0
  427404:	mov	x0, x19
  427408:	bl	41cf70 <OPENSSL_sk_push@plt>
  42740c:	cbnz	w0, 42733c <ASN1_generate_nconf@plt+0x89cc>
  427410:	mov	w22, #0x1                   	// #1
  427414:	mov	x20, #0x0                   	// #0
  427418:	mov	x23, #0x0                   	// #0
  42741c:	mov	x25, #0x0                   	// #0
  427420:	mov	x24, #0x0                   	// #0
  427424:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427428:	cmn	w0, #0x1
  42742c:	b.eq	427378 <ASN1_generate_nconf@plt+0x8a08>  // b.none
  427430:	cmp	w0, #0x1
  427434:	b.ne	42733c <ASN1_generate_nconf@plt+0x89cc>  // b.any
  427438:	mov	x0, x20
  42743c:	mov	w22, #0x0                   	// #0
  427440:	mov	x20, #0x0                   	// #0
  427444:	mov	x23, #0x0                   	// #0
  427448:	mov	x25, #0x0                   	// #0
  42744c:	mov	x24, #0x0                   	// #0
  427450:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  427454:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427458:	cmp	w0, #0x5
  42745c:	b.ne	42733c <ASN1_generate_nconf@plt+0x89cc>  // b.any
  427460:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  427464:	mov	x21, x0
  427468:	b	42733c <ASN1_generate_nconf@plt+0x89cc>
  42746c:	mov	w24, #0x1                   	// #1
  427470:	b	42733c <ASN1_generate_nconf@plt+0x89cc>
  427474:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  427478:	add	x2, sp, #0x78
  42747c:	mov	x1, #0x2                   	// #2
  427480:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  427484:	cbnz	w0, 42733c <ASN1_generate_nconf@plt+0x89cc>
  427488:	b	427378 <ASN1_generate_nconf@plt+0x8a08>
  42748c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  427490:	mov	x23, x0
  427494:	b	42733c <ASN1_generate_nconf@plt+0x89cc>
  427498:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42749c:	mov	x19, x0
  4274a0:	cbnz	x0, 4273fc <ASN1_generate_nconf@plt+0x8a8c>
  4274a4:	mov	x20, #0x0                   	// #0
  4274a8:	mov	x23, #0x0                   	// #0
  4274ac:	mov	x25, #0x0                   	// #0
  4274b0:	mov	x24, #0x0                   	// #0
  4274b4:	mov	w22, #0x1                   	// #1
  4274b8:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  4274bc:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4274c0:	mov	w22, w0
  4274c4:	cbnz	w0, 427378 <ASN1_generate_nconf@plt+0x8a08>
  4274c8:	cbz	w24, 4275fc <ASN1_generate_nconf@plt+0x8c8c>
  4274cc:	mov	x20, #0x0                   	// #0
  4274d0:	mov	x24, #0x0                   	// #0
  4274d4:	bl	41dd70 <PKCS7_new@plt>
  4274d8:	mov	x23, x0
  4274dc:	cbz	x0, 42765c <ASN1_generate_nconf@plt+0x8cec>
  4274e0:	bl	41c5d0 <PKCS7_SIGNED_new@plt>
  4274e4:	mov	x25, x0
  4274e8:	cbz	x0, 427660 <ASN1_generate_nconf@plt+0x8cf0>
  4274ec:	mov	w0, #0x16                  	// #22
  4274f0:	bl	41dd60 <OBJ_nid2obj@plt>
  4274f4:	ldr	x26, [x25, #40]
  4274f8:	stp	x0, x25, [x23, #24]
  4274fc:	mov	w0, #0x15                  	// #21
  427500:	bl	41dd60 <OBJ_nid2obj@plt>
  427504:	mov	x2, x0
  427508:	ldr	x0, [x25]
  42750c:	str	x2, [x26, #24]
  427510:	mov	x1, #0x1                   	// #1
  427514:	bl	41ddb0 <ASN1_INTEGER_set@plt>
  427518:	cbz	w0, 427668 <ASN1_generate_nconf@plt+0x8cf8>
  42751c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  427520:	cbz	x0, 42765c <ASN1_generate_nconf@plt+0x8cec>
  427524:	str	x0, [x25, #24]
  427528:	cbz	x20, 427534 <ASN1_generate_nconf@plt+0x8bc4>
  42752c:	mov	x1, x20
  427530:	bl	41cf70 <OPENSSL_sk_push@plt>
  427534:	bl	41b100 <OPENSSL_sk_new_null@plt>
  427538:	mov	x20, x0
  42753c:	cbz	x0, 42765c <ASN1_generate_nconf@plt+0x8cec>
  427540:	stp	x27, x28, [sp, #80]
  427544:	adrp	x28, 463000 <ASN1_generate_nconf@plt+0x44690>
  427548:	add	x0, x28, #0x170
  42754c:	str	x20, [x25, #16]
  427550:	mov	w27, #0x0                   	// #0
  427554:	str	x0, [sp, #104]
  427558:	cbz	x19, 4276b8 <ASN1_generate_nconf@plt+0x8d48>
  42755c:	nop
  427560:	mov	x0, x19
  427564:	bl	41dfd0 <OPENSSL_sk_num@plt>
  427568:	cmp	w27, w0
  42756c:	b.ge	4276b8 <ASN1_generate_nconf@plt+0x8d48>  // b.tcont
  427570:	mov	w1, w27
  427574:	mov	x0, x19
  427578:	bl	419630 <OPENSSL_sk_value@plt>
  42757c:	mov	x28, x0
  427580:	ldr	x1, [sp, #104]
  427584:	bl	41b1c0 <BIO_new_file@plt>
  427588:	mov	x26, x0
  42758c:	cbz	x0, 4277a4 <ASN1_generate_nconf@plt+0x8e34>
  427590:	mov	x3, #0x0                   	// #0
  427594:	mov	x2, #0x0                   	// #0
  427598:	mov	x1, #0x0                   	// #0
  42759c:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  4275a0:	mov	x25, x0
  4275a4:	cbnz	x0, 4275d0 <ASN1_generate_nconf@plt+0x8c60>
  4275a8:	b	427750 <ASN1_generate_nconf@plt+0x8de0>
  4275ac:	bl	41b3a0 <OPENSSL_sk_shift@plt>
  4275b0:	mov	x28, x0
  4275b4:	mov	x0, x20
  4275b8:	ldr	x1, [x28]
  4275bc:	cbz	x1, 4275c8 <ASN1_generate_nconf@plt+0x8c58>
  4275c0:	bl	41cf70 <OPENSSL_sk_push@plt>
  4275c4:	str	xzr, [x28]
  4275c8:	mov	x0, x28
  4275cc:	bl	41a670 <X509_INFO_free@plt>
  4275d0:	mov	x0, x25
  4275d4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4275d8:	mov	w1, w0
  4275dc:	mov	x0, x25
  4275e0:	cbnz	w1, 4275ac <ASN1_generate_nconf@plt+0x8c3c>
  4275e4:	mov	x0, x26
  4275e8:	bl	41df00 <BIO_free@plt>
  4275ec:	add	w27, w27, #0x1
  4275f0:	mov	x0, x25
  4275f4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4275f8:	b	427560 <ASN1_generate_nconf@plt+0x8bf0>
  4275fc:	ldr	w2, [sp, #120]
  427600:	mov	x0, x23
  427604:	mov	w1, #0x72                  	// #114
  427608:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42760c:	mov	x24, x0
  427610:	cbz	x0, 427690 <ASN1_generate_nconf@plt+0x8d20>
  427614:	ldr	w1, [sp, #120]
  427618:	cmp	w1, #0x4
  42761c:	b.eq	4276a4 <ASN1_generate_nconf@plt+0x8d34>  // b.none
  427620:	mov	w2, #0x8005                	// #32773
  427624:	cmp	w1, w2
  427628:	b.eq	427674 <ASN1_generate_nconf@plt+0x8d04>  // b.none
  42762c:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427630:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427634:	add	x1, x1, #0x578
  427638:	mov	w22, #0x1                   	// #1
  42763c:	ldr	x0, [x21, #56]
  427640:	mov	x20, #0x0                   	// #0
  427644:	mov	x23, #0x0                   	// #0
  427648:	mov	x25, #0x0                   	// #0
  42764c:	bl	419740 <BIO_printf@plt>
  427650:	ldr	x0, [x21, #56]
  427654:	bl	41e7f0 <ERR_print_errors@plt>
  427658:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  42765c:	mov	x25, #0x0                   	// #0
  427660:	mov	w22, #0x1                   	// #1
  427664:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427668:	mov	w22, #0x1                   	// #1
  42766c:	mov	x25, #0x0                   	// #0
  427670:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427674:	mov	x3, #0x0                   	// #0
  427678:	mov	x2, #0x0                   	// #0
  42767c:	mov	x1, #0x0                   	// #0
  427680:	bl	41aa70 <PEM_read_bio_X509_CRL@plt>
  427684:	mov	x20, x0
  427688:	cbnz	x20, 4274d4 <ASN1_generate_nconf@plt+0x8b64>
  42768c:	b	42762c <ASN1_generate_nconf@plt+0x8cbc>
  427690:	mov	x20, #0x0                   	// #0
  427694:	mov	x23, #0x0                   	// #0
  427698:	mov	x25, #0x0                   	// #0
  42769c:	mov	w22, #0x1                   	// #1
  4276a0:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  4276a4:	mov	x1, #0x0                   	// #0
  4276a8:	bl	41e130 <d2i_X509_CRL_bio@plt>
  4276ac:	mov	x20, x0
  4276b0:	cbnz	x20, 4274d4 <ASN1_generate_nconf@plt+0x8b64>
  4276b4:	b	42762c <ASN1_generate_nconf@plt+0x8cbc>
  4276b8:	ldr	w2, [sp, #124]
  4276bc:	mov	x0, x21
  4276c0:	mov	w1, #0x77                  	// #119
  4276c4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4276c8:	mov	x25, x0
  4276cc:	cbz	x0, 4276f8 <ASN1_generate_nconf@plt+0x8d88>
  4276d0:	ldr	w1, [sp, #124]
  4276d4:	cmp	w1, #0x4
  4276d8:	b.eq	427740 <ASN1_generate_nconf@plt+0x8dd0>  // b.none
  4276dc:	mov	w2, #0x8005                	// #32773
  4276e0:	cmp	w1, w2
  4276e4:	b.eq	427730 <ASN1_generate_nconf@plt+0x8dc0>  // b.none
  4276e8:	mov	x20, #0x0                   	// #0
  4276ec:	cbz	w27, 427708 <ASN1_generate_nconf@plt+0x8d98>
  4276f0:	ldp	x27, x28, [sp, #80]
  4276f4:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  4276f8:	mov	x20, #0x0                   	// #0
  4276fc:	mov	w22, #0x1                   	// #1
  427700:	ldp	x27, x28, [sp, #80]
  427704:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427708:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42770c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427710:	add	x1, x1, #0x5f0
  427714:	mov	w22, #0x1                   	// #1
  427718:	ldr	x0, [x21, #56]
  42771c:	bl	419740 <BIO_printf@plt>
  427720:	ldr	x0, [x21, #56]
  427724:	bl	41e7f0 <ERR_print_errors@plt>
  427728:	ldp	x27, x28, [sp, #80]
  42772c:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  427730:	mov	x1, x23
  427734:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  427738:	mov	w27, w0
  42773c:	b	4276e8 <ASN1_generate_nconf@plt+0x8d78>
  427740:	mov	x1, x23
  427744:	bl	41dca0 <i2d_PKCS7_bio@plt>
  427748:	mov	w27, w0
  42774c:	b	4276e8 <ASN1_generate_nconf@plt+0x8d78>
  427750:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427754:	mov	x2, x28
  427758:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42775c:	add	x1, x1, #0x5b0
  427760:	ldr	x0, [x21, #56]
  427764:	bl	419740 <BIO_printf@plt>
  427768:	mov	x0, x26
  42776c:	bl	41df00 <BIO_free@plt>
  427770:	mov	x0, #0x0                   	// #0
  427774:	bl	41ddd0 <OPENSSL_sk_free@plt>
  427778:	ldr	x0, [x21, #56]
  42777c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427780:	add	x1, x1, #0x5d0
  427784:	mov	w22, #0x1                   	// #1
  427788:	mov	x20, #0x0                   	// #0
  42778c:	mov	x25, #0x0                   	// #0
  427790:	bl	419740 <BIO_printf@plt>
  427794:	ldr	x0, [x21, #56]
  427798:	bl	41e7f0 <ERR_print_errors@plt>
  42779c:	ldp	x27, x28, [sp, #80]
  4277a0:	b	4273a4 <ASN1_generate_nconf@plt+0x8a34>
  4277a4:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4277a8:	mov	x2, x28
  4277ac:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4277b0:	add	x1, x1, #0x590
  4277b4:	ldr	x0, [x21, #56]
  4277b8:	bl	419740 <BIO_printf@plt>
  4277bc:	mov	x0, #0x0                   	// #0
  4277c0:	bl	41df00 <BIO_free@plt>
  4277c4:	mov	x0, #0x0                   	// #0
  4277c8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4277cc:	b	427778 <ASN1_generate_nconf@plt+0x8e08>
  4277d0:	stp	x29, x30, [sp, #-96]!
  4277d4:	mov	x29, sp
  4277d8:	stp	x19, x20, [sp, #16]
  4277dc:	mov	x20, x1
  4277e0:	mov	x19, x2
  4277e4:	stp	x21, x22, [sp, #32]
  4277e8:	mov	x21, x0
  4277ec:	mov	x22, x6
  4277f0:	stp	x23, x24, [sp, #48]
  4277f4:	mov	w23, w3
  4277f8:	mov	w24, w7
  4277fc:	stp	x25, x26, [sp, #64]
  427800:	mov	w26, w4
  427804:	mov	x25, x5
  427808:	b	427810 <ASN1_generate_nconf@plt+0x8ea0>
  42780c:	b.eq	427894 <ASN1_generate_nconf@plt+0x8f24>  // b.none
  427810:	mov	x0, x19
  427814:	mov	x3, #0x0                   	// #0
  427818:	mov	x2, #0x0                   	// #0
  42781c:	mov	w1, #0xa                   	// #10
  427820:	bl	41de90 <BIO_ctrl@plt>
  427824:	cbnz	w0, 427840 <ASN1_generate_nconf@plt+0x8ed0>
  427828:	mov	x0, x19
  42782c:	mov	x3, #0x0                   	// #0
  427830:	mov	x2, #0x0                   	// #0
  427834:	mov	w1, #0x2                   	// #2
  427838:	bl	41de90 <BIO_ctrl@plt>
  42783c:	cbnz	w0, 427894 <ASN1_generate_nconf@plt+0x8f24>
  427840:	mov	x1, x20
  427844:	mov	x0, x19
  427848:	mov	w2, #0x2000                	// #8192
  42784c:	bl	41cf00 <BIO_read@plt>
  427850:	cmp	w0, #0x0
  427854:	b.ge	42780c <ASN1_generate_nconf@plt+0x8e9c>  // b.tcont
  427858:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42785c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427860:	ldr	x2, [sp, #112]
  427864:	add	x1, x1, #0x780
  427868:	ldr	x0, [x19, #56]
  42786c:	bl	419740 <BIO_printf@plt>
  427870:	ldr	x0, [x19, #56]
  427874:	bl	41e7f0 <ERR_print_errors@plt>
  427878:	mov	w0, #0x1                   	// #1
  42787c:	ldp	x19, x20, [sp, #16]
  427880:	ldp	x21, x22, [sp, #32]
  427884:	ldp	x23, x24, [sp, #48]
  427888:	ldp	x25, x26, [sp, #64]
  42788c:	ldp	x29, x30, [sp], #96
  427890:	ret
  427894:	cbz	x22, 427900 <ASN1_generate_nconf@plt+0x8f90>
  427898:	add	x3, sp, #0x58
  42789c:	mov	x2, #0x0                   	// #0
  4278a0:	mov	w1, #0x78                  	// #120
  4278a4:	mov	x0, x19
  4278a8:	bl	41de90 <BIO_ctrl@plt>
  4278ac:	ldr	x0, [sp, #88]
  4278b0:	mov	w2, w24
  4278b4:	mov	x1, x22
  4278b8:	bl	41c730 <EVP_DigestVerifyFinal@plt>
  4278bc:	cmp	w0, #0x0
  4278c0:	b.gt	427a54 <ASN1_generate_nconf@plt+0x90e4>
  4278c4:	b.eq	4279d0 <ASN1_generate_nconf@plt+0x9060>  // b.none
  4278c8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4278cc:	add	x1, x1, #0x7c0
  4278d0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4278d4:	ldr	x0, [x19, #56]
  4278d8:	bl	419740 <BIO_printf@plt>
  4278dc:	ldr	x0, [x19, #56]
  4278e0:	bl	41e7f0 <ERR_print_errors@plt>
  4278e4:	mov	w0, #0x1                   	// #1
  4278e8:	ldp	x19, x20, [sp, #16]
  4278ec:	ldp	x21, x22, [sp, #32]
  4278f0:	ldp	x23, x24, [sp, #48]
  4278f4:	ldp	x25, x26, [sp, #64]
  4278f8:	ldp	x29, x30, [sp], #96
  4278fc:	ret
  427900:	mov	x0, x19
  427904:	cbz	x25, 4279fc <ASN1_generate_nconf@plt+0x908c>
  427908:	add	x3, sp, #0x58
  42790c:	mov	x2, #0x0                   	// #0
  427910:	mov	w1, #0x78                  	// #120
  427914:	bl	41de90 <BIO_ctrl@plt>
  427918:	ldr	x0, [sp, #88]
  42791c:	mov	x3, #0x2000                	// #8192
  427920:	add	x2, sp, #0x50
  427924:	mov	x1, x20
  427928:	str	x3, [sp, #80]
  42792c:	bl	41bb70 <EVP_DigestSignFinal@plt>
  427930:	cbz	w0, 427adc <ASN1_generate_nconf@plt+0x916c>
  427934:	cbnz	w26, 427a6c <ASN1_generate_nconf@plt+0x90fc>
  427938:	cmp	w23, #0x2
  42793c:	b.eq	427a84 <ASN1_generate_nconf@plt+0x9114>  // b.none
  427940:	ldr	x0, [sp, #96]
  427944:	cbz	x0, 427aec <ASN1_generate_nconf@plt+0x917c>
  427948:	mov	x1, x0
  42794c:	mov	x0, x21
  427950:	bl	41a980 <BIO_puts@plt>
  427954:	ldr	x0, [sp, #104]
  427958:	cbz	x0, 427970 <ASN1_generate_nconf@plt+0x9000>
  42795c:	mov	x2, x0
  427960:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427964:	mov	x0, x21
  427968:	add	x1, x1, #0x800
  42796c:	bl	419740 <BIO_printf@plt>
  427970:	ldr	x2, [sp, #112]
  427974:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427978:	mov	x0, x21
  42797c:	add	x1, x1, #0x808
  427980:	bl	419740 <BIO_printf@plt>
  427984:	ldr	x0, [sp, #80]
  427988:	cmp	w0, #0x0
  42798c:	b.le	427a3c <ASN1_generate_nconf@plt+0x90cc>
  427990:	adrp	x22, 466000 <ASN1_generate_nconf@plt+0x47690>
  427994:	adrp	x24, 463000 <ASN1_generate_nconf@plt+0x44690>
  427998:	sub	x20, x20, #0x1
  42799c:	add	x22, x22, #0x7f0
  4279a0:	add	x24, x24, #0x9c0
  4279a4:	mov	x19, #0x1                   	// #1
  4279a8:	ldrb	w2, [x20, x19]
  4279ac:	mov	x1, x22
  4279b0:	mov	x0, x21
  4279b4:	bl	419740 <BIO_printf@plt>
  4279b8:	ldr	x0, [sp, #80]
  4279bc:	cmp	w0, w19
  4279c0:	b.le	427a3c <ASN1_generate_nconf@plt+0x90cc>
  4279c4:	cbnz	w23, 427a28 <ASN1_generate_nconf@plt+0x90b8>
  4279c8:	add	x19, x19, #0x1
  4279cc:	b	4279a8 <ASN1_generate_nconf@plt+0x9038>
  4279d0:	mov	x0, x21
  4279d4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4279d8:	add	x1, x1, #0x7a8
  4279dc:	bl	419740 <BIO_printf@plt>
  4279e0:	mov	w0, #0x1                   	// #1
  4279e4:	ldp	x19, x20, [sp, #16]
  4279e8:	ldp	x21, x22, [sp, #32]
  4279ec:	ldp	x23, x24, [sp, #48]
  4279f0:	ldp	x25, x26, [sp, #64]
  4279f4:	ldp	x29, x30, [sp], #96
  4279f8:	ret
  4279fc:	mov	x1, x20
  427a00:	mov	w2, #0x2000                	// #8192
  427a04:	bl	41b120 <BIO_gets@plt>
  427a08:	sxtw	x1, w0
  427a0c:	str	x1, [sp, #80]
  427a10:	tbz	w0, #31, 427934 <ASN1_generate_nconf@plt+0x8fc4>
  427a14:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427a18:	ldr	x0, [x0, #56]
  427a1c:	bl	41e7f0 <ERR_print_errors@plt>
  427a20:	mov	w0, #0x1                   	// #1
  427a24:	b	42787c <ASN1_generate_nconf@plt+0x8f0c>
  427a28:	mov	x1, x24
  427a2c:	mov	x0, x21
  427a30:	add	x19, x19, #0x1
  427a34:	bl	419740 <BIO_printf@plt>
  427a38:	b	4279a8 <ASN1_generate_nconf@plt+0x9038>
  427a3c:	mov	x0, x21
  427a40:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  427a44:	add	x1, x1, #0xa60
  427a48:	bl	419740 <BIO_printf@plt>
  427a4c:	mov	w0, #0x0                   	// #0
  427a50:	b	42787c <ASN1_generate_nconf@plt+0x8f0c>
  427a54:	mov	x0, x21
  427a58:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427a5c:	add	x1, x1, #0x798
  427a60:	bl	419740 <BIO_printf@plt>
  427a64:	mov	w0, #0x0                   	// #0
  427a68:	b	42787c <ASN1_generate_nconf@plt+0x8f0c>
  427a6c:	ldr	w2, [sp, #80]
  427a70:	mov	x1, x20
  427a74:	mov	x0, x21
  427a78:	bl	41cb90 <BIO_write@plt>
  427a7c:	mov	w0, #0x0                   	// #0
  427a80:	b	42787c <ASN1_generate_nconf@plt+0x8f0c>
  427a84:	ldr	x0, [sp, #80]
  427a88:	cmp	w0, #0x0
  427a8c:	b.le	427ac0 <ASN1_generate_nconf@plt+0x9150>
  427a90:	adrp	x22, 466000 <ASN1_generate_nconf@plt+0x47690>
  427a94:	add	x22, x22, #0x7f0
  427a98:	mov	x19, #0x0                   	// #0
  427a9c:	nop
  427aa0:	ldrb	w2, [x20, x19]
  427aa4:	mov	x1, x22
  427aa8:	mov	x0, x21
  427aac:	add	x19, x19, #0x1
  427ab0:	bl	419740 <BIO_printf@plt>
  427ab4:	ldr	x0, [sp, #80]
  427ab8:	cmp	w0, w19
  427abc:	b.gt	427aa0 <ASN1_generate_nconf@plt+0x9130>
  427ac0:	ldr	x2, [sp, #112]
  427ac4:	mov	x0, x21
  427ac8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427acc:	add	x1, x1, #0x7f8
  427ad0:	bl	419740 <BIO_printf@plt>
  427ad4:	mov	w0, #0x0                   	// #0
  427ad8:	b	42787c <ASN1_generate_nconf@plt+0x8f0c>
  427adc:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427ae0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  427ae4:	add	x1, x1, #0x7d8
  427ae8:	b	4278d4 <ASN1_generate_nconf@plt+0x8f64>
  427aec:	ldr	x0, [sp, #104]
  427af0:	cbz	x0, 427970 <ASN1_generate_nconf@plt+0x9000>
  427af4:	ldr	x3, [sp, #112]
  427af8:	mov	x2, x0
  427afc:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427b00:	mov	x0, x21
  427b04:	add	x1, x1, #0x810
  427b08:	bl	419740 <BIO_printf@plt>
  427b0c:	b	427984 <ASN1_generate_nconf@plt+0x9014>
  427b10:	sub	sp, sp, #0x120
  427b14:	stp	x29, x30, [sp, #32]
  427b18:	add	x29, sp, #0x20
  427b1c:	stp	x19, x20, [sp, #48]
  427b20:	mov	w20, w0
  427b24:	mov	w0, #0x8005                	// #32773
  427b28:	str	w0, [sp, #244]
  427b2c:	mov	x19, x1
  427b30:	ldr	x0, [x1]
  427b34:	mov	w1, #0xffffffff            	// #-1
  427b38:	stp	x21, x22, [sp, #64]
  427b3c:	adrp	x22, 466000 <ASN1_generate_nconf@plt+0x47690>
  427b40:	add	x22, x22, #0xd48
  427b44:	stp	x23, x24, [sp, #80]
  427b48:	stp	x25, x26, [sp, #96]
  427b4c:	mov	x26, #0x0                   	// #0
  427b50:	mov	x25, #0x0                   	// #0
  427b54:	stp	x27, x28, [sp, #112]
  427b58:	mov	x27, #0x0                   	// #0
  427b5c:	str	w1, [sp, #140]
  427b60:	str	wzr, [sp, #144]
  427b64:	str	wzr, [sp, #168]
  427b68:	str	wzr, [sp, #176]
  427b6c:	str	wzr, [sp, #224]
  427b70:	stp	xzr, xzr, [sp, #248]
  427b74:	bl	45c148 <ASN1_generate_nconf@plt+0x3d7d8>
  427b78:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427b7c:	add	x1, x1, #0x838
  427b80:	mov	x21, x0
  427b84:	mov	w0, #0x2000                	// #8192
  427b88:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  427b8c:	mov	x23, x0
  427b90:	mov	x0, x21
  427b94:	bl	41a9b0 <EVP_get_digestbyname@plt>
  427b98:	mov	x2, x0
  427b9c:	mov	x1, x19
  427ba0:	mov	w0, w20
  427ba4:	adrp	x20, 466000 <ASN1_generate_nconf@plt+0x47690>
  427ba8:	add	x20, x20, #0xd18
  427bac:	str	x2, [sp, #208]
  427bb0:	mov	x2, x22
  427bb4:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  427bb8:	mov	w19, #0x0                   	// #0
  427bbc:	mov	x24, x0
  427bc0:	mov	x21, #0x0                   	// #0
  427bc4:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  427bc8:	add	x0, x0, #0x820
  427bcc:	stp	xzr, xzr, [sp, #152]
  427bd0:	stp	xzr, xzr, [sp, #184]
  427bd4:	str	xzr, [sp, #200]
  427bd8:	str	x0, [sp, #216]
  427bdc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  427be0:	mov	w28, w0
  427be4:	cbz	w0, 427c24 <ASN1_generate_nconf@plt+0x92b4>
  427be8:	cmp	w28, #0x15
  427bec:	b.gt	428054 <ASN1_generate_nconf@plt+0x96e4>
  427bf0:	cmn	w28, #0x1
  427bf4:	b.lt	427bdc <ASN1_generate_nconf@plt+0x926c>  // b.tstop
  427bf8:	add	w8, w28, #0x1
  427bfc:	cmp	w8, #0x16
  427c00:	b.hi	427bdc <ASN1_generate_nconf@plt+0x926c>  // b.pmore
  427c04:	ldrh	w0, [x20, w8, uxtw #1]
  427c08:	adr	x1, 427c14 <ASN1_generate_nconf@plt+0x92a4>
  427c0c:	add	x0, x1, w0, sxth #2
  427c10:	br	x0
  427c14:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  427c18:	mov	w19, #0x2                   	// #2
  427c1c:	mov	w28, w0
  427c20:	cbnz	w0, 427be8 <ASN1_generate_nconf@plt+0x9278>
  427c24:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  427c28:	mov	w20, w0
  427c2c:	str	w0, [sp, #228]
  427c30:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  427c34:	cmp	x21, #0x0
  427c38:	str	x0, [sp, #232]
  427c3c:	cset	w1, ne  // ne = any
  427c40:	str	w1, [sp, #216]
  427c44:	cmp	w1, #0x0
  427c48:	ccmp	w20, #0x1, #0x4, ne  // ne = any
  427c4c:	b.gt	4282dc <ASN1_generate_nconf@plt+0x996c>
  427c50:	ldr	x0, [sp, #160]
  427c54:	cmp	x0, #0x0
  427c58:	ldr	w0, [sp, #144]
  427c5c:	csel	w0, w0, wzr, eq  // eq = none
  427c60:	cbnz	w0, 42831c <ASN1_generate_nconf@plt+0x99ac>
  427c64:	ldr	w0, [sp, #168]
  427c68:	cmp	w0, #0x0
  427c6c:	csel	x0, x25, xzr, ne  // ne = any
  427c70:	str	x0, [sp, #168]
  427c74:	bl	41b160 <BIO_s_file@plt>
  427c78:	bl	41b620 <BIO_new@plt>
  427c7c:	mov	x20, x0
  427c80:	bl	41db60 <BIO_f_md@plt>
  427c84:	bl	41b620 <BIO_new@plt>
  427c88:	mov	x22, x0
  427c8c:	cmp	x20, #0x0
  427c90:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  427c94:	b.eq	428394 <ASN1_generate_nconf@plt+0x9a24>  // b.none
  427c98:	ldr	w0, [sp, #176]
  427c9c:	cbnz	w0, 4282f8 <ASN1_generate_nconf@plt+0x9988>
  427ca0:	ldr	x0, [sp, #184]
  427ca4:	add	x2, sp, #0x100
  427ca8:	mov	x3, #0x0                   	// #0
  427cac:	mov	x1, #0x0                   	// #0
  427cb0:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  427cb4:	cbz	w0, 4283b0 <ASN1_generate_nconf@plt+0x9a40>
  427cb8:	ldr	w0, [sp, #140]
  427cbc:	cmn	w0, #0x1
  427cc0:	b.eq	428378 <ASN1_generate_nconf@plt+0x9a08>  // b.none
  427cc4:	ldr	w0, [sp, #140]
  427cc8:	mov	w2, #0x8001                	// #32769
  427ccc:	cbnz	w0, 4282ac <ASN1_generate_nconf@plt+0x993c>
  427cd0:	ldr	x0, [sp, #200]
  427cd4:	mov	w1, #0x77                  	// #119
  427cd8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  427cdc:	mov	x24, x0
  427ce0:	cbz	x0, 42836c <ASN1_generate_nconf@plt+0x99fc>
  427ce4:	ldr	x0, [sp, #192]
  427ce8:	ldr	x1, [sp, #152]
  427cec:	cmp	x0, #0x0
  427cf0:	ldr	w0, [sp, #216]
  427cf4:	cinc	w0, w0, ne  // ne = any
  427cf8:	cmp	x1, #0x0
  427cfc:	cinc	w0, w0, ne  // ne = any
  427d00:	cmp	w0, #0x1
  427d04:	b.gt	4282bc <ASN1_generate_nconf@plt+0x994c>
  427d08:	cbz	x21, 427d54 <ASN1_generate_nconf@plt+0x93e4>
  427d0c:	ldr	w0, [sp, #224]
  427d10:	ldr	w1, [sp, #244]
  427d14:	cbz	w0, 4283d4 <ASN1_generate_nconf@plt+0x9a64>
  427d18:	mov	x0, x21
  427d1c:	mov	x4, x25
  427d20:	adrp	x5, 463000 <ASN1_generate_nconf@plt+0x44690>
  427d24:	mov	x3, #0x0                   	// #0
  427d28:	add	x5, x5, #0xfe0
  427d2c:	mov	w2, #0x0                   	// #0
  427d30:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  427d34:	mov	x21, x0
  427d38:	str	x0, [sp, #248]
  427d3c:	cbz	x21, 428460 <ASN1_generate_nconf@plt+0x9af0>
  427d40:	mov	x0, x21
  427d44:	bl	41ab10 <EVP_PKEY_id@plt>
  427d48:	sub	w0, w0, #0x43f
  427d4c:	cmp	w0, #0x1
  427d50:	b.ls	4284dc <ASN1_generate_nconf@plt+0x9b6c>  // b.plast
  427d54:	ldr	x0, [sp, #192]
  427d58:	cbz	x0, 427ddc <ASN1_generate_nconf@plt+0x946c>
  427d5c:	ldr	x2, [sp, #168]
  427d60:	mov	x1, x0
  427d64:	mov	w3, #0x0                   	// #0
  427d68:	add	x0, sp, #0x118
  427d6c:	str	xzr, [sp, #280]
  427d70:	bl	42d690 <ASN1_generate_nconf@plt+0xed20>
  427d74:	cbz	w0, 428364 <ASN1_generate_nconf@plt+0x99f4>
  427d78:	mov	w21, #0x0                   	// #0
  427d7c:	cbnz	x26, 427db0 <ASN1_generate_nconf@plt+0x9440>
  427d80:	b	427dc0 <ASN1_generate_nconf@plt+0x9450>
  427d84:	mov	w1, w21
  427d88:	mov	x0, x26
  427d8c:	bl	419630 <OPENSSL_sk_value@plt>
  427d90:	mov	x1, x0
  427d94:	ldr	x0, [sp, #280]
  427d98:	str	x1, [sp, #176]
  427d9c:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  427da0:	cmp	w0, #0x0
  427da4:	ldr	x1, [sp, #176]
  427da8:	b.le	428480 <ASN1_generate_nconf@plt+0x9b10>
  427dac:	add	w21, w21, #0x1
  427db0:	mov	x0, x26
  427db4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  427db8:	cmp	w21, w0
  427dbc:	b.lt	427d84 <ASN1_generate_nconf@plt+0x9414>  // b.tstop
  427dc0:	ldr	x0, [sp, #280]
  427dc4:	add	x1, sp, #0xf8
  427dc8:	bl	41c900 <EVP_PKEY_keygen@plt>
  427dcc:	cmp	w0, #0x0
  427dd0:	b.le	428348 <ASN1_generate_nconf@plt+0x99d8>
  427dd4:	ldr	x0, [sp, #280]
  427dd8:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  427ddc:	ldr	x0, [sp, #152]
  427de0:	cbz	x0, 4283fc <ASN1_generate_nconf@plt+0x9a8c>
  427de4:	ldr	x1, [sp, #168]
  427de8:	mov	x2, x0
  427dec:	mov	x3, #0xffffffffffffffff    	// #-1
  427df0:	mov	w0, #0x357                 	// #855
  427df4:	bl	41d680 <EVP_PKEY_new_raw_private_key@plt>
  427df8:	str	x0, [sp, #248]
  427dfc:	mov	x21, x0
  427e00:	cbz	x0, 428460 <ASN1_generate_nconf@plt+0x9af0>
  427e04:	add	x3, sp, #0x110
  427e08:	mov	x0, x22
  427e0c:	mov	x2, #0x0                   	// #0
  427e10:	mov	w1, #0x78                  	// #120
  427e14:	stp	xzr, xzr, [sp, #272]
  427e18:	bl	41de90 <BIO_ctrl@plt>
  427e1c:	cbz	x0, 4284bc <ASN1_generate_nconf@plt+0x9b4c>
  427e20:	ldr	w1, [sp, #144]
  427e24:	ldr	x4, [sp, #248]
  427e28:	ldr	x0, [sp, #272]
  427e2c:	cbz	w1, 428468 <ASN1_generate_nconf@plt+0x9af8>
  427e30:	ldr	x3, [sp, #168]
  427e34:	add	x1, sp, #0x118
  427e38:	ldr	x2, [sp, #208]
  427e3c:	str	x1, [sp, #184]
  427e40:	bl	41b710 <EVP_DigestVerifyInit@plt>
  427e44:	cbz	w0, 428574 <ASN1_generate_nconf@plt+0x9c04>
  427e48:	mov	w2, #0x0                   	// #0
  427e4c:	cbnz	x27, 427e84 <ASN1_generate_nconf@plt+0x9514>
  427e50:	b	427e9c <ASN1_generate_nconf@plt+0x952c>
  427e54:	mov	w1, w2
  427e58:	mov	x0, x27
  427e5c:	str	w2, [sp, #144]
  427e60:	bl	419630 <OPENSSL_sk_value@plt>
  427e64:	mov	x1, x0
  427e68:	mov	x21, x0
  427e6c:	ldr	x0, [sp, #280]
  427e70:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  427e74:	cmp	w0, #0x0
  427e78:	ldr	w2, [sp, #144]
  427e7c:	b.le	4284fc <ASN1_generate_nconf@plt+0x9b8c>
  427e80:	add	w2, w2, #0x1
  427e84:	mov	x0, x27
  427e88:	str	w2, [sp, #144]
  427e8c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  427e90:	ldr	w2, [sp, #144]
  427e94:	cmp	w2, w0
  427e98:	b.lt	427e54 <ASN1_generate_nconf@plt+0x94e4>  // b.tstop
  427e9c:	ldr	x0, [sp, #160]
  427ea0:	cbz	x0, 4285dc <ASN1_generate_nconf@plt+0x9c6c>
  427ea4:	ldr	x21, [sp, #248]
  427ea8:	cbz	x21, 4284b4 <ASN1_generate_nconf@plt+0x9b44>
  427eac:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  427eb0:	add	x1, x1, #0xd28
  427eb4:	bl	41b1c0 <BIO_new_file@plt>
  427eb8:	mov	x3, x0
  427ebc:	cbz	x0, 42861c <ASN1_generate_nconf@plt+0x9cac>
  427ec0:	ldr	x0, [sp, #248]
  427ec4:	str	x3, [sp, #144]
  427ec8:	bl	41c3f0 <EVP_PKEY_size@plt>
  427ecc:	mov	w21, w0
  427ed0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  427ed4:	add	x1, x1, #0x9b0
  427ed8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  427edc:	mov	x1, x0
  427ee0:	ldr	x3, [sp, #144]
  427ee4:	mov	w2, w21
  427ee8:	mov	x21, x0
  427eec:	mov	x0, x3
  427ef0:	bl	41cf00 <BIO_read@plt>
  427ef4:	mov	w1, w0
  427ef8:	ldr	x3, [sp, #144]
  427efc:	str	w1, [sp, #152]
  427f00:	mov	x0, x3
  427f04:	bl	41df00 <BIO_free@plt>
  427f08:	ldr	w0, [sp, #152]
  427f0c:	cmp	w0, #0x0
  427f10:	b.le	4285f4 <ASN1_generate_nconf@plt+0x9c84>
  427f14:	mov	x1, x20
  427f18:	mov	x0, x22
  427f1c:	bl	41aae0 <BIO_push@plt>
  427f20:	str	x0, [sp, #176]
  427f24:	ldr	x0, [sp, #208]
  427f28:	cbz	x0, 428594 <ASN1_generate_nconf@plt+0x9c24>
  427f2c:	ldr	w0, [sp, #228]
  427f30:	cbz	w0, 428520 <ASN1_generate_nconf@plt+0x9bb0>
  427f34:	ldr	w0, [sp, #140]
  427f38:	str	xzr, [sp, #280]
  427f3c:	cbnz	w0, 4284ac <ASN1_generate_nconf@plt+0x9b3c>
  427f40:	ldr	x0, [sp, #248]
  427f44:	cbz	x0, 427f6c <ASN1_generate_nconf@plt+0x95fc>
  427f48:	bl	41c2b0 <EVP_PKEY_get0_asn1@plt>
  427f4c:	mov	x5, x0
  427f50:	cbz	x0, 427f6c <ASN1_generate_nconf@plt+0x95fc>
  427f54:	ldr	x4, [sp, #184]
  427f58:	mov	x3, #0x0                   	// #0
  427f5c:	mov	x2, #0x0                   	// #0
  427f60:	mov	x1, #0x0                   	// #0
  427f64:	mov	x0, #0x0                   	// #0
  427f68:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  427f6c:	ldr	x0, [sp, #208]
  427f70:	cbz	x0, 4284ac <ASN1_generate_nconf@plt+0x9b3c>
  427f74:	bl	419660 <EVP_MD_type@plt>
  427f78:	bl	41de40 <OBJ_nid2sn@plt>
  427f7c:	str	x0, [sp, #160]
  427f80:	ldr	w0, [sp, #228]
  427f84:	cmp	w0, #0x0
  427f88:	b.le	4280b8 <ASN1_generate_nconf@plt+0x9748>
  427f8c:	ldr	x9, [sp, #232]
  427f90:	sub	w0, w0, #0x1
  427f94:	add	x1, x9, #0x8
  427f98:	add	x0, x1, w0, uxtw #3
  427f9c:	str	x0, [sp, #168]
  427fa0:	b	428014 <ASN1_generate_nconf@plt+0x96a4>
  427fa4:	ldr	w4, [sp, #140]
  427fa8:	mov	x6, x21
  427fac:	ldr	w7, [sp, #152]
  427fb0:	mov	w3, w19
  427fb4:	ldr	x2, [sp, #176]
  427fb8:	str	x9, [sp, #144]
  427fbc:	ldr	x5, [sp, #248]
  427fc0:	ldr	x1, [sp, #280]
  427fc4:	ldr	x0, [x9]
  427fc8:	str	x1, [sp]
  427fcc:	ldr	x1, [sp, #160]
  427fd0:	str	x1, [sp, #8]
  427fd4:	str	x0, [sp, #16]
  427fd8:	mov	x1, x23
  427fdc:	mov	x0, x24
  427fe0:	bl	4277d0 <ASN1_generate_nconf@plt+0x8e60>
  427fe4:	cmp	w0, #0x0
  427fe8:	csel	w28, w28, w0, eq  // eq = none
  427fec:	mov	x3, #0x0                   	// #0
  427ff0:	mov	x0, x22
  427ff4:	mov	x2, #0x0                   	// #0
  427ff8:	mov	w1, #0x1                   	// #1
  427ffc:	bl	41de90 <BIO_ctrl@plt>
  428000:	ldr	x9, [sp, #144]
  428004:	add	x9, x9, #0x8
  428008:	ldr	x0, [sp, #168]
  42800c:	cmp	x0, x9
  428010:	b.eq	4280b8 <ASN1_generate_nconf@plt+0x9748>  // b.none
  428014:	ldr	x3, [x9]
  428018:	mov	x0, x20
  42801c:	mov	x2, #0x3                   	// #3
  428020:	mov	w1, #0x6c                  	// #108
  428024:	str	x9, [sp, #144]
  428028:	bl	41de90 <BIO_ctrl@plt>
  42802c:	cmp	w0, #0x0
  428030:	ldr	x9, [sp, #144]
  428034:	b.gt	427fa4 <ASN1_generate_nconf@plt+0x9634>
  428038:	ldr	x0, [x9]
  42803c:	add	w28, w28, #0x1
  428040:	bl	41be90 <perror@plt>
  428044:	ldr	x9, [sp, #144]
  428048:	b	428004 <ASN1_generate_nconf@plt+0x9694>
  42804c:	mov	w19, #0x1                   	// #1
  428050:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428054:	sub	w8, w28, #0x5dd
  428058:	cmp	w8, #0x1
  42805c:	b.hi	427bdc <ASN1_generate_nconf@plt+0x926c>  // b.pmore
  428060:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  428064:	cbnz	w0, 427bdc <ASN1_generate_nconf@plt+0x926c>
  428068:	mov	x21, #0x0                   	// #0
  42806c:	mov	w28, #0x1                   	// #1
  428070:	mov	x24, #0x0                   	// #0
  428074:	mov	x22, #0x0                   	// #0
  428078:	mov	x20, #0x0                   	// #0
  42807c:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428080:	bl	41b100 <OPENSSL_sk_new_null@plt>
  428084:	mov	x27, x0
  428088:	cbnz	x0, 42818c <ASN1_generate_nconf@plt+0x981c>
  42808c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428090:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  428094:	mov	x2, x24
  428098:	add	x1, x1, #0xd68
  42809c:	ldr	x0, [x0, #56]
  4280a0:	mov	x21, #0x0                   	// #0
  4280a4:	mov	w28, #0x1                   	// #1
  4280a8:	mov	x24, #0x0                   	// #0
  4280ac:	mov	x22, #0x0                   	// #0
  4280b0:	mov	x20, #0x0                   	// #0
  4280b4:	bl	419740 <BIO_printf@plt>
  4280b8:	adrp	x19, 466000 <ASN1_generate_nconf@plt+0x47690>
  4280bc:	add	x19, x19, #0x9f8
  4280c0:	mov	x2, x19
  4280c4:	mov	w3, #0x193                 	// #403
  4280c8:	mov	x1, #0x2000                	// #8192
  4280cc:	mov	x0, x23
  4280d0:	bl	41e930 <CRYPTO_clear_free@plt>
  4280d4:	mov	x0, x20
  4280d8:	bl	41df00 <BIO_free@plt>
  4280dc:	ldr	x0, [sp, #256]
  4280e0:	mov	x1, x19
  4280e4:	mov	w2, #0x195                 	// #405
  4280e8:	bl	41b1e0 <CRYPTO_free@plt>
  4280ec:	mov	x0, x24
  4280f0:	bl	41ce30 <BIO_free_all@plt>
  4280f4:	ldr	x0, [sp, #248]
  4280f8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4280fc:	mov	x0, x27
  428100:	bl	41ddd0 <OPENSSL_sk_free@plt>
  428104:	mov	x0, x26
  428108:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42810c:	mov	x1, x19
  428110:	mov	w2, #0x19a                 	// #410
  428114:	mov	x0, x21
  428118:	bl	41b1e0 <CRYPTO_free@plt>
  42811c:	mov	x0, x22
  428120:	bl	41df00 <BIO_free@plt>
  428124:	mov	x0, x25
  428128:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42812c:	mov	w0, w28
  428130:	ldp	x29, x30, [sp, #32]
  428134:	ldp	x19, x20, [sp, #48]
  428138:	ldp	x21, x22, [sp, #64]
  42813c:	ldp	x23, x24, [sp, #80]
  428140:	ldp	x25, x26, [sp, #96]
  428144:	ldp	x27, x28, [sp, #112]
  428148:	add	sp, sp, #0x120
  42814c:	ret
  428150:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  428154:	add	x1, sp, #0x108
  428158:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  42815c:	cbz	w0, 42808c <ASN1_generate_nconf@plt+0x971c>
  428160:	ldr	x0, [sp, #264]
  428164:	str	x0, [sp, #208]
  428168:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  42816c:	cbz	x26, 42829c <ASN1_generate_nconf@plt+0x992c>
  428170:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428174:	mov	x1, x0
  428178:	mov	x0, x26
  42817c:	bl	41cf70 <OPENSSL_sk_push@plt>
  428180:	cbnz	w0, 427bdc <ASN1_generate_nconf@plt+0x926c>
  428184:	b	42808c <ASN1_generate_nconf@plt+0x971c>
  428188:	cbz	x27, 428080 <ASN1_generate_nconf@plt+0x9710>
  42818c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428190:	mov	x1, x0
  428194:	mov	x0, x27
  428198:	bl	41cf70 <OPENSSL_sk_push@plt>
  42819c:	cbnz	w0, 427bdc <ASN1_generate_nconf@plt+0x926c>
  4281a0:	b	42808c <ASN1_generate_nconf@plt+0x971c>
  4281a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4281a8:	str	x0, [sp, #192]
  4281ac:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281b0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4281b4:	str	x0, [sp, #152]
  4281b8:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281bc:	ldr	x0, [sp, #216]
  4281c0:	str	x0, [sp, #152]
  4281c4:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281c8:	mov	w0, #0x1                   	// #1
  4281cc:	str	w0, [sp, #176]
  4281d0:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281d4:	mov	w0, #0x1                   	// #1
  4281d8:	str	w0, [sp, #140]
  4281dc:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281e0:	str	wzr, [sp, #140]
  4281e4:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281e8:	mov	w0, #0x1                   	// #1
  4281ec:	str	w0, [sp, #168]
  4281f0:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  4281f4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4281f8:	mov	w1, #0x0                   	// #0
  4281fc:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  428200:	mov	x25, x0
  428204:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428208:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42820c:	add	x2, sp, #0xf4
  428210:	mov	x1, #0x7be                 	// #1982
  428214:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  428218:	cbnz	w0, 427bdc <ASN1_generate_nconf@plt+0x926c>
  42821c:	b	42808c <ASN1_generate_nconf@plt+0x971c>
  428220:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428224:	str	x0, [sp, #160]
  428228:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  42822c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428230:	mov	x21, x0
  428234:	mov	w0, #0x1                   	// #1
  428238:	str	w0, [sp, #144]
  42823c:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428240:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428244:	mov	x21, x0
  428248:	mov	w0, #0x1                   	// #1
  42824c:	str	w0, [sp, #144]
  428250:	str	w0, [sp, #224]
  428254:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428258:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42825c:	str	x0, [sp, #184]
  428260:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428264:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428268:	mov	x21, x0
  42826c:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  428270:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428274:	str	x0, [sp, #200]
  428278:	b	427bdc <ASN1_generate_nconf@plt+0x926c>
  42827c:	mov	x0, x22
  428280:	mov	x21, #0x0                   	// #0
  428284:	mov	w28, #0x0                   	// #0
  428288:	mov	x24, #0x0                   	// #0
  42828c:	mov	x22, #0x0                   	// #0
  428290:	mov	x20, #0x0                   	// #0
  428294:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  428298:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  42829c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4282a0:	mov	x26, x0
  4282a4:	cbnz	x0, 428170 <ASN1_generate_nconf@plt+0x9800>
  4282a8:	b	42808c <ASN1_generate_nconf@plt+0x971c>
  4282ac:	mov	w0, #0x1                   	// #1
  4282b0:	mov	w2, #0x2                   	// #2
  4282b4:	str	w0, [sp, #140]
  4282b8:	b	427cd0 <ASN1_generate_nconf@plt+0x9360>
  4282bc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4282c0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4282c4:	mov	x21, #0x0                   	// #0
  4282c8:	add	x1, x1, #0x8a8
  4282cc:	ldr	x0, [x0, #56]
  4282d0:	mov	w28, #0x1                   	// #1
  4282d4:	bl	419740 <BIO_printf@plt>
  4282d8:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  4282dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4282e0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4282e4:	mov	x2, x24
  4282e8:	add	x1, x1, #0x848
  4282ec:	ldr	x0, [x0, #56]
  4282f0:	mov	x21, #0x0                   	// #0
  4282f4:	b	4280a4 <ASN1_generate_nconf@plt+0x9734>
  4282f8:	mov	x0, x20
  4282fc:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  428300:	add	x1, x1, #0x7d0
  428304:	bl	41aac0 <BIO_set_callback@plt>
  428308:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42830c:	mov	x0, x20
  428310:	ldr	x1, [x1, #56]
  428314:	bl	41d050 <BIO_set_callback_arg@plt>
  428318:	b	427ca0 <ASN1_generate_nconf@plt+0x9330>
  42831c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428320:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  428324:	mov	x21, #0x0                   	// #0
  428328:	add	x1, x1, #0x870
  42832c:	ldr	x0, [x0, #56]
  428330:	mov	w28, #0x1                   	// #1
  428334:	mov	x24, #0x0                   	// #0
  428338:	mov	x22, #0x0                   	// #0
  42833c:	mov	x20, #0x0                   	// #0
  428340:	bl	419740 <BIO_printf@plt>
  428344:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428348:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42834c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  428350:	add	x1, x1, #0x928
  428354:	ldr	x0, [x19, #56]
  428358:	bl	41a980 <BIO_puts@plt>
  42835c:	ldr	x0, [x19, #56]
  428360:	bl	41e7f0 <ERR_print_errors@plt>
  428364:	ldr	x0, [sp, #280]
  428368:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42836c:	mov	x21, #0x0                   	// #0
  428370:	mov	w28, #0x1                   	// #1
  428374:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428378:	cmp	x21, #0x0
  42837c:	mov	w2, #0x2                   	// #2
  428380:	cset	w0, ne  // ne = any
  428384:	str	w0, [sp, #140]
  428388:	mov	w0, #0x8001                	// #32769
  42838c:	csel	w2, w2, w0, ne  // ne = any
  428390:	b	427cd0 <ASN1_generate_nconf@plt+0x9360>
  428394:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428398:	mov	x21, #0x0                   	// #0
  42839c:	mov	w28, #0x1                   	// #1
  4283a0:	mov	x24, #0x0                   	// #0
  4283a4:	ldr	x0, [x0, #56]
  4283a8:	bl	41e7f0 <ERR_print_errors@plt>
  4283ac:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  4283b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4283b4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4283b8:	mov	x21, #0x0                   	// #0
  4283bc:	add	x1, x1, #0x40
  4283c0:	ldr	x0, [x0, #56]
  4283c4:	mov	w28, #0x1                   	// #1
  4283c8:	mov	x24, #0x0                   	// #0
  4283cc:	bl	419740 <BIO_printf@plt>
  4283d0:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  4283d4:	ldr	x3, [sp, #256]
  4283d8:	mov	x0, x21
  4283dc:	mov	x4, x25
  4283e0:	adrp	x5, 463000 <ASN1_generate_nconf@plt+0x44690>
  4283e4:	mov	w2, #0x0                   	// #0
  4283e8:	add	x5, x5, #0xfe0
  4283ec:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  4283f0:	mov	x21, x0
  4283f4:	str	x0, [sp, #248]
  4283f8:	b	427d3c <ASN1_generate_nconf@plt+0x93cc>
  4283fc:	ldr	x21, [sp, #248]
  428400:	cbnz	x21, 427e04 <ASN1_generate_nconf@plt+0x9494>
  428404:	add	x0, sp, #0x118
  428408:	mov	x2, #0x0                   	// #0
  42840c:	mov	x3, x0
  428410:	mov	w1, #0x78                  	// #120
  428414:	str	x0, [sp, #184]
  428418:	mov	x0, x22
  42841c:	str	xzr, [sp, #280]
  428420:	bl	41de90 <BIO_ctrl@plt>
  428424:	cbz	x0, 4285b8 <ASN1_generate_nconf@plt+0x9c48>
  428428:	ldr	x0, [sp, #208]
  42842c:	cbz	x0, 4285e8 <ASN1_generate_nconf@plt+0x9c78>
  428430:	ldr	x2, [sp, #168]
  428434:	ldr	x1, [sp, #208]
  428438:	ldr	x0, [sp, #280]
  42843c:	bl	4196e0 <EVP_DigestInit_ex@plt>
  428440:	cbnz	w0, 427e9c <ASN1_generate_nconf@plt+0x952c>
  428444:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428448:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42844c:	add	x1, x1, #0x970
  428450:	ldr	x0, [x19, #56]
  428454:	bl	419740 <BIO_printf@plt>
  428458:	ldr	x0, [x19, #56]
  42845c:	bl	41e7f0 <ERR_print_errors@plt>
  428460:	mov	w28, #0x1                   	// #1
  428464:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428468:	ldr	x3, [sp, #168]
  42846c:	add	x1, sp, #0x118
  428470:	ldr	x2, [sp, #208]
  428474:	str	x1, [sp, #184]
  428478:	bl	41a7d0 <EVP_DigestSignInit@plt>
  42847c:	b	427e44 <ASN1_generate_nconf@plt+0x94d4>
  428480:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428484:	mov	x2, x1
  428488:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42848c:	add	x1, x1, #0x908
  428490:	ldr	x0, [x19, #56]
  428494:	bl	419740 <BIO_printf@plt>
  428498:	ldr	x0, [x19, #56]
  42849c:	bl	41e7f0 <ERR_print_errors@plt>
  4284a0:	ldr	x0, [sp, #280]
  4284a4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4284a8:	b	42836c <ASN1_generate_nconf@plt+0x99fc>
  4284ac:	str	xzr, [sp, #160]
  4284b0:	b	427f80 <ASN1_generate_nconf@plt+0x9610>
  4284b4:	str	wzr, [sp, #152]
  4284b8:	b	427f14 <ASN1_generate_nconf@plt+0x95a4>
  4284bc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4284c0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4284c4:	add	x1, x1, #0x940
  4284c8:	ldr	x0, [x19, #56]
  4284cc:	bl	419740 <BIO_printf@plt>
  4284d0:	ldr	x0, [x19, #56]
  4284d4:	bl	41e7f0 <ERR_print_errors@plt>
  4284d8:	b	42836c <ASN1_generate_nconf@plt+0x99fc>
  4284dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4284e0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4284e4:	mov	x21, #0x0                   	// #0
  4284e8:	add	x1, x1, #0x8d8
  4284ec:	ldr	x0, [x0, #56]
  4284f0:	mov	w28, #0x1                   	// #1
  4284f4:	bl	419740 <BIO_printf@plt>
  4284f8:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  4284fc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428500:	mov	x2, x21
  428504:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  428508:	add	x1, x1, #0xd10
  42850c:	ldr	x0, [x19, #56]
  428510:	bl	419740 <BIO_printf@plt>
  428514:	ldr	x0, [x19, #56]
  428518:	bl	41e7f0 <ERR_print_errors@plt>
  42851c:	b	42836c <ASN1_generate_nconf@plt+0x99fc>
  428520:	adrp	x3, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  428524:	mov	x2, #0x0                   	// #0
  428528:	mov	w1, #0x6a                  	// #106
  42852c:	mov	x0, x20
  428530:	ldr	x3, [x3, #3960]
  428534:	bl	41de90 <BIO_ctrl@plt>
  428538:	stp	xzr, xzr, [sp]
  42853c:	ldr	w4, [sp, #140]
  428540:	ldr	w7, [sp, #152]
  428544:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  428548:	ldr	x2, [sp, #176]
  42854c:	add	x0, x0, #0x9f0
  428550:	ldr	x5, [sp, #248]
  428554:	str	x0, [sp, #16]
  428558:	mov	w3, w19
  42855c:	mov	x6, x21
  428560:	mov	x1, x23
  428564:	mov	x0, x24
  428568:	bl	4277d0 <ASN1_generate_nconf@plt+0x8e60>
  42856c:	mov	w28, w0
  428570:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428574:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428578:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42857c:	add	x1, x1, #0x958
  428580:	ldr	x0, [x19, #56]
  428584:	bl	419740 <BIO_printf@plt>
  428588:	ldr	x0, [x19, #56]
  42858c:	bl	41e7f0 <ERR_print_errors@plt>
  428590:	b	42836c <ASN1_generate_nconf@plt+0x99fc>
  428594:	ldr	x3, [sp, #184]
  428598:	mov	x2, #0x0                   	// #0
  42859c:	mov	w1, #0x78                  	// #120
  4285a0:	mov	x0, x22
  4285a4:	bl	41de90 <BIO_ctrl@plt>
  4285a8:	ldr	x0, [sp, #280]
  4285ac:	bl	419c70 <EVP_MD_CTX_md@plt>
  4285b0:	str	x0, [sp, #208]
  4285b4:	b	427f2c <ASN1_generate_nconf@plt+0x95bc>
  4285b8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4285bc:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4285c0:	add	x1, x1, #0x940
  4285c4:	mov	w28, #0x1                   	// #1
  4285c8:	ldr	x0, [x19, #56]
  4285cc:	bl	419740 <BIO_printf@plt>
  4285d0:	ldr	x0, [x19, #56]
  4285d4:	bl	41e7f0 <ERR_print_errors@plt>
  4285d8:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  4285dc:	mov	x21, #0x0                   	// #0
  4285e0:	str	wzr, [sp, #152]
  4285e4:	b	427f14 <ASN1_generate_nconf@plt+0x95a4>
  4285e8:	bl	41e040 <EVP_sha256@plt>
  4285ec:	str	x0, [sp, #208]
  4285f0:	b	428430 <ASN1_generate_nconf@plt+0x9ac0>
  4285f4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4285f8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4285fc:	ldr	x2, [sp, #160]
  428600:	add	x1, x1, #0x9c8
  428604:	ldr	x0, [x19, #56]
  428608:	mov	w28, #0x1                   	// #1
  42860c:	bl	419740 <BIO_printf@plt>
  428610:	ldr	x0, [x19, #56]
  428614:	bl	41e7f0 <ERR_print_errors@plt>
  428618:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  42861c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428620:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  428624:	ldr	x2, [sp, #160]
  428628:	add	x1, x1, #0x988
  42862c:	ldr	x0, [x19, #56]
  428630:	mov	x21, #0x0                   	// #0
  428634:	mov	w28, #0x1                   	// #1
  428638:	bl	419740 <BIO_printf@plt>
  42863c:	ldr	x0, [x19, #56]
  428640:	bl	41e7f0 <ERR_print_errors@plt>
  428644:	b	4280b8 <ASN1_generate_nconf@plt+0x9748>
  428648:	stp	x29, x30, [sp, #-48]!
  42864c:	cmp	w0, #0x3
  428650:	mov	w1, #0x3f                  	// #63
  428654:	mov	x29, sp
  428658:	str	x19, [sp, #16]
  42865c:	mov	x19, x2
  428660:	b.hi	428670 <ASN1_generate_nconf@plt+0x9d00>  // b.pmore
  428664:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428668:	add	x1, x1, #0x610
  42866c:	ldrb	w1, [x1, w0, sxtw]
  428670:	mov	x0, x19
  428674:	strb	w1, [sp, #47]
  428678:	bl	419e80 <BN_GENCB_get_arg@plt>
  42867c:	add	x1, sp, #0x2f
  428680:	mov	w2, #0x1                   	// #1
  428684:	bl	41cb90 <BIO_write@plt>
  428688:	mov	x0, x19
  42868c:	bl	419e80 <BN_GENCB_get_arg@plt>
  428690:	mov	x3, #0x0                   	// #0
  428694:	mov	x2, #0x0                   	// #0
  428698:	mov	w1, #0xb                   	// #11
  42869c:	bl	41de90 <BIO_ctrl@plt>
  4286a0:	mov	w0, #0x1                   	// #1
  4286a4:	ldr	x19, [sp, #16]
  4286a8:	ldp	x29, x30, [sp], #48
  4286ac:	ret
  4286b0:	stp	x29, x30, [sp, #-160]!
  4286b4:	mov	w3, #0x8005                	// #32773
  4286b8:	mov	x29, sp
  4286bc:	stp	x23, x24, [sp, #48]
  4286c0:	adrp	x24, 467000 <ASN1_generate_nconf@plt+0x48690>
  4286c4:	add	x24, x24, #0x610
  4286c8:	add	x2, x24, #0x8
  4286cc:	stp	x19, x20, [sp, #16]
  4286d0:	mov	w23, #0x1                   	// #1
  4286d4:	stp	x21, x22, [sp, #32]
  4286d8:	mov	w19, #0x0                   	// #0
  4286dc:	mov	w20, #0x0                   	// #0
  4286e0:	stp	x25, x26, [sp, #64]
  4286e4:	mov	w21, #0x0                   	// #0
  4286e8:	mov	x26, #0x0                   	// #0
  4286ec:	stp	x27, x28, [sp, #80]
  4286f0:	mov	w22, #0x2                   	// #2
  4286f4:	mov	w27, #0x0                   	// #0
  4286f8:	str	wzr, [sp, #116]
  4286fc:	mov	w28, #0x0                   	// #0
  428700:	stp	wzr, w3, [sp, #132]
  428704:	str	w3, [sp, #140]
  428708:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42870c:	mov	x25, x0
  428710:	str	xzr, [sp, #104]
  428714:	str	xzr, [sp, #120]
  428718:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42871c:	mov	w1, w0
  428720:	cbz	w0, 428768 <ASN1_generate_nconf@plt+0x9df8>
  428724:	cmp	w1, #0x7
  428728:	b.eq	428a3c <ASN1_generate_nconf@plt+0xa0cc>  // b.none
  42872c:	b.gt	4288c8 <ASN1_generate_nconf@plt+0x9f58>
  428730:	cmp	w1, #0x3
  428734:	b.eq	428a24 <ASN1_generate_nconf@plt+0xa0b4>  // b.none
  428738:	b.le	42891c <ASN1_generate_nconf@plt+0x9fac>
  42873c:	cmp	w1, #0x5
  428740:	b.eq	428a18 <ASN1_generate_nconf@plt+0xa0a8>  // b.none
  428744:	cmp	w1, #0x6
  428748:	b.ne	428908 <ASN1_generate_nconf@plt+0x9f98>  // b.any
  42874c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428750:	mov	w1, #0x0                   	// #0
  428754:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  428758:	mov	x26, x0
  42875c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  428760:	mov	w1, w0
  428764:	cbnz	w0, 428724 <ASN1_generate_nconf@plt+0x9db4>
  428768:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42876c:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  428770:	ldr	x0, [x0]
  428774:	cbz	x0, 428a48 <ASN1_generate_nconf@plt+0xa0d8>
  428778:	add	x1, sp, #0x84
  42877c:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  428780:	cbz	w0, 4288f4 <ASN1_generate_nconf@plt+0x9f84>
  428784:	ldr	w0, [sp, #132]
  428788:	cmp	w0, #0x0
  42878c:	b.le	4288f4 <ASN1_generate_nconf@plt+0x9f84>
  428790:	cbnz	w19, 428a5c <ASN1_generate_nconf@plt+0xa0ec>
  428794:	ldr	w2, [sp, #140]
  428798:	mov	w1, #0x77                  	// #119
  42879c:	ldr	x0, [sp, #104]
  4287a0:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4287a4:	mov	x22, x0
  4287a8:	cbz	x0, 4288f4 <ASN1_generate_nconf@plt+0x9f84>
  4287ac:	ldr	w0, [sp, #132]
  4287b0:	cbz	w0, 428a84 <ASN1_generate_nconf@plt+0xa114>
  4287b4:	cmp	w19, #0x0
  4287b8:	mov	w0, #0x2                   	// #2
  4287bc:	csel	w19, w19, w0, ne  // ne = any
  4287c0:	bl	419620 <BN_GENCB_new@plt>
  4287c4:	mov	x24, x0
  4287c8:	cbz	x0, 428e30 <ASN1_generate_nconf@plt+0xa4c0>
  4287cc:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4287d0:	adrp	x1, 428000 <ASN1_generate_nconf@plt+0x9690>
  4287d4:	add	x1, x1, #0x648
  4287d8:	ldr	x2, [x25, #56]
  4287dc:	bl	41be50 <BN_GENCB_set@plt>
  4287e0:	cbz	w21, 428c64 <ASN1_generate_nconf@plt+0xa2f4>
  4287e4:	bl	41e640 <DSA_new@plt>
  4287e8:	mov	x19, x0
  4287ec:	ldr	w2, [sp, #132]
  4287f0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4287f4:	ldr	x0, [x25, #56]
  4287f8:	add	x1, x1, #0x0
  4287fc:	bl	419740 <BIO_printf@plt>
  428800:	cbz	x19, 428e0c <ASN1_generate_nconf@plt+0xa49c>
  428804:	ldr	w1, [sp, #132]
  428808:	mov	x6, x24
  42880c:	mov	x0, x19
  428810:	mov	x5, #0x0                   	// #0
  428814:	mov	x4, #0x0                   	// #0
  428818:	mov	w3, #0x0                   	// #0
  42881c:	mov	x2, #0x0                   	// #0
  428820:	bl	4197c0 <DSA_generate_parameters_ex@plt>
  428824:	cbz	w0, 428e0c <ASN1_generate_nconf@plt+0xa49c>
  428828:	mov	x0, x19
  42882c:	bl	41def0 <DSA_dup_DH@plt>
  428830:	mov	x23, x0
  428834:	mov	x0, x19
  428838:	bl	41cd80 <DSA_free@plt>
  42883c:	cbz	x23, 428f84 <ASN1_generate_nconf@plt+0xa614>
  428840:	mov	x0, x24
  428844:	mov	x24, #0x0                   	// #0
  428848:	bl	41e840 <BN_GENCB_free@plt>
  42884c:	cbnz	w20, 428ccc <ASN1_generate_nconf@plt+0xa35c>
  428850:	ldr	w0, [sp, #116]
  428854:	cbnz	w0, 428aec <ASN1_generate_nconf@plt+0xa17c>
  428858:	cbnz	w28, 428cdc <ASN1_generate_nconf@plt+0xa36c>
  42885c:	mov	w21, #0x0                   	// #0
  428860:	cbnz	w27, 428998 <ASN1_generate_nconf@plt+0xa028>
  428864:	mov	x0, x23
  428868:	add	x2, sp, #0x98
  42886c:	mov	x3, #0x0                   	// #0
  428870:	mov	x1, #0x0                   	// #0
  428874:	bl	41e7d0 <DH_get0_pqg@plt>
  428878:	ldr	w0, [sp, #140]
  42887c:	cmp	w0, #0x4
  428880:	ldr	x0, [sp, #152]
  428884:	b.eq	428ed8 <ASN1_generate_nconf@plt+0xa568>  // b.none
  428888:	mov	x1, x23
  42888c:	cbz	x0, 428f58 <ASN1_generate_nconf@plt+0xa5e8>
  428890:	mov	x0, x22
  428894:	bl	41c3c0 <PEM_write_bio_DHxparams@plt>
  428898:	str	w0, [sp, #128]
  42889c:	mov	w21, #0x0                   	// #0
  4288a0:	cbnz	w0, 428998 <ASN1_generate_nconf@plt+0xa028>
  4288a4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4288a8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4288ac:	add	x1, x1, #0x460
  4288b0:	mov	w21, #0x1                   	// #1
  4288b4:	ldr	x0, [x19, #56]
  4288b8:	bl	419740 <BIO_printf@plt>
  4288bc:	ldr	x0, [x19, #56]
  4288c0:	bl	41e7f0 <ERR_print_errors@plt>
  4288c4:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  4288c8:	cmp	w1, #0xb
  4288cc:	b.eq	4289f4 <ASN1_generate_nconf@plt+0xa084>  // b.none
  4288d0:	b.le	428950 <ASN1_generate_nconf@plt+0x9fe0>
  4288d4:	cmp	w1, #0xd
  4288d8:	b.eq	4289ec <ASN1_generate_nconf@plt+0xa07c>  // b.none
  4288dc:	b.le	428944 <ASN1_generate_nconf@plt+0x9fd4>
  4288e0:	sub	w1, w1, #0x5dd
  4288e4:	cmp	w1, #0x1
  4288e8:	b.hi	428718 <ASN1_generate_nconf@plt+0x9da8>  // b.pmore
  4288ec:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4288f0:	cbnz	w0, 428718 <ASN1_generate_nconf@plt+0x9da8>
  4288f4:	mov	w21, #0x1                   	// #1
  4288f8:	mov	x23, #0x0                   	// #0
  4288fc:	mov	x22, #0x0                   	// #0
  428900:	mov	x24, #0x0                   	// #0
  428904:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428908:	cmp	w1, #0x4
  42890c:	b.ne	428718 <ASN1_generate_nconf@plt+0x9da8>  // b.any
  428910:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428914:	str	x0, [sp, #120]
  428918:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  42891c:	cmp	w1, #0x1
  428920:	b.eq	4289fc <ASN1_generate_nconf@plt+0xa08c>  // b.none
  428924:	cmp	w1, #0x2
  428928:	b.ne	428968 <ASN1_generate_nconf@plt+0x9ff8>  // b.any
  42892c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428930:	add	x2, sp, #0x88
  428934:	mov	x1, #0x2                   	// #2
  428938:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  42893c:	cbnz	w0, 428718 <ASN1_generate_nconf@plt+0x9da8>
  428940:	b	428970 <ASN1_generate_nconf@plt+0xa000>
  428944:	cmp	w1, #0xc
  428948:	csel	w19, w19, w22, ne  // ne = any
  42894c:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  428950:	cmp	w1, #0x9
  428954:	b.eq	4289e4 <ASN1_generate_nconf@plt+0xa074>  // b.none
  428958:	cmp	w1, #0xa
  42895c:	b.ne	4289d8 <ASN1_generate_nconf@plt+0xa068>  // b.any
  428960:	mov	w21, #0x1                   	// #1
  428964:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  428968:	cmn	w1, #0x1
  42896c:	b.ne	428718 <ASN1_generate_nconf@plt+0x9da8>  // b.any
  428970:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428974:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  428978:	mov	x2, x25
  42897c:	add	x1, x1, #0xd68
  428980:	ldr	x0, [x0, #56]
  428984:	mov	w21, #0x1                   	// #1
  428988:	mov	x23, #0x0                   	// #0
  42898c:	mov	x22, #0x0                   	// #0
  428990:	mov	x24, #0x0                   	// #0
  428994:	bl	419740 <BIO_printf@plt>
  428998:	mov	x0, x24
  42899c:	bl	41df00 <BIO_free@plt>
  4289a0:	mov	x0, x22
  4289a4:	bl	41ce30 <BIO_free_all@plt>
  4289a8:	mov	x0, x23
  4289ac:	bl	41d220 <DH_free@plt>
  4289b0:	mov	x0, x26
  4289b4:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4289b8:	mov	w0, w21
  4289bc:	ldp	x19, x20, [sp, #16]
  4289c0:	ldp	x21, x22, [sp, #32]
  4289c4:	ldp	x23, x24, [sp, #48]
  4289c8:	ldp	x25, x26, [sp, #64]
  4289cc:	ldp	x27, x28, [sp, #80]
  4289d0:	ldp	x29, x30, [sp], #160
  4289d4:	ret
  4289d8:	cmp	w1, #0x8
  4289dc:	csel	w20, w20, w23, ne  // ne = any
  4289e0:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  4289e4:	mov	w27, #0x1                   	// #1
  4289e8:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  4289ec:	mov	w19, #0x5                   	// #5
  4289f0:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  4289f4:	mov	w28, #0x1                   	// #1
  4289f8:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  4289fc:	add	x0, x24, #0x8
  428a00:	mov	w21, #0x0                   	// #0
  428a04:	mov	x23, #0x0                   	// #0
  428a08:	mov	x22, #0x0                   	// #0
  428a0c:	mov	x24, #0x0                   	// #0
  428a10:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  428a14:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428a18:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428a1c:	str	x0, [sp, #104]
  428a20:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  428a24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  428a28:	add	x2, sp, #0x8c
  428a2c:	mov	x1, #0x2                   	// #2
  428a30:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  428a34:	cbnz	w0, 428718 <ASN1_generate_nconf@plt+0x9da8>
  428a38:	b	428970 <ASN1_generate_nconf@plt+0xa000>
  428a3c:	mov	w0, #0x1                   	// #1
  428a40:	str	w0, [sp, #116]
  428a44:	b	428718 <ASN1_generate_nconf@plt+0x9da8>
  428a48:	cbz	w19, 428794 <ASN1_generate_nconf@plt+0x9e24>
  428a4c:	ldr	w0, [sp, #132]
  428a50:	cbnz	w0, 428a5c <ASN1_generate_nconf@plt+0xa0ec>
  428a54:	mov	w0, #0x800                 	// #2048
  428a58:	str	w0, [sp, #132]
  428a5c:	cbz	w21, 428794 <ASN1_generate_nconf@plt+0x9e24>
  428a60:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428a64:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  428a68:	mov	x23, #0x0                   	// #0
  428a6c:	add	x1, x1, #0xfd0
  428a70:	ldr	x0, [x0, #56]
  428a74:	mov	x22, #0x0                   	// #0
  428a78:	mov	x24, #0x0                   	// #0
  428a7c:	bl	419740 <BIO_printf@plt>
  428a80:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428a84:	ldr	w2, [sp, #136]
  428a88:	mov	w1, #0x72                  	// #114
  428a8c:	ldr	x0, [sp, #120]
  428a90:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  428a94:	mov	x24, x0
  428a98:	cbz	x0, 428e48 <ASN1_generate_nconf@plt+0xa4d8>
  428a9c:	ldr	w1, [sp, #136]
  428aa0:	cmp	w1, #0x4
  428aa4:	cbz	w21, 428c20 <ASN1_generate_nconf@plt+0xa2b0>
  428aa8:	b.eq	428eb4 <ASN1_generate_nconf@plt+0xa544>  // b.none
  428aac:	mov	x3, #0x0                   	// #0
  428ab0:	mov	x2, #0x0                   	// #0
  428ab4:	mov	x1, #0x0                   	// #0
  428ab8:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  428abc:	mov	x19, x0
  428ac0:	cbz	x19, 428f20 <ASN1_generate_nconf@plt+0xa5b0>
  428ac4:	mov	x0, x19
  428ac8:	bl	41def0 <DSA_dup_DH@plt>
  428acc:	mov	x23, x0
  428ad0:	mov	x0, x19
  428ad4:	bl	41cd80 <DSA_free@plt>
  428ad8:	cbnz	x23, 42884c <ASN1_generate_nconf@plt+0x9edc>
  428adc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428ae0:	ldr	x0, [x0, #56]
  428ae4:	bl	41e7f0 <ERR_print_errors@plt>
  428ae8:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428aec:	add	x1, sp, #0x80
  428af0:	mov	x0, x23
  428af4:	bl	41ae20 <DH_check@plt>
  428af8:	cbz	w0, 428f44 <ASN1_generate_nconf@plt+0xa5d4>
  428afc:	ldr	w0, [sp, #128]
  428b00:	tbnz	w0, #0, 428c00 <ASN1_generate_nconf@plt+0xa290>
  428b04:	tbnz	w0, #1, 428be0 <ASN1_generate_nconf@plt+0xa270>
  428b08:	tbnz	w0, #4, 428bc0 <ASN1_generate_nconf@plt+0xa250>
  428b0c:	tbnz	w0, #5, 428b80 <ASN1_generate_nconf@plt+0xa210>
  428b10:	tbnz	w0, #6, 428b60 <ASN1_generate_nconf@plt+0xa1f0>
  428b14:	tbnz	w0, #2, 428ba0 <ASN1_generate_nconf@plt+0xa230>
  428b18:	tbnz	w0, #3, 428b44 <ASN1_generate_nconf@plt+0xa1d4>
  428b1c:	cbz	w0, 428ef8 <ASN1_generate_nconf@plt+0xa588>
  428b20:	ldr	w0, [sp, #132]
  428b24:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428b28:	cbz	w0, 428858 <ASN1_generate_nconf@plt+0x9ee8>
  428b2c:	ldr	x0, [x25, #56]
  428b30:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428b34:	ldr	w21, [sp, #116]
  428b38:	add	x1, x1, #0x208
  428b3c:	bl	419740 <BIO_printf@plt>
  428b40:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428b44:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428b48:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428b4c:	add	x1, x1, #0x1b8
  428b50:	ldr	x0, [x25, #56]
  428b54:	bl	419740 <BIO_printf@plt>
  428b58:	ldr	w0, [sp, #128]
  428b5c:	b	428b1c <ASN1_generate_nconf@plt+0xa1ac>
  428b60:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428b64:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428b68:	add	x1, x1, #0x168
  428b6c:	ldr	x0, [x25, #56]
  428b70:	bl	419740 <BIO_printf@plt>
  428b74:	ldr	w0, [sp, #128]
  428b78:	tbz	w0, #2, 428b18 <ASN1_generate_nconf@plt+0xa1a8>
  428b7c:	b	428ba0 <ASN1_generate_nconf@plt+0xa230>
  428b80:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428b84:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428b88:	add	x1, x1, #0x148
  428b8c:	ldr	x0, [x25, #56]
  428b90:	bl	419740 <BIO_printf@plt>
  428b94:	ldr	w0, [sp, #128]
  428b98:	tbz	w0, #6, 428b14 <ASN1_generate_nconf@plt+0xa1a4>
  428b9c:	b	428b60 <ASN1_generate_nconf@plt+0xa1f0>
  428ba0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428ba4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428ba8:	add	x1, x1, #0x188
  428bac:	ldr	x0, [x25, #56]
  428bb0:	bl	419740 <BIO_printf@plt>
  428bb4:	ldr	w0, [sp, #128]
  428bb8:	tbz	w0, #3, 428b1c <ASN1_generate_nconf@plt+0xa1ac>
  428bbc:	b	428b44 <ASN1_generate_nconf@plt+0xa1d4>
  428bc0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428bc4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428bc8:	add	x1, x1, #0x120
  428bcc:	ldr	x0, [x25, #56]
  428bd0:	bl	419740 <BIO_printf@plt>
  428bd4:	ldr	w0, [sp, #128]
  428bd8:	tbz	w0, #5, 428b10 <ASN1_generate_nconf@plt+0xa1a0>
  428bdc:	b	428b80 <ASN1_generate_nconf@plt+0xa210>
  428be0:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428be4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428be8:	add	x1, x1, #0xf8
  428bec:	ldr	x0, [x25, #56]
  428bf0:	bl	419740 <BIO_printf@plt>
  428bf4:	ldr	w0, [sp, #128]
  428bf8:	tbz	w0, #4, 428b0c <ASN1_generate_nconf@plt+0xa19c>
  428bfc:	b	428bc0 <ASN1_generate_nconf@plt+0xa250>
  428c00:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428c04:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428c08:	add	x1, x1, #0xd8
  428c0c:	ldr	x0, [x25, #56]
  428c10:	bl	419740 <BIO_printf@plt>
  428c14:	ldr	w0, [sp, #128]
  428c18:	tbz	w0, #1, 428b08 <ASN1_generate_nconf@plt+0xa198>
  428c1c:	b	428be0 <ASN1_generate_nconf@plt+0xa270>
  428c20:	b.eq	428e54 <ASN1_generate_nconf@plt+0xa4e4>  // b.none
  428c24:	mov	x3, #0x0                   	// #0
  428c28:	mov	x2, #0x0                   	// #0
  428c2c:	mov	x1, #0x0                   	// #0
  428c30:	bl	41d060 <PEM_read_bio_DHparams@plt>
  428c34:	mov	x23, x0
  428c38:	cbnz	x23, 42884c <ASN1_generate_nconf@plt+0x9edc>
  428c3c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428c40:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428c44:	add	x1, x1, #0xb8
  428c48:	mov	w21, #0x1                   	// #1
  428c4c:	ldr	x0, [x19, #56]
  428c50:	mov	x23, #0x0                   	// #0
  428c54:	bl	419740 <BIO_printf@plt>
  428c58:	ldr	x0, [x19, #56]
  428c5c:	bl	41e7f0 <ERR_print_errors@plt>
  428c60:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428c64:	bl	41afd0 <DH_new@plt>
  428c68:	mov	x23, x0
  428c6c:	ldr	w2, [sp, #132]
  428c70:	mov	w3, w19
  428c74:	ldr	x0, [x25, #56]
  428c78:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428c7c:	add	x1, x1, #0x30
  428c80:	bl	419740 <BIO_printf@plt>
  428c84:	ldr	x0, [x25, #56]
  428c88:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428c8c:	add	x1, x1, #0x70
  428c90:	bl	419740 <BIO_printf@plt>
  428c94:	cbz	x23, 428cb0 <ASN1_generate_nconf@plt+0xa340>
  428c98:	ldr	w1, [sp, #132]
  428c9c:	mov	w2, w19
  428ca0:	mov	x3, x24
  428ca4:	mov	x0, x23
  428ca8:	bl	419670 <DH_generate_parameters_ex@plt>
  428cac:	cbnz	w0, 428840 <ASN1_generate_nconf@plt+0x9ed0>
  428cb0:	mov	x0, x24
  428cb4:	bl	41e840 <BN_GENCB_free@plt>
  428cb8:	ldr	x0, [x25, #56]
  428cbc:	mov	w21, #0x1                   	// #1
  428cc0:	mov	x24, #0x0                   	// #0
  428cc4:	bl	41e7f0 <ERR_print_errors@plt>
  428cc8:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428ccc:	mov	x1, x23
  428cd0:	mov	x0, x22
  428cd4:	bl	41bd80 <DHparams_print@plt>
  428cd8:	b	428850 <ASN1_generate_nconf@plt+0x9ee0>
  428cdc:	mov	x0, x23
  428ce0:	bl	41a0e0 <DH_size@plt>
  428ce4:	mov	w20, w0
  428ce8:	mov	x0, x23
  428cec:	bl	41e380 <DH_bits@plt>
  428cf0:	mov	w19, w0
  428cf4:	add	x3, sp, #0x98
  428cf8:	mov	x2, #0x0                   	// #0
  428cfc:	add	x1, sp, #0x90
  428d00:	mov	x0, x23
  428d04:	bl	41e7d0 <DH_get0_pqg@plt>
  428d08:	mov	w0, w20
  428d0c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d10:	add	x1, x1, #0x230
  428d14:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  428d18:	mov	w2, w19
  428d1c:	mov	x20, x0
  428d20:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d24:	mov	x0, x22
  428d28:	add	x1, x1, #0x240
  428d2c:	bl	419740 <BIO_printf@plt>
  428d30:	ldr	x1, [sp, #144]
  428d34:	mov	x4, x20
  428d38:	mov	w3, w19
  428d3c:	mov	x0, x22
  428d40:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d44:	add	x2, x2, #0x260
  428d48:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  428d4c:	ldr	x1, [sp, #152]
  428d50:	mov	x4, x20
  428d54:	mov	w3, w19
  428d58:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d5c:	add	x2, x2, #0x268
  428d60:	mov	x0, x22
  428d64:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  428d68:	mov	x0, x22
  428d6c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d70:	add	x1, x1, #0x270
  428d74:	bl	419740 <BIO_printf@plt>
  428d78:	mov	w3, w19
  428d7c:	mov	w2, w19
  428d80:	mov	x0, x22
  428d84:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428d88:	add	x1, x1, #0x2c8
  428d8c:	bl	419740 <BIO_printf@plt>
  428d90:	mov	w3, w19
  428d94:	mov	w2, w19
  428d98:	mov	x0, x22
  428d9c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428da0:	add	x1, x1, #0x300
  428da4:	bl	419740 <BIO_printf@plt>
  428da8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428dac:	add	x1, x1, #0x338
  428db0:	mov	x0, x22
  428db4:	bl	419740 <BIO_printf@plt>
  428db8:	mov	x0, x23
  428dbc:	bl	41d370 <DH_get_length@plt>
  428dc0:	cmp	x0, #0x0
  428dc4:	b.le	428de4 <ASN1_generate_nconf@plt+0xa474>
  428dc8:	mov	x0, x23
  428dcc:	bl	41d370 <DH_get_length@plt>
  428dd0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428dd4:	mov	x2, x0
  428dd8:	add	x1, x1, #0x3e0
  428ddc:	mov	x0, x22
  428de0:	bl	419740 <BIO_printf@plt>
  428de4:	mov	x0, x22
  428de8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428dec:	add	x1, x1, #0x438
  428df0:	bl	419740 <BIO_printf@plt>
  428df4:	mov	x0, x20
  428df8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428dfc:	mov	w2, #0x153                 	// #339
  428e00:	add	x1, x1, #0x450
  428e04:	bl	41b1e0 <CRYPTO_free@plt>
  428e08:	b	42885c <ASN1_generate_nconf@plt+0x9eec>
  428e0c:	mov	x0, x19
  428e10:	bl	41cd80 <DSA_free@plt>
  428e14:	mov	x0, x24
  428e18:	bl	41e840 <BN_GENCB_free@plt>
  428e1c:	ldr	x0, [x25, #56]
  428e20:	mov	x23, #0x0                   	// #0
  428e24:	mov	x24, #0x0                   	// #0
  428e28:	bl	41e7f0 <ERR_print_errors@plt>
  428e2c:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428e30:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428e34:	mov	x23, #0x0                   	// #0
  428e38:	mov	w21, #0x1                   	// #1
  428e3c:	ldr	x0, [x0, #56]
  428e40:	bl	41e7f0 <ERR_print_errors@plt>
  428e44:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428e48:	mov	x23, #0x0                   	// #0
  428e4c:	mov	w21, #0x1                   	// #1
  428e50:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428e54:	adrp	x19, 41a000 <SSL_CONF_CTX_set_flags@plt>
  428e58:	add	x19, x19, #0xfd0
  428e5c:	mov	x0, x19
  428e60:	mov	x2, x24
  428e64:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  428e68:	mov	x3, #0x0                   	// #0
  428e6c:	add	x1, x1, #0xf80
  428e70:	bl	419890 <ASN1_d2i_bio@plt>
  428e74:	mov	x23, x0
  428e78:	cbnz	x0, 42884c <ASN1_generate_nconf@plt+0x9edc>
  428e7c:	mov	x0, x24
  428e80:	mov	x3, #0x0                   	// #0
  428e84:	mov	x2, #0x0                   	// #0
  428e88:	mov	w1, #0x1                   	// #1
  428e8c:	bl	41de90 <BIO_ctrl@plt>
  428e90:	cbnz	w0, 428c3c <ASN1_generate_nconf@plt+0xa2cc>
  428e94:	mov	x0, x19
  428e98:	mov	x2, x24
  428e9c:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  428ea0:	mov	x3, #0x0                   	// #0
  428ea4:	add	x1, x1, #0x8c0
  428ea8:	bl	419890 <ASN1_d2i_bio@plt>
  428eac:	mov	x23, x0
  428eb0:	b	428c38 <ASN1_generate_nconf@plt+0xa2c8>
  428eb4:	mov	x2, x24
  428eb8:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  428ebc:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  428ec0:	add	x1, x1, #0x760
  428ec4:	add	x0, x0, #0x640
  428ec8:	mov	x3, #0x0                   	// #0
  428ecc:	bl	419890 <ASN1_d2i_bio@plt>
  428ed0:	mov	x19, x0
  428ed4:	b	428ac0 <ASN1_generate_nconf@plt+0xa150>
  428ed8:	cbz	x0, 428f68 <ASN1_generate_nconf@plt+0xa5f8>
  428edc:	mov	x2, x23
  428ee0:	mov	x1, x22
  428ee4:	adrp	x0, 41d000 <BIO_test_flags@plt>
  428ee8:	add	x0, x0, #0x4f0
  428eec:	bl	41d2e0 <ASN1_i2d_bio@plt>
  428ef0:	str	w0, [sp, #128]
  428ef4:	b	42889c <ASN1_generate_nconf@plt+0x9f2c>
  428ef8:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428efc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428f00:	add	x1, x1, #0x1e8
  428f04:	ldr	x0, [x25, #56]
  428f08:	bl	419740 <BIO_printf@plt>
  428f0c:	ldr	w0, [sp, #132]
  428f10:	cbz	w0, 428858 <ASN1_generate_nconf@plt+0x9ee8>
  428f14:	ldr	w0, [sp, #128]
  428f18:	cbz	w0, 428858 <ASN1_generate_nconf@plt+0x9ee8>
  428f1c:	b	428b2c <ASN1_generate_nconf@plt+0xa1bc>
  428f20:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428f24:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  428f28:	add	x1, x1, #0x98
  428f2c:	mov	x23, #0x0                   	// #0
  428f30:	ldr	x0, [x19, #56]
  428f34:	bl	419740 <BIO_printf@plt>
  428f38:	ldr	x0, [x19, #56]
  428f3c:	bl	41e7f0 <ERR_print_errors@plt>
  428f40:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428f44:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  428f48:	ldr	w21, [sp, #116]
  428f4c:	ldr	x0, [x0, #56]
  428f50:	bl	41e7f0 <ERR_print_errors@plt>
  428f54:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428f58:	mov	x0, x22
  428f5c:	bl	41e4a0 <PEM_write_bio_DHparams@plt>
  428f60:	str	w0, [sp, #128]
  428f64:	b	42889c <ASN1_generate_nconf@plt+0x9f2c>
  428f68:	mov	x2, x23
  428f6c:	mov	x1, x22
  428f70:	adrp	x0, 41d000 <BIO_test_flags@plt>
  428f74:	add	x0, x0, #0x350
  428f78:	bl	41d2e0 <ASN1_i2d_bio@plt>
  428f7c:	str	w0, [sp, #128]
  428f80:	b	42889c <ASN1_generate_nconf@plt+0x9f2c>
  428f84:	mov	x0, x24
  428f88:	bl	41e840 <BN_GENCB_free@plt>
  428f8c:	ldr	x0, [x25, #56]
  428f90:	mov	x24, #0x0                   	// #0
  428f94:	bl	41e7f0 <ERR_print_errors@plt>
  428f98:	b	428998 <ASN1_generate_nconf@plt+0xa028>
  428f9c:	nop
  428fa0:	stp	x29, x30, [sp, #-176]!
  428fa4:	mov	w3, #0x8005                	// #32773
  428fa8:	mov	x29, sp
  428fac:	stp	x23, x24, [sp, #48]
  428fb0:	adrp	x23, 467000 <ASN1_generate_nconf@plt+0x48690>
  428fb4:	add	x23, x23, #0xab8
  428fb8:	mov	x2, x23
  428fbc:	stp	x19, x20, [sp, #16]
  428fc0:	mov	w20, #0x0                   	// #0
  428fc4:	stp	x21, x22, [sp, #32]
  428fc8:	mov	w19, #0x0                   	// #0
  428fcc:	mov	w21, #0x2                   	// #2
  428fd0:	stp	x25, x26, [sp, #64]
  428fd4:	mov	w22, #0x1                   	// #1
  428fd8:	mov	w26, #0x0                   	// #0
  428fdc:	stp	x27, x28, [sp, #80]
  428fe0:	mov	x25, #0x0                   	// #0
  428fe4:	mov	w28, #0x0                   	// #0
  428fe8:	stp	w3, w3, [sp, #136]
  428fec:	mov	x27, #0x0                   	// #0
  428ff0:	stp	xzr, xzr, [sp, #144]
  428ff4:	str	xzr, [sp, #160]
  428ff8:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  428ffc:	mov	x24, x0
  429000:	stp	xzr, xzr, [sp, #96]
  429004:	str	xzr, [sp, #112]
  429008:	str	wzr, [sp, #120]
  42900c:	nop
  429010:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  429014:	cbz	w0, 429108 <ASN1_generate_nconf@plt+0xa798>
  429018:	cmp	w0, #0xa
  42901c:	b.eq	429318 <ASN1_generate_nconf@plt+0xa9a8>  // b.none
  429020:	b.gt	4290dc <ASN1_generate_nconf@plt+0xa76c>
  429024:	cmp	w0, #0x4
  429028:	b.eq	42930c <ASN1_generate_nconf@plt+0xa99c>  // b.none
  42902c:	b.gt	429288 <ASN1_generate_nconf@plt+0xa918>
  429030:	cmp	w0, #0x2
  429034:	b.eq	429324 <ASN1_generate_nconf@plt+0xa9b4>  // b.none
  429038:	b.le	429260 <ASN1_generate_nconf@plt+0xa8f0>
  42903c:	cmp	w0, #0x3
  429040:	b.ne	429010 <ASN1_generate_nconf@plt+0xa6a0>  // b.any
  429044:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429048:	add	x2, sp, #0x8c
  42904c:	mov	x1, #0x7be                 	// #1982
  429050:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  429054:	cbnz	w0, 429010 <ASN1_generate_nconf@plt+0xa6a0>
  429058:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42905c:	mov	x2, x24
  429060:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  429064:	mov	w22, #0x0                   	// #0
  429068:	ldr	x0, [x0, #56]
  42906c:	add	x1, x1, #0xd68
  429070:	mov	x24, #0x0                   	// #0
  429074:	mov	x27, #0x0                   	// #0
  429078:	bl	419740 <BIO_printf@plt>
  42907c:	mov	x0, x27
  429080:	bl	41ce30 <BIO_free_all@plt>
  429084:	mov	x0, x24
  429088:	bl	41cd80 <DSA_free@plt>
  42908c:	mov	x0, x25
  429090:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  429094:	ldr	x0, [sp, #152]
  429098:	adrp	x19, 467000 <ASN1_generate_nconf@plt+0x48690>
  42909c:	add	x19, x19, #0x8d8
  4290a0:	mov	w2, #0x105                 	// #261
  4290a4:	mov	x1, x19
  4290a8:	bl	41b1e0 <CRYPTO_free@plt>
  4290ac:	ldr	x0, [sp, #160]
  4290b0:	mov	x1, x19
  4290b4:	mov	w2, #0x106                 	// #262
  4290b8:	bl	41b1e0 <CRYPTO_free@plt>
  4290bc:	mov	w0, w22
  4290c0:	ldp	x19, x20, [sp, #16]
  4290c4:	ldp	x21, x22, [sp, #32]
  4290c8:	ldp	x23, x24, [sp, #48]
  4290cc:	ldp	x25, x26, [sp, #64]
  4290d0:	ldp	x27, x28, [sp, #80]
  4290d4:	ldp	x29, x30, [sp], #176
  4290d8:	ret
  4290dc:	cmp	w0, #0xe
  4290e0:	b.eq	429304 <ASN1_generate_nconf@plt+0xa994>  // b.none
  4290e4:	b.le	4292d8 <ASN1_generate_nconf@plt+0xa968>
  4290e8:	cmp	w0, #0x10
  4290ec:	b.eq	429350 <ASN1_generate_nconf@plt+0xa9e0>  // b.none
  4290f0:	cmp	w0, #0x11
  4290f4:	b.ne	42929c <ASN1_generate_nconf@plt+0xa92c>  // b.any
  4290f8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4290fc:	mov	x27, x0
  429100:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  429104:	cbnz	w0, 429018 <ASN1_generate_nconf@plt+0xa6a8>
  429108:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42910c:	mov	w22, w0
  429110:	cbnz	w0, 429058 <ASN1_generate_nconf@plt+0xa6e8>
  429114:	orr	w1, w20, w28
  429118:	str	w1, [sp, #124]
  42911c:	eor	w0, w20, #0x1
  429120:	add	x3, sp, #0xa0
  429124:	ands	w28, w0, w19
  429128:	add	x2, sp, #0x98
  42912c:	mov	x1, x27
  429130:	ldr	x0, [sp, #96]
  429134:	b.eq	42935c <ASN1_generate_nconf@plt+0xa9ec>  // b.none
  429138:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42913c:	cbz	w0, 4293d4 <ASN1_generate_nconf@plt+0xaa64>
  429140:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429144:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429148:	add	x1, x1, #0x7e8
  42914c:	ldr	x0, [x23, #56]
  429150:	bl	419740 <BIO_printf@plt>
  429154:	ldr	w1, [sp, #136]
  429158:	mov	x4, x25
  42915c:	ldr	x0, [sp, #104]
  429160:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  429164:	ldr	x3, [sp, #152]
  429168:	add	x5, x5, #0x808
  42916c:	mov	w2, #0x1                   	// #1
  429170:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  429174:	mov	x27, x0
  429178:	cbz	x27, 4293f8 <ASN1_generate_nconf@plt+0xaa88>
  42917c:	mov	x0, x27
  429180:	bl	41ac00 <EVP_PKEY_get1_DSA@plt>
  429184:	mov	x24, x0
  429188:	mov	x0, x27
  42918c:	bl	41d9c0 <EVP_PKEY_free@plt>
  429190:	cbz	x24, 4293f8 <ASN1_generate_nconf@plt+0xaa88>
  429194:	ldr	w1, [sp, #140]
  429198:	mov	w2, w28
  42919c:	ldr	x0, [sp, #112]
  4291a0:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  4291a4:	mov	x27, x0
  4291a8:	cbz	x0, 429464 <ASN1_generate_nconf@plt+0xaaf4>
  4291ac:	cbnz	w19, 4293ac <ASN1_generate_nconf@plt+0xaa3c>
  4291b0:	cbnz	w26, 429420 <ASN1_generate_nconf@plt+0xaab0>
  4291b4:	ldr	w0, [sp, #120]
  4291b8:	cbnz	w0, 42907c <ASN1_generate_nconf@plt+0xa70c>
  4291bc:	ldr	x0, [x23, #56]
  4291c0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4291c4:	add	x1, x1, #0x840
  4291c8:	bl	419740 <BIO_printf@plt>
  4291cc:	ldr	w0, [sp, #140]
  4291d0:	cmp	w0, #0x4
  4291d4:	b.eq	42946c <ASN1_generate_nconf@plt+0xaafc>  // b.none
  4291d8:	mov	w1, #0x8005                	// #32773
  4291dc:	cmp	w0, w1
  4291e0:	b.eq	429488 <ASN1_generate_nconf@plt+0xab18>  // b.none
  4291e4:	sub	w0, w0, #0xb
  4291e8:	cmp	w0, #0x1
  4291ec:	b.hi	4294a4 <ASN1_generate_nconf@plt+0xab34>  // b.pmore
  4291f0:	bl	41a3f0 <EVP_PKEY_new@plt>
  4291f4:	mov	w22, #0x1                   	// #1
  4291f8:	mov	x26, x0
  4291fc:	cbz	x0, 42907c <ASN1_generate_nconf@plt+0xa70c>
  429200:	mov	x1, x24
  429204:	bl	419900 <EVP_PKEY_set1_DSA@plt>
  429208:	ldr	w0, [sp, #140]
  42920c:	cmp	w0, #0xc
  429210:	b.eq	429504 <ASN1_generate_nconf@plt+0xab94>  // b.none
  429214:	ldr	w0, [sp, #124]
  429218:	mov	x1, x26
  42921c:	cbz	w0, 4294f4 <ASN1_generate_nconf@plt+0xab84>
  429220:	mov	x0, x27
  429224:	bl	41a740 <i2b_PublicKey_bio@plt>
  429228:	mov	w19, w0
  42922c:	mov	x0, x26
  429230:	bl	41d9c0 <EVP_PKEY_free@plt>
  429234:	cmp	w19, #0x0
  429238:	mov	w22, #0x0                   	// #0
  42923c:	b.gt	42907c <ASN1_generate_nconf@plt+0xa70c>
  429240:	ldr	x0, [x23, #56]
  429244:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429248:	add	x1, x1, #0x8b8
  42924c:	mov	w22, #0x1                   	// #1
  429250:	bl	419740 <BIO_printf@plt>
  429254:	ldr	x0, [x23, #56]
  429258:	bl	41e7f0 <ERR_print_errors@plt>
  42925c:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  429260:	cmn	w0, #0x1
  429264:	b.eq	429058 <ASN1_generate_nconf@plt+0xa6e8>  // b.none
  429268:	cmp	w0, #0x1
  42926c:	b.ne	429010 <ASN1_generate_nconf@plt+0xa6a0>  // b.any
  429270:	mov	x0, x23
  429274:	mov	w22, #0x0                   	// #0
  429278:	mov	x24, #0x0                   	// #0
  42927c:	mov	x27, #0x0                   	// #0
  429280:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  429284:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  429288:	cmp	w0, #0x6
  42928c:	b.eq	42933c <ASN1_generate_nconf@plt+0xa9cc>  // b.none
  429290:	b.le	4292c4 <ASN1_generate_nconf@plt+0xa954>
  429294:	sub	w21, w0, #0x7
  429298:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  42929c:	cmp	w0, #0xf
  4292a0:	b.ne	429010 <ASN1_generate_nconf@plt+0xa6a0>  // b.any
  4292a4:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  4292a8:	add	x1, sp, #0x90
  4292ac:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  4292b0:	cbnz	w0, 429010 <ASN1_generate_nconf@plt+0xa6a0>
  4292b4:	mov	w22, #0x1                   	// #1
  4292b8:	mov	x24, #0x0                   	// #0
  4292bc:	mov	x27, #0x0                   	// #0
  4292c0:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  4292c4:	cmp	w0, #0x5
  4292c8:	b.ne	429010 <ASN1_generate_nconf@plt+0xa6a0>  // b.any
  4292cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4292d0:	str	x0, [sp, #112]
  4292d4:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  4292d8:	cmp	w0, #0xc
  4292dc:	b.eq	4292fc <ASN1_generate_nconf@plt+0xa98c>  // b.none
  4292e0:	cmp	w0, #0xd
  4292e4:	b.ne	4292f0 <ASN1_generate_nconf@plt+0xa980>  // b.any
  4292e8:	mov	w20, #0x1                   	// #1
  4292ec:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  4292f0:	cmp	w0, #0xb
  4292f4:	csel	w19, w19, w22, ne  // ne = any
  4292f8:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  4292fc:	mov	w26, #0x1                   	// #1
  429300:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  429304:	mov	w28, #0x1                   	// #1
  429308:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  42930c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429310:	str	x0, [sp, #104]
  429314:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  429318:	mov	w0, #0x1                   	// #1
  42931c:	str	w0, [sp, #120]
  429320:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  429324:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429328:	add	x2, sp, #0x88
  42932c:	mov	x1, #0x7be                 	// #1982
  429330:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  429334:	cbnz	w0, 429010 <ASN1_generate_nconf@plt+0xa6a0>
  429338:	b	429058 <ASN1_generate_nconf@plt+0xa6e8>
  42933c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429340:	mov	w1, #0x0                   	// #0
  429344:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  429348:	mov	x25, x0
  42934c:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  429350:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429354:	str	x0, [sp, #96]
  429358:	b	429010 <ASN1_generate_nconf@plt+0xa6a0>
  42935c:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  429360:	cbz	w0, 4293d4 <ASN1_generate_nconf@plt+0xaa64>
  429364:	ldr	w0, [sp, #124]
  429368:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42936c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429370:	add	x1, x1, #0x7e8
  429374:	eor	w28, w0, #0x1
  429378:	ldr	x0, [x23, #56]
  42937c:	bl	419740 <BIO_printf@plt>
  429380:	cbz	w20, 429154 <ASN1_generate_nconf@plt+0xa7e4>
  429384:	ldr	w1, [sp, #136]
  429388:	mov	x4, x25
  42938c:	ldr	x0, [sp, #104]
  429390:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  429394:	ldr	x3, [sp, #152]
  429398:	add	x5, x5, #0x7f8
  42939c:	mov	w2, #0x1                   	// #1
  4293a0:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  4293a4:	mov	x27, x0
  4293a8:	b	429178 <ASN1_generate_nconf@plt+0xa808>
  4293ac:	mov	x1, x24
  4293b0:	mov	w2, #0x0                   	// #0
  4293b4:	bl	41bdc0 <DSA_print@plt>
  4293b8:	cbnz	w0, 4291b0 <ASN1_generate_nconf@plt+0xa840>
  4293bc:	ldr	x0, [sp, #112]
  4293c0:	mov	w22, w19
  4293c4:	bl	41be90 <perror@plt>
  4293c8:	ldr	x0, [x23, #56]
  4293cc:	bl	41e7f0 <ERR_print_errors@plt>
  4293d0:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  4293d4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4293d8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4293dc:	mov	w22, #0x1                   	// #1
  4293e0:	add	x1, x1, #0x7c8
  4293e4:	ldr	x0, [x0, #56]
  4293e8:	mov	x24, #0x0                   	// #0
  4293ec:	mov	x27, #0x0                   	// #0
  4293f0:	bl	419740 <BIO_printf@plt>
  4293f4:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  4293f8:	ldr	x0, [x23, #56]
  4293fc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429400:	add	x1, x1, #0x818
  429404:	mov	w22, #0x1                   	// #1
  429408:	mov	x24, #0x0                   	// #0
  42940c:	mov	x27, #0x0                   	// #0
  429410:	bl	419740 <BIO_printf@plt>
  429414:	ldr	x0, [x23, #56]
  429418:	bl	41e7f0 <ERR_print_errors@plt>
  42941c:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  429420:	mov	x2, #0x0                   	// #0
  429424:	add	x1, sp, #0xa8
  429428:	mov	x0, x24
  42942c:	str	xzr, [sp, #168]
  429430:	bl	41b150 <DSA_get0_key@plt>
  429434:	mov	x0, x27
  429438:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42943c:	add	x1, x1, #0x830
  429440:	bl	419740 <BIO_printf@plt>
  429444:	ldr	x1, [sp, #168]
  429448:	mov	x0, x27
  42944c:	bl	41d260 <BN_print@plt>
  429450:	mov	x0, x27
  429454:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  429458:	add	x1, x1, #0xa60
  42945c:	bl	419740 <BIO_printf@plt>
  429460:	b	4291b4 <ASN1_generate_nconf@plt+0xa844>
  429464:	mov	w22, #0x1                   	// #1
  429468:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  42946c:	ldr	w0, [sp, #124]
  429470:	mov	x1, x24
  429474:	cbz	w0, 4294bc <ASN1_generate_nconf@plt+0xab4c>
  429478:	mov	x0, x27
  42947c:	bl	419b50 <i2d_DSA_PUBKEY_bio@plt>
  429480:	mov	w19, w0
  429484:	b	429234 <ASN1_generate_nconf@plt+0xa8c4>
  429488:	ldr	w0, [sp, #124]
  42948c:	cbz	w0, 4294cc <ASN1_generate_nconf@plt+0xab5c>
  429490:	mov	x1, x24
  429494:	mov	x0, x27
  429498:	bl	41e3c0 <PEM_write_bio_DSA_PUBKEY@plt>
  42949c:	mov	w19, w0
  4294a0:	b	429234 <ASN1_generate_nconf@plt+0xa8c4>
  4294a4:	ldr	x0, [x23, #56]
  4294a8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4294ac:	mov	w22, #0x1                   	// #1
  4294b0:	add	x1, x1, #0x888
  4294b4:	bl	419740 <BIO_printf@plt>
  4294b8:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  4294bc:	mov	x0, x27
  4294c0:	bl	41afa0 <i2d_DSAPrivateKey_bio@plt>
  4294c4:	mov	w19, w0
  4294c8:	b	429234 <ASN1_generate_nconf@plt+0xa8c4>
  4294cc:	ldr	x2, [sp, #144]
  4294d0:	mov	x1, x24
  4294d4:	ldr	x6, [sp, #160]
  4294d8:	mov	x0, x27
  4294dc:	mov	x5, #0x0                   	// #0
  4294e0:	mov	w4, #0x0                   	// #0
  4294e4:	mov	x3, #0x0                   	// #0
  4294e8:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  4294ec:	mov	w19, w0
  4294f0:	b	429234 <ASN1_generate_nconf@plt+0xa8c4>
  4294f4:	mov	x0, x27
  4294f8:	bl	41df80 <i2b_PrivateKey_bio@plt>
  4294fc:	mov	w19, w0
  429500:	b	42922c <ASN1_generate_nconf@plt+0xa8bc>
  429504:	cbnz	w20, 429528 <ASN1_generate_nconf@plt+0xabb8>
  429508:	ldr	x4, [sp, #160]
  42950c:	mov	w2, w21
  429510:	mov	x1, x26
  429514:	mov	x0, x27
  429518:	mov	x3, #0x0                   	// #0
  42951c:	bl	41a300 <i2b_PVK_bio@plt>
  429520:	mov	w19, w0
  429524:	b	42922c <ASN1_generate_nconf@plt+0xa8bc>
  429528:	ldr	x0, [x23, #56]
  42952c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429530:	add	x1, x1, #0x858
  429534:	mov	w22, w20
  429538:	bl	419740 <BIO_printf@plt>
  42953c:	mov	x0, x26
  429540:	bl	41d9c0 <EVP_PKEY_free@plt>
  429544:	b	42907c <ASN1_generate_nconf@plt+0xa70c>
  429548:	stp	x29, x30, [sp, #-48]!
  42954c:	cmp	w0, #0x3
  429550:	mov	w1, #0x3f                  	// #63
  429554:	mov	x29, sp
  429558:	str	x19, [sp, #16]
  42955c:	mov	x19, x2
  429560:	b.hi	429570 <ASN1_generate_nconf@plt+0xac00>  // b.pmore
  429564:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  429568:	add	x1, x1, #0x30
  42956c:	ldrb	w1, [x1, w0, sxtw]
  429570:	mov	x0, x19
  429574:	strb	w1, [sp, #47]
  429578:	bl	419e80 <BN_GENCB_get_arg@plt>
  42957c:	add	x1, sp, #0x2f
  429580:	mov	w2, #0x1                   	// #1
  429584:	bl	41cb90 <BIO_write@plt>
  429588:	mov	x0, x19
  42958c:	bl	419e80 <BN_GENCB_get_arg@plt>
  429590:	mov	x3, #0x0                   	// #0
  429594:	mov	x2, #0x0                   	// #0
  429598:	mov	w1, #0xb                   	// #11
  42959c:	bl	41de90 <BIO_ctrl@plt>
  4295a0:	mov	w0, #0x1                   	// #1
  4295a4:	ldr	x19, [sp, #16]
  4295a8:	ldp	x29, x30, [sp], #48
  4295ac:	ret
  4295b0:	stp	x29, x30, [sp, #-144]!
  4295b4:	mov	w3, #0x8005                	// #32773
  4295b8:	mov	x29, sp
  4295bc:	stp	x21, x22, [sp, #32]
  4295c0:	adrp	x21, 468000 <ASN1_generate_nconf@plt+0x49690>
  4295c4:	add	x21, x21, #0x30
  4295c8:	add	x2, x21, #0x8
  4295cc:	stp	x19, x20, [sp, #16]
  4295d0:	mov	w22, #0x0                   	// #0
  4295d4:	stp	x23, x24, [sp, #48]
  4295d8:	mov	w19, #0x0                   	// #0
  4295dc:	mov	w23, #0x0                   	// #0
  4295e0:	stp	x25, x26, [sp, #64]
  4295e4:	mov	w20, #0x1                   	// #1
  4295e8:	mov	x26, #0x0                   	// #0
  4295ec:	stp	x27, x28, [sp, #80]
  4295f0:	mov	x25, #0x0                   	// #0
  4295f4:	mov	x27, #0x0                   	// #0
  4295f8:	stp	wzr, w3, [sp, #108]
  4295fc:	mov	w28, #0x0                   	// #0
  429600:	str	w3, [sp, #116]
  429604:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  429608:	mov	x24, x0
  42960c:	nop
  429610:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  429614:	mov	w1, w0
  429618:	cbz	w0, 429668 <ASN1_generate_nconf@plt+0xacf8>
  42961c:	cmp	w1, #0x6
  429620:	b.eq	4298d8 <ASN1_generate_nconf@plt+0xaf68>  // b.none
  429624:	b.gt	4297ac <ASN1_generate_nconf@plt+0xae3c>
  429628:	cmp	w1, #0x3
  42962c:	b.eq	4298c0 <ASN1_generate_nconf@plt+0xaf50>  // b.none
  429630:	b.gt	429868 <ASN1_generate_nconf@plt+0xaef8>
  429634:	cmp	w1, #0x1
  429638:	b.eq	4298a0 <ASN1_generate_nconf@plt+0xaf30>  // b.none
  42963c:	cmp	w1, #0x2
  429640:	b.ne	4297ec <ASN1_generate_nconf@plt+0xae7c>  // b.any
  429644:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429648:	add	x2, sp, #0x70
  42964c:	mov	x1, #0x2                   	// #2
  429650:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  429654:	cbz	w0, 4297f4 <ASN1_generate_nconf@plt+0xae84>
  429658:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42965c:	mov	w1, w0
  429660:	cbnz	w0, 42961c <ASN1_generate_nconf@plt+0xacac>
  429664:	nop
  429668:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42966c:	mov	w20, w0
  429670:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  429674:	mov	w24, #0xffffffff            	// #-1
  429678:	cmp	w20, #0x1
  42967c:	b.eq	4299b8 <ASN1_generate_nconf@plt+0xb048>  // b.none
  429680:	ldr	w2, [sp, #112]
  429684:	mov	x0, x26
  429688:	mov	w1, #0x72                  	// #114
  42968c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  429690:	mov	x20, x0
  429694:	cbz	x0, 4297d4 <ASN1_generate_nconf@plt+0xae64>
  429698:	ldr	w1, [sp, #116]
  42969c:	mov	x0, x27
  4296a0:	mov	w2, w22
  4296a4:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  4296a8:	mov	x21, x0
  4296ac:	cbz	x0, 4299d4 <ASN1_generate_nconf@plt+0xb064>
  4296b0:	cmp	w24, #0x0
  4296b4:	b.le	429900 <ASN1_generate_nconf@plt+0xaf90>
  4296b8:	mov	w2, #0x2710                	// #10000
  4296bc:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4296c0:	cmp	w24, w2
  4296c4:	b.gt	429b5c <ASN1_generate_nconf@plt+0xb1ec>
  4296c8:	bl	419620 <BN_GENCB_new@plt>
  4296cc:	mov	x27, x0
  4296d0:	cbz	x0, 429b98 <ASN1_generate_nconf@plt+0xb228>
  4296d4:	ldr	x2, [x26, #56]
  4296d8:	adrp	x1, 429000 <ASN1_generate_nconf@plt+0xa690>
  4296dc:	add	x1, x1, #0x548
  4296e0:	bl	41be50 <BN_GENCB_set@plt>
  4296e4:	bl	41e640 <DSA_new@plt>
  4296e8:	mov	x24, x0
  4296ec:	ldr	x0, [x26, #56]
  4296f0:	cbz	x24, 429bb4 <ASN1_generate_nconf@plt+0xb244>
  4296f4:	ldr	w2, [sp, #108]
  4296f8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4296fc:	add	x1, x1, #0x0
  429700:	bl	419740 <BIO_printf@plt>
  429704:	ldr	x0, [x26, #56]
  429708:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42970c:	add	x1, x1, #0xd40
  429710:	bl	419740 <BIO_printf@plt>
  429714:	ldr	w1, [sp, #108]
  429718:	mov	x6, x27
  42971c:	mov	x0, x24
  429720:	mov	x5, #0x0                   	// #0
  429724:	mov	x4, #0x0                   	// #0
  429728:	mov	w3, #0x0                   	// #0
  42972c:	mov	x2, #0x0                   	// #0
  429730:	bl	4197c0 <DSA_generate_parameters_ex@plt>
  429734:	cbz	w0, 429998 <ASN1_generate_nconf@plt+0xb028>
  429738:	cbnz	w28, 429954 <ASN1_generate_nconf@plt+0xafe4>
  42973c:	cbnz	w23, 429a08 <ASN1_generate_nconf@plt+0xb098>
  429740:	ldr	w0, [sp, #116]
  429744:	cmp	w0, #0x4
  429748:	b.eq	4299e4 <ASN1_generate_nconf@plt+0xb074>  // b.none
  42974c:	cbz	w19, 429964 <ASN1_generate_nconf@plt+0xaff4>
  429750:	cbz	w22, 429820 <ASN1_generate_nconf@plt+0xaeb0>
  429754:	mov	x0, x24
  429758:	mov	w22, #0x1                   	// #1
  42975c:	bl	41cb70 <DSAparams_dup@plt>
  429760:	mov	x19, x0
  429764:	cbz	x0, 429820 <ASN1_generate_nconf@plt+0xaeb0>
  429768:	bl	41ac70 <DSA_generate_key@plt>
  42976c:	cbz	w0, 429bd8 <ASN1_generate_nconf@plt+0xb268>
  429770:	ldr	w0, [sp, #116]
  429774:	cmp	w0, #0x4
  429778:	b.eq	429bc8 <ASN1_generate_nconf@plt+0xb258>  // b.none
  42977c:	mov	x1, x19
  429780:	mov	x0, x21
  429784:	mov	x6, #0x0                   	// #0
  429788:	mov	x5, #0x0                   	// #0
  42978c:	mov	w4, #0x0                   	// #0
  429790:	mov	x3, #0x0                   	// #0
  429794:	mov	x2, #0x0                   	// #0
  429798:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  42979c:	mov	x0, x19
  4297a0:	mov	w22, #0x0                   	// #0
  4297a4:	bl	41cd80 <DSA_free@plt>
  4297a8:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  4297ac:	cmp	w1, #0x9
  4297b0:	b.eq	429898 <ASN1_generate_nconf@plt+0xaf28>  // b.none
  4297b4:	b.le	42987c <ASN1_generate_nconf@plt+0xaf0c>
  4297b8:	cmp	w1, #0xa
  4297bc:	b.eq	4298ec <ASN1_generate_nconf@plt+0xaf7c>  // b.none
  4297c0:	sub	w1, w1, #0x5dd
  4297c4:	cmp	w1, #0x1
  4297c8:	b.hi	429610 <ASN1_generate_nconf@plt+0xaca0>  // b.pmore
  4297cc:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4297d0:	cbnz	w0, 429610 <ASN1_generate_nconf@plt+0xaca0>
  4297d4:	mov	w22, #0x1                   	// #1
  4297d8:	mov	x27, #0x0                   	// #0
  4297dc:	mov	x21, #0x0                   	// #0
  4297e0:	mov	x20, #0x0                   	// #0
  4297e4:	mov	x24, #0x0                   	// #0
  4297e8:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  4297ec:	cmn	w1, #0x1
  4297f0:	b.ne	429610 <ASN1_generate_nconf@plt+0xaca0>  // b.any
  4297f4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4297f8:	mov	x2, x24
  4297fc:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  429800:	mov	w22, #0x1                   	// #1
  429804:	ldr	x0, [x0, #56]
  429808:	add	x1, x1, #0xd68
  42980c:	mov	x27, #0x0                   	// #0
  429810:	mov	x21, #0x0                   	// #0
  429814:	mov	x20, #0x0                   	// #0
  429818:	mov	x24, #0x0                   	// #0
  42981c:	bl	419740 <BIO_printf@plt>
  429820:	mov	x0, x27
  429824:	bl	41e840 <BN_GENCB_free@plt>
  429828:	mov	x0, x20
  42982c:	bl	41df00 <BIO_free@plt>
  429830:	mov	x0, x21
  429834:	bl	41ce30 <BIO_free_all@plt>
  429838:	mov	x0, x24
  42983c:	bl	41cd80 <DSA_free@plt>
  429840:	mov	x0, x25
  429844:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  429848:	mov	w0, w22
  42984c:	ldp	x19, x20, [sp, #16]
  429850:	ldp	x21, x22, [sp, #32]
  429854:	ldp	x23, x24, [sp, #48]
  429858:	ldp	x25, x26, [sp, #64]
  42985c:	ldp	x27, x28, [sp, #80]
  429860:	ldp	x29, x30, [sp], #144
  429864:	ret
  429868:	cmp	w1, #0x4
  42986c:	b.eq	4298e0 <ASN1_generate_nconf@plt+0xaf70>  // b.none
  429870:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429874:	mov	x27, x0
  429878:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  42987c:	cmp	w1, #0x7
  429880:	b.eq	429890 <ASN1_generate_nconf@plt+0xaf20>  // b.none
  429884:	cmp	w1, #0x8
  429888:	csel	w19, w19, w20, ne  // ne = any
  42988c:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  429890:	mov	w23, #0x1                   	// #1
  429894:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  429898:	mov	w22, #0x1                   	// #1
  42989c:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  4298a0:	add	x0, x21, #0x8
  4298a4:	mov	w22, #0x0                   	// #0
  4298a8:	mov	x27, #0x0                   	// #0
  4298ac:	mov	x21, #0x0                   	// #0
  4298b0:	mov	x20, #0x0                   	// #0
  4298b4:	mov	x24, #0x0                   	// #0
  4298b8:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4298bc:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  4298c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4298c4:	add	x2, sp, #0x74
  4298c8:	mov	x1, #0x2                   	// #2
  4298cc:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4298d0:	cbnz	w0, 429610 <ASN1_generate_nconf@plt+0xaca0>
  4298d4:	b	4297f4 <ASN1_generate_nconf@plt+0xae84>
  4298d8:	mov	w28, #0x1                   	// #1
  4298dc:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  4298e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4298e4:	mov	x26, x0
  4298e8:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  4298ec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4298f0:	mov	w1, #0x0                   	// #0
  4298f4:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4298f8:	mov	x25, x0
  4298fc:	b	429610 <ASN1_generate_nconf@plt+0xaca0>
  429900:	ldr	w0, [sp, #112]
  429904:	cmp	w0, #0x4
  429908:	b.eq	429b74 <ASN1_generate_nconf@plt+0xb204>  // b.none
  42990c:	mov	x0, x20
  429910:	mov	x3, #0x0                   	// #0
  429914:	mov	x2, #0x0                   	// #0
  429918:	mov	x1, #0x0                   	// #0
  42991c:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  429920:	mov	x24, x0
  429924:	mov	x27, #0x0                   	// #0
  429928:	cbnz	x24, 429738 <ASN1_generate_nconf@plt+0xadc8>
  42992c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429930:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429934:	add	x1, x1, #0x98
  429938:	mov	x27, x24
  42993c:	ldr	x0, [x19, #56]
  429940:	mov	w22, #0x1                   	// #1
  429944:	bl	419740 <BIO_printf@plt>
  429948:	ldr	x0, [x19, #56]
  42994c:	bl	41e7f0 <ERR_print_errors@plt>
  429950:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  429954:	mov	x1, x24
  429958:	mov	x0, x21
  42995c:	bl	41b980 <DSAparams_print@plt>
  429960:	b	42973c <ASN1_generate_nconf@plt+0xadcc>
  429964:	mov	x1, x24
  429968:	mov	x0, x21
  42996c:	bl	41d7c0 <PEM_write_bio_DSAparams@plt>
  429970:	cbnz	w0, 429750 <ASN1_generate_nconf@plt+0xade0>
  429974:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429978:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42997c:	add	x1, x1, #0xfc0
  429980:	mov	w22, #0x1                   	// #1
  429984:	ldr	x0, [x19, #56]
  429988:	bl	419740 <BIO_printf@plt>
  42998c:	ldr	x0, [x19, #56]
  429990:	bl	41e7f0 <ERR_print_errors@plt>
  429994:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  429998:	ldr	x0, [x26, #56]
  42999c:	mov	w22, #0x1                   	// #1
  4299a0:	bl	41e7f0 <ERR_print_errors@plt>
  4299a4:	ldr	x0, [x26, #56]
  4299a8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4299ac:	add	x1, x1, #0xd60
  4299b0:	bl	419740 <BIO_printf@plt>
  4299b4:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  4299b8:	ldr	x0, [x0]
  4299bc:	add	x1, sp, #0x6c
  4299c0:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  4299c4:	cbz	w0, 4297d4 <ASN1_generate_nconf@plt+0xae64>
  4299c8:	ldr	w24, [sp, #108]
  4299cc:	tbz	w24, #31, 429680 <ASN1_generate_nconf@plt+0xad10>
  4299d0:	b	4297d4 <ASN1_generate_nconf@plt+0xae64>
  4299d4:	mov	x27, #0x0                   	// #0
  4299d8:	mov	x24, #0x0                   	// #0
  4299dc:	mov	w22, #0x1                   	// #1
  4299e0:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  4299e4:	cbnz	w22, 429754 <ASN1_generate_nconf@plt+0xade4>
  4299e8:	cbnz	w19, 429820 <ASN1_generate_nconf@plt+0xaeb0>
  4299ec:	adrp	x0, 41b000 <strstr@plt>
  4299f0:	mov	x2, x24
  4299f4:	add	x0, x0, #0x80
  4299f8:	mov	x1, x21
  4299fc:	bl	41d2e0 <ASN1_i2d_bio@plt>
  429a00:	cbnz	w0, 429820 <ASN1_generate_nconf@plt+0xaeb0>
  429a04:	b	429974 <ASN1_generate_nconf@plt+0xb004>
  429a08:	add	x3, sp, #0x88
  429a0c:	add	x2, sp, #0x80
  429a10:	add	x1, sp, #0x78
  429a14:	mov	x0, x24
  429a18:	stp	xzr, xzr, [sp, #120]
  429a1c:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429a20:	str	xzr, [sp, #136]
  429a24:	bl	41d5b0 <DSA_get0_pqg@plt>
  429a28:	ldr	x0, [sp, #120]
  429a2c:	bl	41acb0 <BN_num_bits@plt>
  429a30:	mov	w23, w0
  429a34:	ldr	x0, [sp, #120]
  429a38:	bl	41acb0 <BN_num_bits@plt>
  429a3c:	add	w2, w23, #0xe
  429a40:	adds	w23, w23, #0x7
  429a44:	csel	w2, w2, w23, mi  // mi = first
  429a48:	mov	w23, w0
  429a4c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429a50:	add	x1, x1, #0xd88
  429a54:	asr	w0, w2, #3
  429a58:	add	w0, w0, #0x14
  429a5c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  429a60:	mov	x28, x0
  429a64:	mov	w2, w23
  429a68:	ldr	x0, [x26, #48]
  429a6c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429a70:	add	x1, x1, #0xd98
  429a74:	bl	419740 <BIO_printf@plt>
  429a78:	ldr	x0, [x26, #48]
  429a7c:	mov	x4, x28
  429a80:	ldr	x1, [sp, #120]
  429a84:	mov	w3, w23
  429a88:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  429a8c:	add	x2, x2, #0xdb8
  429a90:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  429a94:	ldr	x0, [x26, #48]
  429a98:	mov	x4, x28
  429a9c:	ldr	x1, [sp, #128]
  429aa0:	mov	w3, w23
  429aa4:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  429aa8:	add	x2, x2, #0xdc0
  429aac:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  429ab0:	ldr	x0, [x26, #48]
  429ab4:	mov	x4, x28
  429ab8:	ldr	x1, [sp, #136]
  429abc:	mov	w3, w23
  429ac0:	adrp	x2, 467000 <ASN1_generate_nconf@plt+0x48690>
  429ac4:	add	x2, x2, #0xdc8
  429ac8:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  429acc:	ldr	x0, [x26, #48]
  429ad0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429ad4:	add	x1, x1, #0xdd0
  429ad8:	bl	419740 <BIO_printf@plt>
  429adc:	ldr	x0, [x26, #48]
  429ae0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429ae4:	add	x1, x1, #0xe08
  429ae8:	bl	419740 <BIO_printf@plt>
  429aec:	ldr	x0, [x26, #48]
  429af0:	mov	w3, w23
  429af4:	mov	w2, w23
  429af8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429afc:	add	x1, x1, #0xe38
  429b00:	bl	419740 <BIO_printf@plt>
  429b04:	ldr	x0, [x26, #48]
  429b08:	mov	w3, w23
  429b0c:	mov	w2, w23
  429b10:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429b14:	add	x1, x1, #0xe88
  429b18:	bl	419740 <BIO_printf@plt>
  429b1c:	ldr	x0, [x26, #48]
  429b20:	mov	w2, w23
  429b24:	mov	w3, w23
  429b28:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429b2c:	add	x1, x1, #0xed8
  429b30:	bl	419740 <BIO_printf@plt>
  429b34:	ldr	x0, [x26, #48]
  429b38:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429b3c:	add	x1, x1, #0xf28
  429b40:	bl	419740 <BIO_printf@plt>
  429b44:	mov	x0, x28
  429b48:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429b4c:	mov	w2, #0xcc                  	// #204
  429b50:	add	x1, x1, #0xfb0
  429b54:	bl	41b1e0 <CRYPTO_free@plt>
  429b58:	b	429740 <ASN1_generate_nconf@plt+0xadd0>
  429b5c:	ldr	x0, [x26, #56]
  429b60:	mov	w3, w24
  429b64:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429b68:	add	x1, x1, #0xc68
  429b6c:	bl	419740 <BIO_printf@plt>
  429b70:	b	4296c8 <ASN1_generate_nconf@plt+0xad58>
  429b74:	mov	x2, x20
  429b78:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  429b7c:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  429b80:	add	x1, x1, #0x760
  429b84:	add	x0, x0, #0x640
  429b88:	mov	x3, #0x0                   	// #0
  429b8c:	bl	419890 <ASN1_d2i_bio@plt>
  429b90:	mov	x24, x0
  429b94:	b	429924 <ASN1_generate_nconf@plt+0xafb4>
  429b98:	ldr	x0, [x26, #56]
  429b9c:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429ba0:	mov	x24, #0x0                   	// #0
  429ba4:	add	x1, x1, #0xcf8
  429ba8:	mov	w22, #0x1                   	// #1
  429bac:	bl	419740 <BIO_printf@plt>
  429bb0:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  429bb4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429bb8:	mov	w22, #0x1                   	// #1
  429bbc:	add	x1, x1, #0xd20
  429bc0:	bl	419740 <BIO_printf@plt>
  429bc4:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  429bc8:	mov	x1, x19
  429bcc:	mov	x0, x21
  429bd0:	bl	41afa0 <i2d_DSAPrivateKey_bio@plt>
  429bd4:	b	42979c <ASN1_generate_nconf@plt+0xae2c>
  429bd8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429bdc:	ldr	x0, [x0, #56]
  429be0:	bl	41e7f0 <ERR_print_errors@plt>
  429be4:	mov	x0, x19
  429be8:	bl	41cd80 <DSA_free@plt>
  429bec:	b	429820 <ASN1_generate_nconf@plt+0xaeb0>
  429bf0:	stp	x29, x30, [sp, #-208]!
  429bf4:	mov	w3, #0x8005                	// #32773
  429bf8:	mov	x29, sp
  429bfc:	stp	x21, x22, [sp, #32]
  429c00:	adrp	x21, 468000 <ASN1_generate_nconf@plt+0x49690>
  429c04:	add	x21, x21, #0x348
  429c08:	mov	x2, x21
  429c0c:	adrp	x22, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  429c10:	add	x22, x22, #0xa20
  429c14:	stp	x19, x20, [sp, #16]
  429c18:	adrp	x19, 468000 <ASN1_generate_nconf@plt+0x49690>
  429c1c:	stp	x23, x24, [sp, #48]
  429c20:	add	x19, x19, #0x320
  429c24:	mov	w20, #0x0                   	// #0
  429c28:	stp	x25, x26, [sp, #64]
  429c2c:	mov	x24, #0x0                   	// #0
  429c30:	mov	x26, #0x0                   	// #0
  429c34:	stp	x27, x28, [sp, #80]
  429c38:	add	x28, x22, #0x40
  429c3c:	mov	w27, #0x0                   	// #0
  429c40:	stp	wzr, wzr, [sp, #112]
  429c44:	mov	x25, #0x0                   	// #0
  429c48:	stp	wzr, wzr, [sp, #136]
  429c4c:	stp	w3, w3, [sp, #172]
  429c50:	stp	xzr, xzr, [sp, #184]
  429c54:	str	xzr, [sp, #200]
  429c58:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  429c5c:	mov	x23, x0
  429c60:	mov	w0, #0x1                   	// #1
  429c64:	str	wzr, [sp, #108]
  429c68:	stp	xzr, xzr, [sp, #120]
  429c6c:	stp	wzr, wzr, [sp, #144]
  429c70:	str	w0, [sp, #156]
  429c74:	mov	w0, #0x4                   	// #4
  429c78:	str	w0, [sp, #152]
  429c7c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  429c80:	cbz	w0, 429cac <ASN1_generate_nconf@plt+0xb33c>
  429c84:	add	w0, w0, #0x1
  429c88:	cmp	w0, #0x13
  429c8c:	b.hi	429c7c <ASN1_generate_nconf@plt+0xb30c>  // b.pmore
  429c90:	ldrh	w0, [x19, w0, uxtw #1]
  429c94:	adr	x1, 429ca0 <ASN1_generate_nconf@plt+0xb330>
  429c98:	add	x0, x1, w0, sxth #2
  429c9c:	br	x0
  429ca0:	mov	w20, #0x1                   	// #1
  429ca4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  429ca8:	cbnz	w0, 429c84 <ASN1_generate_nconf@plt+0xb314>
  429cac:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  429cb0:	mov	w19, w0
  429cb4:	cbnz	w0, 429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429cb8:	ldr	w0, [sp, #116]
  429cbc:	eor	w22, w27, #0x1
  429cc0:	mov	x1, x26
  429cc4:	add	x3, sp, #0xc8
  429cc8:	orr	w28, w27, w0
  429ccc:	ldr	w0, [sp, #108]
  429cd0:	ands	w22, w22, w0
  429cd4:	ldr	w0, [sp, #112]
  429cd8:	orr	w2, w0, w28
  429cdc:	mov	x0, x25
  429ce0:	eor	w2, w2, #0x1
  429ce4:	csel	w22, w2, w22, eq  // eq = none
  429ce8:	add	x2, sp, #0xc0
  429cec:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  429cf0:	cbz	w0, 42a054 <ASN1_generate_nconf@plt+0xb6e4>
  429cf4:	ldr	w2, [sp, #172]
  429cf8:	cmp	w2, #0x8
  429cfc:	b.eq	42a024 <ASN1_generate_nconf@plt+0xb6b4>  // b.none
  429d00:	ldr	x0, [sp, #120]
  429d04:	mov	w1, #0x72                  	// #114
  429d08:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  429d0c:	mov	x26, x0
  429d10:	cbz	x0, 42a014 <ASN1_generate_nconf@plt+0xb6a4>
  429d14:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429d18:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  429d1c:	add	x1, x1, #0x170
  429d20:	ldr	x0, [x23, #56]
  429d24:	bl	419740 <BIO_printf@plt>
  429d28:	ldr	w1, [sp, #172]
  429d2c:	cmp	w1, #0x4
  429d30:	b.eq	429fd0 <ASN1_generate_nconf@plt+0xb660>  // b.none
  429d34:	cmp	w1, #0x8
  429d38:	b.eq	42a07c <ASN1_generate_nconf@plt+0xb70c>  // b.none
  429d3c:	cbz	w27, 42a0bc <ASN1_generate_nconf@plt+0xb74c>
  429d40:	mov	x0, x26
  429d44:	mov	x3, #0x0                   	// #0
  429d48:	mov	x2, #0x0                   	// #0
  429d4c:	mov	x1, #0x0                   	// #0
  429d50:	bl	41c670 <PEM_read_bio_EC_PUBKEY@plt>
  429d54:	mov	x21, x0
  429d58:	cbz	x21, 42a02c <ASN1_generate_nconf@plt+0xb6bc>
  429d5c:	ldr	w1, [sp, #176]
  429d60:	mov	w2, w22
  429d64:	ldr	x0, [sp, #128]
  429d68:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  429d6c:	mov	x22, x0
  429d70:	cbz	x0, 42a0d8 <ASN1_generate_nconf@plt+0xb768>
  429d74:	mov	x0, x21
  429d78:	bl	41b0c0 <EC_KEY_get0_group@plt>
  429d7c:	mov	x25, x0
  429d80:	ldr	w0, [sp, #144]
  429d84:	cbnz	w0, 42a138 <ASN1_generate_nconf@plt+0xb7c8>
  429d88:	ldr	w0, [sp, #148]
  429d8c:	cbnz	w0, 42a128 <ASN1_generate_nconf@plt+0xb7b8>
  429d90:	ldr	w0, [sp, #136]
  429d94:	cbnz	w0, 42a118 <ASN1_generate_nconf@plt+0xb7a8>
  429d98:	ldr	w0, [sp, #108]
  429d9c:	cbnz	w0, 42a0ec <ASN1_generate_nconf@plt+0xb77c>
  429da0:	ldr	w0, [sp, #140]
  429da4:	cbnz	w0, 429fe8 <ASN1_generate_nconf@plt+0xb678>
  429da8:	cbnz	w20, 429e48 <ASN1_generate_nconf@plt+0xb4d8>
  429dac:	ldr	x0, [x23, #56]
  429db0:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  429db4:	add	x1, x1, #0x1a8
  429db8:	bl	419740 <BIO_printf@plt>
  429dbc:	ldr	w0, [sp, #176]
  429dc0:	cmp	w0, #0x4
  429dc4:	ldr	w0, [sp, #112]
  429dc8:	b.eq	42a164 <ASN1_generate_nconf@plt+0xb7f4>  // b.none
  429dcc:	cbnz	w0, 42a180 <ASN1_generate_nconf@plt+0xb810>
  429dd0:	cbz	w28, 42a1a4 <ASN1_generate_nconf@plt+0xb834>
  429dd4:	mov	x1, x21
  429dd8:	mov	x0, x22
  429ddc:	bl	41e950 <PEM_write_bio_EC_PUBKEY@plt>
  429de0:	str	w0, [sp, #180]
  429de4:	mov	w19, #0x0                   	// #0
  429de8:	cbnz	w0, 429e48 <ASN1_generate_nconf@plt+0xb4d8>
  429dec:	ldr	x0, [x23, #56]
  429df0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  429df4:	add	x1, x1, #0x8b8
  429df8:	mov	w19, #0x1                   	// #1
  429dfc:	bl	419740 <BIO_printf@plt>
  429e00:	ldr	x0, [x23, #56]
  429e04:	bl	41e7f0 <ERR_print_errors@plt>
  429e08:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  429e0c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429e10:	add	x2, sp, #0xac
  429e14:	mov	x1, #0x7be                 	// #1982
  429e18:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  429e1c:	cbnz	w0, 429c7c <ASN1_generate_nconf@plt+0xb30c>
  429e20:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  429e24:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  429e28:	mov	x2, x23
  429e2c:	add	x1, x1, #0xd68
  429e30:	ldr	x0, [x0, #56]
  429e34:	mov	w19, #0x1                   	// #1
  429e38:	mov	x21, #0x0                   	// #0
  429e3c:	mov	x22, #0x0                   	// #0
  429e40:	mov	x26, #0x0                   	// #0
  429e44:	bl	419740 <BIO_printf@plt>
  429e48:	mov	x0, x26
  429e4c:	bl	41df00 <BIO_free@plt>
  429e50:	mov	x0, x22
  429e54:	bl	41ce30 <BIO_free_all@plt>
  429e58:	mov	x0, x21
  429e5c:	bl	419930 <EC_KEY_free@plt>
  429e60:	mov	x0, x24
  429e64:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  429e68:	ldr	x0, [sp, #192]
  429e6c:	adrp	x20, 468000 <ASN1_generate_nconf@plt+0x49690>
  429e70:	add	x20, x20, #0x1b8
  429e74:	mov	w2, #0x117                 	// #279
  429e78:	mov	x1, x20
  429e7c:	bl	41b1e0 <CRYPTO_free@plt>
  429e80:	ldr	x0, [sp, #200]
  429e84:	mov	x1, x20
  429e88:	mov	w2, #0x118                 	// #280
  429e8c:	bl	41b1e0 <CRYPTO_free@plt>
  429e90:	mov	w0, w19
  429e94:	ldp	x19, x20, [sp, #16]
  429e98:	ldp	x21, x22, [sp, #32]
  429e9c:	ldp	x23, x24, [sp, #48]
  429ea0:	ldp	x25, x26, [sp, #64]
  429ea4:	ldp	x27, x28, [sp, #80]
  429ea8:	ldp	x29, x30, [sp], #208
  429eac:	ret
  429eb0:	mov	w0, #0x1                   	// #1
  429eb4:	str	w0, [sp, #140]
  429eb8:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429ebc:	mov	w0, #0x1                   	// #1
  429ec0:	str	w0, [sp, #136]
  429ec4:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429ec8:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  429ecc:	add	x1, sp, #0xb8
  429ed0:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  429ed4:	cbnz	w0, 429c7c <ASN1_generate_nconf@plt+0xb30c>
  429ed8:	b	429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429edc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429ee0:	add	x2, sp, #0xb4
  429ee4:	mov	x1, x22
  429ee8:	bl	45c638 <ASN1_generate_nconf@plt+0x3dcc8>
  429eec:	cbz	w0, 429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429ef0:	mov	w0, #0x1                   	// #1
  429ef4:	str	w0, [sp, #144]
  429ef8:	ldr	w0, [sp, #180]
  429efc:	str	w0, [sp, #152]
  429f00:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f08:	add	x2, sp, #0xb4
  429f0c:	mov	x1, x28
  429f10:	bl	45c638 <ASN1_generate_nconf@plt+0x3dcc8>
  429f14:	cbz	w0, 429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429f18:	mov	w0, #0x1                   	// #1
  429f1c:	str	w0, [sp, #148]
  429f20:	ldr	w0, [sp, #180]
  429f24:	str	w0, [sp, #156]
  429f28:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f2c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f30:	mov	x26, x0
  429f34:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f38:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f3c:	mov	x25, x0
  429f40:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f44:	mov	w0, #0x1                   	// #1
  429f48:	str	w0, [sp, #116]
  429f4c:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f50:	mov	w27, #0x1                   	// #1
  429f54:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f58:	mov	w0, #0x1                   	// #1
  429f5c:	str	w0, [sp, #112]
  429f60:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f64:	mov	w0, #0x1                   	// #1
  429f68:	str	w0, [sp, #108]
  429f6c:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f70:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f74:	str	x0, [sp, #128]
  429f78:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f80:	str	x0, [sp, #120]
  429f84:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f88:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429f8c:	mov	w1, #0x0                   	// #0
  429f90:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  429f94:	mov	x24, x0
  429f98:	b	429c7c <ASN1_generate_nconf@plt+0xb30c>
  429f9c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  429fa0:	add	x2, sp, #0xb0
  429fa4:	mov	x1, #0x2                   	// #2
  429fa8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  429fac:	cbnz	w0, 429c7c <ASN1_generate_nconf@plt+0xb30c>
  429fb0:	b	429e20 <ASN1_generate_nconf@plt+0xb4b0>
  429fb4:	mov	x0, x21
  429fb8:	mov	w19, #0x0                   	// #0
  429fbc:	mov	x21, #0x0                   	// #0
  429fc0:	mov	x22, #0x0                   	// #0
  429fc4:	mov	x26, #0x0                   	// #0
  429fc8:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  429fcc:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  429fd0:	mov	x0, x26
  429fd4:	mov	x1, #0x0                   	// #0
  429fd8:	cbz	w27, 42a0e0 <ASN1_generate_nconf@plt+0xb770>
  429fdc:	bl	41dff0 <d2i_EC_PUBKEY_bio@plt>
  429fe0:	mov	x21, x0
  429fe4:	b	429d58 <ASN1_generate_nconf@plt+0xb3e8>
  429fe8:	mov	x0, x21
  429fec:	bl	41a4e0 <EC_KEY_check_key@plt>
  429ff0:	cmp	w0, #0x1
  429ff4:	ldr	x0, [x23, #56]
  429ff8:	b.eq	42a194 <ASN1_generate_nconf@plt+0xb824>  // b.none
  429ffc:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a000:	add	x1, x1, #0x190
  42a004:	bl	419740 <BIO_printf@plt>
  42a008:	ldr	x0, [x23, #56]
  42a00c:	bl	41e7f0 <ERR_print_errors@plt>
  42a010:	b	429da8 <ASN1_generate_nconf@plt+0xb438>
  42a014:	mov	x21, #0x0                   	// #0
  42a018:	mov	x22, #0x0                   	// #0
  42a01c:	mov	w19, #0x1                   	// #1
  42a020:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  42a024:	mov	x26, #0x0                   	// #0
  42a028:	b	429d14 <ASN1_generate_nconf@plt+0xb3a4>
  42a02c:	ldr	x0, [x23, #56]
  42a030:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42a034:	add	x1, x1, #0x818
  42a038:	mov	w19, #0x1                   	// #1
  42a03c:	mov	x21, #0x0                   	// #0
  42a040:	mov	x22, #0x0                   	// #0
  42a044:	bl	419740 <BIO_printf@plt>
  42a048:	ldr	x0, [x23, #56]
  42a04c:	bl	41e7f0 <ERR_print_errors@plt>
  42a050:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  42a054:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a058:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42a05c:	mov	w19, #0x1                   	// #1
  42a060:	add	x1, x1, #0x7c8
  42a064:	ldr	x0, [x0, #56]
  42a068:	mov	x21, #0x0                   	// #0
  42a06c:	mov	x22, #0x0                   	// #0
  42a070:	mov	x26, #0x0                   	// #0
  42a074:	bl	419740 <BIO_printf@plt>
  42a078:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  42a07c:	ldr	x0, [sp, #120]
  42a080:	ldr	x3, [sp, #192]
  42a084:	cbz	w27, 42a148 <ASN1_generate_nconf@plt+0xb7d8>
  42a088:	mov	x4, x24
  42a08c:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  42a090:	mov	w2, #0x1                   	// #1
  42a094:	add	x5, x5, #0x7f8
  42a098:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  42a09c:	mov	x25, x0
  42a0a0:	cbz	x25, 42a02c <ASN1_generate_nconf@plt+0xb6bc>
  42a0a4:	mov	x0, x25
  42a0a8:	bl	419ce0 <EVP_PKEY_get1_EC_KEY@plt>
  42a0ac:	mov	x21, x0
  42a0b0:	mov	x0, x25
  42a0b4:	bl	41d9c0 <EVP_PKEY_free@plt>
  42a0b8:	b	429d58 <ASN1_generate_nconf@plt+0xb3e8>
  42a0bc:	ldr	x3, [sp, #192]
  42a0c0:	mov	x0, x26
  42a0c4:	mov	x2, #0x0                   	// #0
  42a0c8:	mov	x1, #0x0                   	// #0
  42a0cc:	bl	41cda0 <PEM_read_bio_ECPrivateKey@plt>
  42a0d0:	mov	x21, x0
  42a0d4:	b	429d58 <ASN1_generate_nconf@plt+0xb3e8>
  42a0d8:	mov	w19, #0x1                   	// #1
  42a0dc:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  42a0e0:	bl	419560 <d2i_ECPrivateKey_bio@plt>
  42a0e4:	mov	x21, x0
  42a0e8:	b	429d58 <ASN1_generate_nconf@plt+0xb3e8>
  42a0ec:	mov	x1, x21
  42a0f0:	mov	x0, x22
  42a0f4:	mov	w2, #0x0                   	// #0
  42a0f8:	bl	41b040 <EC_KEY_print@plt>
  42a0fc:	cbnz	w0, 429da0 <ASN1_generate_nconf@plt+0xb430>
  42a100:	ldr	x0, [sp, #128]
  42a104:	bl	41be90 <perror@plt>
  42a108:	ldr	w19, [sp, #108]
  42a10c:	ldr	x0, [x23, #56]
  42a110:	bl	41e7f0 <ERR_print_errors@plt>
  42a114:	b	429e48 <ASN1_generate_nconf@plt+0xb4d8>
  42a118:	mov	x0, x21
  42a11c:	mov	w1, #0x2                   	// #2
  42a120:	bl	41a540 <EC_KEY_set_enc_flags@plt>
  42a124:	b	429d98 <ASN1_generate_nconf@plt+0xb428>
  42a128:	ldr	w1, [sp, #156]
  42a12c:	mov	x0, x21
  42a130:	bl	41e160 <EC_KEY_set_asn1_flag@plt>
  42a134:	b	429d90 <ASN1_generate_nconf@plt+0xb420>
  42a138:	ldr	w1, [sp, #152]
  42a13c:	mov	x0, x21
  42a140:	bl	41c6d0 <EC_KEY_set_conv_form@plt>
  42a144:	b	429d88 <ASN1_generate_nconf@plt+0xb418>
  42a148:	mov	x4, x24
  42a14c:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  42a150:	mov	w2, #0x1                   	// #1
  42a154:	add	x5, x5, #0x808
  42a158:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  42a15c:	mov	x25, x0
  42a160:	b	42a0a0 <ASN1_generate_nconf@plt+0xb730>
  42a164:	cbnz	w0, 42a1d8 <ASN1_generate_nconf@plt+0xb868>
  42a168:	mov	x1, x21
  42a16c:	mov	x0, x22
  42a170:	cbz	w28, 42a1cc <ASN1_generate_nconf@plt+0xb85c>
  42a174:	bl	41b5c0 <i2d_EC_PUBKEY_bio@plt>
  42a178:	str	w0, [sp, #180]
  42a17c:	b	429de4 <ASN1_generate_nconf@plt+0xb474>
  42a180:	mov	x1, x25
  42a184:	mov	x0, x22
  42a188:	bl	41a110 <PEM_write_bio_ECPKParameters@plt>
  42a18c:	str	w0, [sp, #180]
  42a190:	b	429de4 <ASN1_generate_nconf@plt+0xb474>
  42a194:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a198:	add	x1, x1, #0x180
  42a19c:	bl	419740 <BIO_printf@plt>
  42a1a0:	b	429da8 <ASN1_generate_nconf@plt+0xb438>
  42a1a4:	ldr	x2, [sp, #184]
  42a1a8:	mov	x1, x21
  42a1ac:	ldr	x6, [sp, #200]
  42a1b0:	mov	x0, x22
  42a1b4:	mov	x5, #0x0                   	// #0
  42a1b8:	mov	w4, #0x0                   	// #0
  42a1bc:	mov	x3, #0x0                   	// #0
  42a1c0:	bl	41c7d0 <PEM_write_bio_ECPrivateKey@plt>
  42a1c4:	str	w0, [sp, #180]
  42a1c8:	b	429de4 <ASN1_generate_nconf@plt+0xb474>
  42a1cc:	bl	419920 <i2d_ECPrivateKey_bio@plt>
  42a1d0:	str	w0, [sp, #180]
  42a1d4:	b	429de4 <ASN1_generate_nconf@plt+0xb474>
  42a1d8:	mov	x2, x25
  42a1dc:	mov	x1, x22
  42a1e0:	adrp	x0, 41b000 <strstr@plt>
  42a1e4:	add	x0, x0, #0x7c0
  42a1e8:	bl	41d2e0 <ASN1_i2d_bio@plt>
  42a1ec:	str	w0, [sp, #180]
  42a1f0:	b	429de4 <ASN1_generate_nconf@plt+0xb474>
  42a1f4:	nop
  42a1f8:	stp	x29, x30, [sp, #-160]!
  42a1fc:	mov	w3, #0x8005                	// #32773
  42a200:	mov	w4, #0x1                   	// #1
  42a204:	mov	x29, sp
  42a208:	stp	x21, x22, [sp, #32]
  42a20c:	adrp	x22, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a210:	add	x22, x22, #0xe90
  42a214:	stp	x23, x24, [sp, #48]
  42a218:	adrp	x23, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42a21c:	add	x23, x23, #0xa90
  42a220:	mov	x2, x22
  42a224:	stp	x19, x20, [sp, #16]
  42a228:	adrp	x20, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a22c:	add	x20, x20, #0xe68
  42a230:	stp	x25, x26, [sp, #64]
  42a234:	mov	w21, #0x0                   	// #0
  42a238:	stp	x27, x28, [sp, #80]
  42a23c:	add	x28, x23, #0x40
  42a240:	mov	w19, #0x0                   	// #0
  42a244:	str	wzr, [sp, #96]
  42a248:	mov	x27, #0x0                   	// #0
  42a24c:	stp	w4, w3, [sp, #144]
  42a250:	mov	x26, #0x0                   	// #0
  42a254:	stp	w3, wzr, [sp, #152]
  42a258:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42a25c:	mov	x25, #0x0                   	// #0
  42a260:	mov	x24, x0
  42a264:	mov	w0, #0x4                   	// #4
  42a268:	str	wzr, [sp, #104]
  42a26c:	str	xzr, [sp, #112]
  42a270:	str	wzr, [sp, #120]
  42a274:	stp	w0, wzr, [sp, #128]
  42a278:	stp	wzr, wzr, [sp, #136]
  42a27c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42a280:	mov	w1, w0
  42a284:	cbz	w0, 42a2c4 <ASN1_generate_nconf@plt+0xb954>
  42a288:	cmp	w1, #0x10
  42a28c:	b.gt	42a4bc <ASN1_generate_nconf@plt+0xbb4c>
  42a290:	cmn	w1, #0x1
  42a294:	b.lt	42a27c <ASN1_generate_nconf@plt+0xb90c>  // b.tstop
  42a298:	add	w1, w1, #0x1
  42a29c:	cmp	w1, #0x11
  42a2a0:	b.hi	42a27c <ASN1_generate_nconf@plt+0xb90c>  // b.pmore
  42a2a4:	ldrh	w0, [x20, w1, uxtw #1]
  42a2a8:	adr	x1, 42a2b4 <ASN1_generate_nconf@plt+0xb944>
  42a2ac:	add	x0, x1, w0, sxth #2
  42a2b0:	br	x0
  42a2b4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42a2b8:	mov	w19, #0x1                   	// #1
  42a2bc:	mov	w1, w0
  42a2c0:	cbnz	w0, 42a288 <ASN1_generate_nconf@plt+0xb918>
  42a2c4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42a2c8:	cbnz	w0, 42a3ec <ASN1_generate_nconf@plt+0xba7c>
  42a2cc:	ldr	w2, [sp, #148]
  42a2d0:	mov	x0, x27
  42a2d4:	mov	w1, #0x72                  	// #114
  42a2d8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42a2dc:	mov	x20, x0
  42a2e0:	cbz	x0, 42a4d0 <ASN1_generate_nconf@plt+0xbb60>
  42a2e4:	ldr	w2, [sp, #96]
  42a2e8:	ldr	w1, [sp, #152]
  42a2ec:	ldr	x0, [sp, #112]
  42a2f0:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  42a2f4:	mov	x22, x0
  42a2f8:	cbz	x0, 42a5dc <ASN1_generate_nconf@plt+0xbc6c>
  42a2fc:	ldr	w0, [sp, #104]
  42a300:	cbnz	w0, 42a6f8 <ASN1_generate_nconf@plt+0xbd88>
  42a304:	cbz	x26, 42a7b8 <ASN1_generate_nconf@plt+0xbe48>
  42a308:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a30c:	mov	x0, x26
  42a310:	add	x1, x1, #0x560
  42a314:	bl	41d250 <strcmp@plt>
  42a318:	cbz	w0, 42a888 <ASN1_generate_nconf@plt+0xbf18>
  42a31c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a320:	mov	x0, x26
  42a324:	add	x1, x1, #0x5a8
  42a328:	bl	41d250 <strcmp@plt>
  42a32c:	cbnz	w0, 42a828 <ASN1_generate_nconf@plt+0xbeb8>
  42a330:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a334:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a338:	add	x1, x1, #0x5b8
  42a33c:	ldr	x0, [x0, #56]
  42a340:	bl	419740 <BIO_printf@plt>
  42a344:	mov	w0, #0x19f                 	// #415
  42a348:	bl	41a230 <EC_GROUP_new_by_curve_name@plt>
  42a34c:	mov	x23, x0
  42a350:	cbz	x0, 42aa68 <ASN1_generate_nconf@plt+0xc0f8>
  42a354:	ldr	w1, [sp, #144]
  42a358:	bl	41d520 <EC_GROUP_set_asn1_flag@plt>
  42a35c:	ldr	w1, [sp, #128]
  42a360:	mov	x0, x23
  42a364:	bl	41be70 <EC_GROUP_set_point_conversion_form@plt>
  42a368:	ldr	w0, [sp, #156]
  42a36c:	cbnz	w0, 42a8a4 <ASN1_generate_nconf@plt+0xbf34>
  42a370:	ldr	w0, [sp, #140]
  42a374:	cbnz	w0, 42a8b4 <ASN1_generate_nconf@plt+0xbf44>
  42a378:	ldr	w0, [sp, #132]
  42a37c:	cbnz	w0, 42a63c <ASN1_generate_nconf@plt+0xbccc>
  42a380:	cbnz	w21, 42a8c4 <ASN1_generate_nconf@plt+0xbf54>
  42a384:	ldr	w0, [sp, #120]
  42a388:	cbnz	w0, 42a604 <ASN1_generate_nconf@plt+0xbc94>
  42a38c:	cbnz	w19, 42a8e4 <ASN1_generate_nconf@plt+0xbf74>
  42a390:	mov	x21, #0x0                   	// #0
  42a394:	mov	x7, #0x0                   	// #0
  42a398:	mov	x28, #0x0                   	// #0
  42a39c:	mov	x8, #0x0                   	// #0
  42a3a0:	mov	x27, #0x0                   	// #0
  42a3a4:	mov	x24, #0x0                   	// #0
  42a3a8:	mov	x26, #0x0                   	// #0
  42a3ac:	ldr	w0, [sp, #152]
  42a3b0:	cmp	w0, #0x4
  42a3b4:	b.eq	42a9e4 <ASN1_generate_nconf@plt+0xc074>  // b.none
  42a3b8:	ldr	w0, [sp, #136]
  42a3bc:	cbz	w0, 42aaac <ASN1_generate_nconf@plt+0xc13c>
  42a3c0:	ldr	w0, [sp, #96]
  42a3c4:	cbnz	w0, 42a650 <ASN1_generate_nconf@plt+0xbce0>
  42a3c8:	mov	w19, #0x0                   	// #0
  42a3cc:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a3d0:	mov	w21, #0x1                   	// #1
  42a3d4:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a3d8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a3dc:	add	x2, sp, #0x94
  42a3e0:	mov	x1, #0x2                   	// #2
  42a3e4:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  42a3e8:	cbnz	w0, 42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a3ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a3f0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42a3f4:	mov	x2, x24
  42a3f8:	add	x1, x1, #0xd68
  42a3fc:	ldr	x0, [x0, #56]
  42a400:	mov	w19, #0x1                   	// #1
  42a404:	mov	x21, #0x0                   	// #0
  42a408:	mov	x23, #0x0                   	// #0
  42a40c:	mov	x22, #0x0                   	// #0
  42a410:	mov	x20, #0x0                   	// #0
  42a414:	bl	419740 <BIO_printf@plt>
  42a418:	mov	x7, #0x0                   	// #0
  42a41c:	mov	x28, #0x0                   	// #0
  42a420:	mov	x8, #0x0                   	// #0
  42a424:	mov	x27, #0x0                   	// #0
  42a428:	mov	x24, #0x0                   	// #0
  42a42c:	mov	x26, #0x0                   	// #0
  42a430:	mov	x0, x8
  42a434:	str	x7, [sp, #96]
  42a438:	bl	41e870 <BN_free@plt>
  42a43c:	mov	x0, x28
  42a440:	bl	41e870 <BN_free@plt>
  42a444:	ldr	x7, [sp, #96]
  42a448:	mov	x0, x7
  42a44c:	bl	41e870 <BN_free@plt>
  42a450:	mov	x0, x26
  42a454:	bl	41e870 <BN_free@plt>
  42a458:	mov	x0, x24
  42a45c:	bl	41e870 <BN_free@plt>
  42a460:	mov	x0, x27
  42a464:	bl	41e870 <BN_free@plt>
  42a468:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a46c:	add	x1, x1, #0x540
  42a470:	mov	w2, #0x1ba                 	// #442
  42a474:	mov	x0, x21
  42a478:	bl	41b1e0 <CRYPTO_free@plt>
  42a47c:	mov	x0, x23
  42a480:	bl	41aa20 <EC_GROUP_free@plt>
  42a484:	mov	x0, x25
  42a488:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42a48c:	mov	x0, x20
  42a490:	bl	41df00 <BIO_free@plt>
  42a494:	mov	x0, x22
  42a498:	bl	41ce30 <BIO_free_all@plt>
  42a49c:	mov	w0, w19
  42a4a0:	ldp	x19, x20, [sp, #16]
  42a4a4:	ldp	x21, x22, [sp, #32]
  42a4a8:	ldp	x23, x24, [sp, #48]
  42a4ac:	ldp	x25, x26, [sp, #64]
  42a4b0:	ldp	x27, x28, [sp, #80]
  42a4b4:	ldp	x29, x30, [sp], #160
  42a4b8:	ret
  42a4bc:	sub	w1, w1, #0x5dd
  42a4c0:	cmp	w1, #0x1
  42a4c4:	b.hi	42a27c <ASN1_generate_nconf@plt+0xb90c>  // b.pmore
  42a4c8:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  42a4cc:	cbnz	w0, 42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a4d0:	mov	w19, #0x1                   	// #1
  42a4d4:	mov	x21, #0x0                   	// #0
  42a4d8:	mov	x23, #0x0                   	// #0
  42a4dc:	mov	x22, #0x0                   	// #0
  42a4e0:	mov	x20, #0x0                   	// #0
  42a4e4:	b	42a418 <ASN1_generate_nconf@plt+0xbaa8>
  42a4e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a4ec:	mov	w1, #0x0                   	// #0
  42a4f0:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  42a4f4:	mov	x25, x0
  42a4f8:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a4fc:	mov	w0, #0x1                   	// #1
  42a500:	str	w0, [sp, #96]
  42a504:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a508:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a50c:	add	x2, sp, #0x90
  42a510:	mov	x1, x28
  42a514:	bl	45c638 <ASN1_generate_nconf@plt+0x3dcc8>
  42a518:	cbz	w0, 42a3ec <ASN1_generate_nconf@plt+0xba7c>
  42a51c:	mov	w0, #0x1                   	// #1
  42a520:	str	w0, [sp, #140]
  42a524:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a528:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a52c:	add	x2, sp, #0x9c
  42a530:	mov	x1, x23
  42a534:	bl	45c638 <ASN1_generate_nconf@plt+0x3dcc8>
  42a538:	cbz	w0, 42a3ec <ASN1_generate_nconf@plt+0xba7c>
  42a53c:	ldr	w1, [sp, #156]
  42a540:	mov	w0, #0x1                   	// #1
  42a544:	str	w1, [sp, #128]
  42a548:	str	w0, [sp, #156]
  42a54c:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a550:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a554:	mov	x26, x0
  42a558:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a55c:	mov	w0, #0x1                   	// #1
  42a560:	str	w0, [sp, #136]
  42a564:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a568:	mov	w0, #0x1                   	// #1
  42a56c:	str	w0, [sp, #132]
  42a570:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a574:	mov	w0, #0x1                   	// #1
  42a578:	str	w0, [sp, #104]
  42a57c:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a580:	mov	w0, #0x1                   	// #1
  42a584:	str	w0, [sp, #120]
  42a588:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a58c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a590:	str	x0, [sp, #112]
  42a594:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a598:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a59c:	mov	x27, x0
  42a5a0:	b	42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a5a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42a5a8:	add	x2, sp, #0x98
  42a5ac:	mov	x1, #0x2                   	// #2
  42a5b0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  42a5b4:	cbnz	w0, 42a27c <ASN1_generate_nconf@plt+0xb90c>
  42a5b8:	b	42a3ec <ASN1_generate_nconf@plt+0xba7c>
  42a5bc:	mov	x0, x22
  42a5c0:	mov	w19, #0x0                   	// #0
  42a5c4:	mov	x21, #0x0                   	// #0
  42a5c8:	mov	x23, #0x0                   	// #0
  42a5cc:	mov	x22, #0x0                   	// #0
  42a5d0:	mov	x20, #0x0                   	// #0
  42a5d4:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42a5d8:	b	42a418 <ASN1_generate_nconf@plt+0xbaa8>
  42a5dc:	mov	x21, #0x0                   	// #0
  42a5e0:	mov	x23, #0x0                   	// #0
  42a5e4:	mov	x7, #0x0                   	// #0
  42a5e8:	mov	x28, #0x0                   	// #0
  42a5ec:	mov	x8, #0x0                   	// #0
  42a5f0:	mov	x27, #0x0                   	// #0
  42a5f4:	mov	x24, #0x0                   	// #0
  42a5f8:	mov	x26, #0x0                   	// #0
  42a5fc:	mov	w19, #0x1                   	// #1
  42a600:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a604:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a608:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a60c:	add	x1, x1, #0x660
  42a610:	ldr	x0, [x24, #56]
  42a614:	bl	419740 <BIO_printf@plt>
  42a618:	mov	x0, x23
  42a61c:	mov	x1, #0x0                   	// #0
  42a620:	bl	41d3e0 <EC_GROUP_check@plt>
  42a624:	cbz	w0, 42aac8 <ASN1_generate_nconf@plt+0xc158>
  42a628:	ldr	x0, [x24, #56]
  42a62c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  42a630:	add	x1, x1, #0x538
  42a634:	bl	419740 <BIO_printf@plt>
  42a638:	b	42a38c <ASN1_generate_nconf@plt+0xba1c>
  42a63c:	mov	x0, x23
  42a640:	mov	x2, #0x0                   	// #0
  42a644:	mov	x1, #0x0                   	// #0
  42a648:	bl	41d720 <EC_GROUP_set_seed@plt>
  42a64c:	b	42a380 <ASN1_generate_nconf@plt+0xba10>
  42a650:	stp	x8, x7, [sp, #96]
  42a654:	bl	4199e0 <EC_KEY_new@plt>
  42a658:	mov	w19, #0x1                   	// #1
  42a65c:	ldp	x8, x7, [sp, #96]
  42a660:	cbz	x0, 42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a664:	mov	x1, x23
  42a668:	stp	x8, x7, [sp, #96]
  42a66c:	str	x0, [sp, #112]
  42a670:	bl	41aad0 <EC_KEY_set_group@plt>
  42a674:	ldp	x8, x7, [sp, #96]
  42a678:	ldr	x9, [sp, #112]
  42a67c:	cbz	w0, 42ab60 <ASN1_generate_nconf@plt+0xc1f0>
  42a680:	ldr	w0, [sp, #156]
  42a684:	cbnz	w0, 42ab40 <ASN1_generate_nconf@plt+0xc1d0>
  42a688:	mov	x0, x9
  42a68c:	stp	x9, x8, [sp, #96]
  42a690:	str	x7, [sp, #112]
  42a694:	bl	41b4a0 <EC_KEY_generate_key@plt>
  42a698:	ldp	x9, x8, [sp, #96]
  42a69c:	ldr	x7, [sp, #112]
  42a6a0:	cbz	w0, 42aedc <ASN1_generate_nconf@plt+0xc56c>
  42a6a4:	ldr	w0, [sp, #152]
  42a6a8:	stp	x8, x7, [sp, #104]
  42a6ac:	cmp	w0, #0x4
  42a6b0:	b.eq	42ab24 <ASN1_generate_nconf@plt+0xc1b4>  // b.none
  42a6b4:	mov	x1, x9
  42a6b8:	mov	x0, x22
  42a6bc:	mov	x6, #0x0                   	// #0
  42a6c0:	mov	x5, #0x0                   	// #0
  42a6c4:	mov	w4, #0x0                   	// #0
  42a6c8:	mov	x3, #0x0                   	// #0
  42a6cc:	mov	x2, #0x0                   	// #0
  42a6d0:	str	x9, [sp, #96]
  42a6d4:	bl	41c7d0 <PEM_write_bio_ECPrivateKey@plt>
  42a6d8:	ldp	x9, x8, [sp, #96]
  42a6dc:	ldr	x7, [sp, #112]
  42a6e0:	mov	x0, x9
  42a6e4:	stp	x8, x7, [sp, #96]
  42a6e8:	bl	419930 <EC_KEY_free@plt>
  42a6ec:	mov	w19, #0x0                   	// #0
  42a6f0:	ldp	x8, x7, [sp, #96]
  42a6f4:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a6f8:	mov	x1, #0x0                   	// #0
  42a6fc:	mov	x0, #0x0                   	// #0
  42a700:	bl	419fb0 <EC_get_builtin_curves@plt>
  42a704:	mov	x21, x0
  42a708:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a70c:	lsl	w0, w0, #4
  42a710:	add	x1, x1, #0x530
  42a714:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42a718:	mov	x1, x21
  42a71c:	str	x0, [sp, #96]
  42a720:	bl	419fb0 <EC_get_builtin_curves@plt>
  42a724:	cbz	x0, 42a990 <ASN1_generate_nconf@plt+0xc020>
  42a728:	cbz	x21, 42a794 <ASN1_generate_nconf@plt+0xbe24>
  42a72c:	ldr	x27, [sp, #96]
  42a730:	adrp	x28, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a734:	adrp	x26, 466000 <ASN1_generate_nconf@plt+0x47690>
  42a738:	adrp	x24, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a73c:	adrp	x23, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a740:	add	x28, x28, #0x550
  42a744:	add	x26, x26, #0x5c8
  42a748:	add	x24, x24, #0x510
  42a74c:	add	x23, x23, #0x948
  42a750:	add	x21, x27, x21, lsl #4
  42a754:	ldr	x19, [x27, #8]
  42a758:	ldr	w0, [x27], #16
  42a75c:	bl	41de40 <OBJ_nid2sn@plt>
  42a760:	cmp	x19, #0x0
  42a764:	mov	x1, x28
  42a768:	csel	x19, x24, x19, eq  // eq = none
  42a76c:	cmp	x0, #0x0
  42a770:	csel	x2, x23, x0, eq  // eq = none
  42a774:	mov	x0, x22
  42a778:	bl	419740 <BIO_printf@plt>
  42a77c:	mov	x2, x19
  42a780:	mov	x1, x26
  42a784:	mov	x0, x22
  42a788:	bl	419740 <BIO_printf@plt>
  42a78c:	cmp	x21, x27
  42a790:	b.ne	42a754 <ASN1_generate_nconf@plt+0xbde4>  // b.any
  42a794:	ldr	x0, [sp, #96]
  42a798:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a79c:	mov	w2, #0xcb                  	// #203
  42a7a0:	add	x1, x1, #0x540
  42a7a4:	mov	w19, #0x0                   	// #0
  42a7a8:	mov	x21, #0x0                   	// #0
  42a7ac:	mov	x23, #0x0                   	// #0
  42a7b0:	bl	41b1e0 <CRYPTO_free@plt>
  42a7b4:	b	42a418 <ASN1_generate_nconf@plt+0xbaa8>
  42a7b8:	ldr	w0, [sp, #148]
  42a7bc:	cmp	w0, #0x4
  42a7c0:	b.eq	42aa48 <ASN1_generate_nconf@plt+0xc0d8>  // b.none
  42a7c4:	mov	x0, x20
  42a7c8:	mov	x3, #0x0                   	// #0
  42a7cc:	mov	x2, #0x0                   	// #0
  42a7d0:	mov	x1, #0x0                   	// #0
  42a7d4:	bl	41a260 <PEM_read_bio_ECPKParameters@plt>
  42a7d8:	mov	x23, x0
  42a7dc:	cbnz	x23, 42a368 <ASN1_generate_nconf@plt+0xb9f8>
  42a7e0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a7e4:	mov	x7, #0x0                   	// #0
  42a7e8:	mov	x8, #0x0                   	// #0
  42a7ec:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a7f0:	ldr	x0, [x19, #56]
  42a7f4:	add	x1, x1, #0x630
  42a7f8:	stp	x8, x7, [sp, #96]
  42a7fc:	mov	x21, #0x0                   	// #0
  42a800:	mov	x28, #0x0                   	// #0
  42a804:	bl	419740 <BIO_printf@plt>
  42a808:	mov	x27, #0x0                   	// #0
  42a80c:	ldr	x0, [x19, #56]
  42a810:	mov	x24, #0x0                   	// #0
  42a814:	mov	x26, #0x0                   	// #0
  42a818:	mov	w19, #0x1                   	// #1
  42a81c:	bl	41e7f0 <ERR_print_errors@plt>
  42a820:	ldp	x8, x7, [sp, #96]
  42a824:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a828:	mov	x0, x26
  42a82c:	bl	41cd50 <OBJ_sn2nid@plt>
  42a830:	cbnz	w0, 42a348 <ASN1_generate_nconf@plt+0xb9d8>
  42a834:	mov	x0, x26
  42a838:	bl	41ca80 <EC_curve_nist2nid@plt>
  42a83c:	cbnz	w0, 42a348 <ASN1_generate_nconf@plt+0xb9d8>
  42a840:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a844:	mov	x7, #0x0                   	// #0
  42a848:	mov	x2, x26
  42a84c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a850:	ldr	x0, [x0, #56]
  42a854:	add	x1, x1, #0x5f0
  42a858:	str	x7, [sp, #96]
  42a85c:	mov	w19, #0x1                   	// #1
  42a860:	mov	x21, #0x0                   	// #0
  42a864:	mov	x23, #0x0                   	// #0
  42a868:	bl	419740 <BIO_printf@plt>
  42a86c:	mov	x28, #0x0                   	// #0
  42a870:	mov	x27, #0x0                   	// #0
  42a874:	mov	x24, #0x0                   	// #0
  42a878:	mov	x26, #0x0                   	// #0
  42a87c:	mov	x8, #0x0                   	// #0
  42a880:	ldr	x7, [sp, #96]
  42a884:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a888:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a88c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a890:	add	x1, x1, #0x570
  42a894:	ldr	x0, [x0, #56]
  42a898:	bl	419740 <BIO_printf@plt>
  42a89c:	mov	w0, #0x199                 	// #409
  42a8a0:	b	42a348 <ASN1_generate_nconf@plt+0xb9d8>
  42a8a4:	ldr	w1, [sp, #128]
  42a8a8:	mov	x0, x23
  42a8ac:	bl	41be70 <EC_GROUP_set_point_conversion_form@plt>
  42a8b0:	b	42a370 <ASN1_generate_nconf@plt+0xba00>
  42a8b4:	ldr	w1, [sp, #144]
  42a8b8:	mov	x0, x23
  42a8bc:	bl	41d520 <EC_GROUP_set_asn1_flag@plt>
  42a8c0:	b	42a378 <ASN1_generate_nconf@plt+0xba08>
  42a8c4:	mov	x1, x23
  42a8c8:	mov	x0, x22
  42a8cc:	mov	w2, #0x0                   	// #0
  42a8d0:	bl	41bb90 <ECPKParameters_print@plt>
  42a8d4:	cbnz	w0, 42a384 <ASN1_generate_nconf@plt+0xba14>
  42a8d8:	mov	w19, w21
  42a8dc:	mov	x21, #0x0                   	// #0
  42a8e0:	b	42a418 <ASN1_generate_nconf@plt+0xbaa8>
  42a8e4:	mov	x0, x23
  42a8e8:	bl	41a8a0 <EC_GROUP_method_of@plt>
  42a8ec:	mov	x21, x0
  42a8f0:	bl	41c240 <BN_new@plt>
  42a8f4:	mov	x8, x0
  42a8f8:	cbz	x0, 42a9b4 <ASN1_generate_nconf@plt+0xc044>
  42a8fc:	str	x0, [sp, #104]
  42a900:	bl	41c240 <BN_new@plt>
  42a904:	mov	x28, x0
  42a908:	ldr	x8, [sp, #104]
  42a90c:	cbz	x0, 42a9b4 <ASN1_generate_nconf@plt+0xc044>
  42a910:	bl	41c240 <BN_new@plt>
  42a914:	mov	x7, x0
  42a918:	ldr	x8, [sp, #104]
  42a91c:	cbz	x0, 42ab18 <ASN1_generate_nconf@plt+0xc1a8>
  42a920:	str	x0, [sp, #112]
  42a924:	bl	41c240 <BN_new@plt>
  42a928:	mov	x26, x0
  42a92c:	ldp	x8, x7, [sp, #104]
  42a930:	cbz	x0, 42ab10 <ASN1_generate_nconf@plt+0xc1a0>
  42a934:	bl	41c240 <BN_new@plt>
  42a938:	mov	x24, x0
  42a93c:	ldp	x8, x7, [sp, #104]
  42a940:	cbz	x0, 42a9c4 <ASN1_generate_nconf@plt+0xc054>
  42a944:	bl	41c240 <BN_new@plt>
  42a948:	mov	x27, x0
  42a94c:	ldp	x8, x7, [sp, #104]
  42a950:	cbz	x0, 42a9c4 <ASN1_generate_nconf@plt+0xc054>
  42a954:	mov	x0, x21
  42a958:	stp	x8, x7, [sp, #104]
  42a95c:	bl	41e520 <EC_METHOD_get_field_type@plt>
  42a960:	cmp	w0, #0x196
  42a964:	ldp	x8, x7, [sp, #104]
  42a968:	b.eq	42ab84 <ASN1_generate_nconf@plt+0xc214>  // b.none
  42a96c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42a970:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a974:	add	x1, x1, #0x6a8
  42a978:	stp	x8, x7, [sp, #96]
  42a97c:	mov	x21, #0x0                   	// #0
  42a980:	ldr	x0, [x0, #56]
  42a984:	bl	419740 <BIO_printf@plt>
  42a988:	ldp	x8, x7, [sp, #96]
  42a98c:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a990:	ldr	x0, [sp, #96]
  42a994:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a998:	ldr	w19, [sp, #104]
  42a99c:	add	x1, x1, #0x540
  42a9a0:	mov	w2, #0xb9                  	// #185
  42a9a4:	mov	x21, #0x0                   	// #0
  42a9a8:	mov	x23, #0x0                   	// #0
  42a9ac:	bl	41b1e0 <CRYPTO_free@plt>
  42a9b0:	b	42a418 <ASN1_generate_nconf@plt+0xbaa8>
  42a9b4:	mov	x7, #0x0                   	// #0
  42a9b8:	mov	x28, #0x0                   	// #0
  42a9bc:	mov	x24, #0x0                   	// #0
  42a9c0:	mov	x26, #0x0                   	// #0
  42a9c4:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  42a9c8:	add	x0, x0, #0x690
  42a9cc:	stp	x8, x7, [sp, #96]
  42a9d0:	bl	41be90 <perror@plt>
  42a9d4:	mov	x21, #0x0                   	// #0
  42a9d8:	mov	x27, #0x0                   	// #0
  42a9dc:	ldp	x8, x7, [sp, #96]
  42a9e0:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42a9e4:	ldr	w0, [sp, #96]
  42a9e8:	cbnz	w0, 42a650 <ASN1_generate_nconf@plt+0xbce0>
  42a9ec:	ldr	w0, [sp, #136]
  42a9f0:	cbnz	w0, 42a3c8 <ASN1_generate_nconf@plt+0xba58>
  42a9f4:	mov	x2, x23
  42a9f8:	mov	x1, x22
  42a9fc:	adrp	x0, 41b000 <strstr@plt>
  42aa00:	add	x0, x0, #0x7c0
  42aa04:	stp	x8, x7, [sp, #96]
  42aa08:	bl	41d2e0 <ASN1_i2d_bio@plt>
  42aa0c:	mov	w19, #0x0                   	// #0
  42aa10:	ldp	x8, x7, [sp, #96]
  42aa14:	cbnz	w0, 42a430 <ASN1_generate_nconf@plt+0xbac0>
  42aa18:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42aa1c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aa20:	mov	w19, #0x1                   	// #1
  42aa24:	add	x1, x1, #0xc28
  42aa28:	ldr	x0, [x2, #56]
  42aa2c:	stp	x8, x7, [sp, #96]
  42aa30:	bl	419740 <BIO_printf@plt>
  42aa34:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42aa38:	ldr	x0, [x2, #56]
  42aa3c:	bl	41e7f0 <ERR_print_errors@plt>
  42aa40:	ldp	x8, x7, [sp, #96]
  42aa44:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42aa48:	mov	x2, x20
  42aa4c:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42aa50:	mov	x3, #0x0                   	// #0
  42aa54:	add	x1, x1, #0x920
  42aa58:	mov	x0, #0x0                   	// #0
  42aa5c:	bl	419890 <ASN1_d2i_bio@plt>
  42aa60:	mov	x23, x0
  42aa64:	b	42a7dc <ASN1_generate_nconf@plt+0xbe6c>
  42aa68:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42aa6c:	mov	x7, #0x0                   	// #0
  42aa70:	mov	x8, #0x0                   	// #0
  42aa74:	mov	x2, x26
  42aa78:	ldr	x0, [x0, #56]
  42aa7c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aa80:	add	x1, x1, #0x610
  42aa84:	stp	x8, x7, [sp, #96]
  42aa88:	mov	x21, #0x0                   	// #0
  42aa8c:	bl	419740 <BIO_printf@plt>
  42aa90:	mov	x28, #0x0                   	// #0
  42aa94:	mov	x27, #0x0                   	// #0
  42aa98:	mov	x24, #0x0                   	// #0
  42aa9c:	mov	x26, #0x0                   	// #0
  42aaa0:	mov	w19, #0x1                   	// #1
  42aaa4:	ldp	x8, x7, [sp, #96]
  42aaa8:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42aaac:	mov	x1, x23
  42aab0:	mov	x0, x22
  42aab4:	stp	x8, x7, [sp, #104]
  42aab8:	bl	41a110 <PEM_write_bio_ECPKParameters@plt>
  42aabc:	ldp	x8, x7, [sp, #104]
  42aac0:	cbnz	w0, 42a3c0 <ASN1_generate_nconf@plt+0xba50>
  42aac4:	b	42aa18 <ASN1_generate_nconf@plt+0xc0a8>
  42aac8:	ldr	x0, [x24, #56]
  42aacc:	mov	x7, #0x0                   	// #0
  42aad0:	ldr	w19, [sp, #120]
  42aad4:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aad8:	add	x1, x1, #0x688
  42aadc:	str	x7, [sp, #104]
  42aae0:	bl	419740 <BIO_printf@plt>
  42aae4:	mov	x21, #0x0                   	// #0
  42aae8:	ldr	x0, [x24, #56]
  42aaec:	mov	x8, #0x0                   	// #0
  42aaf0:	str	x8, [sp, #96]
  42aaf4:	mov	x28, #0x0                   	// #0
  42aaf8:	mov	x27, #0x0                   	// #0
  42aafc:	mov	x26, #0x0                   	// #0
  42ab00:	bl	41e7f0 <ERR_print_errors@plt>
  42ab04:	mov	x24, #0x0                   	// #0
  42ab08:	ldp	x8, x7, [sp, #96]
  42ab0c:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42ab10:	mov	x24, #0x0                   	// #0
  42ab14:	b	42a9c4 <ASN1_generate_nconf@plt+0xc054>
  42ab18:	mov	x24, #0x0                   	// #0
  42ab1c:	mov	x26, #0x0                   	// #0
  42ab20:	b	42a9c4 <ASN1_generate_nconf@plt+0xc054>
  42ab24:	mov	x1, x9
  42ab28:	mov	x0, x22
  42ab2c:	str	x9, [sp, #96]
  42ab30:	bl	419920 <i2d_ECPrivateKey_bio@plt>
  42ab34:	ldp	x9, x8, [sp, #96]
  42ab38:	ldr	x7, [sp, #112]
  42ab3c:	b	42a6e0 <ASN1_generate_nconf@plt+0xbd70>
  42ab40:	ldr	w1, [sp, #128]
  42ab44:	mov	x0, x9
  42ab48:	stp	x9, x8, [sp, #96]
  42ab4c:	str	x7, [sp, #112]
  42ab50:	bl	41c6d0 <EC_KEY_set_conv_form@plt>
  42ab54:	ldp	x9, x8, [sp, #96]
  42ab58:	ldr	x7, [sp, #112]
  42ab5c:	b	42a688 <ASN1_generate_nconf@plt+0xbd18>
  42ab60:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ab64:	add	x1, x1, #0xc58
  42ab68:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42ab6c:	ldr	x0, [x2, #56]
  42ab70:	bl	419740 <BIO_printf@plt>
  42ab74:	ldr	x9, [sp, #112]
  42ab78:	mov	x0, x9
  42ab7c:	bl	419930 <EC_KEY_free@plt>
  42ab80:	b	42aa34 <ASN1_generate_nconf@plt+0xc0c4>
  42ab84:	mov	x3, x7
  42ab88:	mov	x1, x8
  42ab8c:	mov	x2, x28
  42ab90:	mov	x0, x23
  42ab94:	mov	x4, #0x0                   	// #0
  42ab98:	stp	x8, x7, [sp, #104]
  42ab9c:	bl	41e0b0 <EC_GROUP_get_curve@plt>
  42aba0:	ldp	x8, x7, [sp, #104]
  42aba4:	cbz	w0, 42aef8 <ASN1_generate_nconf@plt+0xc588>
  42aba8:	mov	x0, x23
  42abac:	bl	41b680 <EC_GROUP_get0_generator@plt>
  42abb0:	mov	x21, x0
  42abb4:	ldp	x8, x7, [sp, #104]
  42abb8:	cbz	x0, 42a430 <ASN1_generate_nconf@plt+0xbac0>
  42abbc:	mov	x0, x23
  42abc0:	bl	4195f0 <EC_GROUP_get_point_conversion_form@plt>
  42abc4:	mov	x1, x21
  42abc8:	mov	w2, w0
  42abcc:	mov	x3, x26
  42abd0:	mov	x0, x23
  42abd4:	mov	x4, #0x0                   	// #0
  42abd8:	bl	41a380 <EC_POINT_point2bn@plt>
  42abdc:	mov	x21, x0
  42abe0:	ldp	x8, x7, [sp, #104]
  42abe4:	cbz	x0, 42a430 <ASN1_generate_nconf@plt+0xbac0>
  42abe8:	mov	x1, x24
  42abec:	mov	x0, x23
  42abf0:	mov	x2, #0x0                   	// #0
  42abf4:	bl	41c790 <EC_GROUP_get_order@plt>
  42abf8:	ldp	x8, x7, [sp, #104]
  42abfc:	cbz	w0, 42aef8 <ASN1_generate_nconf@plt+0xc588>
  42ac00:	mov	x1, x27
  42ac04:	mov	x0, x23
  42ac08:	mov	x2, #0x0                   	// #0
  42ac0c:	bl	41e500 <EC_GROUP_get_cofactor@plt>
  42ac10:	ldp	x8, x7, [sp, #104]
  42ac14:	cbz	w0, 42aef8 <ASN1_generate_nconf@plt+0xc588>
  42ac18:	mov	x0, x24
  42ac1c:	str	x7, [sp, #120]
  42ac20:	bl	41acb0 <BN_num_bits@plt>
  42ac24:	mov	w19, w0
  42ac28:	ldr	x8, [sp, #104]
  42ac2c:	str	x8, [sp, #112]
  42ac30:	mov	x0, x8
  42ac34:	bl	41acb0 <BN_num_bits@plt>
  42ac38:	mov	w21, w0
  42ac3c:	mov	x0, x28
  42ac40:	bl	41acb0 <BN_num_bits@plt>
  42ac44:	add	w1, w0, #0x7
  42ac48:	mov	w3, #0x8                   	// #8
  42ac4c:	add	w2, w21, #0x7
  42ac50:	ldr	x7, [sp, #120]
  42ac54:	sdiv	w1, w1, w3
  42ac58:	mov	x0, x7
  42ac5c:	sdiv	w2, w2, w3
  42ac60:	sxtw	x1, w1
  42ac64:	cmp	x1, w2, sxtw
  42ac68:	sxtw	x4, w2
  42ac6c:	csel	x4, x4, x1, ls  // ls = plast
  42ac70:	str	x4, [sp, #104]
  42ac74:	bl	41acb0 <BN_num_bits@plt>
  42ac78:	mov	w21, w0
  42ac7c:	mov	x0, x26
  42ac80:	bl	41acb0 <BN_num_bits@plt>
  42ac84:	add	w2, w0, #0x7
  42ac88:	mov	w3, #0x8                   	// #8
  42ac8c:	add	w1, w21, #0x7
  42ac90:	mov	x0, x24
  42ac94:	ldr	x4, [sp, #104]
  42ac98:	sdiv	w2, w2, w3
  42ac9c:	sdiv	w1, w1, w3
  42aca0:	sxtw	x2, w2
  42aca4:	cmp	x2, w1, sxtw
  42aca8:	sxtw	x21, w1
  42acac:	csel	x21, x21, x2, ls  // ls = plast
  42acb0:	cmp	x21, x4
  42acb4:	csel	x21, x21, x4, cs  // cs = hs, nlast
  42acb8:	bl	41acb0 <BN_num_bits@plt>
  42acbc:	mov	w1, w0
  42acc0:	mov	x0, x27
  42acc4:	str	w1, [sp, #104]
  42acc8:	bl	41acb0 <BN_num_bits@plt>
  42accc:	add	w2, w0, #0x7
  42acd0:	ldr	w1, [sp, #104]
  42acd4:	mov	w3, #0x8                   	// #8
  42acd8:	sdiv	w2, w2, w3
  42acdc:	add	w0, w1, #0x7
  42ace0:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ace4:	add	x1, x1, #0x6d0
  42ace8:	sdiv	w0, w0, w3
  42acec:	sxtw	x2, w2
  42acf0:	cmp	x2, w0, sxtw
  42acf4:	sxtw	x0, w0
  42acf8:	csel	x0, x0, x2, ls  // ls = plast
  42acfc:	cmp	x0, x21
  42ad00:	csel	x0, x0, x21, cs  // cs = hs, nlast
  42ad04:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42ad08:	mov	x21, x0
  42ad0c:	mov	w2, w19
  42ad10:	mov	x0, x22
  42ad14:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ad18:	add	x1, x1, #0x6e0
  42ad1c:	bl	419740 <BIO_printf@plt>
  42ad20:	ldr	x8, [sp, #112]
  42ad24:	mov	x4, x21
  42ad28:	mov	w3, w19
  42ad2c:	mov	x0, x22
  42ad30:	mov	x1, x8
  42ad34:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ad38:	add	x2, x2, #0x708
  42ad3c:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42ad40:	mov	x4, x21
  42ad44:	mov	w3, w19
  42ad48:	mov	x1, x28
  42ad4c:	mov	x0, x22
  42ad50:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ad54:	add	x2, x2, #0x710
  42ad58:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42ad5c:	ldr	x7, [sp, #120]
  42ad60:	mov	x4, x21
  42ad64:	mov	w3, w19
  42ad68:	mov	x0, x22
  42ad6c:	mov	x1, x7
  42ad70:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ad74:	add	x2, x2, #0x718
  42ad78:	str	x7, [sp, #104]
  42ad7c:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42ad80:	mov	x4, x21
  42ad84:	mov	w3, w19
  42ad88:	mov	x1, x26
  42ad8c:	mov	x0, x22
  42ad90:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ad94:	add	x2, x2, #0x720
  42ad98:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42ad9c:	mov	x4, x21
  42ada0:	mov	w3, w19
  42ada4:	mov	x1, x24
  42ada8:	mov	x0, x22
  42adac:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42adb0:	add	x2, x2, #0x728
  42adb4:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42adb8:	mov	x4, x21
  42adbc:	mov	w3, w19
  42adc0:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  42adc4:	add	x2, x2, #0x738
  42adc8:	mov	x1, x27
  42adcc:	mov	x0, x22
  42add0:	bl	458528 <ASN1_generate_nconf@plt+0x39bb8>
  42add4:	mov	x0, x22
  42add8:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42addc:	add	x1, x1, #0x748
  42ade0:	bl	419740 <BIO_printf@plt>
  42ade4:	mov	w3, w19
  42ade8:	mov	w2, w19
  42adec:	mov	x0, x22
  42adf0:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42adf4:	add	x1, x1, #0x7e0
  42adf8:	bl	419740 <BIO_printf@plt>
  42adfc:	mov	w3, w19
  42ae00:	mov	w2, w19
  42ae04:	mov	x0, x22
  42ae08:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae0c:	add	x1, x1, #0x838
  42ae10:	bl	419740 <BIO_printf@plt>
  42ae14:	mov	w3, w19
  42ae18:	mov	w2, w19
  42ae1c:	mov	x0, x22
  42ae20:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae24:	add	x1, x1, #0x890
  42ae28:	bl	419740 <BIO_printf@plt>
  42ae2c:	mov	x0, x22
  42ae30:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae34:	add	x1, x1, #0x8e8
  42ae38:	bl	419740 <BIO_printf@plt>
  42ae3c:	mov	x0, x22
  42ae40:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae44:	add	x1, x1, #0x950
  42ae48:	bl	419740 <BIO_printf@plt>
  42ae4c:	mov	w3, w19
  42ae50:	mov	w2, w19
  42ae54:	mov	x0, x22
  42ae58:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae5c:	add	x1, x1, #0x970
  42ae60:	bl	419740 <BIO_printf@plt>
  42ae64:	mov	x0, x22
  42ae68:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae6c:	add	x1, x1, #0x9d0
  42ae70:	bl	419740 <BIO_printf@plt>
  42ae74:	mov	x0, x22
  42ae78:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae7c:	add	x1, x1, #0xa10
  42ae80:	bl	419740 <BIO_printf@plt>
  42ae84:	mov	w3, w19
  42ae88:	mov	w2, w19
  42ae8c:	mov	x0, x22
  42ae90:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42ae94:	add	x1, x1, #0xa40
  42ae98:	bl	419740 <BIO_printf@plt>
  42ae9c:	mov	w3, w19
  42aea0:	mov	w2, w19
  42aea4:	mov	x0, x22
  42aea8:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aeac:	add	x1, x1, #0xaa8
  42aeb0:	bl	419740 <BIO_printf@plt>
  42aeb4:	mov	x0, x22
  42aeb8:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aebc:	add	x1, x1, #0xb10
  42aec0:	bl	419740 <BIO_printf@plt>
  42aec4:	mov	x0, x22
  42aec8:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aecc:	add	x1, x1, #0xb68
  42aed0:	bl	419740 <BIO_printf@plt>
  42aed4:	ldp	x7, x8, [sp, #104]
  42aed8:	b	42a3ac <ASN1_generate_nconf@plt+0xba3c>
  42aedc:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  42aee0:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42aee4:	add	x1, x1, #0xc88
  42aee8:	mov	w19, #0x1                   	// #1
  42aeec:	stp	x8, x7, [sp, #96]
  42aef0:	str	x9, [sp, #112]
  42aef4:	b	42ab6c <ASN1_generate_nconf@plt+0xc1fc>
  42aef8:	mov	x21, #0x0                   	// #0
  42aefc:	b	42a430 <ASN1_generate_nconf@plt+0xbac0>
  42af00:	stp	x29, x30, [sp, #-64]!
  42af04:	mov	x29, sp
  42af08:	stp	x19, x20, [sp, #16]
  42af0c:	mov	w19, w2
  42af10:	mov	x20, x1
  42af14:	stp	x21, x22, [sp, #32]
  42af18:	mov	x22, x0
  42af1c:	bl	41e440 <strlen@plt>
  42af20:	mov	x21, x0
  42af24:	lsl	w0, w19, #1
  42af28:	cmp	w0, w21
  42af2c:	b.lt	42b010 <ASN1_generate_nconf@plt+0xc6a0>  // b.tstop
  42af30:	b.gt	42afcc <ASN1_generate_nconf@plt+0xc65c>
  42af34:	sxtw	x2, w19
  42af38:	mov	x0, x20
  42af3c:	mov	w1, #0x0                   	// #0
  42af40:	bl	41e7a0 <memset@plt>
  42af44:	cmp	w21, #0x0
  42af48:	b.le	42afb8 <ASN1_generate_nconf@plt+0xc648>
  42af4c:	mov	x19, #0x0                   	// #0
  42af50:	str	x23, [sp, #48]
  42af54:	bl	41a8c0 <__ctype_b_loc@plt>
  42af58:	mov	x23, x0
  42af5c:	b	42af78 <ASN1_generate_nconf@plt+0xc608>
  42af60:	ldrb	w2, [x20, w1, sxtw]
  42af64:	add	x19, x19, #0x1
  42af68:	cmp	w21, w19
  42af6c:	orr	w0, w0, w2
  42af70:	strb	w0, [x20, w1, sxtw]
  42af74:	b.le	42afb4 <ASN1_generate_nconf@plt+0xc644>
  42af78:	ldrb	w2, [x22, x19]
  42af7c:	ldr	x1, [x23]
  42af80:	mov	w0, w2
  42af84:	ubfiz	x2, x2, #1, #8
  42af88:	ldrh	w1, [x1, x2]
  42af8c:	tbz	w1, #12, 42afe4 <ASN1_generate_nconf@plt+0xc674>
  42af90:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42af94:	and	w0, w0, #0xff
  42af98:	asr	w1, w19, #1
  42af9c:	tbnz	w19, #0, 42af60 <ASN1_generate_nconf@plt+0xc5f0>
  42afa0:	ubfiz	w0, w0, #4, #4
  42afa4:	strb	w0, [x20, w1, sxtw]
  42afa8:	add	x19, x19, #0x1
  42afac:	cmp	w21, w19
  42afb0:	b.gt	42af78 <ASN1_generate_nconf@plt+0xc608>
  42afb4:	ldr	x23, [sp, #48]
  42afb8:	mov	w0, #0x1                   	// #1
  42afbc:	ldp	x19, x20, [sp, #16]
  42afc0:	ldp	x21, x22, [sp, #32]
  42afc4:	ldp	x29, x30, [sp], #64
  42afc8:	ret
  42afcc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42afd0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42afd4:	add	x1, x1, #0x88
  42afd8:	ldr	x0, [x0, #56]
  42afdc:	bl	419740 <BIO_printf@plt>
  42afe0:	b	42af34 <ASN1_generate_nconf@plt+0xc5c4>
  42afe4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42afe8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42afec:	add	x1, x1, #0xc8
  42aff0:	ldr	x0, [x0, #56]
  42aff4:	bl	419740 <BIO_printf@plt>
  42aff8:	mov	w0, #0x0                   	// #0
  42affc:	ldp	x19, x20, [sp, #16]
  42b000:	ldp	x21, x22, [sp, #32]
  42b004:	ldr	x23, [sp, #48]
  42b008:	ldp	x29, x30, [sp], #64
  42b00c:	ret
  42b010:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b014:	mov	w21, w0
  42b018:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b01c:	add	x1, x1, #0x58
  42b020:	ldr	x0, [x2, #56]
  42b024:	bl	419740 <BIO_printf@plt>
  42b028:	b	42af34 <ASN1_generate_nconf@plt+0xc5c4>
  42b02c:	nop
  42b030:	stp	x29, x30, [sp, #-48]!
  42b034:	mov	x29, sp
  42b038:	stp	x19, x20, [sp, #16]
  42b03c:	mov	x19, x0
  42b040:	str	x21, [sp, #32]
  42b044:	mov	x21, x1
  42b048:	bl	41a8c0 <__ctype_b_loc@plt>
  42b04c:	ldr	x2, [x19, #8]
  42b050:	ldr	x0, [x0]
  42b054:	ldrb	w3, [x2]
  42b058:	ldrh	w0, [x0, x3, lsl #1]
  42b05c:	tbnz	w0, #9, 42b070 <ASN1_generate_nconf@plt+0xc700>
  42b060:	ldp	x19, x20, [sp, #16]
  42b064:	ldr	x21, [sp, #32]
  42b068:	ldp	x29, x30, [sp], #48
  42b06c:	ret
  42b070:	mov	x0, x2
  42b074:	bl	41ce60 <EVP_get_cipherbyname@plt>
  42b078:	mov	x20, x0
  42b07c:	cbz	x0, 42b060 <ASN1_generate_nconf@plt+0xc6f0>
  42b080:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b084:	tbnz	w0, #21, 42b060 <ASN1_generate_nconf@plt+0xc6f0>
  42b088:	mov	x0, x20
  42b08c:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b090:	and	x0, x0, #0xfffff
  42b094:	and	x0, x0, #0xffffffffffff0007
  42b098:	sub	x0, x0, #0x10, lsl #12
  42b09c:	subs	x0, x0, #0x1
  42b0a0:	b.eq	42b060 <ASN1_generate_nconf@plt+0xc6f0>  // b.none
  42b0a4:	ldr	x0, [x21]
  42b0a8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b0ac:	ldr	x2, [x19, #8]
  42b0b0:	add	x1, x1, #0xd8
  42b0b4:	bl	419740 <BIO_printf@plt>
  42b0b8:	ldr	w0, [x21, #8]
  42b0bc:	add	w0, w0, #0x1
  42b0c0:	str	w0, [x21, #8]
  42b0c4:	cmp	w0, #0x3
  42b0c8:	ldr	x0, [x21]
  42b0cc:	b.eq	42b0e8 <ASN1_generate_nconf@plt+0xc778>  // b.none
  42b0d0:	ldp	x19, x20, [sp, #16]
  42b0d4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  42b0d8:	ldr	x21, [sp, #32]
  42b0dc:	add	x1, x1, #0x918
  42b0e0:	ldp	x29, x30, [sp], #48
  42b0e4:	b	419740 <BIO_printf@plt>
  42b0e8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42b0ec:	add	x1, x1, #0xa60
  42b0f0:	bl	419740 <BIO_printf@plt>
  42b0f4:	str	wzr, [x21, #8]
  42b0f8:	b	42b060 <ASN1_generate_nconf@plt+0xc6f0>
  42b0fc:	nop
  42b100:	sub	sp, sp, #0x230
  42b104:	stp	x29, x30, [sp]
  42b108:	mov	x29, sp
  42b10c:	stp	x21, x22, [sp, #32]
  42b110:	mov	w21, w0
  42b114:	ldr	x0, [x1]
  42b118:	stp	x19, x20, [sp, #16]
  42b11c:	mov	x19, x1
  42b120:	stp	x23, x24, [sp, #48]
  42b124:	stp	x25, x26, [sp, #64]
  42b128:	stp	x27, x28, [sp, #80]
  42b12c:	str	wzr, [sp, #220]
  42b130:	str	xzr, [sp, #224]
  42b134:	stp	xzr, xzr, [sp, #240]
  42b138:	bl	45c148 <ASN1_generate_nconf@plt+0x3d7d8>
  42b13c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b140:	mov	x20, x0
  42b144:	add	x1, x1, #0xe0
  42b148:	bl	41d250 <strcmp@plt>
  42b14c:	cbz	w0, 42b850 <ASN1_generate_nconf@plt+0xcee0>
  42b150:	mov	x0, x20
  42b154:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b158:	add	x1, x1, #0xe8
  42b15c:	bl	41d250 <strcmp@plt>
  42b160:	str	w0, [sp, #120]
  42b164:	mov	w22, #0x1                   	// #1
  42b168:	mov	x23, #0x0                   	// #0
  42b16c:	cbnz	w0, 42b7e4 <ASN1_generate_nconf@plt+0xce74>
  42b170:	adrp	x24, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b174:	add	x24, x24, #0x790
  42b178:	mov	x1, x19
  42b17c:	mov	w0, w21
  42b180:	mov	x2, x24
  42b184:	adrp	x19, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b188:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42b18c:	add	x19, x19, #0x750
  42b190:	mov	x26, x0
  42b194:	mov	w21, #0x0                   	// #0
  42b198:	mov	w0, #0x2000                	// #8192
  42b19c:	mov	w20, #0x1                   	// #1
  42b1a0:	mov	w25, #0x0                   	// #0
  42b1a4:	mov	x27, #0x0                   	// #0
  42b1a8:	str	xzr, [sp, #96]
  42b1ac:	str	xzr, [sp, #128]
  42b1b0:	stp	wzr, wzr, [sp, #140]
  42b1b4:	str	xzr, [sp, #152]
  42b1b8:	stp	w0, wzr, [sp, #160]
  42b1bc:	stp	xzr, xzr, [sp, #168]
  42b1c0:	stp	xzr, xzr, [sp, #184]
  42b1c4:	stp	wzr, wzr, [sp, #200]
  42b1c8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42b1cc:	mov	w1, w0
  42b1d0:	cbz	w0, 42b210 <ASN1_generate_nconf@plt+0xc8a0>
  42b1d4:	cmp	w1, #0x1d
  42b1d8:	b.gt	42b518 <ASN1_generate_nconf@plt+0xcba8>
  42b1dc:	cmn	w1, #0x1
  42b1e0:	b.lt	42b1c8 <ASN1_generate_nconf@plt+0xc858>  // b.tstop
  42b1e4:	add	w1, w1, #0x1
  42b1e8:	cmp	w1, #0x1e
  42b1ec:	b.hi	42b1c8 <ASN1_generate_nconf@plt+0xc858>  // b.pmore
  42b1f0:	ldrh	w0, [x19, w1, uxtw #1]
  42b1f4:	adr	x1, 42b200 <ASN1_generate_nconf@plt+0xc890>
  42b1f8:	add	x0, x1, w0, sxth #2
  42b1fc:	br	x0
  42b200:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42b204:	mov	w21, #0x1                   	// #1
  42b208:	mov	w1, w0
  42b20c:	cbnz	w0, 42b1d4 <ASN1_generate_nconf@plt+0xc864>
  42b210:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42b214:	cbnz	w0, 42ba14 <ASN1_generate_nconf@plt+0xd0a4>
  42b218:	cbz	x23, 42b244 <ASN1_generate_nconf@plt+0xc8d4>
  42b21c:	mov	x0, x23
  42b220:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b224:	tbnz	w0, #21, 42bb98 <ASN1_generate_nconf@plt+0xd228>
  42b228:	mov	x0, x23
  42b22c:	bl	419e40 <EVP_CIPHER_flags@plt>
  42b230:	and	x0, x0, #0xfffff
  42b234:	mov	w1, #0x10001               	// #65537
  42b238:	and	x0, x0, #0xffffffffffff0007
  42b23c:	cmp	x0, x1
  42b240:	b.eq	42be18 <ASN1_generate_nconf@plt+0xd4a8>  // b.none
  42b244:	ldr	x0, [sp, #240]
  42b248:	cbz	x0, 42baa8 <ASN1_generate_nconf@plt+0xd138>
  42b24c:	ldr	w0, [sp, #220]
  42b250:	cbnz	w0, 42b25c <ASN1_generate_nconf@plt+0xc8ec>
  42b254:	mov	w0, #0x1                   	// #1
  42b258:	str	w0, [sp, #220]
  42b25c:	ldr	w2, [sp, #160]
  42b260:	ldr	w1, [sp, #120]
  42b264:	cmp	w2, #0x4f
  42b268:	cset	w0, le
  42b26c:	tst	w1, w0
  42b270:	b.ne	42b880 <ASN1_generate_nconf@plt+0xcf10>  // b.any
  42b274:	add	w0, w2, #0x2
  42b278:	mov	w19, #0x5556                	// #21846
  42b27c:	movk	w19, #0x5555, lsl #16
  42b280:	mov	w1, #0xaaab                	// #43691
  42b284:	movk	w1, #0x2aaa, lsl #16
  42b288:	smull	x19, w0, w19
  42b28c:	smull	x1, w2, w1
  42b290:	lsr	x19, x19, #32
  42b294:	sub	w19, w19, w0, asr #31
  42b298:	asr	x0, x1, #35
  42b29c:	sub	w0, w0, w2, asr #31
  42b2a0:	add	w19, w0, w19, lsl #1
  42b2a4:	add	w19, w19, #0x29
  42b2a8:	lsl	w19, w19, #1
  42b2ac:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b2b0:	cbnz	w25, 42b9fc <ASN1_generate_nconf@plt+0xd08c>
  42b2b4:	ldr	x0, [sp, #120]
  42b2b8:	mov	w26, #0x2                   	// #2
  42b2bc:	mov	w2, w26
  42b2c0:	bic	x0, x0, x22
  42b2c4:	tbnz	w0, #0, 42ba94 <ASN1_generate_nconf@plt+0xd124>
  42b2c8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b2cc:	mov	w0, #0x200                 	// #512
  42b2d0:	add	x1, x1, #0x1b8
  42b2d4:	str	w2, [sp, #104]
  42b2d8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42b2dc:	str	x0, [sp, #112]
  42b2e0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b2e4:	mov	w0, w19
  42b2e8:	add	x1, x1, #0x1c0
  42b2ec:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42b2f0:	ldr	w2, [sp, #104]
  42b2f4:	mov	x19, x0
  42b2f8:	cbz	x27, 42ba2c <ASN1_generate_nconf@plt+0xd0bc>
  42b2fc:	mov	x0, x27
  42b300:	mov	w1, #0x72                  	// #114
  42b304:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42b308:	str	x0, [sp, #104]
  42b30c:	ldr	x0, [sp, #104]
  42b310:	cbz	x0, 42ba4c <ASN1_generate_nconf@plt+0xd0dc>
  42b314:	ldr	x0, [sp, #128]
  42b318:	ldr	x1, [sp, #152]
  42b31c:	cmp	x0, #0x0
  42b320:	cset	w0, eq  // eq = none
  42b324:	cmp	x1, #0x0
  42b328:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42b32c:	b.ne	42ba68 <ASN1_generate_nconf@plt+0xd0f8>  // b.any
  42b330:	cmp	x23, #0x0
  42b334:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42b338:	b.eq	42b348 <ASN1_generate_nconf@plt+0xc9d8>  // b.none
  42b33c:	ldr	x0, [sp, #168]
  42b340:	str	xzr, [sp, #128]
  42b344:	cbz	x0, 42b940 <ASN1_generate_nconf@plt+0xcfd0>
  42b348:	ldr	x0, [sp, #176]
  42b34c:	mov	w2, w26
  42b350:	mov	w1, #0x77                  	// #119
  42b354:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42b358:	mov	x26, x0
  42b35c:	cbz	x0, 42bd84 <ASN1_generate_nconf@plt+0xd414>
  42b360:	ldr	w0, [sp, #164]
  42b364:	cbnz	w0, 42b8c8 <ASN1_generate_nconf@plt+0xcf58>
  42b368:	cbnz	w22, 42b890 <ASN1_generate_nconf@plt+0xcf20>
  42b36c:	ldr	x0, [sp, #104]
  42b370:	mov	x27, #0x0                   	// #0
  42b374:	str	x26, [sp, #152]
  42b378:	str	x0, [sp, #176]
  42b37c:	ldr	w0, [sp, #120]
  42b380:	mov	x22, #0x0                   	// #0
  42b384:	cbnz	w0, 42b908 <ASN1_generate_nconf@plt+0xcf98>
  42b388:	cbz	x23, 42bab4 <ASN1_generate_nconf@plt+0xd144>
  42b38c:	ldr	x0, [sp, #128]
  42b390:	cbz	x0, 42bd9c <ASN1_generate_nconf@plt+0xd42c>
  42b394:	bl	41e440 <strlen@plt>
  42b398:	str	x0, [sp, #120]
  42b39c:	ldr	w0, [sp, #140]
  42b3a0:	cbnz	w0, 42bbd8 <ASN1_generate_nconf@plt+0xd268>
  42b3a4:	cbz	w20, 42bf90 <ASN1_generate_nconf@plt+0xd620>
  42b3a8:	ldr	x0, [sp, #192]
  42b3ac:	add	x3, sp, #0x108
  42b3b0:	cbz	x0, 42c0c4 <ASN1_generate_nconf@plt+0xd754>
  42b3b4:	mov	x1, x3
  42b3b8:	mov	w2, #0x8                   	// #8
  42b3bc:	str	x3, [sp, #192]
  42b3c0:	bl	42af00 <ASN1_generate_nconf@plt+0xc590>
  42b3c4:	ldr	x3, [sp, #192]
  42b3c8:	cbz	w0, 42c278 <ASN1_generate_nconf@plt+0xd908>
  42b3cc:	cmp	w21, #0x2
  42b3d0:	b.eq	42bf04 <ASN1_generate_nconf@plt+0xd594>  // b.none
  42b3d4:	ldr	x0, [sp, #152]
  42b3d8:	mov	w2, #0x8                   	// #8
  42b3dc:	add	x1, x24, #0x318
  42b3e0:	str	x3, [sp, #192]
  42b3e4:	bl	41cb90 <BIO_write@plt>
  42b3e8:	mov	w2, w0
  42b3ec:	cmp	w0, #0x8
  42b3f0:	ldr	x3, [sp, #192]
  42b3f4:	b.ne	42b414 <ASN1_generate_nconf@plt+0xcaa4>  // b.any
  42b3f8:	ldr	x0, [sp, #152]
  42b3fc:	mov	x1, x3
  42b400:	str	x3, [sp, #192]
  42b404:	bl	41cb90 <BIO_write@plt>
  42b408:	cmp	w0, #0x8
  42b40c:	ldr	x3, [sp, #192]
  42b410:	b.eq	42bf04 <ASN1_generate_nconf@plt+0xd594>  // b.none
  42b414:	ldr	x0, [x28, #56]
  42b418:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b41c:	mov	w25, w20
  42b420:	add	x1, x1, #0x228
  42b424:	mov	x23, #0x0                   	// #0
  42b428:	bl	419740 <BIO_printf@plt>
  42b42c:	ldr	x21, [x28, #56]
  42b430:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42b434:	mov	w20, #0x0                   	// #0
  42b438:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b43c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b440:	add	x1, sp, #0xf0
  42b444:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  42b448:	cbnz	w0, 42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b44c:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b450:	ldr	x0, [x28, #56]
  42b454:	mov	x2, x26
  42b458:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42b45c:	add	x1, x1, #0xd68
  42b460:	mov	x27, #0x0                   	// #0
  42b464:	mov	x19, #0x0                   	// #0
  42b468:	bl	419740 <BIO_printf@plt>
  42b46c:	mov	w25, #0x1                   	// #1
  42b470:	ldr	x21, [x28, #56]
  42b474:	mov	x23, #0x0                   	// #0
  42b478:	mov	x22, #0x0                   	// #0
  42b47c:	mov	x26, #0x0                   	// #0
  42b480:	stp	xzr, xzr, [sp, #104]
  42b484:	mov	x0, x21
  42b488:	bl	41e7f0 <ERR_print_errors@plt>
  42b48c:	adrp	x20, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b490:	ldr	x0, [sp, #112]
  42b494:	add	x20, x20, #0x3f8
  42b498:	mov	x1, x20
  42b49c:	mov	w2, #0x262                 	// #610
  42b4a0:	bl	41b1e0 <CRYPTO_free@plt>
  42b4a4:	mov	x1, x20
  42b4a8:	mov	w2, #0x263                 	// #611
  42b4ac:	mov	x0, x19
  42b4b0:	bl	41b1e0 <CRYPTO_free@plt>
  42b4b4:	ldr	x0, [sp, #104]
  42b4b8:	bl	41df00 <BIO_free@plt>
  42b4bc:	mov	x0, x26
  42b4c0:	bl	41ce30 <BIO_free_all@plt>
  42b4c4:	mov	x0, x23
  42b4c8:	bl	41df00 <BIO_free@plt>
  42b4cc:	mov	x0, x22
  42b4d0:	bl	41df00 <BIO_free@plt>
  42b4d4:	mov	x0, x27
  42b4d8:	bl	41df00 <BIO_free@plt>
  42b4dc:	ldr	x0, [sp, #96]
  42b4e0:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42b4e4:	ldr	x0, [sp, #248]
  42b4e8:	mov	x1, x20
  42b4ec:	mov	w2, #0x26c                 	// #620
  42b4f0:	bl	41b1e0 <CRYPTO_free@plt>
  42b4f4:	mov	w0, w25
  42b4f8:	ldp	x29, x30, [sp]
  42b4fc:	ldp	x19, x20, [sp, #16]
  42b500:	ldp	x21, x22, [sp, #32]
  42b504:	ldp	x23, x24, [sp, #48]
  42b508:	ldp	x25, x26, [sp, #64]
  42b50c:	ldp	x27, x28, [sp, #80]
  42b510:	add	sp, sp, #0x230
  42b514:	ret
  42b518:	sub	w1, w1, #0x5dd
  42b51c:	cmp	w1, #0x1
  42b520:	b.hi	42b1c8 <ASN1_generate_nconf@plt+0xc858>  // b.pmore
  42b524:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  42b528:	cbnz	w0, 42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b52c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b530:	mov	x27, #0x0                   	// #0
  42b534:	mov	x19, #0x0                   	// #0
  42b538:	mov	w25, #0x1                   	// #1
  42b53c:	ldr	x21, [x0, #56]
  42b540:	b	42b474 <ASN1_generate_nconf@plt+0xcb04>
  42b544:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  42b548:	add	x1, sp, #0xe8
  42b54c:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  42b550:	cbz	w0, 42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b554:	ldr	x23, [sp, #232]
  42b558:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b55c:	ldr	w0, [sp, #220]
  42b560:	mov	w1, #0x1                   	// #1
  42b564:	str	w1, [sp, #144]
  42b568:	cbnz	w0, 42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b56c:	mov	w0, #0x2710                	// #10000
  42b570:	str	w0, [sp, #220]
  42b574:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b578:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b57c:	add	x1, sp, #0xdc
  42b580:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  42b584:	cbz	w0, 42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b588:	mov	w0, #0x1                   	// #1
  42b58c:	str	w0, [sp, #144]
  42b590:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b594:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b598:	str	x0, [sp, #184]
  42b59c:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b5a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b5a4:	str	x0, [sp, #192]
  42b5a8:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b5ac:	mov	x23, #0x0                   	// #0
  42b5b0:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b5b4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b5b8:	str	x0, [sp, #168]
  42b5bc:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b5c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b5c4:	mov	w2, #0x8001                	// #32769
  42b5c8:	mov	w1, #0x72                  	// #114
  42b5cc:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42b5d0:	cbz	x0, 42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b5d4:	mov	w2, #0x80                  	// #128
  42b5d8:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42b5dc:	add	x1, x1, #0xfa0
  42b5e0:	str	x0, [sp, #104]
  42b5e4:	bl	41b120 <BIO_gets@plt>
  42b5e8:	mov	w28, w0
  42b5ec:	ldr	x3, [sp, #104]
  42b5f0:	mov	x0, x3
  42b5f4:	bl	41df00 <BIO_free@plt>
  42b5f8:	cmp	w28, #0x0
  42b5fc:	b.le	42bedc <ASN1_generate_nconf@plt+0xd56c>
  42b600:	subs	w2, w28, #0x1
  42b604:	b.eq	42b864 <ASN1_generate_nconf@plt+0xcef4>  // b.none
  42b608:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42b60c:	sxtw	x2, w2
  42b610:	add	x1, x0, #0xfa0
  42b614:	b	42b624 <ASN1_generate_nconf@plt+0xccb4>
  42b618:	strb	wzr, [x1, x2]
  42b61c:	sub	x2, x2, #0x1
  42b620:	cbz	w2, 42b864 <ASN1_generate_nconf@plt+0xcef4>
  42b624:	ldrb	w3, [x1, x2]
  42b628:	cmp	w3, #0xd
  42b62c:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  42b630:	b.eq	42b618 <ASN1_generate_nconf@plt+0xcca8>  // b.none
  42b634:	str	x1, [sp, #128]
  42b638:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b63c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b640:	str	x0, [sp, #128]
  42b644:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b648:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b64c:	str	x0, [sp, #104]
  42b650:	bl	41e440 <strlen@plt>
  42b654:	sub	w0, w0, #0x1
  42b658:	cmp	w0, #0x0
  42b65c:	mov	w28, #0x0                   	// #0
  42b660:	b.le	42b680 <ASN1_generate_nconf@plt+0xcd10>
  42b664:	ldr	x1, [sp, #104]
  42b668:	ldrb	w1, [x1, w0, sxtw]
  42b66c:	cmp	w1, #0x6b
  42b670:	b.ne	42b680 <ASN1_generate_nconf@plt+0xcd10>  // b.any
  42b674:	ldr	x1, [sp, #104]
  42b678:	mov	w28, #0x1                   	// #1
  42b67c:	strb	wzr, [x1, w0, sxtw]
  42b680:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b684:	add	x1, sp, #0x110
  42b688:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  42b68c:	cbz	w0, 42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b690:	ldr	x1, [sp, #272]
  42b694:	tbnz	x1, #63, 42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b698:	cbz	w28, 42b6b0 <ASN1_generate_nconf@plt+0xcd40>
  42b69c:	mov	x0, #0x1ffffffffffffe      	// #9007199254740990
  42b6a0:	cmp	x1, x0
  42b6a4:	b.gt	42b44c <ASN1_generate_nconf@plt+0xcadc>
  42b6a8:	lsl	x1, x1, #10
  42b6ac:	str	x1, [sp, #272]
  42b6b0:	str	w1, [sp, #160]
  42b6b4:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6b8:	mov	w22, #0x1                   	// #1
  42b6bc:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6c0:	mov	w0, #0x1                   	// #1
  42b6c4:	str	w0, [sp, #204]
  42b6c8:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6cc:	mov	w21, #0x2                   	// #2
  42b6d0:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6d4:	mov	w0, #0x1                   	// #1
  42b6d8:	str	w0, [sp, #120]
  42b6dc:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6e0:	mov	w0, #0x1                   	// #1
  42b6e4:	str	w0, [sp, #164]
  42b6e8:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6ec:	mov	w0, #0x1                   	// #1
  42b6f0:	str	w0, [sp, #140]
  42b6f4:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b6f8:	str	wzr, [sp, #140]
  42b6fc:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b700:	mov	w0, #0x1                   	// #1
  42b704:	str	w0, [sp, #200]
  42b708:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b70c:	mov	w25, #0x1                   	// #1
  42b710:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b714:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b718:	mov	w1, #0x0                   	// #0
  42b71c:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  42b720:	str	x0, [sp, #96]
  42b724:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b728:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b72c:	str	x0, [sp, #152]
  42b730:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b734:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b738:	str	x0, [sp, #176]
  42b73c:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b740:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42b744:	mov	x27, x0
  42b748:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b74c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b750:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b754:	add	x1, x1, #0x118
  42b758:	str	xzr, [sp, #112]
  42b75c:	ldr	x0, [x20, #48]
  42b760:	mov	x27, #0x0                   	// #0
  42b764:	mov	x19, #0x0                   	// #0
  42b768:	mov	w25, #0x0                   	// #0
  42b76c:	mov	x23, #0x0                   	// #0
  42b770:	mov	x22, #0x0                   	// #0
  42b774:	bl	419740 <BIO_printf@plt>
  42b778:	str	wzr, [sp, #368]
  42b77c:	ldr	x3, [x20, #48]
  42b780:	add	x2, sp, #0x168
  42b784:	mov	w0, #0x2                   	// #2
  42b788:	adrp	x1, 42b000 <ASN1_generate_nconf@plt+0xc690>
  42b78c:	add	x1, x1, #0x30
  42b790:	str	x3, [sp, #360]
  42b794:	bl	419f20 <OBJ_NAME_do_all_sorted@plt>
  42b798:	str	xzr, [sp, #104]
  42b79c:	ldr	x0, [x20, #48]
  42b7a0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42b7a4:	add	x1, x1, #0xa60
  42b7a8:	mov	x26, #0x0                   	// #0
  42b7ac:	bl	419740 <BIO_printf@plt>
  42b7b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b7b4:	ldr	x21, [x0, #56]
  42b7b8:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42b7bc:	mov	x0, x24
  42b7c0:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42b7c4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b7c8:	mov	x27, #0x0                   	// #0
  42b7cc:	mov	x19, #0x0                   	// #0
  42b7d0:	mov	w25, #0x0                   	// #0
  42b7d4:	ldr	x21, [x0, #56]
  42b7d8:	b	42b474 <ASN1_generate_nconf@plt+0xcb04>
  42b7dc:	mov	w20, #0x1                   	// #1
  42b7e0:	b	42b1c8 <ASN1_generate_nconf@plt+0xc858>
  42b7e4:	mov	x0, x20
  42b7e8:	bl	41ce60 <EVP_get_cipherbyname@plt>
  42b7ec:	str	wzr, [sp, #120]
  42b7f0:	mov	x23, x0
  42b7f4:	mov	w22, #0x0                   	// #0
  42b7f8:	cbnz	x0, 42b170 <ASN1_generate_nconf@plt+0xc800>
  42b7fc:	mov	x0, x20
  42b800:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b804:	add	x1, x1, #0xf0
  42b808:	bl	41d250 <strcmp@plt>
  42b80c:	str	w0, [sp, #120]
  42b810:	cbz	w0, 42b170 <ASN1_generate_nconf@plt+0xc800>
  42b814:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b818:	mov	x2, x20
  42b81c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b820:	mov	x27, #0x0                   	// #0
  42b824:	ldr	x0, [x21, #56]
  42b828:	add	x1, x1, #0xf8
  42b82c:	mov	x19, #0x0                   	// #0
  42b830:	mov	x22, #0x0                   	// #0
  42b834:	mov	x26, #0x0                   	// #0
  42b838:	mov	w25, #0x1                   	// #1
  42b83c:	str	xzr, [sp, #112]
  42b840:	bl	419740 <BIO_printf@plt>
  42b844:	ldr	x21, [x21, #56]
  42b848:	stp	xzr, xzr, [sp, #96]
  42b84c:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42b850:	mov	w22, w0
  42b854:	mov	x23, #0x0                   	// #0
  42b858:	mov	w0, #0x1                   	// #1
  42b85c:	str	w0, [sp, #120]
  42b860:	b	42b170 <ASN1_generate_nconf@plt+0xc800>
  42b864:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42b868:	mov	x2, x26
  42b86c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b870:	add	x1, x1, #0x408
  42b874:	ldr	x0, [x28, #56]
  42b878:	bl	419740 <BIO_printf@plt>
  42b87c:	b	42b450 <ASN1_generate_nconf@plt+0xcae0>
  42b880:	mov	w0, #0x50                  	// #80
  42b884:	mov	w19, #0xc0                  	// #192
  42b888:	str	w0, [sp, #160]
  42b88c:	b	42b2ac <ASN1_generate_nconf@plt+0xc93c>
  42b890:	bl	41de00 <BIO_f_zlib@plt>
  42b894:	bl	41b620 <BIO_new@plt>
  42b898:	mov	x27, x0
  42b89c:	cbz	x0, 42c094 <ASN1_generate_nconf@plt+0xd724>
  42b8a0:	ldr	w1, [sp, #164]
  42b8a4:	cbnz	w1, 42b9e0 <ASN1_generate_nconf@plt+0xd070>
  42b8a8:	cbz	w20, 42bdd0 <ASN1_generate_nconf@plt+0xd460>
  42b8ac:	mov	x1, x26
  42b8b0:	mov	x0, x27
  42b8b4:	bl	41aae0 <BIO_push@plt>
  42b8b8:	str	x0, [sp, #152]
  42b8bc:	ldr	x0, [sp, #104]
  42b8c0:	str	x0, [sp, #176]
  42b8c4:	b	42b37c <ASN1_generate_nconf@plt+0xca0c>
  42b8c8:	ldr	x0, [sp, #104]
  42b8cc:	adrp	x27, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42b8d0:	add	x27, x27, #0x7d0
  42b8d4:	mov	x1, x27
  42b8d8:	bl	41aac0 <BIO_set_callback@plt>
  42b8dc:	mov	x1, x27
  42b8e0:	mov	x0, x26
  42b8e4:	bl	41aac0 <BIO_set_callback@plt>
  42b8e8:	ldr	x1, [x28, #56]
  42b8ec:	ldr	x0, [sp, #104]
  42b8f0:	bl	41d050 <BIO_set_callback_arg@plt>
  42b8f4:	ldr	x1, [x28, #56]
  42b8f8:	mov	x0, x26
  42b8fc:	bl	41d050 <BIO_set_callback_arg@plt>
  42b900:	cbz	w22, 42b36c <ASN1_generate_nconf@plt+0xc9fc>
  42b904:	b	42b890 <ASN1_generate_nconf@plt+0xcf20>
  42b908:	bl	41c450 <BIO_f_base64@plt>
  42b90c:	bl	41b620 <BIO_new@plt>
  42b910:	mov	x22, x0
  42b914:	cbz	x0, 42c084 <ASN1_generate_nconf@plt+0xd714>
  42b918:	ldr	w1, [sp, #164]
  42b91c:	cbnz	w1, 42be90 <ASN1_generate_nconf@plt+0xd520>
  42b920:	ldr	w0, [sp, #204]
  42b924:	cbnz	w0, 42b9d0 <ASN1_generate_nconf@plt+0xd060>
  42b928:	cbz	w20, 42be04 <ASN1_generate_nconf@plt+0xd494>
  42b92c:	ldr	x1, [sp, #152]
  42b930:	mov	x0, x22
  42b934:	bl	41aae0 <BIO_push@plt>
  42b938:	str	x0, [sp, #152]
  42b93c:	b	42b388 <ASN1_generate_nconf@plt+0xca18>
  42b940:	cmp	w20, #0x0
  42b944:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b948:	adrp	x27, 464000 <ASN1_generate_nconf@plt+0x45690>
  42b94c:	add	x0, x0, #0x1d0
  42b950:	add	x27, x27, #0xb80
  42b954:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42b958:	csel	x27, x0, x27, ne  // ne = any
  42b95c:	add	x0, x1, #0x1e0
  42b960:	str	x0, [sp, #128]
  42b964:	str	w21, [sp, #152]
  42b968:	ldr	x21, [sp, #112]
  42b96c:	b	42b974 <ASN1_generate_nconf@plt+0xd004>
  42b970:	b.lt	42ba3c <ASN1_generate_nconf@plt+0xd0cc>  // b.tstop
  42b974:	mov	x0, x23
  42b978:	bl	41df90 <EVP_CIPHER_nid@plt>
  42b97c:	bl	41a220 <OBJ_nid2ln@plt>
  42b980:	mov	x3, x0
  42b984:	ldr	x2, [sp, #128]
  42b988:	mov	x4, x27
  42b98c:	mov	x1, #0xc8                  	// #200
  42b990:	add	x0, sp, #0x168
  42b994:	bl	41d1c0 <BIO_snprintf@plt>
  42b998:	strb	wzr, [x21]
  42b99c:	mov	w3, w20
  42b9a0:	add	x2, sp, #0x168
  42b9a4:	mov	x0, x21
  42b9a8:	mov	w1, #0x200                 	// #512
  42b9ac:	bl	41a640 <EVP_read_pw_string@plt>
  42b9b0:	cmp	w0, #0x0
  42b9b4:	cbnz	w0, 42b970 <ASN1_generate_nconf@plt+0xd000>
  42b9b8:	ldr	x1, [sp, #112]
  42b9bc:	ldr	w21, [sp, #152]
  42b9c0:	ldrb	w0, [x1]
  42b9c4:	cbz	w0, 42ba4c <ASN1_generate_nconf@plt+0xd0dc>
  42b9c8:	str	x1, [sp, #128]
  42b9cc:	b	42b348 <ASN1_generate_nconf@plt+0xc9d8>
  42b9d0:	mov	x0, x22
  42b9d4:	mov	w1, #0x100                 	// #256
  42b9d8:	bl	41d410 <BIO_set_flags@plt>
  42b9dc:	b	42b928 <ASN1_generate_nconf@plt+0xcfb8>
  42b9e0:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42b9e4:	add	x1, x1, #0x7d0
  42b9e8:	bl	41aac0 <BIO_set_callback@plt>
  42b9ec:	ldr	x1, [x28, #56]
  42b9f0:	mov	x0, x27
  42b9f4:	bl	41d050 <BIO_set_callback_arg@plt>
  42b9f8:	b	42b8a8 <ASN1_generate_nconf@plt+0xcf38>
  42b9fc:	ldr	x0, [x28, #56]
  42ba00:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ba04:	ldr	w2, [sp, #160]
  42ba08:	add	x1, x1, #0x1a8
  42ba0c:	bl	419740 <BIO_printf@plt>
  42ba10:	b	42b2b4 <ASN1_generate_nconf@plt+0xc944>
  42ba14:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42ba18:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ba1c:	add	x1, x1, #0x150
  42ba20:	ldr	x0, [x28, #56]
  42ba24:	bl	419740 <BIO_printf@plt>
  42ba28:	b	42b450 <ASN1_generate_nconf@plt+0xcae0>
  42ba2c:	mov	w0, w2
  42ba30:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  42ba34:	str	x0, [sp, #104]
  42ba38:	b	42b30c <ASN1_generate_nconf@plt+0xc99c>
  42ba3c:	ldr	x0, [x28, #56]
  42ba40:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ba44:	add	x1, x1, #0x1f8
  42ba48:	bl	419740 <BIO_printf@plt>
  42ba4c:	ldr	x21, [x28, #56]
  42ba50:	mov	x27, #0x0                   	// #0
  42ba54:	mov	x23, #0x0                   	// #0
  42ba58:	mov	x22, #0x0                   	// #0
  42ba5c:	mov	x26, #0x0                   	// #0
  42ba60:	mov	w25, #0x1                   	// #1
  42ba64:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42ba68:	mov	x0, x1
  42ba6c:	add	x2, sp, #0xf8
  42ba70:	mov	x3, #0x0                   	// #0
  42ba74:	mov	x1, #0x0                   	// #0
  42ba78:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42ba7c:	cbz	w0, 42be64 <ASN1_generate_nconf@plt+0xd4f4>
  42ba80:	ldr	x0, [sp, #248]
  42ba84:	str	x0, [sp, #128]
  42ba88:	cmp	x0, #0x0
  42ba8c:	cset	w0, eq  // eq = none
  42ba90:	b	42b330 <ASN1_generate_nconf@plt+0xc9c0>
  42ba94:	cmp	w20, #0x0
  42ba98:	mov	w0, #0x8003                	// #32771
  42ba9c:	csel	w26, w0, w26, ne  // ne = any
  42baa0:	csel	w2, w2, w0, ne  // ne = any
  42baa4:	b	42b2c8 <ASN1_generate_nconf@plt+0xc958>
  42baa8:	bl	41e040 <EVP_sha256@plt>
  42baac:	str	x0, [sp, #240]
  42bab0:	b	42b24c <ASN1_generate_nconf@plt+0xc8dc>
  42bab4:	ldr	w21, [sp, #160]
  42bab8:	str	w25, [sp, #120]
  42babc:	ldr	x24, [sp, #152]
  42bac0:	ldr	x20, [sp, #176]
  42bac4:	b	42bae0 <ASN1_generate_nconf@plt+0xd170>
  42bac8:	mov	w2, w0
  42bacc:	mov	x1, x19
  42bad0:	mov	x0, x24
  42bad4:	bl	41cb90 <BIO_write@plt>
  42bad8:	cmp	w0, w25
  42badc:	b.ne	42bde8 <ASN1_generate_nconf@plt+0xd478>  // b.any
  42bae0:	mov	x0, x20
  42bae4:	mov	x3, #0x0                   	// #0
  42bae8:	mov	x2, #0x0                   	// #0
  42baec:	mov	w1, #0xa                   	// #10
  42baf0:	bl	41de90 <BIO_ctrl@plt>
  42baf4:	cbnz	w0, 42bb10 <ASN1_generate_nconf@plt+0xd1a0>
  42baf8:	mov	x0, x20
  42bafc:	mov	x3, #0x0                   	// #0
  42bb00:	mov	x2, #0x0                   	// #0
  42bb04:	mov	w1, #0x2                   	// #2
  42bb08:	bl	41de90 <BIO_ctrl@plt>
  42bb0c:	cbnz	w0, 42bb2c <ASN1_generate_nconf@plt+0xd1bc>
  42bb10:	mov	w2, w21
  42bb14:	mov	x1, x19
  42bb18:	mov	x0, x20
  42bb1c:	bl	41cf00 <BIO_read@plt>
  42bb20:	mov	w25, w0
  42bb24:	cmp	w0, #0x0
  42bb28:	b.gt	42bac8 <ASN1_generate_nconf@plt+0xd158>
  42bb2c:	ldr	x0, [sp, #152]
  42bb30:	mov	x3, #0x0                   	// #0
  42bb34:	ldr	w25, [sp, #120]
  42bb38:	mov	x2, #0x0                   	// #0
  42bb3c:	mov	w1, #0xb                   	// #11
  42bb40:	bl	41de90 <BIO_ctrl@plt>
  42bb44:	cbz	w0, 42c0a8 <ASN1_generate_nconf@plt+0xd738>
  42bb48:	ldr	x21, [x28, #56]
  42bb4c:	cbz	w25, 42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bb50:	ldr	x0, [sp, #104]
  42bb54:	mov	w25, #0x0                   	// #0
  42bb58:	bl	41c700 <BIO_number_read@plt>
  42bb5c:	mov	x2, x0
  42bb60:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bb64:	add	x1, x1, #0x3c8
  42bb68:	mov	x0, x21
  42bb6c:	bl	419740 <BIO_printf@plt>
  42bb70:	ldr	x20, [x28, #56]
  42bb74:	mov	x0, x26
  42bb78:	bl	41a280 <BIO_number_written@plt>
  42bb7c:	mov	x2, x0
  42bb80:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bb84:	mov	x0, x20
  42bb88:	add	x1, x1, #0x3e0
  42bb8c:	bl	419740 <BIO_printf@plt>
  42bb90:	ldr	x21, [x28, #56]
  42bb94:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bb98:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42bb9c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bba0:	mov	x2, x26
  42bba4:	add	x1, x1, #0x168
  42bba8:	ldr	x0, [x20, #56]
  42bbac:	mov	x27, #0x0                   	// #0
  42bbb0:	mov	x19, #0x0                   	// #0
  42bbb4:	mov	w25, #0x1                   	// #1
  42bbb8:	mov	x23, #0x0                   	// #0
  42bbbc:	mov	x22, #0x0                   	// #0
  42bbc0:	mov	x26, #0x0                   	// #0
  42bbc4:	str	xzr, [sp, #112]
  42bbc8:	bl	419740 <BIO_printf@plt>
  42bbcc:	str	xzr, [sp, #104]
  42bbd0:	ldr	x21, [x20, #56]
  42bbd4:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bbd8:	ldr	w0, [sp, #144]
  42bbdc:	cbnz	w0, 42c130 <ASN1_generate_nconf@plt+0xd7c0>
  42bbe0:	mov	x24, #0x0                   	// #0
  42bbe4:	ldr	x0, [x28, #56]
  42bbe8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bbec:	add	x1, x1, #0x2a0
  42bbf0:	bl	419740 <BIO_printf@plt>
  42bbf4:	ldr	w4, [sp, #120]
  42bbf8:	mov	x2, x24
  42bbfc:	ldr	x3, [sp, #128]
  42bc00:	add	x7, sp, #0x118
  42bc04:	ldr	x1, [sp, #240]
  42bc08:	add	x6, sp, #0x128
  42bc0c:	mov	x0, x23
  42bc10:	mov	w5, #0x1                   	// #1
  42bc14:	bl	41dbc0 <EVP_BytesToKey@plt>
  42bc18:	cbz	w0, 42c110 <ASN1_generate_nconf@plt+0xd7a0>
  42bc1c:	ldr	x1, [sp, #112]
  42bc20:	ldr	x0, [sp, #128]
  42bc24:	cmp	x0, x1
  42bc28:	b.eq	42c008 <ASN1_generate_nconf@plt+0xd698>  // b.none
  42bc2c:	ldp	x1, x0, [sp, #120]
  42bc30:	bl	41d470 <OPENSSL_cleanse@plt>
  42bc34:	ldr	x0, [sp, #184]
  42bc38:	cbz	x0, 42bc5c <ASN1_generate_nconf@plt+0xd2ec>
  42bc3c:	mov	x0, x23
  42bc40:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42bc44:	mov	w2, w0
  42bc48:	cbnz	w0, 42be34 <ASN1_generate_nconf@plt+0xd4c4>
  42bc4c:	ldr	x0, [x28, #56]
  42bc50:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bc54:	add	x1, x1, #0x310
  42bc58:	bl	419740 <BIO_printf@plt>
  42bc5c:	ldr	x24, [sp, #168]
  42bc60:	cbz	x24, 42bc98 <ASN1_generate_nconf@plt+0xd328>
  42bc64:	mov	x0, x23
  42bc68:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42bc6c:	add	x1, sp, #0x128
  42bc70:	mov	w2, w0
  42bc74:	mov	x0, x24
  42bc78:	bl	42af00 <ASN1_generate_nconf@plt+0xc590>
  42bc7c:	cbz	w0, 42bebc <ASN1_generate_nconf@plt+0xd54c>
  42bc80:	ldr	x24, [sp, #168]
  42bc84:	mov	x0, x24
  42bc88:	bl	41e440 <strlen@plt>
  42bc8c:	mov	x1, x0
  42bc90:	mov	x0, x24
  42bc94:	bl	41d470 <OPENSSL_cleanse@plt>
  42bc98:	bl	41c220 <BIO_f_cipher@plt>
  42bc9c:	bl	41b620 <BIO_new@plt>
  42bca0:	mov	x24, x0
  42bca4:	cbz	x0, 42beac <ASN1_generate_nconf@plt+0xd53c>
  42bca8:	add	x3, sp, #0xe0
  42bcac:	mov	x2, #0x0                   	// #0
  42bcb0:	mov	w1, #0x81                  	// #129
  42bcb4:	bl	41de90 <BIO_ctrl@plt>
  42bcb8:	ldr	x0, [sp, #224]
  42bcbc:	mov	w5, w20
  42bcc0:	mov	x1, x23
  42bcc4:	mov	x4, #0x0                   	// #0
  42bcc8:	mov	x3, #0x0                   	// #0
  42bccc:	mov	x2, #0x0                   	// #0
  42bcd0:	bl	419a90 <EVP_CipherInit_ex@plt>
  42bcd4:	cbz	w0, 42c018 <ASN1_generate_nconf@plt+0xd6a8>
  42bcd8:	ldr	w1, [sp, #200]
  42bcdc:	ldr	x0, [sp, #224]
  42bce0:	cbnz	w1, 42c054 <ASN1_generate_nconf@plt+0xd6e4>
  42bce4:	mov	w5, w20
  42bce8:	add	x4, sp, #0x118
  42bcec:	add	x3, sp, #0x128
  42bcf0:	mov	x2, #0x0                   	// #0
  42bcf4:	mov	x1, #0x0                   	// #0
  42bcf8:	bl	419a90 <EVP_CipherInit_ex@plt>
  42bcfc:	cbz	w0, 42c018 <ASN1_generate_nconf@plt+0xd6a8>
  42bd00:	ldr	w0, [sp, #164]
  42bd04:	cbnz	w0, 42bd64 <ASN1_generate_nconf@plt+0xd3f4>
  42bd08:	cbz	w21, 42bd3c <ASN1_generate_nconf@plt+0xd3cc>
  42bd0c:	ldr	w0, [sp, #140]
  42bd10:	cbz	w0, 42c22c <ASN1_generate_nconf@plt+0xd8bc>
  42bd14:	mov	x0, x23
  42bd18:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42bd1c:	cmp	w0, #0x0
  42bd20:	b.gt	42c1c0 <ASN1_generate_nconf@plt+0xd850>
  42bd24:	mov	x0, x23
  42bd28:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42bd2c:	cmp	w0, #0x0
  42bd30:	b.gt	42c154 <ASN1_generate_nconf@plt+0xd7e4>
  42bd34:	cmp	w21, #0x2
  42bd38:	b.eq	42c298 <ASN1_generate_nconf@plt+0xd928>  // b.none
  42bd3c:	ldr	x1, [sp, #152]
  42bd40:	mov	x0, x24
  42bd44:	mov	x23, x24
  42bd48:	bl	41aae0 <BIO_push@plt>
  42bd4c:	ldr	w21, [sp, #160]
  42bd50:	mov	x24, x0
  42bd54:	str	w25, [sp, #120]
  42bd58:	str	x0, [sp, #152]
  42bd5c:	ldr	x20, [sp, #176]
  42bd60:	b	42bae0 <ASN1_generate_nconf@plt+0xd170>
  42bd64:	mov	x0, x24
  42bd68:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42bd6c:	add	x1, x1, #0x7d0
  42bd70:	bl	41aac0 <BIO_set_callback@plt>
  42bd74:	ldr	x1, [x28, #56]
  42bd78:	mov	x0, x24
  42bd7c:	bl	41d050 <BIO_set_callback_arg@plt>
  42bd80:	b	42bd08 <ASN1_generate_nconf@plt+0xd398>
  42bd84:	ldr	x21, [x28, #56]
  42bd88:	mov	x27, #0x0                   	// #0
  42bd8c:	mov	x23, #0x0                   	// #0
  42bd90:	mov	x22, #0x0                   	// #0
  42bd94:	mov	w25, #0x1                   	// #1
  42bd98:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bd9c:	ldr	x0, [sp, #184]
  42bda0:	cbnz	x0, 42bc3c <ASN1_generate_nconf@plt+0xd2cc>
  42bda4:	mov	x0, x23
  42bda8:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42bdac:	cbz	w0, 42bc5c <ASN1_generate_nconf@plt+0xd2ec>
  42bdb0:	ldr	x0, [x28, #56]
  42bdb4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bdb8:	mov	x23, #0x0                   	// #0
  42bdbc:	add	x1, x1, #0x350
  42bdc0:	mov	w25, #0x1                   	// #1
  42bdc4:	bl	419740 <BIO_printf@plt>
  42bdc8:	ldr	x21, [x28, #56]
  42bdcc:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bdd0:	ldr	x1, [sp, #104]
  42bdd4:	mov	x0, x27
  42bdd8:	bl	41aae0 <BIO_push@plt>
  42bddc:	str	x26, [sp, #152]
  42bde0:	str	x0, [sp, #176]
  42bde4:	b	42b37c <ASN1_generate_nconf@plt+0xca0c>
  42bde8:	ldr	x0, [x28, #56]
  42bdec:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bdf0:	mov	w25, #0x1                   	// #1
  42bdf4:	add	x1, x1, #0x228
  42bdf8:	bl	419740 <BIO_printf@plt>
  42bdfc:	ldr	x21, [x28, #56]
  42be00:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42be04:	ldr	x1, [sp, #176]
  42be08:	mov	x0, x22
  42be0c:	bl	41aae0 <BIO_push@plt>
  42be10:	str	x0, [sp, #176]
  42be14:	b	42b388 <ASN1_generate_nconf@plt+0xca18>
  42be18:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42be1c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42be20:	mov	x2, x26
  42be24:	add	x1, x1, #0x188
  42be28:	ldr	x0, [x20, #56]
  42be2c:	mov	x27, #0x0                   	// #0
  42be30:	b	42bbb0 <ASN1_generate_nconf@plt+0xd240>
  42be34:	ldr	x0, [sp, #184]
  42be38:	add	x1, sp, #0x118
  42be3c:	bl	42af00 <ASN1_generate_nconf@plt+0xc590>
  42be40:	cbnz	w0, 42bc5c <ASN1_generate_nconf@plt+0xd2ec>
  42be44:	ldr	x0, [x28, #56]
  42be48:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42be4c:	mov	w25, #0x1                   	// #1
  42be50:	add	x1, x1, #0x338
  42be54:	mov	x23, #0x0                   	// #0
  42be58:	bl	419740 <BIO_printf@plt>
  42be5c:	ldr	x21, [x28, #56]
  42be60:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42be64:	ldr	x0, [x28, #56]
  42be68:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42be6c:	mov	x27, #0x0                   	// #0
  42be70:	add	x1, x1, #0x40
  42be74:	mov	w25, #0x1                   	// #1
  42be78:	mov	x23, #0x0                   	// #0
  42be7c:	bl	419740 <BIO_printf@plt>
  42be80:	mov	x22, #0x0                   	// #0
  42be84:	ldr	x21, [x28, #56]
  42be88:	mov	x26, #0x0                   	// #0
  42be8c:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42be90:	adrp	x1, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42be94:	add	x1, x1, #0x7d0
  42be98:	bl	41aac0 <BIO_set_callback@plt>
  42be9c:	ldr	x1, [x28, #56]
  42bea0:	mov	x0, x22
  42bea4:	bl	41d050 <BIO_set_callback_arg@plt>
  42bea8:	b	42b920 <ASN1_generate_nconf@plt+0xcfb0>
  42beac:	ldr	x21, [x28, #56]
  42beb0:	mov	x23, #0x0                   	// #0
  42beb4:	mov	w25, #0x1                   	// #1
  42beb8:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bebc:	ldr	x0, [x28, #56]
  42bec0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bec4:	mov	w25, #0x1                   	// #1
  42bec8:	add	x1, x1, #0x360
  42becc:	mov	x23, #0x0                   	// #0
  42bed0:	bl	419740 <BIO_printf@plt>
  42bed4:	ldr	x21, [x28, #56]
  42bed8:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42bedc:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42bee0:	ldr	x19, [x28, #56]
  42bee4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42bee8:	mov	x2, x26
  42beec:	mov	x3, x0
  42bef0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bef4:	mov	x0, x19
  42bef8:	add	x1, x1, #0x130
  42befc:	bl	419740 <BIO_printf@plt>
  42bf00:	b	42b450 <ASN1_generate_nconf@plt+0xcae0>
  42bf04:	ldr	w0, [sp, #144]
  42bf08:	mov	x24, x3
  42bf0c:	cbz	w0, 42bbe4 <ASN1_generate_nconf@plt+0xd274>
  42bf10:	mov	x0, x23
  42bf14:	str	x3, [sp, #144]
  42bf18:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42bf1c:	sxtw	x24, w0
  42bf20:	mov	x0, x23
  42bf24:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42bf28:	ldr	x3, [sp, #144]
  42bf2c:	mov	w9, w0
  42bf30:	mov	x2, x3
  42bf34:	mov	w3, #0x8                   	// #8
  42bf38:	ldr	w1, [sp, #120]
  42bf3c:	add	w6, w24, w9
  42bf40:	ldr	w4, [sp, #220]
  42bf44:	add	x7, sp, #0x168
  42bf48:	ldr	x0, [sp, #128]
  42bf4c:	str	w9, [sp, #144]
  42bf50:	ldr	x5, [sp, #240]
  42bf54:	bl	4196c0 <PKCS5_PBKDF2_HMAC@plt>
  42bf58:	ldr	w9, [sp, #144]
  42bf5c:	cbz	w0, 42c0f0 <ASN1_generate_nconf@plt+0xd780>
  42bf60:	add	x1, sp, #0x168
  42bf64:	mov	x2, x24
  42bf68:	add	x0, sp, #0x128
  42bf6c:	str	w9, [sp, #144]
  42bf70:	bl	41a800 <memcpy@plt>
  42bf74:	ldr	w9, [sp, #144]
  42bf78:	add	x0, sp, #0x168
  42bf7c:	add	x1, x0, x24
  42bf80:	add	x0, sp, #0x118
  42bf84:	sxtw	x2, w9
  42bf88:	bl	41a800 <memcpy@plt>
  42bf8c:	b	42bc1c <ASN1_generate_nconf@plt+0xd2ac>
  42bf90:	ldr	x0, [sp, #176]
  42bf94:	mov	w2, #0x8                   	// #8
  42bf98:	add	x1, sp, #0x100
  42bf9c:	bl	41cf00 <BIO_read@plt>
  42bfa0:	mov	w2, w0
  42bfa4:	cmp	w0, #0x8
  42bfa8:	b.ne	42c064 <ASN1_generate_nconf@plt+0xd6f4>  // b.any
  42bfac:	ldr	x0, [sp, #176]
  42bfb0:	add	x3, sp, #0x108
  42bfb4:	mov	x1, x3
  42bfb8:	str	x3, [sp, #192]
  42bfbc:	bl	41cf00 <BIO_read@plt>
  42bfc0:	cmp	w0, #0x8
  42bfc4:	b.ne	42c064 <ASN1_generate_nconf@plt+0xd6f4>  // b.any
  42bfc8:	mov	x0, #0x6153                	// #24915
  42bfcc:	ldr	x1, [sp, #256]
  42bfd0:	movk	x0, #0x746c, lsl #16
  42bfd4:	movk	x0, #0x6465, lsl #32
  42bfd8:	movk	x0, #0x5f5f, lsl #48
  42bfdc:	cmp	x1, x0
  42bfe0:	ldr	x3, [sp, #192]
  42bfe4:	b.eq	42bf04 <ASN1_generate_nconf@plt+0xd594>  // b.none
  42bfe8:	ldr	x0, [x28, #56]
  42bfec:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42bff0:	mov	w25, #0x1                   	// #1
  42bff4:	add	x1, x1, #0x268
  42bff8:	mov	x23, #0x0                   	// #0
  42bffc:	bl	419740 <BIO_printf@plt>
  42c000:	ldr	x21, [x28, #56]
  42c004:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c008:	ldr	x0, [sp, #112]
  42c00c:	mov	x1, #0x200                 	// #512
  42c010:	bl	41d470 <OPENSSL_cleanse@plt>
  42c014:	b	42bc34 <ASN1_generate_nconf@plt+0xd2c4>
  42c018:	ldr	x20, [x28, #56]
  42c01c:	mov	x0, x23
  42c020:	bl	41df90 <EVP_CIPHER_nid@plt>
  42c024:	mov	x23, x24
  42c028:	bl	41de40 <OBJ_nid2sn@plt>
  42c02c:	mov	x2, x0
  42c030:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c034:	mov	x0, x20
  42c038:	add	x1, x1, #0x378
  42c03c:	bl	419740 <BIO_printf@plt>
  42c040:	ldr	x0, [x28, #56]
  42c044:	mov	w25, #0x1                   	// #1
  42c048:	bl	41e7f0 <ERR_print_errors@plt>
  42c04c:	ldr	x21, [x28, #56]
  42c050:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c054:	mov	w1, #0x0                   	// #0
  42c058:	bl	41dc00 <EVP_CIPHER_CTX_set_padding@plt>
  42c05c:	ldr	x0, [sp, #224]
  42c060:	b	42bce4 <ASN1_generate_nconf@plt+0xd374>
  42c064:	ldr	x0, [x28, #56]
  42c068:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c06c:	mov	w25, #0x1                   	// #1
  42c070:	add	x1, x1, #0x248
  42c074:	mov	x23, #0x0                   	// #0
  42c078:	bl	419740 <BIO_printf@plt>
  42c07c:	ldr	x21, [x28, #56]
  42c080:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c084:	ldr	x21, [x28, #56]
  42c088:	mov	x23, #0x0                   	// #0
  42c08c:	ldr	w25, [sp, #120]
  42c090:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c094:	mov	w25, w22
  42c098:	mov	x23, #0x0                   	// #0
  42c09c:	ldr	x21, [x28, #56]
  42c0a0:	mov	x22, #0x0                   	// #0
  42c0a4:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c0a8:	ldr	x0, [x28, #56]
  42c0ac:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c0b0:	mov	w25, #0x1                   	// #1
  42c0b4:	add	x1, x1, #0x3b8
  42c0b8:	bl	419740 <BIO_printf@plt>
  42c0bc:	ldr	x21, [x28, #56]
  42c0c0:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c0c4:	mov	x0, x3
  42c0c8:	mov	w1, #0x8                   	// #8
  42c0cc:	str	x3, [sp, #192]
  42c0d0:	bl	41d790 <RAND_bytes@plt>
  42c0d4:	cmp	w0, #0x0
  42c0d8:	ldr	x3, [sp, #192]
  42c0dc:	b.gt	42b3cc <ASN1_generate_nconf@plt+0xca5c>
  42c0e0:	ldr	x21, [x28, #56]
  42c0e4:	mov	w25, w20
  42c0e8:	mov	x23, #0x0                   	// #0
  42c0ec:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c0f0:	ldr	x0, [x28, #56]
  42c0f4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c0f8:	mov	w25, #0x1                   	// #1
  42c0fc:	add	x1, x1, #0x280
  42c100:	mov	x23, #0x0                   	// #0
  42c104:	bl	419740 <BIO_printf@plt>
  42c108:	ldr	x21, [x28, #56]
  42c10c:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c110:	ldr	x0, [x28, #56]
  42c114:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c118:	mov	w25, #0x1                   	// #1
  42c11c:	add	x1, x1, #0x2f8
  42c120:	mov	x23, #0x0                   	// #0
  42c124:	bl	419740 <BIO_printf@plt>
  42c128:	ldr	x21, [x28, #56]
  42c12c:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c130:	mov	x0, x23
  42c134:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c138:	sxtw	x24, w0
  42c13c:	mov	x0, x23
  42c140:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c144:	mov	w9, w0
  42c148:	mov	w3, #0x0                   	// #0
  42c14c:	mov	x2, #0x0                   	// #0
  42c150:	b	42bf38 <ASN1_generate_nconf@plt+0xd5c8>
  42c154:	add	x0, sp, #0x118
  42c158:	str	x0, [sp, #120]
  42c15c:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c160:	add	x0, x0, #0x3b0
  42c164:	bl	41e1d0 <printf@plt>
  42c168:	mov	w20, #0x0                   	// #0
  42c16c:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c170:	add	x0, x0, #0x3a0
  42c174:	str	x0, [sp, #128]
  42c178:	mov	x0, x19
  42c17c:	mov	w19, w20
  42c180:	mov	x20, x0
  42c184:	b	42c1a0 <ASN1_generate_nconf@plt+0xd830>
  42c188:	ldr	x0, [sp, #120]
  42c18c:	add	w19, w19, #0x1
  42c190:	ldrb	w1, [x0], #1
  42c194:	str	x0, [sp, #120]
  42c198:	ldr	x0, [sp, #128]
  42c19c:	bl	41e1d0 <printf@plt>
  42c1a0:	mov	x0, x23
  42c1a4:	bl	41d020 <EVP_CIPHER_iv_length@plt>
  42c1a8:	cmp	w0, w19
  42c1ac:	b.gt	42c188 <ASN1_generate_nconf@plt+0xd818>
  42c1b0:	mov	x19, x20
  42c1b4:	mov	w0, #0xa                   	// #10
  42c1b8:	bl	41a5a0 <putchar@plt>
  42c1bc:	b	42bd34 <ASN1_generate_nconf@plt+0xd3c4>
  42c1c0:	add	x0, sp, #0x128
  42c1c4:	str	x0, [sp, #120]
  42c1c8:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c1cc:	add	x0, x0, #0x3a8
  42c1d0:	bl	41e1d0 <printf@plt>
  42c1d4:	mov	w20, #0x0                   	// #0
  42c1d8:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c1dc:	add	x0, x0, #0x3a0
  42c1e0:	str	x0, [sp, #128]
  42c1e4:	mov	x0, x19
  42c1e8:	mov	w19, w20
  42c1ec:	mov	x20, x0
  42c1f0:	b	42c20c <ASN1_generate_nconf@plt+0xd89c>
  42c1f4:	ldr	x0, [sp, #120]
  42c1f8:	add	w19, w19, #0x1
  42c1fc:	ldrb	w1, [x0], #1
  42c200:	str	x0, [sp, #120]
  42c204:	ldr	x0, [sp, #128]
  42c208:	bl	41e1d0 <printf@plt>
  42c20c:	mov	x0, x23
  42c210:	bl	41a590 <EVP_CIPHER_key_length@plt>
  42c214:	cmp	w0, w19
  42c218:	b.gt	42c1f4 <ASN1_generate_nconf@plt+0xd884>
  42c21c:	mov	x19, x20
  42c220:	mov	w0, #0xa                   	// #10
  42c224:	bl	41a5a0 <putchar@plt>
  42c228:	b	42bd24 <ASN1_generate_nconf@plt+0xd3b4>
  42c22c:	add	x20, sp, #0x108
  42c230:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c234:	add	x1, x20, #0x8
  42c238:	add	x0, x0, #0x398
  42c23c:	str	x1, [sp, #120]
  42c240:	bl	41e1d0 <printf@plt>
  42c244:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c248:	add	x2, x2, #0x3a0
  42c24c:	ldrb	w1, [x20], #1
  42c250:	mov	x0, x2
  42c254:	bl	41e1d0 <printf@plt>
  42c258:	ldr	x0, [sp, #120]
  42c25c:	cmp	x0, x20
  42c260:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c264:	add	x2, x0, #0x3a0
  42c268:	b.ne	42c24c <ASN1_generate_nconf@plt+0xd8dc>  // b.any
  42c26c:	mov	w0, #0xa                   	// #10
  42c270:	bl	41a5a0 <putchar@plt>
  42c274:	b	42bd14 <ASN1_generate_nconf@plt+0xd3a4>
  42c278:	ldr	x0, [x28, #56]
  42c27c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c280:	mov	w25, w20
  42c284:	add	x1, x1, #0x210
  42c288:	mov	x23, #0x0                   	// #0
  42c28c:	bl	419740 <BIO_printf@plt>
  42c290:	ldr	x21, [x28, #56]
  42c294:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c298:	ldr	x21, [x28, #56]
  42c29c:	mov	x23, x24
  42c2a0:	mov	w25, #0x0                   	// #0
  42c2a4:	b	42b484 <ASN1_generate_nconf@plt+0xcb14>
  42c2a8:	stp	x29, x30, [sp, #-80]!
  42c2ac:	mov	x29, sp
  42c2b0:	stp	x21, x22, [sp, #32]
  42c2b4:	mov	x22, x0
  42c2b8:	mov	x21, x2
  42c2bc:	mov	x0, x2
  42c2c0:	stp	x19, x20, [sp, #16]
  42c2c4:	stp	x23, x24, [sp, #48]
  42c2c8:	mov	x23, x1
  42c2cc:	bl	41e440 <strlen@plt>
  42c2d0:	ldr	x19, [x22]
  42c2d4:	mov	x20, x0
  42c2d8:	cbz	x19, 42c350 <ASN1_generate_nconf@plt+0xd9e0>
  42c2dc:	str	x25, [sp, #64]
  42c2e0:	add	w25, w0, #0x1
  42c2e4:	mov	x0, x19
  42c2e8:	bl	41e440 <strlen@plt>
  42c2ec:	ldr	w1, [x23]
  42c2f0:	mov	x24, x0
  42c2f4:	cmp	w0, #0x0
  42c2f8:	b.le	42c340 <ASN1_generate_nconf@plt+0xd9d0>
  42c2fc:	add	w0, w0, #0x2
  42c300:	add	w0, w0, w25
  42c304:	cmp	w0, w1
  42c308:	b.gt	42c37c <ASN1_generate_nconf@plt+0xda0c>
  42c30c:	add	x19, x19, w24, sxtw
  42c310:	mov	w0, #0x202c                	// #8236
  42c314:	strh	w0, [x19], #2
  42c318:	ldr	x25, [sp, #64]
  42c31c:	mov	x1, x21
  42c320:	mov	x0, x19
  42c324:	bl	41e200 <strcpy@plt>
  42c328:	mov	w0, #0x1                   	// #1
  42c32c:	ldp	x19, x20, [sp, #16]
  42c330:	ldp	x21, x22, [sp, #32]
  42c334:	ldp	x23, x24, [sp, #48]
  42c338:	ldp	x29, x30, [sp], #80
  42c33c:	ret
  42c340:	cmp	w25, w1
  42c344:	b.gt	42c3bc <ASN1_generate_nconf@plt+0xda4c>
  42c348:	ldr	x25, [sp, #64]
  42c34c:	b	42c31c <ASN1_generate_nconf@plt+0xd9ac>
  42c350:	add	w0, w0, #0x1ff
  42c354:	adds	w20, w20, #0x100
  42c358:	csel	w20, w0, w20, mi  // mi = first
  42c35c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c360:	and	w0, w20, #0xffffff00
  42c364:	str	w0, [x23]
  42c368:	add	x1, x1, #0xab8
  42c36c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42c370:	mov	x19, x0
  42c374:	str	x0, [x22]
  42c378:	b	42c31c <ASN1_generate_nconf@plt+0xd9ac>
  42c37c:	add	w1, w0, #0x1fe
  42c380:	adds	w0, w0, #0xff
  42c384:	csel	w0, w1, w0, mi  // mi = first
  42c388:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c38c:	and	w1, w0, #0xffffff00
  42c390:	str	w1, [x23]
  42c394:	add	x23, x2, #0xac8
  42c398:	mov	x0, x19
  42c39c:	sxtw	x1, w1
  42c3a0:	mov	x2, x23
  42c3a4:	mov	w3, #0x43                  	// #67
  42c3a8:	bl	41c410 <CRYPTO_realloc@plt>
  42c3ac:	mov	x19, x0
  42c3b0:	cbz	x0, 42c400 <ASN1_generate_nconf@plt+0xda90>
  42c3b4:	str	x19, [x22]
  42c3b8:	b	42c30c <ASN1_generate_nconf@plt+0xd99c>
  42c3bc:	add	w1, w20, #0x1ff
  42c3c0:	adds	w20, w20, #0x100
  42c3c4:	csel	w20, w1, w20, mi  // mi = first
  42c3c8:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c3cc:	and	w1, w20, #0xffffff00
  42c3d0:	str	w1, [x23]
  42c3d4:	add	x23, x2, #0xac8
  42c3d8:	mov	x0, x19
  42c3dc:	sxtw	x1, w1
  42c3e0:	mov	x2, x23
  42c3e4:	mov	w3, #0x43                  	// #67
  42c3e8:	bl	41c410 <CRYPTO_realloc@plt>
  42c3ec:	mov	x19, x0
  42c3f0:	cbz	x0, 42c400 <ASN1_generate_nconf@plt+0xda90>
  42c3f4:	ldr	x25, [sp, #64]
  42c3f8:	str	x19, [x22]
  42c3fc:	b	42c31c <ASN1_generate_nconf@plt+0xd9ac>
  42c400:	ldr	x0, [x22]
  42c404:	mov	x1, x23
  42c408:	mov	w2, #0x45                  	// #69
  42c40c:	bl	41b1e0 <CRYPTO_free@plt>
  42c410:	mov	w0, #0x0                   	// #0
  42c414:	ldr	x25, [sp, #64]
  42c418:	str	xzr, [x22]
  42c41c:	b	42c32c <ASN1_generate_nconf@plt+0xd9bc>
  42c420:	stp	x29, x30, [sp, #-288]!
  42c424:	mov	x29, sp
  42c428:	stp	x19, x20, [sp, #16]
  42c42c:	mov	x19, x1
  42c430:	mov	x20, x0
  42c434:	bl	41dbb0 <OSSL_STORE_LOADER_get0_engine@plt>
  42c438:	ldr	x1, [x19]
  42c43c:	cmp	x1, x0
  42c440:	b.eq	42c450 <ASN1_generate_nconf@plt+0xdae0>  // b.none
  42c444:	ldp	x19, x20, [sp, #16]
  42c448:	ldp	x29, x30, [sp], #288
  42c44c:	ret
  42c450:	mov	x0, x20
  42c454:	bl	41ccc0 <OSSL_STORE_LOADER_get0_scheme@plt>
  42c458:	mov	x1, #0x100                 	// #256
  42c45c:	mov	x3, x0
  42c460:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c464:	add	x0, sp, #0x20
  42c468:	add	x2, x2, #0xad8
  42c46c:	bl	41d1c0 <BIO_snprintf@plt>
  42c470:	ldp	x0, x1, [x19, #8]
  42c474:	add	x2, sp, #0x20
  42c478:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42c47c:	cbnz	w0, 42c444 <ASN1_generate_nconf@plt+0xdad4>
  42c480:	str	wzr, [x19, #24]
  42c484:	b	42c444 <ASN1_generate_nconf@plt+0xdad4>
  42c488:	stp	x29, x30, [sp, #-368]!
  42c48c:	mov	x29, sp
  42c490:	stp	x21, x22, [sp, #32]
  42c494:	mov	x22, x2
  42c498:	stp	x23, x24, [sp, #48]
  42c49c:	mov	x23, x1
  42c4a0:	stp	x25, x26, [sp, #64]
  42c4a4:	mov	x25, x0
  42c4a8:	mov	x0, x1
  42c4ac:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42c4b0:	cmp	w0, #0x0
  42c4b4:	b.lt	42c5f0 <ASN1_generate_nconf@plt+0xdc80>  // b.tstop
  42c4b8:	stp	x19, x20, [sp, #16]
  42c4bc:	mov	w20, #0x0                   	// #0
  42c4c0:	b.eq	42c614 <ASN1_generate_nconf@plt+0xdca4>  // b.none
  42c4c4:	mov	w24, w0
  42c4c8:	adrp	x26, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c4cc:	add	x21, sp, #0x70
  42c4d0:	add	x0, x26, #0xb08
  42c4d4:	stp	x27, x28, [sp, #80]
  42c4d8:	adrp	x27, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c4dc:	add	x27, x27, #0xb38
  42c4e0:	str	x0, [sp, #104]
  42c4e4:	b	42c50c <ASN1_generate_nconf@plt+0xdb9c>
  42c4e8:	mov	x2, x19
  42c4ec:	mov	x1, x27
  42c4f0:	mov	x0, x22
  42c4f4:	bl	419740 <BIO_printf@plt>
  42c4f8:	mov	x0, x22
  42c4fc:	add	w20, w20, #0x1
  42c500:	bl	41e7f0 <ERR_print_errors@plt>
  42c504:	cmp	w24, w20
  42c508:	b.eq	42c580 <ASN1_generate_nconf@plt+0xdc10>  // b.none
  42c50c:	mov	w1, w20
  42c510:	mov	x0, x23
  42c514:	bl	419630 <OPENSSL_sk_value@plt>
  42c518:	mov	x19, x0
  42c51c:	mov	w1, #0x3a                  	// #58
  42c520:	bl	41d830 <strchr@plt>
  42c524:	mov	x1, x19
  42c528:	mov	x28, x0
  42c52c:	mov	x0, x21
  42c530:	cbz	x28, 42c59c <ASN1_generate_nconf@plt+0xdc2c>
  42c534:	sub	x26, x28, x19
  42c538:	cmp	w26, #0xfe
  42c53c:	b.gt	42c5c4 <ASN1_generate_nconf@plt+0xdc54>
  42c540:	sxtw	x2, w26
  42c544:	bl	41a800 <memcpy@plt>
  42c548:	add	x2, x28, #0x1
  42c54c:	mov	x1, x21
  42c550:	mov	x0, x25
  42c554:	mov	w3, #0x0                   	// #0
  42c558:	strb	wzr, [x21, x26]
  42c55c:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  42c560:	cbz	w0, 42c4e8 <ASN1_generate_nconf@plt+0xdb78>
  42c564:	ldr	x1, [sp, #104]
  42c568:	mov	x2, x19
  42c56c:	mov	x0, x22
  42c570:	bl	419740 <BIO_printf@plt>
  42c574:	add	w20, w20, #0x1
  42c578:	cmp	w24, w20
  42c57c:	b.ne	42c50c <ASN1_generate_nconf@plt+0xdb9c>  // b.any
  42c580:	ldp	x19, x20, [sp, #16]
  42c584:	ldp	x27, x28, [sp, #80]
  42c588:	ldp	x21, x22, [sp, #32]
  42c58c:	ldp	x23, x24, [sp, #48]
  42c590:	ldp	x25, x26, [sp, #64]
  42c594:	ldp	x29, x30, [sp], #368
  42c598:	ret
  42c59c:	mov	x0, x25
  42c5a0:	mov	w3, #0x0                   	// #0
  42c5a4:	mov	x2, #0x0                   	// #0
  42c5a8:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  42c5ac:	cbz	w0, 42c4e8 <ASN1_generate_nconf@plt+0xdb78>
  42c5b0:	ldr	x1, [sp, #104]
  42c5b4:	mov	x2, x19
  42c5b8:	mov	x0, x22
  42c5bc:	bl	419740 <BIO_printf@plt>
  42c5c0:	b	42c574 <ASN1_generate_nconf@plt+0xdc04>
  42c5c4:	mov	x0, x22
  42c5c8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c5cc:	add	x1, x1, #0xb18
  42c5d0:	bl	419740 <BIO_printf@plt>
  42c5d4:	ldp	x19, x20, [sp, #16]
  42c5d8:	ldp	x21, x22, [sp, #32]
  42c5dc:	ldp	x23, x24, [sp, #48]
  42c5e0:	ldp	x25, x26, [sp, #64]
  42c5e4:	ldp	x27, x28, [sp, #80]
  42c5e8:	ldp	x29, x30, [sp], #368
  42c5ec:	ret
  42c5f0:	mov	x0, x22
  42c5f4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c5f8:	add	x1, x1, #0xae8
  42c5fc:	bl	419740 <BIO_printf@plt>
  42c600:	ldp	x21, x22, [sp, #32]
  42c604:	ldp	x23, x24, [sp, #48]
  42c608:	ldp	x25, x26, [sp, #64]
  42c60c:	ldp	x29, x30, [sp], #368
  42c610:	ret
  42c614:	ldp	x19, x20, [sp, #16]
  42c618:	b	42c588 <ASN1_generate_nconf@plt+0xdc18>
  42c61c:	nop
  42c620:	stp	x29, x30, [sp, #-256]!
  42c624:	mov	x29, sp
  42c628:	stp	x19, x20, [sp, #16]
  42c62c:	stp	x21, x22, [sp, #32]
  42c630:	stp	x23, x24, [sp, #48]
  42c634:	stp	x25, x26, [sp, #64]
  42c638:	mov	x25, x1
  42c63c:	mov	w26, w0
  42c640:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42c644:	mov	x19, x0
  42c648:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42c64c:	mov	x20, x0
  42c650:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42c654:	mov	x21, x0
  42c658:	mov	w0, #0x8001                	// #32769
  42c65c:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  42c660:	cmp	x19, #0x0
  42c664:	mov	x22, x0
  42c668:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  42c66c:	ccmp	x21, #0x0, #0x4, ne  // ne = any
  42c670:	b.eq	42c7bc <ASN1_generate_nconf@plt+0xde4c>  // b.none
  42c674:	ldp	x23, x1, [x25]
  42c678:	stp	x27, x28, [sp, #80]
  42c67c:	cbnz	x1, 42c698 <ASN1_generate_nconf@plt+0xdd28>
  42c680:	b	42c6a8 <ASN1_generate_nconf@plt+0xdd38>
  42c684:	add	x25, x25, #0x8
  42c688:	bl	41cf70 <OPENSSL_sk_push@plt>
  42c68c:	sub	w26, w26, #0x1
  42c690:	ldr	x1, [x25, #8]
  42c694:	cbz	x1, 42c6a8 <ASN1_generate_nconf@plt+0xdd38>
  42c698:	ldrb	w2, [x1]
  42c69c:	mov	x0, x19
  42c6a0:	cmp	w2, #0x2d
  42c6a4:	b.ne	42c684 <ASN1_generate_nconf@plt+0xdd14>  // b.any
  42c6a8:	str	x23, [x25]
  42c6ac:	adrp	x24, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c6b0:	add	x24, x24, #0xf00
  42c6b4:	mov	w0, w26
  42c6b8:	mov	x1, x25
  42c6bc:	mov	x2, x24
  42c6c0:	mov	w26, #0x0                   	// #0
  42c6c4:	str	wzr, [sp, #120]
  42c6c8:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42c6cc:	stp	wzr, wzr, [sp, #104]
  42c6d0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42c6d4:	cbz	w0, 42c810 <ASN1_generate_nconf@plt+0xdea0>
  42c6d8:	cmp	w0, #0x4
  42c6dc:	b.eq	42c7c8 <ASN1_generate_nconf@plt+0xde58>  // b.none
  42c6e0:	b.gt	42c704 <ASN1_generate_nconf@plt+0xdd94>
  42c6e4:	cmp	w0, #0x2
  42c6e8:	b.eq	42c7b0 <ASN1_generate_nconf@plt+0xde40>  // b.none
  42c6ec:	cmp	w0, #0x3
  42c6f0:	b.ne	42c72c <ASN1_generate_nconf@plt+0xddbc>  // b.any
  42c6f4:	ldr	w0, [sp, #104]
  42c6f8:	add	w0, w0, #0x1
  42c6fc:	str	w0, [sp, #104]
  42c700:	b	42c6d0 <ASN1_generate_nconf@plt+0xdd60>
  42c704:	cmp	w0, #0x6
  42c708:	b.eq	42c7fc <ASN1_generate_nconf@plt+0xde8c>  // b.none
  42c70c:	b.le	42c794 <ASN1_generate_nconf@plt+0xde24>
  42c710:	sub	w1, w0, #0x64
  42c714:	cmp	w1, #0x3
  42c718:	b.hi	42c6d0 <ASN1_generate_nconf@plt+0xdd60>  // b.pmore
  42c71c:	sub	w0, w0, #0x63
  42c720:	cmp	w26, w0
  42c724:	csel	w26, w26, w0, ge  // ge = tcont
  42c728:	b	42c6d0 <ASN1_generate_nconf@plt+0xdd60>
  42c72c:	cmn	w0, #0x1
  42c730:	b.eq	42c7d8 <ASN1_generate_nconf@plt+0xde68>  // b.none
  42c734:	cmp	w0, #0x1
  42c738:	b.ne	42c6d0 <ASN1_generate_nconf@plt+0xdd60>  // b.any
  42c73c:	mov	x0, x24
  42c740:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42c744:	ldp	x27, x28, [sp, #80]
  42c748:	mov	w25, #0x0                   	// #0
  42c74c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42c750:	ldr	x0, [x24, #56]
  42c754:	bl	41e7f0 <ERR_print_errors@plt>
  42c758:	mov	x0, x19
  42c75c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42c760:	mov	x0, x20
  42c764:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42c768:	mov	x0, x21
  42c76c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42c770:	mov	x0, x22
  42c774:	bl	41ce30 <BIO_free_all@plt>
  42c778:	mov	w0, w25
  42c77c:	ldp	x19, x20, [sp, #16]
  42c780:	ldp	x21, x22, [sp, #32]
  42c784:	ldp	x23, x24, [sp, #48]
  42c788:	ldp	x25, x26, [sp, #64]
  42c78c:	ldp	x29, x30, [sp], #256
  42c790:	ret
  42c794:	cmp	w0, #0x5
  42c798:	b.ne	42c6d0 <ASN1_generate_nconf@plt+0xdd60>  // b.any
  42c79c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42c7a0:	mov	x1, x0
  42c7a4:	mov	x0, x20
  42c7a8:	bl	41cf70 <OPENSSL_sk_push@plt>
  42c7ac:	b	42c6d0 <ASN1_generate_nconf@plt+0xdd60>
  42c7b0:	mov	w0, #0x1                   	// #1
  42c7b4:	str	w0, [sp, #108]
  42c7b8:	b	42c6d0 <ASN1_generate_nconf@plt+0xdd60>
  42c7bc:	mov	w25, #0x1                   	// #1
  42c7c0:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42c7c4:	b	42c750 <ASN1_generate_nconf@plt+0xdde0>
  42c7c8:	ldr	w0, [sp, #120]
  42c7cc:	add	w0, w0, #0x1
  42c7d0:	str	w0, [sp, #120]
  42c7d4:	b	42c6f4 <ASN1_generate_nconf@plt+0xdd84>
  42c7d8:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42c7dc:	mov	x2, x23
  42c7e0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42c7e4:	mov	w25, #0x1                   	// #1
  42c7e8:	ldr	x0, [x24, #56]
  42c7ec:	add	x1, x1, #0xd68
  42c7f0:	bl	419740 <BIO_printf@plt>
  42c7f4:	ldp	x27, x28, [sp, #80]
  42c7f8:	b	42c750 <ASN1_generate_nconf@plt+0xdde0>
  42c7fc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42c800:	mov	x1, x0
  42c804:	mov	x0, x21
  42c808:	bl	41cf70 <OPENSSL_sk_push@plt>
  42c80c:	b	42c6d0 <ASN1_generate_nconf@plt+0xdd60>
  42c810:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42c814:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  42c818:	mov	x24, x0
  42c81c:	ldr	x1, [x0]
  42c820:	cbnz	x1, 42c834 <ASN1_generate_nconf@plt+0xdec4>
  42c824:	b	42c87c <ASN1_generate_nconf@plt+0xdf0c>
  42c828:	bl	41cf70 <OPENSSL_sk_push@plt>
  42c82c:	ldr	x1, [x24, #8]!
  42c830:	cbz	x1, 42c87c <ASN1_generate_nconf@plt+0xdf0c>
  42c834:	ldrb	w2, [x1]
  42c838:	mov	x0, x19
  42c83c:	cmp	w2, #0x2d
  42c840:	b.ne	42c828 <ASN1_generate_nconf@plt+0xdeb8>  // b.any
  42c844:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42c848:	mov	x2, x23
  42c84c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c850:	add	x1, x1, #0xb60
  42c854:	ldr	x0, [x24, #56]
  42c858:	mov	w25, #0x1                   	// #1
  42c85c:	bl	419740 <BIO_printf@plt>
  42c860:	ldr	x0, [x24, #56]
  42c864:	mov	x2, x23
  42c868:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42c86c:	add	x1, x1, #0xd68
  42c870:	bl	419740 <BIO_printf@plt>
  42c874:	ldp	x27, x28, [sp, #80]
  42c878:	b	42c750 <ASN1_generate_nconf@plt+0xdde0>
  42c87c:	mov	x0, x19
  42c880:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42c884:	cbz	w0, 42cfdc <ASN1_generate_nconf@plt+0xe66c>
  42c888:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42c88c:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c890:	add	x0, x0, #0xbf8
  42c894:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c898:	add	x1, x1, #0xb90
  42c89c:	stp	x1, x24, [sp, #128]
  42c8a0:	mov	w25, #0x0                   	// #0
  42c8a4:	stp	x0, x21, [sp, #144]
  42c8a8:	mov	w0, #0x0                   	// #0
  42c8ac:	mov	w24, w0
  42c8b0:	str	x20, [sp, #112]
  42c8b4:	str	w25, [sp, #124]
  42c8b8:	mov	x0, x19
  42c8bc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42c8c0:	cmp	w24, w0
  42c8c4:	b.ge	42cd64 <ASN1_generate_nconf@plt+0xe3f4>  // b.tcont
  42c8c8:	mov	w1, w24
  42c8cc:	mov	x0, x19
  42c8d0:	bl	419630 <OPENSSL_sk_value@plt>
  42c8d4:	mov	x21, x0
  42c8d8:	bl	41d8b0 <ENGINE_by_id@plt>
  42c8dc:	mov	x20, x0
  42c8e0:	cbz	x0, 42cc00 <ASN1_generate_nconf@plt+0xe290>
  42c8e4:	bl	41a7e0 <ENGINE_get_name@plt>
  42c8e8:	mov	x3, x0
  42c8ec:	ldr	x1, [sp, #128]
  42c8f0:	mov	x2, x21
  42c8f4:	mov	x0, x22
  42c8f8:	bl	419740 <BIO_printf@plt>
  42c8fc:	ldr	x1, [sp, #112]
  42c900:	mov	x2, x22
  42c904:	mov	x0, x20
  42c908:	bl	42c488 <ASN1_generate_nconf@plt+0xdb18>
  42c90c:	mov	x0, x20
  42c910:	bl	419680 <ENGINE_get_id@plt>
  42c914:	mov	x1, x21
  42c918:	bl	41d250 <strcmp@plt>
  42c91c:	cbnz	w0, 42cd7c <ASN1_generate_nconf@plt+0xe40c>
  42c920:	ldr	w0, [sp, #108]
  42c924:	cbnz	w0, 42cc54 <ASN1_generate_nconf@plt+0xe2e4>
  42c928:	ldr	w0, [sp, #104]
  42c92c:	cbnz	w0, 42cb30 <ASN1_generate_nconf@plt+0xe1c0>
  42c930:	cbz	w26, 42cb20 <ASN1_generate_nconf@plt+0xe1b0>
  42c934:	mov	x0, x20
  42c938:	mov	x4, #0x0                   	// #0
  42c93c:	mov	x3, #0x0                   	// #0
  42c940:	mov	x2, #0x0                   	// #0
  42c944:	mov	w1, #0xa                   	// #10
  42c948:	bl	41b910 <ENGINE_ctrl@plt>
  42c94c:	cbz	w0, 42cb20 <ASN1_generate_nconf@plt+0xe1b0>
  42c950:	mov	x0, x20
  42c954:	mov	x4, #0x0                   	// #0
  42c958:	mov	x3, #0x0                   	// #0
  42c95c:	mov	x2, #0x0                   	// #0
  42c960:	mov	w1, #0xb                   	// #11
  42c964:	bl	41b910 <ENGINE_ctrl@plt>
  42c968:	mov	w21, w0
  42c96c:	cmp	w0, #0x0
  42c970:	b.le	42cb20 <ASN1_generate_nconf@plt+0xe1b0>
  42c974:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42c978:	str	x0, [sp, #176]
  42c97c:	cbz	x0, 42d184 <ASN1_generate_nconf@plt+0xe814>
  42c980:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c984:	add	x0, x0, #0xb48
  42c988:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42c98c:	add	x27, x1, #0xac8
  42c990:	stp	x0, x19, [sp, #160]
  42c994:	mov	w0, w21
  42c998:	mov	w23, #0x0                   	// #0
  42c99c:	str	w24, [sp, #184]
  42c9a0:	sxtw	x19, w0
  42c9a4:	mov	x4, #0x0                   	// #0
  42c9a8:	mov	x2, x19
  42c9ac:	mov	x0, x20
  42c9b0:	mov	x3, #0x0                   	// #0
  42c9b4:	mov	w1, #0x12                  	// #18
  42c9b8:	bl	41b910 <ENGINE_ctrl@plt>
  42c9bc:	mov	w21, w0
  42c9c0:	tbnz	w0, #31, 42d0e0 <ASN1_generate_nconf@plt+0xe770>
  42c9c4:	ands	w24, w0, #0x8
  42c9c8:	ccmp	w26, #0x4, #0x4, ne  // ne = any
  42c9cc:	b.ne	42cc30 <ASN1_generate_nconf@plt+0xe2c0>  // b.any
  42c9d0:	mov	x2, x19
  42c9d4:	mov	x0, x20
  42c9d8:	mov	x4, #0x0                   	// #0
  42c9dc:	mov	x3, #0x0                   	// #0
  42c9e0:	mov	w1, #0xe                   	// #14
  42c9e4:	bl	41b910 <ENGINE_ctrl@plt>
  42c9e8:	cmp	w0, #0x0
  42c9ec:	b.le	42d0e0 <ASN1_generate_nconf@plt+0xe770>
  42c9f0:	ldr	x1, [sp, #144]
  42c9f4:	add	w0, w0, #0x1
  42c9f8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42c9fc:	mov	x3, x0
  42ca00:	mov	x28, x0
  42ca04:	mov	x2, x19
  42ca08:	mov	x0, x20
  42ca0c:	mov	x4, #0x0                   	// #0
  42ca10:	mov	w1, #0xf                   	// #15
  42ca14:	bl	41b910 <ENGINE_ctrl@plt>
  42ca18:	cmp	w0, #0x0
  42ca1c:	b.le	42d12c <ASN1_generate_nconf@plt+0xe7bc>
  42ca20:	mov	x2, x19
  42ca24:	mov	x0, x20
  42ca28:	mov	x4, #0x0                   	// #0
  42ca2c:	mov	x3, #0x0                   	// #0
  42ca30:	mov	w1, #0x10                  	// #16
  42ca34:	bl	41b910 <ENGINE_ctrl@plt>
  42ca38:	cmp	w0, #0x0
  42ca3c:	b.lt	42d12c <ASN1_generate_nconf@plt+0xe7bc>  // b.tstop
  42ca40:	mov	x25, #0x0                   	// #0
  42ca44:	b.ne	42cb80 <ASN1_generate_nconf@plt+0xe210>  // b.any
  42ca48:	cbnz	w23, 42cc3c <ASN1_generate_nconf@plt+0xe2cc>
  42ca4c:	mov	x0, x22
  42ca50:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ca54:	add	x1, x1, #0xbc8
  42ca58:	bl	41a980 <BIO_puts@plt>
  42ca5c:	mov	w23, w0
  42ca60:	cmp	w26, #0x1
  42ca64:	b.eq	42cdac <ASN1_generate_nconf@plt+0xe43c>  // b.none
  42ca68:	cmp	x25, #0x0
  42ca6c:	mov	x2, x28
  42ca70:	ldr	x0, [sp, #160]
  42ca74:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ca78:	add	x1, x1, #0xc28
  42ca7c:	mov	w23, #0x0                   	// #0
  42ca80:	csel	x3, x0, x25, eq  // eq = none
  42ca84:	mov	x0, x22
  42ca88:	bl	419740 <BIO_printf@plt>
  42ca8c:	cmp	w26, #0x2
  42ca90:	b.ne	42ce54 <ASN1_generate_nconf@plt+0xe4e4>  // b.any
  42ca94:	mov	x0, x28
  42ca98:	mov	x1, x27
  42ca9c:	mov	w2, #0xd9                  	// #217
  42caa0:	bl	41b1e0 <CRYPTO_free@plt>
  42caa4:	mov	x0, x25
  42caa8:	mov	x1, x27
  42caac:	mov	w2, #0xdb                  	// #219
  42cab0:	bl	41b1e0 <CRYPTO_free@plt>
  42cab4:	mov	x2, x19
  42cab8:	mov	x0, x20
  42cabc:	mov	x4, #0x0                   	// #0
  42cac0:	mov	x3, #0x0                   	// #0
  42cac4:	mov	w1, #0xc                   	// #12
  42cac8:	bl	41b910 <ENGINE_ctrl@plt>
  42cacc:	cmp	w0, #0x0
  42cad0:	b.gt	42c9a0 <ASN1_generate_nconf@plt+0xe030>
  42cad4:	ldr	w24, [sp, #184]
  42cad8:	cmp	w23, #0x0
  42cadc:	ldr	x19, [sp, #168]
  42cae0:	b.le	42caf4 <ASN1_generate_nconf@plt+0xe184>
  42cae4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42cae8:	mov	x0, x22
  42caec:	add	x1, x1, #0xa60
  42caf0:	bl	419740 <BIO_printf@plt>
  42caf4:	ldr	x0, [sp, #176]
  42caf8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cafc:	mov	x1, x27
  42cb00:	mov	w2, #0xe5                  	// #229
  42cb04:	mov	x0, #0x0                   	// #0
  42cb08:	bl	41b1e0 <CRYPTO_free@plt>
  42cb0c:	mov	x1, x27
  42cb10:	mov	w2, #0xe6                  	// #230
  42cb14:	mov	x0, #0x0                   	// #0
  42cb18:	bl	41b1e0 <CRYPTO_free@plt>
  42cb1c:	nop
  42cb20:	mov	x0, x20
  42cb24:	add	w24, w24, #0x1
  42cb28:	bl	41c930 <ENGINE_free@plt>
  42cb2c:	b	42c8b8 <ASN1_generate_nconf@plt+0xdf48>
  42cb30:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cb34:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  42cb38:	add	x2, x2, #0xbc8
  42cb3c:	add	x1, x1, #0x80
  42cb40:	mov	x0, x22
  42cb44:	bl	419740 <BIO_printf@plt>
  42cb48:	mov	x0, x20
  42cb4c:	bl	41d0c0 <ENGINE_init@plt>
  42cb50:	cbz	w0, 42cf5c <ASN1_generate_nconf@plt+0xe5ec>
  42cb54:	mov	x0, x22
  42cb58:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cb5c:	add	x1, x1, #0xbd0
  42cb60:	bl	419740 <BIO_printf@plt>
  42cb64:	ldr	x1, [sp, #152]
  42cb68:	mov	x2, x22
  42cb6c:	mov	x0, x20
  42cb70:	bl	42c488 <ASN1_generate_nconf@plt+0xdb18>
  42cb74:	mov	x0, x20
  42cb78:	bl	41c8c0 <ENGINE_finish@plt>
  42cb7c:	b	42c930 <ASN1_generate_nconf@plt+0xdfc0>
  42cb80:	add	w0, w0, #0x1
  42cb84:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cb88:	add	x1, x1, #0xc08
  42cb8c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42cb90:	mov	x2, x19
  42cb94:	mov	x3, x0
  42cb98:	mov	x25, x0
  42cb9c:	mov	x4, #0x0                   	// #0
  42cba0:	mov	x0, x20
  42cba4:	mov	w1, #0x11                  	// #17
  42cba8:	bl	41b910 <ENGINE_ctrl@plt>
  42cbac:	cmp	w0, #0x0
  42cbb0:	b.gt	42ca48 <ASN1_generate_nconf@plt+0xe0d8>
  42cbb4:	mov	x26, x25
  42cbb8:	ldr	w25, [sp, #124]
  42cbbc:	ldr	x20, [sp, #112]
  42cbc0:	mov	x23, x27
  42cbc4:	ldr	x24, [sp, #136]
  42cbc8:	ldr	x21, [sp, #152]
  42cbcc:	ldr	x19, [sp, #168]
  42cbd0:	ldr	x0, [sp, #176]
  42cbd4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42cbd8:	mov	x0, x28
  42cbdc:	mov	x1, x23
  42cbe0:	mov	w2, #0xe5                  	// #229
  42cbe4:	bl	41b1e0 <CRYPTO_free@plt>
  42cbe8:	mov	x1, x23
  42cbec:	mov	x0, x26
  42cbf0:	mov	w2, #0xe6                  	// #230
  42cbf4:	bl	41b1e0 <CRYPTO_free@plt>
  42cbf8:	ldp	x27, x28, [sp, #80]
  42cbfc:	b	42c750 <ASN1_generate_nconf@plt+0xdde0>
  42cc00:	ldr	x0, [sp, #136]
  42cc04:	add	w24, w24, #0x1
  42cc08:	ldr	w1, [sp, #124]
  42cc0c:	ldr	x0, [x0, #56]
  42cc10:	add	w1, w1, #0x1
  42cc14:	mov	w20, w1
  42cc18:	bl	41e7f0 <ERR_print_errors@plt>
  42cc1c:	mov	w0, #0x7f                  	// #127
  42cc20:	cmp	w20, w0
  42cc24:	csel	w0, w20, w0, le
  42cc28:	str	w0, [sp, #124]
  42cc2c:	b	42c8b8 <ASN1_generate_nconf@plt+0xdf48>
  42cc30:	mov	x25, #0x0                   	// #0
  42cc34:	mov	x28, #0x0                   	// #0
  42cc38:	b	42ca94 <ASN1_generate_nconf@plt+0xe124>
  42cc3c:	mov	x0, x22
  42cc40:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cc44:	add	x1, x1, #0xc20
  42cc48:	bl	419740 <BIO_printf@plt>
  42cc4c:	add	w23, w23, w0
  42cc50:	b	42ca60 <ASN1_generate_nconf@plt+0xe0f0>
  42cc54:	mov	w1, #0x100                 	// #256
  42cc58:	mov	x0, x20
  42cc5c:	add	x21, sp, #0xcc
  42cc60:	add	x23, sp, #0xd0
  42cc64:	str	w1, [sp, #204]
  42cc68:	str	xzr, [sp, #208]
  42cc6c:	bl	41e270 <ENGINE_get_RSA@plt>
  42cc70:	cbz	x0, 42cc8c <ASN1_generate_nconf@plt+0xe31c>
  42cc74:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cc78:	mov	x1, x21
  42cc7c:	mov	x0, x23
  42cc80:	add	x2, x2, #0xba0
  42cc84:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42cc88:	cbz	w0, 42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42cc8c:	mov	x0, x20
  42cc90:	bl	41bc00 <ENGINE_get_DSA@plt>
  42cc94:	cbz	x0, 42ccb0 <ASN1_generate_nconf@plt+0xe340>
  42cc98:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cc9c:	mov	x1, x21
  42cca0:	add	x2, x2, #0xba8
  42cca4:	mov	x0, x23
  42cca8:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42ccac:	cbz	w0, 42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42ccb0:	mov	x0, x20
  42ccb4:	bl	41b7b0 <ENGINE_get_DH@plt>
  42ccb8:	cbz	x0, 42ccd4 <ASN1_generate_nconf@plt+0xe364>
  42ccbc:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ccc0:	mov	x1, x21
  42ccc4:	add	x2, x2, #0xbb0
  42ccc8:	mov	x0, x23
  42cccc:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42ccd0:	cbz	w0, 42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42ccd4:	mov	x0, x20
  42ccd8:	bl	41ae40 <ENGINE_get_RAND@plt>
  42ccdc:	cbz	x0, 42ccf8 <ASN1_generate_nconf@plt+0xe388>
  42cce0:	adrp	x2, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cce4:	mov	x1, x21
  42cce8:	add	x2, x2, #0xbb8
  42ccec:	mov	x0, x23
  42ccf0:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42ccf4:	cbz	w0, 42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42ccf8:	mov	x0, x20
  42ccfc:	bl	419570 <ENGINE_get_ciphers@plt>
  42cd00:	mov	x4, x0
  42cd04:	cbz	x0, 42cde4 <ASN1_generate_nconf@plt+0xe474>
  42cd08:	add	x2, sp, #0xd8
  42cd0c:	mov	x0, x20
  42cd10:	mov	w3, #0x0                   	// #0
  42cd14:	mov	x1, #0x0                   	// #0
  42cd18:	blr	x4
  42cd1c:	cmp	w0, #0x0
  42cd20:	b.le	42cde4 <ASN1_generate_nconf@plt+0xe474>
  42cd24:	sub	w25, w0, #0x1
  42cd28:	mov	x27, #0x0                   	// #0
  42cd2c:	add	x25, x25, #0x1
  42cd30:	lsl	x25, x25, #2
  42cd34:	b	42cd40 <ASN1_generate_nconf@plt+0xe3d0>
  42cd38:	cmp	x27, x25
  42cd3c:	b.eq	42cde4 <ASN1_generate_nconf@plt+0xe474>  // b.none
  42cd40:	ldr	x0, [sp, #216]
  42cd44:	ldr	w0, [x0, x27]
  42cd48:	add	x27, x27, #0x4
  42cd4c:	bl	41de40 <OBJ_nid2sn@plt>
  42cd50:	mov	x2, x0
  42cd54:	mov	x1, x21
  42cd58:	mov	x0, x23
  42cd5c:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42cd60:	cbnz	w0, 42cd38 <ASN1_generate_nconf@plt+0xe3c8>
  42cd64:	ldr	w25, [sp, #124]
  42cd68:	ldp	x27, x28, [sp, #80]
  42cd6c:	ldr	x20, [sp, #112]
  42cd70:	ldr	x24, [sp, #136]
  42cd74:	ldr	x21, [sp, #152]
  42cd78:	b	42c750 <ASN1_generate_nconf@plt+0xdde0>
  42cd7c:	mov	x0, x20
  42cd80:	bl	419680 <ENGINE_get_id@plt>
  42cd84:	mov	x21, x0
  42cd88:	mov	x0, x20
  42cd8c:	bl	41a7e0 <ENGINE_get_name@plt>
  42cd90:	mov	x3, x0
  42cd94:	mov	x2, x21
  42cd98:	mov	x0, x22
  42cd9c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cda0:	add	x1, x1, #0xb88
  42cda4:	bl	419740 <BIO_printf@plt>
  42cda8:	b	42c920 <ASN1_generate_nconf@plt+0xdfb0>
  42cdac:	cmp	w23, #0x5
  42cdb0:	b.le	42cdc8 <ASN1_generate_nconf@plt+0xe458>
  42cdb4:	mov	x0, x28
  42cdb8:	bl	41e440 <strlen@plt>
  42cdbc:	add	w0, w23, w0
  42cdc0:	cmp	w0, #0x4e
  42cdc4:	b.gt	42d104 <ASN1_generate_nconf@plt+0xe794>
  42cdc8:	mov	x2, x28
  42cdcc:	mov	x0, x22
  42cdd0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  42cdd4:	add	x1, x1, #0x80
  42cdd8:	bl	419740 <BIO_printf@plt>
  42cddc:	add	w23, w0, w23
  42cde0:	b	42ca94 <ASN1_generate_nconf@plt+0xe124>
  42cde4:	mov	x0, x20
  42cde8:	bl	41c5c0 <ENGINE_get_digests@plt>
  42cdec:	mov	x4, x0
  42cdf0:	cbz	x0, 42ceec <ASN1_generate_nconf@plt+0xe57c>
  42cdf4:	add	x2, sp, #0xd8
  42cdf8:	mov	x0, x20
  42cdfc:	mov	w3, #0x0                   	// #0
  42ce00:	mov	x1, #0x0                   	// #0
  42ce04:	blr	x4
  42ce08:	cmp	w0, #0x0
  42ce0c:	b.le	42ceec <ASN1_generate_nconf@plt+0xe57c>
  42ce10:	sub	w25, w0, #0x1
  42ce14:	mov	x27, #0x0                   	// #0
  42ce18:	add	x25, x25, #0x1
  42ce1c:	lsl	x25, x25, #2
  42ce20:	b	42ce2c <ASN1_generate_nconf@plt+0xe4bc>
  42ce24:	cmp	x27, x25
  42ce28:	b.eq	42ceec <ASN1_generate_nconf@plt+0xe57c>  // b.none
  42ce2c:	ldr	x0, [sp, #216]
  42ce30:	ldr	w0, [x0, x27]
  42ce34:	add	x27, x27, #0x4
  42ce38:	bl	41de40 <OBJ_nid2sn@plt>
  42ce3c:	mov	x2, x0
  42ce40:	mov	x1, x21
  42ce44:	mov	x0, x23
  42ce48:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42ce4c:	cbnz	w0, 42ce24 <ASN1_generate_nconf@plt+0xe4b4>
  42ce50:	b	42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42ce54:	adrp	x3, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ce58:	add	x3, x3, #0xbc8
  42ce5c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ce60:	mov	x2, x3
  42ce64:	mov	x0, x22
  42ce68:	add	x1, x1, #0xc30
  42ce6c:	bl	419740 <BIO_printf@plt>
  42ce70:	cbz	w21, 42d14c <ASN1_generate_nconf@plt+0xe7dc>
  42ce74:	cbnz	w24, 42d0cc <ASN1_generate_nconf@plt+0xe75c>
  42ce78:	and	w2, w21, #0x2
  42ce7c:	and	w24, w21, #0x4
  42ce80:	and	w23, w21, #0xfffffff0
  42ce84:	tbnz	w21, #0, 42d050 <ASN1_generate_nconf@plt+0xe6e0>
  42ce88:	cbz	w2, 42d010 <ASN1_generate_nconf@plt+0xe6a0>
  42ce8c:	mov	w21, #0x0                   	// #0
  42ce90:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42ce94:	mov	x0, x22
  42ce98:	add	x1, x1, #0xc78
  42ce9c:	bl	419740 <BIO_printf@plt>
  42cea0:	cbnz	w24, 42d070 <ASN1_generate_nconf@plt+0xe700>
  42cea4:	cbnz	w23, 42cec4 <ASN1_generate_nconf@plt+0xe554>
  42cea8:	cbnz	w21, 42d0b8 <ASN1_generate_nconf@plt+0xe748>
  42ceac:	mov	x0, x22
  42ceb0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42ceb4:	mov	w23, #0x0                   	// #0
  42ceb8:	add	x1, x1, #0xa60
  42cebc:	bl	419740 <BIO_printf@plt>
  42cec0:	b	42ca94 <ASN1_generate_nconf@plt+0xe124>
  42cec4:	mov	x0, x22
  42cec8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cecc:	add	x1, x1, #0xc70
  42ced0:	bl	419740 <BIO_printf@plt>
  42ced4:	mov	w2, w23
  42ced8:	mov	x0, x22
  42cedc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cee0:	add	x1, x1, #0xc90
  42cee4:	bl	419740 <BIO_printf@plt>
  42cee8:	b	42cea8 <ASN1_generate_nconf@plt+0xe538>
  42ceec:	mov	x0, x20
  42cef0:	bl	41c290 <ENGINE_get_pkey_meths@plt>
  42cef4:	mov	x4, x0
  42cef8:	cbz	x0, 42cf90 <ASN1_generate_nconf@plt+0xe620>
  42cefc:	add	x2, sp, #0xd8
  42cf00:	mov	x0, x20
  42cf04:	mov	w3, #0x0                   	// #0
  42cf08:	mov	x1, #0x0                   	// #0
  42cf0c:	blr	x4
  42cf10:	cmp	w0, #0x0
  42cf14:	b.le	42cf90 <ASN1_generate_nconf@plt+0xe620>
  42cf18:	sub	w25, w0, #0x1
  42cf1c:	mov	x27, #0x0                   	// #0
  42cf20:	add	x25, x25, #0x1
  42cf24:	lsl	x25, x25, #2
  42cf28:	b	42cf34 <ASN1_generate_nconf@plt+0xe5c4>
  42cf2c:	cmp	x25, x27
  42cf30:	b.eq	42cf90 <ASN1_generate_nconf@plt+0xe620>  // b.none
  42cf34:	ldr	x0, [sp, #216]
  42cf38:	ldr	w0, [x0, x27]
  42cf3c:	add	x27, x27, #0x4
  42cf40:	bl	41de40 <OBJ_nid2sn@plt>
  42cf44:	mov	x2, x0
  42cf48:	mov	x1, x21
  42cf4c:	mov	x0, x23
  42cf50:	bl	42c2a8 <ASN1_generate_nconf@plt+0xd938>
  42cf54:	cbnz	w0, 42cf2c <ASN1_generate_nconf@plt+0xe5bc>
  42cf58:	b	42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42cf5c:	mov	x0, x22
  42cf60:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cf64:	add	x1, x1, #0xbe0
  42cf68:	bl	419740 <BIO_printf@plt>
  42cf6c:	ldr	w0, [sp, #120]
  42cf70:	cbnz	w0, 42cf7c <ASN1_generate_nconf@plt+0xe60c>
  42cf74:	bl	41a2a0 <ERR_clear_error@plt>
  42cf78:	b	42c930 <ASN1_generate_nconf@plt+0xdfc0>
  42cf7c:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  42cf80:	ldr	x0, [x0, #3952]
  42cf84:	bl	41dc50 <ERR_print_errors_fp@plt>
  42cf88:	bl	41a2a0 <ERR_clear_error@plt>
  42cf8c:	b	42c930 <ASN1_generate_nconf@plt+0xdfc0>
  42cf90:	mov	w2, #0x1                   	// #1
  42cf94:	add	x1, sp, #0xe0
  42cf98:	adrp	x0, 42c000 <ASN1_generate_nconf@plt+0xd690>
  42cf9c:	add	x0, x0, #0x420
  42cfa0:	stp	x20, x23, [sp, #224]
  42cfa4:	str	x21, [sp, #240]
  42cfa8:	str	w2, [sp, #248]
  42cfac:	bl	41d600 <OSSL_STORE_do_all_loaders@plt>
  42cfb0:	ldr	w0, [sp, #248]
  42cfb4:	cbz	w0, 42cd64 <ASN1_generate_nconf@plt+0xe3f4>
  42cfb8:	ldr	x0, [sp, #208]
  42cfbc:	cbz	x0, 42cfc8 <ASN1_generate_nconf@plt+0xe658>
  42cfc0:	ldrb	w1, [x0]
  42cfc4:	cbnz	w1, 42d160 <ASN1_generate_nconf@plt+0xe7f0>
  42cfc8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42cfcc:	mov	w2, #0x1c6                 	// #454
  42cfd0:	add	x1, x1, #0xac8
  42cfd4:	bl	41b1e0 <CRYPTO_free@plt>
  42cfd8:	b	42c928 <ASN1_generate_nconf@plt+0xdfb8>
  42cfdc:	bl	41a780 <ENGINE_get_first@plt>
  42cfe0:	mov	x23, x0
  42cfe4:	cbz	x0, 42c888 <ASN1_generate_nconf@plt+0xdf18>
  42cfe8:	mov	x0, x23
  42cfec:	bl	419680 <ENGINE_get_id@plt>
  42cff0:	mov	x1, x0
  42cff4:	mov	x0, x19
  42cff8:	bl	41cf70 <OPENSSL_sk_push@plt>
  42cffc:	mov	x0, x23
  42d000:	bl	41dec0 <ENGINE_get_next@plt>
  42d004:	mov	x23, x0
  42d008:	cbnz	x0, 42cfe8 <ASN1_generate_nconf@plt+0xe678>
  42d00c:	b	42c888 <ASN1_generate_nconf@plt+0xdf18>
  42d010:	cbz	w24, 42d17c <ASN1_generate_nconf@plt+0xe80c>
  42d014:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d018:	mov	x0, x22
  42d01c:	add	x1, x1, #0xc80
  42d020:	bl	419740 <BIO_printf@plt>
  42d024:	cbz	w23, 42ceac <ASN1_generate_nconf@plt+0xe53c>
  42d028:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d02c:	mov	x0, x22
  42d030:	add	x1, x1, #0xc70
  42d034:	bl	419740 <BIO_printf@plt>
  42d038:	mov	w2, w23
  42d03c:	mov	x0, x22
  42d040:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d044:	add	x1, x1, #0xc90
  42d048:	bl	419740 <BIO_printf@plt>
  42d04c:	b	42ceac <ASN1_generate_nconf@plt+0xe53c>
  42d050:	mov	x0, x22
  42d054:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d058:	add	x1, x1, #0xc68
  42d05c:	str	w2, [sp, #188]
  42d060:	bl	419740 <BIO_printf@plt>
  42d064:	ldr	w2, [sp, #188]
  42d068:	cbnz	w2, 42d1a4 <ASN1_generate_nconf@plt+0xe834>
  42d06c:	cbz	w24, 42d024 <ASN1_generate_nconf@plt+0xe6b4>
  42d070:	adrp	x21, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d074:	add	x21, x21, #0xc70
  42d078:	mov	x1, x21
  42d07c:	mov	x0, x22
  42d080:	bl	419740 <BIO_printf@plt>
  42d084:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d088:	mov	x0, x22
  42d08c:	add	x1, x1, #0xc80
  42d090:	bl	419740 <BIO_printf@plt>
  42d094:	cbz	w23, 42d0b8 <ASN1_generate_nconf@plt+0xe748>
  42d098:	mov	x1, x21
  42d09c:	mov	x0, x22
  42d0a0:	bl	419740 <BIO_printf@plt>
  42d0a4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d0a8:	mov	w2, w23
  42d0ac:	add	x1, x1, #0xc90
  42d0b0:	mov	x0, x22
  42d0b4:	bl	419740 <BIO_printf@plt>
  42d0b8:	mov	x0, x22
  42d0bc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d0c0:	add	x1, x1, #0xca0
  42d0c4:	bl	419740 <BIO_printf@plt>
  42d0c8:	b	42ceac <ASN1_generate_nconf@plt+0xe53c>
  42d0cc:	mov	x0, x22
  42d0d0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d0d4:	add	x1, x1, #0xc58
  42d0d8:	bl	419740 <BIO_printf@plt>
  42d0dc:	b	42ce78 <ASN1_generate_nconf@plt+0xe508>
  42d0e0:	ldr	w25, [sp, #124]
  42d0e4:	mov	x23, x27
  42d0e8:	ldr	x20, [sp, #112]
  42d0ec:	ldr	x24, [sp, #136]
  42d0f0:	ldr	x21, [sp, #152]
  42d0f4:	ldr	x19, [sp, #168]
  42d0f8:	mov	x26, #0x0                   	// #0
  42d0fc:	mov	x28, #0x0                   	// #0
  42d100:	b	42cbd0 <ASN1_generate_nconf@plt+0xe260>
  42d104:	mov	x0, x22
  42d108:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42d10c:	add	x1, x1, #0xa60
  42d110:	bl	419740 <BIO_printf@plt>
  42d114:	mov	x0, x22
  42d118:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d11c:	add	x1, x1, #0xbc8
  42d120:	bl	41a980 <BIO_puts@plt>
  42d124:	mov	w23, w0
  42d128:	b	42cdc8 <ASN1_generate_nconf@plt+0xe458>
  42d12c:	ldr	w25, [sp, #124]
  42d130:	mov	x23, x27
  42d134:	mov	x26, #0x0                   	// #0
  42d138:	ldr	x20, [sp, #112]
  42d13c:	ldr	x24, [sp, #136]
  42d140:	ldr	x21, [sp, #152]
  42d144:	ldr	x19, [sp, #168]
  42d148:	b	42cbd0 <ASN1_generate_nconf@plt+0xe260>
  42d14c:	mov	x0, x22
  42d150:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d154:	add	x1, x1, #0xc48
  42d158:	bl	419740 <BIO_printf@plt>
  42d15c:	b	42ca94 <ASN1_generate_nconf@plt+0xe124>
  42d160:	mov	x2, x0
  42d164:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d168:	mov	x0, x22
  42d16c:	add	x1, x1, #0xbc0
  42d170:	bl	419740 <BIO_printf@plt>
  42d174:	ldr	x0, [sp, #208]
  42d178:	b	42cfc8 <ASN1_generate_nconf@plt+0xe658>
  42d17c:	cbnz	w23, 42d038 <ASN1_generate_nconf@plt+0xe6c8>
  42d180:	b	42ceac <ASN1_generate_nconf@plt+0xe53c>
  42d184:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d188:	add	x0, x0, #0xac8
  42d18c:	ldr	w25, [sp, #124]
  42d190:	mov	x23, x0
  42d194:	ldr	x20, [sp, #112]
  42d198:	ldr	x24, [sp, #136]
  42d19c:	ldr	x21, [sp, #152]
  42d1a0:	b	42d0f8 <ASN1_generate_nconf@plt+0xe788>
  42d1a4:	mov	x0, x22
  42d1a8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42d1ac:	mov	w21, #0x1                   	// #1
  42d1b0:	add	x1, x1, #0xc70
  42d1b4:	bl	419740 <BIO_printf@plt>
  42d1b8:	b	42ce90 <ASN1_generate_nconf@plt+0xe520>
  42d1bc:	nop
  42d1c0:	stp	x29, x30, [sp, #-336]!
  42d1c4:	mov	x29, sp
  42d1c8:	stp	x19, x20, [sp, #16]
  42d1cc:	adrp	x20, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d1d0:	add	x20, x20, #0x90
  42d1d4:	mov	x2, x20
  42d1d8:	stp	x21, x22, [sp, #32]
  42d1dc:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42d1e0:	mov	x21, x0
  42d1e4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42d1e8:	mov	w19, w0
  42d1ec:	cbz	w0, 42d250 <ASN1_generate_nconf@plt+0xe8e0>
  42d1f0:	cmn	w19, #0x1
  42d1f4:	b.eq	42d220 <ASN1_generate_nconf@plt+0xe8b0>  // b.none
  42d1f8:	cmp	w19, #0x1
  42d1fc:	b.ne	42d1e4 <ASN1_generate_nconf@plt+0xe874>  // b.any
  42d200:	mov	x0, x20
  42d204:	mov	w19, #0x0                   	// #0
  42d208:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42d20c:	mov	w0, w19
  42d210:	ldp	x19, x20, [sp, #16]
  42d214:	ldp	x21, x22, [sp, #32]
  42d218:	ldp	x29, x30, [sp], #336
  42d21c:	ret
  42d220:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d224:	mov	x2, x21
  42d228:	mov	w19, #0x1                   	// #1
  42d22c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42d230:	ldr	x0, [x0, #56]
  42d234:	add	x1, x1, #0xd68
  42d238:	bl	419740 <BIO_printf@plt>
  42d23c:	mov	w0, w19
  42d240:	ldp	x19, x20, [sp, #16]
  42d244:	ldp	x21, x22, [sp, #32]
  42d248:	ldp	x29, x30, [sp], #336
  42d24c:	ret
  42d250:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  42d254:	mov	x20, x0
  42d258:	ldr	x0, [x0]
  42d25c:	cbz	x0, 42d20c <ASN1_generate_nconf@plt+0xe89c>
  42d260:	str	x23, [sp, #48]
  42d264:	mov	x23, #0x2                   	// #2
  42d268:	adrp	x21, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d26c:	adrp	x22, 466000 <ASN1_generate_nconf@plt+0x47690>
  42d270:	add	x21, x21, #0x50
  42d274:	add	x22, x22, #0x5c8
  42d278:	movk	x23, #0x20, lsl #16
  42d27c:	b	42d28c <ASN1_generate_nconf@plt+0xe91c>
  42d280:	add	w19, w19, #0x1
  42d284:	ldr	x0, [x20, #8]!
  42d288:	cbz	x0, 42d2d0 <ASN1_generate_nconf@plt+0xe960>
  42d28c:	add	x2, sp, #0x48
  42d290:	mov	x1, x21
  42d294:	bl	41b3e0 <__isoc99_sscanf@plt>
  42d298:	cbz	w0, 42d280 <ASN1_generate_nconf@plt+0xe910>
  42d29c:	mov	x0, x23
  42d2a0:	mov	x1, #0x0                   	// #0
  42d2a4:	bl	41d0b0 <OPENSSL_init_ssl@plt>
  42d2a8:	ldr	x0, [sp, #72]
  42d2ac:	add	x1, sp, #0x50
  42d2b0:	mov	x2, #0x100                 	// #256
  42d2b4:	bl	41a470 <ERR_error_string_n@plt>
  42d2b8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d2bc:	add	x2, sp, #0x50
  42d2c0:	mov	x1, x22
  42d2c4:	ldr	x0, [x0, #48]
  42d2c8:	bl	419740 <BIO_printf@plt>
  42d2cc:	b	42d284 <ASN1_generate_nconf@plt+0xe914>
  42d2d0:	ldr	x23, [sp, #48]
  42d2d4:	b	42d20c <ASN1_generate_nconf@plt+0xe89c>
  42d2d8:	stp	x29, x30, [sp, #-96]!
  42d2dc:	mov	x29, sp
  42d2e0:	stp	x19, x20, [sp, #16]
  42d2e4:	adrp	x19, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d2e8:	add	x19, x19, #0x1c0
  42d2ec:	mov	x2, x19
  42d2f0:	stp	x21, x22, [sp, #32]
  42d2f4:	mov	x22, #0x0                   	// #0
  42d2f8:	stp	x23, x24, [sp, #48]
  42d2fc:	mov	x21, #0x0                   	// #0
  42d300:	mov	x23, #0x0                   	// #0
  42d304:	stp	xzr, xzr, [sp, #72]
  42d308:	str	xzr, [sp, #88]
  42d30c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42d310:	mov	x20, x0
  42d314:	nop
  42d318:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42d31c:	mov	w1, w0
  42d320:	cbz	w0, 42d45c <ASN1_generate_nconf@plt+0xeaec>
  42d324:	cmp	w1, #0x3
  42d328:	b.eq	42d450 <ASN1_generate_nconf@plt+0xeae0>  // b.none
  42d32c:	b.gt	42d34c <ASN1_generate_nconf@plt+0xe9dc>
  42d330:	cmp	w1, #0x1
  42d334:	b.eq	42d434 <ASN1_generate_nconf@plt+0xeac4>  // b.none
  42d338:	cmp	w1, #0x2
  42d33c:	b.ne	42d380 <ASN1_generate_nconf@plt+0xea10>  // b.any
  42d340:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42d344:	mov	x22, x0
  42d348:	b	42d318 <ASN1_generate_nconf@plt+0xe9a8>
  42d34c:	cmp	w1, #0x5
  42d350:	b.eq	42d420 <ASN1_generate_nconf@plt+0xeab0>  // b.none
  42d354:	b.le	42d404 <ASN1_generate_nconf@plt+0xea94>
  42d358:	sub	w1, w1, #0x5dd
  42d35c:	cmp	w1, #0x1
  42d360:	b.hi	42d318 <ASN1_generate_nconf@plt+0xe9a8>  // b.pmore
  42d364:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  42d368:	cbnz	w0, 42d318 <ASN1_generate_nconf@plt+0xe9a8>
  42d36c:	mov	x24, #0x0                   	// #0
  42d370:	mov	x22, #0x0                   	// #0
  42d374:	mov	x20, #0x0                   	// #0
  42d378:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d37c:	b	42d3ac <ASN1_generate_nconf@plt+0xea3c>
  42d380:	cmn	w1, #0x1
  42d384:	b.ne	42d318 <ASN1_generate_nconf@plt+0xe9a8>  // b.any
  42d388:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d38c:	mov	x2, x20
  42d390:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42d394:	mov	x24, #0x0                   	// #0
  42d398:	ldr	x0, [x23, #56]
  42d39c:	add	x1, x1, #0xd68
  42d3a0:	mov	x22, #0x0                   	// #0
  42d3a4:	mov	x20, #0x0                   	// #0
  42d3a8:	bl	419740 <BIO_printf@plt>
  42d3ac:	ldr	x0, [x23, #56]
  42d3b0:	mov	w19, #0x1                   	// #1
  42d3b4:	bl	41e7f0 <ERR_print_errors@plt>
  42d3b8:	mov	x0, x22
  42d3bc:	bl	41df00 <BIO_free@plt>
  42d3c0:	mov	x0, x20
  42d3c4:	bl	41ce30 <BIO_free_all@plt>
  42d3c8:	mov	x0, x24
  42d3cc:	bl	41cd80 <DSA_free@plt>
  42d3d0:	mov	x0, x21
  42d3d4:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42d3d8:	ldr	x0, [sp, #80]
  42d3dc:	mov	w2, #0x8f                  	// #143
  42d3e0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d3e4:	add	x1, x1, #0x138
  42d3e8:	bl	41b1e0 <CRYPTO_free@plt>
  42d3ec:	mov	w0, w19
  42d3f0:	ldp	x19, x20, [sp, #16]
  42d3f4:	ldp	x21, x22, [sp, #32]
  42d3f8:	ldp	x23, x24, [sp, #48]
  42d3fc:	ldp	x29, x30, [sp], #96
  42d400:	ret
  42d404:	cmp	w1, #0x4
  42d408:	b.ne	42d318 <ASN1_generate_nconf@plt+0xe9a8>  // b.any
  42d40c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42d410:	mov	w1, #0x0                   	// #0
  42d414:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  42d418:	mov	x21, x0
  42d41c:	b	42d318 <ASN1_generate_nconf@plt+0xe9a8>
  42d420:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  42d424:	add	x1, sp, #0x48
  42d428:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  42d42c:	cbnz	w0, 42d318 <ASN1_generate_nconf@plt+0xe9a8>
  42d430:	b	42d36c <ASN1_generate_nconf@plt+0xe9fc>
  42d434:	mov	x0, x19
  42d438:	mov	x24, #0x0                   	// #0
  42d43c:	mov	w19, #0x0                   	// #0
  42d440:	mov	x22, #0x0                   	// #0
  42d444:	mov	x20, #0x0                   	// #0
  42d448:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42d44c:	b	42d3b8 <ASN1_generate_nconf@plt+0xea48>
  42d450:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42d454:	mov	x23, x0
  42d458:	b	42d318 <ASN1_generate_nconf@plt+0xe9a8>
  42d45c:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42d460:	mov	w19, w0
  42d464:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  42d468:	mov	x4, x0
  42d46c:	cmp	w19, #0x1
  42d470:	b.ne	42d388 <ASN1_generate_nconf@plt+0xea18>  // b.any
  42d474:	mov	x1, x23
  42d478:	add	x3, sp, #0x50
  42d47c:	mov	x2, #0x0                   	// #0
  42d480:	mov	x0, #0x0                   	// #0
  42d484:	ldr	x20, [x4]
  42d488:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42d48c:	cbz	w0, 42d568 <ASN1_generate_nconf@plt+0xebf8>
  42d490:	mov	x0, x20
  42d494:	mov	w2, #0x8005                	// #32773
  42d498:	mov	w1, #0x72                  	// #114
  42d49c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42d4a0:	mov	x20, x0
  42d4a4:	cbz	x0, 42d58c <ASN1_generate_nconf@plt+0xec1c>
  42d4a8:	mov	x3, #0x0                   	// #0
  42d4ac:	mov	x2, #0x0                   	// #0
  42d4b0:	mov	x1, #0x0                   	// #0
  42d4b4:	bl	41a610 <PEM_read_bio_DSAparams@plt>
  42d4b8:	mov	x24, x0
  42d4bc:	cbz	x0, 42d5c0 <ASN1_generate_nconf@plt+0xec50>
  42d4c0:	mov	x0, x20
  42d4c4:	bl	41df00 <BIO_free@plt>
  42d4c8:	mov	x0, x22
  42d4cc:	mov	w2, w19
  42d4d0:	mov	w1, #0x8005                	// #32773
  42d4d4:	mov	x22, #0x0                   	// #0
  42d4d8:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  42d4dc:	mov	x20, x0
  42d4e0:	cbz	x0, 42d3b8 <ASN1_generate_nconf@plt+0xea48>
  42d4e4:	add	x1, sp, #0x58
  42d4e8:	mov	x0, x24
  42d4ec:	mov	x3, #0x0                   	// #0
  42d4f0:	mov	x2, #0x0                   	// #0
  42d4f4:	bl	41d5b0 <DSA_get0_pqg@plt>
  42d4f8:	mov	w19, #0x2710                	// #10000
  42d4fc:	ldr	x0, [sp, #88]
  42d500:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d504:	bl	41acb0 <BN_num_bits@plt>
  42d508:	cmp	w0, w19
  42d50c:	b.gt	42d598 <ASN1_generate_nconf@plt+0xec28>
  42d510:	ldr	x0, [sp, #88]
  42d514:	mov	x22, #0x0                   	// #0
  42d518:	ldr	x19, [x23, #56]
  42d51c:	bl	41acb0 <BN_num_bits@plt>
  42d520:	mov	w2, w0
  42d524:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d528:	add	x1, x1, #0x118
  42d52c:	mov	x0, x19
  42d530:	bl	419740 <BIO_printf@plt>
  42d534:	mov	x0, x24
  42d538:	bl	41ac70 <DSA_generate_key@plt>
  42d53c:	cbz	w0, 42d3ac <ASN1_generate_nconf@plt+0xea3c>
  42d540:	ldp	x2, x6, [sp, #72]
  42d544:	mov	x1, x24
  42d548:	mov	x0, x20
  42d54c:	mov	x5, #0x0                   	// #0
  42d550:	mov	w4, #0x0                   	// #0
  42d554:	mov	x3, #0x0                   	// #0
  42d558:	mov	w19, #0x0                   	// #0
  42d55c:	bl	41d170 <PEM_write_bio_DSAPrivateKey@plt>
  42d560:	cbnz	w0, 42d3b8 <ASN1_generate_nconf@plt+0xea48>
  42d564:	b	42d3ac <ASN1_generate_nconf@plt+0xea3c>
  42d568:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d56c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42d570:	mov	x24, #0x0                   	// #0
  42d574:	add	x1, x1, #0x40
  42d578:	ldr	x0, [x23, #56]
  42d57c:	mov	x22, #0x0                   	// #0
  42d580:	mov	x20, #0x0                   	// #0
  42d584:	bl	419740 <BIO_printf@plt>
  42d588:	b	42d3ac <ASN1_generate_nconf@plt+0xea3c>
  42d58c:	mov	x24, #0x0                   	// #0
  42d590:	mov	x22, #0x0                   	// #0
  42d594:	b	42d3b8 <ASN1_generate_nconf@plt+0xea48>
  42d598:	ldr	x0, [sp, #88]
  42d59c:	ldr	x22, [x23, #56]
  42d5a0:	bl	41acb0 <BN_num_bits@plt>
  42d5a4:	mov	w3, w0
  42d5a8:	mov	w2, w19
  42d5ac:	mov	x0, x22
  42d5b0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  42d5b4:	add	x1, x1, #0xc68
  42d5b8:	bl	419740 <BIO_printf@plt>
  42d5bc:	b	42d510 <ASN1_generate_nconf@plt+0xeba0>
  42d5c0:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d5c4:	mov	x22, x20
  42d5c8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d5cc:	mov	x20, #0x0                   	// #0
  42d5d0:	ldr	x0, [x23, #56]
  42d5d4:	add	x1, x1, #0xf0
  42d5d8:	bl	419740 <BIO_printf@plt>
  42d5dc:	b	42d3ac <ASN1_generate_nconf@plt+0xea3c>
  42d5e0:	stp	x29, x30, [sp, #-64]!
  42d5e4:	mov	x29, sp
  42d5e8:	stp	x19, x20, [sp, #16]
  42d5ec:	mov	x20, x0
  42d5f0:	str	x21, [sp, #32]
  42d5f4:	mov	w21, #0x2a                  	// #42
  42d5f8:	strb	w21, [sp, #63]
  42d5fc:	bl	41a9d0 <EVP_PKEY_CTX_get_app_data@plt>
  42d600:	mov	w1, #0x0                   	// #0
  42d604:	mov	x19, x0
  42d608:	mov	x0, x20
  42d60c:	bl	41c850 <EVP_PKEY_CTX_get_keygen_info@plt>
  42d610:	cbnz	w0, 42d654 <ASN1_generate_nconf@plt+0xece4>
  42d614:	mov	w0, #0x2e                  	// #46
  42d618:	strb	w0, [sp, #63]
  42d61c:	add	x1, sp, #0x3f
  42d620:	mov	x0, x19
  42d624:	mov	w2, #0x1                   	// #1
  42d628:	bl	41cb90 <BIO_write@plt>
  42d62c:	mov	x0, x19
  42d630:	mov	x3, #0x0                   	// #0
  42d634:	mov	x2, #0x0                   	// #0
  42d638:	mov	w1, #0xb                   	// #11
  42d63c:	bl	41de90 <BIO_ctrl@plt>
  42d640:	mov	w0, #0x1                   	// #1
  42d644:	ldp	x19, x20, [sp, #16]
  42d648:	ldr	x21, [sp, #32]
  42d64c:	ldp	x29, x30, [sp], #64
  42d650:	ret
  42d654:	cmp	w0, #0x1
  42d658:	b.ne	42d668 <ASN1_generate_nconf@plt+0xecf8>  // b.any
  42d65c:	mov	w0, #0x2b                  	// #43
  42d660:	strb	w0, [sp, #63]
  42d664:	b	42d61c <ASN1_generate_nconf@plt+0xecac>
  42d668:	cmp	w0, #0x2
  42d66c:	b.ne	42d678 <ASN1_generate_nconf@plt+0xed08>  // b.any
  42d670:	strb	w21, [sp, #63]
  42d674:	b	42d61c <ASN1_generate_nconf@plt+0xecac>
  42d678:	cmp	w0, #0x3
  42d67c:	b.ne	42d61c <ASN1_generate_nconf@plt+0xecac>  // b.any
  42d680:	mov	w0, #0xa                   	// #10
  42d684:	strb	w0, [sp, #63]
  42d688:	b	42d61c <ASN1_generate_nconf@plt+0xecac>
  42d68c:	nop
  42d690:	stp	x29, x30, [sp, #-80]!
  42d694:	mov	x29, sp
  42d698:	stp	x19, x20, [sp, #16]
  42d69c:	mov	x19, x0
  42d6a0:	ldr	x0, [x0]
  42d6a4:	str	xzr, [sp, #72]
  42d6a8:	cbz	x0, 42d6d0 <ASN1_generate_nconf@plt+0xed60>
  42d6ac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d6b0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d6b4:	add	x1, x1, #0x2b0
  42d6b8:	ldr	x0, [x0, #56]
  42d6bc:	bl	41a980 <BIO_puts@plt>
  42d6c0:	mov	w0, #0x0                   	// #0
  42d6c4:	ldp	x19, x20, [sp, #16]
  42d6c8:	ldp	x29, x30, [sp], #80
  42d6cc:	ret
  42d6d0:	mov	x20, x2
  42d6d4:	add	x0, sp, #0x48
  42d6d8:	mov	w2, #0xffffffff            	// #-1
  42d6dc:	stp	x21, x22, [sp, #32]
  42d6e0:	mov	x22, x1
  42d6e4:	str	x23, [sp, #48]
  42d6e8:	mov	w23, w3
  42d6ec:	bl	41dfe0 <EVP_PKEY_asn1_find_str@plt>
  42d6f0:	cmp	x0, #0x0
  42d6f4:	mov	x21, x0
  42d6f8:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  42d6fc:	b.ne	42d7b8 <ASN1_generate_nconf@plt+0xee48>  // b.any
  42d700:	cbz	x21, 42d7d0 <ASN1_generate_nconf@plt+0xee60>
  42d704:	bl	41a2a0 <ERR_clear_error@plt>
  42d708:	mov	x5, x21
  42d70c:	mov	x4, #0x0                   	// #0
  42d710:	mov	x3, #0x0                   	// #0
  42d714:	mov	x2, #0x0                   	// #0
  42d718:	mov	x1, #0x0                   	// #0
  42d71c:	add	x0, sp, #0x44
  42d720:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  42d724:	ldr	x0, [sp, #72]
  42d728:	bl	41c8c0 <ENGINE_finish@plt>
  42d72c:	ldr	w0, [sp, #68]
  42d730:	mov	x1, x20
  42d734:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  42d738:	mov	x20, x0
  42d73c:	cbz	x0, 42d778 <ASN1_generate_nconf@plt+0xee08>
  42d740:	cbnz	w23, 42d76c <ASN1_generate_nconf@plt+0xedfc>
  42d744:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  42d748:	cmp	w0, #0x0
  42d74c:	b.le	42d778 <ASN1_generate_nconf@plt+0xee08>
  42d750:	ldp	x21, x22, [sp, #32]
  42d754:	mov	w0, #0x1                   	// #1
  42d758:	ldr	x23, [sp, #48]
  42d75c:	str	x20, [x19]
  42d760:	ldp	x19, x20, [sp, #16]
  42d764:	ldp	x29, x30, [sp], #80
  42d768:	ret
  42d76c:	bl	419da0 <EVP_PKEY_paramgen_init@plt>
  42d770:	cmp	w0, #0x0
  42d774:	b.gt	42d750 <ASN1_generate_nconf@plt+0xede0>
  42d778:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d77c:	mov	x2, x22
  42d780:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d784:	add	x1, x1, #0x2e0
  42d788:	ldr	x0, [x19, #56]
  42d78c:	bl	419740 <BIO_printf@plt>
  42d790:	ldr	x0, [x19, #56]
  42d794:	bl	41e7f0 <ERR_print_errors@plt>
  42d798:	mov	x0, x20
  42d79c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42d7a0:	mov	w0, #0x0                   	// #0
  42d7a4:	ldp	x19, x20, [sp, #16]
  42d7a8:	ldp	x21, x22, [sp, #32]
  42d7ac:	ldr	x23, [sp, #48]
  42d7b0:	ldp	x29, x30, [sp], #80
  42d7b4:	ret
  42d7b8:	mov	x1, x22
  42d7bc:	mov	x0, x20
  42d7c0:	mov	w2, #0xffffffff            	// #-1
  42d7c4:	bl	41bf70 <ENGINE_get_pkey_asn1_meth_str@plt>
  42d7c8:	mov	x21, x0
  42d7cc:	b	42d700 <ASN1_generate_nconf@plt+0xed90>
  42d7d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d7d4:	mov	x2, x22
  42d7d8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d7dc:	add	x1, x1, #0x2c8
  42d7e0:	ldr	x0, [x0, #56]
  42d7e4:	bl	419740 <BIO_printf@plt>
  42d7e8:	mov	w0, #0x0                   	// #0
  42d7ec:	ldp	x21, x22, [sp, #32]
  42d7f0:	ldr	x23, [sp, #48]
  42d7f4:	b	42d6c4 <ASN1_generate_nconf@plt+0xed54>
  42d7f8:	stp	x29, x30, [sp, #-176]!
  42d7fc:	mov	w3, #0x8005                	// #32773
  42d800:	mov	x29, sp
  42d804:	stp	x19, x20, [sp, #16]
  42d808:	adrp	x20, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42d80c:	add	x20, x20, #0x5c0
  42d810:	mov	x2, x20
  42d814:	stp	x21, x22, [sp, #32]
  42d818:	mov	w19, #0x0                   	// #0
  42d81c:	stp	x23, x24, [sp, #48]
  42d820:	mov	w21, #0x0                   	// #0
  42d824:	mov	x22, #0x0                   	// #0
  42d828:	stp	x25, x26, [sp, #64]
  42d82c:	mov	x25, #0x7                   	// #7
  42d830:	mov	x26, #0x0                   	// #0
  42d834:	stp	x27, x28, [sp, #80]
  42d838:	mov	x28, #0x3                   	// #3
  42d83c:	mov	x27, #0x0                   	// #0
  42d840:	str	w3, [sp, #140]
  42d844:	movk	x25, #0xf, lsl #16
  42d848:	stp	xzr, xzr, [sp, #144]
  42d84c:	movk	x28, #0x1, lsl #16
  42d850:	stp	xzr, xzr, [sp, #160]
  42d854:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42d858:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  42d85c:	mov	x23, x0
  42d860:	add	x0, x1, #0x170
  42d864:	str	x0, [sp, #104]
  42d868:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42d86c:	cbz	w0, 42d8b0 <ASN1_generate_nconf@plt+0xef40>
  42d870:	cmp	w0, #0x6
  42d874:	b.eq	42db4c <ASN1_generate_nconf@plt+0xf1dc>  // b.none
  42d878:	b.gt	42d970 <ASN1_generate_nconf@plt+0xf000>
  42d87c:	cmp	w0, #0x3
  42d880:	b.eq	42db34 <ASN1_generate_nconf@plt+0xf1c4>  // b.none
  42d884:	b.gt	42daf0 <ASN1_generate_nconf@plt+0xf180>
  42d888:	cmp	w0, #0x1
  42d88c:	b.eq	42db1c <ASN1_generate_nconf@plt+0xf1ac>  // b.none
  42d890:	cmp	w0, #0x2
  42d894:	b.ne	42da00 <ASN1_generate_nconf@plt+0xf090>  // b.any
  42d898:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42d89c:	mov	w1, #0x0                   	// #0
  42d8a0:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  42d8a4:	mov	x22, x0
  42d8a8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42d8ac:	cbnz	w0, 42d870 <ASN1_generate_nconf@plt+0xef00>
  42d8b0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42d8b4:	cbnz	w0, 42da08 <ASN1_generate_nconf@plt+0xf098>
  42d8b8:	ldr	x0, [sp, #152]
  42d8bc:	cbz	x0, 42da08 <ASN1_generate_nconf@plt+0xf098>
  42d8c0:	mov	x0, x26
  42d8c4:	add	x2, sp, #0xa0
  42d8c8:	mov	x3, #0x0                   	// #0
  42d8cc:	mov	x1, #0x0                   	// #0
  42d8d0:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42d8d4:	cbz	w0, 42dcf8 <ASN1_generate_nconf@plt+0xf388>
  42d8d8:	ldr	w1, [sp, #140]
  42d8dc:	mov	x0, x27
  42d8e0:	eor	w2, w21, #0x1
  42d8e4:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  42d8e8:	mov	x24, x0
  42d8ec:	cbz	x0, 42dd50 <ASN1_generate_nconf@plt+0xf3e0>
  42d8f0:	ldr	x0, [sp, #152]
  42d8f4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42d8f8:	adrp	x1, 42d000 <ASN1_generate_nconf@plt+0xe690>
  42d8fc:	add	x1, x1, #0x5e0
  42d900:	bl	41dc90 <EVP_PKEY_CTX_set_cb@plt>
  42d904:	ldr	x1, [x20, #56]
  42d908:	ldr	x0, [sp, #152]
  42d90c:	bl	41e1e0 <EVP_PKEY_CTX_set_app_data@plt>
  42d910:	add	x1, sp, #0x90
  42d914:	ldr	x0, [sp, #152]
  42d918:	cbz	w21, 42dd1c <ASN1_generate_nconf@plt+0xf3ac>
  42d91c:	bl	419780 <EVP_PKEY_paramgen@plt>
  42d920:	cmp	w0, #0x0
  42d924:	b.le	42dde0 <ASN1_generate_nconf@plt+0xf470>
  42d928:	ldr	x1, [sp, #144]
  42d92c:	mov	x0, x24
  42d930:	bl	41e090 <PEM_write_bio_Parameters@plt>
  42d934:	cmp	w0, #0x0
  42d938:	b.le	42dd78 <ASN1_generate_nconf@plt+0xf408>
  42d93c:	ldr	x0, [sp, #144]
  42d940:	cbz	w19, 42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42d944:	mov	x1, x0
  42d948:	mov	x3, #0x0                   	// #0
  42d94c:	mov	x0, x24
  42d950:	mov	w2, #0x0                   	// #0
  42d954:	cbz	w21, 42dd94 <ASN1_generate_nconf@plt+0xf424>
  42d958:	bl	41c120 <EVP_PKEY_print_params@plt>
  42d95c:	cmp	w0, #0x0
  42d960:	b.le	42de04 <ASN1_generate_nconf@plt+0xf494>
  42d964:	mov	w19, #0x0                   	// #0
  42d968:	ldr	x0, [sp, #144]
  42d96c:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42d970:	cmp	w0, #0x9
  42d974:	b.eq	42db0c <ASN1_generate_nconf@plt+0xf19c>  // b.none
  42d978:	b.le	42da84 <ASN1_generate_nconf@plt+0xf114>
  42d97c:	cmp	w0, #0xa
  42d980:	b.eq	42db04 <ASN1_generate_nconf@plt+0xf194>  // b.none
  42d984:	cmp	w0, #0xb
  42d988:	b.ne	42d868 <ASN1_generate_nconf@plt+0xeef8>  // b.any
  42d98c:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  42d990:	add	x1, sp, #0xa8
  42d994:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  42d998:	cmp	w0, #0x0
  42d99c:	csinc	w21, w21, wzr, ne  // ne = any
  42d9a0:	cbnz	w21, 42da08 <ASN1_generate_nconf@plt+0xf098>
  42d9a4:	ldr	x0, [sp, #168]
  42d9a8:	bl	419e40 <EVP_CIPHER_flags@plt>
  42d9ac:	and	x0, x0, x25
  42d9b0:	cmp	x0, #0x6
  42d9b4:	b.eq	42dcac <ASN1_generate_nconf@plt+0xf33c>  // b.none
  42d9b8:	ldr	x0, [sp, #168]
  42d9bc:	bl	419e40 <EVP_CIPHER_flags@plt>
  42d9c0:	and	x0, x0, x25
  42d9c4:	cmp	x0, #0x7
  42d9c8:	b.eq	42dcac <ASN1_generate_nconf@plt+0xf33c>  // b.none
  42d9cc:	ldr	x0, [sp, #168]
  42d9d0:	bl	419e40 <EVP_CIPHER_flags@plt>
  42d9d4:	and	x0, x0, x25
  42d9d8:	mov	w1, #0x10001               	// #65537
  42d9dc:	cmp	x0, x1
  42d9e0:	b.eq	42dcac <ASN1_generate_nconf@plt+0xf33c>  // b.none
  42d9e4:	ldr	x0, [sp, #168]
  42d9e8:	bl	419e40 <EVP_CIPHER_flags@plt>
  42d9ec:	and	x0, x0, x25
  42d9f0:	cmp	x0, x28
  42d9f4:	b.eq	42dcac <ASN1_generate_nconf@plt+0xf33c>  // b.none
  42d9f8:	mov	w21, #0x0                   	// #0
  42d9fc:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42da00:	cmn	w0, #0x1
  42da04:	b.ne	42d868 <ASN1_generate_nconf@plt+0xeef8>  // b.any
  42da08:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42da0c:	ldr	x0, [x20, #56]
  42da10:	mov	x2, x23
  42da14:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42da18:	add	x1, x1, #0xd68
  42da1c:	mov	w19, #0x1                   	// #1
  42da20:	mov	x24, #0x0                   	// #0
  42da24:	bl	419740 <BIO_printf@plt>
  42da28:	ldr	x0, [sp, #144]
  42da2c:	bl	41d9c0 <EVP_PKEY_free@plt>
  42da30:	ldr	x0, [sp, #152]
  42da34:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42da38:	mov	x0, x24
  42da3c:	bl	41ce30 <BIO_free_all@plt>
  42da40:	mov	x0, #0x0                   	// #0
  42da44:	bl	41df00 <BIO_free@plt>
  42da48:	mov	x0, x22
  42da4c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42da50:	ldr	x0, [sp, #160]
  42da54:	mov	w2, #0xcd                  	// #205
  42da58:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42da5c:	add	x1, x1, #0x460
  42da60:	bl	41b1e0 <CRYPTO_free@plt>
  42da64:	mov	w0, w19
  42da68:	ldp	x19, x20, [sp, #16]
  42da6c:	ldp	x21, x22, [sp, #32]
  42da70:	ldp	x23, x24, [sp, #48]
  42da74:	ldp	x25, x26, [sp, #64]
  42da78:	ldp	x27, x28, [sp, #80]
  42da7c:	ldp	x29, x30, [sp], #176
  42da80:	ret
  42da84:	cmp	w0, #0x7
  42da88:	b.eq	42db90 <ASN1_generate_nconf@plt+0xf220>  // b.none
  42da8c:	cmp	w0, #0x8
  42da90:	b.ne	42d868 <ASN1_generate_nconf@plt+0xeef8>  // b.any
  42da94:	ldr	x24, [sp, #152]
  42da98:	cbz	x24, 42dc6c <ASN1_generate_nconf@plt+0xf2fc>
  42da9c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42daa0:	mov	x1, x0
  42daa4:	mov	x0, x24
  42daa8:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  42daac:	cmp	w0, #0x0
  42dab0:	b.gt	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42dab4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dab8:	mov	w19, #0x1                   	// #1
  42dabc:	mov	x24, #0x0                   	// #0
  42dac0:	ldr	x21, [x20, #56]
  42dac4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42dac8:	mov	x2, x23
  42dacc:	mov	x3, x0
  42dad0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dad4:	mov	x0, x21
  42dad8:	add	x1, x1, #0x3a8
  42dadc:	bl	419740 <BIO_printf@plt>
  42dae0:	ldr	x0, [x20, #56]
  42dae4:	bl	41e7f0 <ERR_print_errors@plt>
  42dae8:	ldr	x0, [sp, #144]
  42daec:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42daf0:	cmp	w0, #0x4
  42daf4:	b.eq	42db84 <ASN1_generate_nconf@plt+0xf214>  // b.none
  42daf8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42dafc:	mov	x26, x0
  42db00:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42db04:	mov	w19, #0x1                   	// #1
  42db08:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42db0c:	ldr	x0, [sp, #152]
  42db10:	cbnz	x0, 42da08 <ASN1_generate_nconf@plt+0xf098>
  42db14:	mov	w21, #0x1                   	// #1
  42db18:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42db1c:	mov	x0, x20
  42db20:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42db24:	mov	w19, #0x0                   	// #0
  42db28:	mov	x24, #0x0                   	// #0
  42db2c:	ldr	x0, [sp, #144]
  42db30:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42db34:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42db38:	add	x2, sp, #0x8c
  42db3c:	mov	x1, #0x2                   	// #2
  42db40:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  42db44:	cbnz	w0, 42d868 <ASN1_generate_nconf@plt+0xeef8>
  42db48:	b	42da08 <ASN1_generate_nconf@plt+0xf098>
  42db4c:	cbnz	w21, 42da08 <ASN1_generate_nconf@plt+0xf098>
  42db50:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42db54:	str	x0, [sp, #120]
  42db58:	ldr	x24, [sp, #152]
  42db5c:	cbz	x24, 42dbbc <ASN1_generate_nconf@plt+0xf24c>
  42db60:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42db64:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42db68:	add	x1, x1, #0x300
  42db6c:	mov	w19, #0x1                   	// #1
  42db70:	ldr	x0, [x0, #56]
  42db74:	mov	x24, #0x0                   	// #0
  42db78:	bl	41a980 <BIO_puts@plt>
  42db7c:	ldr	x0, [sp, #144]
  42db80:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42db84:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42db88:	mov	x27, x0
  42db8c:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42db90:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42db94:	mov	x1, x0
  42db98:	mov	w3, w21
  42db9c:	mov	x2, x22
  42dba0:	add	x0, sp, #0x98
  42dba4:	bl	42d690 <ASN1_generate_nconf@plt+0xed20>
  42dba8:	cbnz	w0, 42d868 <ASN1_generate_nconf@plt+0xeef8>
  42dbac:	mov	w19, #0x1                   	// #1
  42dbb0:	mov	x24, #0x0                   	// #0
  42dbb4:	ldr	x0, [sp, #144]
  42dbb8:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dbbc:	ldr	x1, [sp, #104]
  42dbc0:	bl	41b1c0 <BIO_new_file@plt>
  42dbc4:	cbz	x0, 42dc88 <ASN1_generate_nconf@plt+0xf318>
  42dbc8:	mov	x1, #0x0                   	// #0
  42dbcc:	str	x0, [sp, #112]
  42dbd0:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  42dbd4:	mov	x1, x0
  42dbd8:	ldr	x2, [sp, #112]
  42dbdc:	str	x1, [sp, #112]
  42dbe0:	mov	x0, x2
  42dbe4:	bl	41df00 <BIO_free@plt>
  42dbe8:	ldr	x0, [sp, #112]
  42dbec:	cbz	x0, 42dcd4 <ASN1_generate_nconf@plt+0xf364>
  42dbf0:	ldr	x0, [sp, #112]
  42dbf4:	mov	x1, x22
  42dbf8:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  42dbfc:	mov	x2, x0
  42dc00:	cbz	x0, 42dc2c <ASN1_generate_nconf@plt+0xf2bc>
  42dc04:	str	x0, [sp, #120]
  42dc08:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  42dc0c:	cmp	w0, #0x0
  42dc10:	ldr	x2, [sp, #120]
  42dc14:	b.le	42dc2c <ASN1_generate_nconf@plt+0xf2bc>
  42dc18:	ldr	x0, [sp, #112]
  42dc1c:	bl	41d9c0 <EVP_PKEY_free@plt>
  42dc20:	ldr	x2, [sp, #120]
  42dc24:	str	x2, [sp, #152]
  42dc28:	b	42d868 <ASN1_generate_nconf@plt+0xeef8>
  42dc2c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dc30:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dc34:	add	x1, x1, #0x368
  42dc38:	str	x2, [sp, #104]
  42dc3c:	ldr	x0, [x20, #56]
  42dc40:	mov	w19, #0x1                   	// #1
  42dc44:	bl	41a980 <BIO_puts@plt>
  42dc48:	ldr	x0, [x20, #56]
  42dc4c:	bl	41e7f0 <ERR_print_errors@plt>
  42dc50:	ldr	x2, [sp, #104]
  42dc54:	mov	x0, x2
  42dc58:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  42dc5c:	ldr	x0, [sp, #112]
  42dc60:	bl	41d9c0 <EVP_PKEY_free@plt>
  42dc64:	ldr	x0, [sp, #144]
  42dc68:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dc6c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dc70:	mov	x2, x23
  42dc74:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dc78:	add	x1, x1, #0x388
  42dc7c:	ldr	x0, [x20, #56]
  42dc80:	bl	419740 <BIO_printf@plt>
  42dc84:	b	42da0c <ASN1_generate_nconf@plt+0xf09c>
  42dc88:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dc8c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dc90:	ldr	x2, [sp, #120]
  42dc94:	add	x1, x1, #0x320
  42dc98:	ldr	x0, [x0, #56]
  42dc9c:	mov	w19, #0x1                   	// #1
  42dca0:	bl	419740 <BIO_printf@plt>
  42dca4:	ldr	x0, [sp, #144]
  42dca8:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dcac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dcb0:	mov	x2, x23
  42dcb4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dcb8:	add	x1, x1, #0x3d0
  42dcbc:	ldr	x0, [x0, #56]
  42dcc0:	mov	w19, #0x1                   	// #1
  42dcc4:	mov	x24, #0x0                   	// #0
  42dcc8:	bl	419740 <BIO_printf@plt>
  42dccc:	ldr	x0, [sp, #144]
  42dcd0:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dcd4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dcd8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dcdc:	ldr	x2, [sp, #120]
  42dce0:	add	x1, x1, #0x340
  42dce4:	ldr	x0, [x0, #56]
  42dce8:	mov	w19, #0x1                   	// #1
  42dcec:	bl	419740 <BIO_printf@plt>
  42dcf0:	ldr	x0, [sp, #144]
  42dcf4:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dcf8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42dcfc:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42dd00:	add	x1, x1, #0x40
  42dd04:	mov	w19, #0x1                   	// #1
  42dd08:	ldr	x0, [x0, #56]
  42dd0c:	mov	x24, #0x0                   	// #0
  42dd10:	bl	41a980 <BIO_puts@plt>
  42dd14:	ldr	x0, [sp, #144]
  42dd18:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dd1c:	bl	41c900 <EVP_PKEY_keygen@plt>
  42dd20:	cmp	w0, #0x0
  42dd24:	b.le	42ddbc <ASN1_generate_nconf@plt+0xf44c>
  42dd28:	ldr	w0, [sp, #140]
  42dd2c:	mov	w1, #0x8005                	// #32773
  42dd30:	cmp	w0, w1
  42dd34:	b.eq	42dd9c <ASN1_generate_nconf@plt+0xf42c>  // b.none
  42dd38:	cmp	w0, #0x4
  42dd3c:	b.ne	42dd5c <ASN1_generate_nconf@plt+0xf3ec>  // b.any
  42dd40:	ldr	x1, [sp, #144]
  42dd44:	mov	x0, x24
  42dd48:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  42dd4c:	b	42d934 <ASN1_generate_nconf@plt+0xefc4>
  42dd50:	mov	w19, #0x1                   	// #1
  42dd54:	ldr	x0, [sp, #144]
  42dd58:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dd5c:	ldr	x0, [x20, #56]
  42dd60:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dd64:	add	x1, x1, #0x410
  42dd68:	mov	w19, #0x1                   	// #1
  42dd6c:	bl	419740 <BIO_printf@plt>
  42dd70:	ldr	x0, [sp, #144]
  42dd74:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dd78:	ldr	x0, [x20, #56]
  42dd7c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dd80:	add	x1, x1, #0x430
  42dd84:	bl	41a980 <BIO_puts@plt>
  42dd88:	ldr	x0, [x20, #56]
  42dd8c:	bl	41e7f0 <ERR_print_errors@plt>
  42dd90:	b	42d93c <ASN1_generate_nconf@plt+0xefcc>
  42dd94:	bl	41acd0 <EVP_PKEY_print_private@plt>
  42dd98:	b	42d95c <ASN1_generate_nconf@plt+0xefec>
  42dd9c:	ldp	x6, x2, [sp, #160]
  42dda0:	mov	x0, x24
  42dda4:	ldr	x1, [sp, #144]
  42dda8:	mov	x5, #0x0                   	// #0
  42ddac:	mov	w4, #0x0                   	// #0
  42ddb0:	mov	x3, #0x0                   	// #0
  42ddb4:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  42ddb8:	b	42d934 <ASN1_generate_nconf@plt+0xefc4>
  42ddbc:	ldr	x0, [x20, #56]
  42ddc0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  42ddc4:	add	x1, x1, #0x928
  42ddc8:	mov	w19, #0x1                   	// #1
  42ddcc:	bl	41a980 <BIO_puts@plt>
  42ddd0:	ldr	x0, [x20, #56]
  42ddd4:	bl	41e7f0 <ERR_print_errors@plt>
  42ddd8:	ldr	x0, [sp, #144]
  42dddc:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42dde0:	ldr	x0, [x20, #56]
  42dde4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42dde8:	add	x1, x1, #0x3f0
  42ddec:	mov	w19, w21
  42ddf0:	bl	41a980 <BIO_puts@plt>
  42ddf4:	ldr	x0, [x20, #56]
  42ddf8:	bl	41e7f0 <ERR_print_errors@plt>
  42ddfc:	ldr	x0, [sp, #144]
  42de00:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42de04:	ldr	x0, [x20, #56]
  42de08:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42de0c:	add	x1, x1, #0x448
  42de10:	mov	w19, #0x0                   	// #0
  42de14:	bl	41a980 <BIO_puts@plt>
  42de18:	ldr	x0, [x20, #56]
  42de1c:	bl	41e7f0 <ERR_print_errors@plt>
  42de20:	ldr	x0, [sp, #144]
  42de24:	b	42da2c <ASN1_generate_nconf@plt+0xf0bc>
  42de28:	stp	x29, x30, [sp, #-48]!
  42de2c:	mov	w1, #0x2a                  	// #42
  42de30:	mov	x29, sp
  42de34:	str	x19, [sp, #16]
  42de38:	mov	x19, x2
  42de3c:	strb	w1, [sp, #47]
  42de40:	cbnz	w0, 42de88 <ASN1_generate_nconf@plt+0xf518>
  42de44:	mov	w0, #0x2e                  	// #46
  42de48:	strb	w0, [sp, #47]
  42de4c:	mov	x0, x19
  42de50:	bl	419e80 <BN_GENCB_get_arg@plt>
  42de54:	add	x1, sp, #0x2f
  42de58:	mov	w2, #0x1                   	// #1
  42de5c:	bl	41cb90 <BIO_write@plt>
  42de60:	mov	x0, x19
  42de64:	bl	419e80 <BN_GENCB_get_arg@plt>
  42de68:	mov	x3, #0x0                   	// #0
  42de6c:	mov	x2, #0x0                   	// #0
  42de70:	mov	w1, #0xb                   	// #11
  42de74:	bl	41de90 <BIO_ctrl@plt>
  42de78:	mov	w0, #0x1                   	// #1
  42de7c:	ldr	x19, [sp, #16]
  42de80:	ldp	x29, x30, [sp], #48
  42de84:	ret
  42de88:	cmp	w0, #0x1
  42de8c:	b.ne	42de9c <ASN1_generate_nconf@plt+0xf52c>  // b.any
  42de90:	mov	w0, #0x2b                  	// #43
  42de94:	strb	w0, [sp, #47]
  42de98:	b	42de4c <ASN1_generate_nconf@plt+0xf4dc>
  42de9c:	cmp	w0, #0x2
  42dea0:	b.eq	42de4c <ASN1_generate_nconf@plt+0xf4dc>  // b.none
  42dea4:	cmp	w0, #0x3
  42dea8:	b.ne	42de4c <ASN1_generate_nconf@plt+0xf4dc>  // b.any
  42deac:	mov	w0, #0xa                   	// #10
  42deb0:	strb	w0, [sp, #47]
  42deb4:	b	42de4c <ASN1_generate_nconf@plt+0xf4dc>
  42deb8:	stp	x29, x30, [sp, #-144]!
  42debc:	mov	x29, sp
  42dec0:	stp	x19, x20, [sp, #16]
  42dec4:	stp	x21, x22, [sp, #32]
  42dec8:	stp	x23, x24, [sp, #48]
  42decc:	stp	x25, x26, [sp, #64]
  42ded0:	mov	w25, w0
  42ded4:	stp	x27, x28, [sp, #80]
  42ded8:	mov	x28, x1
  42dedc:	bl	419620 <BN_GENCB_new@plt>
  42dee0:	mov	x19, x0
  42dee4:	bl	41c240 <BN_new@plt>
  42dee8:	mov	w1, #0x800                 	// #2048
  42deec:	mov	x20, x0
  42def0:	mov	w0, #0x2                   	// #2
  42def4:	stp	w1, w0, [sp, #96]
  42def8:	stp	xzr, xzr, [sp, #112]
  42defc:	cmp	x20, #0x0
  42df00:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  42df04:	b.ne	42df80 <ASN1_generate_nconf@plt+0xf610>  // b.any
  42df08:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42df0c:	add	x22, x22, #0x7d8
  42df10:	mov	x25, #0x0                   	// #0
  42df14:	mov	x26, #0x0                   	// #0
  42df18:	mov	x21, #0x0                   	// #0
  42df1c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42df20:	mov	x0, x20
  42df24:	bl	41e870 <BN_free@plt>
  42df28:	mov	x0, x19
  42df2c:	bl	41e840 <BN_GENCB_free@plt>
  42df30:	mov	x0, x25
  42df34:	bl	41dd00 <RSA_free@plt>
  42df38:	mov	x0, x26
  42df3c:	bl	41ce30 <BIO_free_all@plt>
  42df40:	mov	x0, x21
  42df44:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42df48:	ldr	x0, [sp, #120]
  42df4c:	mov	x1, x22
  42df50:	mov	w2, #0xb3                  	// #179
  42df54:	bl	41b1e0 <CRYPTO_free@plt>
  42df58:	ldr	x0, [x23, #56]
  42df5c:	bl	41e7f0 <ERR_print_errors@plt>
  42df60:	mov	w0, #0x1                   	// #1
  42df64:	ldp	x19, x20, [sp, #16]
  42df68:	ldp	x21, x22, [sp, #32]
  42df6c:	ldp	x23, x24, [sp, #48]
  42df70:	ldp	x25, x26, [sp, #64]
  42df74:	ldp	x27, x28, [sp, #80]
  42df78:	ldp	x29, x30, [sp], #144
  42df7c:	ret
  42df80:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42df84:	mov	x0, x19
  42df88:	adrp	x1, 42d000 <ASN1_generate_nconf@plt+0xe690>
  42df8c:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42df90:	ldr	x2, [x23, #56]
  42df94:	add	x1, x1, #0xe28
  42df98:	add	x22, x22, #0x888
  42df9c:	mov	x26, #0x0                   	// #0
  42dfa0:	mov	x27, #0x0                   	// #0
  42dfa4:	mov	w24, #0x10001               	// #65537
  42dfa8:	bl	41be50 <BN_GENCB_set@plt>
  42dfac:	mov	x21, #0x0                   	// #0
  42dfb0:	mov	w0, w25
  42dfb4:	mov	x1, x28
  42dfb8:	mov	x2, x22
  42dfbc:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42dfc0:	mov	x25, x0
  42dfc4:	nop
  42dfc8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42dfcc:	mov	w1, w0
  42dfd0:	cbz	w0, 42e010 <ASN1_generate_nconf@plt+0xf6a0>
  42dfd4:	cmp	w1, #0x5
  42dfd8:	b.eq	42e274 <ASN1_generate_nconf@plt+0xf904>  // b.none
  42dfdc:	b.gt	42e13c <ASN1_generate_nconf@plt+0xf7cc>
  42dfe0:	cmp	w1, #0x2
  42dfe4:	b.eq	42e21c <ASN1_generate_nconf@plt+0xf8ac>  // b.none
  42dfe8:	b.le	42e170 <ASN1_generate_nconf@plt+0xf800>
  42dfec:	cmp	w1, #0x3
  42dff0:	b.eq	42e214 <ASN1_generate_nconf@plt+0xf8a4>  // b.none
  42dff4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42dff8:	mov	w1, #0x0                   	// #0
  42dffc:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  42e000:	mov	x21, x0
  42e004:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42e008:	mov	w1, w0
  42e00c:	cbnz	w0, 42dfd4 <ASN1_generate_nconf@plt+0xf664>
  42e010:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42e014:	mov	w22, w0
  42e018:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  42e01c:	cmp	w22, #0x1
  42e020:	b.eq	42e2bc <ASN1_generate_nconf@plt+0xf94c>  // b.none
  42e024:	cmp	w22, #0x0
  42e028:	b.gt	42e224 <ASN1_generate_nconf@plt+0xf8b4>
  42e02c:	mov	x1, x26
  42e030:	add	x3, sp, #0x78
  42e034:	mov	x2, #0x0                   	// #0
  42e038:	mov	x0, #0x0                   	// #0
  42e03c:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  42e040:	cbz	w0, 42e298 <ASN1_generate_nconf@plt+0xf928>
  42e044:	mov	x0, x27
  42e048:	mov	w2, #0x1                   	// #1
  42e04c:	mov	w1, #0x8005                	// #32773
  42e050:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  42e054:	mov	x26, x0
  42e058:	cbz	x0, 42e2f8 <ASN1_generate_nconf@plt+0xf988>
  42e05c:	ldr	x0, [x23, #56]
  42e060:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e064:	ldp	w2, w3, [sp, #96]
  42e068:	add	x1, x1, #0x788
  42e06c:	bl	419740 <BIO_printf@plt>
  42e070:	cbz	x21, 42e308 <ASN1_generate_nconf@plt+0xf998>
  42e074:	mov	x0, x21
  42e078:	bl	41e750 <RSA_new_method@plt>
  42e07c:	mov	x25, x0
  42e080:	cbz	x25, 42e28c <ASN1_generate_nconf@plt+0xf91c>
  42e084:	mov	x1, x24
  42e088:	mov	x0, x20
  42e08c:	bl	41a7a0 <BN_set_word@plt>
  42e090:	cbz	w0, 42e28c <ASN1_generate_nconf@plt+0xf91c>
  42e094:	ldp	w1, w2, [sp, #96]
  42e098:	mov	x4, x19
  42e09c:	mov	x3, x20
  42e0a0:	mov	x0, x25
  42e0a4:	bl	41d0f0 <RSA_generate_multi_prime_key@plt>
  42e0a8:	cbz	w0, 42e28c <ASN1_generate_nconf@plt+0xf91c>
  42e0ac:	add	x2, sp, #0x68
  42e0b0:	mov	x3, #0x0                   	// #0
  42e0b4:	mov	x1, #0x0                   	// #0
  42e0b8:	mov	x0, x25
  42e0bc:	bl	41e680 <RSA_get0_key@plt>
  42e0c0:	ldr	x0, [sp, #104]
  42e0c4:	bl	41c950 <BN_bn2hex@plt>
  42e0c8:	mov	x28, x0
  42e0cc:	ldr	x0, [sp, #104]
  42e0d0:	bl	41a9e0 <BN_bn2dec@plt>
  42e0d4:	mov	x24, x0
  42e0d8:	cmp	x28, #0x0
  42e0dc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42e0e0:	b.ne	42e314 <ASN1_generate_nconf@plt+0xf9a4>  // b.any
  42e0e4:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e0e8:	add	x22, x22, #0x7d8
  42e0ec:	mov	x0, x28
  42e0f0:	mov	x1, x22
  42e0f4:	mov	w2, #0xa2                  	// #162
  42e0f8:	bl	41b1e0 <CRYPTO_free@plt>
  42e0fc:	mov	x0, x24
  42e100:	mov	x1, x22
  42e104:	mov	w2, #0xa3                  	// #163
  42e108:	bl	41b1e0 <CRYPTO_free@plt>
  42e10c:	ldp	x2, x7, [sp, #112]
  42e110:	adrp	x5, 457000 <ASN1_generate_nconf@plt+0x38690>
  42e114:	add	x6, sp, #0x80
  42e118:	add	x5, x5, #0xeb8
  42e11c:	mov	x1, x25
  42e120:	mov	x0, x26
  42e124:	mov	w4, #0x0                   	// #0
  42e128:	mov	x3, #0x0                   	// #0
  42e12c:	stp	x7, x27, [sp, #128]
  42e130:	bl	41cfd0 <PEM_write_bio_RSAPrivateKey@plt>
  42e134:	cbnz	w0, 42e198 <ASN1_generate_nconf@plt+0xf828>
  42e138:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e13c:	cmp	w1, #0x8
  42e140:	b.eq	42e260 <ASN1_generate_nconf@plt+0xf8f0>  // b.none
  42e144:	b.le	42e1f0 <ASN1_generate_nconf@plt+0xf880>
  42e148:	sub	w1, w1, #0x5dd
  42e14c:	cmp	w1, #0x1
  42e150:	b.hi	42dfc8 <ASN1_generate_nconf@plt+0xf658>  // b.pmore
  42e154:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  42e158:	cbnz	w0, 42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e15c:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e160:	mov	x25, #0x0                   	// #0
  42e164:	add	x22, x22, #0x7d8
  42e168:	mov	x26, #0x0                   	// #0
  42e16c:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e170:	cmn	w1, #0x1
  42e174:	b.eq	42e238 <ASN1_generate_nconf@plt+0xf8c8>  // b.none
  42e178:	cmp	w1, #0x1
  42e17c:	b.ne	42dfc8 <ASN1_generate_nconf@plt+0xf658>  // b.any
  42e180:	mov	x0, x22
  42e184:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e188:	add	x22, x22, #0x7d8
  42e18c:	mov	x25, #0x0                   	// #0
  42e190:	mov	x26, #0x0                   	// #0
  42e194:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42e198:	mov	x0, x20
  42e19c:	bl	41e870 <BN_free@plt>
  42e1a0:	mov	x0, x19
  42e1a4:	bl	41e840 <BN_GENCB_free@plt>
  42e1a8:	mov	x0, x25
  42e1ac:	bl	41dd00 <RSA_free@plt>
  42e1b0:	mov	x0, x26
  42e1b4:	bl	41ce30 <BIO_free_all@plt>
  42e1b8:	mov	x0, x21
  42e1bc:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  42e1c0:	ldr	x0, [sp, #120]
  42e1c4:	mov	x1, x22
  42e1c8:	mov	w2, #0xb3                  	// #179
  42e1cc:	bl	41b1e0 <CRYPTO_free@plt>
  42e1d0:	mov	w0, #0x0                   	// #0
  42e1d4:	ldp	x19, x20, [sp, #16]
  42e1d8:	ldp	x21, x22, [sp, #32]
  42e1dc:	ldp	x23, x24, [sp, #48]
  42e1e0:	ldp	x25, x26, [sp, #64]
  42e1e4:	ldp	x27, x28, [sp, #80]
  42e1e8:	ldp	x29, x30, [sp], #144
  42e1ec:	ret
  42e1f0:	cmp	w1, #0x6
  42e1f4:	b.eq	42e280 <ASN1_generate_nconf@plt+0xf910>  // b.none
  42e1f8:	cmp	w1, #0x7
  42e1fc:	b.ne	42dfc8 <ASN1_generate_nconf@plt+0xf658>  // b.any
  42e200:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  42e204:	add	x1, sp, #0x70
  42e208:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  42e20c:	cbnz	w0, 42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e210:	b	42e15c <ASN1_generate_nconf@plt+0xf7ec>
  42e214:	mov	w24, #0x10001               	// #65537
  42e218:	b	42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e21c:	mov	x24, #0x3                   	// #3
  42e220:	b	42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e224:	ldr	x0, [x23, #56]
  42e228:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  42e22c:	add	x1, x1, #0x150
  42e230:	bl	419740 <BIO_printf@plt>
  42e234:	nop
  42e238:	ldr	x0, [x23, #56]
  42e23c:	mov	x2, x25
  42e240:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42e244:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e248:	add	x1, x1, #0xd68
  42e24c:	add	x22, x22, #0x7d8
  42e250:	mov	x25, #0x0                   	// #0
  42e254:	mov	x26, #0x0                   	// #0
  42e258:	bl	419740 <BIO_printf@plt>
  42e25c:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e260:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42e264:	add	x1, sp, #0x64
  42e268:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  42e26c:	cbnz	w0, 42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e270:	b	42e15c <ASN1_generate_nconf@plt+0xf7ec>
  42e274:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42e278:	mov	x27, x0
  42e27c:	b	42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e280:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42e284:	mov	x26, x0
  42e288:	b	42dfc8 <ASN1_generate_nconf@plt+0xf658>
  42e28c:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e290:	add	x22, x22, #0x7d8
  42e294:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e298:	ldr	x0, [x23, #56]
  42e29c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  42e2a0:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e2a4:	add	x1, x1, #0x40
  42e2a8:	add	x22, x22, #0x7d8
  42e2ac:	mov	x25, #0x0                   	// #0
  42e2b0:	mov	x26, #0x0                   	// #0
  42e2b4:	bl	419740 <BIO_printf@plt>
  42e2b8:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e2bc:	ldr	x0, [x0]
  42e2c0:	add	x1, sp, #0x60
  42e2c4:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  42e2c8:	cbz	w0, 42e15c <ASN1_generate_nconf@plt+0xf7ec>
  42e2cc:	ldr	w3, [sp, #96]
  42e2d0:	cmp	w3, #0x0
  42e2d4:	b.le	42e15c <ASN1_generate_nconf@plt+0xf7ec>
  42e2d8:	cmp	w3, #0x4, lsl #12
  42e2dc:	b.le	42e02c <ASN1_generate_nconf@plt+0xf6bc>
  42e2e0:	ldr	x0, [x23, #56]
  42e2e4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e2e8:	mov	w2, #0x4000                	// #16384
  42e2ec:	add	x1, x1, #0x6f8
  42e2f0:	bl	419740 <BIO_printf@plt>
  42e2f4:	b	42e02c <ASN1_generate_nconf@plt+0xf6bc>
  42e2f8:	adrp	x22, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e2fc:	mov	x25, #0x0                   	// #0
  42e300:	add	x22, x22, #0x7d8
  42e304:	b	42df20 <ASN1_generate_nconf@plt+0xf5b0>
  42e308:	bl	41b720 <RSA_new@plt>
  42e30c:	mov	x25, x0
  42e310:	b	42e080 <ASN1_generate_nconf@plt+0xf710>
  42e314:	ldr	x0, [x23, #56]
  42e318:	mov	x3, x28
  42e31c:	mov	x2, x24
  42e320:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e324:	add	x1, x1, #0x7c8
  42e328:	bl	419740 <BIO_printf@plt>
  42e32c:	b	42e0e4 <ASN1_generate_nconf@plt+0xf774>
  42e330:	stp	x29, x30, [sp, #-80]!
  42e334:	mov	x29, sp
  42e338:	stp	x19, x20, [sp, #16]
  42e33c:	adrp	x19, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e340:	add	x19, x19, #0xa18
  42e344:	mov	x2, x19
  42e348:	stp	x21, x22, [sp, #32]
  42e34c:	mov	x22, #0x0                   	// #0
  42e350:	stp	x23, x24, [sp, #48]
  42e354:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42e358:	mov	x20, x0
  42e35c:	mov	x23, #0x0                   	// #0
  42e360:	mov	w21, #0x0                   	// #0
  42e364:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42e368:	cbz	w0, 42e3f0 <ASN1_generate_nconf@plt+0xfa80>
  42e36c:	cmp	w0, #0x2
  42e370:	b.eq	42e4d0 <ASN1_generate_nconf@plt+0xfb60>  // b.none
  42e374:	b.gt	42e3d0 <ASN1_generate_nconf@plt+0xfa60>
  42e378:	cmn	w0, #0x1
  42e37c:	b.eq	42e4a4 <ASN1_generate_nconf@plt+0xfb34>  // b.none
  42e380:	cmp	w0, #0x1
  42e384:	b.ne	42e364 <ASN1_generate_nconf@plt+0xf9f4>  // b.any
  42e388:	mov	x0, x19
  42e38c:	mov	w21, #0x0                   	// #0
  42e390:	mov	x19, #0x0                   	// #0
  42e394:	mov	x23, #0x0                   	// #0
  42e398:	mov	x24, #0x0                   	// #0
  42e39c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42e3a0:	mov	x0, x24
  42e3a4:	bl	41df00 <BIO_free@plt>
  42e3a8:	mov	x0, x23
  42e3ac:	bl	41ce30 <BIO_free_all@plt>
  42e3b0:	mov	x0, x19
  42e3b4:	bl	41e8d0 <NETSCAPE_CERT_SEQUENCE_free@plt>
  42e3b8:	mov	w0, w21
  42e3bc:	ldp	x19, x20, [sp, #16]
  42e3c0:	ldp	x21, x22, [sp, #32]
  42e3c4:	ldp	x23, x24, [sp, #48]
  42e3c8:	ldp	x29, x30, [sp], #80
  42e3cc:	ret
  42e3d0:	cmp	w0, #0x3
  42e3d4:	b.eq	42e4d8 <ASN1_generate_nconf@plt+0xfb68>  // b.none
  42e3d8:	cmp	w0, #0x4
  42e3dc:	b.ne	42e364 <ASN1_generate_nconf@plt+0xf9f4>  // b.any
  42e3e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42e3e4:	mov	x23, x0
  42e3e8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42e3ec:	cbnz	w0, 42e36c <ASN1_generate_nconf@plt+0xf9fc>
  42e3f0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42e3f4:	cbnz	w0, 42e4a4 <ASN1_generate_nconf@plt+0xfb34>
  42e3f8:	mov	x0, x22
  42e3fc:	mov	w2, #0x8005                	// #32773
  42e400:	mov	w1, #0x72                  	// #114
  42e404:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42e408:	mov	x24, x0
  42e40c:	cbz	x0, 42e4e4 <ASN1_generate_nconf@plt+0xfb74>
  42e410:	mov	x0, x23
  42e414:	mov	w2, #0x8005                	// #32773
  42e418:	mov	w1, #0x77                  	// #119
  42e41c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42e420:	mov	x23, x0
  42e424:	cbz	x0, 42e560 <ASN1_generate_nconf@plt+0xfbf0>
  42e428:	cbz	w21, 42e4f4 <ASN1_generate_nconf@plt+0xfb84>
  42e42c:	bl	41a2c0 <NETSCAPE_CERT_SEQUENCE_new@plt>
  42e430:	mov	x19, x0
  42e434:	cbz	x0, 42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e438:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42e43c:	str	x0, [x19, #8]
  42e440:	cbnz	x0, 42e44c <ASN1_generate_nconf@plt+0xfadc>
  42e444:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e448:	bl	41cf70 <OPENSSL_sk_push@plt>
  42e44c:	mov	x1, #0x0                   	// #0
  42e450:	mov	x0, x24
  42e454:	mov	x3, #0x0                   	// #0
  42e458:	mov	x2, #0x0                   	// #0
  42e45c:	bl	41dab0 <PEM_read_bio_X509@plt>
  42e460:	mov	x1, x0
  42e464:	ldr	x0, [x19, #8]
  42e468:	cbnz	x1, 42e448 <ASN1_generate_nconf@plt+0xfad8>
  42e46c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42e470:	cbnz	w0, 42e56c <ASN1_generate_nconf@plt+0xfbfc>
  42e474:	str	x25, [sp, #64]
  42e478:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e47c:	mov	x3, x22
  42e480:	mov	x2, x20
  42e484:	ldr	x0, [x25, #56]
  42e488:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e48c:	add	x1, x1, #0x9a8
  42e490:	bl	419740 <BIO_printf@plt>
  42e494:	ldr	x0, [x25, #56]
  42e498:	bl	41e7f0 <ERR_print_errors@plt>
  42e49c:	ldr	x25, [sp, #64]
  42e4a0:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e4a4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e4a8:	mov	x2, x20
  42e4ac:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42e4b0:	mov	w21, #0x1                   	// #1
  42e4b4:	ldr	x0, [x0, #56]
  42e4b8:	add	x1, x1, #0xd68
  42e4bc:	mov	x19, #0x0                   	// #0
  42e4c0:	mov	x23, #0x0                   	// #0
  42e4c4:	mov	x24, #0x0                   	// #0
  42e4c8:	bl	419740 <BIO_printf@plt>
  42e4cc:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e4d0:	mov	w21, #0x1                   	// #1
  42e4d4:	b	42e364 <ASN1_generate_nconf@plt+0xf9f4>
  42e4d8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42e4dc:	mov	x22, x0
  42e4e0:	b	42e364 <ASN1_generate_nconf@plt+0xf9f4>
  42e4e4:	mov	x19, #0x0                   	// #0
  42e4e8:	mov	x23, #0x0                   	// #0
  42e4ec:	mov	w21, #0x1                   	// #1
  42e4f0:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e4f4:	mov	x0, x24
  42e4f8:	mov	x3, #0x0                   	// #0
  42e4fc:	mov	x2, #0x0                   	// #0
  42e500:	mov	x1, #0x0                   	// #0
  42e504:	str	x25, [sp, #64]
  42e508:	bl	419a30 <PEM_read_bio_NETSCAPE_CERT_SEQUENCE@plt>
  42e50c:	mov	w25, #0x0                   	// #0
  42e510:	mov	x19, x0
  42e514:	cbnz	x0, 42e540 <ASN1_generate_nconf@plt+0xfbd0>
  42e518:	b	42e580 <ASN1_generate_nconf@plt+0xfc10>
  42e51c:	ldr	x0, [x19, #8]
  42e520:	bl	419630 <OPENSSL_sk_value@plt>
  42e524:	mov	x20, x0
  42e528:	mov	x1, x20
  42e52c:	mov	x0, x23
  42e530:	bl	458488 <ASN1_generate_nconf@plt+0x39b18>
  42e534:	mov	x1, x20
  42e538:	mov	x0, x23
  42e53c:	bl	41ab80 <PEM_write_bio_X509@plt>
  42e540:	ldr	x0, [x19, #8]
  42e544:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42e548:	cmp	w25, w0
  42e54c:	mov	w1, w25
  42e550:	add	w25, w25, #0x1
  42e554:	b.lt	42e51c <ASN1_generate_nconf@plt+0xfbac>  // b.tstop
  42e558:	ldr	x25, [sp, #64]
  42e55c:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e560:	mov	x19, #0x0                   	// #0
  42e564:	mov	w21, #0x1                   	// #1
  42e568:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e56c:	mov	x1, x19
  42e570:	mov	x0, x23
  42e574:	mov	w21, #0x0                   	// #0
  42e578:	bl	41b4e0 <PEM_write_bio_NETSCAPE_CERT_SEQUENCE@plt>
  42e57c:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e580:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e584:	mov	x3, x22
  42e588:	mov	x2, x20
  42e58c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e590:	ldr	x0, [x25, #56]
  42e594:	add	x1, x1, #0x9d0
  42e598:	mov	w21, #0x1                   	// #1
  42e59c:	bl	419740 <BIO_printf@plt>
  42e5a0:	ldr	x0, [x25, #56]
  42e5a4:	bl	41e7f0 <ERR_print_errors@plt>
  42e5a8:	ldr	x25, [sp, #64]
  42e5ac:	b	42e3a0 <ASN1_generate_nconf@plt+0xfa30>
  42e5b0:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e5b4:	str	w0, [x1, #32]
  42e5b8:	ret
  42e5bc:	nop
  42e5c0:	adrp	x0, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42e5c4:	ldr	w0, [x0, #2816]
  42e5c8:	cmn	w0, #0x1
  42e5cc:	b.ne	42e5d4 <ASN1_generate_nconf@plt+0xfc64>  // b.any
  42e5d0:	ret
  42e5d4:	mov	w1, #0x0                   	// #0
  42e5d8:	b	41af60 <shutdown@plt>
  42e5dc:	nop
  42e5e0:	stp	x29, x30, [sp, #-128]!
  42e5e4:	adrp	x3, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e5e8:	add	x3, x3, #0xa90
  42e5ec:	mov	x29, sp
  42e5f0:	stp	x19, x20, [sp, #16]
  42e5f4:	mov	x19, x0
  42e5f8:	mov	x20, x1
  42e5fc:	ldp	x0, x1, [x3]
  42e600:	stp	x0, x1, [sp, #40]
  42e604:	ldrb	w0, [x3, #80]
  42e608:	ldp	x4, x5, [x3, #16]
  42e60c:	stp	x4, x5, [sp, #56]
  42e610:	ldp	x4, x5, [x3, #32]
  42e614:	stp	x4, x5, [sp, #72]
  42e618:	ldp	x4, x5, [x3, #48]
  42e61c:	stp	x4, x5, [sp, #88]
  42e620:	ldp	x2, x3, [x3, #64]
  42e624:	stp	x2, x3, [sp, #104]
  42e628:	strb	w0, [sp, #120]
  42e62c:	mov	w0, #0x0                   	// #0
  42e630:	cbz	x19, 42e67c <ASN1_generate_nconf@plt+0xfd0c>
  42e634:	mov	x1, #0x0                   	// #0
  42e638:	mov	x0, x20
  42e63c:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  42e640:	mov	w2, w0
  42e644:	add	x1, sp, #0x28
  42e648:	mov	x0, x19
  42e64c:	bl	419740 <BIO_printf@plt>
  42e650:	mov	x2, x20
  42e654:	mov	x1, x19
  42e658:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  42e65c:	add	x0, x0, #0x1c0
  42e660:	bl	41d2e0 <ASN1_i2d_bio@plt>
  42e664:	mov	x0, x19
  42e668:	mov	x3, #0x0                   	// #0
  42e66c:	mov	x2, #0x0                   	// #0
  42e670:	mov	w1, #0xb                   	// #11
  42e674:	bl	41de90 <BIO_ctrl@plt>
  42e678:	mov	w0, #0x1                   	// #1
  42e67c:	ldp	x19, x20, [sp, #16]
  42e680:	ldp	x29, x30, [sp], #128
  42e684:	ret
  42e688:	stp	x29, x30, [sp, #-32]!
  42e68c:	mov	x3, x0
  42e690:	cmp	x1, #0x3e8
  42e694:	mov	x29, sp
  42e698:	ldr	w0, [x2]
  42e69c:	str	x19, [sp, #16]
  42e6a0:	mov	x19, #0x3e8                 	// #1000
  42e6a4:	csel	x19, x1, x19, ls  // ls = plast
  42e6a8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e6ac:	mov	w2, w19
  42e6b0:	add	x1, x1, #0xae8
  42e6b4:	bl	41b8a0 <syslog@plt>
  42e6b8:	mov	w0, w19
  42e6bc:	ldr	x19, [sp, #16]
  42e6c0:	ldp	x29, x30, [sp], #32
  42e6c4:	ret
  42e6c8:	stp	x29, x30, [sp, #-48]!
  42e6cc:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e6d0:	mov	x29, sp
  42e6d4:	stp	x19, x20, [sp, #16]
  42e6d8:	mov	x20, x1
  42e6dc:	stp	x21, x22, [sp, #32]
  42e6e0:	mov	w22, w0
  42e6e4:	ldr	w21, [x2, #36]
  42e6e8:	cmp	w21, #0x0
  42e6ec:	b.le	42e720 <ASN1_generate_nconf@plt+0xfdb0>
  42e6f0:	mov	x19, #0x0                   	// #0
  42e6f4:	b	42e704 <ASN1_generate_nconf@plt+0xfd94>
  42e6f8:	add	x19, x19, #0x1
  42e6fc:	cmp	w21, w19
  42e700:	b.le	42e720 <ASN1_generate_nconf@plt+0xfdb0>
  42e704:	ldr	w0, [x20, x19, lsl #2]
  42e708:	cbz	w0, 42e6f8 <ASN1_generate_nconf@plt+0xfd88>
  42e70c:	add	x19, x19, #0x1
  42e710:	mov	w1, #0xf                   	// #15
  42e714:	bl	419640 <kill@plt>
  42e718:	cmp	w21, w19
  42e71c:	b.gt	42e704 <ASN1_generate_nconf@plt+0xfd94>
  42e720:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e724:	add	x1, x1, #0xaf0
  42e728:	mov	w2, #0x380                 	// #896
  42e72c:	mov	x0, x20
  42e730:	bl	41b1e0 <CRYPTO_free@plt>
  42e734:	mov	w0, #0x1                   	// #1
  42e738:	bl	41aef0 <sleep@plt>
  42e73c:	mov	w0, w22
  42e740:	bl	41ac10 <exit@plt>
  42e744:	nop
  42e748:	sub	sp, sp, #0x530
  42e74c:	mov	w9, #0xffffffd0            	// #-48
  42e750:	add	x10, sp, #0x500
  42e754:	add	x11, sp, #0x530
  42e758:	mov	w8, #0xffffff80            	// #-128
  42e75c:	stp	x29, x30, [sp]
  42e760:	mov	x29, sp
  42e764:	stp	x19, x20, [sp, #16]
  42e768:	mov	x20, x1
  42e76c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e770:	add	x1, sp, #0x400
  42e774:	add	x19, x19, #0x20
  42e778:	stp	x21, x22, [sp, #32]
  42e77c:	add	x22, sp, #0x30
  42e780:	str	w0, [sp, #92]
  42e784:	stp	x11, x11, [sp, #96]
  42e788:	ldr	w0, [x19, #4]
  42e78c:	str	x10, [sp, #112]
  42e790:	stp	w9, w8, [sp, #120]
  42e794:	str	q0, [x1, #128]
  42e798:	str	q1, [x1, #144]
  42e79c:	str	q2, [x1, #160]
  42e7a0:	str	q3, [x1, #176]
  42e7a4:	str	q4, [x1, #192]
  42e7a8:	str	q5, [x1, #208]
  42e7ac:	str	q6, [x1, #224]
  42e7b0:	str	q7, [x1, #240]
  42e7b4:	add	x1, sp, #0x500
  42e7b8:	stp	x2, x3, [x1]
  42e7bc:	stp	x4, x5, [x1, #16]
  42e7c0:	str	x6, [sp, #1312]
  42e7c4:	str	x7, [sp, #1320]
  42e7c8:	cbnz	w0, 42e828 <ASN1_generate_nconf@plt+0xfeb8>
  42e7cc:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42e7d0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e7d4:	ldr	x2, [x19, #8]
  42e7d8:	add	x1, x1, #0xb00
  42e7dc:	ldr	x0, [x21, #56]
  42e7e0:	bl	419740 <BIO_printf@plt>
  42e7e4:	ldp	x6, x7, [sp, #96]
  42e7e8:	mov	x2, x22
  42e7ec:	ldp	x4, x5, [sp, #112]
  42e7f0:	mov	x1, x20
  42e7f4:	ldr	x0, [x21, #56]
  42e7f8:	stp	x6, x7, [sp, #48]
  42e7fc:	stp	x4, x5, [sp, #64]
  42e800:	bl	41e510 <BIO_vprintf@plt>
  42e804:	ldr	x0, [x21, #56]
  42e808:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  42e80c:	add	x1, x1, #0xa60
  42e810:	bl	419740 <BIO_printf@plt>
  42e814:	ldp	x29, x30, [sp]
  42e818:	ldp	x19, x20, [sp, #16]
  42e81c:	ldp	x21, x22, [sp, #32]
  42e820:	add	sp, sp, #0x530
  42e824:	ret
  42e828:	ldp	x6, x7, [sp, #96]
  42e82c:	mov	x3, x22
  42e830:	ldp	x4, x5, [sp, #112]
  42e834:	add	x0, sp, #0x80
  42e838:	mov	x2, x20
  42e83c:	mov	x1, #0x400                 	// #1024
  42e840:	stp	x6, x7, [sp, #48]
  42e844:	stp	x4, x5, [sp, #64]
  42e848:	bl	41d630 <vsnprintf@plt>
  42e84c:	cmp	w0, #0x0
  42e850:	b.gt	42e87c <ASN1_generate_nconf@plt+0xff0c>
  42e854:	ldr	w0, [sp, #92]
  42e858:	cmp	w0, #0x2
  42e85c:	b.gt	42e89c <ASN1_generate_nconf@plt+0xff2c>
  42e860:	ldr	w0, [x19, #4]
  42e864:	cbz	w0, 42e7cc <ASN1_generate_nconf@plt+0xfe5c>
  42e868:	ldp	x29, x30, [sp]
  42e86c:	ldp	x19, x20, [sp, #16]
  42e870:	ldp	x21, x22, [sp, #32]
  42e874:	add	sp, sp, #0x530
  42e878:	ret
  42e87c:	ldr	w0, [sp, #92]
  42e880:	add	x2, sp, #0x80
  42e884:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  42e888:	add	x1, x1, #0x80
  42e88c:	bl	41b8a0 <syslog@plt>
  42e890:	ldr	w0, [sp, #92]
  42e894:	cmp	w0, #0x2
  42e898:	b.le	42e860 <ASN1_generate_nconf@plt+0xfef0>
  42e89c:	add	x1, sp, #0x5c
  42e8a0:	adrp	x0, 42e000 <ASN1_generate_nconf@plt+0xf690>
  42e8a4:	add	x0, x0, #0x688
  42e8a8:	bl	41c1b0 <ERR_print_errors_cb@plt>
  42e8ac:	b	42e860 <ASN1_generate_nconf@plt+0xfef0>
  42e8b0:	mov	x12, #0x1060                	// #4192
  42e8b4:	sub	sp, sp, x12
  42e8b8:	stp	x29, x30, [sp]
  42e8bc:	mov	x29, sp
  42e8c0:	stp	x19, x20, [sp, #16]
  42e8c4:	mov	x19, x2
  42e8c8:	stp	x21, x22, [sp, #32]
  42e8cc:	mov	x22, x0
  42e8d0:	mov	w21, w3
  42e8d4:	stp	x23, x24, [sp, #48]
  42e8d8:	mov	x3, #0x0                   	// #0
  42e8dc:	mov	x23, x1
  42e8e0:	str	xzr, [x0]
  42e8e4:	mov	w1, #0x65                  	// #101
  42e8e8:	mov	x0, x2
  42e8ec:	mov	x2, #0x0                   	// #0
  42e8f0:	bl	41de90 <BIO_ctrl@plt>
  42e8f4:	cmp	x0, #0x0
  42e8f8:	b.le	42eaf4 <ASN1_generate_nconf@plt+0x10184>
  42e8fc:	mov	x0, x19
  42e900:	stp	x25, x26, [sp, #64]
  42e904:	bl	41c280 <BIO_pop@plt>
  42e908:	str	x0, [x23]
  42e90c:	mov	x20, x0
  42e910:	mov	x2, #0x2                   	// #2
  42e914:	mov	w1, #0x7c                  	// #124
  42e918:	bl	41b900 <BIO_ptr_ctrl@plt>
  42e91c:	mov	x25, x0
  42e920:	cmp	w21, #0x0
  42e924:	b.gt	42e9bc <ASN1_generate_nconf@plt+0x1004c>
  42e928:	add	x19, sp, #0x860
  42e92c:	mov	x0, x20
  42e930:	mov	x1, x19
  42e934:	mov	w2, #0x800                 	// #2048
  42e938:	adrp	x23, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42e93c:	bl	41b120 <BIO_gets@plt>
  42e940:	cmp	w0, #0x0
  42e944:	b.le	42e990 <ASN1_generate_nconf@plt+0x10020>
  42e948:	ldr	w0, [sp, #2144]
  42e94c:	mov	w1, #0x4547                	// #17735
  42e950:	movk	w1, #0x2054, lsl #16
  42e954:	cmp	w0, w1
  42e958:	b.eq	42ea0c <ASN1_generate_nconf@plt+0x1009c>  // b.none
  42e95c:	mov	w1, #0x4f50                	// #20304
  42e960:	movk	w1, #0x5453, lsl #16
  42e964:	cmp	w0, w1
  42e968:	b.eq	42eb14 <ASN1_generate_nconf@plt+0x101a4>  // b.none
  42e96c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42e970:	mov	x2, x25
  42e974:	add	x1, x1, #0xbc0
  42e978:	mov	w0, #0x6                   	// #6
  42e97c:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42e980:	cmp	w21, #0x0
  42e984:	b.le	42e990 <ASN1_generate_nconf@plt+0x10020>
  42e988:	mov	w0, #0x0                   	// #0
  42e98c:	bl	419c60 <alarm@plt>
  42e990:	mov	w1, #0xffffffff            	// #-1
  42e994:	str	w1, [x23, #2816]
  42e998:	mov	w0, #0x1                   	// #1
  42e99c:	mov	x12, #0x1060                	// #4192
  42e9a0:	ldp	x29, x30, [sp]
  42e9a4:	ldp	x19, x20, [sp, #16]
  42e9a8:	ldp	x21, x22, [sp, #32]
  42e9ac:	ldp	x23, x24, [sp, #48]
  42e9b0:	ldp	x25, x26, [sp, #64]
  42e9b4:	add	sp, sp, x12
  42e9b8:	ret
  42e9bc:	adrp	x23, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  42e9c0:	add	x3, x23, #0xb00
  42e9c4:	mov	x2, #0x0                   	// #0
  42e9c8:	mov	w1, #0x69                  	// #105
  42e9cc:	mov	x0, x20
  42e9d0:	bl	41de90 <BIO_ctrl@plt>
  42e9d4:	add	x19, sp, #0x860
  42e9d8:	mov	w0, w21
  42e9dc:	bl	419c60 <alarm@plt>
  42e9e0:	mov	x1, x19
  42e9e4:	mov	x0, x20
  42e9e8:	mov	w2, #0x800                 	// #2048
  42e9ec:	bl	41b120 <BIO_gets@plt>
  42e9f0:	cmp	w0, #0x0
  42e9f4:	b.le	42e988 <ASN1_generate_nconf@plt+0x10018>
  42e9f8:	ldr	w0, [sp, #2144]
  42e9fc:	mov	w1, #0x4547                	// #17735
  42ea00:	movk	w1, #0x2054, lsl #16
  42ea04:	cmp	w0, w1
  42ea08:	b.ne	42e95c <ASN1_generate_nconf@plt+0xffec>  // b.any
  42ea0c:	ldrb	w0, [sp, #2148]
  42ea10:	add	x19, x19, #0x4
  42ea14:	cmp	w0, #0x20
  42ea18:	b.eq	42eb90 <ASN1_generate_nconf@plt+0x10220>  // b.none
  42ea1c:	cmp	w0, #0x2f
  42ea20:	b.ne	42eba0 <ASN1_generate_nconf@plt+0x10230>  // b.any
  42ea24:	ldrb	w1, [x19, #1]
  42ea28:	add	x26, x19, #0x1
  42ea2c:	mov	w0, #0xdf                  	// #223
  42ea30:	mov	x24, x26
  42ea34:	tst	w1, w0
  42ea38:	b.eq	42ea50 <ASN1_generate_nconf@plt+0x100e0>  // b.none
  42ea3c:	nop
  42ea40:	ldrb	w1, [x24, #1]!
  42ea44:	mov	w0, #0xdf                  	// #223
  42ea48:	tst	w1, w0
  42ea4c:	b.ne	42ea40 <ASN1_generate_nconf@plt+0x100d0>  // b.any
  42ea50:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ea54:	mov	x0, x24
  42ea58:	add	x1, x1, #0xb30
  42ea5c:	mov	x2, #0x8                   	// #8
  42ea60:	bl	41b450 <strncmp@plt>
  42ea64:	cbnz	w0, 42ec20 <ASN1_generate_nconf@plt+0x102b0>
  42ea68:	strb	wzr, [x24]
  42ea6c:	ldrb	w1, [x19, #1]
  42ea70:	cbz	w1, 42e980 <ASN1_generate_nconf@plt+0x10010>
  42ea74:	add	x19, x19, #0x2
  42ea78:	str	x27, [sp, #80]
  42ea7c:	mov	x27, x26
  42ea80:	b	42ea9c <ASN1_generate_nconf@plt+0x1012c>
  42ea84:	mov	x2, x19
  42ea88:	sturb	w1, [x19, #-1]
  42ea8c:	ldrb	w1, [x24, #1]
  42ea90:	add	x19, x19, #0x1
  42ea94:	add	x27, x24, #0x1
  42ea98:	cbz	w1, 42ebd0 <ASN1_generate_nconf@plt+0x10260>
  42ea9c:	mov	x24, x27
  42eaa0:	cmp	w1, #0x25
  42eaa4:	b.ne	42ea84 <ASN1_generate_nconf@plt+0x10114>  // b.any
  42eaa8:	bl	41a8c0 <__ctype_b_loc@plt>
  42eaac:	mov	x2, x0
  42eab0:	ldrb	w1, [x27, #1]
  42eab4:	ldr	x2, [x2]
  42eab8:	mov	w0, w1
  42eabc:	ubfiz	x1, x1, #1, #8
  42eac0:	ldrh	w1, [x2, x1]
  42eac4:	tbz	w1, #12, 42ec60 <ASN1_generate_nconf@plt+0x102f0>
  42eac8:	ldrb	w1, [x27, #2]
  42eacc:	ldrh	w1, [x2, x1, lsl #1]
  42ead0:	tbz	w1, #12, 42ec60 <ASN1_generate_nconf@plt+0x102f0>
  42ead4:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42ead8:	mov	w27, w0
  42eadc:	ldrb	w0, [x24, #2]!
  42eae0:	bl	41d800 <OPENSSL_hexchar2int@plt>
  42eae4:	orr	w27, w0, w27, lsl #4
  42eae8:	mov	x2, x19
  42eaec:	sturb	w27, [x19, #-1]
  42eaf0:	b	42ea8c <ASN1_generate_nconf@plt+0x1011c>
  42eaf4:	mov	w0, #0x0                   	// #0
  42eaf8:	mov	x12, #0x1060                	// #4192
  42eafc:	ldp	x29, x30, [sp]
  42eb00:	ldp	x19, x20, [sp, #16]
  42eb04:	ldp	x21, x22, [sp, #32]
  42eb08:	ldp	x23, x24, [sp, #48]
  42eb0c:	add	sp, sp, x12
  42eb10:	ret
  42eb14:	ldrb	w0, [sp, #2148]
  42eb18:	mov	x24, #0x0                   	// #0
  42eb1c:	cmp	w0, #0x20
  42eb20:	b.ne	42e96c <ASN1_generate_nconf@plt+0xfffc>  // b.any
  42eb24:	nop
  42eb28:	add	x1, sp, #0x60
  42eb2c:	mov	x0, x20
  42eb30:	mov	w2, #0x800                 	// #2048
  42eb34:	bl	41b120 <BIO_gets@plt>
  42eb38:	cmp	w0, #0x0
  42eb3c:	b.le	42e980 <ASN1_generate_nconf@plt+0x10010>
  42eb40:	ldrb	w1, [sp, #96]
  42eb44:	cmp	w1, #0xd
  42eb48:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  42eb4c:	b.ne	42eb28 <ASN1_generate_nconf@plt+0x101b8>  // b.any
  42eb50:	mov	w0, #0x0                   	// #0
  42eb54:	bl	419c60 <alarm@plt>
  42eb58:	cbz	x24, 42ec38 <ASN1_generate_nconf@plt+0x102c8>
  42eb5c:	mov	x2, x24
  42eb60:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42eb64:	add	x1, x1, #0x610
  42eb68:	mov	x3, #0x0                   	// #0
  42eb6c:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42eb70:	add	x0, x0, #0xa50
  42eb74:	bl	419890 <ASN1_d2i_bio@plt>
  42eb78:	mov	x19, x0
  42eb7c:	mov	x0, x24
  42eb80:	bl	41ce30 <BIO_free_all@plt>
  42eb84:	cbz	x19, 42ebb8 <ASN1_generate_nconf@plt+0x10248>
  42eb88:	str	x19, [x22]
  42eb8c:	b	42e990 <ASN1_generate_nconf@plt+0x10020>
  42eb90:	ldrb	w0, [x19, #1]!
  42eb94:	cmp	w0, #0x20
  42eb98:	b.ne	42ea1c <ASN1_generate_nconf@plt+0x100ac>  // b.any
  42eb9c:	b	42eb90 <ASN1_generate_nconf@plt+0x10220>
  42eba0:	mov	x2, x25
  42eba4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42eba8:	mov	w0, #0x6                   	// #6
  42ebac:	add	x1, x1, #0xb10
  42ebb0:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42ebb4:	b	42e980 <ASN1_generate_nconf@plt+0x10010>
  42ebb8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ebbc:	mov	w0, #0x3                   	// #3
  42ebc0:	add	x1, x1, #0xbe8
  42ebc4:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42ebc8:	str	x19, [x22]
  42ebcc:	b	42e990 <ASN1_generate_nconf@plt+0x10020>
  42ebd0:	strb	wzr, [x2]
  42ebd4:	sub	x1, x2, x26
  42ebd8:	cmp	w1, #0x0
  42ebdc:	b.le	42ec60 <ASN1_generate_nconf@plt+0x102f0>
  42ebe0:	mov	x0, x26
  42ebe4:	bl	41bf80 <BIO_new_mem_buf@plt>
  42ebe8:	mov	x19, x0
  42ebec:	cbz	x0, 42ec7c <ASN1_generate_nconf@plt+0x1030c>
  42ebf0:	bl	41c450 <BIO_f_base64@plt>
  42ebf4:	bl	41b620 <BIO_new@plt>
  42ebf8:	mov	x24, x0
  42ebfc:	cbz	x0, 42ec7c <ASN1_generate_nconf@plt+0x1030c>
  42ec00:	mov	w1, #0x100                 	// #256
  42ec04:	bl	41d410 <BIO_set_flags@plt>
  42ec08:	mov	x0, x24
  42ec0c:	mov	x1, x19
  42ec10:	bl	41aae0 <BIO_push@plt>
  42ec14:	mov	x24, x0
  42ec18:	ldr	x27, [sp, #80]
  42ec1c:	b	42eb28 <ASN1_generate_nconf@plt+0x101b8>
  42ec20:	mov	x2, x25
  42ec24:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ec28:	mov	w0, #0x6                   	// #6
  42ec2c:	add	x1, x1, #0xb40
  42ec30:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42ec34:	b	42e980 <ASN1_generate_nconf@plt+0x10010>
  42ec38:	mov	x2, x20
  42ec3c:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42ec40:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42ec44:	add	x1, x1, #0x610
  42ec48:	add	x0, x0, #0xa50
  42ec4c:	mov	x3, #0x0                   	// #0
  42ec50:	bl	419890 <ASN1_d2i_bio@plt>
  42ec54:	mov	x19, x0
  42ec58:	cbnz	x19, 42eb88 <ASN1_generate_nconf@plt+0x10218>
  42ec5c:	b	42ebb8 <ASN1_generate_nconf@plt+0x10248>
  42ec60:	mov	x2, x25
  42ec64:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ec68:	mov	w0, #0x6                   	// #6
  42ec6c:	add	x1, x1, #0xb68
  42ec70:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42ec74:	ldr	x27, [sp, #80]
  42ec78:	b	42e980 <ASN1_generate_nconf@plt+0x10010>
  42ec7c:	mov	x2, x25
  42ec80:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ec84:	mov	w0, #0x3                   	// #3
  42ec88:	add	x1, x1, #0xb90
  42ec8c:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42ec90:	ldr	x27, [sp, #80]
  42ec94:	b	42e980 <ASN1_generate_nconf@plt+0x10010>
  42ec98:	stp	x29, x30, [sp, #-272]!
  42ec9c:	mov	x29, sp
  42eca0:	stp	x19, x20, [sp, #16]
  42eca4:	mov	x20, x3
  42eca8:	stp	x21, x22, [sp, #32]
  42ecac:	mov	x22, x5
  42ecb0:	mov	w21, w6
  42ecb4:	stp	x23, x24, [sp, #48]
  42ecb8:	mov	w24, w4
  42ecbc:	stp	x25, x26, [sp, #64]
  42ecc0:	mov	x25, x1
  42ecc4:	stp	x27, x28, [sp, #80]
  42ecc8:	mov	x27, x2
  42eccc:	str	x0, [sp, #104]
  42ecd0:	mov	x0, x1
  42ecd4:	bl	419b40 <BIO_new_connect@plt>
  42ecd8:	mov	x19, x0
  42ecdc:	cbz	x0, 42f0b4 <ASN1_generate_nconf@plt+0x10744>
  42ece0:	cbz	x20, 42ecf4 <ASN1_generate_nconf@plt+0x10384>
  42ece4:	mov	x3, x20
  42ece8:	mov	x2, #0x1                   	// #1
  42ecec:	mov	w1, #0x64                  	// #100
  42ecf0:	bl	41de90 <BIO_ctrl@plt>
  42ecf4:	cmp	w24, #0x1
  42ecf8:	mov	x23, #0x0                   	// #0
  42ecfc:	b.eq	42ef00 <ASN1_generate_nconf@plt+0x10590>  // b.none
  42ed00:	str	xzr, [sp, #120]
  42ed04:	cmn	w21, #0x1
  42ed08:	mov	x3, #0x0                   	// #0
  42ed0c:	b.ne	42ee20 <ASN1_generate_nconf@plt+0x104b0>  // b.any
  42ed10:	mov	x0, x19
  42ed14:	mov	x2, #0x0                   	// #0
  42ed18:	mov	w1, #0x65                  	// #101
  42ed1c:	bl	41de90 <BIO_ctrl@plt>
  42ed20:	cmp	w0, #0x0
  42ed24:	b.le	42f080 <ASN1_generate_nconf@plt+0x10710>
  42ed28:	add	x3, sp, #0x74
  42ed2c:	mov	x0, x19
  42ed30:	mov	x2, #0x0                   	// #0
  42ed34:	mov	w1, #0x69                  	// #105
  42ed38:	bl	41de90 <BIO_ctrl@plt>
  42ed3c:	tbnz	x0, #63, 42f064 <ASN1_generate_nconf@plt+0x106f4>
  42ed40:	mov	x1, x27
  42ed44:	mov	x0, x19
  42ed48:	mov	w3, #0xffffffff            	// #-1
  42ed4c:	mov	x2, #0x0                   	// #0
  42ed50:	adrp	x28, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ed54:	bl	41bc60 <OCSP_sendreq_new@plt>
  42ed58:	add	x28, x28, #0xc98
  42ed5c:	mov	x20, x0
  42ed60:	mov	w27, #0x1                   	// #1
  42ed64:	mov	w24, #0x0                   	// #0
  42ed68:	cbnz	x0, 42ed88 <ASN1_generate_nconf@plt+0x10418>
  42ed6c:	b	42f0ac <ASN1_generate_nconf@plt+0x1073c>
  42ed70:	ldr	x1, [x0, #8]
  42ed74:	add	w24, w24, #0x1
  42ed78:	ldr	x2, [x26, #16]
  42ed7c:	mov	x0, x20
  42ed80:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42ed84:	cbz	w0, 42ede0 <ASN1_generate_nconf@plt+0x10470>
  42ed88:	mov	x0, x22
  42ed8c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  42ed90:	mov	w2, w0
  42ed94:	mov	w1, w24
  42ed98:	mov	x0, x22
  42ed9c:	cmp	w24, w2
  42eda0:	b.ge	42ef3c <ASN1_generate_nconf@plt+0x105cc>  // b.tcont
  42eda4:	bl	419630 <OPENSSL_sk_value@plt>
  42eda8:	mov	x26, x0
  42edac:	cbz	w27, 42ed70 <ASN1_generate_nconf@plt+0x10400>
  42edb0:	ldr	x1, [x26, #8]
  42edb4:	mov	x0, x28
  42edb8:	str	x1, [sp, #96]
  42edbc:	add	w24, w24, #0x1
  42edc0:	bl	41e540 <strcasecmp@plt>
  42edc4:	cmp	w0, #0x0
  42edc8:	ldr	x2, [x26, #16]
  42edcc:	cset	w27, ne  // ne = any
  42edd0:	ldr	x1, [sp, #96]
  42edd4:	mov	x0, x20
  42edd8:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42eddc:	cbnz	w0, 42ed88 <ASN1_generate_nconf@plt+0x10418>
  42ede0:	mov	x0, x20
  42ede4:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  42ede8:	ldr	x20, [sp, #120]
  42edec:	cbz	x20, 42f0ac <ASN1_generate_nconf@plt+0x1073c>
  42edf0:	mov	x0, x19
  42edf4:	bl	41ce30 <BIO_free_all@plt>
  42edf8:	mov	x0, x23
  42edfc:	bl	419ba0 <SSL_CTX_free@plt>
  42ee00:	mov	x0, x20
  42ee04:	ldp	x19, x20, [sp, #16]
  42ee08:	ldp	x21, x22, [sp, #32]
  42ee0c:	ldp	x23, x24, [sp, #48]
  42ee10:	ldp	x25, x26, [sp, #64]
  42ee14:	ldp	x27, x28, [sp, #80]
  42ee18:	ldp	x29, x30, [sp], #272
  42ee1c:	ret
  42ee20:	mov	x2, #0x1                   	// #1
  42ee24:	mov	w1, #0x66                  	// #102
  42ee28:	mov	x0, x19
  42ee2c:	bl	41de90 <BIO_ctrl@plt>
  42ee30:	mov	x0, x19
  42ee34:	mov	x3, #0x0                   	// #0
  42ee38:	mov	x2, #0x0                   	// #0
  42ee3c:	mov	w1, #0x65                  	// #101
  42ee40:	bl	41de90 <BIO_ctrl@plt>
  42ee44:	cmp	w0, #0x0
  42ee48:	b.gt	42ed28 <ASN1_generate_nconf@plt+0x103b8>
  42ee4c:	mov	x0, x19
  42ee50:	mov	w1, #0x8                   	// #8
  42ee54:	bl	41d000 <BIO_test_flags@plt>
  42ee58:	cbz	w0, 42f080 <ASN1_generate_nconf@plt+0x10710>
  42ee5c:	add	x3, sp, #0x74
  42ee60:	mov	x0, x19
  42ee64:	mov	x2, #0x0                   	// #0
  42ee68:	mov	w1, #0x69                  	// #105
  42ee6c:	bl	41de90 <BIO_ctrl@plt>
  42ee70:	tbnz	x0, #63, 42f064 <ASN1_generate_nconf@plt+0x106f4>
  42ee74:	add	x2, sp, #0x90
  42ee78:	add	x1, sp, #0x110
  42ee7c:	mov	x0, x2
  42ee80:	str	xzr, [x0], #8
  42ee84:	cmp	x0, x1
  42ee88:	b.ne	42ee80 <ASN1_generate_nconf@plt+0x10510>  // b.any
  42ee8c:	ldr	w0, [sp, #116]
  42ee90:	sxtw	x7, w21
  42ee94:	stp	x7, xzr, [sp, #128]
  42ee98:	mov	x6, #0x1                   	// #1
  42ee9c:	cmp	w0, #0x0
  42eea0:	add	w5, w0, #0x3f
  42eea4:	and	w3, w0, #0x3f
  42eea8:	csel	w5, w5, w0, lt  // lt = tstop
  42eeac:	negs	w1, w0
  42eeb0:	and	w1, w1, #0x3f
  42eeb4:	add	x4, sp, #0x80
  42eeb8:	asr	w5, w5, #6
  42eebc:	csneg	w1, w3, w1, mi  // mi = first
  42eec0:	add	w0, w0, #0x1
  42eec4:	mov	x3, #0x0                   	// #0
  42eec8:	sxtw	x5, w5
  42eecc:	lsl	x6, x6, x1
  42eed0:	mov	x1, #0x0                   	// #0
  42eed4:	ldr	x7, [x2, x5, lsl #3]
  42eed8:	orr	x6, x6, x7
  42eedc:	str	x6, [x2, x5, lsl #3]
  42eee0:	bl	41ae70 <select@plt>
  42eee4:	cbnz	w0, 42ed40 <ASN1_generate_nconf@plt+0x103d0>
  42eee8:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42eeec:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42eef0:	add	x1, x1, #0xc80
  42eef4:	ldr	x0, [x21, #56]
  42eef8:	bl	41a980 <BIO_puts@plt>
  42eefc:	b	42f094 <ASN1_generate_nconf@plt+0x10724>
  42ef00:	bl	419a10 <TLS_client_method@plt>
  42ef04:	bl	41db50 <SSL_CTX_new@plt>
  42ef08:	mov	x23, x0
  42ef0c:	cbz	x0, 42f0ec <ASN1_generate_nconf@plt+0x1077c>
  42ef10:	mov	x3, #0x0                   	// #0
  42ef14:	mov	x2, #0x4                   	// #4
  42ef18:	mov	w1, #0x21                  	// #33
  42ef1c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  42ef20:	mov	w1, w24
  42ef24:	mov	x0, x23
  42ef28:	bl	41c6a0 <BIO_new_ssl@plt>
  42ef2c:	mov	x1, x19
  42ef30:	bl	41aae0 <BIO_push@plt>
  42ef34:	mov	x19, x0
  42ef38:	b	42ed00 <ASN1_generate_nconf@plt+0x10390>
  42ef3c:	cbnz	w27, 42f018 <ASN1_generate_nconf@plt+0x106a8>
  42ef40:	ldr	x1, [sp, #104]
  42ef44:	mov	x0, x20
  42ef48:	bl	41e6c0 <OCSP_REQ_CTX_set1_req@plt>
  42ef4c:	cbz	w0, 42ede0 <ASN1_generate_nconf@plt+0x10470>
  42ef50:	add	x22, sp, #0x90
  42ef54:	add	x26, sp, #0x110
  42ef58:	sxtw	x24, w21
  42ef5c:	mov	x25, #0x1                   	// #1
  42ef60:	mov	x1, x20
  42ef64:	add	x0, sp, #0x78
  42ef68:	bl	41e2d0 <OCSP_sendreq_nbio@plt>
  42ef6c:	cmn	w0, #0x1
  42ef70:	b.ne	42ede0 <ASN1_generate_nconf@plt+0x10470>  // b.any
  42ef74:	cmn	w21, #0x1
  42ef78:	b.eq	42ef60 <ASN1_generate_nconf@plt+0x105f0>  // b.none
  42ef7c:	mov	x0, x22
  42ef80:	str	xzr, [x0], #8
  42ef84:	cmp	x26, x0
  42ef88:	b.ne	42ef80 <ASN1_generate_nconf@plt+0x10610>  // b.any
  42ef8c:	ldr	w4, [sp, #116]
  42ef90:	mov	x0, x19
  42ef94:	mov	w1, #0x1                   	// #1
  42ef98:	stp	x24, xzr, [sp, #128]
  42ef9c:	cmp	w4, #0x0
  42efa0:	add	w3, w4, #0x3f
  42efa4:	csel	w3, w3, w4, lt  // lt = tstop
  42efa8:	negs	w2, w4
  42efac:	and	w2, w2, #0x3f
  42efb0:	and	w4, w4, #0x3f
  42efb4:	asr	w3, w3, #6
  42efb8:	csneg	w2, w4, w2, mi  // mi = first
  42efbc:	sxtw	x3, w3
  42efc0:	lsl	x2, x25, x2
  42efc4:	ldr	x4, [x22, x3, lsl #3]
  42efc8:	orr	x2, x2, x4
  42efcc:	str	x2, [x22, x3, lsl #3]
  42efd0:	bl	41d000 <BIO_test_flags@plt>
  42efd4:	cbz	w0, 42f034 <ASN1_generate_nconf@plt+0x106c4>
  42efd8:	ldr	w0, [sp, #116]
  42efdc:	add	x4, sp, #0x80
  42efe0:	mov	x1, x22
  42efe4:	mov	x3, #0x0                   	// #0
  42efe8:	add	w0, w0, #0x1
  42efec:	mov	x2, #0x0                   	// #0
  42eff0:	bl	41ae70 <select@plt>
  42eff4:	cbz	w0, 42f0d4 <ASN1_generate_nconf@plt+0x10764>
  42eff8:	cmn	w0, #0x1
  42effc:	b.ne	42ef60 <ASN1_generate_nconf@plt+0x105f0>  // b.any
  42f000:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f004:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f008:	add	x1, x1, #0xce0
  42f00c:	ldr	x0, [x21, #56]
  42f010:	bl	41a980 <BIO_puts@plt>
  42f014:	b	42ede0 <ASN1_generate_nconf@plt+0x10470>
  42f018:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f01c:	mov	x2, x25
  42f020:	mov	x0, x20
  42f024:	add	x1, x1, #0xca0
  42f028:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  42f02c:	cbnz	w0, 42ef40 <ASN1_generate_nconf@plt+0x105d0>
  42f030:	b	42ede0 <ASN1_generate_nconf@plt+0x10470>
  42f034:	mov	x0, x19
  42f038:	mov	w1, #0x2                   	// #2
  42f03c:	bl	41d000 <BIO_test_flags@plt>
  42f040:	cbz	w0, 42f108 <ASN1_generate_nconf@plt+0x10798>
  42f044:	ldr	w0, [sp, #116]
  42f048:	add	x4, sp, #0x80
  42f04c:	mov	x2, x22
  42f050:	mov	x3, #0x0                   	// #0
  42f054:	mov	x1, #0x0                   	// #0
  42f058:	add	w0, w0, #0x1
  42f05c:	bl	41ae70 <select@plt>
  42f060:	b	42eff4 <ASN1_generate_nconf@plt+0x10684>
  42f064:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f068:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f06c:	mov	x20, #0x0                   	// #0
  42f070:	add	x1, x1, #0xc60
  42f074:	ldr	x0, [x21, #56]
  42f078:	bl	41a980 <BIO_puts@plt>
  42f07c:	b	42ede0 <ASN1_generate_nconf@plt+0x10470>
  42f080:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f084:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f088:	add	x1, x1, #0xc48
  42f08c:	ldr	x0, [x21, #56]
  42f090:	bl	41a980 <BIO_puts@plt>
  42f094:	ldr	x0, [x21, #56]
  42f098:	mov	x20, #0x0                   	// #0
  42f09c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f0a0:	add	x1, x1, #0xcf0
  42f0a4:	bl	419740 <BIO_printf@plt>
  42f0a8:	b	42edf0 <ASN1_generate_nconf@plt+0x10480>
  42f0ac:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f0b0:	b	42f094 <ASN1_generate_nconf@plt+0x10724>
  42f0b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f0b8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f0bc:	mov	x20, #0x0                   	// #0
  42f0c0:	add	x1, x1, #0xc08
  42f0c4:	ldr	x0, [x0, #56]
  42f0c8:	mov	x23, #0x0                   	// #0
  42f0cc:	bl	419740 <BIO_printf@plt>
  42f0d0:	b	42edf0 <ASN1_generate_nconf@plt+0x10480>
  42f0d4:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f0d8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f0dc:	add	x1, x1, #0xcc8
  42f0e0:	ldr	x0, [x21, #56]
  42f0e4:	bl	41a980 <BIO_puts@plt>
  42f0e8:	b	42ede0 <ASN1_generate_nconf@plt+0x10470>
  42f0ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f0f0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f0f4:	mov	x20, #0x0                   	// #0
  42f0f8:	add	x1, x1, #0xc28
  42f0fc:	ldr	x0, [x0, #56]
  42f100:	bl	419740 <BIO_printf@plt>
  42f104:	b	42edf0 <ASN1_generate_nconf@plt+0x10480>
  42f108:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f10c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f110:	add	x1, x1, #0xca8
  42f114:	ldr	x0, [x21, #56]
  42f118:	bl	41a980 <BIO_puts@plt>
  42f11c:	b	42ede0 <ASN1_generate_nconf@plt+0x10470>
  42f120:	sub	sp, sp, #0x2e0
  42f124:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  42f128:	add	x3, sp, #0x208
  42f12c:	add	x2, x2, #0x850
  42f130:	stp	x29, x30, [sp]
  42f134:	mov	x29, sp
  42f138:	stp	x19, x20, [sp, #16]
  42f13c:	mov	w19, w0
  42f140:	mov	x20, x1
  42f144:	mov	w0, #0xffffffff            	// #-1
  42f148:	mov	x1, #0x12c                 	// #300
  42f14c:	stp	x21, x22, [sp, #32]
  42f150:	mov	x21, #0xffffffffffffffff    	// #-1
  42f154:	stp	x23, x24, [sp, #48]
  42f158:	stp	x25, x26, [sp, #64]
  42f15c:	stp	x27, x28, [sp, #80]
  42f160:	stp	xzr, xzr, [x3]
  42f164:	stp	xzr, x2, [x3, #16]
  42f168:	str	w0, [sp, #440]
  42f16c:	str	w0, [sp, #444]
  42f170:	str	wzr, [sp, #448]
  42f174:	stp	xzr, xzr, [sp, #456]
  42f178:	stp	xzr, xzr, [sp, #472]
  42f17c:	stp	xzr, xzr, [sp, #488]
  42f180:	stp	xzr, xzr, [sp, #504]
  42f184:	str	x1, [sp, #552]
  42f188:	str	x21, [sp, #560]
  42f18c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42f190:	mov	x28, x0
  42f194:	cbz	x0, 42f288 <ASN1_generate_nconf@plt+0x10918>
  42f198:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42f19c:	str	x0, [sp, #128]
  42f1a0:	cbz	x0, 42f288 <ASN1_generate_nconf@plt+0x10918>
  42f1a4:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  42f1a8:	str	x0, [sp, #160]
  42f1ac:	cbz	x0, 42fbe0 <ASN1_generate_nconf@plt+0x11270>
  42f1b0:	mov	w3, w21
  42f1b4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f1b8:	adrp	x24, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42f1bc:	add	x23, x22, #0x20
  42f1c0:	add	x24, x24, #0xd78
  42f1c4:	mov	x1, x20
  42f1c8:	mov	w0, w19
  42f1cc:	mov	x2, x24
  42f1d0:	str	w3, [sp, #252]
  42f1d4:	adrp	x20, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42f1d8:	str	w3, [sp, #344]
  42f1dc:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  42f1e0:	mov	w1, #0x1                   	// #1
  42f1e4:	add	x20, x20, #0xd08
  42f1e8:	stp	xzr, xzr, [sp, #96]
  42f1ec:	mov	w27, #0x0                   	// #0
  42f1f0:	mov	w25, #0x0                   	// #0
  42f1f4:	str	xzr, [sp, #120]
  42f1f8:	mov	x19, #0x0                   	// #0
  42f1fc:	stp	xzr, xzr, [sp, #136]
  42f200:	mov	w21, #0x0                   	// #0
  42f204:	str	xzr, [sp, #152]
  42f208:	stp	xzr, xzr, [sp, #168]
  42f20c:	stp	xzr, xzr, [sp, #192]
  42f210:	stp	xzr, xzr, [sp, #208]
  42f214:	stp	xzr, xzr, [sp, #232]
  42f218:	str	w1, [sp, #256]
  42f21c:	str	wzr, [sp, #260]
  42f220:	stp	xzr, xzr, [sp, #264]
  42f224:	str	xzr, [sp, #280]
  42f228:	str	wzr, [sp, #288]
  42f22c:	str	wzr, [sp, #292]
  42f230:	stp	xzr, xzr, [sp, #296]
  42f234:	stp	xzr, xzr, [sp, #312]
  42f238:	stp	xzr, xzr, [sp, #328]
  42f23c:	str	wzr, [sp, #348]
  42f240:	stp	xzr, xzr, [sp, #352]
  42f244:	str	wzr, [sp, #368]
  42f248:	str	wzr, [sp, #372]
  42f24c:	str	x0, [x23, #8]
  42f250:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42f254:	mov	w1, w0
  42f258:	cbz	w0, 42f400 <ASN1_generate_nconf@plt+0x10a90>
  42f25c:	cmp	w1, #0x36
  42f260:	b.gt	42f67c <ASN1_generate_nconf@plt+0x10d0c>
  42f264:	cmn	w1, #0x1
  42f268:	b.lt	42f250 <ASN1_generate_nconf@plt+0x108e0>  // b.tstop
  42f26c:	add	w1, w1, #0x1
  42f270:	cmp	w1, #0x37
  42f274:	b.hi	42f250 <ASN1_generate_nconf@plt+0x108e0>  // b.pmore
  42f278:	ldrh	w0, [x20, w1, uxtw #1]
  42f27c:	adr	x1, 42f288 <ASN1_generate_nconf@plt+0x10918>
  42f280:	add	x0, x1, w0, sxth #2
  42f284:	br	x0
  42f288:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f28c:	mov	x19, #0x0                   	// #0
  42f290:	add	x26, x0, #0xaf0
  42f294:	mov	x24, #0x0                   	// #0
  42f298:	mov	w0, #0x1                   	// #1
  42f29c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f2a0:	stp	xzr, xzr, [sp, #96]
  42f2a4:	str	w0, [sp, #112]
  42f2a8:	stp	xzr, xzr, [sp, #120]
  42f2ac:	stp	xzr, xzr, [sp, #136]
  42f2b0:	stp	xzr, xzr, [sp, #152]
  42f2b4:	stp	xzr, xzr, [sp, #168]
  42f2b8:	stp	xzr, xzr, [sp, #184]
  42f2bc:	stp	xzr, xzr, [sp, #200]
  42f2c0:	stp	xzr, xzr, [sp, #216]
  42f2c4:	adrp	x20, 41e000 <SSL_SESSION_set1_master_key@plt>
  42f2c8:	ldr	x0, [x22, #56]
  42f2cc:	add	x20, x20, #0x260
  42f2d0:	bl	41e7f0 <ERR_print_errors@plt>
  42f2d4:	ldr	x0, [sp, #152]
  42f2d8:	bl	41e260 <X509_free@plt>
  42f2dc:	ldr	x0, [sp, #96]
  42f2e0:	bl	41dbd0 <X509_STORE_free@plt>
  42f2e4:	ldr	x0, [sp, #160]
  42f2e8:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  42f2ec:	ldr	x0, [sp, #192]
  42f2f0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f2f4:	ldr	x0, [sp, #168]
  42f2f8:	bl	41d9c0 <EVP_PKEY_free@plt>
  42f2fc:	ldr	x0, [sp, #120]
  42f300:	bl	41d9c0 <EVP_PKEY_free@plt>
  42f304:	ldr	x0, [sp, #144]
  42f308:	bl	41e260 <X509_free@plt>
  42f30c:	ldr	x0, [sp, #176]
  42f310:	mov	x1, x20
  42f314:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f318:	ldr	x0, [sp, #224]
  42f31c:	bl	41e260 <X509_free@plt>
  42f320:	ldr	x0, [sp, #520]
  42f324:	mov	x1, x20
  42f328:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f32c:	ldr	x0, [sp, #104]
  42f330:	bl	459590 <ASN1_generate_nconf@plt+0x3ac20>
  42f334:	ldr	x0, [sp, #456]
  42f338:	bl	41ce30 <BIO_free_all@plt>
  42f33c:	ldr	x0, [sp, #136]
  42f340:	bl	41ce30 <BIO_free_all@plt>
  42f344:	ldr	x0, [sp, #184]
  42f348:	bl	41ce30 <BIO_free_all@plt>
  42f34c:	ldr	x0, [sp, #480]
  42f350:	bl	41af00 <OCSP_REQUEST_free@plt>
  42f354:	mov	x0, x19
  42f358:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  42f35c:	mov	x0, x24
  42f360:	bl	41c1f0 <OCSP_BASICRESP_free@plt>
  42f364:	mov	x0, x28
  42f368:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f36c:	ldr	x0, [sp, #128]
  42f370:	bl	41ddd0 <OPENSSL_sk_free@plt>
  42f374:	ldr	x0, [sp, #496]
  42f378:	mov	x1, x20
  42f37c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f380:	ldr	x0, [sp, #504]
  42f384:	mov	x1, x20
  42f388:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f38c:	ldr	x0, [sp, #488]
  42f390:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42f394:	add	x1, x1, #0x8d0
  42f398:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  42f39c:	ldr	x0, [sp, #216]
  42f3a0:	mov	x1, x26
  42f3a4:	mov	w2, #0x33e                 	// #830
  42f3a8:	bl	41b1e0 <CRYPTO_free@plt>
  42f3ac:	ldr	x0, [sp, #208]
  42f3b0:	mov	x1, x26
  42f3b4:	mov	w2, #0x33f                 	// #831
  42f3b8:	bl	41b1e0 <CRYPTO_free@plt>
  42f3bc:	ldr	x0, [sp, #200]
  42f3c0:	mov	x1, x26
  42f3c4:	mov	w2, #0x340                 	// #832
  42f3c8:	bl	41b1e0 <CRYPTO_free@plt>
  42f3cc:	ldr	w0, [sp, #112]
  42f3d0:	ldp	x29, x30, [sp]
  42f3d4:	ldp	x19, x20, [sp, #16]
  42f3d8:	ldp	x21, x22, [sp, #32]
  42f3dc:	ldp	x23, x24, [sp, #48]
  42f3e0:	ldp	x25, x26, [sp, #64]
  42f3e4:	ldp	x27, x28, [sp, #80]
  42f3e8:	add	sp, sp, #0x2e0
  42f3ec:	ret
  42f3f0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  42f3f4:	mov	w25, #0x1                   	// #1
  42f3f8:	mov	w1, w0
  42f3fc:	cbnz	w0, 42f25c <ASN1_generate_nconf@plt+0x108ec>
  42f400:	cbnz	w21, 42fcec <ASN1_generate_nconf@plt+0x1137c>
  42f404:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  42f408:	str	w0, [sp, #112]
  42f40c:	cbnz	w0, 42f628 <ASN1_generate_nconf@plt+0x10cb8>
  42f410:	ldr	x0, [sp, #480]
  42f414:	cbz	x0, 42f608 <ASN1_generate_nconf@plt+0x10c98>
  42f418:	ldr	x0, [sp, #136]
  42f41c:	mov	w2, #0x8001                	// #32769
  42f420:	mov	w1, #0x77                  	// #119
  42f424:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42f428:	str	x0, [sp, #184]
  42f42c:	cbz	x0, 42ff60 <ASN1_generate_nconf@plt+0x115f0>
  42f430:	ldr	x0, [sp, #480]
  42f434:	cbz	x0, 42fc44 <ASN1_generate_nconf@plt+0x112d4>
  42f438:	str	xzr, [sp, #136]
  42f43c:	ldr	x0, [sp, #120]
  42f440:	cbz	x0, 42ff18 <ASN1_generate_nconf@plt+0x115a8>
  42f444:	ldr	x2, [sp, #152]
  42f448:	cmp	x2, #0x0
  42f44c:	csel	x1, x2, x0, ne  // ne = any
  42f450:	adrp	x2, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f454:	add	x2, x2, #0xe68
  42f458:	str	x1, [sp, #152]
  42f45c:	mov	w1, #0x8005                	// #32773
  42f460:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  42f464:	str	x0, [sp, #224]
  42f468:	cbz	x0, 430914 <ASN1_generate_nconf@plt+0x11fa4>
  42f46c:	ldr	x0, [sp, #336]
  42f470:	adrp	x4, 462000 <ASN1_generate_nconf@plt+0x43690>
  42f474:	add	x1, sp, #0x208
  42f478:	add	x4, x4, #0x68
  42f47c:	mov	x3, #0x0                   	// #0
  42f480:	mov	w2, #0x8005                	// #32773
  42f484:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  42f488:	cbz	w0, 42ff30 <ASN1_generate_nconf@plt+0x115c0>
  42f48c:	ldr	x0, [sp, #168]
  42f490:	cbz	x0, 42f4b4 <ASN1_generate_nconf@plt+0x10b44>
  42f494:	ldr	x0, [sp, #168]
  42f498:	adrp	x4, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f49c:	add	x1, sp, #0x200
  42f4a0:	add	x4, x4, #0xec0
  42f4a4:	mov	x3, #0x0                   	// #0
  42f4a8:	mov	w2, #0x8005                	// #32773
  42f4ac:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  42f4b0:	cbz	w0, 42ff30 <ASN1_generate_nconf@plt+0x115c0>
  42f4b4:	ldr	x0, [sp, #152]
  42f4b8:	adrp	x5, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f4bc:	mov	x4, #0x0                   	// #0
  42f4c0:	add	x5, x5, #0xea8
  42f4c4:	mov	x3, #0x0                   	// #0
  42f4c8:	mov	w2, #0x0                   	// #0
  42f4cc:	mov	w1, #0x8005                	// #32773
  42f4d0:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  42f4d4:	str	x0, [sp, #120]
  42f4d8:	cbz	x0, 430a50 <ASN1_generate_nconf@plt+0x120e0>
  42f4dc:	ldr	x0, [sp, #304]
  42f4e0:	cbz	x0, 42ff28 <ASN1_generate_nconf@plt+0x115b8>
  42f4e4:	ldr	x0, [sp, #520]
  42f4e8:	cbz	x0, 4308d4 <ASN1_generate_nconf@plt+0x11f64>
  42f4ec:	ldr	x0, [sp, #304]
  42f4f0:	mov	x1, #0x0                   	// #0
  42f4f4:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  42f4f8:	str	x0, [sp, #104]
  42f4fc:	cbz	x0, 430a24 <ASN1_generate_nconf@plt+0x120b4>
  42f500:	bl	458fe0 <ASN1_generate_nconf@plt+0x3a670>
  42f504:	cmp	w0, #0x0
  42f508:	b.le	430b00 <ASN1_generate_nconf@plt+0x12190>
  42f50c:	ldr	w0, [x23, #4]
  42f510:	cbz	w0, 430088 <ASN1_generate_nconf@plt+0x11718>
  42f514:	ldr	x0, [sp, #136]
  42f518:	cbz	x0, 4300ac <ASN1_generate_nconf@plt+0x1173c>
  42f51c:	ldr	x0, [x23, #8]
  42f520:	mov	w2, #0x18                  	// #24
  42f524:	mov	w1, #0x1                   	// #1
  42f528:	bl	41d6b0 <openlog@plt>
  42f52c:	mov	w1, #0x0                   	// #0
  42f530:	mov	w0, #0x0                   	// #0
  42f534:	bl	41cd90 <setpgid@plt>
  42f538:	cbnz	w0, 430e80 <ASN1_generate_nconf@plt+0x12510>
  42f53c:	ldrsw	x0, [x23, #4]
  42f540:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f544:	add	x1, x1, #0xf50
  42f548:	lsl	w0, w0, #2
  42f54c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  42f550:	ldr	w1, [x23, #4]
  42f554:	mov	x20, x0
  42f558:	mov	x0, #0x0                   	// #0
  42f55c:	cmp	w1, #0x0
  42f560:	b.le	42f574 <ASN1_generate_nconf@plt+0x10c04>
  42f564:	str	wzr, [x20, x0, lsl #2]
  42f568:	add	x0, x0, #0x1
  42f56c:	cmp	w1, w0
  42f570:	b.gt	42f564 <ASN1_generate_nconf@plt+0x10bf4>
  42f574:	adrp	x19, 42e000 <ASN1_generate_nconf@plt+0xf690>
  42f578:	add	x19, x19, #0x5b0
  42f57c:	mov	x1, x19
  42f580:	mov	w0, #0x2                   	// #2
  42f584:	bl	41bf30 <signal@plt>
  42f588:	mov	x1, x19
  42f58c:	mov	w0, #0xf                   	// #15
  42f590:	bl	41bf30 <signal@plt>
  42f594:	mov	w19, #0x0                   	// #0
  42f598:	ldr	w2, [x22, #32]
  42f59c:	cbnz	w2, 42f5e4 <ASN1_generate_nconf@plt+0x10c74>
  42f5a0:	adrp	x21, 468000 <ASN1_generate_nconf@plt+0x49690>
  42f5a4:	add	x21, x21, #0x948
  42f5a8:	ldr	w0, [x23, #4]
  42f5ac:	cmp	w19, w0
  42f5b0:	b.lt	430034 <ASN1_generate_nconf@plt+0x116c4>  // b.tstop
  42f5b4:	add	x1, sp, #0x260
  42f5b8:	mov	w2, #0x0                   	// #0
  42f5bc:	mov	w0, #0xffffffff            	// #-1
  42f5c0:	bl	41cd60 <waitpid@plt>
  42f5c4:	cmp	w0, #0x0
  42f5c8:	b.gt	42ff9c <ASN1_generate_nconf@plt+0x1162c>
  42f5cc:	bl	41bcb0 <__errno_location@plt>
  42f5d0:	ldr	w0, [x0]
  42f5d4:	cmp	w0, #0x4
  42f5d8:	b.ne	430f14 <ASN1_generate_nconf@plt+0x125a4>  // b.any
  42f5dc:	ldr	w2, [x23]
  42f5e0:	cbz	w2, 42f5a8 <ASN1_generate_nconf@plt+0x10c38>
  42f5e4:	mov	w0, #0x6                   	// #6
  42f5e8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  42f5ec:	add	x1, x1, #0x28
  42f5f0:	bl	41b8a0 <syslog@plt>
  42f5f4:	mov	x1, x20
  42f5f8:	mov	w0, #0x0                   	// #0
  42f5fc:	bl	42e6c8 <ASN1_generate_nconf@plt+0xfd58>
  42f600:	mov	w27, #0x1                   	// #1
  42f604:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f608:	ldp	x1, x0, [sp, #96]
  42f60c:	orr	x0, x0, x1
  42f610:	cbnz	x0, 42f418 <ASN1_generate_nconf@plt+0x10aa8>
  42f614:	ldr	x0, [sp, #536]
  42f618:	cmp	x0, #0x0
  42f61c:	ldr	x0, [sp, #304]
  42f620:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  42f624:	b.ne	42f418 <ASN1_generate_nconf@plt+0x10aa8>  // b.any
  42f628:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f62c:	ldr	x0, [x22, #56]
  42f630:	mov	w3, #0x1                   	// #1
  42f634:	ldr	x2, [x23, #8]
  42f638:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  42f63c:	add	x1, x1, #0xd68
  42f640:	str	xzr, [sp, #96]
  42f644:	str	w3, [sp, #112]
  42f648:	mov	x19, #0x0                   	// #0
  42f64c:	str	xzr, [sp, #224]
  42f650:	bl	419740 <BIO_printf@plt>
  42f654:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f658:	add	x26, x0, #0xaf0
  42f65c:	mov	x24, #0x0                   	// #0
  42f660:	str	xzr, [sp, #152]
  42f664:	str	xzr, [sp, #104]
  42f668:	str	xzr, [sp, #120]
  42f66c:	str	xzr, [sp, #136]
  42f670:	str	xzr, [sp, #168]
  42f674:	str	xzr, [sp, #184]
  42f678:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42f67c:	cmp	w1, #0x7f0
  42f680:	b.eq	42fbec <ASN1_generate_nconf@plt+0x1127c>  // b.none
  42f684:	b.le	42f6a8 <ASN1_generate_nconf@plt+0x10d38>
  42f688:	cmp	w1, #0x7f1
  42f68c:	b.ne	42f250 <ASN1_generate_nconf@plt+0x108e0>  // b.any
  42f690:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f694:	mov	w2, #0xa                   	// #10
  42f698:	mov	x1, #0x0                   	// #0
  42f69c:	bl	41d2c0 <strtol@plt>
  42f6a0:	str	w0, [x23, #4]
  42f6a4:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f6a8:	sub	w1, w1, #0x7d1
  42f6ac:	cmp	w1, #0x1d
  42f6b0:	b.hi	42f250 <ASN1_generate_nconf@plt+0x108e0>  // b.pmore
  42f6b4:	ldr	x1, [sp, #160]
  42f6b8:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  42f6bc:	cbz	w0, 42f6fc <ASN1_generate_nconf@plt+0x10d8c>
  42f6c0:	ldr	w0, [sp, #292]
  42f6c4:	add	w0, w0, #0x1
  42f6c8:	str	w0, [sp, #292]
  42f6cc:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f6d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f6d4:	mov	x26, x0
  42f6d8:	mov	w1, #0x3d                  	// #61
  42f6dc:	bl	41d830 <strchr@plt>
  42f6e0:	mov	x1, x0
  42f6e4:	cbz	x0, 430a7c <ASN1_generate_nconf@plt+0x1210c>
  42f6e8:	strb	wzr, [x1], #1
  42f6ec:	mov	x0, x26
  42f6f0:	add	x2, sp, #0x1e8
  42f6f4:	bl	41e360 <X509V3_add_value@plt>
  42f6f8:	cbnz	w0, 42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f6fc:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f700:	mov	x19, #0x0                   	// #0
  42f704:	add	x26, x0, #0xaf0
  42f708:	mov	w0, #0x1                   	// #1
  42f70c:	str	xzr, [sp, #96]
  42f710:	str	w0, [sp, #112]
  42f714:	b	42fbb8 <ASN1_generate_nconf@plt+0x11248>
  42f718:	ldr	x0, [sp, #192]
  42f71c:	cbz	x0, 42fdcc <ASN1_generate_nconf@plt+0x1145c>
  42f720:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f724:	mov	x1, x0
  42f728:	ldr	x0, [sp, #192]
  42f72c:	bl	41cf70 <OPENSSL_sk_push@plt>
  42f730:	cbnz	w0, 42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f734:	b	42f6fc <ASN1_generate_nconf@plt+0x10d8c>
  42f738:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f73c:	add	x1, sp, #0x1d8
  42f740:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  42f744:	cbnz	w0, 42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f748:	b	42f6fc <ASN1_generate_nconf@plt+0x10d8c>
  42f74c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f750:	str	x0, [sp, #168]
  42f754:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f758:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f75c:	str	x0, [sp, #152]
  42f760:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f764:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f768:	str	x0, [sp, #120]
  42f76c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f770:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f774:	mov	w2, #0xa                   	// #10
  42f778:	mov	x1, #0x0                   	// #0
  42f77c:	bl	41d2c0 <strtol@plt>
  42f780:	str	w0, [sp, #252]
  42f784:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f788:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f78c:	add	x1, sp, #0x1b8
  42f790:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  42f794:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f798:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f79c:	add	x1, sp, #0x1c0
  42f7a0:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  42f7a4:	ldr	w0, [sp, #252]
  42f7a8:	cmn	w0, #0x1
  42f7ac:	csel	w0, w0, wzr, ne  // ne = any
  42f7b0:	str	w0, [sp, #252]
  42f7b4:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f7b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f7bc:	str	x0, [sp, #336]
  42f7c0:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f7c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f7c8:	str	x0, [sp, #304]
  42f7cc:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f7d0:	ldr	x0, [sp, #464]
  42f7d4:	cbz	x0, 42fdc0 <ASN1_generate_nconf@plt+0x11450>
  42f7d8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f7dc:	mov	x21, x0
  42f7e0:	ldr	x0, [sp, #464]
  42f7e4:	str	x0, [sp, #112]
  42f7e8:	cbz	x19, 42fd74 <ASN1_generate_nconf@plt+0x11404>
  42f7ec:	ldr	x0, [sp, #480]
  42f7f0:	cbz	x0, 42fd54 <ASN1_generate_nconf@plt+0x113e4>
  42f7f4:	mov	x0, x19
  42f7f8:	bl	41d620 <X509_get_subject_name@plt>
  42f7fc:	mov	x3, x0
  42f800:	mov	x0, x19
  42f804:	str	x3, [sp, #224]
  42f808:	bl	41b8b0 <X509_get0_pubkey_bitstr@plt>
  42f80c:	mov	x2, x0
  42f810:	mov	x1, x21
  42f814:	mov	x0, #0x0                   	// #0
  42f818:	str	x2, [sp, #184]
  42f81c:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  42f820:	mov	x26, x0
  42f824:	ldr	x2, [sp, #184]
  42f828:	ldr	x3, [sp, #224]
  42f82c:	cbz	x0, 42fddc <ASN1_generate_nconf@plt+0x1146c>
  42f830:	mov	x1, x3
  42f834:	mov	x3, x0
  42f838:	ldr	x0, [sp, #112]
  42f83c:	bl	41e5f0 <OCSP_cert_id_new@plt>
  42f840:	mov	x21, x0
  42f844:	mov	x0, x26
  42f848:	bl	41b800 <ASN1_INTEGER_free@plt>
  42f84c:	cbz	x21, 42f860 <ASN1_generate_nconf@plt+0x10ef0>
  42f850:	ldr	x0, [sp, #128]
  42f854:	mov	x1, x21
  42f858:	bl	41cf70 <OPENSSL_sk_push@plt>
  42f85c:	cbnz	w0, 42fc08 <ASN1_generate_nconf@plt+0x11298>
  42f860:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42f864:	mov	w2, #0x1                   	// #1
  42f868:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f86c:	add	x1, x1, #0xd78
  42f870:	ldr	x0, [x22, #56]
  42f874:	str	xzr, [sp, #96]
  42f878:	str	w2, [sp, #112]
  42f87c:	mov	x19, #0x0                   	// #0
  42f880:	str	xzr, [sp, #152]
  42f884:	mov	x24, #0x0                   	// #0
  42f888:	str	xzr, [sp, #224]
  42f88c:	bl	419740 <BIO_printf@plt>
  42f890:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f894:	add	x26, x0, #0xaf0
  42f898:	str	xzr, [sp, #104]
  42f89c:	str	xzr, [sp, #120]
  42f8a0:	str	xzr, [sp, #136]
  42f8a4:	str	xzr, [sp, #168]
  42f8a8:	str	xzr, [sp, #184]
  42f8ac:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42f8b0:	ldr	x0, [sp, #144]
  42f8b4:	bl	41e260 <X509_free@plt>
  42f8b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f8bc:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  42f8c0:	mov	w1, #0x8005                	// #32773
  42f8c4:	add	x2, x2, #0x628
  42f8c8:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  42f8cc:	str	x0, [sp, #144]
  42f8d0:	cbz	x0, 42fd14 <ASN1_generate_nconf@plt+0x113a4>
  42f8d4:	ldr	x21, [sp, #464]
  42f8d8:	cbz	x21, 42fc34 <ASN1_generate_nconf@plt+0x112c4>
  42f8dc:	cbz	x19, 42fd74 <ASN1_generate_nconf@plt+0x11404>
  42f8e0:	ldr	x0, [sp, #480]
  42f8e4:	cbz	x0, 42fd64 <ASN1_generate_nconf@plt+0x113f4>
  42f8e8:	ldr	x1, [sp, #144]
  42f8ec:	mov	x0, x21
  42f8f0:	mov	x2, x19
  42f8f4:	bl	41d290 <OCSP_cert_to_id@plt>
  42f8f8:	mov	x21, x0
  42f8fc:	cbnz	x0, 42f850 <ASN1_generate_nconf@plt+0x10ee0>
  42f900:	b	42f860 <ASN1_generate_nconf@plt+0x10ef0>
  42f904:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f908:	adrp	x2, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42f90c:	mov	w1, #0x8005                	// #32773
  42f910:	add	x2, x2, #0xd38
  42f914:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  42f918:	mov	x19, x0
  42f91c:	cbz	x0, 430a94 <ASN1_generate_nconf@plt+0x12124>
  42f920:	ldr	x0, [sp, #176]
  42f924:	cbz	x0, 42fd08 <ASN1_generate_nconf@plt+0x11398>
  42f928:	ldr	x0, [sp, #176]
  42f92c:	mov	x1, x19
  42f930:	bl	41cf70 <OPENSSL_sk_push@plt>
  42f934:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f938:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f93c:	str	x0, [sp, #544]
  42f940:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f944:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f948:	str	x0, [sp, #320]
  42f94c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f950:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f954:	str	x0, [sp, #296]
  42f958:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f95c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f960:	str	x0, [sp, #264]
  42f964:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f968:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f96c:	add	x1, sp, #0x230
  42f970:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  42f974:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f978:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f97c:	add	x1, sp, #0x228
  42f980:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  42f984:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f988:	mov	w0, #0x1                   	// #1
  42f98c:	str	w0, [sp, #372]
  42f990:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f994:	mov	w0, #0x1                   	// #1
  42f998:	str	w0, [sp, #368]
  42f99c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9a4:	str	x0, [sp, #360]
  42f9a8:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9ac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9b0:	str	x0, [sp, #352]
  42f9b4:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9bc:	str	x0, [sp, #272]
  42f9c0:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9c8:	str	x0, [sp, #312]
  42f9cc:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9d4:	str	x0, [sp, #272]
  42f9d8:	ldr	x1, [sp, #232]
  42f9dc:	orr	x1, x1, #0x200
  42f9e0:	str	x1, [sp, #232]
  42f9e4:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9ec:	str	x0, [sp, #280]
  42f9f0:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42f9f4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42f9f8:	str	x0, [sp, #96]
  42f9fc:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa00:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fa04:	str	x0, [sp, #104]
  42fa08:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa0c:	mov	w0, #0x1                   	// #1
  42fa10:	str	w0, [sp, #260]
  42fa14:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa18:	mov	w0, #0x1                   	// #1
  42fa1c:	str	w0, [sp, #288]
  42fa20:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa24:	mov	w0, #0x1                   	// #1
  42fa28:	str	w0, [sp, #260]
  42fa2c:	str	w0, [sp, #288]
  42fa30:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa34:	mov	w0, #0x1                   	// #1
  42fa38:	str	w0, [sp, #348]
  42fa3c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa40:	ldr	x0, [sp, #232]
  42fa44:	orr	x0, x0, #0x2
  42fa48:	str	x0, [sp, #232]
  42fa4c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa50:	ldr	x0, [sp, #232]
  42fa54:	orr	x0, x0, #0x200
  42fa58:	str	x0, [sp, #232]
  42fa5c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa60:	ldr	x0, [sp, #232]
  42fa64:	orr	x0, x0, #0x20
  42fa68:	str	x0, [sp, #232]
  42fa6c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa70:	ldr	x0, [sp, #232]
  42fa74:	orr	x0, x0, #0x100
  42fa78:	str	x0, [sp, #232]
  42fa7c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa80:	ldr	x0, [sp, #232]
  42fa84:	orr	x0, x0, #0x8
  42fa88:	str	x0, [sp, #232]
  42fa8c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fa90:	ldr	x0, [sp, #232]
  42fa94:	orr	x0, x0, #0x10
  42fa98:	str	x0, [sp, #232]
  42fa9c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42faa0:	ldr	x0, [sp, #232]
  42faa4:	orr	x0, x0, #0x4
  42faa8:	str	x0, [sp, #232]
  42faac:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fab0:	mov	x0, #0x1                   	// #1
  42fab4:	str	x0, [sp, #328]
  42fab8:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fabc:	ldr	x0, [sp, #240]
  42fac0:	orr	x0, x0, #0x400
  42fac4:	str	x0, [sp, #240]
  42fac8:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42facc:	ldr	x0, [sp, #240]
  42fad0:	orr	x0, x0, #0x1
  42fad4:	str	x0, [sp, #240]
  42fad8:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fadc:	str	wzr, [sp, #256]
  42fae0:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fae4:	mov	w0, #0x2                   	// #2
  42fae8:	str	w0, [sp, #256]
  42faec:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42faf0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42faf4:	str	x0, [sp, #536]
  42faf8:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fafc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fb00:	str	x0, [sp, #528]
  42fb04:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fb08:	ldr	x0, [sp, #216]
  42fb0c:	adrp	x26, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fb10:	add	x26, x26, #0xaf0
  42fb14:	mov	w2, #0x129                 	// #297
  42fb18:	mov	x1, x26
  42fb1c:	bl	41b1e0 <CRYPTO_free@plt>
  42fb20:	ldr	x0, [sp, #208]
  42fb24:	mov	x1, x26
  42fb28:	mov	w2, #0x12a                 	// #298
  42fb2c:	bl	41b1e0 <CRYPTO_free@plt>
  42fb30:	ldr	x0, [sp, #200]
  42fb34:	mov	x1, x26
  42fb38:	mov	w2, #0x12b                 	// #299
  42fb3c:	bl	41b1e0 <CRYPTO_free@plt>
  42fb40:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fb44:	add	x4, sp, #0x1bc
  42fb48:	add	x3, sp, #0x220
  42fb4c:	add	x2, sp, #0x218
  42fb50:	add	x1, sp, #0x210
  42fb54:	bl	41beb0 <OCSP_parse_url@plt>
  42fb58:	cbz	w0, 430aa4 <ASN1_generate_nconf@plt+0x12134>
  42fb5c:	ldr	x0, [sp, #528]
  42fb60:	str	x0, [sp, #216]
  42fb64:	ldr	x0, [sp, #536]
  42fb68:	str	x0, [sp, #208]
  42fb6c:	ldr	x0, [sp, #544]
  42fb70:	str	x0, [sp, #200]
  42fb74:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fb78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fb7c:	mov	w2, #0xa                   	// #10
  42fb80:	mov	x1, #0x0                   	// #0
  42fb84:	bl	41d2c0 <strtol@plt>
  42fb88:	str	w0, [sp, #344]
  42fb8c:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fb90:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fb94:	str	x0, [sp, #136]
  42fb98:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fb9c:	mov	x0, x24
  42fba0:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  42fba4:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fba8:	add	x26, x0, #0xaf0
  42fbac:	mov	x19, #0x0                   	// #0
  42fbb0:	str	xzr, [sp, #96]
  42fbb4:	str	wzr, [sp, #112]
  42fbb8:	mov	x24, #0x0                   	// #0
  42fbbc:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fbc0:	str	xzr, [sp, #104]
  42fbc4:	str	xzr, [sp, #120]
  42fbc8:	str	xzr, [sp, #136]
  42fbcc:	str	xzr, [sp, #152]
  42fbd0:	str	xzr, [sp, #168]
  42fbd4:	str	xzr, [sp, #184]
  42fbd8:	str	xzr, [sp, #224]
  42fbdc:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42fbe0:	mov	w0, #0x1                   	// #1
  42fbe4:	str	w0, [sp, #112]
  42fbe8:	b	42f3cc <ASN1_generate_nconf@plt+0x10a5c>
  42fbec:	cbnz	w21, 42fcec <ASN1_generate_nconf@plt+0x1137c>
  42fbf0:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  42fbf4:	add	x1, sp, #0x1d0
  42fbf8:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  42fbfc:	cbz	w0, 42f628 <ASN1_generate_nconf@plt+0x10cb8>
  42fc00:	mov	w21, #0x1                   	// #1
  42fc04:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fc08:	ldr	x0, [sp, #480]
  42fc0c:	mov	x1, x21
  42fc10:	bl	41e6f0 <OCSP_request_add0_id@plt>
  42fc14:	cbz	x0, 42f860 <ASN1_generate_nconf@plt+0x10ef0>
  42fc18:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  42fc1c:	mov	x1, x0
  42fc20:	mov	x0, x28
  42fc24:	bl	41cf70 <OPENSSL_sk_push@plt>
  42fc28:	cbz	w0, 42f6fc <ASN1_generate_nconf@plt+0x10d8c>
  42fc2c:	mov	w21, #0x0                   	// #0
  42fc30:	b	42f250 <ASN1_generate_nconf@plt+0x108e0>
  42fc34:	bl	41c390 <EVP_sha1@plt>
  42fc38:	mov	x21, x0
  42fc3c:	str	x0, [sp, #464]
  42fc40:	b	42f8dc <ASN1_generate_nconf@plt+0x10f6c>
  42fc44:	ldr	w0, [sp, #256]
  42fc48:	cmp	w0, #0x2
  42fc4c:	csel	w0, w0, wzr, eq  // eq = none
  42fc50:	str	w0, [sp, #256]
  42fc54:	ldr	x0, [sp, #104]
  42fc58:	cbz	x0, 42fe30 <ASN1_generate_nconf@plt+0x114c0>
  42fc5c:	mov	w2, #0x4                   	// #4
  42fc60:	mov	w1, #0x72                  	// #114
  42fc64:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  42fc68:	mov	x19, x0
  42fc6c:	cbz	x0, 430ae4 <ASN1_generate_nconf@plt+0x12174>
  42fc70:	adrp	x1, 41d000 <BIO_test_flags@plt>
  42fc74:	add	x1, x1, #0x610
  42fc78:	mov	x2, x0
  42fc7c:	mov	x3, #0x0                   	// #0
  42fc80:	adrp	x0, 419000 <d2i_ECPrivateKey_bio@plt-0x560>
  42fc84:	add	x0, x0, #0xa50
  42fc88:	bl	419890 <ASN1_d2i_bio@plt>
  42fc8c:	mov	x1, x0
  42fc90:	mov	x0, x19
  42fc94:	str	x1, [sp, #480]
  42fc98:	bl	41df00 <BIO_free@plt>
  42fc9c:	ldr	x19, [sp, #480]
  42fca0:	cbnz	x19, 42f438 <ASN1_generate_nconf@plt+0x10ac8>
  42fca4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fca8:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fcac:	add	x1, x1, #0xe10
  42fcb0:	str	xzr, [sp, #96]
  42fcb4:	ldr	x0, [x22, #56]
  42fcb8:	str	xzr, [sp, #120]
  42fcbc:	str	xzr, [sp, #152]
  42fcc0:	mov	x24, #0x0                   	// #0
  42fcc4:	str	xzr, [sp, #168]
  42fcc8:	str	xzr, [sp, #224]
  42fccc:	bl	419740 <BIO_printf@plt>
  42fcd0:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fcd4:	add	x26, x0, #0xaf0
  42fcd8:	mov	w0, #0x1                   	// #1
  42fcdc:	str	xzr, [sp, #104]
  42fce0:	str	w0, [sp, #112]
  42fce4:	str	xzr, [sp, #136]
  42fce8:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42fcec:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fcf0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fcf4:	ldr	x2, [x23, #8]
  42fcf8:	add	x1, x1, #0xde0
  42fcfc:	ldr	x0, [x22, #56]
  42fd00:	bl	419740 <BIO_printf@plt>
  42fd04:	b	42f62c <ASN1_generate_nconf@plt+0x10cbc>
  42fd08:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42fd0c:	str	x0, [sp, #176]
  42fd10:	cbnz	x0, 42f928 <ASN1_generate_nconf@plt+0x10fb8>
  42fd14:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fd18:	add	x26, x0, #0xaf0
  42fd1c:	mov	x19, #0x0                   	// #0
  42fd20:	str	xzr, [sp, #96]
  42fd24:	mov	w0, #0x1                   	// #1
  42fd28:	mov	x24, #0x0                   	// #0
  42fd2c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fd30:	str	xzr, [sp, #104]
  42fd34:	str	w0, [sp, #112]
  42fd38:	str	xzr, [sp, #120]
  42fd3c:	str	xzr, [sp, #136]
  42fd40:	str	xzr, [sp, #152]
  42fd44:	str	xzr, [sp, #168]
  42fd48:	str	xzr, [sp, #184]
  42fd4c:	str	xzr, [sp, #224]
  42fd50:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42fd54:	bl	419a50 <OCSP_REQUEST_new@plt>
  42fd58:	str	x0, [sp, #480]
  42fd5c:	cbz	x0, 42f860 <ASN1_generate_nconf@plt+0x10ef0>
  42fd60:	b	42f7f4 <ASN1_generate_nconf@plt+0x10e84>
  42fd64:	bl	419a50 <OCSP_REQUEST_new@plt>
  42fd68:	str	x0, [sp, #480]
  42fd6c:	cbz	x0, 42f860 <ASN1_generate_nconf@plt+0x10ef0>
  42fd70:	b	42f8e8 <ASN1_generate_nconf@plt+0x10f78>
  42fd74:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fd78:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fd7c:	add	x1, x1, #0xd50
  42fd80:	str	xzr, [sp, #96]
  42fd84:	ldr	x0, [x22, #56]
  42fd88:	str	xzr, [sp, #120]
  42fd8c:	str	xzr, [sp, #152]
  42fd90:	mov	x24, #0x0                   	// #0
  42fd94:	str	xzr, [sp, #168]
  42fd98:	str	xzr, [sp, #224]
  42fd9c:	bl	419740 <BIO_printf@plt>
  42fda0:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fda4:	add	x26, x0, #0xaf0
  42fda8:	mov	w0, #0x1                   	// #1
  42fdac:	str	xzr, [sp, #104]
  42fdb0:	str	w0, [sp, #112]
  42fdb4:	str	xzr, [sp, #136]
  42fdb8:	str	xzr, [sp, #184]
  42fdbc:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42fdc0:	bl	41c390 <EVP_sha1@plt>
  42fdc4:	str	x0, [sp, #464]
  42fdc8:	b	42f7d8 <ASN1_generate_nconf@plt+0x10e68>
  42fdcc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  42fdd0:	str	x0, [sp, #192]
  42fdd4:	cbnz	x0, 42f720 <ASN1_generate_nconf@plt+0x10db0>
  42fdd8:	b	42fd14 <ASN1_generate_nconf@plt+0x113a4>
  42fddc:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fde0:	mov	x2, x21
  42fde4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fde8:	add	x1, x1, #0xd98
  42fdec:	ldr	x0, [x22, #56]
  42fdf0:	str	xzr, [sp, #96]
  42fdf4:	str	x26, [sp, #136]
  42fdf8:	mov	x19, #0x0                   	// #0
  42fdfc:	str	xzr, [sp, #152]
  42fe00:	mov	x24, #0x0                   	// #0
  42fe04:	str	xzr, [sp, #224]
  42fe08:	bl	419740 <BIO_printf@plt>
  42fe0c:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fe10:	add	x26, x0, #0xaf0
  42fe14:	mov	w0, #0x1                   	// #1
  42fe18:	str	xzr, [sp, #104]
  42fe1c:	str	w0, [sp, #112]
  42fe20:	str	xzr, [sp, #120]
  42fe24:	str	xzr, [sp, #168]
  42fe28:	str	xzr, [sp, #184]
  42fe2c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42fe30:	ldr	x0, [sp, #536]
  42fe34:	str	x0, [sp, #136]
  42fe38:	cbz	x0, 42f43c <ASN1_generate_nconf@plt+0x10acc>
  42fe3c:	bl	41d230 <BIO_f_buffer@plt>
  42fe40:	bl	41b620 <BIO_new@plt>
  42fe44:	mov	x20, x0
  42fe48:	cbz	x0, 430da0 <ASN1_generate_nconf@plt+0x12430>
  42fe4c:	bl	41a8b0 <BIO_s_accept@plt>
  42fe50:	bl	41b620 <BIO_new@plt>
  42fe54:	mov	x19, x0
  42fe58:	cbz	x0, 430a10 <ASN1_generate_nconf@plt+0x120a0>
  42fe5c:	mov	x3, #0x0                   	// #0
  42fe60:	mov	x2, #0x1                   	// #1
  42fe64:	mov	w1, #0x83                  	// #131
  42fe68:	bl	41de90 <BIO_ctrl@plt>
  42fe6c:	tbnz	x0, #63, 430a10 <ASN1_generate_nconf@plt+0x120a0>
  42fe70:	ldr	x3, [sp, #136]
  42fe74:	mov	x0, x19
  42fe78:	mov	x2, #0x1                   	// #1
  42fe7c:	mov	w1, #0x76                  	// #118
  42fe80:	bl	41de90 <BIO_ctrl@plt>
  42fe84:	tbnz	x0, #63, 430a10 <ASN1_generate_nconf@plt+0x120a0>
  42fe88:	mov	x3, x20
  42fe8c:	mov	x2, #0x3                   	// #3
  42fe90:	mov	w1, #0x76                  	// #118
  42fe94:	mov	x0, x19
  42fe98:	bl	41de90 <BIO_ctrl@plt>
  42fe9c:	str	x19, [sp, #136]
  42fea0:	mov	x0, x19
  42fea4:	mov	x3, #0x0                   	// #0
  42fea8:	mov	x2, #0x0                   	// #0
  42feac:	mov	w1, #0x65                  	// #101
  42feb0:	bl	41de90 <BIO_ctrl@plt>
  42feb4:	cmp	x0, #0x0
  42feb8:	b.gt	42f43c <ASN1_generate_nconf@plt+0x10acc>
  42febc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42fec0:	mov	w0, #0x3                   	// #3
  42fec4:	add	x1, x1, #0xe50
  42fec8:	mov	x20, #0x0                   	// #0
  42fecc:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  42fed0:	mov	x0, x19
  42fed4:	bl	41ce30 <BIO_free_all@plt>
  42fed8:	mov	x0, x20
  42fedc:	str	xzr, [sp, #96]
  42fee0:	bl	41df00 <BIO_free@plt>
  42fee4:	mov	x19, #0x0                   	// #0
  42fee8:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42feec:	mov	x24, #0x0                   	// #0
  42fef0:	add	x26, x0, #0xaf0
  42fef4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42fef8:	mov	w0, #0x1                   	// #1
  42fefc:	str	w0, [sp, #112]
  42ff00:	str	xzr, [sp, #120]
  42ff04:	str	xzr, [sp, #136]
  42ff08:	str	xzr, [sp, #152]
  42ff0c:	str	xzr, [sp, #168]
  42ff10:	str	xzr, [sp, #224]
  42ff14:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42ff18:	ldr	x0, [sp, #304]
  42ff1c:	str	xzr, [sp, #224]
  42ff20:	cbnz	x0, 4308d4 <ASN1_generate_nconf@plt+0x11f64>
  42ff24:	str	x0, [sp, #120]
  42ff28:	str	xzr, [sp, #104]
  42ff2c:	b	42f50c <ASN1_generate_nconf@plt+0x10b9c>
  42ff30:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ff34:	mov	x19, #0x0                   	// #0
  42ff38:	add	x26, x0, #0xaf0
  42ff3c:	mov	x24, #0x0                   	// #0
  42ff40:	mov	w0, #0x1                   	// #1
  42ff44:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42ff48:	stp	xzr, xzr, [sp, #96]
  42ff4c:	str	w0, [sp, #112]
  42ff50:	str	xzr, [sp, #120]
  42ff54:	str	xzr, [sp, #152]
  42ff58:	str	xzr, [sp, #168]
  42ff5c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42ff60:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  42ff64:	add	x26, x0, #0xaf0
  42ff68:	mov	x19, #0x0                   	// #0
  42ff6c:	str	xzr, [sp, #96]
  42ff70:	mov	w0, #0x1                   	// #1
  42ff74:	mov	x24, #0x0                   	// #0
  42ff78:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  42ff7c:	str	xzr, [sp, #104]
  42ff80:	str	w0, [sp, #112]
  42ff84:	str	xzr, [sp, #120]
  42ff88:	str	xzr, [sp, #136]
  42ff8c:	str	xzr, [sp, #152]
  42ff90:	str	xzr, [sp, #168]
  42ff94:	str	xzr, [sp, #224]
  42ff98:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  42ff9c:	cmp	w19, #0x0
  42ffa0:	b.le	430efc <ASN1_generate_nconf@plt+0x1258c>
  42ffa4:	mov	x2, x20
  42ffa8:	mov	w1, #0x0                   	// #0
  42ffac:	b	42ffc0 <ASN1_generate_nconf@plt+0x11650>
  42ffb0:	add	w1, w1, #0x1
  42ffb4:	add	x2, x2, #0x4
  42ffb8:	cmp	w19, w1
  42ffbc:	b.eq	42ffd4 <ASN1_generate_nconf@plt+0x11664>  // b.none
  42ffc0:	ldr	w3, [x2]
  42ffc4:	cmp	w0, w3
  42ffc8:	b.ne	42ffb0 <ASN1_generate_nconf@plt+0x11640>  // b.any
  42ffcc:	sub	w19, w19, #0x1
  42ffd0:	str	wzr, [x2]
  42ffd4:	ldr	w2, [x23, #4]
  42ffd8:	cmp	w1, w2
  42ffdc:	b.ge	430edc <ASN1_generate_nconf@plt+0x1256c>  // b.tcont
  42ffe0:	ldr	w1, [sp, #608]
  42ffe4:	cbz	w1, 43002c <ASN1_generate_nconf@plt+0x116bc>
  42ffe8:	ands	w3, w1, #0x7f
  42ffec:	b.eq	430e28 <ASN1_generate_nconf@plt+0x124b8>  // b.none
  42fff0:	add	w2, w3, #0x1
  42fff4:	sbfx	x2, x2, #1, #7
  42fff8:	cmp	w2, #0x0
  42fffc:	b.le	430024 <ASN1_generate_nconf@plt+0x116b4>
  430000:	tst	x1, #0x80
  430004:	adrp	x4, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430008:	add	x4, x4, #0xd10
  43000c:	sxtw	x2, w0
  430010:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430014:	csel	x4, x4, x21, ne  // ne = any
  430018:	add	x1, x1, #0xfc8
  43001c:	mov	w0, #0x4                   	// #4
  430020:	bl	41b8a0 <syslog@plt>
  430024:	mov	w0, #0x1                   	// #1
  430028:	bl	41aef0 <sleep@plt>
  43002c:	ldr	w2, [x23]
  430030:	cbnz	w2, 42f5e4 <ASN1_generate_nconf@plt+0x10c74>
  430034:	bl	41c060 <fork@plt>
  430038:	mov	w3, w0
  43003c:	cmn	w0, #0x1
  430040:	b.eq	4309a8 <ASN1_generate_nconf@plt+0x12038>  // b.none
  430044:	cbz	w0, 430968 <ASN1_generate_nconf@plt+0x11ff8>
  430048:	ldr	w0, [x23, #4]
  43004c:	cmp	w0, #0x0
  430050:	b.le	430f38 <ASN1_generate_nconf@plt+0x125c8>
  430054:	sub	w1, w0, #0x1
  430058:	mov	x0, x20
  43005c:	add	x1, x1, #0x1
  430060:	add	x1, x20, x1, lsl #2
  430064:	b	430074 <ASN1_generate_nconf@plt+0x11704>
  430068:	add	x0, x0, #0x4
  43006c:	cmp	x1, x0
  430070:	b.eq	430f38 <ASN1_generate_nconf@plt+0x125c8>  // b.none
  430074:	ldr	w2, [x0]
  430078:	cbnz	w2, 430068 <ASN1_generate_nconf@plt+0x116f8>
  43007c:	add	w19, w19, #0x1
  430080:	str	w3, [x0]
  430084:	b	42f5dc <ASN1_generate_nconf@plt+0x10c6c>
  430088:	ldr	x0, [sp, #136]
  43008c:	cmp	x0, #0x0
  430090:	ldr	w0, [sp, #344]
  430094:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  430098:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43009c:	add	x26, x0, #0xaf0
  4300a0:	b.gt	4309cc <ASN1_generate_nconf@plt+0x1205c>
  4300a4:	ldr	x0, [sp, #136]
  4300a8:	cbnz	x0, 430af4 <ASN1_generate_nconf@plt+0x12184>
  4300ac:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4300b0:	add	x26, x0, #0xaf0
  4300b4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4300b8:	stp	x22, x28, [sp, #384]
  4300bc:	ldr	x28, [sp, #104]
  4300c0:	str	xzr, [sp, #152]
  4300c4:	str	xzr, [sp, #168]
  4300c8:	str	w27, [sp, #424]
  4300cc:	str	w25, [sp, #428]
  4300d0:	ldr	x0, [sp, #136]
  4300d4:	cbz	x0, 4306b4 <ASN1_generate_nconf@plt+0x11d44>
  4300d8:	cbz	x28, 430180 <ASN1_generate_nconf@plt+0x11810>
  4300dc:	ldr	x1, [x28, #16]
  4300e0:	add	x2, sp, #0x260
  4300e4:	mov	w0, #0x0                   	// #0
  4300e8:	bl	41be30 <__xstat@plt>
  4300ec:	cmn	w0, #0x1
  4300f0:	b.eq	430180 <ASN1_generate_nconf@plt+0x11810>  // b.none
  4300f4:	ldr	x1, [x28, #112]
  4300f8:	ldr	x0, [sp, #696]
  4300fc:	cmp	x1, x0
  430100:	b.ne	430134 <ASN1_generate_nconf@plt+0x117c4>  // b.any
  430104:	ldr	x1, [x28, #128]
  430108:	ldr	x0, [sp, #712]
  43010c:	cmp	x1, x0
  430110:	b.ne	430134 <ASN1_generate_nconf@plt+0x117c4>  // b.any
  430114:	ldr	x1, [x28, #32]
  430118:	ldr	x0, [sp, #616]
  43011c:	cmp	x1, x0
  430120:	b.ne	430134 <ASN1_generate_nconf@plt+0x117c4>  // b.any
  430124:	ldr	x1, [x28, #24]
  430128:	ldr	x0, [sp, #608]
  43012c:	cmp	x1, x0
  430130:	b.eq	430180 <ASN1_generate_nconf@plt+0x11810>  // b.none
  430134:	mov	w0, #0x6                   	// #6
  430138:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  43013c:	add	x1, x1, #0x70
  430140:	bl	41b8a0 <syslog@plt>
  430144:	ldr	x0, [sp, #304]
  430148:	mov	x1, #0x0                   	// #0
  43014c:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  430150:	mov	x19, x0
  430154:	cbz	x0, 430164 <ASN1_generate_nconf@plt+0x117f4>
  430158:	bl	458fe0 <ASN1_generate_nconf@plt+0x3a670>
  43015c:	cmp	w0, #0x0
  430160:	b.gt	430958 <ASN1_generate_nconf@plt+0x11fe8>
  430164:	mov	x0, x19
  430168:	bl	459590 <ASN1_generate_nconf@plt+0x3ac20>
  43016c:	ldr	x2, [sp, #304]
  430170:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430174:	mov	w0, #0x3                   	// #3
  430178:	add	x1, x1, #0x90
  43017c:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  430180:	ldr	w3, [sp, #344]
  430184:	add	x1, sp, #0x1c8
  430188:	ldr	x2, [sp, #136]
  43018c:	add	x0, sp, #0x1e0
  430190:	str	xzr, [sp, #480]
  430194:	bl	42e8b0 <ASN1_generate_nconf@plt+0xff40>
  430198:	cbz	w0, 4300d0 <ASN1_generate_nconf@plt+0x11760>
  43019c:	ldr	x19, [sp, #480]
  4301a0:	cbz	x19, 4309f0 <ASN1_generate_nconf@plt+0x12080>
  4301a4:	ldr	w0, [sp, #256]
  4301a8:	cbnz	w0, 43080c <ASN1_generate_nconf@plt+0x11e9c>
  4301ac:	ldr	x0, [sp, #280]
  4301b0:	cbz	x0, 430254 <ASN1_generate_nconf@plt+0x118e4>
  4301b4:	ldr	x0, [sp, #264]
  4301b8:	adrp	x2, 464000 <ASN1_generate_nconf@plt+0x45690>
  4301bc:	ldr	x3, [sp, #280]
  4301c0:	cmp	x0, #0x0
  4301c4:	add	x2, x2, #0x100
  4301c8:	mov	w1, #0x8005                	// #32773
  4301cc:	csel	x0, x0, x3, ne  // ne = any
  4301d0:	str	x0, [sp, #264]
  4301d4:	mov	x0, x3
  4301d8:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  4301dc:	str	x0, [sp, #152]
  4301e0:	cbz	x0, 430dc8 <ASN1_generate_nconf@plt+0x12458>
  4301e4:	ldr	x0, [sp, #312]
  4301e8:	cbz	x0, 43020c <ASN1_generate_nconf@plt+0x1189c>
  4301ec:	ldr	x0, [sp, #312]
  4301f0:	adrp	x4, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4301f4:	add	x1, sp, #0x1f0
  4301f8:	add	x4, x4, #0x128
  4301fc:	mov	x3, #0x0                   	// #0
  430200:	mov	w2, #0x8005                	// #32773
  430204:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  430208:	cbz	w0, 430820 <ASN1_generate_nconf@plt+0x11eb0>
  43020c:	ldr	x0, [sp, #264]
  430210:	adrp	x5, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430214:	mov	x4, #0x0                   	// #0
  430218:	add	x5, x5, #0x110
  43021c:	mov	x3, #0x0                   	// #0
  430220:	mov	w2, #0x0                   	// #0
  430224:	mov	w1, #0x8005                	// #32773
  430228:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43022c:	str	x0, [sp, #168]
  430230:	cbz	x0, 430da8 <ASN1_generate_nconf@plt+0x12438>
  430234:	ldr	x1, [sp, #152]
  430238:	mov	x3, #0x0                   	// #0
  43023c:	ldr	x2, [sp, #168]
  430240:	ldr	x5, [sp, #328]
  430244:	ldr	x0, [sp, #480]
  430248:	ldr	x4, [sp, #496]
  43024c:	bl	41d6d0 <OCSP_request_sign@plt>
  430250:	cbz	w0, 430df8 <ASN1_generate_nconf@plt+0x12488>
  430254:	ldr	w0, [sp, #288]
  430258:	cbz	w0, 430270 <ASN1_generate_nconf@plt+0x11900>
  43025c:	ldr	x1, [sp, #480]
  430260:	cbz	x1, 430270 <ASN1_generate_nconf@plt+0x11900>
  430264:	ldr	x0, [sp, #184]
  430268:	mov	x2, #0x0                   	// #0
  43026c:	bl	41e2b0 <OCSP_REQUEST_print@plt>
  430270:	ldr	x0, [sp, #296]
  430274:	cbz	x0, 4302a8 <ASN1_generate_nconf@plt+0x11938>
  430278:	mov	w2, #0x4                   	// #4
  43027c:	mov	w1, #0x77                  	// #119
  430280:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  430284:	mov	x19, x0
  430288:	cbz	x0, 43073c <ASN1_generate_nconf@plt+0x11dcc>
  43028c:	ldr	x2, [sp, #480]
  430290:	mov	x1, x0
  430294:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  430298:	add	x0, x0, #0x90
  43029c:	bl	41d2e0 <ASN1_i2d_bio@plt>
  4302a0:	mov	x0, x19
  4302a4:	bl	41df00 <BIO_free@plt>
  4302a8:	cbz	x28, 430714 <ASN1_generate_nconf@plt+0x11da4>
  4302ac:	ldr	x0, [sp, #384]
  4302b0:	str	xzr, [sp, #568]
  4302b4:	ldp	x1, x25, [sp, #472]
  4302b8:	ldr	x0, [x0, #56]
  4302bc:	stp	x0, x1, [sp, #400]
  4302c0:	ldr	w19, [sp, #448]
  4302c4:	ldr	x1, [sp, #512]
  4302c8:	mov	x0, x25
  4302cc:	str	x1, [sp, #416]
  4302d0:	ldr	x21, [sp, #520]
  4302d4:	bl	41a920 <OCSP_request_onereq_count@plt>
  4302d8:	str	w0, [sp, #104]
  4302dc:	cmp	w0, #0x0
  4302e0:	b.le	4308b0 <ASN1_generate_nconf@plt+0x11f40>
  4302e4:	bl	41e6e0 <OCSP_BASICRESP_new@plt>
  4302e8:	mov	x27, x0
  4302ec:	mov	x1, #0x0                   	// #0
  4302f0:	mov	x0, #0x0                   	// #0
  4302f4:	bl	41b730 <X509_gmtime_adj@plt>
  4302f8:	str	xzr, [sp, #336]
  4302fc:	ldr	w1, [sp, #252]
  430300:	str	x0, [sp, #376]
  430304:	cmn	w1, #0x1
  430308:	b.eq	43032c <ASN1_generate_nconf@plt+0x119bc>  // b.none
  43030c:	lsl	w2, w19, #4
  430310:	mov	x3, #0x0                   	// #0
  430314:	sub	w2, w2, w19
  430318:	mov	x0, #0x0                   	// #0
  43031c:	lsl	w2, w2, #2
  430320:	sxtw	x2, w2
  430324:	bl	41b0b0 <X509_time_adj_ex@plt>
  430328:	str	x0, [sp, #336]
  43032c:	mov	w24, #0x0                   	// #0
  430330:	mov	w1, w24
  430334:	mov	x0, x25
  430338:	bl	41bce0 <OCSP_request_onereq_get0@plt>
  43033c:	bl	41aa40 <OCSP_onereq_get0_id@plt>
  430340:	mov	x4, x0
  430344:	add	x1, sp, #0x248
  430348:	mov	x3, #0x0                   	// #0
  43034c:	mov	x2, #0x0                   	// #0
  430350:	mov	x22, x0
  430354:	mov	x0, #0x0                   	// #0
  430358:	bl	4195b0 <OCSP_id_get0_info@plt>
  43035c:	ldr	x0, [sp, #584]
  430360:	bl	41a2b0 <OBJ_obj2nid@plt>
  430364:	bl	41de40 <OBJ_nid2sn@plt>
  430368:	bl	41a9b0 <EVP_get_digestbyname@plt>
  43036c:	mov	x23, x0
  430370:	cbz	x0, 4307a0 <ASN1_generate_nconf@plt+0x11e30>
  430374:	mov	w20, #0x0                   	// #0
  430378:	mov	w19, #0x0                   	// #0
  43037c:	b	4303c0 <ASN1_generate_nconf@plt+0x11a50>
  430380:	cbnz	w20, 430574 <ASN1_generate_nconf@plt+0x11c04>
  430384:	mov	w1, w19
  430388:	mov	x0, x21
  43038c:	bl	419630 <OPENSSL_sk_value@plt>
  430390:	mov	x2, x0
  430394:	mov	x1, #0x0                   	// #0
  430398:	mov	x0, x23
  43039c:	bl	41d290 <OCSP_cert_to_id@plt>
  4303a0:	mov	x20, x0
  4303a4:	mov	x1, x22
  4303a8:	bl	41d870 <OCSP_id_issuer_cmp@plt>
  4303ac:	cmp	w0, #0x0
  4303b0:	add	w19, w19, #0x1
  4303b4:	mov	x0, x20
  4303b8:	cset	w20, eq  // eq = none
  4303bc:	bl	419950 <OCSP_CERTID_free@plt>
  4303c0:	mov	x0, x21
  4303c4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4303c8:	cmp	w19, w0
  4303cc:	b.lt	430380 <ASN1_generate_nconf@plt+0x11a10>  // b.tstop
  4303d0:	cbnz	w20, 430574 <ASN1_generate_nconf@plt+0x11c04>
  4303d4:	ldr	x6, [sp, #336]
  4303d8:	mov	x1, x22
  4303dc:	ldr	x5, [sp, #376]
  4303e0:	mov	x0, x27
  4303e4:	mov	x4, #0x0                   	// #0
  4303e8:	mov	w3, #0x0                   	// #0
  4303ec:	mov	w2, #0x2                   	// #2
  4303f0:	bl	41b070 <OCSP_basic_add1_status@plt>
  4303f4:	ldr	w0, [sp, #104]
  4303f8:	add	w24, w24, #0x1
  4303fc:	cmp	w0, w24
  430400:	b.ne	430330 <ASN1_generate_nconf@plt+0x119c0>  // b.any
  430404:	mov	x1, x25
  430408:	mov	x0, x27
  43040c:	bl	41a150 <OCSP_copy_nonce@plt>
  430410:	bl	41bea0 <EVP_MD_CTX_new@plt>
  430414:	mov	x23, x0
  430418:	cbz	x0, 4307a0 <ASN1_generate_nconf@plt+0x11e30>
  43041c:	ldr	x4, [sp, #120]
  430420:	add	x1, sp, #0x238
  430424:	ldr	x2, [sp, #408]
  430428:	mov	x3, #0x0                   	// #0
  43042c:	bl	41a7d0 <EVP_DigestSignInit@plt>
  430430:	cbz	w0, 4307a0 <ASN1_generate_nconf@plt+0x11e30>
  430434:	mov	w20, #0x0                   	// #0
  430438:	ldr	x21, [sp, #192]
  43043c:	b	430468 <ASN1_generate_nconf@plt+0x11af8>
  430440:	mov	w1, w20
  430444:	mov	x0, x21
  430448:	bl	419630 <OPENSSL_sk_value@plt>
  43044c:	mov	x1, x0
  430450:	mov	x19, x0
  430454:	ldr	x0, [sp, #568]
  430458:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  43045c:	cmp	w0, #0x0
  430460:	b.le	43077c <ASN1_generate_nconf@plt+0x11e0c>
  430464:	add	w20, w20, #0x1
  430468:	mov	x0, x21
  43046c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  430470:	cmp	w20, w0
  430474:	b.lt	430440 <ASN1_generate_nconf@plt+0x11ad0>  // b.tstop
  430478:	ldr	x1, [sp, #224]
  43047c:	mov	x2, x23
  430480:	ldr	x4, [sp, #240]
  430484:	mov	x0, x27
  430488:	ldr	x3, [sp, #416]
  43048c:	bl	41dc10 <OCSP_basic_sign_ctx@plt>
  430490:	cbz	w0, 430e44 <ASN1_generate_nconf@plt+0x124d4>
  430494:	ldr	w0, [sp, #348]
  430498:	cbnz	w0, 430e58 <ASN1_generate_nconf@plt+0x124e8>
  43049c:	mov	x1, x27
  4304a0:	mov	w0, #0x0                   	// #0
  4304a4:	bl	41da00 <OCSP_response_create@plt>
  4304a8:	mov	x19, x0
  4304ac:	mov	x0, x23
  4304b0:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4304b4:	ldr	x0, [sp, #376]
  4304b8:	bl	419aa0 <ASN1_TIME_free@plt>
  4304bc:	ldr	x0, [sp, #336]
  4304c0:	bl	419aa0 <ASN1_TIME_free@plt>
  4304c4:	mov	x0, x27
  4304c8:	bl	41c1f0 <OCSP_BASICRESP_free@plt>
  4304cc:	ldr	x0, [sp, #456]
  4304d0:	cbz	x0, 4304dc <ASN1_generate_nconf@plt+0x11b6c>
  4304d4:	mov	x1, x19
  4304d8:	bl	42e5e0 <ASN1_generate_nconf@plt+0xfc70>
  4304dc:	ldr	x0, [sp, #320]
  4304e0:	cbz	x0, 430514 <ASN1_generate_nconf@plt+0x11ba4>
  4304e4:	mov	w2, #0x4                   	// #4
  4304e8:	mov	w1, #0x77                  	// #119
  4304ec:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4304f0:	mov	x24, x0
  4304f4:	cbz	x0, 430e68 <ASN1_generate_nconf@plt+0x124f8>
  4304f8:	mov	x1, x0
  4304fc:	mov	x2, x19
  430500:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  430504:	add	x0, x0, #0x1c0
  430508:	bl	41d2e0 <ASN1_i2d_bio@plt>
  43050c:	mov	x0, x24
  430510:	bl	41df00 <BIO_free@plt>
  430514:	mov	x0, x19
  430518:	bl	419980 <OCSP_response_status@plt>
  43051c:	mov	w20, w0
  430520:	cbnz	w0, 4307c8 <ASN1_generate_nconf@plt+0x11e58>
  430524:	ldr	w0, [sp, #260]
  430528:	cbnz	w0, 4307b4 <ASN1_generate_nconf@plt+0x11e44>
  43052c:	ldr	x24, [sp, #456]
  430530:	cbz	x24, 430b2c <ASN1_generate_nconf@plt+0x121bc>
  430534:	ldr	w0, [sp, #440]
  430538:	cmn	w0, #0x1
  43053c:	b.eq	430550 <ASN1_generate_nconf@plt+0x11be0>  // b.none
  430540:	sub	w0, w0, #0x1
  430544:	str	w0, [sp, #440]
  430548:	cmp	w0, #0x0
  43054c:	b.le	430d8c <ASN1_generate_nconf@plt+0x1241c>
  430550:	mov	x0, x24
  430554:	bl	41ce30 <BIO_free_all@plt>
  430558:	ldr	x0, [sp, #480]
  43055c:	str	xzr, [sp, #456]
  430560:	bl	41af00 <OCSP_REQUEST_free@plt>
  430564:	str	xzr, [sp, #480]
  430568:	mov	x0, x19
  43056c:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  430570:	b	4300d0 <ASN1_generate_nconf@plt+0x11760>
  430574:	mov	x4, x22
  430578:	add	x3, sp, #0x240
  43057c:	mov	x2, #0x0                   	// #0
  430580:	mov	x1, #0x0                   	// #0
  430584:	mov	x0, #0x0                   	// #0
  430588:	bl	4195b0 <OCSP_id_get0_info@plt>
  43058c:	ldr	x0, [sp, #576]
  430590:	add	x2, sp, #0x260
  430594:	mov	x1, #0x0                   	// #0
  430598:	str	xzr, [sp, #640]
  43059c:	str	xzr, [sp, #648]
  4305a0:	stp	xzr, xzr, [x2]
  4305a4:	stp	xzr, xzr, [x2, #16]
  4305a8:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  4305ac:	mov	x19, x0
  4305b0:	cbz	x0, 430ff0 <ASN1_generate_nconf@plt+0x12680>
  4305b4:	bl	419e60 <BN_is_zero@plt>
  4305b8:	cbz	w0, 4306a4 <ASN1_generate_nconf@plt+0x11d34>
  4305bc:	mov	x1, x26
  4305c0:	adrp	x0, 461000 <ASN1_generate_nconf@plt+0x42690>
  4305c4:	mov	w2, #0x500                 	// #1280
  4305c8:	add	x0, x0, #0x3e0
  4305cc:	bl	41af90 <CRYPTO_strdup@plt>
  4305d0:	mov	x20, x0
  4305d4:	mov	x0, x19
  4305d8:	str	x20, [sp, #632]
  4305dc:	bl	41e870 <BN_free@plt>
  4305e0:	ldr	x0, [x28, #8]
  4305e4:	add	x2, sp, #0x260
  4305e8:	mov	w1, #0x3                   	// #3
  4305ec:	bl	419d00 <TXT_DB_get_by_index@plt>
  4305f0:	mov	x19, x0
  4305f4:	mov	x1, x26
  4305f8:	mov	x0, x20
  4305fc:	mov	w2, #0x506                 	// #1286
  430600:	bl	41b1e0 <CRYPTO_free@plt>
  430604:	cbz	x19, 4303d4 <ASN1_generate_nconf@plt+0x11a64>
  430608:	ldr	x0, [x19]
  43060c:	ldrb	w0, [x0]
  430610:	cmp	w0, #0x56
  430614:	b.eq	430758 <ASN1_generate_nconf@plt+0x11de8>  // b.none
  430618:	cmp	w0, #0x52
  43061c:	b.ne	4303f4 <ASN1_generate_nconf@plt+0x11a84>  // b.any
  430620:	ldr	x4, [x19, #16]
  430624:	mov	w5, #0xffffffff            	// #-1
  430628:	add	x3, sp, #0x260
  43062c:	add	x2, sp, #0x250
  430630:	add	x1, sp, #0x1c4
  430634:	add	x0, sp, #0x258
  430638:	str	w5, [sp, #452]
  43063c:	str	xzr, [sp, #592]
  430640:	str	xzr, [sp, #600]
  430644:	str	xzr, [sp, #608]
  430648:	bl	421170 <ASN1_generate_nconf@plt+0x2800>
  43064c:	ldr	w3, [sp, #452]
  430650:	mov	w2, #0x1                   	// #1
  430654:	ldr	x6, [sp, #336]
  430658:	mov	x1, x22
  43065c:	ldr	x5, [sp, #376]
  430660:	mov	x0, x27
  430664:	ldr	x4, [sp, #600]
  430668:	bl	41b070 <OCSP_basic_add1_status@plt>
  43066c:	ldr	x2, [sp, #608]
  430670:	cbz	x2, 430890 <ASN1_generate_nconf@plt+0x11f20>
  430674:	mov	x4, #0x0                   	// #0
  430678:	mov	w3, #0x0                   	// #0
  43067c:	mov	w1, #0x8e                  	// #142
  430680:	bl	41e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  430684:	ldr	x2, [sp, #592]
  430688:	mov	x0, x2
  43068c:	bl	41d500 <ASN1_OBJECT_free@plt>
  430690:	ldr	x0, [sp, #600]
  430694:	bl	419aa0 <ASN1_TIME_free@plt>
  430698:	ldr	x0, [sp, #608]
  43069c:	bl	41c610 <ASN1_GENERALIZEDTIME_free@plt>
  4306a0:	b	4303f4 <ASN1_generate_nconf@plt+0x11a84>
  4306a4:	mov	x0, x19
  4306a8:	bl	41c950 <BN_bn2hex@plt>
  4306ac:	mov	x20, x0
  4306b0:	b	4305d4 <ASN1_generate_nconf@plt+0x11c64>
  4306b4:	ldr	x19, [sp, #480]
  4306b8:	cbnz	x19, 4301a4 <ASN1_generate_nconf@plt+0x11834>
  4306bc:	ldr	x1, [sp, #280]
  4306c0:	ldr	x0, [sp, #296]
  4306c4:	orr	x0, x0, x1
  4306c8:	ldr	x1, [sp, #304]
  4306cc:	orr	x0, x1, x0
  4306d0:	cbnz	x0, 4306e4 <ASN1_generate_nconf@plt+0x11d74>
  4306d4:	ldr	x0, [sp, #528]
  4306d8:	cbnz	x0, 4306e4 <ASN1_generate_nconf@plt+0x11d74>
  4306dc:	ldr	w0, [sp, #256]
  4306e0:	cbz	w0, 430270 <ASN1_generate_nconf@plt+0x11900>
  4306e4:	ldr	x22, [sp, #384]
  4306e8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4306ec:	add	x1, x1, #0xb8
  4306f0:	stp	xzr, x28, [sp, #96]
  4306f4:	mov	x24, #0x0                   	// #0
  4306f8:	ldr	x0, [x22, #56]
  4306fc:	str	xzr, [sp, #136]
  430700:	ldr	x28, [sp, #392]
  430704:	bl	419740 <BIO_printf@plt>
  430708:	mov	w0, #0x1                   	// #1
  43070c:	str	w0, [sp, #112]
  430710:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430714:	ldr	x1, [sp, #528]
  430718:	cbz	x1, 430840 <ASN1_generate_nconf@plt+0x11ed0>
  43071c:	ldp	x0, x5, [sp, #480]
  430720:	ldr	w6, [sp, #344]
  430724:	ldr	w4, [sp, #444]
  430728:	ldr	x3, [sp, #536]
  43072c:	ldr	x2, [sp, #544]
  430730:	bl	42ec98 <ASN1_generate_nconf@plt+0x10328>
  430734:	mov	x19, x0
  430738:	cbnz	x0, 4304dc <ASN1_generate_nconf@plt+0x11b6c>
  43073c:	mov	w0, #0x1                   	// #1
  430740:	mov	x24, #0x0                   	// #0
  430744:	stp	xzr, x28, [sp, #96]
  430748:	str	w0, [sp, #112]
  43074c:	ldr	x22, [sp, #384]
  430750:	ldr	x28, [sp, #392]
  430754:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430758:	ldr	x6, [sp, #336]
  43075c:	mov	x1, x22
  430760:	ldr	x5, [sp, #376]
  430764:	mov	x0, x27
  430768:	mov	x4, #0x0                   	// #0
  43076c:	mov	w3, #0x0                   	// #0
  430770:	mov	w2, #0x0                   	// #0
  430774:	bl	41b070 <OCSP_basic_add1_status@plt>
  430778:	b	4303f4 <ASN1_generate_nconf@plt+0x11a84>
  43077c:	ldr	x0, [sp, #400]
  430780:	mov	x2, x19
  430784:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  430788:	add	x1, x1, #0xd10
  43078c:	bl	419740 <BIO_printf@plt>
  430790:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430794:	add	x0, x0, #0x38
  430798:	ldr	x0, [x0]
  43079c:	bl	41e7f0 <ERR_print_errors@plt>
  4307a0:	mov	x1, #0x0                   	// #0
  4307a4:	mov	w0, #0x2                   	// #2
  4307a8:	bl	41da00 <OCSP_response_create@plt>
  4307ac:	mov	x19, x0
  4307b0:	b	4304ac <ASN1_generate_nconf@plt+0x11b3c>
  4307b4:	ldr	x0, [sp, #184]
  4307b8:	mov	x1, x19
  4307bc:	mov	x2, #0x0                   	// #0
  4307c0:	bl	41b460 <OCSP_RESPONSE_print@plt>
  4307c4:	b	43052c <ASN1_generate_nconf@plt+0x11bbc>
  4307c8:	sxtw	x0, w0
  4307cc:	bl	41d480 <OCSP_response_status_str@plt>
  4307d0:	mov	x2, x0
  4307d4:	mov	w3, w20
  4307d8:	ldr	x0, [sp, #184]
  4307dc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4307e0:	add	x1, x1, #0x198
  4307e4:	bl	419740 <BIO_printf@plt>
  4307e8:	ldr	w0, [sp, #424]
  4307ec:	cbnz	w0, 430524 <ASN1_generate_nconf@plt+0x11bb4>
  4307f0:	mov	w0, #0x1                   	// #1
  4307f4:	mov	x24, #0x0                   	// #0
  4307f8:	stp	xzr, x28, [sp, #96]
  4307fc:	str	w0, [sp, #112]
  430800:	ldr	x22, [sp, #384]
  430804:	ldr	x28, [sp, #392]
  430808:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  43080c:	mov	x0, x19
  430810:	mov	w2, #0xffffffff            	// #-1
  430814:	mov	x1, #0x0                   	// #0
  430818:	bl	41c600 <OCSP_request_add1_nonce@plt>
  43081c:	cbnz	w0, 4301ac <ASN1_generate_nconf@plt+0x1183c>
  430820:	mov	w0, #0x1                   	// #1
  430824:	mov	x19, #0x0                   	// #0
  430828:	mov	x24, #0x0                   	// #0
  43082c:	stp	xzr, x28, [sp, #96]
  430830:	str	w0, [sp, #112]
  430834:	ldr	x22, [sp, #384]
  430838:	ldr	x28, [sp, #392]
  43083c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430840:	ldr	x0, [sp, #96]
  430844:	cbz	x0, 430fd8 <ASN1_generate_nconf@plt+0x12668>
  430848:	mov	w2, #0x4                   	// #4
  43084c:	mov	w1, #0x72                  	// #114
  430850:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  430854:	mov	x28, x0
  430858:	cbz	x0, 430da8 <ASN1_generate_nconf@plt+0x12438>
  43085c:	mov	x2, x0
  430860:	adrp	x1, 41b000 <strstr@plt>
  430864:	add	x1, x1, #0xd40
  430868:	mov	x3, #0x0                   	// #0
  43086c:	adrp	x0, 41b000 <strstr@plt>
  430870:	add	x0, x0, #0x520
  430874:	bl	419890 <ASN1_d2i_bio@plt>
  430878:	mov	x19, x0
  43087c:	mov	x0, x28
  430880:	bl	41df00 <BIO_free@plt>
  430884:	cbz	x19, 430fb0 <ASN1_generate_nconf@plt+0x12640>
  430888:	mov	x28, #0x0                   	// #0
  43088c:	b	4304dc <ASN1_generate_nconf@plt+0x11b6c>
  430890:	ldr	x2, [sp, #592]
  430894:	cbz	x2, 430688 <ASN1_generate_nconf@plt+0x11d18>
  430898:	mov	x4, #0x0                   	// #0
  43089c:	mov	w3, #0x0                   	// #0
  4308a0:	mov	w1, #0x1ae                 	// #430
  4308a4:	bl	41e780 <OCSP_SINGLERESP_add1_ext_i2d@plt>
  4308a8:	ldr	x2, [sp, #592]
  4308ac:	b	430688 <ASN1_generate_nconf@plt+0x11d18>
  4308b0:	mov	x1, #0x0                   	// #0
  4308b4:	mov	w0, #0x1                   	// #1
  4308b8:	mov	x23, #0x0                   	// #0
  4308bc:	bl	41da00 <OCSP_response_create@plt>
  4308c0:	mov	x27, #0x0                   	// #0
  4308c4:	mov	x19, x0
  4308c8:	str	xzr, [sp, #336]
  4308cc:	str	xzr, [sp, #376]
  4308d0:	b	4304ac <ASN1_generate_nconf@plt+0x11b3c>
  4308d4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4308d8:	mov	w2, #0x1                   	// #1
  4308dc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4308e0:	add	x1, x1, #0xee0
  4308e4:	ldr	x0, [x22, #56]
  4308e8:	str	xzr, [sp, #96]
  4308ec:	str	w2, [sp, #112]
  4308f0:	mov	x19, #0x0                   	// #0
  4308f4:	str	xzr, [sp, #152]
  4308f8:	mov	x24, #0x0                   	// #0
  4308fc:	str	xzr, [sp, #168]
  430900:	bl	419740 <BIO_printf@plt>
  430904:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430908:	add	x26, x0, #0xaf0
  43090c:	str	xzr, [sp, #104]
  430910:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430914:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430918:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  43091c:	add	x1, x1, #0xe80
  430920:	str	xzr, [sp, #96]
  430924:	ldr	x0, [x22, #56]
  430928:	str	xzr, [sp, #120]
  43092c:	str	xzr, [sp, #152]
  430930:	mov	x19, #0x0                   	// #0
  430934:	str	xzr, [sp, #168]
  430938:	mov	x24, #0x0                   	// #0
  43093c:	bl	419740 <BIO_printf@plt>
  430940:	str	xzr, [sp, #104]
  430944:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430948:	mov	w1, #0x1                   	// #1
  43094c:	add	x26, x0, #0xaf0
  430950:	str	w1, [sp, #112]
  430954:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430958:	mov	x0, x28
  43095c:	mov	x28, x19
  430960:	bl	459590 <ASN1_generate_nconf@plt+0x3ac20>
  430964:	b	430180 <ASN1_generate_nconf@plt+0x11810>
  430968:	mov	w2, #0x3d8                 	// #984
  43096c:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430970:	add	x26, x0, #0xaf0
  430974:	mov	x0, x20
  430978:	mov	x1, x26
  43097c:	bl	41b1e0 <CRYPTO_free@plt>
  430980:	mov	x1, #0x0                   	// #0
  430984:	mov	w0, #0x2                   	// #2
  430988:	bl	41bf30 <signal@plt>
  43098c:	mov	x1, #0x0                   	// #0
  430990:	mov	w0, #0xf                   	// #15
  430994:	bl	41bf30 <signal@plt>
  430998:	ldr	w0, [x22, #32]
  43099c:	cbz	w0, 4309b4 <ASN1_generate_nconf@plt+0x12044>
  4309a0:	mov	w0, #0x0                   	// #0
  4309a4:	bl	41b0a0 <_exit@plt>
  4309a8:	mov	w0, #0x1e                  	// #30
  4309ac:	bl	41aef0 <sleep@plt>
  4309b0:	b	42f5dc <ASN1_generate_nconf@plt+0x10c6c>
  4309b4:	bl	41a340 <RAND_poll@plt>
  4309b8:	cmp	w0, #0x0
  4309bc:	b.le	431004 <ASN1_generate_nconf@plt+0x12694>
  4309c0:	ldr	w0, [sp, #344]
  4309c4:	cmp	w0, #0x0
  4309c8:	b.le	4309dc <ASN1_generate_nconf@plt+0x1206c>
  4309cc:	adrp	x1, 42e000 <ASN1_generate_nconf@plt+0xf690>
  4309d0:	mov	w0, #0xe                   	// #14
  4309d4:	add	x1, x1, #0x5c0
  4309d8:	bl	41bf30 <signal@plt>
  4309dc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  4309e0:	mov	w0, #0x6                   	// #6
  4309e4:	add	x1, x1, #0x48
  4309e8:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  4309ec:	b	4300b4 <ASN1_generate_nconf@plt+0x11744>
  4309f0:	mov	x1, #0x0                   	// #0
  4309f4:	mov	w0, #0x1                   	// #1
  4309f8:	bl	41da00 <OCSP_response_create@plt>
  4309fc:	mov	x19, x0
  430a00:	mov	x1, x0
  430a04:	ldr	x0, [sp, #456]
  430a08:	bl	42e5e0 <ASN1_generate_nconf@plt+0xfc70>
  430a0c:	b	4304dc <ASN1_generate_nconf@plt+0x11b6c>
  430a10:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430a14:	mov	w0, #0x3                   	// #3
  430a18:	add	x1, x1, #0xe30
  430a1c:	bl	42e748 <ASN1_generate_nconf@plt+0xfdd8>
  430a20:	b	42fed0 <ASN1_generate_nconf@plt+0x11560>
  430a24:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430a28:	mov	x19, #0x0                   	// #0
  430a2c:	add	x26, x0, #0xaf0
  430a30:	mov	x24, #0x0                   	// #0
  430a34:	mov	w0, #0x1                   	// #1
  430a38:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430a3c:	str	xzr, [sp, #96]
  430a40:	str	w0, [sp, #112]
  430a44:	str	xzr, [sp, #152]
  430a48:	str	xzr, [sp, #168]
  430a4c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430a50:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430a54:	mov	x19, #0x0                   	// #0
  430a58:	add	x26, x0, #0xaf0
  430a5c:	mov	x24, #0x0                   	// #0
  430a60:	mov	w0, #0x1                   	// #1
  430a64:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430a68:	stp	xzr, xzr, [sp, #96]
  430a6c:	str	w0, [sp, #112]
  430a70:	str	xzr, [sp, #152]
  430a74:	str	xzr, [sp, #168]
  430a78:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430a7c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430a80:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430a84:	add	x1, x1, #0xdc0
  430a88:	ldr	x0, [x22, #56]
  430a8c:	bl	419740 <BIO_printf@plt>
  430a90:	b	42f62c <ASN1_generate_nconf@plt+0x10cbc>
  430a94:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430a98:	add	x26, x0, #0xaf0
  430a9c:	str	xzr, [sp, #96]
  430aa0:	b	42fd24 <ASN1_generate_nconf@plt+0x113b4>
  430aa4:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430aa8:	mov	w3, #0x1                   	// #1
  430aac:	ldr	x2, [x23, #8]
  430ab0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430ab4:	ldr	x0, [x22, #56]
  430ab8:	add	x1, x1, #0xd20
  430abc:	mov	x19, #0x0                   	// #0
  430ac0:	mov	x24, #0x0                   	// #0
  430ac4:	str	w3, [sp, #112]
  430ac8:	stp	xzr, xzr, [sp, #200]
  430acc:	str	xzr, [sp, #216]
  430ad0:	bl	419740 <BIO_printf@plt>
  430ad4:	str	xzr, [sp, #96]
  430ad8:	str	xzr, [sp, #152]
  430adc:	str	xzr, [sp, #224]
  430ae0:	b	42f664 <ASN1_generate_nconf@plt+0x10cf4>
  430ae4:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430ae8:	add	x26, x0, #0xaf0
  430aec:	str	xzr, [sp, #96]
  430af0:	b	42ff70 <ASN1_generate_nconf@plt+0x11600>
  430af4:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430af8:	add	x26, x0, #0xaf0
  430afc:	b	4309dc <ASN1_generate_nconf@plt+0x1206c>
  430b00:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430b04:	mov	x19, #0x0                   	// #0
  430b08:	add	x26, x0, #0xaf0
  430b0c:	mov	x24, #0x0                   	// #0
  430b10:	mov	w0, #0x1                   	// #1
  430b14:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  430b18:	str	xzr, [sp, #96]
  430b1c:	str	w0, [sp, #112]
  430b20:	str	xzr, [sp, #152]
  430b24:	str	xzr, [sp, #168]
  430b28:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430b2c:	ldr	x0, [sp, #304]
  430b30:	stp	xzr, x28, [sp, #96]
  430b34:	ldr	w25, [sp, #428]
  430b38:	ldr	x22, [sp, #384]
  430b3c:	ldr	x28, [sp, #392]
  430b40:	cbnz	x0, 42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430b44:	ldp	x0, x1, [sp, #352]
  430b48:	ldr	w2, [sp, #368]
  430b4c:	ldr	w3, [sp, #372]
  430b50:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  430b54:	str	x0, [sp, #96]
  430b58:	cbz	x0, 430f04 <ASN1_generate_nconf@plt+0x12594>
  430b5c:	ldr	w1, [sp, #292]
  430b60:	cbnz	w1, 430f78 <ASN1_generate_nconf@plt+0x12608>
  430b64:	ldr	x0, [sp, #272]
  430b68:	cbz	x0, 430b8c <ASN1_generate_nconf@plt+0x1221c>
  430b6c:	ldr	x0, [sp, #272]
  430b70:	adrp	x4, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430b74:	add	x1, sp, #0x1f8
  430b78:	add	x4, x4, #0x1b8
  430b7c:	mov	x3, #0x0                   	// #0
  430b80:	mov	w2, #0x8005                	// #32773
  430b84:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  430b88:	cbz	w0, 430f04 <ASN1_generate_nconf@plt+0x12594>
  430b8c:	mov	x0, x19
  430b90:	bl	4195d0 <OCSP_response_get1_basic@plt>
  430b94:	mov	x24, x0
  430b98:	cbz	x0, 430f5c <ASN1_generate_nconf@plt+0x125ec>
  430b9c:	cbnz	w25, 430f54 <ASN1_generate_nconf@plt+0x125e4>
  430ba0:	ldr	x0, [sp, #480]
  430ba4:	cbz	x0, 430bb8 <ASN1_generate_nconf@plt+0x12248>
  430ba8:	mov	x1, x24
  430bac:	bl	41ad00 <OCSP_check_nonce@plt>
  430bb0:	cmp	w0, #0x0
  430bb4:	b.le	430f84 <ASN1_generate_nconf@plt+0x12614>
  430bb8:	ldr	x2, [sp, #96]
  430bbc:	mov	x0, x24
  430bc0:	ldr	x3, [sp, #232]
  430bc4:	ldr	x1, [sp, #504]
  430bc8:	bl	41d8e0 <OCSP_basic_verify@plt>
  430bcc:	cmp	w0, #0x0
  430bd0:	ldr	x1, [sp, #176]
  430bd4:	ccmp	x1, #0x0, #0x4, le
  430bd8:	b.ne	43103c <ASN1_generate_nconf@plt+0x126cc>  // b.any
  430bdc:	cmp	w0, #0x0
  430be0:	b.le	43101c <ASN1_generate_nconf@plt+0x126ac>
  430be4:	ldr	x0, [x22, #56]
  430be8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430bec:	add	x1, x1, #0x240
  430bf0:	bl	419740 <BIO_printf@plt>
  430bf4:	ldr	x0, [sp, #480]
  430bf8:	cbz	x0, 430fa8 <ASN1_generate_nconf@plt+0x12638>
  430bfc:	mov	x0, x28
  430c00:	ldr	x27, [sp, #552]
  430c04:	ldr	x21, [sp, #560]
  430c08:	bl	41dfd0 <OPENSSL_sk_num@plt>
  430c0c:	cbz	w0, 430fa8 <ASN1_generate_nconf@plt+0x12638>
  430c10:	ldr	x0, [sp, #128]
  430c14:	bl	41dfd0 <OPENSSL_sk_num@plt>
  430c18:	cbz	w0, 430fa8 <ASN1_generate_nconf@plt+0x12638>
  430c1c:	str	x19, [sp, #240]
  430c20:	adrp	x23, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430c24:	ldr	w19, [sp, #112]
  430c28:	add	x23, x23, #0xb00
  430c2c:	ldr	x20, [sp, #184]
  430c30:	str	w25, [sp, #232]
  430c34:	ldr	x0, [sp, #128]
  430c38:	bl	41dfd0 <OPENSSL_sk_num@plt>
  430c3c:	cmp	w19, w0
  430c40:	b.ge	430fa0 <ASN1_generate_nconf@plt+0x12630>  // b.tcont
  430c44:	ldr	x0, [sp, #128]
  430c48:	mov	w1, w19
  430c4c:	bl	419630 <OPENSSL_sk_value@plt>
  430c50:	mov	x25, x0
  430c54:	mov	w1, w19
  430c58:	mov	x0, x28
  430c5c:	bl	419630 <OPENSSL_sk_value@plt>
  430c60:	mov	x2, x0
  430c64:	mov	x1, x23
  430c68:	mov	x0, x20
  430c6c:	bl	419740 <BIO_printf@plt>
  430c70:	add	x6, sp, #0x260
  430c74:	add	x5, sp, #0x258
  430c78:	add	x4, sp, #0x250
  430c7c:	mov	x1, x25
  430c80:	add	x3, sp, #0x248
  430c84:	add	x2, sp, #0x240
  430c88:	mov	x0, x24
  430c8c:	bl	41ac90 <OCSP_resp_find_status@plt>
  430c90:	cbz	w0, 430ec4 <ASN1_generate_nconf@plt+0x12554>
  430c94:	ldr	x0, [sp, #600]
  430c98:	mov	x3, x21
  430c9c:	ldr	x1, [sp, #608]
  430ca0:	mov	x2, x27
  430ca4:	bl	41cb30 <OCSP_check_validity@plt>
  430ca8:	cbz	w0, 430ea8 <ASN1_generate_nconf@plt+0x12538>
  430cac:	ldrsw	x0, [sp, #576]
  430cb0:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  430cb4:	add	x25, x25, #0xa60
  430cb8:	bl	41c0a0 <OCSP_cert_status_str@plt>
  430cbc:	mov	x2, x0
  430cc0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  430cc4:	mov	x0, x20
  430cc8:	add	x1, x1, #0x5c8
  430ccc:	bl	419740 <BIO_printf@plt>
  430cd0:	mov	x0, x20
  430cd4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430cd8:	add	x1, x1, #0x298
  430cdc:	bl	41a980 <BIO_puts@plt>
  430ce0:	ldr	x1, [sp, #600]
  430ce4:	mov	x0, x20
  430ce8:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  430cec:	mov	x0, x20
  430cf0:	mov	x1, x25
  430cf4:	bl	41a980 <BIO_puts@plt>
  430cf8:	ldr	x0, [sp, #608]
  430cfc:	cbz	x0, 430d28 <ASN1_generate_nconf@plt+0x123b8>
  430d00:	mov	x0, x20
  430d04:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430d08:	add	x1, x1, #0x2a8
  430d0c:	bl	41a980 <BIO_puts@plt>
  430d10:	ldr	x1, [sp, #608]
  430d14:	mov	x0, x20
  430d18:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  430d1c:	mov	x1, x25
  430d20:	mov	x0, x20
  430d24:	bl	41a980 <BIO_puts@plt>
  430d28:	ldr	w0, [sp, #576]
  430d2c:	cmp	w0, #0x1
  430d30:	b.ne	430d84 <ASN1_generate_nconf@plt+0x12414>  // b.any
  430d34:	ldr	w0, [sp, #584]
  430d38:	cmn	w0, #0x1
  430d3c:	b.eq	430d5c <ASN1_generate_nconf@plt+0x123ec>  // b.none
  430d40:	sxtw	x0, w0
  430d44:	bl	41c160 <OCSP_crl_reason_str@plt>
  430d48:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430d4c:	mov	x2, x0
  430d50:	add	x1, x1, #0x2b8
  430d54:	mov	x0, x20
  430d58:	bl	419740 <BIO_printf@plt>
  430d5c:	mov	x0, x20
  430d60:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430d64:	add	x1, x1, #0x2c8
  430d68:	bl	41a980 <BIO_puts@plt>
  430d6c:	ldr	x1, [sp, #592]
  430d70:	mov	x0, x20
  430d74:	bl	41c6c0 <ASN1_GENERALIZEDTIME_print@plt>
  430d78:	mov	x1, x25
  430d7c:	mov	x0, x20
  430d80:	bl	41a980 <BIO_puts@plt>
  430d84:	add	w19, w19, #0x1
  430d88:	b	430c34 <ASN1_generate_nconf@plt+0x122c4>
  430d8c:	mov	x24, #0x0                   	// #0
  430d90:	stp	xzr, x28, [sp, #96]
  430d94:	ldr	x22, [sp, #384]
  430d98:	ldr	x28, [sp, #392]
  430d9c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430da0:	mov	x19, #0x0                   	// #0
  430da4:	b	42fed0 <ASN1_generate_nconf@plt+0x11560>
  430da8:	mov	w0, #0x1                   	// #1
  430dac:	mov	x19, #0x0                   	// #0
  430db0:	mov	x24, #0x0                   	// #0
  430db4:	stp	xzr, x28, [sp, #96]
  430db8:	str	w0, [sp, #112]
  430dbc:	ldr	x22, [sp, #384]
  430dc0:	ldr	x28, [sp, #392]
  430dc4:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430dc8:	ldr	x22, [sp, #384]
  430dcc:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430dd0:	add	x1, x1, #0xe8
  430dd4:	stp	xzr, x28, [sp, #96]
  430dd8:	mov	x19, #0x0                   	// #0
  430ddc:	ldr	x0, [x22, #56]
  430de0:	mov	x24, #0x0                   	// #0
  430de4:	ldr	x28, [sp, #392]
  430de8:	bl	419740 <BIO_printf@plt>
  430dec:	mov	w0, #0x1                   	// #1
  430df0:	str	w0, [sp, #112]
  430df4:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430df8:	ldr	x22, [sp, #384]
  430dfc:	mov	w2, #0x1                   	// #1
  430e00:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430e04:	mov	x19, #0x0                   	// #0
  430e08:	add	x1, x1, #0x140
  430e0c:	mov	x24, #0x0                   	// #0
  430e10:	ldr	x0, [x22, #56]
  430e14:	stp	xzr, x28, [sp, #96]
  430e18:	str	w2, [sp, #112]
  430e1c:	ldr	x28, [sp, #392]
  430e20:	bl	419740 <BIO_printf@plt>
  430e24:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430e28:	ubfx	x3, x1, #8, #8
  430e2c:	sxtw	x2, w0
  430e30:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430e34:	mov	w0, #0x4                   	// #4
  430e38:	add	x1, x1, #0xfa0
  430e3c:	bl	41b8a0 <syslog@plt>
  430e40:	b	430024 <ASN1_generate_nconf@plt+0x116b4>
  430e44:	mov	x1, x27
  430e48:	mov	w0, #0x2                   	// #2
  430e4c:	bl	41da00 <OCSP_response_create@plt>
  430e50:	mov	x19, x0
  430e54:	b	4304ac <ASN1_generate_nconf@plt+0x11b3c>
  430e58:	mov	x0, x27
  430e5c:	bl	41aa60 <OCSP_resp_get0_signature@plt>
  430e60:	bl	45b910 <ASN1_generate_nconf@plt+0x3cfa0>
  430e64:	b	43049c <ASN1_generate_nconf@plt+0x11b2c>
  430e68:	mov	w0, #0x1                   	// #1
  430e6c:	stp	xzr, x28, [sp, #96]
  430e70:	str	w0, [sp, #112]
  430e74:	ldr	x22, [sp, #384]
  430e78:	ldr	x28, [sp, #392]
  430e7c:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430e80:	bl	41bcb0 <__errno_location@plt>
  430e84:	ldr	w0, [x0]
  430e88:	bl	41df50 <strerror@plt>
  430e8c:	mov	x2, x0
  430e90:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430e94:	add	x1, x1, #0xf18
  430e98:	mov	w0, #0x3                   	// #3
  430e9c:	bl	41b8a0 <syslog@plt>
  430ea0:	mov	w0, #0x1                   	// #1
  430ea4:	bl	41ac10 <exit@plt>
  430ea8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430eac:	add	x1, x1, #0x278
  430eb0:	mov	x0, x20
  430eb4:	bl	41a980 <BIO_puts@plt>
  430eb8:	mov	x0, x20
  430ebc:	bl	41e7f0 <ERR_print_errors@plt>
  430ec0:	b	430cac <ASN1_generate_nconf@plt+0x1233c>
  430ec4:	mov	x0, x20
  430ec8:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430ecc:	add	w19, w19, #0x1
  430ed0:	add	x1, x1, #0x258
  430ed4:	bl	41a980 <BIO_puts@plt>
  430ed8:	b	430c34 <ASN1_generate_nconf@plt+0x122c4>
  430edc:	sxtw	x2, w0
  430ee0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430ee4:	mov	w0, #0x3                   	// #3
  430ee8:	add	x1, x1, #0xf60
  430eec:	bl	41b8a0 <syslog@plt>
  430ef0:	mov	x1, x20
  430ef4:	mov	w0, #0x1                   	// #1
  430ef8:	bl	42e6c8 <ASN1_generate_nconf@plt+0xfd58>
  430efc:	mov	w1, #0x0                   	// #0
  430f00:	b	42ffd4 <ASN1_generate_nconf@plt+0x11664>
  430f04:	mov	w0, #0x1                   	// #1
  430f08:	mov	x24, #0x0                   	// #0
  430f0c:	str	w0, [sp, #112]
  430f10:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430f14:	bl	41df50 <strerror@plt>
  430f18:	mov	x2, x0
  430f1c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  430f20:	mov	w0, #0x3                   	// #3
  430f24:	add	x1, x1, #0xff0
  430f28:	bl	41b8a0 <syslog@plt>
  430f2c:	mov	x1, x20
  430f30:	mov	w0, #0x1                   	// #1
  430f34:	bl	42e6c8 <ASN1_generate_nconf@plt+0xfd58>
  430f38:	mov	w0, #0x3                   	// #3
  430f3c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430f40:	add	x1, x1, #0x2e0
  430f44:	bl	41b8a0 <syslog@plt>
  430f48:	mov	x1, x20
  430f4c:	mov	w0, #0x1                   	// #1
  430f50:	bl	42e6c8 <ASN1_generate_nconf@plt+0xfd58>
  430f54:	mov	w25, #0x0                   	// #0
  430f58:	b	430bf4 <ASN1_generate_nconf@plt+0x12284>
  430f5c:	ldr	x0, [x22, #56]
  430f60:	mov	w2, #0x1                   	// #1
  430f64:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430f68:	add	x1, x1, #0x1d0
  430f6c:	str	w2, [sp, #112]
  430f70:	bl	419740 <BIO_printf@plt>
  430f74:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430f78:	ldr	x1, [sp, #160]
  430f7c:	bl	41df70 <X509_STORE_set1_param@plt>
  430f80:	b	430b64 <ASN1_generate_nconf@plt+0x121f4>
  430f84:	cmn	w0, #0x1
  430f88:	ldr	x0, [x22, #56]
  430f8c:	b.ne	43105c <ASN1_generate_nconf@plt+0x126ec>  // b.any
  430f90:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430f94:	add	x1, x1, #0x1e8
  430f98:	bl	419740 <BIO_printf@plt>
  430f9c:	b	430bb8 <ASN1_generate_nconf@plt+0x12248>
  430fa0:	ldr	w25, [sp, #232]
  430fa4:	ldr	x19, [sp, #240]
  430fa8:	str	w25, [sp, #112]
  430fac:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430fb0:	ldp	x22, x28, [sp, #384]
  430fb4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430fb8:	add	x1, x1, #0x178
  430fbc:	stp	xzr, xzr, [sp, #96]
  430fc0:	mov	x24, #0x0                   	// #0
  430fc4:	ldr	x0, [x22, #56]
  430fc8:	bl	419740 <BIO_printf@plt>
  430fcc:	mov	w0, #0x1                   	// #1
  430fd0:	str	w0, [sp, #112]
  430fd4:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430fd8:	ldr	x0, [sp, #96]
  430fdc:	mov	x19, #0x0                   	// #0
  430fe0:	mov	x24, #0x0                   	// #0
  430fe4:	str	x0, [sp, #104]
  430fe8:	ldp	x22, x28, [sp, #384]
  430fec:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  430ff0:	adrp	x0, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  430ff4:	mov	x1, x26
  430ff8:	add	x0, x0, #0x160
  430ffc:	mov	w2, #0x4fd                 	// #1277
  431000:	bl	41aba0 <OPENSSL_die@plt>
  431004:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  431008:	add	x1, x1, #0x8
  43100c:	mov	w0, #0x3                   	// #3
  431010:	bl	41b8a0 <syslog@plt>
  431014:	mov	w0, #0x1                   	// #1
  431018:	bl	41b0a0 <_exit@plt>
  43101c:	ldr	x0, [x22, #56]
  431020:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  431024:	add	x1, x1, #0x220
  431028:	mov	w25, #0x1                   	// #1
  43102c:	bl	419740 <BIO_printf@plt>
  431030:	ldr	x0, [x22, #56]
  431034:	bl	41e7f0 <ERR_print_errors@plt>
  431038:	b	430bf4 <ASN1_generate_nconf@plt+0x12284>
  43103c:	ldr	x2, [sp, #96]
  431040:	mov	x0, x24
  431044:	mov	x3, #0x200                 	// #512
  431048:	bl	41d8e0 <OCSP_basic_verify@plt>
  43104c:	cmp	w0, #0x0
  431050:	b.le	43101c <ASN1_generate_nconf@plt+0x126ac>
  431054:	bl	41a2a0 <ERR_clear_error@plt>
  431058:	b	430be4 <ASN1_generate_nconf@plt+0x12274>
  43105c:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  431060:	add	x1, x1, #0x208
  431064:	bl	419740 <BIO_printf@plt>
  431068:	mov	w0, #0x1                   	// #1
  43106c:	str	w0, [sp, #112]
  431070:	b	42f2c4 <ASN1_generate_nconf@plt+0x10954>
  431074:	nop
  431078:	ldr	x0, [x0, #8]
  43107c:	mov	x2, #0x8                   	// #8
  431080:	ldr	x1, [x1, #8]
  431084:	b	41b450 <strncmp@plt>
  431088:	ldr	x0, [x0, #8]
  43108c:	b	419850 <OPENSSL_LH_strhash@plt>
  431090:	stp	x29, x30, [sp, #-80]!
  431094:	cmp	w1, #0x0
  431098:	mov	x29, sp
  43109c:	stp	x21, x22, [sp, #32]
  4310a0:	mov	w21, #0x0                   	// #0
  4310a4:	b.le	4310ec <ASN1_generate_nconf@plt+0x1277c>
  4310a8:	stp	x19, x20, [sp, #16]
  4310ac:	mov	w20, w1
  4310b0:	mov	x19, x2
  4310b4:	ldr	x1, [x2]
  4310b8:	mov	w21, #0x0                   	// #0
  4310bc:	cbz	x1, 4310fc <ASN1_generate_nconf@plt+0x1278c>
  4310c0:	mov	x22, x0
  4310c4:	str	x1, [sp, #56]
  4310c8:	add	x1, sp, #0x30
  4310cc:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  4310d0:	cbz	x0, 431110 <ASN1_generate_nconf@plt+0x127a0>
  4310d4:	ldr	x2, [x0, #16]
  4310d8:	mov	x1, x19
  4310dc:	mov	w0, w20
  4310e0:	blr	x2
  4310e4:	ldp	x19, x20, [sp, #16]
  4310e8:	mov	w21, w0
  4310ec:	mov	w0, w21
  4310f0:	ldp	x21, x22, [sp, #32]
  4310f4:	ldp	x29, x30, [sp], #80
  4310f8:	ret
  4310fc:	mov	w0, w21
  431100:	ldp	x19, x20, [sp, #16]
  431104:	ldp	x21, x22, [sp, #32]
  431108:	ldp	x29, x30, [sp], #80
  43110c:	ret
  431110:	ldr	x0, [x19]
  431114:	bl	41a9b0 <EVP_get_digestbyname@plt>
  431118:	cbz	x0, 431138 <ASN1_generate_nconf@plt+0x127c8>
  43111c:	adrp	x0, 427000 <ASN1_generate_nconf@plt+0x8690>
  431120:	add	x0, x0, #0xb10
  431124:	mov	w1, #0x2                   	// #2
  431128:	mov	x2, x0
  43112c:	str	w1, [sp, #48]
  431130:	str	x0, [sp, #64]
  431134:	b	4310d8 <ASN1_generate_nconf@plt+0x12768>
  431138:	ldr	x0, [x19]
  43113c:	bl	41ce60 <EVP_get_cipherbyname@plt>
  431140:	cbz	x0, 431160 <ASN1_generate_nconf@plt+0x127f0>
  431144:	adrp	x0, 42b000 <ASN1_generate_nconf@plt+0xc690>
  431148:	add	x0, x0, #0x100
  43114c:	mov	w1, #0x3                   	// #3
  431150:	mov	x2, x0
  431154:	str	w1, [sp, #48]
  431158:	str	x0, [sp, #64]
  43115c:	b	4310d8 <ASN1_generate_nconf@plt+0x12768>
  431160:	ldr	x20, [x19]
  431164:	ldrb	w0, [x20]
  431168:	cmp	w0, #0x6e
  43116c:	b.ne	4311c8 <ASN1_generate_nconf@plt+0x12858>  // b.any
  431170:	ldrb	w0, [x20, #1]
  431174:	cmp	w0, #0x6f
  431178:	b.ne	4311c8 <ASN1_generate_nconf@plt+0x12858>  // b.any
  43117c:	ldrb	w21, [x20, #2]
  431180:	subs	w21, w21, #0x2d
  431184:	b.ne	4311c8 <ASN1_generate_nconf@plt+0x12858>  // b.any
  431188:	add	x20, x20, #0x3
  43118c:	add	x1, sp, #0x30
  431190:	mov	x0, x22
  431194:	str	x20, [sp, #56]
  431198:	bl	41b6a0 <OPENSSL_LH_retrieve@plt>
  43119c:	cbz	x0, 431248 <ASN1_generate_nconf@plt+0x128d8>
  4311a0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4311a4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4311a8:	ldr	x2, [x19]
  4311ac:	add	x1, x1, #0x5c8
  4311b0:	ldr	x0, [x0, #48]
  4311b4:	add	x2, x2, #0x3
  4311b8:	mov	w21, #0x1                   	// #1
  4311bc:	bl	419740 <BIO_printf@plt>
  4311c0:	ldp	x19, x20, [sp, #16]
  4311c4:	b	4310ec <ASN1_generate_nconf@plt+0x1277c>
  4311c8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4311cc:	mov	x0, x20
  4311d0:	add	x1, x1, #0x5a0
  4311d4:	bl	41d250 <strcmp@plt>
  4311d8:	cbz	w0, 431268 <ASN1_generate_nconf@plt+0x128f8>
  4311dc:	ldrb	w0, [x20]
  4311e0:	cmp	w0, #0x71
  4311e4:	b.ne	4311f0 <ASN1_generate_nconf@plt+0x12880>  // b.any
  4311e8:	ldrb	w0, [x20, #1]
  4311ec:	cbz	w0, 431268 <ASN1_generate_nconf@plt+0x128f8>
  4311f0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4311f4:	mov	x0, x20
  4311f8:	add	x1, x1, #0x5a8
  4311fc:	bl	41d250 <strcmp@plt>
  431200:	cbz	w0, 431268 <ASN1_generate_nconf@plt+0x128f8>
  431204:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431208:	mov	x0, x20
  43120c:	add	x1, x1, #0x5b0
  431210:	bl	41d250 <strcmp@plt>
  431214:	cbz	w0, 431268 <ASN1_generate_nconf@plt+0x128f8>
  431218:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43121c:	mov	x2, x20
  431220:	mov	w21, #0x1                   	// #1
  431224:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431228:	ldr	x0, [x0, #56]
  43122c:	add	x1, x1, #0x5b8
  431230:	bl	419740 <BIO_printf@plt>
  431234:	mov	w0, w21
  431238:	ldp	x19, x20, [sp, #16]
  43123c:	ldp	x21, x22, [sp, #32]
  431240:	ldp	x29, x30, [sp], #80
  431244:	ret
  431248:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43124c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  431250:	ldr	x2, [x19]
  431254:	add	x1, x1, #0x5c8
  431258:	ldr	x0, [x0, #48]
  43125c:	bl	419740 <BIO_printf@plt>
  431260:	ldp	x19, x20, [sp, #16]
  431264:	b	4310ec <ASN1_generate_nconf@plt+0x1277c>
  431268:	mov	w21, #0xffffffff            	// #-1
  43126c:	ldp	x19, x20, [sp, #16]
  431270:	b	4310ec <ASN1_generate_nconf@plt+0x1277c>
  431274:	nop
  431278:	ldr	w2, [x0]
  43127c:	ldr	w3, [x1]
  431280:	cmp	w2, w3
  431284:	b.eq	431290 <ASN1_generate_nconf@plt+0x12920>  // b.none
  431288:	sub	w0, w2, w3
  43128c:	ret
  431290:	ldr	x0, [x0, #8]
  431294:	ldr	x1, [x1, #8]
  431298:	b	41d250 <strcmp@plt>
  43129c:	nop
  4312a0:	stp	x29, x30, [sp, #-48]!
  4312a4:	mov	x29, sp
  4312a8:	stp	x19, x20, [sp, #16]
  4312ac:	adrp	x19, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  4312b0:	add	x19, x19, #0xb08
  4312b4:	stp	x21, x22, [sp, #32]
  4312b8:	mov	x21, x0
  4312bc:	mov	x22, x1
  4312c0:	ldr	x0, [x19, #8]
  4312c4:	cbz	x0, 43131c <ASN1_generate_nconf@plt+0x129ac>
  4312c8:	mov	w20, #0x0                   	// #0
  4312cc:	nop
  4312d0:	ldr	w2, [x19]
  4312d4:	add	x19, x19, #0x20
  4312d8:	sub	w2, w2, #0x1
  4312dc:	cmp	w2, #0x2
  4312e0:	b.hi	4312f0 <ASN1_generate_nconf@plt+0x12980>  // b.pmore
  4312e4:	bl	41e440 <strlen@plt>
  4312e8:	cmp	w20, w0
  4312ec:	csel	w20, w20, w0, ge  // ge = tcont
  4312f0:	ldr	x0, [x19, #8]
  4312f4:	cbnz	x0, 4312d0 <ASN1_generate_nconf@plt+0x12960>
  4312f8:	add	w20, w20, #0x2
  4312fc:	mov	w0, #0x4f                  	// #79
  431300:	str	w20, [x22]
  431304:	udiv	w0, w0, w20
  431308:	ldp	x19, x20, [sp, #16]
  43130c:	str	w0, [x21]
  431310:	ldp	x21, x22, [sp, #32]
  431314:	ldp	x29, x30, [sp], #48
  431318:	ret
  43131c:	mov	w20, #0x2                   	// #2
  431320:	str	w20, [x22]
  431324:	mov	w0, #0x27                  	// #39
  431328:	ldp	x19, x20, [sp, #16]
  43132c:	str	w0, [x21]
  431330:	ldp	x21, x22, [sp, #32]
  431334:	ldp	x29, x30, [sp], #48
  431338:	ret
  43133c:	nop
  431340:	stp	x29, x30, [sp, #-96]!
  431344:	mov	x29, sp
  431348:	stp	x19, x20, [sp, #16]
  43134c:	stp	x21, x22, [sp, #32]
  431350:	mov	w21, w0
  431354:	mov	w22, w1
  431358:	str	xzr, [sp, #88]
  43135c:	cbz	w1, 431424 <ASN1_generate_nconf@plt+0x12ab4>
  431360:	adrp	x19, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431364:	add	x19, x19, #0xb08
  431368:	ldr	x2, [x19, #8]
  43136c:	cbz	x2, 431404 <ASN1_generate_nconf@plt+0x12a94>
  431370:	mov	w20, #0x0                   	// #0
  431374:	stp	x23, x24, [sp, #48]
  431378:	adrp	x24, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43137c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431380:	add	x24, x24, #0x5e8
  431384:	str	x25, [sp, #64]
  431388:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  43138c:	add	x25, x25, #0xa60
  431390:	b	4313cc <ASN1_generate_nconf@plt+0x12a5c>
  431394:	ldr	w1, [sp, #88]
  431398:	sdiv	w2, w20, w1
  43139c:	msub	w2, w2, w1, w20
  4313a0:	cmp	w2, #0x0
  4313a4:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  4313a8:	add	w20, w20, #0x1
  4313ac:	b.ne	431414 <ASN1_generate_nconf@plt+0x12aa4>  // b.any
  4313b0:	ldr	w2, [sp, #92]
  4313b4:	mov	x1, x24
  4313b8:	ldr	x3, [x19, #8]
  4313bc:	bl	419740 <BIO_printf@plt>
  4313c0:	ldr	x2, [x19, #40]
  4313c4:	add	x19, x19, #0x20
  4313c8:	cbz	x2, 4313f8 <ASN1_generate_nconf@plt+0x12a88>
  4313cc:	ldr	w3, [x19]
  4313d0:	cmp	w3, w21
  4313d4:	b.ne	4313c0 <ASN1_generate_nconf@plt+0x12a50>  // b.any
  4313d8:	ldr	x0, [x23, #48]
  4313dc:	cbz	w22, 431394 <ASN1_generate_nconf@plt+0x12a24>
  4313e0:	add	x19, x19, #0x20
  4313e4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4313e8:	add	x1, x1, #0x5c8
  4313ec:	bl	419740 <BIO_printf@plt>
  4313f0:	ldr	x2, [x19, #8]
  4313f4:	cbnz	x2, 4313cc <ASN1_generate_nconf@plt+0x12a5c>
  4313f8:	ldp	x23, x24, [sp, #48]
  4313fc:	ldr	x25, [sp, #64]
  431400:	cbz	w22, 431440 <ASN1_generate_nconf@plt+0x12ad0>
  431404:	ldp	x19, x20, [sp, #16]
  431408:	ldp	x21, x22, [sp, #32]
  43140c:	ldp	x29, x30, [sp], #96
  431410:	ret
  431414:	mov	x1, x25
  431418:	bl	419740 <BIO_printf@plt>
  43141c:	ldr	x0, [x23, #48]
  431420:	b	4313b0 <ASN1_generate_nconf@plt+0x12a40>
  431424:	adrp	x19, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431428:	add	x19, x19, #0xb08
  43142c:	add	x0, sp, #0x58
  431430:	add	x1, sp, #0x5c
  431434:	bl	4312a0 <ASN1_generate_nconf@plt+0x12930>
  431438:	ldr	x2, [x19, #8]
  43143c:	cbnz	x2, 431370 <ASN1_generate_nconf@plt+0x12a00>
  431440:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431444:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  431448:	add	x1, x1, #0xe00
  43144c:	ldr	x0, [x0, #48]
  431450:	bl	419740 <BIO_printf@plt>
  431454:	ldp	x19, x20, [sp, #16]
  431458:	ldp	x21, x22, [sp, #32]
  43145c:	ldp	x29, x30, [sp], #96
  431460:	ret
  431464:	nop
  431468:	stp	x29, x30, [sp, #-144]!
  43146c:	mov	x29, sp
  431470:	stp	x23, x24, [sp, #48]
  431474:	adrp	x24, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431478:	add	x2, x24, #0x1b8
  43147c:	stp	x19, x20, [sp, #16]
  431480:	adrp	x23, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431484:	mov	w19, #0x0                   	// #0
  431488:	stp	x21, x22, [sp, #32]
  43148c:	add	x23, x23, #0x6b8
  431490:	mov	w22, #0x0                   	// #0
  431494:	stp	x25, x26, [sp, #64]
  431498:	str	x2, [sp, #104]
  43149c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  4314a0:	str	x0, [sp, #96]
  4314a4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4314a8:	cbz	w0, 4314e8 <ASN1_generate_nconf@plt+0x12b78>
  4314ac:	nop
  4314b0:	cmp	w0, #0x6
  4314b4:	b.eq	431934 <ASN1_generate_nconf@plt+0x12fc4>  // b.none
  4314b8:	b.gt	4315f0 <ASN1_generate_nconf@plt+0x12c80>
  4314bc:	cmp	w0, #0x3
  4314c0:	b.eq	431920 <ASN1_generate_nconf@plt+0x12fb0>  // b.none
  4314c4:	b.gt	43154c <ASN1_generate_nconf@plt+0x12bdc>
  4314c8:	cmp	w0, #0x1
  4314cc:	b.eq	431910 <ASN1_generate_nconf@plt+0x12fa0>  // b.none
  4314d0:	cmp	w0, #0x2
  4314d4:	b.ne	43150c <ASN1_generate_nconf@plt+0x12b9c>  // b.any
  4314d8:	mov	w22, #0x1                   	// #1
  4314dc:	mov	w19, #0x1                   	// #1
  4314e0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4314e4:	cbnz	w0, 4314b0 <ASN1_generate_nconf@plt+0x12b40>
  4314e8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4314ec:	cbnz	w0, 431964 <ASN1_generate_nconf@plt+0x12ff4>
  4314f0:	cbz	w19, 431514 <ASN1_generate_nconf@plt+0x12ba4>
  4314f4:	ldp	x19, x20, [sp, #16]
  4314f8:	ldp	x21, x22, [sp, #32]
  4314fc:	ldp	x23, x24, [sp, #48]
  431500:	ldp	x25, x26, [sp, #64]
  431504:	ldp	x29, x30, [sp], #144
  431508:	ret
  43150c:	cmn	w0, #0x1
  431510:	b.ne	4314dc <ASN1_generate_nconf@plt+0x12b6c>  // b.any
  431514:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431518:	add	x19, x19, #0x30
  43151c:	ldr	x0, [x19, #8]
  431520:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  431524:	ldr	x2, [sp, #96]
  431528:	add	x1, x1, #0xd68
  43152c:	bl	419740 <BIO_printf@plt>
  431530:	mov	w0, #0x1                   	// #1
  431534:	ldp	x19, x20, [sp, #16]
  431538:	ldp	x21, x22, [sp, #32]
  43153c:	ldp	x23, x24, [sp, #48]
  431540:	ldp	x25, x26, [sp, #64]
  431544:	ldp	x29, x30, [sp], #144
  431548:	ret
  43154c:	cmp	w0, #0x4
  431550:	b.eq	431950 <ASN1_generate_nconf@plt+0x12fe0>  // b.none
  431554:	adrp	x19, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431558:	add	x19, x19, #0xb08
  43155c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  431560:	mov	x20, x0
  431564:	ldr	x0, [x19, #8]
  431568:	cbnz	x0, 43157c <ASN1_generate_nconf@plt+0x12c0c>
  43156c:	b	431980 <ASN1_generate_nconf@plt+0x13010>
  431570:	ldr	x0, [x19, #40]
  431574:	add	x19, x19, #0x20
  431578:	cbz	x0, 431980 <ASN1_generate_nconf@plt+0x13010>
  43157c:	mov	x1, x20
  431580:	bl	41d250 <strcmp@plt>
  431584:	cbnz	w0, 431570 <ASN1_generate_nconf@plt+0x12c00>
  431588:	ldr	x19, [x19, #24]
  43158c:	cbz	x19, 4314dc <ASN1_generate_nconf@plt+0x12b6c>
  431590:	ldr	x2, [x19]
  431594:	cbz	x2, 4314dc <ASN1_generate_nconf@plt+0x12b6c>
  431598:	adrp	x21, 481000 <ASN1_generate_nconf@plt+0x62690>
  43159c:	adrp	x20, 481000 <ASN1_generate_nconf@plt+0x62690>
  4315a0:	add	x21, x21, #0x828
  4315a4:	add	x20, x20, #0x830
  4315a8:	stp	x27, x28, [sp, #80]
  4315ac:	adrp	x27, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4315b0:	add	x27, x27, #0x6c8
  4315b4:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4315b8:	cmp	x2, x21
  4315bc:	ccmp	x2, x20, #0x4, ne  // ne = any
  4315c0:	b.eq	4315dc <ASN1_generate_nconf@plt+0x12c6c>  // b.none
  4315c4:	ldrb	w0, [x2]
  4315c8:	mov	x1, x27
  4315cc:	cbz	w0, 4315dc <ASN1_generate_nconf@plt+0x12c6c>
  4315d0:	ldr	x0, [x26, #48]
  4315d4:	ldr	w3, [x19, #12]
  4315d8:	bl	419740 <BIO_printf@plt>
  4315dc:	ldr	x2, [x19, #24]!
  4315e0:	cbnz	x2, 4315b8 <ASN1_generate_nconf@plt+0x12c48>
  4315e4:	ldp	x27, x28, [sp, #80]
  4315e8:	mov	w19, #0x1                   	// #1
  4315ec:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  4315f0:	cmp	w0, #0xa
  4315f4:	b.eq	431874 <ASN1_generate_nconf@plt+0x12f04>  // b.none
  4315f8:	b.gt	4316c4 <ASN1_generate_nconf@plt+0x12d54>
  4315fc:	cmp	w0, #0x8
  431600:	b.eq	4317ec <ASN1_generate_nconf@plt+0x12e7c>  // b.none
  431604:	cmp	w0, #0x9
  431608:	mov	w21, #0x0                   	// #0
  43160c:	b.ne	4316a8 <ASN1_generate_nconf@plt+0x12d38>  // b.any
  431610:	bl	41d3f0 <EVP_PKEY_asn1_get_count@plt>
  431614:	mov	w1, w0
  431618:	cmp	w21, w1
  43161c:	mov	w0, w21
  431620:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431624:	b.ge	4314dc <ASN1_generate_nconf@plt+0x12b6c>  // b.tcont
  431628:	bl	41ccb0 <EVP_PKEY_asn1_get0@plt>
  43162c:	mov	x5, x0
  431630:	add	x1, sp, #0x78
  431634:	add	x4, sp, #0x88
  431638:	add	x3, sp, #0x80
  43163c:	add	x2, sp, #0x7c
  431640:	add	x0, sp, #0x74
  431644:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  431648:	ldr	w0, [sp, #124]
  43164c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431650:	add	x19, x20, #0x30
  431654:	add	x1, x1, #0x610
  431658:	tbz	w0, #0, 431760 <ASN1_generate_nconf@plt+0x12df0>
  43165c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431660:	ldr	w0, [sp, #116]
  431664:	add	w21, w21, #0x1
  431668:	ldr	x19, [x20, #48]
  43166c:	bl	41a220 <OBJ_nid2ln@plt>
  431670:	mov	x2, x0
  431674:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431678:	mov	x0, x19
  43167c:	add	x1, x1, #0x610
  431680:	bl	419740 <BIO_printf@plt>
  431684:	ldr	w0, [sp, #120]
  431688:	ldr	x19, [x20, #48]
  43168c:	bl	41a220 <OBJ_nid2ln@plt>
  431690:	mov	x2, x0
  431694:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431698:	mov	x0, x19
  43169c:	add	x1, x1, #0x620
  4316a0:	bl	419740 <BIO_printf@plt>
  4316a4:	b	431610 <ASN1_generate_nconf@plt+0x12ca0>
  4316a8:	cmp	w0, #0x7
  4316ac:	b.ne	4314dc <ASN1_generate_nconf@plt+0x12b6c>  // b.any
  4316b0:	mov	w1, w22
  4316b4:	mov	w0, #0x3                   	// #3
  4316b8:	mov	w19, #0x1                   	// #1
  4316bc:	bl	431340 <ASN1_generate_nconf@plt+0x129d0>
  4316c0:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  4316c4:	cmp	w0, #0xb
  4316c8:	b.eq	431808 <ASN1_generate_nconf@plt+0x12e98>  // b.none
  4316cc:	cmp	w0, #0xc
  4316d0:	b.ne	4314dc <ASN1_generate_nconf@plt+0x12b6c>  // b.any
  4316d4:	adrp	x0, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  4316d8:	add	x0, x0, #0xb08
  4316dc:	adrp	x26, 427000 <ASN1_generate_nconf@plt+0x8690>
  4316e0:	mov	x21, x0
  4316e4:	add	x26, x26, #0xb10
  4316e8:	ldr	x2, [x0, #8]
  4316ec:	cbz	x2, 4314dc <ASN1_generate_nconf@plt+0x12b6c>
  4316f0:	ldr	x19, [x21, #24]
  4316f4:	cbnz	x19, 43172c <ASN1_generate_nconf@plt+0x12dbc>
  4316f8:	ldr	x0, [x21, #16]
  4316fc:	cmp	x0, x26
  431700:	b.eq	431718 <ASN1_generate_nconf@plt+0x12da8>  // b.none
  431704:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431708:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43170c:	add	x1, x1, #0x6c0
  431710:	ldr	x0, [x20, #48]
  431714:	bl	419740 <BIO_printf@plt>
  431718:	ldr	x2, [x21, #40]
  43171c:	add	x21, x21, #0x20
  431720:	cbz	x2, 4314dc <ASN1_generate_nconf@plt+0x12b6c>
  431724:	ldr	x19, [x21, #24]
  431728:	cbz	x19, 4316f8 <ASN1_generate_nconf@plt+0x12d88>
  43172c:	ldr	x3, [x19]
  431730:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431734:	cbnz	x3, 431744 <ASN1_generate_nconf@plt+0x12dd4>
  431738:	b	431718 <ASN1_generate_nconf@plt+0x12da8>
  43173c:	ldr	x3, [x19, #24]!
  431740:	cbz	x3, 431718 <ASN1_generate_nconf@plt+0x12da8>
  431744:	ldr	x0, [x19, #16]
  431748:	cbnz	x0, 43173c <ASN1_generate_nconf@plt+0x12dcc>
  43174c:	ldr	x0, [x20, #48]
  431750:	mov	x1, x23
  431754:	ldr	x2, [x21, #8]
  431758:	bl	419740 <BIO_printf@plt>
  43175c:	b	43173c <ASN1_generate_nconf@plt+0x12dcc>
  431760:	ldr	x0, [x20, #48]
  431764:	ldr	x2, [sp, #128]
  431768:	bl	419740 <BIO_printf@plt>
  43176c:	ldr	w2, [sp, #124]
  431770:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431774:	ldr	x0, [x20, #48]
  431778:	add	x1, x1, #0x600
  43177c:	tst	x2, #0x2
  431780:	adrp	x2, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431784:	add	x2, x2, #0x5f0
  431788:	csel	x2, x2, x1, ne  // ne = any
  43178c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431790:	add	x1, x1, #0x630
  431794:	bl	419740 <BIO_printf@plt>
  431798:	ldr	w0, [sp, #116]
  43179c:	ldr	x20, [x20, #48]
  4317a0:	bl	41a220 <OBJ_nid2ln@plt>
  4317a4:	mov	x2, x0
  4317a8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4317ac:	mov	x0, x20
  4317b0:	add	x1, x1, #0x648
  4317b4:	bl	419740 <BIO_printf@plt>
  4317b8:	ldr	x2, [sp, #136]
  4317bc:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4317c0:	add	x1, x1, #0x658
  4317c4:	cbz	x2, 4317d8 <ASN1_generate_nconf@plt+0x12e68>
  4317c8:	ldr	x0, [x19]
  4317cc:	add	w21, w21, #0x1
  4317d0:	bl	419740 <BIO_printf@plt>
  4317d4:	b	431610 <ASN1_generate_nconf@plt+0x12ca0>
  4317d8:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4317dc:	add	x0, x0, #0x608
  4317e0:	mov	x2, x0
  4317e4:	str	x0, [sp, #136]
  4317e8:	b	4317c8 <ASN1_generate_nconf@plt+0x12e58>
  4317ec:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4317f0:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  4317f4:	mov	w19, #0x1                   	// #1
  4317f8:	add	x0, x0, #0xd08
  4317fc:	ldr	x1, [x20, #48]
  431800:	bl	41e700 <EVP_CIPHER_do_all_sorted@plt>
  431804:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431808:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43180c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431810:	add	x1, x1, #0x670
  431814:	mov	w19, #0x1                   	// #1
  431818:	ldr	x0, [x20, #48]
  43181c:	bl	41a980 <BIO_puts@plt>
  431820:	ldr	x0, [x20, #48]
  431824:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431828:	add	x1, x1, #0x688
  43182c:	bl	41a980 <BIO_puts@plt>
  431830:	ldr	x0, [x20, #48]
  431834:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431838:	add	x1, x1, #0x698
  43183c:	bl	41a980 <BIO_puts@plt>
  431840:	ldr	x0, [x20, #48]
  431844:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431848:	add	x1, x1, #0x6a0
  43184c:	bl	41a980 <BIO_puts@plt>
  431850:	ldr	x0, [x20, #48]
  431854:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431858:	add	x1, x1, #0x6a8
  43185c:	bl	41a980 <BIO_puts@plt>
  431860:	ldr	x0, [x20, #48]
  431864:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431868:	add	x1, x1, #0x6b0
  43186c:	bl	41a980 <BIO_puts@plt>
  431870:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431874:	bl	41ba00 <EVP_PKEY_meth_get_count@plt>
  431878:	mov	x21, x0
  43187c:	cbz	x0, 4314dc <ASN1_generate_nconf@plt+0x12b6c>
  431880:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431884:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431888:	add	x19, x20, #0x30
  43188c:	adrp	x26, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431890:	add	x20, x1, #0x630
  431894:	add	x26, x26, #0x5f0
  431898:	stp	x27, x28, [sp, #80]
  43189c:	adrp	x28, 466000 <ASN1_generate_nconf@plt+0x47690>
  4318a0:	adrp	x27, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  4318a4:	add	x28, x28, #0x5c8
  4318a8:	add	x27, x27, #0x600
  4318ac:	mov	x25, #0x0                   	// #0
  4318b0:	mov	x0, x25
  4318b4:	bl	41e570 <EVP_PKEY_meth_get0@plt>
  4318b8:	add	x1, sp, #0x88
  4318bc:	mov	x2, x0
  4318c0:	add	x0, sp, #0x80
  4318c4:	bl	41dd10 <EVP_PKEY_meth_get0_info@plt>
  4318c8:	ldr	w0, [sp, #128]
  4318cc:	add	x25, x25, #0x1
  4318d0:	ldr	x24, [x19]
  4318d4:	bl	41a220 <OBJ_nid2ln@plt>
  4318d8:	mov	x2, x0
  4318dc:	mov	x1, x28
  4318e0:	mov	x0, x24
  4318e4:	bl	419740 <BIO_printf@plt>
  4318e8:	ldr	w2, [sp, #136]
  4318ec:	mov	x1, x20
  4318f0:	ldr	x0, [x19]
  4318f4:	tst	x2, #0x2
  4318f8:	csel	x2, x26, x27, ne  // ne = any
  4318fc:	bl	419740 <BIO_printf@plt>
  431900:	cmp	x21, x25
  431904:	b.ne	4318b0 <ASN1_generate_nconf@plt+0x12f40>  // b.any
  431908:	ldp	x27, x28, [sp, #80]
  43190c:	b	4315e8 <ASN1_generate_nconf@plt+0x12c78>
  431910:	ldr	x0, [sp, #104]
  431914:	mov	w19, #0x1                   	// #1
  431918:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  43191c:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431920:	mov	w1, w22
  431924:	mov	w0, #0x1                   	// #1
  431928:	mov	w19, #0x1                   	// #1
  43192c:	bl	431340 <ASN1_generate_nconf@plt+0x129d0>
  431930:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431934:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431938:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  43193c:	mov	w19, #0x1                   	// #1
  431940:	add	x0, x0, #0xc98
  431944:	ldr	x1, [x20, #48]
  431948:	bl	419c20 <EVP_MD_do_all_sorted@plt>
  43194c:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431950:	mov	w1, w22
  431954:	mov	w0, #0x2                   	// #2
  431958:	mov	w19, #0x1                   	// #1
  43195c:	bl	431340 <ASN1_generate_nconf@plt+0x129d0>
  431960:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  431964:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431968:	add	x19, x20, #0x30
  43196c:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  431970:	add	x1, x1, #0x150
  431974:	ldr	x0, [x19, #8]
  431978:	bl	419740 <BIO_printf@plt>
  43197c:	b	43151c <ASN1_generate_nconf@plt+0x12bac>
  431980:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431984:	mov	x2, x20
  431988:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43198c:	add	x1, x1, #0x5b8
  431990:	ldr	x0, [x19, #56]
  431994:	mov	w19, #0x1                   	// #1
  431998:	bl	419740 <BIO_printf@plt>
  43199c:	b	4314e0 <ASN1_generate_nconf@plt+0x12b70>
  4319a0:	stp	x29, x30, [sp, #-32]!
  4319a4:	mov	x29, sp
  4319a8:	stp	x19, x20, [sp, #16]
  4319ac:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4319b0:	add	x20, x20, #0x30
  4319b4:	ldr	w0, [x20, #16]
  4319b8:	cbnz	w0, 431a44 <ASN1_generate_nconf@plt+0x130d4>
  4319bc:	adrp	x19, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  4319c0:	add	x19, x19, #0xb08
  4319c4:	mov	w0, #0x1                   	// #1
  4319c8:	str	w0, [x20, #16]
  4319cc:	ldr	x0, [x19, #8]
  4319d0:	cbz	x0, 431a54 <ASN1_generate_nconf@plt+0x130e4>
  4319d4:	mov	x0, x19
  4319d8:	mov	x1, #0x0                   	// #0
  4319dc:	nop
  4319e0:	ldr	x2, [x0, #40]
  4319e4:	add	x0, x0, #0x20
  4319e8:	add	x1, x1, #0x1
  4319ec:	cbnz	x2, 4319e0 <ASN1_generate_nconf@plt+0x13070>
  4319f0:	adrp	x3, 431000 <ASN1_generate_nconf@plt+0x12690>
  4319f4:	add	x3, x3, #0x278
  4319f8:	mov	x2, #0x20                  	// #32
  4319fc:	mov	x0, x19
  431a00:	bl	41a1e0 <qsort@plt>
  431a04:	adrp	x1, 431000 <ASN1_generate_nconf@plt+0x12690>
  431a08:	adrp	x0, 431000 <ASN1_generate_nconf@plt+0x12690>
  431a0c:	add	x1, x1, #0x78
  431a10:	add	x0, x0, #0x88
  431a14:	bl	41b110 <OPENSSL_LH_new@plt>
  431a18:	str	x0, [x20, #24]
  431a1c:	cbz	x0, 431a48 <ASN1_generate_nconf@plt+0x130d8>
  431a20:	ldr	x1, [x19, #8]
  431a24:	cbnz	x1, 431a30 <ASN1_generate_nconf@plt+0x130c0>
  431a28:	b	431a48 <ASN1_generate_nconf@plt+0x130d8>
  431a2c:	ldr	x0, [x20, #24]
  431a30:	mov	x1, x19
  431a34:	add	x19, x19, #0x20
  431a38:	bl	41cc20 <OPENSSL_LH_insert@plt>
  431a3c:	ldr	x0, [x19, #8]
  431a40:	cbnz	x0, 431a2c <ASN1_generate_nconf@plt+0x130bc>
  431a44:	ldr	x0, [x20, #24]
  431a48:	ldp	x19, x20, [sp, #16]
  431a4c:	ldp	x29, x30, [sp], #32
  431a50:	ret
  431a54:	mov	x1, #0x0                   	// #0
  431a58:	b	4319f0 <ASN1_generate_nconf@plt+0x13080>
  431a5c:	nop
  431a60:	stp	x29, x30, [sp, #-128]!
  431a64:	mov	x29, sp
  431a68:	stp	x19, x20, [sp, #16]
  431a6c:	adrp	x19, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431a70:	add	x19, x19, #0x1b8
  431a74:	add	x2, x19, #0x138
  431a78:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  431a7c:	mov	x20, x0
  431a80:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  431a84:	cbz	w0, 431ae0 <ASN1_generate_nconf@plt+0x13170>
  431a88:	cmn	w0, #0x1
  431a8c:	b.eq	431ab4 <ASN1_generate_nconf@plt+0x13144>  // b.none
  431a90:	cmp	w0, #0x1
  431a94:	b.ne	431a80 <ASN1_generate_nconf@plt+0x13110>  // b.any
  431a98:	add	x0, x19, #0x138
  431a9c:	mov	w19, #0x0                   	// #0
  431aa0:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  431aa4:	mov	w0, w19
  431aa8:	ldp	x19, x20, [sp, #16]
  431aac:	ldp	x29, x30, [sp], #128
  431ab0:	ret
  431ab4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431ab8:	mov	x2, x20
  431abc:	mov	w19, #0x1                   	// #1
  431ac0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  431ac4:	ldr	x0, [x0, #56]
  431ac8:	add	x1, x1, #0xd68
  431acc:	bl	419740 <BIO_printf@plt>
  431ad0:	mov	w0, w19
  431ad4:	ldp	x19, x20, [sp, #16]
  431ad8:	ldp	x29, x30, [sp], #128
  431adc:	ret
  431ae0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  431ae4:	cmp	w0, #0x1
  431ae8:	b.eq	431bf0 <ASN1_generate_nconf@plt+0x13280>  // b.none
  431aec:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  431af0:	mov	w19, w0
  431af4:	cbnz	w0, 431c78 <ASN1_generate_nconf@plt+0x13308>
  431af8:	stp	x23, x24, [sp, #48]
  431afc:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431b00:	add	x23, x23, #0x30
  431b04:	add	x0, sp, #0x68
  431b08:	add	x1, sp, #0x6c
  431b0c:	bl	4312a0 <ASN1_generate_nconf@plt+0x12930>
  431b10:	adrp	x20, 49d000 <ASN1_PRINTABLE_type@OPENSSL_1_1_0>
  431b14:	ldr	x0, [x23, #8]
  431b18:	add	x20, x20, #0xb08
  431b1c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431b20:	add	x1, x1, #0x6e8
  431b24:	bl	419740 <BIO_printf@plt>
  431b28:	ldr	x0, [x20, #8]
  431b2c:	cbz	x0, 431c40 <ASN1_generate_nconf@plt+0x132d0>
  431b30:	adrp	x24, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431b34:	add	x24, x24, #0x5e8
  431b38:	stp	x21, x22, [sp, #32]
  431b3c:	mov	w21, #0x0                   	// #0
  431b40:	mov	w22, #0x0                   	// #0
  431b44:	stp	x25, x26, [sp, #64]
  431b48:	adrp	x26, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431b4c:	adrp	x25, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431b50:	add	x26, x26, #0x748
  431b54:	add	x25, x25, #0x700
  431b58:	str	x27, [sp, #80]
  431b5c:	b	431bb8 <ASN1_generate_nconf@plt+0x13248>
  431b60:	ldr	w1, [x20]
  431b64:	mov	w21, w27
  431b68:	ldr	x0, [x23, #8]
  431b6c:	cmp	w22, w1
  431b70:	b.eq	431b9c <ASN1_generate_nconf@plt+0x1322c>  // b.none
  431b74:	mov	w22, w1
  431b78:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  431b7c:	add	x1, x1, #0xa60
  431b80:	bl	419740 <BIO_printf@plt>
  431b84:	cmp	w22, #0x2
  431b88:	ldr	x0, [x23, #8]
  431b8c:	b.eq	431c20 <ASN1_generate_nconf@plt+0x132b0>  // b.none
  431b90:	mov	w21, w27
  431b94:	cmp	w22, #0x3
  431b98:	b.eq	431c64 <ASN1_generate_nconf@plt+0x132f4>  // b.none
  431b9c:	ldr	w2, [sp, #108]
  431ba0:	add	x20, x20, #0x20
  431ba4:	ldur	x3, [x20, #-24]
  431ba8:	mov	x1, x24
  431bac:	bl	419740 <BIO_printf@plt>
  431bb0:	ldr	x0, [x20, #8]
  431bb4:	cbz	x0, 431c34 <ASN1_generate_nconf@plt+0x132c4>
  431bb8:	ldr	w1, [sp, #104]
  431bbc:	add	w27, w21, #0x1
  431bc0:	sdiv	w0, w21, w1
  431bc4:	msub	w21, w0, w1, w21
  431bc8:	cbnz	w21, 431b60 <ASN1_generate_nconf@plt+0x131f0>
  431bcc:	ldr	x0, [x23, #8]
  431bd0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  431bd4:	add	x1, x1, #0xa60
  431bd8:	bl	419740 <BIO_printf@plt>
  431bdc:	ldr	w0, [x20]
  431be0:	cmp	w22, w0
  431be4:	b.eq	431c58 <ASN1_generate_nconf@plt+0x132e8>  // b.none
  431be8:	mov	w22, w0
  431bec:	b	431b84 <ASN1_generate_nconf@plt+0x13214>
  431bf0:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  431bf4:	ldr	x0, [x0]
  431bf8:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431bfc:	add	x1, x1, #0x6d0
  431c00:	stp	x0, x1, [sp, #104]
  431c04:	str	xzr, [sp, #120]
  431c08:	bl	4319a0 <ASN1_generate_nconf@plt+0x13030>
  431c0c:	add	x2, sp, #0x68
  431c10:	mov	w1, #0x2                   	// #2
  431c14:	bl	431090 <ASN1_generate_nconf@plt+0x12720>
  431c18:	mov	w19, w0
  431c1c:	b	431aa4 <ASN1_generate_nconf@plt+0x13134>
  431c20:	mov	x1, x25
  431c24:	bl	419740 <BIO_printf@plt>
  431c28:	mov	w21, #0x1                   	// #1
  431c2c:	ldr	x0, [x23, #8]
  431c30:	b	431b9c <ASN1_generate_nconf@plt+0x1322c>
  431c34:	ldp	x21, x22, [sp, #32]
  431c38:	ldp	x25, x26, [sp, #64]
  431c3c:	ldr	x27, [sp, #80]
  431c40:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  431c44:	ldr	x0, [x23, #8]
  431c48:	add	x1, x1, #0xe00
  431c4c:	bl	419740 <BIO_printf@plt>
  431c50:	ldp	x23, x24, [sp, #48]
  431c54:	b	431aa4 <ASN1_generate_nconf@plt+0x13134>
  431c58:	mov	w21, w27
  431c5c:	ldr	x0, [x23, #8]
  431c60:	b	431b9c <ASN1_generate_nconf@plt+0x1322c>
  431c64:	mov	x1, x26
  431c68:	bl	419740 <BIO_printf@plt>
  431c6c:	mov	w21, #0x1                   	// #1
  431c70:	ldr	x0, [x23, #8]
  431c74:	b	431b9c <ASN1_generate_nconf@plt+0x1322c>
  431c78:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431c7c:	mov	x2, x20
  431c80:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431c84:	mov	w19, #0x1                   	// #1
  431c88:	ldr	x0, [x0, #56]
  431c8c:	add	x1, x1, #0x6d8
  431c90:	bl	419740 <BIO_printf@plt>
  431c94:	b	431aa4 <ASN1_generate_nconf@plt+0x13134>
  431c98:	stp	x29, x30, [sp, #-32]!
  431c9c:	mov	x29, sp
  431ca0:	str	x19, [sp, #16]
  431ca4:	mov	x19, x3
  431ca8:	cbz	x0, 431cd0 <ASN1_generate_nconf@plt+0x13360>
  431cac:	bl	419660 <EVP_MD_type@plt>
  431cb0:	bl	41de40 <OBJ_nid2sn@plt>
  431cb4:	mov	x2, x0
  431cb8:	mov	x0, x19
  431cbc:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  431cc0:	ldr	x19, [sp, #16]
  431cc4:	add	x1, x1, #0x5c8
  431cc8:	ldp	x29, x30, [sp], #32
  431ccc:	b	419740 <BIO_printf@plt>
  431cd0:	mov	x0, x19
  431cd4:	cmp	x1, #0x0
  431cd8:	ldr	x19, [sp, #16]
  431cdc:	adrp	x3, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431ce0:	ldp	x29, x30, [sp], #32
  431ce4:	add	x3, x3, #0x788
  431ce8:	csel	x1, x3, x1, eq  // eq = none
  431cec:	mov	x4, x2
  431cf0:	cmp	x2, #0x0
  431cf4:	mov	x2, x1
  431cf8:	csel	x3, x3, x4, eq  // eq = none
  431cfc:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431d00:	add	x1, x1, #0x798
  431d04:	b	419740 <BIO_printf@plt>
  431d08:	stp	x29, x30, [sp, #-32]!
  431d0c:	mov	x29, sp
  431d10:	str	x19, [sp, #16]
  431d14:	mov	x19, x3
  431d18:	cbz	x0, 431d40 <ASN1_generate_nconf@plt+0x133d0>
  431d1c:	bl	41df90 <EVP_CIPHER_nid@plt>
  431d20:	bl	41de40 <OBJ_nid2sn@plt>
  431d24:	mov	x2, x0
  431d28:	mov	x0, x19
  431d2c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  431d30:	ldr	x19, [sp, #16]
  431d34:	add	x1, x1, #0x5c8
  431d38:	ldp	x29, x30, [sp], #32
  431d3c:	b	419740 <BIO_printf@plt>
  431d40:	mov	x0, x19
  431d44:	cmp	x1, #0x0
  431d48:	ldr	x19, [sp, #16]
  431d4c:	adrp	x3, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431d50:	ldp	x29, x30, [sp], #32
  431d54:	add	x3, x3, #0x788
  431d58:	csel	x1, x3, x1, eq  // eq = none
  431d5c:	mov	x4, x2
  431d60:	cmp	x2, #0x0
  431d64:	mov	x2, x1
  431d68:	csel	x3, x3, x4, eq  // eq = none
  431d6c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  431d70:	add	x1, x1, #0x798
  431d74:	b	419740 <BIO_printf@plt>
  431d78:	stp	x29, x30, [sp, #-160]!
  431d7c:	mov	x29, sp
  431d80:	stp	x19, x20, [sp, #16]
  431d84:	mov	x20, x1
  431d88:	stp	x21, x22, [sp, #32]
  431d8c:	mov	x21, x0
  431d90:	stp	x23, x24, [sp, #48]
  431d94:	mov	x23, x2
  431d98:	stp	x25, x26, [sp, #64]
  431d9c:	bl	41e440 <strlen@plt>
  431da0:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  431da4:	mov	x22, x0
  431da8:	add	x19, x1, #0x60
  431dac:	strb	wzr, [x1, #96]
  431db0:	mov	x0, x20
  431db4:	bl	41e440 <strlen@plt>
  431db8:	mov	x24, x0
  431dbc:	mov	x1, x20
  431dc0:	mov	x2, #0x5                   	// #5
  431dc4:	add	x0, sp, #0x68
  431dc8:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  431dcc:	mov	x1, x23
  431dd0:	mov	x2, #0x9                   	// #9
  431dd4:	add	x0, sp, #0x70
  431dd8:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  431ddc:	add	x0, sp, #0x70
  431de0:	bl	41e440 <strlen@plt>
  431de4:	mov	x23, x0
  431de8:	cbz	x24, 431fe4 <ASN1_generate_nconf@plt+0x13674>
  431dec:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431df0:	add	x1, x1, #0x5e0
  431df4:	add	x20, x1, #0x8
  431df8:	mov	x0, x19
  431dfc:	mov	x1, x20
  431e00:	mov	x2, #0x29                  	// #41
  431e04:	bl	41a410 <OPENSSL_strlcat@plt>
  431e08:	cmp	x24, #0x4
  431e0c:	b.hi	432008 <ASN1_generate_nconf@plt+0x13698>  // b.pmore
  431e10:	add	x1, sp, #0x68
  431e14:	mov	x2, #0x29                  	// #41
  431e18:	mov	x0, x19
  431e1c:	bl	41a410 <OPENSSL_strlcat@plt>
  431e20:	mov	x1, x20
  431e24:	mov	x2, #0x29                  	// #41
  431e28:	mov	x0, x19
  431e2c:	bl	41a410 <OPENSSL_strlcat@plt>
  431e30:	add	x1, sp, #0x70
  431e34:	mov	x2, #0x29                  	// #41
  431e38:	mov	x0, x19
  431e3c:	bl	41a410 <OPENSSL_strlcat@plt>
  431e40:	mov	x0, x19
  431e44:	bl	41e440 <strlen@plt>
  431e48:	cmp	x0, #0xe
  431e4c:	b.hi	432008 <ASN1_generate_nconf@plt+0x13698>  // b.pmore
  431e50:	add	x25, x24, #0x2
  431e54:	add	x25, x19, x25
  431e58:	bl	41bea0 <EVP_MD_CTX_new@plt>
  431e5c:	mov	x20, x0
  431e60:	cbz	x0, 432008 <ASN1_generate_nconf@plt+0x13698>
  431e64:	bl	41aca0 <EVP_md5@plt>
  431e68:	mov	x1, x0
  431e6c:	mov	x2, #0x0                   	// #0
  431e70:	mov	x0, x20
  431e74:	bl	4196e0 <EVP_DigestInit_ex@plt>
  431e78:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431e7c:	mov	x2, x22
  431e80:	mov	x1, x21
  431e84:	mov	x0, x20
  431e88:	bl	41afc0 <EVP_DigestUpdate@plt>
  431e8c:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431e90:	cbz	x24, 431edc <ASN1_generate_nconf@plt+0x1356c>
  431e94:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431e98:	add	x1, x1, #0x5e0
  431e9c:	add	x26, x1, #0x8
  431ea0:	mov	x0, x20
  431ea4:	mov	x1, x26
  431ea8:	mov	x2, #0x1                   	// #1
  431eac:	bl	41afc0 <EVP_DigestUpdate@plt>
  431eb0:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431eb4:	mov	x2, x24
  431eb8:	add	x1, sp, #0x68
  431ebc:	mov	x0, x20
  431ec0:	bl	41afc0 <EVP_DigestUpdate@plt>
  431ec4:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431ec8:	mov	x1, x26
  431ecc:	mov	x0, x20
  431ed0:	mov	x2, #0x1                   	// #1
  431ed4:	bl	41afc0 <EVP_DigestUpdate@plt>
  431ed8:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431edc:	mov	x2, x23
  431ee0:	add	x1, sp, #0x70
  431ee4:	mov	x0, x20
  431ee8:	bl	41afc0 <EVP_DigestUpdate@plt>
  431eec:	cbz	w0, 432014 <ASN1_generate_nconf@plt+0x136a4>
  431ef0:	bl	41bea0 <EVP_MD_CTX_new@plt>
  431ef4:	mov	x24, x0
  431ef8:	cbz	x0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431efc:	bl	41aca0 <EVP_md5@plt>
  431f00:	mov	x1, x0
  431f04:	mov	x2, #0x0                   	// #0
  431f08:	mov	x0, x24
  431f0c:	bl	4196e0 <EVP_DigestInit_ex@plt>
  431f10:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f14:	mov	x2, x22
  431f18:	mov	x1, x21
  431f1c:	mov	x0, x24
  431f20:	bl	41afc0 <EVP_DigestUpdate@plt>
  431f24:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f28:	mov	x2, x23
  431f2c:	add	x1, sp, #0x70
  431f30:	mov	x0, x24
  431f34:	bl	41afc0 <EVP_DigestUpdate@plt>
  431f38:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f3c:	mov	x2, x22
  431f40:	mov	x1, x21
  431f44:	mov	x0, x24
  431f48:	bl	41afc0 <EVP_DigestUpdate@plt>
  431f4c:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f50:	add	x1, sp, #0x80
  431f54:	mov	x0, x24
  431f58:	mov	x2, #0x0                   	// #0
  431f5c:	bl	41b320 <EVP_DigestFinal_ex@plt>
  431f60:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f64:	cmp	w22, #0x10
  431f68:	mov	w26, w22
  431f6c:	b.ls	431f90 <ASN1_generate_nconf@plt+0x13620>  // b.plast
  431f70:	sub	w26, w26, #0x10
  431f74:	add	x1, sp, #0x80
  431f78:	mov	x0, x20
  431f7c:	mov	x2, #0x10                  	// #16
  431f80:	bl	41afc0 <EVP_DigestUpdate@plt>
  431f84:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431f88:	cmp	w26, #0x10
  431f8c:	b.hi	431f70 <ASN1_generate_nconf@plt+0x13600>  // b.pmore
  431f90:	mov	w2, w26
  431f94:	add	x1, sp, #0x80
  431f98:	mov	x0, x20
  431f9c:	bl	41afc0 <EVP_DigestUpdate@plt>
  431fa0:	cbz	w0, 432018 <ASN1_generate_nconf@plt+0x136a8>
  431fa4:	stp	x27, x28, [sp, #80]
  431fa8:	mov	w26, w22
  431fac:	cbz	w22, 432058 <ASN1_generate_nconf@plt+0x136e8>
  431fb0:	adrp	x27, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  431fb4:	add	x27, x27, #0x5e0
  431fb8:	b	431fc0 <ASN1_generate_nconf@plt+0x13650>
  431fbc:	cbz	w26, 432058 <ASN1_generate_nconf@plt+0x136e8>
  431fc0:	tst	x26, #0x1
  431fc4:	mov	x0, x20
  431fc8:	csel	x1, x27, x21, ne  // ne = any
  431fcc:	asr	w26, w26, #1
  431fd0:	mov	x2, #0x1                   	// #1
  431fd4:	bl	41afc0 <EVP_DigestUpdate@plt>
  431fd8:	cbnz	w0, 431fbc <ASN1_generate_nconf@plt+0x1364c>
  431fdc:	ldp	x27, x28, [sp, #80]
  431fe0:	b	432018 <ASN1_generate_nconf@plt+0x136a8>
  431fe4:	add	x1, sp, #0x70
  431fe8:	mov	x2, #0x29                  	// #41
  431fec:	mov	x0, x19
  431ff0:	bl	41a410 <OPENSSL_strlcat@plt>
  431ff4:	mov	x0, x19
  431ff8:	mov	x25, x19
  431ffc:	bl	41e440 <strlen@plt>
  432000:	cmp	x0, #0xe
  432004:	b.ls	431e58 <ASN1_generate_nconf@plt+0x134e8>  // b.plast
  432008:	mov	x24, #0x0                   	// #0
  43200c:	mov	x20, #0x0                   	// #0
  432010:	b	432018 <ASN1_generate_nconf@plt+0x136a8>
  432014:	mov	x24, #0x0                   	// #0
  432018:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43201c:	add	x1, x1, #0x350
  432020:	mov	w2, #0x1e2                 	// #482
  432024:	mov	x0, #0x0                   	// #0
  432028:	bl	41b1e0 <CRYPTO_free@plt>
  43202c:	mov	x0, x24
  432030:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432034:	mov	x0, x20
  432038:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43203c:	mov	x0, #0x0                   	// #0
  432040:	ldp	x19, x20, [sp, #16]
  432044:	ldp	x21, x22, [sp, #32]
  432048:	ldp	x23, x24, [sp, #48]
  43204c:	ldp	x25, x26, [sp, #64]
  432050:	ldp	x29, x30, [sp], #160
  432054:	ret
  432058:	add	x1, sp, #0x80
  43205c:	mov	x0, x20
  432060:	mov	x2, #0x0                   	// #0
  432064:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432068:	cbz	w0, 432258 <ASN1_generate_nconf@plt+0x138e8>
  43206c:	mov	w28, #0xaaab                	// #43691
  432070:	mov	w26, #0x0                   	// #0
  432074:	movk	w28, #0xaaaa, lsl #16
  432078:	bl	41aca0 <EVP_md5@plt>
  43207c:	mov	x1, x0
  432080:	mov	x2, #0x0                   	// #0
  432084:	mov	x0, x24
  432088:	bl	4196e0 <EVP_DigestInit_ex@plt>
  43208c:	cbz	w0, 431fdc <ASN1_generate_nconf@plt+0x1366c>
  432090:	and	w27, w26, #0x1
  432094:	tbz	w26, #0, 432224 <ASN1_generate_nconf@plt+0x138b4>
  432098:	mov	x1, x21
  43209c:	mov	x2, x22
  4320a0:	mov	x0, x24
  4320a4:	bl	41afc0 <EVP_DigestUpdate@plt>
  4320a8:	cbz	w0, 431fdc <ASN1_generate_nconf@plt+0x1366c>
  4320ac:	mul	w1, w26, w28
  4320b0:	mov	w0, #0x55555555            	// #1431655765
  4320b4:	cmp	w1, w0
  4320b8:	b.hi	43223c <ASN1_generate_nconf@plt+0x138cc>  // b.pmore
  4320bc:	mov	w0, #0x6db7                	// #28087
  4320c0:	mov	w1, #0x4924                	// #18724
  4320c4:	movk	w0, #0xb6db, lsl #16
  4320c8:	movk	w1, #0x2492, lsl #16
  4320cc:	mul	w0, w26, w0
  4320d0:	cmp	w0, w1
  4320d4:	b.hi	432208 <ASN1_generate_nconf@plt+0x13898>  // b.pmore
  4320d8:	cbnz	w27, 432230 <ASN1_generate_nconf@plt+0x138c0>
  4320dc:	mov	x1, x21
  4320e0:	mov	x2, x22
  4320e4:	mov	x0, x24
  4320e8:	bl	41afc0 <EVP_DigestUpdate@plt>
  4320ec:	cbz	w0, 431fdc <ASN1_generate_nconf@plt+0x1366c>
  4320f0:	add	x1, sp, #0x80
  4320f4:	mov	x0, x24
  4320f8:	mov	x2, #0x0                   	// #0
  4320fc:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432100:	cbz	w0, 431fdc <ASN1_generate_nconf@plt+0x1366c>
  432104:	add	w26, w26, #0x1
  432108:	cmp	w26, #0x3e8
  43210c:	b.ne	432078 <ASN1_generate_nconf@plt+0x13708>  // b.any
  432110:	mov	x0, x24
  432114:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432118:	mov	x0, x20
  43211c:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432120:	add	x3, sp, #0x90
  432124:	mov	w4, #0xf0f1                	// #61681
  432128:	add	x5, x3, #0xe
  43212c:	mov	x1, x3
  432130:	mov	w0, #0x0                   	// #0
  432134:	movk	w4, #0xf0f0, lsl #16
  432138:	add	x6, sp, #0x80
  43213c:	add	w2, w0, #0x6
  432140:	ldrb	w0, [x6, w0, sxtw]
  432144:	strb	w0, [x1], #1
  432148:	umull	x0, w2, w4
  43214c:	cmp	x5, x1
  432150:	lsr	x0, x0, #36
  432154:	add	w0, w0, w0, lsl #4
  432158:	sub	w0, w2, w0
  43215c:	b.ne	432138 <ASN1_generate_nconf@plt+0x137c8>  // b.any
  432160:	add	x6, x25, x23
  432164:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432168:	add	x1, x1, #0x5e0
  43216c:	ldrb	w7, [sp, #139]
  432170:	ldrb	w4, [sp, #133]
  432174:	add	x0, x6, #0x1
  432178:	add	x1, x1, #0x10
  43217c:	add	x11, x6, #0x15
  432180:	mov	w2, #0x24                  	// #36
  432184:	strb	w2, [x25, x23]
  432188:	strb	w4, [sp, #158]
  43218c:	strb	w7, [sp, #159]
  432190:	ldrb	w5, [x3, #2]
  432194:	add	x0, x0, #0x4
  432198:	ldrb	w4, [x3, #1]
  43219c:	ldrb	w2, [x3], #3
  4321a0:	and	w8, w5, #0x3f
  4321a4:	ubfiz	w10, w4, #2, #4
  4321a8:	ubfiz	w9, w2, #4, #2
  4321ac:	orr	w5, w10, w5, lsr #6
  4321b0:	orr	w4, w9, w4, lsr #4
  4321b4:	ldrb	w8, [x1, w8, sxtw]
  4321b8:	lsr	w2, w2, #2
  4321bc:	sturb	w8, [x0, #-4]
  4321c0:	ldrb	w5, [x1, w5, sxtw]
  4321c4:	ldrb	w4, [x1, w4, sxtw]
  4321c8:	sturb	w5, [x0, #-3]
  4321cc:	sturb	w4, [x0, #-2]
  4321d0:	cmp	x0, x11
  4321d4:	ldrb	w2, [x1, w2, sxtw]
  4321d8:	sturb	w2, [x0, #-1]
  4321dc:	b.ne	432190 <ASN1_generate_nconf@plt+0x13820>  // b.any
  4321e0:	and	x2, x7, #0x3f
  4321e4:	ubfx	x7, x7, #6, #2
  4321e8:	strb	wzr, [x6, #23]
  4321ec:	mov	x0, x19
  4321f0:	ldrb	w2, [x1, x2]
  4321f4:	ldrb	w1, [x1, x7]
  4321f8:	strb	w2, [x6, #21]
  4321fc:	strb	w1, [x6, #22]
  432200:	ldp	x27, x28, [sp, #80]
  432204:	b	432040 <ASN1_generate_nconf@plt+0x136d0>
  432208:	mov	x2, x22
  43220c:	mov	x1, x21
  432210:	mov	x0, x24
  432214:	bl	41afc0 <EVP_DigestUpdate@plt>
  432218:	cbnz	w0, 4320d8 <ASN1_generate_nconf@plt+0x13768>
  43221c:	ldp	x27, x28, [sp, #80]
  432220:	b	432018 <ASN1_generate_nconf@plt+0x136a8>
  432224:	add	x1, sp, #0x80
  432228:	mov	x2, #0x10                  	// #16
  43222c:	b	4320a0 <ASN1_generate_nconf@plt+0x13730>
  432230:	add	x1, sp, #0x80
  432234:	mov	x2, #0x10                  	// #16
  432238:	b	4320e4 <ASN1_generate_nconf@plt+0x13774>
  43223c:	mov	x2, x23
  432240:	add	x1, sp, #0x70
  432244:	mov	x0, x24
  432248:	bl	41afc0 <EVP_DigestUpdate@plt>
  43224c:	cbnz	w0, 4320bc <ASN1_generate_nconf@plt+0x1374c>
  432250:	ldp	x27, x28, [sp, #80]
  432254:	b	432018 <ASN1_generate_nconf@plt+0x136a8>
  432258:	mov	x0, #0x0                   	// #0
  43225c:	ldp	x27, x28, [sp, #80]
  432260:	b	432040 <ASN1_generate_nconf@plt+0x136d0>
  432264:	nop
  432268:	stp	x29, x30, [sp, #-352]!
  43226c:	mov	x29, sp
  432270:	stp	x19, x20, [sp, #16]
  432274:	mov	x19, x3
  432278:	stp	x21, x22, [sp, #32]
  43227c:	mov	w21, w7
  432280:	ldr	w22, [sp, #360]
  432284:	stp	x23, x24, [sp, #48]
  432288:	mov	x24, x4
  43228c:	mov	w23, w6
  432290:	stp	x25, x26, [sp, #64]
  432294:	mov	w25, w5
  432298:	stp	x27, x28, [sp, #80]
  43229c:	mov	x27, x1
  4322a0:	ldr	x26, [sp, #352]
  4322a4:	cbnz	w0, 432338 <ASN1_generate_nconf@plt+0x139c8>
  4322a8:	cmp	w22, #0x1
  4322ac:	b.eq	432668 <ASN1_generate_nconf@plt+0x13cf8>  // b.none
  4322b0:	sub	w1, w22, #0x2
  4322b4:	sub	w0, w22, #0x4
  4322b8:	cmp	w1, #0x1
  4322bc:	ccmp	w22, #0x6, #0x4, hi  // hi = pmore
  4322c0:	cset	x28, eq  // eq = none
  4322c4:	cmp	w0, #0x1
  4322c8:	lsl	x28, x28, #3
  4322cc:	b.hi	43266c <ASN1_generate_nconf@plt+0x13cfc>  // b.pmore
  4322d0:	mov	w20, #0x10                  	// #16
  4322d4:	mov	x28, #0x10                  	// #16
  4322d8:	ldr	x0, [x2]
  4322dc:	cbz	x0, 43284c <ASN1_generate_nconf@plt+0x13edc>
  4322e0:	ldr	x0, [x27]
  4322e4:	mov	w1, w20
  4322e8:	bl	41d790 <RAND_bytes@plt>
  4322ec:	cmp	w0, #0x0
  4322f0:	mov	w0, #0x0                   	// #0
  4322f4:	b.le	4323bc <ASN1_generate_nconf@plt+0x13a4c>
  4322f8:	cbz	x28, 432330 <ASN1_generate_nconf@plt+0x139c0>
  4322fc:	adrp	x20, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432300:	add	x20, x20, #0x5e0
  432304:	add	x20, x20, #0x10
  432308:	mov	x0, #0x0                   	// #0
  43230c:	nop
  432310:	ldr	x3, [x27]
  432314:	ldrb	w2, [x3, x0]
  432318:	and	w2, w2, #0x3f
  43231c:	ldrb	w1, [x20, w2, sxtw]
  432320:	strb	w1, [x3, x0]
  432324:	add	x0, x0, #0x1
  432328:	cmp	x28, x0
  43232c:	b.ne	432310 <ASN1_generate_nconf@plt+0x139a0>  // b.any
  432330:	ldr	x0, [x27]
  432334:	strb	wzr, [x0, x28]
  432338:	mov	x0, x19
  43233c:	bl	41e440 <strlen@plt>
  432340:	cmp	x0, x26
  432344:	b.hi	4323d8 <ASN1_generate_nconf@plt+0x13a68>  // b.pmore
  432348:	cmp	w22, #0x1
  43234c:	b.eq	4323e8 <ASN1_generate_nconf@plt+0x13a78>  // b.none
  432350:	sub	w0, w22, #0x2
  432354:	cmp	w0, #0x1
  432358:	b.hi	432418 <ASN1_generate_nconf@plt+0x13aa8>  // b.pmore
  43235c:	ldr	x2, [x27]
  432360:	cmp	w22, #0x2
  432364:	adrp	x0, 477000 <ASN1_generate_nconf@plt+0x58690>
  432368:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43236c:	add	x0, x0, #0xf68
  432370:	add	x1, x1, #0x360
  432374:	csel	x1, x1, x0, ne  // ne = any
  432378:	mov	x0, x19
  43237c:	bl	431d78 <ASN1_generate_nconf@plt+0x13408>
  432380:	mov	x2, x0
  432384:	cmp	w23, #0x0
  432388:	cset	w0, ne  // ne = any
  43238c:	cmp	w21, #0x0
  432390:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  432394:	b.ne	43240c <ASN1_generate_nconf@plt+0x13a9c>  // b.any
  432398:	cmp	w21, #0x0
  43239c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4323a0:	b.eq	432674 <ASN1_generate_nconf@plt+0x13d04>  // b.none
  4323a4:	mov	x3, x19
  4323a8:	mov	x0, x24
  4323ac:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4323b0:	add	x1, x1, #0x3b8
  4323b4:	bl	419740 <BIO_printf@plt>
  4323b8:	mov	w0, #0x1                   	// #1
  4323bc:	ldp	x19, x20, [sp, #16]
  4323c0:	ldp	x21, x22, [sp, #32]
  4323c4:	ldp	x23, x24, [sp, #48]
  4323c8:	ldp	x25, x26, [sp, #64]
  4323cc:	ldp	x27, x28, [sp, #80]
  4323d0:	ldp	x29, x30, [sp], #352
  4323d4:	ret
  4323d8:	cbz	w25, 4326a4 <ASN1_generate_nconf@plt+0x13d34>
  4323dc:	strb	wzr, [x19, x26]
  4323e0:	cmp	w22, #0x1
  4323e4:	b.ne	432350 <ASN1_generate_nconf@plt+0x139e0>  // b.any
  4323e8:	ldr	x1, [x27]
  4323ec:	mov	x0, x19
  4323f0:	bl	41d0a0 <DES_crypt@plt>
  4323f4:	mov	x2, x0
  4323f8:	cmp	w23, #0x0
  4323fc:	cset	w0, ne  // ne = any
  432400:	cmp	w21, #0x0
  432404:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  432408:	b.eq	432398 <ASN1_generate_nconf@plt+0x13a28>  // b.none
  43240c:	mov	x3, x2
  432410:	mov	x2, x19
  432414:	b	4323a8 <ASN1_generate_nconf@plt+0x13a38>
  432418:	cmp	w22, #0x6
  43241c:	b.ne	43243c <ASN1_generate_nconf@plt+0x13acc>  // b.any
  432420:	ldr	x2, [x27]
  432424:	mov	x0, x19
  432428:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  43242c:	add	x1, x1, #0x948
  432430:	bl	431d78 <ASN1_generate_nconf@plt+0x13408>
  432434:	mov	x2, x0
  432438:	b	432384 <ASN1_generate_nconf@plt+0x13a14>
  43243c:	sub	w0, w22, #0x4
  432440:	cmp	w0, #0x1
  432444:	b.hi	4329a0 <ASN1_generate_nconf@plt+0x14030>  // b.pmore
  432448:	mov	x0, x19
  43244c:	bl	41e440 <strlen@plt>
  432450:	str	x0, [sp, #112]
  432454:	cmp	w22, #0x4
  432458:	ldr	x22, [x27]
  43245c:	b.eq	432830 <ASN1_generate_nconf@plt+0x13ec0>  // b.none
  432460:	bl	41df40 <EVP_sha512@plt>
  432464:	adrp	x25, 482000 <ASN1_generate_nconf@plt+0x63690>
  432468:	add	x25, x25, #0x7b0
  43246c:	str	x0, [sp, #120]
  432470:	mov	x0, #0x40                  	// #64
  432474:	str	x0, [sp, #104]
  432478:	adrp	x20, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43247c:	add	x20, x20, #0x5e0
  432480:	add	x1, x20, #0x50
  432484:	mov	x0, x22
  432488:	mov	x2, #0x7                   	// #7
  43248c:	bl	41b450 <strncmp@plt>
  432490:	cbz	w0, 4326c4 <ASN1_generate_nconf@plt+0x13d54>
  432494:	mov	x1, x25
  432498:	mov	x2, #0x2                   	// #2
  43249c:	add	x0, sp, #0xb0
  4324a0:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  4324a4:	mov	x1, x22
  4324a8:	mov	x2, #0x11                  	// #17
  4324ac:	add	x28, sp, #0xb8
  4324b0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4324b4:	add	x22, x22, #0x60
  4324b8:	mov	x0, x28
  4324bc:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  4324c0:	add	x26, x22, #0x30
  4324c4:	add	x27, x20, #0x8
  4324c8:	mov	x0, x28
  4324cc:	bl	41e440 <strlen@plt>
  4324d0:	strb	wzr, [x22, #48]
  4324d4:	mov	x1, x27
  4324d8:	mov	x2, #0x7c                  	// #124
  4324dc:	str	x0, [sp, #128]
  4324e0:	mov	x0, x26
  4324e4:	bl	41a410 <OPENSSL_strlcat@plt>
  4324e8:	mov	x0, #0x3                   	// #3
  4324ec:	add	x1, sp, #0xb0
  4324f0:	mov	x2, #0x7c                  	// #124
  4324f4:	str	x0, [sp, #136]
  4324f8:	mov	x0, x26
  4324fc:	bl	41a410 <OPENSSL_strlcat@plt>
  432500:	mov	w3, #0x1388                	// #5000
  432504:	mov	x0, x26
  432508:	mov	x1, x27
  43250c:	mov	x2, #0x7c                  	// #124
  432510:	str	w3, [sp, #148]
  432514:	bl	41a410 <OPENSSL_strlcat@plt>
  432518:	mov	x1, x28
  43251c:	add	x27, x22, #0x30
  432520:	mov	x2, #0x7c                  	// #124
  432524:	mov	x0, x27
  432528:	bl	41a410 <OPENSSL_strlcat@plt>
  43252c:	mov	x0, x27
  432530:	bl	41e440 <strlen@plt>
  432534:	ldp	x26, x1, [sp, #128]
  432538:	add	x26, x26, x1
  43253c:	cmp	x0, x26
  432540:	b.hi	432870 <ASN1_generate_nconf@plt+0x13f00>  // b.pmore
  432544:	bl	41bea0 <EVP_MD_CTX_new@plt>
  432548:	mov	x27, x0
  43254c:	cbz	x0, 432870 <ASN1_generate_nconf@plt+0x13f00>
  432550:	ldr	x1, [sp, #120]
  432554:	mov	x2, #0x0                   	// #0
  432558:	bl	4196e0 <EVP_DigestInit_ex@plt>
  43255c:	cbz	w0, 4327cc <ASN1_generate_nconf@plt+0x13e5c>
  432560:	ldr	x2, [sp, #112]
  432564:	mov	x1, x19
  432568:	mov	x0, x27
  43256c:	bl	41afc0 <EVP_DigestUpdate@plt>
  432570:	cbz	w0, 4327cc <ASN1_generate_nconf@plt+0x13e5c>
  432574:	ldr	x26, [sp, #128]
  432578:	mov	x1, x28
  43257c:	mov	x0, x27
  432580:	mov	x2, x26
  432584:	bl	41afc0 <EVP_DigestUpdate@plt>
  432588:	cbz	w0, 4327cc <ASN1_generate_nconf@plt+0x13e5c>
  43258c:	bl	41bea0 <EVP_MD_CTX_new@plt>
  432590:	mov	x3, x0
  432594:	cbz	x0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  432598:	ldr	x1, [sp, #120]
  43259c:	mov	x2, #0x0                   	// #0
  4325a0:	str	x0, [sp, #136]
  4325a4:	bl	4196e0 <EVP_DigestInit_ex@plt>
  4325a8:	ldr	x3, [sp, #136]
  4325ac:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  4325b0:	ldr	x2, [sp, #112]
  4325b4:	mov	x0, x3
  4325b8:	mov	x1, x19
  4325bc:	bl	41afc0 <EVP_DigestUpdate@plt>
  4325c0:	ldr	x3, [sp, #136]
  4325c4:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  4325c8:	mov	x0, x3
  4325cc:	mov	x2, x26
  4325d0:	mov	x1, x28
  4325d4:	bl	41afc0 <EVP_DigestUpdate@plt>
  4325d8:	ldr	x3, [sp, #136]
  4325dc:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  4325e0:	ldr	x26, [sp, #112]
  4325e4:	mov	x0, x3
  4325e8:	mov	x1, x19
  4325ec:	mov	x2, x26
  4325f0:	bl	41afc0 <EVP_DigestUpdate@plt>
  4325f4:	ldr	x3, [sp, #136]
  4325f8:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  4325fc:	mov	x0, x3
  432600:	add	x1, sp, #0xd0
  432604:	mov	x2, #0x0                   	// #0
  432608:	bl	41b320 <EVP_DigestFinal_ex@plt>
  43260c:	ldr	x3, [sp, #136]
  432610:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  432614:	ldr	x0, [sp, #104]
  432618:	cmp	x0, x26
  43261c:	b.cc	432630 <ASN1_generate_nconf@plt+0x13cc0>  // b.lo, b.ul, b.last
  432620:	b	43290c <ASN1_generate_nconf@plt+0x13f9c>
  432624:	ldr	x0, [sp, #104]
  432628:	cmp	x0, x26
  43262c:	b.cs	4328a0 <ASN1_generate_nconf@plt+0x13f30>  // b.hs, b.nlast
  432630:	ldr	x0, [sp, #104]
  432634:	add	x1, sp, #0xd0
  432638:	str	x3, [sp, #136]
  43263c:	mov	x2, x0
  432640:	sub	x26, x26, x0
  432644:	mov	x0, x27
  432648:	bl	41afc0 <EVP_DigestUpdate@plt>
  43264c:	ldr	x3, [sp, #136]
  432650:	cbnz	w0, 432624 <ASN1_generate_nconf@plt+0x13cb4>
  432654:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432658:	mov	x28, #0x0                   	// #0
  43265c:	add	x26, x26, #0x350
  432660:	mov	x4, #0x0                   	// #0
  432664:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432668:	mov	x28, #0x2                   	// #2
  43266c:	mov	w20, w28
  432670:	b	4322d8 <ASN1_generate_nconf@plt+0x13968>
  432674:	mov	x0, x24
  432678:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  43267c:	add	x1, x1, #0x5c8
  432680:	bl	419740 <BIO_printf@plt>
  432684:	mov	w0, #0x1                   	// #1
  432688:	ldp	x19, x20, [sp, #16]
  43268c:	ldp	x21, x22, [sp, #32]
  432690:	ldp	x23, x24, [sp, #48]
  432694:	ldp	x25, x26, [sp, #64]
  432698:	ldp	x27, x28, [sp, #80]
  43269c:	ldp	x29, x30, [sp], #352
  4326a0:	ret
  4326a4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4326a8:	mov	w2, w26
  4326ac:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4326b0:	add	x1, x1, #0x378
  4326b4:	ldr	x0, [x0, #56]
  4326b8:	bl	419740 <BIO_printf@plt>
  4326bc:	strb	wzr, [x19, x26]
  4326c0:	b	4323e0 <ASN1_generate_nconf@plt+0x13a70>
  4326c4:	add	x6, sp, #0x110
  4326c8:	mov	w2, #0xa                   	// #10
  4326cc:	mov	x1, x6
  4326d0:	add	x0, x22, #0x7
  4326d4:	str	x6, [sp, #128]
  4326d8:	bl	41cea0 <strtoul@plt>
  4326dc:	ldr	x1, [sp, #272]
  4326e0:	mov	x2, #0x0                   	// #0
  4326e4:	ldrb	w3, [x1]
  4326e8:	cmp	w3, #0x24
  4326ec:	b.ne	432384 <ASN1_generate_nconf@plt+0x13a14>  // b.any
  4326f0:	add	x22, x1, #0x1
  4326f4:	mov	x1, #0xc9ff                	// #51711
  4326f8:	movk	x1, #0x3b9a, lsl #16
  4326fc:	str	w1, [sp, #148]
  432700:	cmp	x0, x1
  432704:	ldr	x6, [sp, #128]
  432708:	b.ls	43288c <ASN1_generate_nconf@plt+0x13f1c>  // b.plast
  43270c:	mov	x1, x25
  432710:	add	x0, sp, #0xb0
  432714:	mov	x2, #0x2                   	// #2
  432718:	str	x6, [sp, #152]
  43271c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  432720:	add	x28, sp, #0xb8
  432724:	mov	x1, x22
  432728:	mov	x2, #0x11                  	// #17
  43272c:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  432730:	add	x22, x22, #0x60
  432734:	mov	x0, x28
  432738:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  43273c:	add	x26, x22, #0x30
  432740:	add	x27, x20, #0x8
  432744:	mov	x0, x28
  432748:	bl	41e440 <strlen@plt>
  43274c:	mov	x1, x27
  432750:	mov	x2, #0x7c                  	// #124
  432754:	strb	wzr, [x22, #48]
  432758:	str	x0, [sp, #128]
  43275c:	mov	x0, x26
  432760:	bl	41a410 <OPENSSL_strlcat@plt>
  432764:	mov	x0, #0x14                  	// #20
  432768:	add	x1, sp, #0xb0
  43276c:	mov	x2, #0x7c                  	// #124
  432770:	str	x0, [sp, #136]
  432774:	mov	x0, x26
  432778:	bl	41a410 <OPENSSL_strlcat@plt>
  43277c:	mov	x1, x27
  432780:	mov	x0, x26
  432784:	mov	x2, #0x7c                  	// #124
  432788:	bl	41a410 <OPENSSL_strlcat@plt>
  43278c:	ldr	w2, [sp, #148]
  432790:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432794:	ldr	x6, [sp, #152]
  432798:	add	x1, x1, #0x3a8
  43279c:	mov	x0, x6
  4327a0:	bl	41dfc0 <sprintf@plt>
  4327a4:	ldr	x6, [sp, #152]
  4327a8:	mov	x0, x26
  4327ac:	mov	x2, #0x7c                  	// #124
  4327b0:	mov	x1, x6
  4327b4:	bl	41a410 <OPENSSL_strlcat@plt>
  4327b8:	mov	x0, x26
  4327bc:	mov	x1, x27
  4327c0:	mov	x2, #0x7c                  	// #124
  4327c4:	bl	41a410 <OPENSSL_strlcat@plt>
  4327c8:	b	432518 <ASN1_generate_nconf@plt+0x13ba8>
  4327cc:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4327d0:	add	x26, x26, #0x350
  4327d4:	mov	x28, #0x0                   	// #0
  4327d8:	mov	x4, #0x0                   	// #0
  4327dc:	mov	x3, #0x0                   	// #0
  4327e0:	mov	x0, x3
  4327e4:	str	x4, [sp, #104]
  4327e8:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4327ec:	mov	x0, x27
  4327f0:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4327f4:	ldr	x4, [sp, #104]
  4327f8:	mov	x1, x26
  4327fc:	mov	w2, #0x300                 	// #768
  432800:	mov	x0, x4
  432804:	bl	41b1e0 <CRYPTO_free@plt>
  432808:	mov	x0, x28
  43280c:	mov	x1, x26
  432810:	mov	w2, #0x301                 	// #769
  432814:	bl	41b1e0 <CRYPTO_free@plt>
  432818:	mov	w2, #0x302                 	// #770
  43281c:	mov	x1, x26
  432820:	mov	x0, #0x0                   	// #0
  432824:	bl	41b1e0 <CRYPTO_free@plt>
  432828:	mov	x2, #0x0                   	// #0
  43282c:	b	432384 <ASN1_generate_nconf@plt+0x13a14>
  432830:	bl	41e040 <EVP_sha256@plt>
  432834:	adrp	x25, 467000 <ASN1_generate_nconf@plt+0x48690>
  432838:	add	x25, x25, #0x590
  43283c:	str	x0, [sp, #120]
  432840:	mov	x0, #0x20                  	// #32
  432844:	str	x0, [sp, #104]
  432848:	b	432478 <ASN1_generate_nconf@plt+0x13b08>
  43284c:	add	w0, w28, #0x1
  432850:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432854:	add	x1, x1, #0x368
  432858:	str	x2, [sp, #104]
  43285c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  432860:	ldr	x2, [sp, #104]
  432864:	str	x0, [x2]
  432868:	str	x0, [x27]
  43286c:	b	4322e4 <ASN1_generate_nconf@plt+0x13974>
  432870:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  432874:	mov	x28, #0x0                   	// #0
  432878:	add	x26, x26, #0x350
  43287c:	mov	x4, #0x0                   	// #0
  432880:	mov	x3, #0x0                   	// #0
  432884:	mov	x27, #0x0                   	// #0
  432888:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  43288c:	cmp	x0, #0x3e8
  432890:	mov	w1, #0x3e8                 	// #1000
  432894:	csel	w0, w0, w1, cs  // cs = hs, nlast
  432898:	str	w0, [sp, #148]
  43289c:	b	43270c <ASN1_generate_nconf@plt+0x13d9c>
  4328a0:	mov	x2, x26
  4328a4:	add	x1, sp, #0xd0
  4328a8:	mov	x0, x27
  4328ac:	str	x3, [sp, #136]
  4328b0:	bl	41afc0 <EVP_DigestUpdate@plt>
  4328b4:	ldr	x3, [sp, #136]
  4328b8:	cbz	w0, 4328f8 <ASN1_generate_nconf@plt+0x13f88>
  4328bc:	ldr	x26, [sp, #112]
  4328c0:	b	4328cc <ASN1_generate_nconf@plt+0x13f5c>
  4328c4:	lsr	x26, x26, #1
  4328c8:	cbz	x26, 432930 <ASN1_generate_nconf@plt+0x13fc0>
  4328cc:	add	x1, sp, #0xd0
  4328d0:	ldr	x2, [sp, #104]
  4328d4:	tbnz	w26, #0, 4328e0 <ASN1_generate_nconf@plt+0x13f70>
  4328d8:	ldr	x2, [sp, #112]
  4328dc:	mov	x1, x19
  4328e0:	mov	x0, x27
  4328e4:	str	x3, [sp, #136]
  4328e8:	bl	41afc0 <EVP_DigestUpdate@plt>
  4328ec:	ldr	x3, [sp, #136]
  4328f0:	cbnz	w0, 4328c4 <ASN1_generate_nconf@plt+0x13f54>
  4328f4:	b	432654 <ASN1_generate_nconf@plt+0x13ce4>
  4328f8:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4328fc:	mov	x28, #0x0                   	// #0
  432900:	add	x26, x26, #0x350
  432904:	mov	x4, #0x0                   	// #0
  432908:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  43290c:	ldr	x26, [sp, #112]
  432910:	add	x1, sp, #0xd0
  432914:	mov	x0, x27
  432918:	str	x3, [sp, #136]
  43291c:	mov	x2, x26
  432920:	bl	41afc0 <EVP_DigestUpdate@plt>
  432924:	ldr	x3, [sp, #136]
  432928:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  43292c:	cbnz	x26, 4328bc <ASN1_generate_nconf@plt+0x13f4c>
  432930:	add	x1, sp, #0xd0
  432934:	mov	x0, x27
  432938:	mov	x2, #0x0                   	// #0
  43293c:	str	x3, [sp, #136]
  432940:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432944:	ldr	x3, [sp, #136]
  432948:	cbz	w0, 4329a0 <ASN1_generate_nconf@plt+0x14030>
  43294c:	ldr	x1, [sp, #120]
  432950:	mov	x0, x3
  432954:	mov	x2, #0x0                   	// #0
  432958:	str	x3, [sp, #136]
  43295c:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432960:	ldr	x3, [sp, #136]
  432964:	cbz	w0, 432654 <ASN1_generate_nconf@plt+0x13ce4>
  432968:	ldr	x0, [sp, #112]
  43296c:	mov	x26, x0
  432970:	cbnz	x0, 432980 <ASN1_generate_nconf@plt+0x14010>
  432974:	b	4329a8 <ASN1_generate_nconf@plt+0x14038>
  432978:	subs	x26, x26, #0x1
  43297c:	b.eq	4329a8 <ASN1_generate_nconf@plt+0x14038>  // b.none
  432980:	ldr	x2, [sp, #112]
  432984:	mov	x0, x3
  432988:	mov	x1, x19
  43298c:	str	x3, [sp, #136]
  432990:	bl	41afc0 <EVP_DigestUpdate@plt>
  432994:	ldr	x3, [sp, #136]
  432998:	cbnz	w0, 432978 <ASN1_generate_nconf@plt+0x14008>
  43299c:	b	432654 <ASN1_generate_nconf@plt+0x13ce4>
  4329a0:	mov	x2, #0x0                   	// #0
  4329a4:	b	432384 <ASN1_generate_nconf@plt+0x13a14>
  4329a8:	add	x6, sp, #0x110
  4329ac:	mov	x0, x3
  4329b0:	mov	x1, x6
  4329b4:	mov	x2, #0x0                   	// #0
  4329b8:	str	x3, [sp, #136]
  4329bc:	str	x6, [sp, #152]
  4329c0:	bl	41b320 <EVP_DigestFinal_ex@plt>
  4329c4:	ldr	x3, [sp, #136]
  4329c8:	ldr	x6, [sp, #152]
  4329cc:	cbz	w0, 4329a0 <ASN1_generate_nconf@plt+0x14030>
  4329d0:	ldr	x0, [sp, #112]
  4329d4:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4329d8:	add	x26, x26, #0x350
  4329dc:	mov	w2, #0x289                 	// #649
  4329e0:	mov	x1, x26
  4329e4:	str	x3, [sp, #136]
  4329e8:	str	x6, [sp, #152]
  4329ec:	bl	41c9d0 <CRYPTO_zalloc@plt>
  4329f0:	mov	x4, x0
  4329f4:	ldr	x3, [sp, #136]
  4329f8:	cbz	x0, 432c04 <ASN1_generate_nconf@plt+0x14294>
  4329fc:	ldp	x1, x7, [sp, #104]
  432a00:	ldr	x6, [sp, #152]
  432a04:	cmp	x1, x7
  432a08:	b.cs	432bf8 <ASN1_generate_nconf@plt+0x14288>  // b.hs, b.nlast
  432a0c:	mov	x5, x0
  432a10:	ldr	x0, [sp, #104]
  432a14:	mov	x1, x6
  432a18:	str	x6, [sp, #136]
  432a1c:	sub	x7, x7, x0
  432a20:	mov	x2, x0
  432a24:	mov	x0, x5
  432a28:	stp	x7, x3, [sp, #152]
  432a2c:	str	x4, [sp, #168]
  432a30:	bl	41a800 <memcpy@plt>
  432a34:	ldp	x7, x3, [sp, #152]
  432a38:	mov	x5, x0
  432a3c:	ldr	x0, [sp, #104]
  432a40:	ldr	x6, [sp, #136]
  432a44:	add	x5, x5, x0
  432a48:	cmp	x0, x7
  432a4c:	ldr	x4, [sp, #168]
  432a50:	b.cc	432a10 <ASN1_generate_nconf@plt+0x140a0>  // b.lo, b.ul, b.last
  432a54:	mov	x2, x7
  432a58:	mov	x1, x6
  432a5c:	mov	x0, x5
  432a60:	str	x3, [sp, #136]
  432a64:	stp	x6, x4, [sp, #152]
  432a68:	bl	41a800 <memcpy@plt>
  432a6c:	mov	x2, #0x0                   	// #0
  432a70:	ldr	x1, [sp, #120]
  432a74:	ldr	x3, [sp, #136]
  432a78:	mov	x0, x3
  432a7c:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432a80:	ldr	x3, [sp, #136]
  432a84:	ldr	x4, [sp, #160]
  432a88:	cbz	w0, 432c04 <ASN1_generate_nconf@plt+0x14294>
  432a8c:	ldrb	w0, [sp, #208]
  432a90:	ldr	x6, [sp, #152]
  432a94:	add	x0, x0, #0x10
  432a98:	str	x0, [sp, #136]
  432a9c:	ldr	x2, [sp, #128]
  432aa0:	mov	x0, x3
  432aa4:	mov	x1, x28
  432aa8:	stp	x3, x4, [sp, #152]
  432aac:	str	x6, [sp, #168]
  432ab0:	bl	41afc0 <EVP_DigestUpdate@plt>
  432ab4:	ldp	x3, x4, [sp, #152]
  432ab8:	cbz	w0, 432c04 <ASN1_generate_nconf@plt+0x14294>
  432abc:	ldr	x0, [sp, #136]
  432ac0:	ldr	x6, [sp, #168]
  432ac4:	subs	x0, x0, #0x1
  432ac8:	str	x0, [sp, #136]
  432acc:	b.ne	432a9c <ASN1_generate_nconf@plt+0x1412c>  // b.any
  432ad0:	mov	x1, x6
  432ad4:	mov	x0, x3
  432ad8:	mov	x2, #0x0                   	// #0
  432adc:	stp	x6, x4, [sp, #160]
  432ae0:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432ae4:	cbz	w0, 4329a0 <ASN1_generate_nconf@plt+0x14030>
  432ae8:	ldr	x0, [sp, #128]
  432aec:	mov	x1, x26
  432af0:	mov	w2, #0x29a                 	// #666
  432af4:	bl	41c9d0 <CRYPTO_zalloc@plt>
  432af8:	mov	x28, x0
  432afc:	ldp	x3, x6, [sp, #152]
  432b00:	ldr	x4, [sp, #168]
  432b04:	cbz	x0, 4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432b08:	ldr	x2, [sp, #128]
  432b0c:	mov	x1, x6
  432b10:	stp	x3, x4, [sp, #152]
  432b14:	bl	41a800 <memcpy@plt>
  432b18:	ldp	x3, x4, [sp, #152]
  432b1c:	b	432bc0 <ASN1_generate_nconf@plt+0x14250>
  432b20:	ldr	x2, [sp, #112]
  432b24:	mov	x1, x4
  432b28:	mov	x0, x3
  432b2c:	stp	x3, x4, [sp, #160]
  432b30:	bl	41afc0 <EVP_DigestUpdate@plt>
  432b34:	ldp	x3, x4, [sp, #160]
  432b38:	cbz	w0, 4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432b3c:	ldr	x0, [sp, #136]
  432b40:	mov	x1, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  432b44:	movk	x1, #0xaaab
  432b48:	mul	x1, x0, x1
  432b4c:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  432b50:	cmp	x1, x0
  432b54:	b.hi	433168 <ASN1_generate_nconf@plt+0x147f8>  // b.pmore
  432b58:	ldr	x2, [sp, #136]
  432b5c:	mov	x1, #0x7                   	// #7
  432b60:	udiv	x0, x2, x1
  432b64:	msub	x0, x0, x1, x2
  432b68:	cbnz	x0, 433148 <ASN1_generate_nconf@plt+0x147d8>
  432b6c:	ldr	x0, [sp, #152]
  432b70:	cbnz	x0, 432c0c <ASN1_generate_nconf@plt+0x1429c>
  432b74:	ldr	x2, [sp, #112]
  432b78:	mov	x1, x4
  432b7c:	mov	x0, x3
  432b80:	stp	x3, x4, [sp, #152]
  432b84:	bl	41afc0 <EVP_DigestUpdate@plt>
  432b88:	ldp	x3, x4, [sp, #152]
  432b8c:	cbz	w0, 4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432b90:	mov	x0, x3
  432b94:	add	x1, sp, #0xd0
  432b98:	mov	x2, #0x0                   	// #0
  432b9c:	bl	41b320 <EVP_DigestFinal_ex@plt>
  432ba0:	ldp	x3, x4, [sp, #152]
  432ba4:	cbz	w0, 4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432ba8:	ldr	x0, [sp, #136]
  432bac:	ldr	w1, [sp, #148]
  432bb0:	add	x0, x0, #0x1
  432bb4:	str	x0, [sp, #136]
  432bb8:	cmp	x0, w1, uxtw
  432bbc:	b.cs	432c18 <ASN1_generate_nconf@plt+0x142a8>  // b.hs, b.nlast
  432bc0:	ldr	x1, [sp, #120]
  432bc4:	mov	x0, x3
  432bc8:	mov	x2, #0x0                   	// #0
  432bcc:	stp	x3, x4, [sp, #152]
  432bd0:	bl	4196e0 <EVP_DigestInit_ex@plt>
  432bd4:	ldp	x3, x4, [sp, #152]
  432bd8:	cbz	w0, 4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432bdc:	ldr	x0, [sp, #136]
  432be0:	and	x1, x0, #0x1
  432be4:	str	x1, [sp, #152]
  432be8:	tbnz	w0, #0, 432b20 <ASN1_generate_nconf@plt+0x141b0>
  432bec:	add	x1, sp, #0xd0
  432bf0:	ldr	x2, [sp, #104]
  432bf4:	b	432b28 <ASN1_generate_nconf@plt+0x141b8>
  432bf8:	mov	x5, x0
  432bfc:	ldr	x7, [sp, #112]
  432c00:	b	432a54 <ASN1_generate_nconf@plt+0x140e4>
  432c04:	mov	x28, #0x0                   	// #0
  432c08:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  432c0c:	add	x1, sp, #0xd0
  432c10:	ldr	x2, [sp, #104]
  432c14:	b	432b7c <ASN1_generate_nconf@plt+0x1420c>
  432c18:	mov	x0, x3
  432c1c:	str	x4, [sp, #104]
  432c20:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432c24:	mov	x0, x27
  432c28:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  432c2c:	ldr	x4, [sp, #104]
  432c30:	mov	x1, x26
  432c34:	mov	w2, #0x2ba                 	// #698
  432c38:	add	x27, x22, #0x30
  432c3c:	mov	x0, x4
  432c40:	bl	41b1e0 <CRYPTO_free@plt>
  432c44:	mov	x1, x26
  432c48:	mov	w2, #0x2bb                 	// #699
  432c4c:	mov	x0, x28
  432c50:	bl	41b1e0 <CRYPTO_free@plt>
  432c54:	mov	x0, x27
  432c58:	bl	41e440 <strlen@plt>
  432c5c:	mov	x2, x0
  432c60:	ldrb	w3, [x25]
  432c64:	mov	w4, #0x24                  	// #36
  432c68:	add	x1, x27, x0
  432c6c:	strb	w4, [x27, x2]
  432c70:	cmp	w3, #0x35
  432c74:	add	x0, x1, #0x1
  432c78:	b.eq	43319c <ASN1_generate_nconf@plt+0x1482c>  // b.none
  432c7c:	cmp	w3, #0x36
  432c80:	b.ne	433188 <ASN1_generate_nconf@plt+0x14818>  // b.any
  432c84:	ldrb	w3, [sp, #229]
  432c88:	add	x4, x1, #0x5
  432c8c:	ldrb	w2, [sp, #208]
  432c90:	add	x6, x20, #0x10
  432c94:	ldrb	w5, [sp, #250]
  432c98:	lsl	w3, w3, #8
  432c9c:	orr	w2, w3, w2, lsl #16
  432ca0:	orr	w2, w2, w5
  432ca4:	and	x3, x2, #0x3f
  432ca8:	lsr	w2, w2, #6
  432cac:	ldrb	w3, [x6, x3]
  432cb0:	strb	w3, [x0], #1
  432cb4:	cmp	x0, x4
  432cb8:	b.ne	432ca4 <ASN1_generate_nconf@plt+0x14334>  // b.any
  432cbc:	ldrb	w3, [sp, #251]
  432cc0:	add	x4, x1, #0x9
  432cc4:	ldrb	w2, [sp, #230]
  432cc8:	add	x6, x20, #0x10
  432ccc:	ldrb	w5, [sp, #209]
  432cd0:	lsl	w3, w3, #8
  432cd4:	orr	w2, w3, w2, lsl #16
  432cd8:	orr	w2, w2, w5
  432cdc:	and	x3, x2, #0x3f
  432ce0:	lsr	w2, w2, #6
  432ce4:	ldrb	w3, [x6, x3]
  432ce8:	strb	w3, [x0], #1
  432cec:	cmp	x0, x4
  432cf0:	b.ne	432cdc <ASN1_generate_nconf@plt+0x1436c>  // b.any
  432cf4:	ldrb	w3, [sp, #210]
  432cf8:	add	x4, x1, #0xd
  432cfc:	ldrb	w2, [sp, #252]
  432d00:	add	x6, x20, #0x10
  432d04:	ldrb	w5, [sp, #231]
  432d08:	lsl	w3, w3, #8
  432d0c:	orr	w2, w3, w2, lsl #16
  432d10:	orr	w2, w2, w5
  432d14:	and	x3, x2, #0x3f
  432d18:	lsr	w2, w2, #6
  432d1c:	ldrb	w3, [x6, x3]
  432d20:	strb	w3, [x0], #1
  432d24:	cmp	x0, x4
  432d28:	b.ne	432d14 <ASN1_generate_nconf@plt+0x143a4>  // b.any
  432d2c:	ldrb	w3, [sp, #232]
  432d30:	add	x4, x1, #0x11
  432d34:	ldrb	w2, [sp, #211]
  432d38:	add	x6, x20, #0x10
  432d3c:	ldrb	w5, [sp, #253]
  432d40:	lsl	w3, w3, #8
  432d44:	orr	w2, w3, w2, lsl #16
  432d48:	orr	w2, w2, w5
  432d4c:	and	x3, x2, #0x3f
  432d50:	lsr	w2, w2, #6
  432d54:	ldrb	w3, [x6, x3]
  432d58:	strb	w3, [x0], #1
  432d5c:	cmp	x0, x4
  432d60:	b.ne	432d4c <ASN1_generate_nconf@plt+0x143dc>  // b.any
  432d64:	ldrb	w3, [sp, #254]
  432d68:	add	x4, x1, #0x15
  432d6c:	ldrb	w2, [sp, #233]
  432d70:	add	x6, x20, #0x10
  432d74:	ldrb	w5, [sp, #212]
  432d78:	lsl	w3, w3, #8
  432d7c:	orr	w2, w3, w2, lsl #16
  432d80:	orr	w2, w2, w5
  432d84:	and	x3, x2, #0x3f
  432d88:	lsr	w2, w2, #6
  432d8c:	ldrb	w3, [x6, x3]
  432d90:	strb	w3, [x0], #1
  432d94:	cmp	x0, x4
  432d98:	b.ne	432d84 <ASN1_generate_nconf@plt+0x14414>  // b.any
  432d9c:	ldrb	w3, [sp, #213]
  432da0:	add	x4, x1, #0x19
  432da4:	ldrb	w2, [sp, #255]
  432da8:	add	x6, x20, #0x10
  432dac:	ldrb	w5, [sp, #234]
  432db0:	lsl	w3, w3, #8
  432db4:	orr	w2, w3, w2, lsl #16
  432db8:	orr	w2, w2, w5
  432dbc:	and	x3, x2, #0x3f
  432dc0:	lsr	w2, w2, #6
  432dc4:	ldrb	w3, [x6, x3]
  432dc8:	strb	w3, [x0], #1
  432dcc:	cmp	x0, x4
  432dd0:	b.ne	432dbc <ASN1_generate_nconf@plt+0x1444c>  // b.any
  432dd4:	ldrb	w3, [sp, #235]
  432dd8:	add	x4, x1, #0x1d
  432ddc:	ldrb	w2, [sp, #214]
  432de0:	add	x6, x20, #0x10
  432de4:	ldrb	w5, [sp, #256]
  432de8:	lsl	w3, w3, #8
  432dec:	orr	w2, w3, w2, lsl #16
  432df0:	orr	w2, w2, w5
  432df4:	and	x3, x2, #0x3f
  432df8:	lsr	w2, w2, #6
  432dfc:	ldrb	w3, [x6, x3]
  432e00:	strb	w3, [x0], #1
  432e04:	cmp	x0, x4
  432e08:	b.ne	432df4 <ASN1_generate_nconf@plt+0x14484>  // b.any
  432e0c:	ldrb	w3, [sp, #257]
  432e10:	add	x4, x1, #0x21
  432e14:	ldrb	w2, [sp, #236]
  432e18:	add	x6, x20, #0x10
  432e1c:	ldrb	w5, [sp, #215]
  432e20:	lsl	w3, w3, #8
  432e24:	orr	w2, w3, w2, lsl #16
  432e28:	orr	w2, w2, w5
  432e2c:	and	x3, x2, #0x3f
  432e30:	lsr	w2, w2, #6
  432e34:	ldrb	w3, [x6, x3]
  432e38:	strb	w3, [x0], #1
  432e3c:	cmp	x0, x4
  432e40:	b.ne	432e2c <ASN1_generate_nconf@plt+0x144bc>  // b.any
  432e44:	ldrb	w3, [sp, #216]
  432e48:	add	x4, x1, #0x25
  432e4c:	ldrb	w2, [sp, #258]
  432e50:	add	x6, x20, #0x10
  432e54:	ldrb	w5, [sp, #237]
  432e58:	lsl	w3, w3, #8
  432e5c:	orr	w2, w3, w2, lsl #16
  432e60:	orr	w2, w2, w5
  432e64:	and	x3, x2, #0x3f
  432e68:	lsr	w2, w2, #6
  432e6c:	ldrb	w3, [x6, x3]
  432e70:	strb	w3, [x0], #1
  432e74:	cmp	x0, x4
  432e78:	b.ne	432e64 <ASN1_generate_nconf@plt+0x144f4>  // b.any
  432e7c:	ldrb	w3, [sp, #238]
  432e80:	add	x4, x1, #0x29
  432e84:	ldrb	w2, [sp, #217]
  432e88:	add	x6, x20, #0x10
  432e8c:	ldrb	w5, [sp, #259]
  432e90:	lsl	w3, w3, #8
  432e94:	orr	w2, w3, w2, lsl #16
  432e98:	orr	w2, w2, w5
  432e9c:	and	x3, x2, #0x3f
  432ea0:	lsr	w2, w2, #6
  432ea4:	ldrb	w3, [x6, x3]
  432ea8:	strb	w3, [x0], #1
  432eac:	cmp	x0, x4
  432eb0:	b.ne	432e9c <ASN1_generate_nconf@plt+0x1452c>  // b.any
  432eb4:	ldrb	w3, [sp, #260]
  432eb8:	add	x6, x1, #0x2d
  432ebc:	ldrb	w2, [sp, #239]
  432ec0:	add	x5, x20, #0x10
  432ec4:	ldrb	w4, [sp, #218]
  432ec8:	lsl	w3, w3, #8
  432ecc:	orr	w2, w3, w2, lsl #16
  432ed0:	orr	w2, w2, w4
  432ed4:	and	x3, x2, #0x3f
  432ed8:	lsr	w2, w2, #6
  432edc:	ldrb	w3, [x5, x3]
  432ee0:	strb	w3, [x0], #1
  432ee4:	cmp	x0, x6
  432ee8:	b.ne	432ed4 <ASN1_generate_nconf@plt+0x14564>  // b.any
  432eec:	ldrb	w3, [sp, #219]
  432ef0:	add	x6, x1, #0x31
  432ef4:	ldrb	w2, [sp, #261]
  432ef8:	add	x5, x20, #0x10
  432efc:	ldrb	w4, [sp, #240]
  432f00:	lsl	w3, w3, #8
  432f04:	orr	w2, w3, w2, lsl #16
  432f08:	orr	w2, w2, w4
  432f0c:	and	x3, x2, #0x3f
  432f10:	lsr	w2, w2, #6
  432f14:	ldrb	w3, [x5, x3]
  432f18:	strb	w3, [x0], #1
  432f1c:	cmp	x0, x6
  432f20:	b.ne	432f0c <ASN1_generate_nconf@plt+0x1459c>  // b.any
  432f24:	ldrb	w3, [sp, #241]
  432f28:	add	x6, x1, #0x35
  432f2c:	ldrb	w2, [sp, #220]
  432f30:	add	x5, x20, #0x10
  432f34:	ldrb	w4, [sp, #262]
  432f38:	lsl	w3, w3, #8
  432f3c:	orr	w2, w3, w2, lsl #16
  432f40:	orr	w2, w2, w4
  432f44:	and	x3, x2, #0x3f
  432f48:	lsr	w2, w2, #6
  432f4c:	ldrb	w3, [x5, x3]
  432f50:	strb	w3, [x0], #1
  432f54:	cmp	x0, x6
  432f58:	b.ne	432f44 <ASN1_generate_nconf@plt+0x145d4>  // b.any
  432f5c:	ldrb	w3, [sp, #263]
  432f60:	add	x6, x1, #0x39
  432f64:	ldrb	w2, [sp, #242]
  432f68:	add	x5, x20, #0x10
  432f6c:	ldrb	w4, [sp, #221]
  432f70:	lsl	w3, w3, #8
  432f74:	orr	w2, w3, w2, lsl #16
  432f78:	orr	w2, w2, w4
  432f7c:	and	x3, x2, #0x3f
  432f80:	lsr	w2, w2, #6
  432f84:	ldrb	w3, [x5, x3]
  432f88:	strb	w3, [x0], #1
  432f8c:	cmp	x0, x6
  432f90:	b.ne	432f7c <ASN1_generate_nconf@plt+0x1460c>  // b.any
  432f94:	ldrb	w3, [sp, #222]
  432f98:	add	x6, x1, #0x3d
  432f9c:	ldrb	w2, [sp, #264]
  432fa0:	add	x5, x20, #0x10
  432fa4:	ldrb	w4, [sp, #243]
  432fa8:	lsl	w3, w3, #8
  432fac:	orr	w2, w3, w2, lsl #16
  432fb0:	orr	w2, w2, w4
  432fb4:	and	x3, x2, #0x3f
  432fb8:	lsr	w2, w2, #6
  432fbc:	ldrb	w3, [x5, x3]
  432fc0:	strb	w3, [x0], #1
  432fc4:	cmp	x0, x6
  432fc8:	b.ne	432fb4 <ASN1_generate_nconf@plt+0x14644>  // b.any
  432fcc:	ldrb	w3, [sp, #244]
  432fd0:	add	x6, x1, #0x41
  432fd4:	ldrb	w2, [sp, #223]
  432fd8:	add	x5, x20, #0x10
  432fdc:	ldrb	w4, [sp, #265]
  432fe0:	lsl	w3, w3, #8
  432fe4:	orr	w2, w3, w2, lsl #16
  432fe8:	orr	w2, w2, w4
  432fec:	and	x3, x2, #0x3f
  432ff0:	lsr	w2, w2, #6
  432ff4:	ldrb	w3, [x5, x3]
  432ff8:	strb	w3, [x0], #1
  432ffc:	cmp	x0, x6
  433000:	b.ne	432fec <ASN1_generate_nconf@plt+0x1467c>  // b.any
  433004:	ldrb	w3, [sp, #266]
  433008:	add	x6, x1, #0x45
  43300c:	ldrb	w2, [sp, #245]
  433010:	add	x5, x20, #0x10
  433014:	ldrb	w4, [sp, #224]
  433018:	lsl	w3, w3, #8
  43301c:	orr	w2, w3, w2, lsl #16
  433020:	orr	w2, w2, w4
  433024:	and	x3, x2, #0x3f
  433028:	lsr	w2, w2, #6
  43302c:	ldrb	w3, [x5, x3]
  433030:	strb	w3, [x0], #1
  433034:	cmp	x0, x6
  433038:	b.ne	433024 <ASN1_generate_nconf@plt+0x146b4>  // b.any
  43303c:	ldrb	w3, [sp, #225]
  433040:	add	x6, x1, #0x49
  433044:	ldrb	w2, [sp, #267]
  433048:	add	x5, x20, #0x10
  43304c:	ldrb	w4, [sp, #246]
  433050:	lsl	w3, w3, #8
  433054:	orr	w2, w3, w2, lsl #16
  433058:	orr	w2, w2, w4
  43305c:	and	x3, x2, #0x3f
  433060:	lsr	w2, w2, #6
  433064:	ldrb	w3, [x5, x3]
  433068:	strb	w3, [x0], #1
  43306c:	cmp	x0, x6
  433070:	b.ne	43305c <ASN1_generate_nconf@plt+0x146ec>  // b.any
  433074:	ldrb	w3, [sp, #247]
  433078:	add	x6, x1, #0x4d
  43307c:	ldrb	w2, [sp, #226]
  433080:	add	x5, x20, #0x10
  433084:	ldrb	w4, [sp, #268]
  433088:	lsl	w3, w3, #8
  43308c:	orr	w2, w3, w2, lsl #16
  433090:	orr	w2, w2, w4
  433094:	and	x3, x2, #0x3f
  433098:	lsr	w2, w2, #6
  43309c:	ldrb	w3, [x5, x3]
  4330a0:	strb	w3, [x0], #1
  4330a4:	cmp	x0, x6
  4330a8:	b.ne	433094 <ASN1_generate_nconf@plt+0x14724>  // b.any
  4330ac:	ldrb	w3, [sp, #269]
  4330b0:	add	x6, x1, #0x51
  4330b4:	ldrb	w2, [sp, #248]
  4330b8:	add	x5, x20, #0x10
  4330bc:	ldrb	w4, [sp, #227]
  4330c0:	lsl	w3, w3, #8
  4330c4:	orr	w2, w3, w2, lsl #16
  4330c8:	orr	w2, w2, w4
  4330cc:	and	x3, x2, #0x3f
  4330d0:	lsr	w2, w2, #6
  4330d4:	ldrb	w3, [x5, x3]
  4330d8:	strb	w3, [x0], #1
  4330dc:	cmp	x0, x6
  4330e0:	b.ne	4330cc <ASN1_generate_nconf@plt+0x1475c>  // b.any
  4330e4:	ldrb	w3, [sp, #228]
  4330e8:	add	x20, x20, #0x10
  4330ec:	ldrb	w2, [sp, #270]
  4330f0:	add	x5, x1, #0x55
  4330f4:	ldrb	w4, [sp, #249]
  4330f8:	lsl	w3, w3, #8
  4330fc:	orr	w2, w3, w2, lsl #16
  433100:	orr	w2, w2, w4
  433104:	and	x3, x2, #0x3f
  433108:	lsr	w2, w2, #6
  43310c:	ldrb	w3, [x20, x3]
  433110:	strb	w3, [x0], #1
  433114:	cmp	x0, x5
  433118:	b.ne	433104 <ASN1_generate_nconf@plt+0x14794>  // b.any
  43311c:	ldrb	w2, [sp, #271]
  433120:	add	x0, x1, #0x57
  433124:	and	x3, x2, #0x3f
  433128:	ubfx	x2, x2, #6, #2
  43312c:	ldrb	w3, [x20, x3]
  433130:	ldrb	w2, [x20, x2]
  433134:	strb	w3, [x1, #85]
  433138:	strb	w2, [x1, #86]
  43313c:	add	x2, x22, #0x30
  433140:	strb	wzr, [x0]
  433144:	b	432384 <ASN1_generate_nconf@plt+0x13a14>
  433148:	ldr	x2, [sp, #112]
  43314c:	mov	x1, x4
  433150:	mov	x0, x3
  433154:	stp	x3, x4, [sp, #160]
  433158:	bl	41afc0 <EVP_DigestUpdate@plt>
  43315c:	ldp	x3, x4, [sp, #160]
  433160:	cbnz	w0, 432b6c <ASN1_generate_nconf@plt+0x141fc>
  433164:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  433168:	ldr	x2, [sp, #128]
  43316c:	mov	x0, x3
  433170:	mov	x1, x28
  433174:	stp	x3, x4, [sp, #160]
  433178:	bl	41afc0 <EVP_DigestUpdate@plt>
  43317c:	ldp	x3, x4, [sp, #160]
  433180:	cbnz	w0, 432b58 <ASN1_generate_nconf@plt+0x141e8>
  433184:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  433188:	mov	x28, #0x0                   	// #0
  43318c:	mov	x4, #0x0                   	// #0
  433190:	mov	x3, #0x0                   	// #0
  433194:	mov	x27, #0x0                   	// #0
  433198:	b	4327e0 <ASN1_generate_nconf@plt+0x13e70>
  43319c:	ldrb	w3, [sp, #218]
  4331a0:	add	x4, x1, #0x5
  4331a4:	ldrb	w2, [sp, #208]
  4331a8:	add	x6, x20, #0x10
  4331ac:	ldrb	w5, [sp, #228]
  4331b0:	lsl	w3, w3, #8
  4331b4:	orr	w2, w3, w2, lsl #16
  4331b8:	orr	w2, w2, w5
  4331bc:	and	x3, x2, #0x3f
  4331c0:	lsr	w2, w2, #6
  4331c4:	ldrb	w3, [x6, x3]
  4331c8:	strb	w3, [x0], #1
  4331cc:	cmp	x0, x4
  4331d0:	b.ne	4331bc <ASN1_generate_nconf@plt+0x1484c>  // b.any
  4331d4:	ldrb	w3, [sp, #209]
  4331d8:	add	x4, x1, #0x9
  4331dc:	ldrb	w2, [sp, #229]
  4331e0:	add	x6, x20, #0x10
  4331e4:	ldrb	w5, [sp, #219]
  4331e8:	lsl	w3, w3, #8
  4331ec:	orr	w2, w3, w2, lsl #16
  4331f0:	orr	w2, w2, w5
  4331f4:	and	x3, x2, #0x3f
  4331f8:	lsr	w2, w2, #6
  4331fc:	ldrb	w3, [x6, x3]
  433200:	strb	w3, [x0], #1
  433204:	cmp	x0, x4
  433208:	b.ne	4331f4 <ASN1_generate_nconf@plt+0x14884>  // b.any
  43320c:	ldrb	w3, [sp, #230]
  433210:	add	x4, x1, #0xd
  433214:	ldrb	w2, [sp, #220]
  433218:	add	x6, x20, #0x10
  43321c:	ldrb	w5, [sp, #210]
  433220:	lsl	w3, w3, #8
  433224:	orr	w2, w3, w2, lsl #16
  433228:	orr	w2, w2, w5
  43322c:	and	x3, x2, #0x3f
  433230:	lsr	w2, w2, #6
  433234:	ldrb	w3, [x6, x3]
  433238:	strb	w3, [x0], #1
  43323c:	cmp	x0, x4
  433240:	b.ne	43322c <ASN1_generate_nconf@plt+0x148bc>  // b.any
  433244:	ldrb	w3, [sp, #221]
  433248:	add	x4, x1, #0x11
  43324c:	ldrb	w2, [sp, #211]
  433250:	add	x6, x20, #0x10
  433254:	ldrb	w5, [sp, #231]
  433258:	lsl	w3, w3, #8
  43325c:	orr	w2, w3, w2, lsl #16
  433260:	orr	w2, w2, w5
  433264:	and	x3, x2, #0x3f
  433268:	lsr	w2, w2, #6
  43326c:	ldrb	w3, [x6, x3]
  433270:	strb	w3, [x0], #1
  433274:	cmp	x0, x4
  433278:	b.ne	433264 <ASN1_generate_nconf@plt+0x148f4>  // b.any
  43327c:	ldrb	w3, [sp, #212]
  433280:	add	x4, x1, #0x15
  433284:	ldrb	w2, [sp, #232]
  433288:	add	x6, x20, #0x10
  43328c:	ldrb	w5, [sp, #222]
  433290:	lsl	w3, w3, #8
  433294:	orr	w2, w3, w2, lsl #16
  433298:	orr	w2, w2, w5
  43329c:	and	x3, x2, #0x3f
  4332a0:	lsr	w2, w2, #6
  4332a4:	ldrb	w3, [x6, x3]
  4332a8:	strb	w3, [x0], #1
  4332ac:	cmp	x0, x4
  4332b0:	b.ne	43329c <ASN1_generate_nconf@plt+0x1492c>  // b.any
  4332b4:	ldrb	w3, [sp, #233]
  4332b8:	add	x4, x1, #0x19
  4332bc:	ldrb	w2, [sp, #223]
  4332c0:	add	x6, x20, #0x10
  4332c4:	ldrb	w5, [sp, #213]
  4332c8:	lsl	w3, w3, #8
  4332cc:	orr	w2, w3, w2, lsl #16
  4332d0:	orr	w2, w2, w5
  4332d4:	and	x3, x2, #0x3f
  4332d8:	lsr	w2, w2, #6
  4332dc:	ldrb	w3, [x6, x3]
  4332e0:	strb	w3, [x0], #1
  4332e4:	cmp	x0, x4
  4332e8:	b.ne	4332d4 <ASN1_generate_nconf@plt+0x14964>  // b.any
  4332ec:	ldrb	w3, [sp, #224]
  4332f0:	add	x4, x1, #0x1d
  4332f4:	ldrb	w2, [sp, #214]
  4332f8:	add	x6, x20, #0x10
  4332fc:	ldrb	w5, [sp, #234]
  433300:	lsl	w3, w3, #8
  433304:	orr	w2, w3, w2, lsl #16
  433308:	orr	w2, w2, w5
  43330c:	and	x3, x2, #0x3f
  433310:	lsr	w2, w2, #6
  433314:	ldrb	w3, [x6, x3]
  433318:	strb	w3, [x0], #1
  43331c:	cmp	x0, x4
  433320:	b.ne	43330c <ASN1_generate_nconf@plt+0x1499c>  // b.any
  433324:	ldrb	w3, [sp, #215]
  433328:	add	x4, x1, #0x21
  43332c:	ldrb	w2, [sp, #235]
  433330:	add	x6, x20, #0x10
  433334:	ldrb	w5, [sp, #225]
  433338:	lsl	w3, w3, #8
  43333c:	orr	w2, w3, w2, lsl #16
  433340:	orr	w2, w2, w5
  433344:	and	x3, x2, #0x3f
  433348:	lsr	w2, w2, #6
  43334c:	ldrb	w3, [x6, x3]
  433350:	strb	w3, [x0], #1
  433354:	cmp	x0, x4
  433358:	b.ne	433344 <ASN1_generate_nconf@plt+0x149d4>  // b.any
  43335c:	ldrb	w3, [sp, #236]
  433360:	add	x4, x1, #0x25
  433364:	ldrb	w2, [sp, #226]
  433368:	add	x6, x20, #0x10
  43336c:	ldrb	w5, [sp, #216]
  433370:	lsl	w3, w3, #8
  433374:	orr	w2, w3, w2, lsl #16
  433378:	orr	w2, w2, w5
  43337c:	and	x3, x2, #0x3f
  433380:	lsr	w2, w2, #6
  433384:	ldrb	w3, [x6, x3]
  433388:	strb	w3, [x0], #1
  43338c:	cmp	x0, x4
  433390:	b.ne	43337c <ASN1_generate_nconf@plt+0x14a0c>  // b.any
  433394:	ldrb	w3, [sp, #227]
  433398:	add	x4, x1, #0x29
  43339c:	ldrb	w2, [sp, #217]
  4333a0:	add	x6, x20, #0x10
  4333a4:	ldrb	w5, [sp, #237]
  4333a8:	lsl	w3, w3, #8
  4333ac:	orr	w2, w3, w2, lsl #16
  4333b0:	orr	w2, w2, w5
  4333b4:	and	x3, x2, #0x3f
  4333b8:	lsr	w2, w2, #6
  4333bc:	ldrb	w3, [x6, x3]
  4333c0:	strb	w3, [x0], #1
  4333c4:	cmp	x0, x4
  4333c8:	b.ne	4333b4 <ASN1_generate_nconf@plt+0x14a44>  // b.any
  4333cc:	ldrh	w2, [sp, #238]
  4333d0:	add	x1, x1, #0x2c
  4333d4:	add	x20, x20, #0x10
  4333d8:	and	x3, x2, #0x3f
  4333dc:	lsr	w2, w2, #6
  4333e0:	ldrb	w3, [x20, x3]
  4333e4:	strb	w3, [x0], #1
  4333e8:	cmp	x0, x1
  4333ec:	b.ne	4333d8 <ASN1_generate_nconf@plt+0x14a68>  // b.any
  4333f0:	b	43313c <ASN1_generate_nconf@plt+0x147cc>
  4333f4:	nop
  4333f8:	mov	x12, #0x2090                	// #8336
  4333fc:	sub	sp, sp, x12
  433400:	stp	x29, x30, [sp, #16]
  433404:	add	x29, sp, #0x10
  433408:	stp	x23, x24, [sp, #64]
  43340c:	adrp	x23, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433410:	add	x23, x23, #0x5e0
  433414:	add	x2, x23, #0x58
  433418:	mov	w24, #0x0                   	// #0
  43341c:	stp	x19, x20, [sp, #32]
  433420:	mov	w19, #0x0                   	// #0
  433424:	mov	w20, #0x0                   	// #0
  433428:	stp	x21, x22, [sp, #48]
  43342c:	mov	w22, #0x0                   	// #0
  433430:	mov	w21, #0x1                   	// #1
  433434:	stp	x25, x26, [sp, #80]
  433438:	mov	w26, #0x0                   	// #0
  43343c:	stp	x27, x28, [sp, #96]
  433440:	mov	w27, #0x0                   	// #0
  433444:	stp	xzr, xzr, [sp, #128]
  433448:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  43344c:	mov	x25, x0
  433450:	str	xzr, [sp, #112]
  433454:	stp	wzr, wzr, [sp, #120]
  433458:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  43345c:	cmp	w28, #0x2
  433460:	b.eq	4336b8 <ASN1_generate_nconf@plt+0x14d48>  // b.none
  433464:	b.le	4335f4 <ASN1_generate_nconf@plt+0x14c84>
  433468:	cmp	w28, #0x3
  43346c:	csel	w20, w20, w21, ne  // ne = any
  433470:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  433474:	mov	w28, w0
  433478:	cbz	w0, 4334b8 <ASN1_generate_nconf@plt+0x14b48>
  43347c:	cmp	w28, #0x8
  433480:	b.eq	4336ac <ASN1_generate_nconf@plt+0x14d3c>  // b.none
  433484:	b.gt	4335b8 <ASN1_generate_nconf@plt+0x14c48>
  433488:	cmp	w28, #0x4
  43348c:	b.eq	43367c <ASN1_generate_nconf@plt+0x14d0c>  // b.none
  433490:	b.le	43345c <ASN1_generate_nconf@plt+0x14aec>
  433494:	cmp	w28, #0x6
  433498:	b.eq	433674 <ASN1_generate_nconf@plt+0x14d04>  // b.none
  43349c:	cmp	w28, #0x7
  4334a0:	b.ne	43361c <ASN1_generate_nconf@plt+0x14cac>  // b.any
  4334a4:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4334a8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4334ac:	mov	w22, #0x3                   	// #3
  4334b0:	mov	w28, w0
  4334b4:	cbnz	w0, 43347c <ASN1_generate_nconf@plt+0x14b0c>
  4334b8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4334bc:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4334c0:	mov	x23, x0
  4334c4:	ldr	x0, [x0]
  4334c8:	cbz	x0, 433704 <ASN1_generate_nconf@plt+0x14d94>
  4334cc:	cbnz	w26, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4334d0:	ldr	x0, [sp, #112]
  4334d4:	ldr	w1, [sp, #124]
  4334d8:	cmp	x0, #0x0
  4334dc:	cset	w0, ne  // ne = any
  4334e0:	cmp	w0, #0x0
  4334e4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4334e8:	b.ne	433820 <ASN1_generate_nconf@plt+0x14eb0>  // b.any
  4334ec:	cmp	w0, #0x0
  4334f0:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  4334f4:	b.ne	43370c <ASN1_generate_nconf@plt+0x14d9c>  // b.any
  4334f8:	cmp	w22, #0x1
  4334fc:	b.ls	4336f4 <ASN1_generate_nconf@plt+0x14d84>  // b.plast
  433500:	cbz	x23, 433858 <ASN1_generate_nconf@plt+0x14ee8>
  433504:	mov	x26, #0x100                 	// #256
  433508:	ldr	x20, [x23]
  43350c:	mov	x21, #0x0                   	// #0
  433510:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433514:	add	x25, x25, #0x30
  433518:	b	433524 <ASN1_generate_nconf@plt+0x14bb4>
  43351c:	ldr	x20, [x23]
  433520:	cbz	x20, 433560 <ASN1_generate_nconf@plt+0x14bf0>
  433524:	ldr	w0, [sp, #120]
  433528:	mov	x3, x20
  43352c:	ldr	x4, [x25]
  433530:	str	x26, [sp]
  433534:	str	w22, [sp, #8]
  433538:	add	x23, x23, #0x8
  43353c:	mov	w7, w24
  433540:	mov	w6, w19
  433544:	mov	w5, w27
  433548:	add	x2, sp, #0x88
  43354c:	add	x1, sp, #0x80
  433550:	bl	432268 <ASN1_generate_nconf@plt+0x138f8>
  433554:	cbnz	w0, 43351c <ASN1_generate_nconf@plt+0x14bac>
  433558:	mov	w28, #0x1                   	// #1
  43355c:	mov	x20, #0x0                   	// #0
  433560:	ldr	x0, [sp, #136]
  433564:	adrp	x19, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433568:	add	x19, x19, #0x350
  43356c:	mov	w2, #0x128                 	// #296
  433570:	mov	x1, x19
  433574:	bl	41b1e0 <CRYPTO_free@plt>
  433578:	mov	x1, x19
  43357c:	mov	w2, #0x129                 	// #297
  433580:	mov	x0, x21
  433584:	bl	41b1e0 <CRYPTO_free@plt>
  433588:	mov	x0, x20
  43358c:	bl	41df00 <BIO_free@plt>
  433590:	mov	w0, w28
  433594:	mov	x12, #0x2090                	// #8336
  433598:	ldp	x29, x30, [sp, #16]
  43359c:	ldp	x19, x20, [sp, #32]
  4335a0:	ldp	x21, x22, [sp, #48]
  4335a4:	ldp	x23, x24, [sp, #64]
  4335a8:	ldp	x25, x26, [sp, #80]
  4335ac:	ldp	x27, x28, [sp, #96]
  4335b0:	add	sp, sp, x12
  4335b4:	ret
  4335b8:	cmp	w28, #0xc
  4335bc:	b.eq	4336e8 <ASN1_generate_nconf@plt+0x14d78>  // b.none
  4335c0:	b.le	433644 <ASN1_generate_nconf@plt+0x14cd4>
  4335c4:	cmp	w28, #0xe
  4335c8:	b.eq	4336cc <ASN1_generate_nconf@plt+0x14d5c>  // b.none
  4335cc:	b.le	433628 <ASN1_generate_nconf@plt+0x14cb8>
  4335d0:	sub	w8, w28, #0x5dd
  4335d4:	cmp	w8, #0x1
  4335d8:	b.hi	433470 <ASN1_generate_nconf@plt+0x14b00>  // b.pmore
  4335dc:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4335e0:	cbnz	w0, 433470 <ASN1_generate_nconf@plt+0x14b00>
  4335e4:	mov	w28, #0x1                   	// #1
  4335e8:	mov	x21, #0x0                   	// #0
  4335ec:	mov	x20, #0x0                   	// #0
  4335f0:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  4335f4:	cmn	w28, #0x1
  4335f8:	b.eq	433684 <ASN1_generate_nconf@plt+0x14d14>  // b.none
  4335fc:	cmp	w28, #0x1
  433600:	b.ne	433470 <ASN1_generate_nconf@plt+0x14b00>  // b.any
  433604:	add	x0, x23, #0x58
  433608:	mov	w28, #0x0                   	// #0
  43360c:	mov	x21, #0x0                   	// #0
  433610:	mov	x20, #0x0                   	// #0
  433614:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  433618:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  43361c:	cmp	w28, #0x5
  433620:	csel	w19, w19, w21, ne  // ne = any
  433624:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  433628:	cmp	w28, #0xd
  43362c:	b.ne	433470 <ASN1_generate_nconf@plt+0x14b00>  // b.any
  433630:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  433634:	str	x0, [sp, #128]
  433638:	mov	w1, #0x1                   	// #1
  43363c:	str	w1, [sp, #120]
  433640:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  433644:	cmp	w28, #0xa
  433648:	b.eq	4336dc <ASN1_generate_nconf@plt+0x14d6c>  // b.none
  43364c:	cmp	w28, #0xb
  433650:	b.ne	433660 <ASN1_generate_nconf@plt+0x14cf0>  // b.any
  433654:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  433658:	mov	w22, #0x1                   	// #1
  43365c:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  433660:	cmp	w28, #0x9
  433664:	b.ne	433470 <ASN1_generate_nconf@plt+0x14b00>  // b.any
  433668:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  43366c:	mov	w22, #0x4                   	// #4
  433670:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  433674:	mov	w24, #0x1                   	// #1
  433678:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  43367c:	mov	w27, #0x1                   	// #1
  433680:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  433684:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433688:	mov	x2, x25
  43368c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  433690:	mov	w28, #0x1                   	// #1
  433694:	ldr	x0, [x0, #56]
  433698:	add	x1, x1, #0xd68
  43369c:	mov	x21, #0x0                   	// #0
  4336a0:	mov	x20, #0x0                   	// #0
  4336a4:	bl	419740 <BIO_printf@plt>
  4336a8:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  4336ac:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4336b0:	mov	w22, #0x2                   	// #2
  4336b4:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  4336b8:	cbnz	w26, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4336bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4336c0:	mov	w26, #0x1                   	// #1
  4336c4:	str	x0, [sp, #112]
  4336c8:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  4336cc:	cbnz	w26, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4336d0:	mov	w26, #0x1                   	// #1
  4336d4:	str	w26, [sp, #124]
  4336d8:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  4336dc:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4336e0:	mov	w22, #0x5                   	// #5
  4336e4:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  4336e8:	cbnz	w22, 433684 <ASN1_generate_nconf@plt+0x14d14>
  4336ec:	mov	w22, #0x6                   	// #6
  4336f0:	b	433470 <ASN1_generate_nconf@plt+0x14b00>
  4336f4:	cbz	x23, 4338a8 <ASN1_generate_nconf@plt+0x14f38>
  4336f8:	mov	w22, #0x1                   	// #1
  4336fc:	mov	x26, #0x8                   	// #8
  433700:	b	433508 <ASN1_generate_nconf@plt+0x14b98>
  433704:	mov	x23, #0x0                   	// #0
  433708:	b	4334d0 <ASN1_generate_nconf@plt+0x14b60>
  43370c:	ldr	x0, [sp, #112]
  433710:	mov	w2, #0x8001                	// #32769
  433714:	mov	w1, #0x72                  	// #114
  433718:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  43371c:	mov	x20, x0
  433720:	cbz	x0, 4335e4 <ASN1_generate_nconf@plt+0x14c74>
  433724:	cmp	w22, #0x1
  433728:	b.ls	433848 <ASN1_generate_nconf@plt+0x14ed8>  // b.plast
  43372c:	cbz	x23, 4338cc <ASN1_generate_nconf@plt+0x14f5c>
  433730:	mov	x25, #0x100                 	// #256
  433734:	mov	x21, #0x0                   	// #0
  433738:	add	w23, w25, #0x1
  43373c:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433740:	mov	w2, w23
  433744:	mov	x1, x21
  433748:	mov	x0, x20
  43374c:	bl	41b120 <BIO_gets@plt>
  433750:	cmp	w0, #0x0
  433754:	b.le	433560 <ASN1_generate_nconf@plt+0x14bf0>
  433758:	mov	x0, x21
  43375c:	mov	w1, #0xa                   	// #10
  433760:	bl	41d830 <strchr@plt>
  433764:	cbz	x0, 4337b0 <ASN1_generate_nconf@plt+0x14e40>
  433768:	strb	wzr, [x0]
  43376c:	mov	w7, w24
  433770:	mov	w6, w19
  433774:	str	x25, [sp]
  433778:	ldr	x4, [x26, #48]
  43377c:	str	w22, [sp, #8]
  433780:	ldr	w0, [sp, #120]
  433784:	mov	w5, w27
  433788:	mov	x3, x21
  43378c:	add	x2, sp, #0x88
  433790:	add	x1, sp, #0x80
  433794:	bl	432268 <ASN1_generate_nconf@plt+0x138f8>
  433798:	cbnz	w0, 433740 <ASN1_generate_nconf@plt+0x14dd0>
  43379c:	mov	w28, #0x1                   	// #1
  4337a0:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  4337a4:	add	x0, sp, #0x90
  4337a8:	bl	41d830 <strchr@plt>
  4337ac:	cbnz	x0, 433808 <ASN1_generate_nconf@plt+0x14e98>
  4337b0:	add	x1, sp, #0x90
  4337b4:	mov	x0, x20
  4337b8:	mov	w2, #0x2000                	// #8192
  4337bc:	bl	41b120 <BIO_gets@plt>
  4337c0:	mov	w1, #0xa                   	// #10
  4337c4:	cmp	w0, #0x0
  4337c8:	b.gt	4337a4 <ASN1_generate_nconf@plt+0x14e34>
  4337cc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4337d0:	str	x25, [sp]
  4337d4:	str	w22, [sp, #8]
  4337d8:	mov	w7, w24
  4337dc:	ldr	x4, [x0, #48]
  4337e0:	mov	w6, w19
  4337e4:	ldr	w0, [sp, #120]
  4337e8:	mov	w5, w27
  4337ec:	mov	x3, x21
  4337f0:	add	x2, sp, #0x88
  4337f4:	add	x1, sp, #0x80
  4337f8:	bl	432268 <ASN1_generate_nconf@plt+0x138f8>
  4337fc:	cmp	w0, #0x0
  433800:	cset	w28, eq  // eq = none
  433804:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  433808:	ldr	x4, [x26, #48]
  43380c:	mov	w7, w24
  433810:	mov	w6, w19
  433814:	str	x25, [sp]
  433818:	str	w22, [sp, #8]
  43381c:	b	433780 <ASN1_generate_nconf@plt+0x14e10>
  433820:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433824:	mov	x2, x25
  433828:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43382c:	mov	w28, #0x1                   	// #1
  433830:	ldr	x0, [x0, #56]
  433834:	add	x1, x1, #0x3c0
  433838:	mov	x21, #0x0                   	// #0
  43383c:	mov	x20, #0x0                   	// #0
  433840:	bl	419740 <BIO_printf@plt>
  433844:	b	433560 <ASN1_generate_nconf@plt+0x14bf0>
  433848:	cbz	x23, 4338e8 <ASN1_generate_nconf@plt+0x14f78>
  43384c:	mov	w22, #0x1                   	// #1
  433850:	mov	x25, #0x8                   	// #8
  433854:	b	433734 <ASN1_generate_nconf@plt+0x14dc4>
  433858:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43385c:	mov	w0, #0x102                 	// #258
  433860:	add	x1, x1, #0x3f8
  433864:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  433868:	mov	x21, x0
  43386c:	mov	x26, #0x100                 	// #256
  433870:	mov	w1, #0x102                 	// #258
  433874:	ldr	w0, [sp, #120]
  433878:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43387c:	add	x2, x2, #0x3e8
  433880:	orr	w3, w20, w0
  433884:	mov	x0, x21
  433888:	eor	w3, w3, #0x1
  43388c:	bl	41a640 <EVP_read_pw_string@plt>
  433890:	cbnz	w0, 433558 <ASN1_generate_nconf@plt+0x14be8>
  433894:	adrp	x9, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433898:	add	x23, x9, #0x60
  43389c:	mov	x20, x21
  4338a0:	str	x21, [x23, #176]!
  4338a4:	b	433510 <ASN1_generate_nconf@plt+0x14ba0>
  4338a8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4338ac:	mov	w0, #0xa                   	// #10
  4338b0:	add	x1, x1, #0x3f8
  4338b4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4338b8:	mov	x26, #0x8                   	// #8
  4338bc:	mov	x21, x0
  4338c0:	mov	w22, #0x1                   	// #1
  4338c4:	mov	w1, #0xa                   	// #10
  4338c8:	b	433874 <ASN1_generate_nconf@plt+0x14f04>
  4338cc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4338d0:	mov	w0, #0x102                 	// #258
  4338d4:	add	x1, x1, #0x3f8
  4338d8:	mov	x25, #0x100                 	// #256
  4338dc:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4338e0:	mov	x21, x0
  4338e4:	b	433738 <ASN1_generate_nconf@plt+0x14dc8>
  4338e8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4338ec:	mov	w0, #0xa                   	// #10
  4338f0:	add	x1, x1, #0x3f8
  4338f4:	mov	w22, #0x1                   	// #1
  4338f8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4338fc:	mov	x25, #0x8                   	// #8
  433900:	mov	x21, x0
  433904:	b	433738 <ASN1_generate_nconf@plt+0x14dc8>
  433908:	stp	x29, x30, [sp, #-112]!
  43390c:	mov	x3, x0
  433910:	mov	x29, sp
  433914:	add	x2, sp, #0x68
  433918:	add	x1, sp, #0x5c
  43391c:	add	x0, sp, #0x60
  433920:	stp	x19, x20, [sp, #16]
  433924:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433928:	stp	x21, x22, [sp, #32]
  43392c:	bl	41a900 <X509_ALGOR_get0@plt>
  433930:	ldr	x0, [sp, #96]
  433934:	bl	41a2b0 <OBJ_obj2nid@plt>
  433938:	mov	w20, w0
  43393c:	ldr	x21, [x19, #56]
  433940:	bl	41a220 <OBJ_nid2ln@plt>
  433944:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  433948:	mov	x2, x0
  43394c:	add	x1, x1, #0x80
  433950:	mov	x0, x21
  433954:	bl	419740 <BIO_printf@plt>
  433958:	ldr	w0, [sp, #92]
  43395c:	cmp	w20, #0xa1
  433960:	b.eq	4339b0 <ASN1_generate_nconf@plt+0x15040>  // b.none
  433964:	cmp	w0, #0x10
  433968:	b.ne	4339b8 <ASN1_generate_nconf@plt+0x15048>  // b.any
  43396c:	ldr	x0, [sp, #104]
  433970:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  433974:	add	x1, x1, #0xd00
  433978:	bl	41e7b0 <ASN1_item_unpack@plt>
  43397c:	mov	x20, x0
  433980:	cbz	x0, 4339b8 <ASN1_generate_nconf@plt+0x15048>
  433984:	ldr	x0, [x0, #8]
  433988:	ldr	x21, [x19, #56]
  43398c:	bl	41bd70 <ASN1_INTEGER_get@plt>
  433990:	mov	x2, x0
  433994:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433998:	add	x1, x1, #0x868
  43399c:	mov	x0, x21
  4339a0:	bl	419740 <BIO_printf@plt>
  4339a4:	mov	x0, x20
  4339a8:	bl	419810 <PBEPARAM_free@plt>
  4339ac:	b	4339c8 <ASN1_generate_nconf@plt+0x15058>
  4339b0:	cmp	w0, #0x10
  4339b4:	b.eq	4339ec <ASN1_generate_nconf@plt+0x1507c>  // b.none
  4339b8:	ldr	x0, [x19, #56]
  4339bc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4339c0:	add	x1, x1, #0x7d0
  4339c4:	bl	41a980 <BIO_puts@plt>
  4339c8:	ldr	x0, [x19, #56]
  4339cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4339d0:	add	x1, x1, #0xa60
  4339d4:	bl	41a980 <BIO_puts@plt>
  4339d8:	mov	w0, #0x1                   	// #1
  4339dc:	ldp	x19, x20, [sp, #16]
  4339e0:	ldp	x21, x22, [sp, #32]
  4339e4:	ldp	x29, x30, [sp], #112
  4339e8:	ret
  4339ec:	ldr	x0, [sp, #104]
  4339f0:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4339f4:	add	x1, x1, #0xcc8
  4339f8:	bl	41e7b0 <ASN1_item_unpack@plt>
  4339fc:	mov	x20, x0
  433a00:	cbz	x0, 4339b8 <ASN1_generate_nconf@plt+0x15048>
  433a04:	ldr	x3, [x20]
  433a08:	add	x2, sp, #0x68
  433a0c:	add	x1, sp, #0x5c
  433a10:	add	x0, sp, #0x60
  433a14:	stp	x23, x24, [sp, #48]
  433a18:	bl	41a900 <X509_ALGOR_get0@plt>
  433a1c:	ldr	x0, [sp, #96]
  433a20:	bl	41a2b0 <OBJ_obj2nid@plt>
  433a24:	mov	w21, w0
  433a28:	ldr	x3, [x20, #8]
  433a2c:	mov	x2, #0x0                   	// #0
  433a30:	mov	x1, #0x0                   	// #0
  433a34:	add	x0, sp, #0x60
  433a38:	bl	41a900 <X509_ALGOR_get0@plt>
  433a3c:	ldr	x0, [sp, #96]
  433a40:	bl	41a2b0 <OBJ_obj2nid@plt>
  433a44:	mov	w23, w0
  433a48:	ldr	x24, [x19, #56]
  433a4c:	mov	w0, w21
  433a50:	bl	41a220 <OBJ_nid2ln@plt>
  433a54:	mov	x22, x0
  433a58:	mov	w0, w23
  433a5c:	bl	41de40 <OBJ_nid2sn@plt>
  433a60:	mov	x2, x22
  433a64:	mov	x3, x0
  433a68:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433a6c:	mov	x0, x24
  433a70:	add	x1, x1, #0x7f0
  433a74:	bl	419740 <BIO_printf@plt>
  433a78:	cmp	w21, #0x45
  433a7c:	b.eq	433a98 <ASN1_generate_nconf@plt+0x15128>  // b.none
  433a80:	cmp	w21, #0x3cd
  433a84:	b.eq	433b38 <ASN1_generate_nconf@plt+0x151c8>  // b.none
  433a88:	mov	x0, x20
  433a8c:	bl	41e690 <PBE2PARAM_free@plt>
  433a90:	ldp	x23, x24, [sp, #48]
  433a94:	b	4339c8 <ASN1_generate_nconf@plt+0x15058>
  433a98:	ldr	w0, [sp, #92]
  433a9c:	cmp	w0, #0x10
  433aa0:	b.ne	433b20 <ASN1_generate_nconf@plt+0x151b0>  // b.any
  433aa4:	ldr	x0, [sp, #104]
  433aa8:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  433aac:	add	x1, x1, #0xc58
  433ab0:	bl	41e7b0 <ASN1_item_unpack@plt>
  433ab4:	mov	x21, x0
  433ab8:	cbz	x0, 433b20 <ASN1_generate_nconf@plt+0x151b0>
  433abc:	ldr	x3, [x0, #24]
  433ac0:	mov	w23, #0xa3                  	// #163
  433ac4:	cbz	x3, 433ae4 <ASN1_generate_nconf@plt+0x15174>
  433ac8:	add	x0, sp, #0x60
  433acc:	mov	x2, #0x0                   	// #0
  433ad0:	mov	x1, #0x0                   	// #0
  433ad4:	bl	41a900 <X509_ALGOR_get0@plt>
  433ad8:	ldr	x0, [sp, #96]
  433adc:	bl	41a2b0 <OBJ_obj2nid@plt>
  433ae0:	mov	w23, w0
  433ae4:	ldr	x0, [x21, #8]
  433ae8:	ldr	x24, [x19, #56]
  433aec:	bl	41bd70 <ASN1_INTEGER_get@plt>
  433af0:	mov	x22, x0
  433af4:	mov	w0, w23
  433af8:	bl	41de40 <OBJ_nid2sn@plt>
  433afc:	mov	x2, x22
  433b00:	mov	x3, x0
  433b04:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433b08:	add	x1, x1, #0x800
  433b0c:	mov	x0, x24
  433b10:	bl	419740 <BIO_printf@plt>
  433b14:	mov	x0, x21
  433b18:	bl	41af30 <PBKDF2PARAM_free@plt>
  433b1c:	b	433a88 <ASN1_generate_nconf@plt+0x15118>
  433b20:	ldr	x0, [x19, #56]
  433b24:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433b28:	add	x1, x1, #0x7d0
  433b2c:	bl	41a980 <BIO_puts@plt>
  433b30:	ldp	x23, x24, [sp, #48]
  433b34:	b	4339c8 <ASN1_generate_nconf@plt+0x15058>
  433b38:	ldr	w0, [sp, #92]
  433b3c:	cmp	w0, #0x10
  433b40:	b.ne	433b20 <ASN1_generate_nconf@plt+0x151b0>  // b.any
  433b44:	ldr	x0, [sp, #104]
  433b48:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  433b4c:	add	x1, x1, #0xc90
  433b50:	bl	41e7b0 <ASN1_item_unpack@plt>
  433b54:	mov	x21, x0
  433b58:	cbz	x0, 433b20 <ASN1_generate_nconf@plt+0x151b0>
  433b5c:	ldr	x0, [x0]
  433b60:	str	x25, [sp, #64]
  433b64:	ldr	x25, [x19, #56]
  433b68:	bl	41e8b0 <ASN1_STRING_length@plt>
  433b6c:	mov	w22, w0
  433b70:	ldr	x0, [x21, #8]
  433b74:	bl	41bd70 <ASN1_INTEGER_get@plt>
  433b78:	mov	x23, x0
  433b7c:	ldr	x0, [x21, #16]
  433b80:	bl	41bd70 <ASN1_INTEGER_get@plt>
  433b84:	mov	x24, x0
  433b88:	ldr	x0, [x21, #24]
  433b8c:	bl	41bd70 <ASN1_INTEGER_get@plt>
  433b90:	mov	x5, x0
  433b94:	mov	x4, x24
  433b98:	mov	x3, x23
  433b9c:	mov	w2, w22
  433ba0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433ba4:	add	x1, x1, #0x818
  433ba8:	mov	x0, x25
  433bac:	bl	419740 <BIO_printf@plt>
  433bb0:	mov	x0, x21
  433bb4:	bl	41cdb0 <SCRYPT_PARAMS_free@plt>
  433bb8:	ldr	x25, [sp, #64]
  433bbc:	b	433a88 <ASN1_generate_nconf@plt+0x15118>
  433bc0:	stp	x29, x30, [sp, #-48]!
  433bc4:	mov	x29, sp
  433bc8:	stp	x19, x20, [sp, #16]
  433bcc:	cbz	x1, 433c3c <ASN1_generate_nconf@plt+0x152cc>
  433bd0:	mov	x19, x1
  433bd4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  433bd8:	add	x1, x1, #0xfa8
  433bdc:	str	x21, [sp, #32]
  433be0:	mov	x21, x0
  433be4:	mov	x0, x19
  433be8:	bl	41d250 <strcmp@plt>
  433bec:	cbnz	w0, 433c10 <ASN1_generate_nconf@plt+0x152a0>
  433bf0:	mov	w0, #0xffffffff            	// #-1
  433bf4:	str	w0, [x21]
  433bf8:	ldr	x21, [sp, #32]
  433bfc:	mov	w20, #0x1                   	// #1
  433c00:	mov	w0, w20
  433c04:	ldp	x19, x20, [sp, #16]
  433c08:	ldp	x29, x30, [sp], #48
  433c0c:	ret
  433c10:	mov	x0, x19
  433c14:	bl	41bb30 <OBJ_txt2nid@plt>
  433c18:	str	w0, [x21]
  433c1c:	mov	w20, w0
  433c20:	cbz	w0, 433c50 <ASN1_generate_nconf@plt+0x152e0>
  433c24:	mov	w20, #0x1                   	// #1
  433c28:	mov	w0, w20
  433c2c:	ldp	x19, x20, [sp, #16]
  433c30:	ldr	x21, [sp, #32]
  433c34:	ldp	x29, x30, [sp], #48
  433c38:	ret
  433c3c:	mov	w20, #0x0                   	// #0
  433c40:	mov	w0, w20
  433c44:	ldp	x19, x20, [sp, #16]
  433c48:	ldp	x29, x30, [sp], #48
  433c4c:	ret
  433c50:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  433c54:	mov	x2, x19
  433c58:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433c5c:	add	x1, x1, #0x878
  433c60:	ldr	x0, [x0, #56]
  433c64:	bl	419740 <BIO_printf@plt>
  433c68:	ldr	x21, [sp, #32]
  433c6c:	b	433c00 <ASN1_generate_nconf@plt+0x15290>
  433c70:	stp	x29, x30, [sp, #-48]!
  433c74:	mov	x29, sp
  433c78:	stp	x19, x20, [sp, #16]
  433c7c:	mov	x19, x0
  433c80:	mov	w20, #0x0                   	// #0
  433c84:	str	x21, [sp, #32]
  433c88:	mov	x21, x1
  433c8c:	b	433c9c <ASN1_generate_nconf@plt+0x1532c>
  433c90:	mov	x0, x21
  433c94:	mov	w20, #0x1                   	// #1
  433c98:	bl	41cf70 <OPENSSL_sk_push@plt>
  433c9c:	mov	x1, #0x0                   	// #0
  433ca0:	mov	x0, x19
  433ca4:	mov	x3, #0x0                   	// #0
  433ca8:	mov	x2, #0x0                   	// #0
  433cac:	bl	41dab0 <PEM_read_bio_X509@plt>
  433cb0:	mov	x1, x0
  433cb4:	cbnz	x0, 433c90 <ASN1_generate_nconf@plt+0x15320>
  433cb8:	cbnz	w20, 433cd0 <ASN1_generate_nconf@plt+0x15360>
  433cbc:	mov	w0, w20
  433cc0:	ldp	x19, x20, [sp, #16]
  433cc4:	ldr	x21, [sp, #32]
  433cc8:	ldp	x29, x30, [sp], #48
  433ccc:	ret
  433cd0:	bl	41a2a0 <ERR_clear_error@plt>
  433cd4:	mov	w0, w20
  433cd8:	ldp	x19, x20, [sp, #16]
  433cdc:	ldr	x21, [sp, #32]
  433ce0:	ldp	x29, x30, [sp], #48
  433ce4:	ret
  433ce8:	stp	x29, x30, [sp, #-96]!
  433cec:	mov	x29, sp
  433cf0:	cbz	x1, 433f6c <ASN1_generate_nconf@plt+0x155fc>
  433cf4:	stp	x19, x20, [sp, #16]
  433cf8:	mov	x19, x0
  433cfc:	mov	x20, x2
  433d00:	mov	x0, x1
  433d04:	stp	x23, x24, [sp, #48]
  433d08:	mov	x24, x1
  433d0c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  433d10:	cbz	w0, 433f44 <ASN1_generate_nconf@plt+0x155d4>
  433d14:	stp	x27, x28, [sp, #80]
  433d18:	adrp	x28, 466000 <ASN1_generate_nconf@plt+0x47690>
  433d1c:	add	x28, x28, #0x5c8
  433d20:	mov	x2, x20
  433d24:	mov	x1, x28
  433d28:	mov	x0, x19
  433d2c:	stp	x21, x22, [sp, #32]
  433d30:	adrp	x27, 481000 <ASN1_generate_nconf@plt+0x62690>
  433d34:	stp	x25, x26, [sp, #64]
  433d38:	bl	419740 <BIO_printf@plt>
  433d3c:	mov	x0, x24
  433d40:	mov	w22, #0x0                   	// #0
  433d44:	adrp	x25, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  433d48:	adrp	x26, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  433d4c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  433d50:	add	x25, x25, #0x1b0
  433d54:	add	x26, x26, #0xb00
  433d58:	cmp	w22, w0
  433d5c:	b.ge	433e00 <ASN1_generate_nconf@plt+0x15490>  // b.tcont
  433d60:	mov	w1, w22
  433d64:	mov	x0, x24
  433d68:	bl	419630 <OPENSSL_sk_value@plt>
  433d6c:	mov	x20, x0
  433d70:	bl	419970 <X509_ATTRIBUTE_get0_object@plt>
  433d74:	mov	x23, x0
  433d78:	bl	41a2b0 <OBJ_obj2nid@plt>
  433d7c:	mov	w21, w0
  433d80:	mov	x1, x25
  433d84:	mov	x0, x19
  433d88:	bl	419740 <BIO_printf@plt>
  433d8c:	cbnz	w21, 433e38 <ASN1_generate_nconf@plt+0x154c8>
  433d90:	mov	x1, x23
  433d94:	mov	x0, x19
  433d98:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  433d9c:	add	x1, x27, #0xa18
  433da0:	mov	x0, x19
  433da4:	bl	419740 <BIO_printf@plt>
  433da8:	mov	x0, x20
  433dac:	bl	419910 <X509_ATTRIBUTE_count@plt>
  433db0:	cbz	w0, 433e20 <ASN1_generate_nconf@plt+0x154b0>
  433db4:	mov	x0, x20
  433db8:	mov	w1, #0x0                   	// #0
  433dbc:	bl	41a320 <X509_ATTRIBUTE_get0_type@plt>
  433dc0:	ldr	w2, [x0]
  433dc4:	cmp	w2, #0x4
  433dc8:	b.eq	433e54 <ASN1_generate_nconf@plt+0x154e4>  // b.none
  433dcc:	cmp	w2, #0x1e
  433dd0:	b.eq	433f04 <ASN1_generate_nconf@plt+0x15594>  // b.none
  433dd4:	cmp	w2, #0x3
  433dd8:	b.eq	433eb0 <ASN1_generate_nconf@plt+0x15540>  // b.none
  433ddc:	add	w22, w22, #0x1
  433de0:	mov	x0, x19
  433de4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433de8:	add	x1, x1, #0x8e0
  433dec:	bl	419740 <BIO_printf@plt>
  433df0:	mov	x0, x24
  433df4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  433df8:	cmp	w22, w0
  433dfc:	b.lt	433d60 <ASN1_generate_nconf@plt+0x153f0>  // b.tstop
  433e00:	mov	w0, #0x1                   	// #1
  433e04:	ldp	x19, x20, [sp, #16]
  433e08:	ldp	x21, x22, [sp, #32]
  433e0c:	ldp	x23, x24, [sp, #48]
  433e10:	ldp	x25, x26, [sp, #64]
  433e14:	ldp	x27, x28, [sp, #80]
  433e18:	ldp	x29, x30, [sp], #96
  433e1c:	ret
  433e20:	mov	x0, x19
  433e24:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433e28:	add	w22, w22, #0x1
  433e2c:	add	x1, x1, #0x8f8
  433e30:	bl	419740 <BIO_printf@plt>
  433e34:	b	433df0 <ASN1_generate_nconf@plt+0x15480>
  433e38:	mov	w0, w21
  433e3c:	bl	41a220 <OBJ_nid2ln@plt>
  433e40:	mov	x1, x26
  433e44:	mov	x2, x0
  433e48:	mov	x0, x19
  433e4c:	bl	419740 <BIO_printf@plt>
  433e50:	b	433da8 <ASN1_generate_nconf@plt+0x15438>
  433e54:	ldr	x0, [x0, #8]
  433e58:	ldr	w23, [x0]
  433e5c:	ldr	x20, [x0, #8]
  433e60:	cmp	w23, #0x0
  433e64:	b.le	433e98 <ASN1_generate_nconf@plt+0x15528>
  433e68:	sub	w23, w23, #0x1
  433e6c:	add	x0, x20, #0x1
  433e70:	adrp	x21, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433e74:	add	x23, x0, x23
  433e78:	add	x21, x21, #0x8d8
  433e7c:	nop
  433e80:	ldrb	w2, [x20], #1
  433e84:	mov	x1, x21
  433e88:	mov	x0, x19
  433e8c:	bl	419740 <BIO_printf@plt>
  433e90:	cmp	x20, x23
  433e94:	b.ne	433e80 <ASN1_generate_nconf@plt+0x15510>  // b.any
  433e98:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  433e9c:	mov	x0, x19
  433ea0:	add	x1, x1, #0xa60
  433ea4:	bl	419740 <BIO_printf@plt>
  433ea8:	add	w22, w22, #0x1
  433eac:	b	433df0 <ASN1_generate_nconf@plt+0x15480>
  433eb0:	ldr	x0, [x0, #8]
  433eb4:	ldr	w23, [x0]
  433eb8:	ldr	x20, [x0, #8]
  433ebc:	cmp	w23, #0x0
  433ec0:	b.le	433e98 <ASN1_generate_nconf@plt+0x15528>
  433ec4:	sub	w23, w23, #0x1
  433ec8:	add	x0, x20, #0x1
  433ecc:	adrp	x21, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433ed0:	add	x23, x23, x0
  433ed4:	add	x21, x21, #0x8d8
  433ed8:	ldrb	w2, [x20], #1
  433edc:	mov	x1, x21
  433ee0:	mov	x0, x19
  433ee4:	bl	419740 <BIO_printf@plt>
  433ee8:	cmp	x23, x20
  433eec:	b.ne	433ed8 <ASN1_generate_nconf@plt+0x15568>  // b.any
  433ef0:	mov	x0, x19
  433ef4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  433ef8:	add	x1, x1, #0xa60
  433efc:	bl	419740 <BIO_printf@plt>
  433f00:	b	433ea8 <ASN1_generate_nconf@plt+0x15538>
  433f04:	ldr	x0, [x0, #8]
  433f08:	add	w22, w22, #0x1
  433f0c:	ldr	w1, [x0]
  433f10:	ldr	x0, [x0, #8]
  433f14:	bl	41cbb0 <OPENSSL_uni2asc@plt>
  433f18:	mov	x2, x0
  433f1c:	mov	x20, x0
  433f20:	mov	x1, x28
  433f24:	mov	x0, x19
  433f28:	bl	419740 <BIO_printf@plt>
  433f2c:	mov	x0, x20
  433f30:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433f34:	mov	w2, #0x397                 	// #919
  433f38:	add	x1, x1, #0x8c8
  433f3c:	bl	41b1e0 <CRYPTO_free@plt>
  433f40:	b	433df0 <ASN1_generate_nconf@plt+0x15480>
  433f44:	mov	x2, x20
  433f48:	mov	x0, x19
  433f4c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433f50:	add	x1, x1, #0x8b0
  433f54:	bl	419740 <BIO_printf@plt>
  433f58:	mov	w0, #0x1                   	// #1
  433f5c:	ldp	x19, x20, [sp, #16]
  433f60:	ldp	x23, x24, [sp, #48]
  433f64:	ldp	x29, x30, [sp], #96
  433f68:	ret
  433f6c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  433f70:	add	x1, x1, #0x898
  433f74:	bl	419740 <BIO_printf@plt>
  433f78:	mov	w0, #0x1                   	// #1
  433f7c:	ldp	x29, x30, [sp], #96
  433f80:	ret
  433f84:	nop
  433f88:	stp	x29, x30, [sp, #-112]!
  433f8c:	mov	x29, sp
  433f90:	stp	x19, x20, [sp, #16]
  433f94:	mov	x19, x1
  433f98:	mov	w20, w4
  433f9c:	stp	x21, x22, [sp, #32]
  433fa0:	mov	x21, x0
  433fa4:	mov	x0, x1
  433fa8:	stp	x23, x24, [sp, #48]
  433fac:	mov	x23, x5
  433fb0:	mov	x24, x6
  433fb4:	stp	x25, x26, [sp, #64]
  433fb8:	mov	x25, x2
  433fbc:	mov	w26, w3
  433fc0:	str	x27, [sp, #80]
  433fc4:	bl	41d8f0 <PKCS12_SAFEBAG_get0_attrs@plt>
  433fc8:	mov	x22, x0
  433fcc:	mov	x0, x19
  433fd0:	bl	41e850 <PKCS12_SAFEBAG_get_nid@plt>
  433fd4:	cmp	w0, #0x98
  433fd8:	b.eq	434164 <ASN1_generate_nconf@plt+0x157f4>  // b.none
  433fdc:	b.gt	434020 <ASN1_generate_nconf@plt+0x156b0>
  433fe0:	cmp	w0, #0x96
  433fe4:	b.eq	4341f4 <ASN1_generate_nconf@plt+0x15884>  // b.none
  433fe8:	cmp	w0, #0x97
  433fec:	b.ne	43428c <ASN1_generate_nconf@plt+0x1591c>  // b.any
  433ff0:	tbnz	w20, #2, 434118 <ASN1_generate_nconf@plt+0x157a8>
  433ff4:	and	w27, w20, #0x1
  433ff8:	tbz	w20, #0, 43408c <ASN1_generate_nconf@plt+0x1571c>
  433ffc:	mov	w27, #0x1                   	// #1
  434000:	mov	w0, w27
  434004:	ldp	x19, x20, [sp, #16]
  434008:	ldp	x21, x22, [sp, #32]
  43400c:	ldp	x23, x24, [sp, #48]
  434010:	ldp	x25, x26, [sp, #64]
  434014:	ldr	x27, [sp, #80]
  434018:	ldp	x29, x30, [sp], #112
  43401c:	ret
  434020:	cmp	w0, #0x9b
  434024:	b.ne	43428c <ASN1_generate_nconf@plt+0x1591c>  // b.any
  434028:	tbnz	w20, #2, 43414c <ASN1_generate_nconf@plt+0x157dc>
  43402c:	mov	x1, x22
  434030:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434034:	add	x2, x2, #0x918
  434038:	mov	x0, x21
  43403c:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  434040:	mov	x0, x19
  434044:	bl	41a190 <PKCS12_SAFEBAG_get0_safes@plt>
  434048:	mov	x1, x0
  43404c:	mov	x6, x24
  434050:	mov	x5, x23
  434054:	mov	w4, w20
  434058:	mov	w3, w26
  43405c:	mov	x2, x25
  434060:	mov	x0, x21
  434064:	bl	434308 <ASN1_generate_nconf@plt+0x15998>
  434068:	mov	w27, w0
  43406c:	mov	w0, w27
  434070:	ldp	x19, x20, [sp, #16]
  434074:	ldp	x21, x22, [sp, #32]
  434078:	ldp	x23, x24, [sp, #48]
  43407c:	ldp	x25, x26, [sp, #64]
  434080:	ldr	x27, [sp, #80]
  434084:	ldp	x29, x30, [sp], #112
  434088:	ret
  43408c:	mov	x1, x22
  434090:	mov	x0, x21
  434094:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434098:	add	x2, x2, #0x918
  43409c:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  4340a0:	mov	x0, x19
  4340a4:	mov	w2, w26
  4340a8:	mov	x1, x25
  4340ac:	bl	41c6b0 <PKCS12_decrypt_skey@plt>
  4340b0:	mov	x19, x0
  4340b4:	cbz	x0, 4342ec <ASN1_generate_nconf@plt+0x1597c>
  4340b8:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  4340bc:	mov	x20, x0
  4340c0:	mov	x0, x19
  4340c4:	cbz	x20, 4342fc <ASN1_generate_nconf@plt+0x1598c>
  4340c8:	bl	41bf20 <PKCS8_pkey_get0_attrs@plt>
  4340cc:	mov	x1, x0
  4340d0:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4340d4:	add	x2, x2, #0x928
  4340d8:	mov	x0, x21
  4340dc:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  4340e0:	mov	x0, x19
  4340e4:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  4340e8:	mov	x6, x23
  4340ec:	mov	x2, x24
  4340f0:	mov	x1, x20
  4340f4:	mov	x5, #0x0                   	// #0
  4340f8:	mov	w4, #0x0                   	// #0
  4340fc:	mov	x3, #0x0                   	// #0
  434100:	mov	x0, x21
  434104:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  434108:	mov	w27, w0
  43410c:	mov	x0, x20
  434110:	bl	41d9c0 <EVP_PKEY_free@plt>
  434114:	b	43406c <ASN1_generate_nconf@plt+0x156fc>
  434118:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43411c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434120:	add	x1, x1, #0x938
  434124:	ldr	x0, [x0, #56]
  434128:	bl	419740 <BIO_printf@plt>
  43412c:	mov	x0, x19
  434130:	bl	41ce70 <PKCS12_SAFEBAG_get0_pkcs8@plt>
  434134:	add	x1, sp, #0x68
  434138:	mov	x2, #0x0                   	// #0
  43413c:	bl	41dc30 <X509_SIG_get0@plt>
  434140:	ldr	x0, [sp, #104]
  434144:	bl	433908 <ASN1_generate_nconf@plt+0x14f98>
  434148:	b	433ff4 <ASN1_generate_nconf@plt+0x15684>
  43414c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434150:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434154:	add	x1, x1, #0x968
  434158:	ldr	x0, [x0, #56]
  43415c:	bl	419740 <BIO_printf@plt>
  434160:	b	43402c <ASN1_generate_nconf@plt+0x156bc>
  434164:	tbnz	w20, #2, 4341dc <ASN1_generate_nconf@plt+0x1586c>
  434168:	tbnz	w20, #1, 433ffc <ASN1_generate_nconf@plt+0x1568c>
  43416c:	mov	x0, x19
  434170:	mov	w1, #0x9d                  	// #157
  434174:	bl	41cd10 <PKCS12_SAFEBAG_get0_attr@plt>
  434178:	cbz	x0, 4342f4 <ASN1_generate_nconf@plt+0x15984>
  43417c:	tbnz	w20, #4, 433ffc <ASN1_generate_nconf@plt+0x1568c>
  434180:	mov	x1, x22
  434184:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434188:	add	x2, x2, #0x918
  43418c:	mov	x0, x21
  434190:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  434194:	mov	x0, x19
  434198:	bl	41e960 <PKCS12_SAFEBAG_get_bag_nid@plt>
  43419c:	cmp	w0, #0x9e
  4341a0:	b.ne	433ffc <ASN1_generate_nconf@plt+0x1568c>  // b.any
  4341a4:	mov	x0, x19
  4341a8:	bl	41d850 <PKCS12_SAFEBAG_get1_cert@plt>
  4341ac:	mov	x19, x0
  4341b0:	cbz	x0, 4342ec <ASN1_generate_nconf@plt+0x1597c>
  4341b4:	mov	x1, x0
  4341b8:	mov	x0, x21
  4341bc:	bl	458488 <ASN1_generate_nconf@plt+0x39b18>
  4341c0:	mov	x1, x19
  4341c4:	mov	x0, x21
  4341c8:	bl	41ab80 <PEM_write_bio_X509@plt>
  4341cc:	mov	w27, w0
  4341d0:	mov	x0, x19
  4341d4:	bl	41e260 <X509_free@plt>
  4341d8:	b	43406c <ASN1_generate_nconf@plt+0x156fc>
  4341dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4341e0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4341e4:	add	x1, x1, #0x950
  4341e8:	ldr	x0, [x0, #56]
  4341ec:	bl	419740 <BIO_printf@plt>
  4341f0:	b	434168 <ASN1_generate_nconf@plt+0x157f8>
  4341f4:	tbnz	w20, #2, 434274 <ASN1_generate_nconf@plt+0x15904>
  4341f8:	tbnz	w20, #0, 433ffc <ASN1_generate_nconf@plt+0x1568c>
  4341fc:	mov	x1, x22
  434200:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434204:	add	x2, x2, #0x918
  434208:	mov	x0, x21
  43420c:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  434210:	mov	x0, x19
  434214:	bl	41a6e0 <PKCS12_SAFEBAG_get0_p8inf@plt>
  434218:	mov	x20, x0
  43421c:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  434220:	mov	x19, x0
  434224:	cbz	x0, 4342ec <ASN1_generate_nconf@plt+0x1597c>
  434228:	mov	x0, x20
  43422c:	bl	41bf20 <PKCS8_pkey_get0_attrs@plt>
  434230:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434234:	mov	x1, x0
  434238:	add	x2, x2, #0x928
  43423c:	mov	x0, x21
  434240:	bl	433ce8 <ASN1_generate_nconf@plt+0x15378>
  434244:	mov	x6, x23
  434248:	mov	x2, x24
  43424c:	mov	x1, x19
  434250:	mov	x5, #0x0                   	// #0
  434254:	mov	w4, #0x0                   	// #0
  434258:	mov	x3, #0x0                   	// #0
  43425c:	mov	x0, x21
  434260:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  434264:	mov	w27, w0
  434268:	mov	x0, x19
  43426c:	bl	41d9c0 <EVP_PKEY_free@plt>
  434270:	b	43406c <ASN1_generate_nconf@plt+0x156fc>
  434274:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434278:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43427c:	add	x1, x1, #0x908
  434280:	ldr	x0, [x0, #56]
  434284:	bl	419740 <BIO_printf@plt>
  434288:	b	4341f8 <ASN1_generate_nconf@plt+0x15888>
  43428c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434290:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434294:	add	x1, x1, #0x980
  434298:	mov	w27, #0x1                   	// #1
  43429c:	ldr	x0, [x20, #56]
  4342a0:	bl	419740 <BIO_printf@plt>
  4342a4:	ldr	x21, [x20, #56]
  4342a8:	mov	x0, x19
  4342ac:	bl	41cc00 <PKCS12_SAFEBAG_get0_type@plt>
  4342b0:	mov	x1, x0
  4342b4:	mov	x0, x21
  4342b8:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  4342bc:	ldr	x0, [x20, #56]
  4342c0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4342c4:	add	x1, x1, #0xa60
  4342c8:	bl	419740 <BIO_printf@plt>
  4342cc:	mov	w0, w27
  4342d0:	ldp	x19, x20, [sp, #16]
  4342d4:	ldp	x21, x22, [sp, #32]
  4342d8:	ldp	x23, x24, [sp, #48]
  4342dc:	ldp	x25, x26, [sp, #64]
  4342e0:	ldr	x27, [sp, #80]
  4342e4:	ldp	x29, x30, [sp], #112
  4342e8:	ret
  4342ec:	mov	w27, #0x0                   	// #0
  4342f0:	b	43406c <ASN1_generate_nconf@plt+0x156fc>
  4342f4:	tbz	w20, #3, 434180 <ASN1_generate_nconf@plt+0x15810>
  4342f8:	b	433ffc <ASN1_generate_nconf@plt+0x1568c>
  4342fc:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  434300:	b	43406c <ASN1_generate_nconf@plt+0x156fc>
  434304:	nop
  434308:	stp	x29, x30, [sp, #-80]!
  43430c:	mov	x29, sp
  434310:	stp	x19, x20, [sp, #16]
  434314:	mov	x20, x1
  434318:	mov	w19, #0x0                   	// #0
  43431c:	stp	x21, x22, [sp, #32]
  434320:	mov	x22, x5
  434324:	mov	x21, x6
  434328:	stp	x23, x24, [sp, #48]
  43432c:	mov	w24, w3
  434330:	mov	w23, w4
  434334:	stp	x25, x26, [sp, #64]
  434338:	mov	x26, x0
  43433c:	mov	x25, x2
  434340:	b	43436c <ASN1_generate_nconf@plt+0x159fc>
  434344:	bl	419630 <OPENSSL_sk_value@plt>
  434348:	mov	x1, x0
  43434c:	mov	x6, x21
  434350:	mov	x5, x22
  434354:	mov	w4, w23
  434358:	mov	w3, w24
  43435c:	mov	x2, x25
  434360:	mov	x0, x26
  434364:	bl	433f88 <ASN1_generate_nconf@plt+0x15618>
  434368:	cbz	w0, 434390 <ASN1_generate_nconf@plt+0x15a20>
  43436c:	mov	x0, x20
  434370:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434374:	mov	w2, w0
  434378:	mov	w1, w19
  43437c:	cmp	w19, w2
  434380:	mov	x0, x20
  434384:	add	w19, w19, #0x1
  434388:	b.lt	434344 <ASN1_generate_nconf@plt+0x159d4>  // b.tstop
  43438c:	mov	w0, #0x1                   	// #1
  434390:	ldp	x19, x20, [sp, #16]
  434394:	ldp	x21, x22, [sp, #32]
  434398:	ldp	x23, x24, [sp, #48]
  43439c:	ldp	x25, x26, [sp, #64]
  4343a0:	ldp	x29, x30, [sp], #80
  4343a4:	ret
  4343a8:	stp	x29, x30, [sp, #-112]!
  4343ac:	mov	x29, sp
  4343b0:	stp	x21, x22, [sp, #32]
  4343b4:	mov	x21, x2
  4343b8:	mov	w22, w3
  4343bc:	stp	x23, x24, [sp, #48]
  4343c0:	mov	x24, x0
  4343c4:	mov	w23, w4
  4343c8:	mov	x0, x1
  4343cc:	stp	x25, x26, [sp, #64]
  4343d0:	mov	x25, x5
  4343d4:	mov	x26, x6
  4343d8:	bl	41d2b0 <PKCS12_unpack_authsafes@plt>
  4343dc:	cbz	x0, 434560 <ASN1_generate_nconf@plt+0x15bf0>
  4343e0:	stp	x19, x20, [sp, #16]
  4343e4:	mov	x20, x0
  4343e8:	adrp	x0, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4343ec:	add	x0, x0, #0x9b0
  4343f0:	str	x0, [sp, #104]
  4343f4:	and	w0, w23, #0x4
  4343f8:	mov	w19, #0x0                   	// #0
  4343fc:	stp	x27, x28, [sp, #80]
  434400:	adrp	x27, 41d000 <BIO_test_flags@plt>
  434404:	add	x27, x27, #0xb10
  434408:	str	w0, [sp, #100]
  43440c:	mov	x0, x20
  434410:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434414:	cmp	w19, w0
  434418:	b.ge	4344b0 <ASN1_generate_nconf@plt+0x15b40>  // b.tcont
  43441c:	nop
  434420:	mov	w1, w19
  434424:	mov	x0, x20
  434428:	bl	419630 <OPENSSL_sk_value@plt>
  43442c:	mov	x28, x0
  434430:	ldr	x0, [x0, #24]
  434434:	bl	41a2b0 <OBJ_obj2nid@plt>
  434438:	cmp	w0, #0x15
  43443c:	b.eq	4344ec <ASN1_generate_nconf@plt+0x15b7c>  // b.none
  434440:	cmp	w0, #0x1a
  434444:	b.ne	43449c <ASN1_generate_nconf@plt+0x15b2c>  // b.any
  434448:	ldr	w0, [sp, #100]
  43444c:	cbnz	w0, 434520 <ASN1_generate_nconf@plt+0x15bb0>
  434450:	mov	x0, x28
  434454:	mov	w2, w22
  434458:	mov	x1, x21
  43445c:	bl	41a5e0 <PKCS12_unpack_p7encdata@plt>
  434460:	mov	x28, x0
  434464:	cbz	x28, 434518 <ASN1_generate_nconf@plt+0x15ba8>
  434468:	mov	x2, x21
  43446c:	mov	x6, x26
  434470:	mov	x5, x25
  434474:	mov	w4, w23
  434478:	mov	w3, w22
  43447c:	mov	x1, x28
  434480:	mov	x0, x24
  434484:	bl	434308 <ASN1_generate_nconf@plt+0x15998>
  434488:	mov	w2, w0
  43448c:	cbz	w0, 434544 <ASN1_generate_nconf@plt+0x15bd4>
  434490:	mov	x0, x28
  434494:	mov	x1, x27
  434498:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43449c:	add	w19, w19, #0x1
  4344a0:	mov	x0, x20
  4344a4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4344a8:	cmp	w19, w0
  4344ac:	b.lt	434420 <ASN1_generate_nconf@plt+0x15ab0>  // b.tstop
  4344b0:	mov	w2, #0x1                   	// #1
  4344b4:	mov	x0, x20
  4344b8:	adrp	x1, 41d000 <BIO_test_flags@plt>
  4344bc:	add	x1, x1, #0xd20
  4344c0:	str	w2, [sp, #100]
  4344c4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4344c8:	ldr	w2, [sp, #100]
  4344cc:	ldp	x19, x20, [sp, #16]
  4344d0:	mov	w0, w2
  4344d4:	ldp	x21, x22, [sp, #32]
  4344d8:	ldp	x23, x24, [sp, #48]
  4344dc:	ldp	x25, x26, [sp, #64]
  4344e0:	ldp	x27, x28, [sp, #80]
  4344e4:	ldp	x29, x30, [sp], #112
  4344e8:	ret
  4344ec:	mov	x0, x28
  4344f0:	bl	41cf80 <PKCS12_unpack_p7data@plt>
  4344f4:	mov	x28, x0
  4344f8:	ldr	w0, [sp, #100]
  4344fc:	cbz	w0, 434464 <ASN1_generate_nconf@plt+0x15af4>
  434500:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434504:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434508:	add	x1, x1, #0x9a0
  43450c:	ldr	x0, [x0, #56]
  434510:	bl	419740 <BIO_printf@plt>
  434514:	cbnz	x28, 434468 <ASN1_generate_nconf@plt+0x15af8>
  434518:	mov	w2, #0x0                   	// #0
  43451c:	b	4344b4 <ASN1_generate_nconf@plt+0x15b44>
  434520:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434524:	ldr	x1, [sp, #104]
  434528:	ldr	x0, [x0, #56]
  43452c:	bl	419740 <BIO_printf@plt>
  434530:	ldr	x0, [x28, #32]
  434534:	ldr	x0, [x0, #8]
  434538:	ldr	x0, [x0, #8]
  43453c:	bl	433908 <ASN1_generate_nconf@plt+0x14f98>
  434540:	b	434450 <ASN1_generate_nconf@plt+0x15ae0>
  434544:	mov	x0, x28
  434548:	adrp	x1, 41d000 <BIO_test_flags@plt>
  43454c:	add	x1, x1, #0xb10
  434550:	str	w2, [sp, #100]
  434554:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434558:	ldr	w2, [sp, #100]
  43455c:	b	4344b4 <ASN1_generate_nconf@plt+0x15b44>
  434560:	mov	w2, #0x0                   	// #0
  434564:	mov	w0, w2
  434568:	ldp	x21, x22, [sp, #32]
  43456c:	ldp	x23, x24, [sp, #48]
  434570:	ldp	x25, x26, [sp, #64]
  434574:	ldp	x29, x30, [sp], #112
  434578:	ret
  43457c:	nop
  434580:	mov	x12, #0x1140                	// #4416
  434584:	sub	sp, sp, x12
  434588:	mov	x2, #0x7f0                 	// #2032
  43458c:	stp	x29, x30, [sp, #16]
  434590:	add	x29, sp, #0x10
  434594:	stp	x19, x20, [sp, #32]
  434598:	mov	w19, w0
  43459c:	mov	x20, x1
  4345a0:	add	x0, sp, #0x150
  4345a4:	mov	w1, #0x0                   	// #0
  4345a8:	stp	x21, x22, [sp, #48]
  4345ac:	mov	x21, #0x0                   	// #0
  4345b0:	mov	x22, #0x0                   	// #0
  4345b4:	stp	x23, x24, [sp, #64]
  4345b8:	adrp	x24, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4345bc:	add	x24, x24, #0x110
  4345c0:	stp	x25, x26, [sp, #80]
  4345c4:	mov	w26, #0x800                 	// #2048
  4345c8:	adrp	x23, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4345cc:	stp	x27, x28, [sp, #96]
  4345d0:	add	x23, x23, #0xb8
  4345d4:	mov	x27, #0x0                   	// #0
  4345d8:	stp	xzr, xzr, [sp, #320]
  4345dc:	bl	41e7a0 <memset@plt>
  4345e0:	add	x3, sp, #0x880
  4345e4:	mov	x2, #0x7f0                 	// #2032
  4345e8:	mov	w1, #0x0                   	// #0
  4345ec:	add	x0, sp, #0x950
  4345f0:	mov	x28, #0x0                   	// #0
  4345f4:	stp	xzr, xzr, [x3, #192]
  4345f8:	bl	41e7a0 <memset@plt>
  4345fc:	mov	w1, #0x95                  	// #149
  434600:	mov	w0, #0x92                  	// #146
  434604:	str	w26, [sp, #184]
  434608:	stp	w1, w0, [sp, #248]
  43460c:	mov	w25, #0x0                   	// #0
  434610:	stp	xzr, xzr, [sp, #256]
  434614:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  434618:	mov	x3, x0
  43461c:	mov	x1, x20
  434620:	mov	w0, w19
  434624:	mov	x2, x24
  434628:	str	x3, [sp, #272]
  43462c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  434630:	mov	w19, #0x0                   	// #0
  434634:	mov	w20, #0x0                   	// #0
  434638:	stp	xzr, x0, [sp, #112]
  43463c:	mov	w0, #0x1                   	// #1
  434640:	stp	xzr, xzr, [sp, #128]
  434644:	stp	xzr, xzr, [sp, #144]
  434648:	stp	xzr, xzr, [sp, #160]
  43464c:	stp	wzr, wzr, [sp, #176]
  434650:	str	w0, [sp, #188]
  434654:	str	xzr, [sp, #192]
  434658:	stp	wzr, wzr, [sp, #200]
  43465c:	stp	xzr, xzr, [sp, #208]
  434660:	str	wzr, [sp, #232]
  434664:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  434668:	mov	w1, w0
  43466c:	cbz	w0, 4346ac <ASN1_generate_nconf@plt+0x15d3c>
  434670:	cmp	w1, #0x27
  434674:	b.gt	43495c <ASN1_generate_nconf@plt+0x15fec>
  434678:	cmn	w1, #0x1
  43467c:	b.lt	434664 <ASN1_generate_nconf@plt+0x15cf4>  // b.tstop
  434680:	add	w1, w1, #0x1
  434684:	cmp	w1, #0x28
  434688:	b.hi	434664 <ASN1_generate_nconf@plt+0x15cf4>  // b.pmore
  43468c:	ldrh	w0, [x23, w1, uxtw #1]
  434690:	adr	x1, 43469c <ASN1_generate_nconf@plt+0x15d2c>
  434694:	add	x0, x1, w0, sxth #2
  434698:	br	x0
  43469c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4346a0:	mov	w19, #0x80                  	// #128
  4346a4:	mov	w1, w0
  4346a8:	cbnz	w0, 434670 <ASN1_generate_nconf@plt+0x15d00>
  4346ac:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4346b0:	cbnz	w0, 4348a8 <ASN1_generate_nconf@plt+0x15f38>
  4346b4:	cbz	x27, 434b88 <ASN1_generate_nconf@plt+0x16218>
  4346b8:	cbz	w20, 434b68 <ASN1_generate_nconf@plt+0x161f8>
  4346bc:	ldr	x0, [sp, #112]
  4346c0:	mov	x1, x27
  4346c4:	add	x3, sp, #0x108
  4346c8:	add	x2, sp, #0x100
  4346cc:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  4346d0:	cbz	w0, 434cb0 <ASN1_generate_nconf@plt+0x16340>
  4346d4:	ldr	x23, [sp, #264]
  4346d8:	cbz	x23, 434d78 <ASN1_generate_nconf@plt+0x16408>
  4346dc:	mov	w0, #0x1                   	// #1
  4346e0:	str	w0, [sp, #236]
  4346e4:	ldr	w0, [sp, #176]
  4346e8:	str	x23, [sp, #224]
  4346ec:	cbnz	w0, 434bac <ASN1_generate_nconf@plt+0x1623c>
  4346f0:	cbz	w20, 434db4 <ASN1_generate_nconf@plt+0x16444>
  4346f4:	stp	xzr, xzr, [sp, #304]
  4346f8:	and	w0, w25, #0x3
  4346fc:	cmp	w0, #0x3
  434700:	b.eq	434fb8 <ASN1_generate_nconf@plt+0x16648>  // b.none
  434704:	and	w27, w25, #0x1
  434708:	and	w24, w25, #0x2
  43470c:	tbz	w25, #1, 434be0 <ASN1_generate_nconf@plt+0x16270>
  434710:	cbz	w27, 434be8 <ASN1_generate_nconf@plt+0x16278>
  434714:	ldr	x0, [sp, #136]
  434718:	cbz	x0, 435010 <ASN1_generate_nconf@plt+0x166a0>
  43471c:	ldr	x0, [sp, #136]
  434720:	adrp	x4, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434724:	add	x1, sp, #0x130
  434728:	add	x4, x4, #0xab0
  43472c:	mov	x3, #0x0                   	// #0
  434730:	mov	w2, #0x8005                	// #32773
  434734:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  434738:	cbz	w0, 434ce4 <ASN1_generate_nconf@plt+0x16374>
  43473c:	mov	x25, #0x0                   	// #0
  434740:	str	xzr, [sp, #112]
  434744:	ldr	x0, [sp, #112]
  434748:	cmp	x0, #0x0
  43474c:	ldr	x0, [sp, #144]
  434750:	cset	w24, ne  // ne = any
  434754:	cmp	x0, #0x0
  434758:	ldr	w0, [sp, #200]
  43475c:	and	w0, w24, w0
  434760:	csel	w24, w24, wzr, ne  // ne = any
  434764:	str	w0, [sp, #128]
  434768:	mov	w28, #0x0                   	// #0
  43476c:	b	43479c <ASN1_generate_nconf@plt+0x15e2c>
  434770:	mov	w1, w28
  434774:	mov	x0, x21
  434778:	bl	419630 <OPENSSL_sk_value@plt>
  43477c:	mov	x27, x0
  434780:	ldr	x0, [sp, #304]
  434784:	mov	w1, w28
  434788:	add	w28, w28, #0x1
  43478c:	bl	419630 <OPENSSL_sk_value@plt>
  434790:	mov	x1, x27
  434794:	mov	w2, #0xffffffff            	// #-1
  434798:	bl	41cfe0 <X509_alias_set1@plt>
  43479c:	mov	x0, x21
  4347a0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4347a4:	cmp	w28, w0
  4347a8:	b.lt	434770 <ASN1_generate_nconf@plt+0x15e00>  // b.tstop
  4347ac:	cbnz	w24, 434f54 <ASN1_generate_nconf@plt+0x165e4>
  4347b0:	ldr	w0, [sp, #128]
  4347b4:	cbnz	w0, 434f38 <ASN1_generate_nconf@plt+0x165c8>
  4347b8:	ldr	w0, [sp, #236]
  4347bc:	cbz	w0, 434efc <ASN1_generate_nconf@plt+0x1658c>
  4347c0:	ldr	w0, [sp, #176]
  4347c4:	cbz	w0, 434f70 <ASN1_generate_nconf@plt+0x16600>
  4347c8:	mov	w0, #0xffffffff            	// #-1
  4347cc:	ldr	w7, [sp, #184]
  4347d0:	ldp	w6, w5, [sp, #248]
  4347d4:	str	w0, [sp]
  4347d8:	ldr	x2, [sp, #112]
  4347dc:	str	w19, [sp, #8]
  4347e0:	ldr	x1, [sp, #168]
  4347e4:	mov	x3, x25
  4347e8:	ldr	x0, [sp, #224]
  4347ec:	ldr	x4, [sp, #304]
  4347f0:	bl	419610 <PKCS12_create@plt>
  4347f4:	mov	x27, x0
  4347f8:	cbz	x0, 43529c <ASN1_generate_nconf@plt+0x1692c>
  4347fc:	ldr	x0, [sp, #192]
  434800:	cbz	x0, 434810 <ASN1_generate_nconf@plt+0x15ea0>
  434804:	add	x1, sp, #0x138
  434808:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  43480c:	cbz	w0, 4348ac <ASN1_generate_nconf@plt+0x15f3c>
  434810:	cmn	w26, #0x1
  434814:	b.eq	434838 <ASN1_generate_nconf@plt+0x15ec8>  // b.none
  434818:	ldr	x6, [sp, #312]
  43481c:	mov	w5, w26
  434820:	mov	x1, x23
  434824:	mov	x0, x27
  434828:	mov	w4, #0x0                   	// #0
  43482c:	mov	x3, #0x0                   	// #0
  434830:	mov	w2, #0xffffffff            	// #-1
  434834:	bl	41db00 <PKCS12_set_mac@plt>
  434838:	ldr	x0, [sp, #160]
  43483c:	mov	w2, #0x1                   	// #1
  434840:	mov	w1, #0x6                   	// #6
  434844:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  434848:	mov	x24, x0
  43484c:	cbz	x0, 43487c <ASN1_generate_nconf@plt+0x15f0c>
  434850:	mov	x1, x27
  434854:	mov	w20, #0x0                   	// #0
  434858:	bl	41c200 <i2d_PKCS12_bio@plt>
  43485c:	ldr	x0, [sp, #112]
  434860:	bl	41d9c0 <EVP_PKEY_free@plt>
  434864:	ldr	x0, [sp, #304]
  434868:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  43486c:	add	x1, x1, #0x260
  434870:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  434874:	mov	x0, x25
  434878:	bl	41e260 <X509_free@plt>
  43487c:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434880:	mov	x19, #0x0                   	// #0
  434884:	add	x26, x26, #0x8c8
  434888:	mov	x23, #0x0                   	// #0
  43488c:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434890:	mov	w19, #0x10                  	// #16
  434894:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434898:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  43489c:	add	x1, sp, #0x110
  4348a0:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  4348a4:	cbnz	w0, 434664 <ASN1_generate_nconf@plt+0x15cf4>
  4348a8:	mov	x27, #0x0                   	// #0
  4348ac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4348b0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4348b4:	ldr	x2, [sp, #120]
  4348b8:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4348bc:	ldr	x0, [x0, #56]
  4348c0:	add	x1, x1, #0xd68
  4348c4:	add	x26, x26, #0x8c8
  4348c8:	mov	x24, #0x0                   	// #0
  4348cc:	mov	x19, #0x0                   	// #0
  4348d0:	mov	x23, #0x0                   	// #0
  4348d4:	mov	w20, #0x1                   	// #1
  4348d8:	bl	419740 <BIO_printf@plt>
  4348dc:	mov	x0, x27
  4348e0:	bl	41e6b0 <PKCS12_free@plt>
  4348e4:	mov	x0, x22
  4348e8:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4348ec:	mov	x0, x19
  4348f0:	bl	41df00 <BIO_free@plt>
  4348f4:	mov	x0, x24
  4348f8:	bl	41ce30 <BIO_free_all@plt>
  4348fc:	mov	x0, x21
  434900:	bl	41ddd0 <OPENSSL_sk_free@plt>
  434904:	mov	x0, x23
  434908:	mov	x1, x26
  43490c:	mov	w2, #0x251                 	// #593
  434910:	bl	41b1e0 <CRYPTO_free@plt>
  434914:	ldr	x0, [sp, #256]
  434918:	mov	x1, x26
  43491c:	mov	w2, #0x252                 	// #594
  434920:	bl	41b1e0 <CRYPTO_free@plt>
  434924:	ldr	x0, [sp, #264]
  434928:	mov	x1, x26
  43492c:	mov	w2, #0x253                 	// #595
  434930:	bl	41b1e0 <CRYPTO_free@plt>
  434934:	mov	w0, w20
  434938:	mov	x12, #0x1140                	// #4416
  43493c:	ldp	x29, x30, [sp, #16]
  434940:	ldp	x19, x20, [sp, #32]
  434944:	ldp	x21, x22, [sp, #48]
  434948:	ldp	x23, x24, [sp, #64]
  43494c:	ldp	x25, x26, [sp, #80]
  434950:	ldp	x27, x28, [sp, #96]
  434954:	add	sp, sp, x12
  434958:	ret
  43495c:	sub	w1, w1, #0x5dd
  434960:	cmp	w1, #0x1
  434964:	b.hi	434664 <ASN1_generate_nconf@plt+0x15cf4>  // b.pmore
  434968:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  43496c:	cbnz	w0, 434664 <ASN1_generate_nconf@plt+0x15cf4>
  434970:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434974:	mov	x27, #0x0                   	// #0
  434978:	add	x26, x26, #0x8c8
  43497c:	mov	x24, #0x0                   	// #0
  434980:	mov	x19, #0x0                   	// #0
  434984:	mov	x23, #0x0                   	// #0
  434988:	mov	w20, #0x1                   	// #1
  43498c:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434990:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434994:	mov	w1, #0x0                   	// #0
  434998:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  43499c:	mov	x22, x0
  4349a0:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349a4:	mov	w0, #0x1                   	// #1
  4349a8:	str	w0, [sp, #204]
  4349ac:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349b0:	mov	w0, #0x1                   	// #1
  4349b4:	str	w0, [sp, #232]
  4349b8:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349c0:	str	x0, [sp, #216]
  4349c4:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349c8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349cc:	str	x0, [sp, #208]
  4349d0:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349d4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349d8:	mov	x27, x0
  4349dc:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349e4:	mov	x28, x0
  4349e8:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349ec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349f0:	str	x0, [sp, #112]
  4349f4:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  4349f8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4349fc:	str	x0, [sp, #160]
  434a00:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a08:	str	x0, [sp, #128]
  434a0c:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a10:	cbz	x21, 434b58 <ASN1_generate_nconf@plt+0x161e8>
  434a14:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a18:	mov	x1, x0
  434a1c:	mov	x0, x21
  434a20:	bl	41cf70 <OPENSSL_sk_push@plt>
  434a24:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a28:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a2c:	str	x0, [sp, #144]
  434a30:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a34:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a38:	str	x0, [sp, #168]
  434a3c:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a40:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a44:	str	x0, [sp, #136]
  434a48:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a4c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a50:	str	x0, [sp, #152]
  434a54:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a58:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a5c:	mov	x1, x0
  434a60:	add	x0, sp, #0xfc
  434a64:	bl	433bc0 <ASN1_generate_nconf@plt+0x15250>
  434a68:	cbnz	w0, 434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a6c:	b	4348a8 <ASN1_generate_nconf@plt+0x15f38>
  434a70:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a74:	mov	x1, x0
  434a78:	add	x0, sp, #0xf8
  434a7c:	bl	433bc0 <ASN1_generate_nconf@plt+0x15250>
  434a80:	cbnz	w0, 434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a84:	b	4348a8 <ASN1_generate_nconf@plt+0x15f38>
  434a88:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  434a8c:	str	x0, [sp, #192]
  434a90:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a94:	str	xzr, [sp, #272]
  434a98:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434a9c:	mov	w0, #0x1                   	// #1
  434aa0:	str	w0, [sp, #200]
  434aa4:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434aa8:	mov	w26, #0xffffffff            	// #-1
  434aac:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ab0:	mov	w26, #0x1                   	// #1
  434ab4:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ab8:	mov	w26, #0x800                 	// #2048
  434abc:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ac0:	mov	w0, #0x1                   	// #1
  434ac4:	str	w0, [sp, #184]
  434ac8:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434acc:	mov	w20, #0x1                   	// #1
  434ad0:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ad4:	mov	w0, #0x92                  	// #146
  434ad8:	str	w0, [sp, #248]
  434adc:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ae0:	str	wzr, [sp, #188]
  434ae4:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434ae8:	mov	w0, #0x1                   	// #1
  434aec:	str	w0, [sp, #176]
  434af0:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434af4:	mov	w0, #0x1                   	// #1
  434af8:	str	w0, [sp, #180]
  434afc:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b00:	orr	w25, w25, #0x4
  434b04:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b08:	orr	w25, w25, #0x3
  434b0c:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b10:	orr	w25, w25, #0x10
  434b14:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b18:	orr	w25, w25, #0x8
  434b1c:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b20:	orr	w25, w25, #0x2
  434b24:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b28:	orr	w25, w25, #0x1
  434b2c:	b	434664 <ASN1_generate_nconf@plt+0x15cf4>
  434b30:	mov	x0, x24
  434b34:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434b38:	mov	x27, #0x0                   	// #0
  434b3c:	add	x26, x26, #0x8c8
  434b40:	mov	x24, #0x0                   	// #0
  434b44:	mov	x19, #0x0                   	// #0
  434b48:	mov	x23, #0x0                   	// #0
  434b4c:	mov	w20, #0x0                   	// #0
  434b50:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  434b54:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434b58:	bl	41b100 <OPENSSL_sk_new_null@plt>
  434b5c:	mov	x21, x0
  434b60:	cbnz	x0, 434a14 <ASN1_generate_nconf@plt+0x160a4>
  434b64:	b	434970 <ASN1_generate_nconf@plt+0x16000>
  434b68:	mov	x1, x28
  434b6c:	mov	x0, x27
  434b70:	add	x3, sp, #0x108
  434b74:	add	x2, sp, #0x100
  434b78:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  434b7c:	cbz	w0, 434cb0 <ASN1_generate_nconf@plt+0x16340>
  434b80:	ldr	x23, [sp, #256]
  434b84:	b	4346d8 <ASN1_generate_nconf@plt+0x15d68>
  434b88:	ldr	x0, [sp, #112]
  434b8c:	mov	x1, x28
  434b90:	add	x3, sp, #0x108
  434b94:	add	x2, sp, #0x100
  434b98:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  434b9c:	cbz	w0, 434cb0 <ASN1_generate_nconf@plt+0x16340>
  434ba0:	cbz	w20, 434b80 <ASN1_generate_nconf@plt+0x16210>
  434ba4:	ldr	x23, [sp, #264]
  434ba8:	b	4346d8 <ASN1_generate_nconf@plt+0x15d68>
  434bac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434bb0:	ldr	x0, [x0, #56]
  434bb4:	cbz	w20, 434ea0 <ASN1_generate_nconf@plt+0x16530>
  434bb8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434bbc:	add	x1, x1, #0x9c8
  434bc0:	mov	x27, #0x0                   	// #0
  434bc4:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434bc8:	mov	x24, #0x0                   	// #0
  434bcc:	add	x26, x26, #0x8c8
  434bd0:	mov	x19, #0x0                   	// #0
  434bd4:	mov	x23, #0x0                   	// #0
  434bd8:	bl	419740 <BIO_printf@plt>
  434bdc:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434be0:	cbnz	w27, 434eb4 <ASN1_generate_nconf@plt+0x16544>
  434be4:	ldr	w27, [sp, #180]
  434be8:	ldr	x0, [sp, #152]
  434bec:	mov	x4, x22
  434bf0:	ldr	x3, [sp, #256]
  434bf4:	cmp	x0, #0x0
  434bf8:	ldr	x1, [sp, #128]
  434bfc:	adrp	x5, 46f000 <ASN1_generate_nconf@plt+0x50690>
  434c00:	mov	w2, #0x1                   	// #1
  434c04:	add	x5, x5, #0x590
  434c08:	csel	x0, x0, x1, ne  // ne = any
  434c0c:	mov	w1, #0x8005                	// #32773
  434c10:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  434c14:	str	x0, [sp, #112]
  434c18:	cbz	x0, 434ce8 <ASN1_generate_nconf@plt+0x16378>
  434c1c:	cbz	w24, 434cfc <ASN1_generate_nconf@plt+0x1638c>
  434c20:	mov	x25, #0x0                   	// #0
  434c24:	ldr	x0, [sp, #136]
  434c28:	cbz	x0, 434c48 <ASN1_generate_nconf@plt+0x162d8>
  434c2c:	adrp	x4, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434c30:	add	x1, sp, #0x130
  434c34:	add	x4, x4, #0xab0
  434c38:	mov	x3, #0x0                   	// #0
  434c3c:	mov	w2, #0x8005                	// #32773
  434c40:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  434c44:	cbz	w0, 434cf0 <ASN1_generate_nconf@plt+0x16380>
  434c48:	cbz	w27, 434744 <ASN1_generate_nconf@plt+0x15dd4>
  434c4c:	ldp	x1, x0, [sp, #208]
  434c50:	ldr	w2, [sp, #204]
  434c54:	ldr	w3, [sp, #232]
  434c58:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  434c5c:	mov	x24, x0
  434c60:	cbz	x0, 4350a4 <ASN1_generate_nconf@plt+0x16734>
  434c64:	bl	41d400 <X509_STORE_CTX_new@plt>
  434c68:	mov	x28, x0
  434c6c:	cbz	x0, 435184 <ASN1_generate_nconf@plt+0x16814>
  434c70:	mov	x2, x25
  434c74:	mov	x1, x24
  434c78:	mov	x3, #0x0                   	// #0
  434c7c:	bl	41d490 <X509_STORE_CTX_init@plt>
  434c80:	cbnz	w0, 43521c <ASN1_generate_nconf@plt+0x168ac>
  434c84:	mov	x0, x28
  434c88:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  434c8c:	mov	x0, x24
  434c90:	bl	41dbd0 <X509_STORE_free@plt>
  434c94:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434c98:	mov	w20, w27
  434c9c:	mov	x24, #0x0                   	// #0
  434ca0:	mov	x27, #0x0                   	// #0
  434ca4:	ldr	x0, [x0, #56]
  434ca8:	bl	41e7f0 <ERR_print_errors@plt>
  434cac:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  434cb0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434cb4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  434cb8:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434cbc:	add	x1, x1, #0x7c8
  434cc0:	ldr	x0, [x0, #56]
  434cc4:	add	x26, x26, #0x8c8
  434cc8:	mov	x27, #0x0                   	// #0
  434ccc:	mov	x24, #0x0                   	// #0
  434cd0:	mov	x19, #0x0                   	// #0
  434cd4:	mov	x23, #0x0                   	// #0
  434cd8:	mov	w20, #0x1                   	// #1
  434cdc:	bl	419740 <BIO_printf@plt>
  434ce0:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434ce4:	mov	w20, w27
  434ce8:	mov	x25, #0x0                   	// #0
  434cec:	str	xzr, [sp, #112]
  434cf0:	mov	x27, #0x0                   	// #0
  434cf4:	mov	x24, #0x0                   	// #0
  434cf8:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  434cfc:	ldr	x0, [sp, #128]
  434d00:	adrp	x4, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  434d04:	add	x1, sp, #0x130
  434d08:	add	x4, x4, #0x8c0
  434d0c:	mov	x3, #0x0                   	// #0
  434d10:	mov	w2, #0x8005                	// #32773
  434d14:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  434d18:	cbz	w0, 435354 <ASN1_generate_nconf@plt+0x169e4>
  434d1c:	ldr	x28, [sp, #112]
  434d20:	b	434d44 <ASN1_generate_nconf@plt+0x163d4>
  434d24:	ldr	x0, [sp, #304]
  434d28:	mov	w1, w24
  434d2c:	bl	419630 <OPENSSL_sk_value@plt>
  434d30:	mov	x25, x0
  434d34:	mov	x1, x28
  434d38:	bl	41cac0 <X509_check_private_key@plt>
  434d3c:	cbnz	w0, 434f84 <ASN1_generate_nconf@plt+0x16614>
  434d40:	add	w24, w24, #0x1
  434d44:	ldr	x0, [sp, #304]
  434d48:	bl	41dfd0 <OPENSSL_sk_num@plt>
  434d4c:	cmp	w24, w0
  434d50:	b.lt	434d24 <ASN1_generate_nconf@plt+0x163b4>  // b.tstop
  434d54:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434d58:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434d5c:	mov	x25, #0x0                   	// #0
  434d60:	add	x1, x1, #0xa88
  434d64:	ldr	x0, [x0, #56]
  434d68:	mov	x27, #0x0                   	// #0
  434d6c:	mov	x24, #0x0                   	// #0
  434d70:	bl	419740 <BIO_printf@plt>
  434d74:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  434d78:	ldr	w0, [sp, #176]
  434d7c:	add	x24, sp, #0x940
  434d80:	cbz	w0, 434da0 <ASN1_generate_nconf@plt+0x16430>
  434d84:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434d88:	mov	x0, x24
  434d8c:	add	x2, x2, #0xa48
  434d90:	mov	w3, w20
  434d94:	mov	w1, #0x800                 	// #2048
  434d98:	bl	41a640 <EVP_read_pw_string@plt>
  434d9c:	cbnz	w0, 434fe0 <ASN1_generate_nconf@plt+0x16670>
  434da0:	add	x0, sp, #0x140
  434da4:	mov	x23, x24
  434da8:	str	x0, [sp, #224]
  434dac:	str	wzr, [sp, #236]
  434db0:	b	4346f0 <ASN1_generate_nconf@plt+0x15d80>
  434db4:	ldr	x0, [sp, #128]
  434db8:	mov	w2, #0x6                   	// #6
  434dbc:	mov	w1, #0x72                  	// #114
  434dc0:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  434dc4:	mov	x19, x0
  434dc8:	cbz	x0, 434ee0 <ASN1_generate_nconf@plt+0x16570>
  434dcc:	ldr	x0, [sp, #160]
  434dd0:	mov	w2, #0x1                   	// #1
  434dd4:	mov	w1, #0x8005                	// #32773
  434dd8:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  434ddc:	mov	x24, x0
  434de0:	cbz	x0, 435024 <ASN1_generate_nconf@plt+0x166b4>
  434de4:	mov	x0, x19
  434de8:	mov	x1, #0x0                   	// #0
  434dec:	bl	41e560 <d2i_PKCS12_bio@plt>
  434df0:	mov	x27, x0
  434df4:	cbz	x0, 435308 <ASN1_generate_nconf@plt+0x16998>
  434df8:	ldr	w0, [sp, #236]
  434dfc:	cbz	w0, 435060 <ASN1_generate_nconf@plt+0x166f0>
  434e00:	ldr	w0, [sp, #176]
  434e04:	cbz	w0, 434e8c <ASN1_generate_nconf@plt+0x1651c>
  434e08:	tbnz	w25, #2, 4350c0 <ASN1_generate_nconf@plt+0x16750>
  434e0c:	ldr	w0, [sp, #188]
  434e10:	cbz	w0, 4350b0 <ASN1_generate_nconf@plt+0x16740>
  434e14:	ldrb	w0, [x23]
  434e18:	cbnz	w0, 43503c <ASN1_generate_nconf@plt+0x166cc>
  434e1c:	mov	x0, x27
  434e20:	mov	w2, #0x0                   	// #0
  434e24:	mov	x1, #0x0                   	// #0
  434e28:	bl	41c8b0 <PKCS12_verify_mac@plt>
  434e2c:	cbz	w0, 43503c <ASN1_generate_nconf@plt+0x166cc>
  434e30:	ldr	w0, [sp, #176]
  434e34:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434e38:	mov	x23, #0x0                   	// #0
  434e3c:	add	x26, x26, #0x8c8
  434e40:	cbnz	w0, 434e48 <ASN1_generate_nconf@plt+0x164d8>
  434e44:	str	xzr, [sp, #224]
  434e48:	ldp	x5, x6, [sp, #264]
  434e4c:	mov	w4, w25
  434e50:	ldr	x2, [sp, #224]
  434e54:	mov	x1, x27
  434e58:	mov	x0, x24
  434e5c:	mov	w3, #0xffffffff            	// #-1
  434e60:	bl	4343a8 <ASN1_generate_nconf@plt+0x15a38>
  434e64:	cbnz	w0, 4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434e68:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434e6c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434e70:	add	x1, x1, #0xbb8
  434e74:	mov	w20, #0x1                   	// #1
  434e78:	ldr	x0, [x25, #56]
  434e7c:	bl	419740 <BIO_printf@plt>
  434e80:	ldr	x0, [x25, #56]
  434e84:	bl	41e7f0 <ERR_print_errors@plt>
  434e88:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434e8c:	add	x1, sp, #0x140
  434e90:	add	x0, sp, #0x940
  434e94:	mov	x2, #0x800                 	// #2048
  434e98:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  434e9c:	b	434e08 <ASN1_generate_nconf@plt+0x16498>
  434ea0:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434ea4:	ldr	w20, [sp, #176]
  434ea8:	add	x1, x1, #0xa08
  434eac:	mov	x27, #0x0                   	// #0
  434eb0:	b	434bc4 <ASN1_generate_nconf@plt+0x16254>
  434eb4:	ldr	x0, [sp, #128]
  434eb8:	adrp	x4, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  434ebc:	add	x1, sp, #0x130
  434ec0:	add	x4, x4, #0x8c0
  434ec4:	mov	x3, #0x0                   	// #0
  434ec8:	mov	w2, #0x8005                	// #32773
  434ecc:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  434ed0:	cbz	w0, 434ce8 <ASN1_generate_nconf@plt+0x16378>
  434ed4:	ldr	w27, [sp, #180]
  434ed8:	str	xzr, [sp, #112]
  434edc:	b	434c20 <ASN1_generate_nconf@plt+0x162b0>
  434ee0:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434ee4:	mov	x27, #0x0                   	// #0
  434ee8:	add	x26, x26, #0x8c8
  434eec:	mov	x24, #0x0                   	// #0
  434ef0:	mov	x23, #0x0                   	// #0
  434ef4:	mov	w20, #0x1                   	// #1
  434ef8:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  434efc:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434f00:	add	x0, sp, #0x140
  434f04:	add	x2, x2, #0xaf0
  434f08:	mov	w3, #0x1                   	// #1
  434f0c:	mov	w1, #0x800                 	// #2048
  434f10:	bl	41a640 <EVP_read_pw_string@plt>
  434f14:	cbz	w0, 4347c0 <ASN1_generate_nconf@plt+0x15e50>
  434f18:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434f1c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434f20:	mov	x27, #0x0                   	// #0
  434f24:	add	x1, x1, #0xa60
  434f28:	ldr	x0, [x0, #56]
  434f2c:	mov	x24, #0x0                   	// #0
  434f30:	bl	419740 <BIO_printf@plt>
  434f34:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  434f38:	ldr	x0, [sp, #112]
  434f3c:	mov	w4, #0xffffffff            	// #-1
  434f40:	mov	x3, #0x0                   	// #0
  434f44:	mov	w2, #0x0                   	// #0
  434f48:	mov	w1, #0x358                 	// #856
  434f4c:	bl	41cdf0 <EVP_PKEY_add1_attr_by_NID@plt>
  434f50:	b	4347b8 <ASN1_generate_nconf@plt+0x15e48>
  434f54:	ldr	x0, [sp, #112]
  434f58:	mov	w4, #0xffffffff            	// #-1
  434f5c:	ldr	x3, [sp, #144]
  434f60:	mov	w2, #0x1001                	// #4097
  434f64:	mov	w1, #0x1a1                 	// #417
  434f68:	bl	41cdf0 <EVP_PKEY_add1_attr_by_NID@plt>
  434f6c:	b	4347b0 <ASN1_generate_nconf@plt+0x15e40>
  434f70:	add	x1, sp, #0x140
  434f74:	add	x0, sp, #0x940
  434f78:	mov	x2, #0x800                 	// #2048
  434f7c:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  434f80:	b	4347c8 <ASN1_generate_nconf@plt+0x15e58>
  434f84:	mov	w2, #0x0                   	// #0
  434f88:	mov	x1, #0x0                   	// #0
  434f8c:	mov	x0, x25
  434f90:	bl	41bfb0 <X509_keyid_set1@plt>
  434f94:	mov	x1, #0x0                   	// #0
  434f98:	mov	x0, x25
  434f9c:	mov	w2, #0x0                   	// #0
  434fa0:	bl	41cfe0 <X509_alias_set1@plt>
  434fa4:	ldr	x0, [sp, #304]
  434fa8:	mov	w1, w24
  434fac:	bl	41cbe0 <OPENSSL_sk_delete@plt>
  434fb0:	cbnz	x25, 434c24 <ASN1_generate_nconf@plt+0x162b4>
  434fb4:	b	434d54 <ASN1_generate_nconf@plt+0x163e4>
  434fb8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434fbc:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434fc0:	mov	x25, #0x0                   	// #0
  434fc4:	add	x1, x1, #0xa78
  434fc8:	ldr	x0, [x0, #56]
  434fcc:	mov	x27, #0x0                   	// #0
  434fd0:	mov	x24, #0x0                   	// #0
  434fd4:	str	xzr, [sp, #112]
  434fd8:	bl	419740 <BIO_printf@plt>
  434fdc:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  434fe0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  434fe4:	ldr	w20, [sp, #176]
  434fe8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  434fec:	mov	x27, #0x0                   	// #0
  434ff0:	ldr	x0, [x0, #56]
  434ff4:	add	x1, x1, #0xa60
  434ff8:	mov	x24, #0x0                   	// #0
  434ffc:	mov	x19, #0x0                   	// #0
  435000:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435004:	add	x26, x26, #0x8c8
  435008:	bl	419740 <BIO_printf@plt>
  43500c:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  435010:	mov	x25, #0x0                   	// #0
  435014:	mov	w24, #0x0                   	// #0
  435018:	str	xzr, [sp, #112]
  43501c:	str	wzr, [sp, #128]
  435020:	b	434768 <ASN1_generate_nconf@plt+0x15df8>
  435024:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435028:	mov	x27, #0x0                   	// #0
  43502c:	add	x26, x26, #0x8c8
  435030:	mov	x23, #0x0                   	// #0
  435034:	mov	w20, #0x1                   	// #1
  435038:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  43503c:	mov	x1, x23
  435040:	mov	x0, x27
  435044:	mov	w2, #0xffffffff            	// #-1
  435048:	bl	41c8b0 <PKCS12_verify_mac@plt>
  43504c:	cbz	w0, 435194 <ASN1_generate_nconf@plt+0x16824>
  435050:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435054:	mov	x23, #0x0                   	// #0
  435058:	add	x26, x26, #0x8c8
  43505c:	b	434e48 <ASN1_generate_nconf@plt+0x164d8>
  435060:	adrp	x2, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435064:	add	x0, sp, #0x140
  435068:	add	x2, x2, #0xb08
  43506c:	mov	w3, #0x0                   	// #0
  435070:	mov	w1, #0x800                 	// #2048
  435074:	bl	41a640 <EVP_read_pw_string@plt>
  435078:	cbz	w0, 434e00 <ASN1_generate_nconf@plt+0x16490>
  43507c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435080:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435084:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435088:	add	x1, x1, #0xa60
  43508c:	ldr	x0, [x0, #56]
  435090:	add	x26, x26, #0x8c8
  435094:	mov	x23, #0x0                   	// #0
  435098:	mov	w20, #0x1                   	// #1
  43509c:	bl	419740 <BIO_printf@plt>
  4350a0:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  4350a4:	mov	w20, w27
  4350a8:	mov	x27, #0x0                   	// #0
  4350ac:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  4350b0:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4350b4:	mov	x23, #0x0                   	// #0
  4350b8:	add	x26, x26, #0x8c8
  4350bc:	b	434e48 <ASN1_generate_nconf@plt+0x164d8>
  4350c0:	mov	x0, x27
  4350c4:	bl	419d80 <PKCS12_mac_present@plt>
  4350c8:	cbz	w0, 434e0c <ASN1_generate_nconf@plt+0x1649c>
  4350cc:	mov	x4, x27
  4350d0:	add	x3, sp, #0x118
  4350d4:	add	x2, sp, #0x138
  4350d8:	add	x1, sp, #0x120
  4350dc:	add	x0, sp, #0x130
  4350e0:	bl	41d6c0 <PKCS12_get0_mac@plt>
  4350e4:	ldr	x3, [sp, #288]
  4350e8:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4350ec:	mov	x2, #0x0                   	// #0
  4350f0:	add	x0, sp, #0x128
  4350f4:	mov	x1, #0x0                   	// #0
  4350f8:	bl	41a900 <X509_ALGOR_get0@plt>
  4350fc:	ldr	x0, [x26, #56]
  435100:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435104:	add	x1, x1, #0xb20
  435108:	bl	41a980 <BIO_puts@plt>
  43510c:	ldr	x0, [x26, #56]
  435110:	ldr	x1, [sp, #296]
  435114:	bl	41a820 <i2a_ASN1_OBJECT@plt>
  435118:	ldr	x0, [sp, #280]
  43511c:	mov	x2, #0x1                   	// #1
  435120:	ldr	x28, [x26, #56]
  435124:	cbz	x0, 435130 <ASN1_generate_nconf@plt+0x167c0>
  435128:	bl	41bd70 <ASN1_INTEGER_get@plt>
  43512c:	mov	x2, x0
  435130:	mov	x0, x28
  435134:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435138:	add	x1, x1, #0xb28
  43513c:	bl	419740 <BIO_printf@plt>
  435140:	ldr	x0, [sp, #304]
  435144:	mov	x28, #0x0                   	// #0
  435148:	ldr	x26, [x26, #56]
  43514c:	cbz	x0, 435158 <ASN1_generate_nconf@plt+0x167e8>
  435150:	bl	41e8b0 <ASN1_STRING_length@plt>
  435154:	sxtw	x28, w0
  435158:	ldr	x0, [sp, #312]
  43515c:	mov	x3, #0x0                   	// #0
  435160:	cbz	x0, 43516c <ASN1_generate_nconf@plt+0x167fc>
  435164:	bl	41e8b0 <ASN1_STRING_length@plt>
  435168:	sxtw	x3, w0
  43516c:	mov	x2, x28
  435170:	mov	x0, x26
  435174:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435178:	add	x1, x1, #0xb40
  43517c:	bl	419740 <BIO_printf@plt>
  435180:	b	434e0c <ASN1_generate_nconf@plt+0x1649c>
  435184:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  435188:	mov	x0, x24
  43518c:	bl	41dbd0 <X509_STORE_free@plt>
  435190:	b	434c94 <ASN1_generate_nconf@plt+0x16324>
  435194:	mov	x0, x23
  435198:	add	x3, sp, #0x138
  43519c:	mov	x2, #0x0                   	// #0
  4351a0:	mov	w1, #0xffffffff            	// #-1
  4351a4:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4351a8:	bl	41de50 <OPENSSL_asc2uni@plt>
  4351ac:	add	x26, x26, #0x8c8
  4351b0:	mov	x28, x0
  4351b4:	cbz	x0, 435348 <ASN1_generate_nconf@plt+0x169d8>
  4351b8:	ldr	w1, [sp, #312]
  4351bc:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4351c0:	add	x26, x26, #0x8c8
  4351c4:	bl	41d0d0 <OPENSSL_uni2utf8@plt>
  4351c8:	mov	x23, x0
  4351cc:	mov	x1, x26
  4351d0:	mov	x0, x28
  4351d4:	mov	w2, #0x237                 	// #567
  4351d8:	bl	41b1e0 <CRYPTO_free@plt>
  4351dc:	mov	x1, x23
  4351e0:	mov	x0, x27
  4351e4:	mov	w2, #0xffffffff            	// #-1
  4351e8:	bl	41c8b0 <PKCS12_verify_mac@plt>
  4351ec:	cbz	w0, 435328 <ASN1_generate_nconf@plt+0x169b8>
  4351f0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4351f4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4351f8:	add	x1, x1, #0xb90
  4351fc:	ldr	x0, [x0, #56]
  435200:	bl	419740 <BIO_printf@plt>
  435204:	ldr	w0, [sp, #176]
  435208:	cmp	w0, #0x0
  43520c:	ldr	x0, [sp, #224]
  435210:	csel	x0, x0, x23, ne  // ne = any
  435214:	str	x0, [sp, #224]
  435218:	b	434e48 <ASN1_generate_nconf@plt+0x164d8>
  43521c:	mov	x0, x28
  435220:	bl	419760 <X509_verify_cert@plt>
  435224:	cmp	w0, #0x0
  435228:	mov	x0, x28
  43522c:	b.le	4352b0 <ASN1_generate_nconf@plt+0x16940>
  435230:	bl	41bcc0 <X509_STORE_CTX_get1_chain@plt>
  435234:	mov	x1, x0
  435238:	mov	x0, x28
  43523c:	mov	x28, x1
  435240:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  435244:	mov	x0, x24
  435248:	bl	41dbd0 <X509_STORE_free@plt>
  43524c:	b	435270 <ASN1_generate_nconf@plt+0x16900>
  435250:	ldr	x24, [sp, #304]
  435254:	mov	w1, w27
  435258:	mov	x0, x28
  43525c:	bl	419630 <OPENSSL_sk_value@plt>
  435260:	add	w27, w27, #0x1
  435264:	mov	x1, x0
  435268:	mov	x0, x24
  43526c:	bl	41cf70 <OPENSSL_sk_push@plt>
  435270:	mov	x0, x28
  435274:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435278:	cmp	w27, w0
  43527c:	b.lt	435250 <ASN1_generate_nconf@plt+0x168e0>  // b.tstop
  435280:	mov	w1, #0x0                   	// #0
  435284:	mov	x0, x28
  435288:	bl	419630 <OPENSSL_sk_value@plt>
  43528c:	bl	41e260 <X509_free@plt>
  435290:	mov	x0, x28
  435294:	bl	41ddd0 <OPENSSL_sk_free@plt>
  435298:	b	434744 <ASN1_generate_nconf@plt+0x15dd4>
  43529c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4352a0:	mov	x24, #0x0                   	// #0
  4352a4:	ldr	x0, [x0, #56]
  4352a8:	bl	41e7f0 <ERR_print_errors@plt>
  4352ac:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  4352b0:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  4352b4:	mov	w19, w0
  4352b8:	mov	x0, x28
  4352bc:	cbz	w19, 435184 <ASN1_generate_nconf@plt+0x16814>
  4352c0:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4352c4:	mov	x0, x24
  4352c8:	bl	41dbd0 <X509_STORE_free@plt>
  4352cc:	cmp	w19, #0x1
  4352d0:	b.eq	434c94 <ASN1_generate_nconf@plt+0x16324>  // b.none
  4352d4:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4352d8:	sxtw	x0, w19
  4352dc:	mov	w20, w27
  4352e0:	mov	x24, #0x0                   	// #0
  4352e4:	ldr	x19, [x1, #56]
  4352e8:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  4352ec:	mov	x27, #0x0                   	// #0
  4352f0:	mov	x2, x0
  4352f4:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  4352f8:	mov	x0, x19
  4352fc:	add	x1, x1, #0xad0
  435300:	bl	419740 <BIO_printf@plt>
  435304:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  435308:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43530c:	adrp	x26, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435310:	mov	x23, #0x0                   	// #0
  435314:	add	x26, x26, #0x8c8
  435318:	ldr	x0, [x0, #56]
  43531c:	mov	w20, #0x1                   	// #1
  435320:	bl	41e7f0 <ERR_print_errors@plt>
  435324:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  435328:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43532c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435330:	add	x1, x1, #0xb68
  435334:	mov	x28, x23
  435338:	ldr	x0, [x20, #56]
  43533c:	bl	419740 <BIO_printf@plt>
  435340:	ldr	x0, [x20, #56]
  435344:	bl	41e7f0 <ERR_print_errors@plt>
  435348:	ldr	w20, [sp, #188]
  43534c:	mov	x23, x28
  435350:	b	4348dc <ASN1_generate_nconf@plt+0x15f6c>
  435354:	mov	x25, #0x0                   	// #0
  435358:	mov	x27, #0x0                   	// #0
  43535c:	mov	x24, #0x0                   	// #0
  435360:	b	43485c <ASN1_generate_nconf@plt+0x15eec>
  435364:	nop
  435368:	cmp	w2, #0x0
  43536c:	b.le	4353c8 <ASN1_generate_nconf@plt+0x16a58>
  435370:	stp	x29, x30, [sp, #-48]!
  435374:	sub	w2, w2, #0x1
  435378:	mov	x29, sp
  43537c:	stp	x21, x22, [sp, #32]
  435380:	add	x22, x1, #0x1
  435384:	adrp	x21, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  435388:	add	x22, x22, x2
  43538c:	add	x21, x21, #0x8d8
  435390:	stp	x19, x20, [sp, #16]
  435394:	mov	x20, x0
  435398:	mov	x19, x1
  43539c:	nop
  4353a0:	ldrb	w2, [x19], #1
  4353a4:	mov	x1, x21
  4353a8:	mov	x0, x20
  4353ac:	bl	419740 <BIO_printf@plt>
  4353b0:	cmp	x19, x22
  4353b4:	b.ne	4353a0 <ASN1_generate_nconf@plt+0x16a30>  // b.any
  4353b8:	ldp	x19, x20, [sp, #16]
  4353bc:	ldp	x21, x22, [sp, #32]
  4353c0:	ldp	x29, x30, [sp], #48
  4353c4:	ret
  4353c8:	ret
  4353cc:	nop
  4353d0:	stp	x29, x30, [sp, #-128]!
  4353d4:	mov	w3, #0x8005                	// #32773
  4353d8:	mov	x29, sp
  4353dc:	stp	x21, x22, [sp, #32]
  4353e0:	adrp	x22, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4353e4:	add	x22, x22, #0x5e0
  4353e8:	mov	x2, x22
  4353ec:	stp	x19, x20, [sp, #16]
  4353f0:	mov	w21, #0x0                   	// #0
  4353f4:	stp	x23, x24, [sp, #48]
  4353f8:	mov	w19, #0x0                   	// #0
  4353fc:	mov	w24, #0x0                   	// #0
  435400:	stp	x25, x26, [sp, #64]
  435404:	mov	w20, #0x1                   	// #1
  435408:	mov	x26, #0x0                   	// #0
  43540c:	stp	x27, x28, [sp, #80]
  435410:	mov	x25, #0x0                   	// #0
  435414:	mov	w28, #0x0                   	// #0
  435418:	stp	w3, w3, [sp, #120]
  43541c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  435420:	mov	x23, x0
  435424:	mov	x27, #0x0                   	// #0
  435428:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43542c:	cbz	w0, 435460 <ASN1_generate_nconf@plt+0x16af0>
  435430:	cmp	w0, #0x5
  435434:	b.eq	435614 <ASN1_generate_nconf@plt+0x16ca4>  // b.none
  435438:	b.gt	435548 <ASN1_generate_nconf@plt+0x16bd8>
  43543c:	cmp	w0, #0x2
  435440:	b.eq	4355d0 <ASN1_generate_nconf@plt+0x16c60>  // b.none
  435444:	b.le	435578 <ASN1_generate_nconf@plt+0x16c08>
  435448:	cmp	w0, #0x3
  43544c:	b.eq	435620 <ASN1_generate_nconf@plt+0x16cb0>  // b.none
  435450:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435454:	mov	x26, x0
  435458:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43545c:	cbnz	w0, 435430 <ASN1_generate_nconf@plt+0x16ac0>
  435460:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  435464:	cbnz	w0, 4355e8 <ASN1_generate_nconf@plt+0x16c78>
  435468:	ldr	w2, [sp, #120]
  43546c:	mov	x0, x26
  435470:	mov	w1, #0x72                  	// #114
  435474:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  435478:	mov	x22, x0
  43547c:	cbz	x0, 43564c <ASN1_generate_nconf@plt+0x16cdc>
  435480:	ldr	w1, [sp, #120]
  435484:	cmp	w1, #0x4
  435488:	b.eq	43565c <ASN1_generate_nconf@plt+0x16cec>  // b.none
  43548c:	mov	x3, #0x0                   	// #0
  435490:	mov	x2, #0x0                   	// #0
  435494:	mov	x1, #0x0                   	// #0
  435498:	bl	41af40 <PEM_read_bio_PKCS7@plt>
  43549c:	mov	x23, x0
  4354a0:	cbz	x23, 43566c <ASN1_generate_nconf@plt+0x16cfc>
  4354a4:	ldr	w2, [sp, #124]
  4354a8:	mov	x0, x27
  4354ac:	mov	w1, #0x77                  	// #119
  4354b0:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4354b4:	mov	x20, x0
  4354b8:	cbz	x0, 435694 <ASN1_generate_nconf@plt+0x16d24>
  4354bc:	cbnz	w28, 435638 <ASN1_generate_nconf@plt+0x16cc8>
  4354c0:	cbnz	w21, 43569c <ASN1_generate_nconf@plt+0x16d2c>
  4354c4:	cbnz	w24, 435508 <ASN1_generate_nconf@plt+0x16b98>
  4354c8:	ldr	w0, [sp, #124]
  4354cc:	mov	x1, x23
  4354d0:	cmp	w0, #0x4
  4354d4:	mov	x0, x20
  4354d8:	b.eq	435744 <ASN1_generate_nconf@plt+0x16dd4>  // b.none
  4354dc:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  4354e0:	mov	w21, #0x0                   	// #0
  4354e4:	cbnz	w0, 435508 <ASN1_generate_nconf@plt+0x16b98>
  4354e8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4354ec:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4354f0:	add	x1, x1, #0x5f0
  4354f4:	mov	w21, #0x1                   	// #1
  4354f8:	ldr	x0, [x19, #56]
  4354fc:	bl	419740 <BIO_printf@plt>
  435500:	ldr	x0, [x19, #56]
  435504:	bl	41e7f0 <ERR_print_errors@plt>
  435508:	mov	x0, x23
  43550c:	bl	41dd20 <PKCS7_free@plt>
  435510:	mov	x0, x25
  435514:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  435518:	mov	x0, x22
  43551c:	bl	41df00 <BIO_free@plt>
  435520:	mov	x0, x20
  435524:	bl	41ce30 <BIO_free_all@plt>
  435528:	mov	w0, w21
  43552c:	ldp	x19, x20, [sp, #16]
  435530:	ldp	x21, x22, [sp, #32]
  435534:	ldp	x23, x24, [sp, #48]
  435538:	ldp	x25, x26, [sp, #64]
  43553c:	ldp	x27, x28, [sp, #80]
  435540:	ldp	x29, x30, [sp], #128
  435544:	ret
  435548:	cmp	w0, #0x8
  43554c:	b.eq	4355c8 <ASN1_generate_nconf@plt+0x16c58>  // b.none
  435550:	b.le	4355a4 <ASN1_generate_nconf@plt+0x16c34>
  435554:	cmp	w0, #0x9
  435558:	b.eq	4355b8 <ASN1_generate_nconf@plt+0x16c48>  // b.none
  43555c:	cmp	w0, #0xa
  435560:	b.ne	435428 <ASN1_generate_nconf@plt+0x16ab8>  // b.any
  435564:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435568:	mov	w1, #0x0                   	// #0
  43556c:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  435570:	mov	x25, x0
  435574:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  435578:	cmn	w0, #0x1
  43557c:	b.eq	4355e8 <ASN1_generate_nconf@plt+0x16c78>  // b.none
  435580:	cmp	w0, #0x1
  435584:	b.ne	435428 <ASN1_generate_nconf@plt+0x16ab8>  // b.any
  435588:	mov	x0, x22
  43558c:	mov	w21, #0x0                   	// #0
  435590:	mov	x20, #0x0                   	// #0
  435594:	mov	x22, #0x0                   	// #0
  435598:	mov	x23, #0x0                   	// #0
  43559c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4355a0:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  4355a4:	cmp	w0, #0x6
  4355a8:	b.eq	4355c0 <ASN1_generate_nconf@plt+0x16c50>  // b.none
  4355ac:	cmp	w0, #0x7
  4355b0:	csel	w19, w19, w20, ne  // ne = any
  4355b4:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  4355b8:	mov	w21, #0x1                   	// #1
  4355bc:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  4355c0:	mov	w24, #0x1                   	// #1
  4355c4:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  4355c8:	mov	w28, #0x1                   	// #1
  4355cc:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  4355d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4355d4:	add	x2, sp, #0x78
  4355d8:	mov	x1, #0x2                   	// #2
  4355dc:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4355e0:	cbnz	w0, 435428 <ASN1_generate_nconf@plt+0x16ab8>
  4355e4:	nop
  4355e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4355ec:	mov	x2, x23
  4355f0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4355f4:	mov	w21, #0x1                   	// #1
  4355f8:	ldr	x0, [x0, #56]
  4355fc:	add	x1, x1, #0xd68
  435600:	mov	x20, #0x0                   	// #0
  435604:	mov	x22, #0x0                   	// #0
  435608:	mov	x23, #0x0                   	// #0
  43560c:	bl	419740 <BIO_printf@plt>
  435610:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  435614:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435618:	mov	x27, x0
  43561c:	b	435428 <ASN1_generate_nconf@plt+0x16ab8>
  435620:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435624:	add	x2, sp, #0x7c
  435628:	mov	x1, #0x2                   	// #2
  43562c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  435630:	cbnz	w0, 435428 <ASN1_generate_nconf@plt+0x16ab8>
  435634:	b	4355e8 <ASN1_generate_nconf@plt+0x16c78>
  435638:	mov	x1, x23
  43563c:	mov	x3, #0x0                   	// #0
  435640:	mov	w2, #0x0                   	// #0
  435644:	bl	41e430 <PKCS7_print_ctx@plt>
  435648:	b	4354c0 <ASN1_generate_nconf@plt+0x16b50>
  43564c:	mov	x20, #0x0                   	// #0
  435650:	mov	x23, #0x0                   	// #0
  435654:	mov	w21, #0x1                   	// #1
  435658:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  43565c:	mov	x1, #0x0                   	// #0
  435660:	bl	41b340 <d2i_PKCS7_bio@plt>
  435664:	mov	x23, x0
  435668:	b	4354a0 <ASN1_generate_nconf@plt+0x16b30>
  43566c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435670:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435674:	add	x1, x1, #0x500
  435678:	mov	x20, #0x0                   	// #0
  43567c:	ldr	x0, [x19, #56]
  435680:	mov	w21, #0x1                   	// #1
  435684:	bl	419740 <BIO_printf@plt>
  435688:	ldr	x0, [x19, #56]
  43568c:	bl	41e7f0 <ERR_print_errors@plt>
  435690:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  435694:	mov	w21, #0x1                   	// #1
  435698:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  43569c:	ldr	x0, [x23, #24]
  4356a0:	bl	41a2b0 <OBJ_obj2nid@plt>
  4356a4:	cmp	w0, #0x16
  4356a8:	b.eq	4356b4 <ASN1_generate_nconf@plt+0x16d44>  // b.none
  4356ac:	cmp	w0, #0x18
  4356b0:	b.ne	435730 <ASN1_generate_nconf@plt+0x16dc0>  // b.any
  4356b4:	ldr	x0, [x23, #32]
  4356b8:	mov	w21, #0x0                   	// #0
  4356bc:	cbz	x0, 435508 <ASN1_generate_nconf@plt+0x16b98>
  4356c0:	ldp	x27, x26, [x0, #16]
  4356c4:	adrp	x28, 476000 <ASN1_generate_nconf@plt+0x57690>
  4356c8:	mov	w21, #0x0                   	// #0
  4356cc:	add	x28, x28, #0xa60
  4356d0:	cbnz	x27, 4356f4 <ASN1_generate_nconf@plt+0x16d84>
  4356d4:	b	43574c <ASN1_generate_nconf@plt+0x16ddc>
  4356d8:	bl	41d930 <X509_print@plt>
  4356dc:	ldr	x1, [sp, #104]
  4356e0:	add	w21, w21, #0x1
  4356e4:	cbz	w24, 435738 <ASN1_generate_nconf@plt+0x16dc8>
  4356e8:	mov	x1, x28
  4356ec:	mov	x0, x20
  4356f0:	bl	41a980 <BIO_puts@plt>
  4356f4:	mov	x0, x27
  4356f8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4356fc:	mov	w2, w0
  435700:	mov	w1, w21
  435704:	mov	x0, x27
  435708:	cmp	w21, w2
  43570c:	b.ge	43574c <ASN1_generate_nconf@plt+0x16ddc>  // b.tcont
  435710:	bl	419630 <OPENSSL_sk_value@plt>
  435714:	mov	x1, x0
  435718:	str	x1, [sp, #104]
  43571c:	mov	x0, x20
  435720:	cbnz	w19, 4356d8 <ASN1_generate_nconf@plt+0x16d68>
  435724:	bl	458488 <ASN1_generate_nconf@plt+0x39b18>
  435728:	ldr	x1, [sp, #104]
  43572c:	b	4356e0 <ASN1_generate_nconf@plt+0x16d70>
  435730:	mov	w21, #0x0                   	// #0
  435734:	b	435508 <ASN1_generate_nconf@plt+0x16b98>
  435738:	mov	x0, x20
  43573c:	bl	41ab80 <PEM_write_bio_X509@plt>
  435740:	b	4356e8 <ASN1_generate_nconf@plt+0x16d78>
  435744:	bl	41dca0 <i2d_PKCS7_bio@plt>
  435748:	b	4354e0 <ASN1_generate_nconf@plt+0x16b70>
  43574c:	mov	w19, #0x0                   	// #0
  435750:	cbz	x26, 435730 <ASN1_generate_nconf@plt+0x16dc0>
  435754:	adrp	x27, 476000 <ASN1_generate_nconf@plt+0x57690>
  435758:	add	x27, x27, #0xa60
  43575c:	b	43576c <ASN1_generate_nconf@plt+0x16dfc>
  435760:	mov	x1, x27
  435764:	mov	x0, x20
  435768:	bl	41a980 <BIO_puts@plt>
  43576c:	mov	x0, x26
  435770:	bl	41dfd0 <OPENSSL_sk_num@plt>
  435774:	mov	w2, w0
  435778:	mov	w1, w19
  43577c:	cmp	w19, w2
  435780:	mov	x0, x26
  435784:	add	w19, w19, #0x1
  435788:	b.ge	435730 <ASN1_generate_nconf@plt+0x16dc0>  // b.tcont
  43578c:	bl	419630 <OPENSSL_sk_value@plt>
  435790:	mov	x21, x0
  435794:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  435798:	mov	x2, x0
  43579c:	mov	x1, x21
  4357a0:	mov	x0, x20
  4357a4:	bl	41d530 <X509_CRL_print_ex@plt>
  4357a8:	cbnz	w24, 435760 <ASN1_generate_nconf@plt+0x16df0>
  4357ac:	mov	x1, x21
  4357b0:	mov	x0, x20
  4357b4:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  4357b8:	b	435760 <ASN1_generate_nconf@plt+0x16df0>
  4357bc:	nop
  4357c0:	sub	sp, sp, #0x4b0
  4357c4:	mov	w3, #0x8005                	// #32773
  4357c8:	mov	w4, #0x800                 	// #2048
  4357cc:	stp	x29, x30, [sp]
  4357d0:	mov	x29, sp
  4357d4:	stp	x21, x22, [sp, #32]
  4357d8:	adrp	x22, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4357dc:	add	x22, x22, #0xa38
  4357e0:	mov	x2, x22
  4357e4:	stp	x19, x20, [sp, #16]
  4357e8:	adrp	x20, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4357ec:	add	x20, x20, #0xa08
  4357f0:	stp	x23, x24, [sp, #48]
  4357f4:	mov	w19, #0x0                   	// #0
  4357f8:	stp	x25, x26, [sp, #64]
  4357fc:	mov	w23, #0xffffffff            	// #-1
  435800:	mov	w21, #0x0                   	// #0
  435804:	stp	x27, x28, [sp, #80]
  435808:	mov	x26, #0x0                   	// #0
  43580c:	mov	x27, #0x0                   	// #0
  435810:	str	xzr, [sp, #96]
  435814:	mov	x28, #0x0                   	// #0
  435818:	str	wzr, [sp, #108]
  43581c:	mov	x25, #0x0                   	// #0
  435820:	stp	w4, w3, [sp, #116]
  435824:	str	w3, [sp, #124]
  435828:	stp	xzr, xzr, [sp, #128]
  43582c:	stp	xzr, xzr, [sp, #144]
  435830:	stp	xzr, xzr, [sp, #160]
  435834:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  435838:	mov	x24, x0
  43583c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  435840:	mov	w1, w0
  435844:	cbz	w0, 435884 <ASN1_generate_nconf@plt+0x16f14>
  435848:	cmp	w1, #0x14
  43584c:	b.gt	435a20 <ASN1_generate_nconf@plt+0x170b0>
  435850:	cmn	w1, #0x1
  435854:	b.lt	43583c <ASN1_generate_nconf@plt+0x16ecc>  // b.tstop
  435858:	add	w1, w1, #0x1
  43585c:	cmp	w1, #0x15
  435860:	b.hi	43583c <ASN1_generate_nconf@plt+0x16ecc>  // b.pmore
  435864:	ldrh	w0, [x20, w1, uxtw #1]
  435868:	adr	x1, 435874 <ASN1_generate_nconf@plt+0x16f04>
  43586c:	add	x0, x1, w0, sxth #2
  435870:	br	x0
  435874:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  435878:	mov	w21, #0x1                   	// #1
  43587c:	mov	w1, w0
  435880:	cbnz	w0, 435848 <ASN1_generate_nconf@plt+0x16ed8>
  435884:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435888:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43588c:	cbnz	w0, 435978 <ASN1_generate_nconf@plt+0x17008>
  435890:	mov	x1, x27
  435894:	mov	x0, x26
  435898:	add	x3, sp, #0x90
  43589c:	add	x2, sp, #0x88
  4358a0:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  4358a4:	cbz	w0, 435bfc <ASN1_generate_nconf@plt+0x1728c>
  4358a8:	cmn	w23, #0x1
  4358ac:	b.eq	435be8 <ASN1_generate_nconf@plt+0x17278>  // b.none
  4358b0:	ldr	w2, [sp, #120]
  4358b4:	mov	x0, x28
  4358b8:	mov	w1, #0x72                  	// #114
  4358bc:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4358c0:	mov	x20, x0
  4358c4:	cbz	x0, 435a34 <ASN1_generate_nconf@plt+0x170c4>
  4358c8:	ldr	w1, [sp, #124]
  4358cc:	mov	w2, #0x1                   	// #1
  4358d0:	ldr	x0, [sp, #96]
  4358d4:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  4358d8:	mov	x22, x0
  4358dc:	cbz	x0, 435cdc <ASN1_generate_nconf@plt+0x1736c>
  4358e0:	ldr	w1, [sp, #120]
  4358e4:	cbnz	w19, 435c70 <ASN1_generate_nconf@plt+0x17300>
  4358e8:	mov	w0, #0x8005                	// #32773
  4358ec:	cmp	w1, w0
  4358f0:	cbz	w21, 435c28 <ASN1_generate_nconf@plt+0x172b8>
  4358f4:	b.eq	435e9c <ASN1_generate_nconf@plt+0x1752c>  // b.none
  4358f8:	cmp	w1, #0x4
  4358fc:	b.ne	435d18 <ASN1_generate_nconf@plt+0x173a8>  // b.any
  435900:	mov	x0, x20
  435904:	mov	x1, #0x0                   	// #0
  435908:	bl	41bf40 <d2i_PKCS8_PRIV_KEY_INFO_bio@plt>
  43590c:	mov	x24, x0
  435910:	mov	x21, #0x0                   	// #0
  435914:	cbz	x24, 435e58 <ASN1_generate_nconf@plt+0x174e8>
  435918:	mov	x0, x24
  43591c:	bl	41bb50 <EVP_PKCS82PKEY@plt>
  435920:	mov	x26, x0
  435924:	cbz	x0, 435f38 <ASN1_generate_nconf@plt+0x175c8>
  435928:	ldr	w0, [sp, #124]
  43592c:	mov	w1, #0x8005                	// #32773
  435930:	cmp	w0, w1
  435934:	b.eq	435e2c <ASN1_generate_nconf@plt+0x174bc>  // b.none
  435938:	cmp	w0, #0x4
  43593c:	b.ne	435e10 <ASN1_generate_nconf@plt+0x174a0>  // b.any
  435940:	mov	x1, x26
  435944:	mov	x0, x22
  435948:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  43594c:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435950:	mov	w19, #0x1                   	// #1
  435954:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435958:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43595c:	add	x1, sp, #0xa8
  435960:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  435964:	cbz	w0, 435974 <ASN1_generate_nconf@plt+0x17004>
  435968:	ldr	x0, [sp, #168]
  43596c:	cmp	x0, #0x0
  435970:	b.gt	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435974:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435978:	ldr	x0, [x20, #56]
  43597c:	mov	x2, x24
  435980:	mov	w19, #0x1                   	// #1
  435984:	mov	x21, #0x0                   	// #0
  435988:	mov	x24, #0x0                   	// #0
  43598c:	mov	x26, #0x0                   	// #0
  435990:	mov	x22, #0x0                   	// #0
  435994:	mov	x20, #0x0                   	// #0
  435998:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43599c:	add	x1, x1, #0xd68
  4359a0:	bl	419740 <BIO_printf@plt>
  4359a4:	mov	x0, x21
  4359a8:	bl	41d440 <X509_SIG_free@plt>
  4359ac:	mov	x0, x24
  4359b0:	bl	41e810 <PKCS8_PRIV_KEY_INFO_free@plt>
  4359b4:	mov	x0, x26
  4359b8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4359bc:	mov	x0, x25
  4359c0:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4359c4:	mov	x0, x22
  4359c8:	bl	41ce30 <BIO_free_all@plt>
  4359cc:	mov	x0, x20
  4359d0:	bl	41df00 <BIO_free@plt>
  4359d4:	ldr	x0, [sp, #136]
  4359d8:	adrp	x20, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4359dc:	add	x20, x20, #0x7d8
  4359e0:	mov	w2, #0x163                 	// #355
  4359e4:	mov	x1, x20
  4359e8:	bl	41b1e0 <CRYPTO_free@plt>
  4359ec:	ldr	x0, [sp, #144]
  4359f0:	mov	x1, x20
  4359f4:	mov	w2, #0x164                 	// #356
  4359f8:	bl	41b1e0 <CRYPTO_free@plt>
  4359fc:	mov	w0, w19
  435a00:	ldp	x29, x30, [sp]
  435a04:	ldp	x19, x20, [sp, #16]
  435a08:	ldp	x21, x22, [sp, #32]
  435a0c:	ldp	x23, x24, [sp, #48]
  435a10:	ldp	x25, x26, [sp, #64]
  435a14:	ldp	x27, x28, [sp, #80]
  435a18:	add	sp, sp, #0x4b0
  435a1c:	ret
  435a20:	sub	w1, w1, #0x5dd
  435a24:	cmp	w1, #0x1
  435a28:	b.hi	43583c <ASN1_generate_nconf@plt+0x16ecc>  // b.pmore
  435a2c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  435a30:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435a34:	mov	w19, #0x1                   	// #1
  435a38:	b	435bd0 <ASN1_generate_nconf@plt+0x17260>
  435a3c:	mov	w0, #0x1                   	// #1
  435a40:	str	w0, [sp, #108]
  435a44:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435a48:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435a4c:	mov	x27, x0
  435a50:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435a54:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435a58:	mov	x26, x0
  435a5c:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435a60:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435a64:	add	x1, sp, #0x74
  435a68:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  435a6c:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435a70:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435a74:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435a78:	bl	41bb30 <OBJ_txt2nid@plt>
  435a7c:	mov	w23, w0
  435a80:	mov	w1, w0
  435a84:	mov	x4, #0x0                   	// #0
  435a88:	mov	x3, #0x0                   	// #0
  435a8c:	mov	x2, #0x0                   	// #0
  435a90:	mov	w0, #0x1                   	// #1
  435a94:	bl	41bc50 <EVP_PBE_find@plt>
  435a98:	cbz	w0, 435cf0 <ASN1_generate_nconf@plt+0x17380>
  435a9c:	ldr	x0, [sp, #128]
  435aa0:	cbnz	x0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435aa4:	bl	41c970 <EVP_aes_256_cbc@plt>
  435aa8:	str	x0, [sp, #128]
  435aac:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435ab0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435ab4:	bl	41bb30 <OBJ_txt2nid@plt>
  435ab8:	mov	w23, w0
  435abc:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435ac0:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435ac4:	ldr	x19, [x20, #56]
  435ac8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435acc:	mov	x2, x24
  435ad0:	mov	x3, x0
  435ad4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435ad8:	mov	x0, x19
  435adc:	add	x1, x1, #0x6e8
  435ae0:	bl	419740 <BIO_printf@plt>
  435ae4:	b	435978 <ASN1_generate_nconf@plt+0x17008>
  435ae8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435aec:	add	x1, sp, #0x80
  435af0:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  435af4:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435af8:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435afc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b00:	add	x1, sp, #0xa0
  435b04:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  435b08:	cbz	w0, 435974 <ASN1_generate_nconf@plt+0x17004>
  435b0c:	ldr	x0, [sp, #160]
  435b10:	cmp	x0, #0x0
  435b14:	b.gt	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b18:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435b1c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b20:	add	x1, sp, #0x98
  435b24:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  435b28:	cbz	w0, 435974 <ASN1_generate_nconf@plt+0x17004>
  435b2c:	ldr	x0, [sp, #152]
  435b30:	cmp	x0, #0x0
  435b34:	b.gt	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b38:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435b3c:	ldr	x0, [sp, #128]
  435b40:	mov	x3, #0x4000                	// #16384
  435b44:	mov	x2, #0x8                   	// #8
  435b48:	mov	x1, #0x1                   	// #1
  435b4c:	stp	x3, x2, [sp, #152]
  435b50:	str	x1, [sp, #168]
  435b54:	cbnz	x0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b58:	b	435aa4 <ASN1_generate_nconf@plt+0x17134>
  435b5c:	mov	w0, #0x1                   	// #1
  435b60:	str	w0, [sp, #116]
  435b64:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b68:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b6c:	str	x0, [sp, #96]
  435b70:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b74:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b78:	mov	x28, x0
  435b7c:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b80:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b84:	mov	w1, #0x0                   	// #0
  435b88:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  435b8c:	mov	x25, x0
  435b90:	b	43583c <ASN1_generate_nconf@plt+0x16ecc>
  435b94:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435b98:	add	x2, sp, #0x7c
  435b9c:	mov	x1, #0x2                   	// #2
  435ba0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  435ba4:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435ba8:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435bac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435bb0:	add	x2, sp, #0x78
  435bb4:	mov	x1, #0x2                   	// #2
  435bb8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  435bbc:	cbnz	w0, 43583c <ASN1_generate_nconf@plt+0x16ecc>
  435bc0:	b	435974 <ASN1_generate_nconf@plt+0x17004>
  435bc4:	mov	x0, x22
  435bc8:	mov	w19, #0x0                   	// #0
  435bcc:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  435bd0:	mov	x21, #0x0                   	// #0
  435bd4:	mov	x24, #0x0                   	// #0
  435bd8:	mov	x26, #0x0                   	// #0
  435bdc:	mov	x22, #0x0                   	// #0
  435be0:	mov	x20, #0x0                   	// #0
  435be4:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435be8:	ldr	x0, [sp, #128]
  435bec:	cbnz	x0, 4358b0 <ASN1_generate_nconf@plt+0x16f40>
  435bf0:	bl	41c970 <EVP_aes_256_cbc@plt>
  435bf4:	str	x0, [sp, #128]
  435bf8:	b	4358b0 <ASN1_generate_nconf@plt+0x16f40>
  435bfc:	ldr	x0, [x20, #56]
  435c00:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  435c04:	mov	w19, #0x1                   	// #1
  435c08:	add	x1, x1, #0x7c8
  435c0c:	mov	x21, #0x0                   	// #0
  435c10:	mov	x24, #0x0                   	// #0
  435c14:	mov	x26, #0x0                   	// #0
  435c18:	mov	x22, #0x0                   	// #0
  435c1c:	mov	x20, #0x0                   	// #0
  435c20:	bl	419740 <BIO_printf@plt>
  435c24:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435c28:	b.eq	435e80 <ASN1_generate_nconf@plt+0x17510>  // b.none
  435c2c:	cmp	w1, #0x4
  435c30:	b.ne	435d40 <ASN1_generate_nconf@plt+0x173d0>  // b.any
  435c34:	mov	x0, x20
  435c38:	mov	x1, #0x0                   	// #0
  435c3c:	bl	41c620 <d2i_PKCS8_bio@plt>
  435c40:	mov	x21, x0
  435c44:	cbz	x21, 435ef0 <ASN1_generate_nconf@plt+0x17580>
  435c48:	ldr	x26, [sp, #136]
  435c4c:	cbz	x26, 435ebc <ASN1_generate_nconf@plt+0x1754c>
  435c50:	mov	x0, x26
  435c54:	bl	41e440 <strlen@plt>
  435c58:	mov	x1, x26
  435c5c:	mov	w2, w0
  435c60:	mov	x0, x21
  435c64:	bl	419e00 <PKCS8_decrypt@plt>
  435c68:	mov	x24, x0
  435c6c:	b	435914 <ASN1_generate_nconf@plt+0x16fa4>
  435c70:	ldr	x3, [sp, #136]
  435c74:	mov	x0, x28
  435c78:	mov	x4, x25
  435c7c:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  435c80:	mov	w2, #0x1                   	// #1
  435c84:	add	x5, x5, #0x5e0
  435c88:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  435c8c:	mov	x26, x0
  435c90:	cbz	x0, 435e04 <ASN1_generate_nconf@plt+0x17494>
  435c94:	bl	41a120 <EVP_PKEY2PKCS8@plt>
  435c98:	mov	x24, x0
  435c9c:	cbz	x0, 435f8c <ASN1_generate_nconf@plt+0x1761c>
  435ca0:	cbz	w21, 435d68 <ASN1_generate_nconf@plt+0x173f8>
  435ca4:	ldr	w0, [sp, #124]
  435ca8:	mov	w1, #0x8005                	// #32773
  435cac:	cmp	w0, w1
  435cb0:	b.eq	435f74 <ASN1_generate_nconf@plt+0x17604>  // b.none
  435cb4:	cmp	w0, #0x4
  435cb8:	b.eq	435f5c <ASN1_generate_nconf@plt+0x175ec>  // b.none
  435cbc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435cc0:	mov	w19, w21
  435cc4:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  435cc8:	mov	x21, #0x0                   	// #0
  435ccc:	ldr	x0, [x0, #56]
  435cd0:	add	x1, x1, #0x410
  435cd4:	bl	419740 <BIO_printf@plt>
  435cd8:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435cdc:	mov	x21, #0x0                   	// #0
  435ce0:	mov	x24, #0x0                   	// #0
  435ce4:	mov	x26, #0x0                   	// #0
  435ce8:	mov	w19, #0x1                   	// #1
  435cec:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435cf0:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435cf4:	ldr	x19, [x20, #56]
  435cf8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  435cfc:	mov	x2, x24
  435d00:	mov	x3, x0
  435d04:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435d08:	mov	x0, x19
  435d0c:	add	x1, x1, #0x708
  435d10:	bl	419740 <BIO_printf@plt>
  435d14:	b	435978 <ASN1_generate_nconf@plt+0x17008>
  435d18:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435d1c:	mov	w19, w21
  435d20:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  435d24:	mov	x21, #0x0                   	// #0
  435d28:	ldr	x0, [x0, #56]
  435d2c:	add	x1, x1, #0x410
  435d30:	mov	x24, #0x0                   	// #0
  435d34:	mov	x26, #0x0                   	// #0
  435d38:	bl	419740 <BIO_printf@plt>
  435d3c:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435d40:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435d44:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  435d48:	mov	w19, #0x1                   	// #1
  435d4c:	add	x1, x1, #0x410
  435d50:	ldr	x0, [x0, #56]
  435d54:	mov	x21, #0x0                   	// #0
  435d58:	mov	x24, #0x0                   	// #0
  435d5c:	mov	x26, #0x0                   	// #0
  435d60:	bl	419740 <BIO_printf@plt>
  435d64:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435d68:	ldr	x0, [sp, #128]
  435d6c:	cbz	x0, 435f1c <ASN1_generate_nconf@plt+0x175ac>
  435d70:	ldr	x4, [sp, #152]
  435d74:	cbz	x4, 435d88 <ASN1_generate_nconf@plt+0x17418>
  435d78:	ldr	x5, [sp, #160]
  435d7c:	cbz	x5, 435d88 <ASN1_generate_nconf@plt+0x17418>
  435d80:	ldr	x6, [sp, #168]
  435d84:	cbnz	x6, 436004 <ASN1_generate_nconf@plt+0x17694>
  435d88:	ldr	w1, [sp, #116]
  435d8c:	mov	w5, w23
  435d90:	mov	x4, #0x0                   	// #0
  435d94:	mov	w3, #0x0                   	// #0
  435d98:	mov	x2, #0x0                   	// #0
  435d9c:	bl	4197f0 <PKCS5_pbe2_set_iv@plt>
  435da0:	mov	x23, x0
  435da4:	cbz	x23, 435fe8 <ASN1_generate_nconf@plt+0x17678>
  435da8:	ldr	x21, [sp, #144]
  435dac:	cbz	x21, 435fc4 <ASN1_generate_nconf@plt+0x17654>
  435db0:	mov	x0, x21
  435db4:	bl	41e440 <strlen@plt>
  435db8:	mov	x3, x23
  435dbc:	mov	w1, w0
  435dc0:	mov	x2, x24
  435dc4:	mov	x0, x21
  435dc8:	bl	41b8c0 <PKCS8_set0_pbe@plt>
  435dcc:	mov	x21, x0
  435dd0:	cbz	x0, 436050 <ASN1_generate_nconf@plt+0x176e0>
  435dd4:	ldr	w0, [sp, #124]
  435dd8:	mov	w1, #0x8005                	// #32773
  435ddc:	cmp	w0, w1
  435de0:	b.eq	43603c <ASN1_generate_nconf@plt+0x176cc>  // b.none
  435de4:	cmp	w0, #0x4
  435de8:	b.eq	435fb0 <ASN1_generate_nconf@plt+0x17640>  // b.none
  435dec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435df0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  435df4:	add	x1, x1, #0x410
  435df8:	ldr	x0, [x0, #56]
  435dfc:	bl	419740 <BIO_printf@plt>
  435e00:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435e04:	mov	x21, #0x0                   	// #0
  435e08:	mov	x24, #0x0                   	// #0
  435e0c:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435e10:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435e14:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  435e18:	mov	w19, #0x1                   	// #1
  435e1c:	add	x1, x1, #0x410
  435e20:	ldr	x0, [x0, #56]
  435e24:	bl	419740 <BIO_printf@plt>
  435e28:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435e2c:	ldr	w0, [sp, #108]
  435e30:	mov	x1, x26
  435e34:	mov	x5, #0x0                   	// #0
  435e38:	mov	w4, #0x0                   	// #0
  435e3c:	mov	x3, #0x0                   	// #0
  435e40:	mov	x2, #0x0                   	// #0
  435e44:	ldr	x6, [sp, #144]
  435e48:	cbz	w0, 435ee0 <ASN1_generate_nconf@plt+0x17570>
  435e4c:	mov	x0, x22
  435e50:	bl	419f30 <PEM_write_bio_PrivateKey_traditional@plt>
  435e54:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435e58:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435e5c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435e60:	add	x1, x1, #0x7c0
  435e64:	mov	x26, #0x0                   	// #0
  435e68:	ldr	x0, [x23, #56]
  435e6c:	mov	w19, #0x1                   	// #1
  435e70:	bl	419740 <BIO_printf@plt>
  435e74:	ldr	x0, [x23, #56]
  435e78:	bl	41e7f0 <ERR_print_errors@plt>
  435e7c:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435e80:	mov	x0, x20
  435e84:	mov	x3, #0x0                   	// #0
  435e88:	mov	x2, #0x0                   	// #0
  435e8c:	mov	x1, #0x0                   	// #0
  435e90:	bl	41b270 <PEM_read_bio_PKCS8@plt>
  435e94:	mov	x21, x0
  435e98:	b	435c44 <ASN1_generate_nconf@plt+0x172d4>
  435e9c:	mov	x0, x20
  435ea0:	mov	x3, #0x0                   	// #0
  435ea4:	mov	x2, #0x0                   	// #0
  435ea8:	mov	x1, #0x0                   	// #0
  435eac:	mov	x21, #0x0                   	// #0
  435eb0:	bl	41cee0 <PEM_read_bio_PKCS8_PRIV_KEY_INFO@plt>
  435eb4:	mov	x24, x0
  435eb8:	b	435914 <ASN1_generate_nconf@plt+0x16fa4>
  435ebc:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435ec0:	add	x0, sp, #0xb0
  435ec4:	add	x2, x2, #0x7b0
  435ec8:	mov	w3, #0x0                   	// #0
  435ecc:	mov	w1, #0x400                 	// #1024
  435ed0:	bl	41a640 <EVP_read_pw_string@plt>
  435ed4:	cbnz	w0, 43601c <ASN1_generate_nconf@plt+0x176ac>
  435ed8:	add	x26, sp, #0xb0
  435edc:	b	435c50 <ASN1_generate_nconf@plt+0x172e0>
  435ee0:	mov	x0, x22
  435ee4:	mov	w19, #0x0                   	// #0
  435ee8:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  435eec:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435ef0:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435ef4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435ef8:	add	x1, x1, #0x798
  435efc:	mov	x24, #0x0                   	// #0
  435f00:	ldr	x0, [x23, #56]
  435f04:	mov	x26, #0x0                   	// #0
  435f08:	mov	w19, #0x1                   	// #1
  435f0c:	bl	419740 <BIO_printf@plt>
  435f10:	ldr	x0, [x23, #56]
  435f14:	bl	41e7f0 <ERR_print_errors@plt>
  435f18:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435f1c:	ldr	w1, [sp, #116]
  435f20:	mov	w0, w23
  435f24:	mov	w3, #0x0                   	// #0
  435f28:	mov	x2, #0x0                   	// #0
  435f2c:	bl	41cbd0 <PKCS5_pbe_set@plt>
  435f30:	mov	x23, x0
  435f34:	b	435da4 <ASN1_generate_nconf@plt+0x17434>
  435f38:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435f3c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435f40:	add	x1, x1, #0x728
  435f44:	mov	w19, #0x1                   	// #1
  435f48:	ldr	x0, [x23, #56]
  435f4c:	bl	419740 <BIO_printf@plt>
  435f50:	ldr	x0, [x23, #56]
  435f54:	bl	41e7f0 <ERR_print_errors@plt>
  435f58:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435f5c:	mov	x1, x24
  435f60:	mov	x0, x22
  435f64:	mov	w19, #0x0                   	// #0
  435f68:	mov	x21, #0x0                   	// #0
  435f6c:	bl	41b950 <i2d_PKCS8_PRIV_KEY_INFO_bio@plt>
  435f70:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435f74:	mov	x1, x24
  435f78:	mov	x0, x22
  435f7c:	mov	w19, #0x0                   	// #0
  435f80:	mov	x21, #0x0                   	// #0
  435f84:	bl	41b2a0 <PEM_write_bio_PKCS8_PRIV_KEY_INFO@plt>
  435f88:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435f8c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435f90:	add	x1, x1, #0x728
  435f94:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435f98:	ldr	x0, [x23, #56]
  435f9c:	mov	x21, #0x0                   	// #0
  435fa0:	bl	419740 <BIO_printf@plt>
  435fa4:	ldr	x0, [x23, #56]
  435fa8:	bl	41e7f0 <ERR_print_errors@plt>
  435fac:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435fb0:	mov	x1, x21
  435fb4:	mov	x0, x22
  435fb8:	mov	w19, #0x0                   	// #0
  435fbc:	bl	41b610 <i2d_PKCS8_bio@plt>
  435fc0:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  435fc4:	adrp	x2, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435fc8:	add	x0, sp, #0xb0
  435fcc:	add	x2, x2, #0x760
  435fd0:	mov	w3, #0x1                   	// #1
  435fd4:	mov	w1, #0x400                 	// #1024
  435fd8:	bl	41a640 <EVP_read_pw_string@plt>
  435fdc:	cbnz	w0, 435ff8 <ASN1_generate_nconf@plt+0x17688>
  435fe0:	add	x21, sp, #0xb0
  435fe4:	b	435db0 <ASN1_generate_nconf@plt+0x17440>
  435fe8:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  435fec:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  435ff0:	add	x1, x1, #0x740
  435ff4:	b	435f98 <ASN1_generate_nconf@plt+0x17628>
  435ff8:	mov	x0, x23
  435ffc:	bl	41b9a0 <X509_ALGOR_free@plt>
  436000:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  436004:	mov	x3, #0x0                   	// #0
  436008:	mov	w2, #0x0                   	// #0
  43600c:	mov	x1, #0x0                   	// #0
  436010:	bl	41e490 <PKCS5_pbe2_set_scrypt@plt>
  436014:	mov	x23, x0
  436018:	b	435da4 <ASN1_generate_nconf@plt+0x17434>
  43601c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436020:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  436024:	mov	x24, #0x0                   	// #0
  436028:	add	x1, x1, #0xa60
  43602c:	ldr	x0, [x0, #56]
  436030:	mov	w19, #0x1                   	// #1
  436034:	bl	419740 <BIO_printf@plt>
  436038:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  43603c:	mov	x1, x21
  436040:	mov	x0, x22
  436044:	mov	w19, #0x0                   	// #0
  436048:	bl	4197e0 <PEM_write_bio_PKCS8@plt>
  43604c:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  436050:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436054:	mov	x0, x23
  436058:	bl	41b9a0 <X509_ALGOR_free@plt>
  43605c:	ldr	x0, [x27, #56]
  436060:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  436064:	add	x1, x1, #0x780
  436068:	bl	419740 <BIO_printf@plt>
  43606c:	ldr	x0, [x27, #56]
  436070:	bl	41e7f0 <ERR_print_errors@plt>
  436074:	b	4359a4 <ASN1_generate_nconf@plt+0x17034>
  436078:	stp	x29, x30, [sp, #-160]!
  43607c:	mov	w3, #0x8005                	// #32773
  436080:	mov	x29, sp
  436084:	stp	x21, x22, [sp, #32]
  436088:	adrp	x22, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43608c:	add	x22, x22, #0xde8
  436090:	mov	x2, x22
  436094:	stp	x19, x20, [sp, #16]
  436098:	adrp	x19, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43609c:	add	x19, x19, #0xdc0
  4360a0:	stp	x23, x24, [sp, #48]
  4360a4:	mov	w20, #0x0                   	// #0
  4360a8:	stp	x25, x26, [sp, #64]
  4360ac:	mov	w23, #0x0                   	// #0
  4360b0:	mov	w21, #0x0                   	// #0
  4360b4:	stp	x27, x28, [sp, #80]
  4360b8:	mov	x26, #0x0                   	// #0
  4360bc:	mov	w28, #0x0                   	// #0
  4360c0:	stp	wzr, wzr, [sp, #112]
  4360c4:	mov	x27, #0x0                   	// #0
  4360c8:	stp	wzr, wzr, [sp, #120]
  4360cc:	mov	x25, #0x0                   	// #0
  4360d0:	stp	w3, w3, [sp, #128]
  4360d4:	stp	xzr, xzr, [sp, #136]
  4360d8:	str	xzr, [sp, #152]
  4360dc:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  4360e0:	mov	x24, x0
  4360e4:	stp	xzr, xzr, [sp, #96]
  4360e8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4360ec:	cbz	w0, 436120 <ASN1_generate_nconf@plt+0x177b0>
  4360f0:	add	w0, w0, #0x1
  4360f4:	cmp	w0, #0x12
  4360f8:	b.hi	4360e8 <ASN1_generate_nconf@plt+0x17778>  // b.pmore
  4360fc:	ldrh	w0, [x19, w0, uxtw #1]
  436100:	adr	x1, 43610c <ASN1_generate_nconf@plt+0x1779c>
  436104:	add	x0, x1, w0, sxth #2
  436108:	br	x0
  43610c:	mov	w28, #0x1                   	// #1
  436110:	mov	w20, w28
  436114:	mov	w21, w28
  436118:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43611c:	cbnz	w0, 4360f0 <ASN1_generate_nconf@plt+0x17780>
  436120:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  436124:	cbnz	w0, 436220 <ASN1_generate_nconf@plt+0x178b0>
  436128:	ldr	w0, [sp, #112]
  43612c:	eor	w19, w28, #0x1
  436130:	ands	w19, w19, w23
  436134:	mov	x1, x27
  436138:	orr	w2, w20, w0
  43613c:	add	x3, sp, #0x98
  436140:	eor	w2, w2, #0x1
  436144:	mov	x0, x26
  436148:	csel	w19, w2, w19, eq  // eq = none
  43614c:	add	x2, sp, #0x90
  436150:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  436154:	cbz	w0, 4363a4 <ASN1_generate_nconf@plt+0x17a34>
  436158:	ldr	w1, [sp, #132]
  43615c:	mov	w2, w19
  436160:	ldr	x0, [sp, #96]
  436164:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  436168:	mov	x19, x0
  43616c:	cbz	x0, 436434 <ASN1_generate_nconf@plt+0x17ac4>
  436170:	ldr	w1, [sp, #128]
  436174:	ldr	x0, [sp, #104]
  436178:	ldr	x3, [sp, #144]
  43617c:	cbz	w21, 436388 <ASN1_generate_nconf@plt+0x17a18>
  436180:	mov	x4, x25
  436184:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  436188:	mov	w2, #0x1                   	// #1
  43618c:	add	x5, x5, #0x7f8
  436190:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  436194:	mov	x21, x0
  436198:	cbz	x21, 436204 <ASN1_generate_nconf@plt+0x17894>
  43619c:	ldp	w0, w1, [sp, #116]
  4361a0:	orr	w0, w0, w1
  4361a4:	cbnz	w0, 4363c4 <ASN1_generate_nconf@plt+0x17a54>
  4361a8:	ldr	w0, [sp, #112]
  4361ac:	cbnz	w0, 4361dc <ASN1_generate_nconf@plt+0x1786c>
  4361b0:	ldr	w0, [sp, #132]
  4361b4:	mov	w1, #0x8005                	// #32773
  4361b8:	cmp	w0, w1
  4361bc:	b.eq	436454 <ASN1_generate_nconf@plt+0x17ae4>  // b.none
  4361c0:	cmp	w0, #0x4
  4361c4:	b.ne	4364b8 <ASN1_generate_nconf@plt+0x17b48>  // b.any
  4361c8:	mov	x1, x21
  4361cc:	mov	x0, x19
  4361d0:	cbz	w20, 4364a8 <ASN1_generate_nconf@plt+0x17b38>
  4361d4:	bl	419830 <i2d_PUBKEY_bio@plt>
  4361d8:	cbz	w0, 436204 <ASN1_generate_nconf@plt+0x17894>
  4361dc:	cbz	w23, 43624c <ASN1_generate_nconf@plt+0x178dc>
  4361e0:	mov	x1, x21
  4361e4:	mov	x0, x19
  4361e8:	mov	x3, #0x0                   	// #0
  4361ec:	mov	w2, #0x0                   	// #0
  4361f0:	cbz	w28, 436440 <ASN1_generate_nconf@plt+0x17ad0>
  4361f4:	bl	41de80 <EVP_PKEY_print_public@plt>
  4361f8:	mov	w23, #0x0                   	// #0
  4361fc:	cmp	w0, #0x0
  436200:	b.gt	43624c <ASN1_generate_nconf@plt+0x178dc>
  436204:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436208:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  43620c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436210:	add	x2, sp, #0x80
  436214:	mov	x1, #0x7be                 	// #1982
  436218:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43621c:	cbnz	w0, 4360e8 <ASN1_generate_nconf@plt+0x17778>
  436220:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436224:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  436228:	mov	x2, x24
  43622c:	add	x1, x1, #0xd68
  436230:	ldr	x0, [x20, #56]
  436234:	mov	x21, #0x0                   	// #0
  436238:	mov	x19, #0x0                   	// #0
  43623c:	bl	419740 <BIO_printf@plt>
  436240:	ldr	x0, [x20, #56]
  436244:	mov	w23, #0x1                   	// #1
  436248:	bl	41e7f0 <ERR_print_errors@plt>
  43624c:	mov	x0, x21
  436250:	bl	41d9c0 <EVP_PKEY_free@plt>
  436254:	mov	x0, x25
  436258:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  43625c:	mov	x0, x19
  436260:	bl	41ce30 <BIO_free_all@plt>
  436264:	mov	x0, #0x0                   	// #0
  436268:	bl	41df00 <BIO_free@plt>
  43626c:	ldr	x0, [sp, #144]
  436270:	adrp	x19, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  436274:	add	x19, x19, #0xc98
  436278:	mov	w2, #0xef                  	// #239
  43627c:	mov	x1, x19
  436280:	bl	41b1e0 <CRYPTO_free@plt>
  436284:	ldr	x0, [sp, #152]
  436288:	mov	x1, x19
  43628c:	mov	w2, #0xf0                  	// #240
  436290:	bl	41b1e0 <CRYPTO_free@plt>
  436294:	mov	w0, w23
  436298:	ldp	x19, x20, [sp, #16]
  43629c:	ldp	x21, x22, [sp, #32]
  4362a0:	ldp	x23, x24, [sp, #48]
  4362a4:	ldp	x25, x26, [sp, #64]
  4362a8:	ldp	x27, x28, [sp, #80]
  4362ac:	ldp	x29, x30, [sp], #160
  4362b0:	ret
  4362b4:	mov	w0, #0x1                   	// #1
  4362b8:	str	w0, [sp, #120]
  4362bc:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  4362c0:	mov	w0, #0x1                   	// #1
  4362c4:	str	w0, [sp, #116]
  4362c8:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  4362cc:	mov	w0, #0x1                   	// #1
  4362d0:	str	w0, [sp, #124]
  4362d4:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  4362d8:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  4362dc:	add	x1, sp, #0x88
  4362e0:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  4362e4:	cbnz	w0, 4360e8 <ASN1_generate_nconf@plt+0x17778>
  4362e8:	b	436220 <ASN1_generate_nconf@plt+0x178b0>
  4362ec:	mov	w0, #0x1                   	// #1
  4362f0:	str	w0, [sp, #112]
  4362f4:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  4362f8:	mov	w23, #0x1                   	// #1
  4362fc:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  436300:	mov	w23, #0x1                   	// #1
  436304:	mov	w28, w23
  436308:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  43630c:	mov	w20, #0x1                   	// #1
  436310:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  436314:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436318:	str	x0, [sp, #96]
  43631c:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  436320:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436324:	str	x0, [sp, #104]
  436328:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  43632c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436330:	mov	w1, #0x0                   	// #0
  436334:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  436338:	mov	x25, x0
  43633c:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  436340:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436344:	mov	x27, x0
  436348:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  43634c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436350:	mov	x26, x0
  436354:	b	4360e8 <ASN1_generate_nconf@plt+0x17778>
  436358:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43635c:	add	x2, sp, #0x84
  436360:	mov	x1, #0x2                   	// #2
  436364:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  436368:	cbnz	w0, 4360e8 <ASN1_generate_nconf@plt+0x17778>
  43636c:	b	436220 <ASN1_generate_nconf@plt+0x178b0>
  436370:	mov	x0, x22
  436374:	mov	w23, #0x0                   	// #0
  436378:	mov	x21, #0x0                   	// #0
  43637c:	mov	x19, #0x0                   	// #0
  436380:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  436384:	b	43624c <ASN1_generate_nconf@plt+0x178dc>
  436388:	mov	x4, x25
  43638c:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  436390:	mov	w2, #0x1                   	// #1
  436394:	add	x5, x5, #0x5e0
  436398:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43639c:	mov	x21, x0
  4363a0:	b	436198 <ASN1_generate_nconf@plt+0x17828>
  4363a4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4363a8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4363ac:	mov	x21, #0x0                   	// #0
  4363b0:	add	x1, x1, #0x7c8
  4363b4:	ldr	x0, [x20, #56]
  4363b8:	mov	x19, #0x0                   	// #0
  4363bc:	bl	419740 <BIO_printf@plt>
  4363c0:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  4363c4:	mov	x1, x25
  4363c8:	mov	x0, x21
  4363cc:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  4363d0:	mov	x22, x0
  4363d4:	cbz	x0, 4364fc <ASN1_generate_nconf@plt+0x17b8c>
  4363d8:	ldr	w1, [sp, #116]
  4363dc:	cbz	w1, 43648c <ASN1_generate_nconf@plt+0x17b1c>
  4363e0:	bl	41b420 <EVP_PKEY_check@plt>
  4363e4:	cmp	w0, #0x1
  4363e8:	b.eq	436494 <ASN1_generate_nconf@plt+0x17b24>  // b.none
  4363ec:	mov	x0, x19
  4363f0:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4363f4:	adrp	x24, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4363f8:	add	x1, x1, #0xc70
  4363fc:	add	x24, x24, #0xc80
  436400:	bl	419740 <BIO_printf@plt>
  436404:	b	436420 <ASN1_generate_nconf@plt+0x17ab0>
  436408:	bl	4196f0 <ERR_reason_error_string@plt>
  43640c:	mov	x2, x0
  436410:	mov	x1, x24
  436414:	mov	x0, x19
  436418:	bl	419740 <BIO_printf@plt>
  43641c:	bl	419a70 <ERR_get_error@plt>
  436420:	bl	41ca60 <ERR_peek_error@plt>
  436424:	cbnz	x0, 436408 <ASN1_generate_nconf@plt+0x17a98>
  436428:	mov	x0, x22
  43642c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  436430:	b	4361a8 <ASN1_generate_nconf@plt+0x17838>
  436434:	mov	x21, #0x0                   	// #0
  436438:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43643c:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  436440:	bl	41acd0 <EVP_PKEY_print_private@plt>
  436444:	mov	w23, #0x0                   	// #0
  436448:	cmp	w0, #0x0
  43644c:	b.gt	43624c <ASN1_generate_nconf@plt+0x178dc>
  436450:	b	436204 <ASN1_generate_nconf@plt+0x17894>
  436454:	cbnz	w20, 4364e4 <ASN1_generate_nconf@plt+0x17b74>
  436458:	ldr	w0, [sp, #124]
  43645c:	mov	x1, x21
  436460:	mov	x5, #0x0                   	// #0
  436464:	mov	w4, #0x0                   	// #0
  436468:	mov	x3, #0x0                   	// #0
  43646c:	ldr	x2, [sp, #136]
  436470:	ldr	x6, [sp, #152]
  436474:	cbz	w0, 4364d0 <ASN1_generate_nconf@plt+0x17b60>
  436478:	mov	x0, x19
  43647c:	bl	419f30 <PEM_write_bio_PrivateKey_traditional@plt>
  436480:	cbnz	w0, 4361dc <ASN1_generate_nconf@plt+0x1786c>
  436484:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436488:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  43648c:	bl	4197a0 <EVP_PKEY_public_check@plt>
  436490:	b	4363e4 <ASN1_generate_nconf@plt+0x17a74>
  436494:	mov	x0, x19
  436498:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  43649c:	add	x1, x1, #0xc60
  4364a0:	bl	419740 <BIO_printf@plt>
  4364a4:	b	436428 <ASN1_generate_nconf@plt+0x17ab8>
  4364a8:	bl	41ccd0 <i2d_PrivateKey_bio@plt>
  4364ac:	cbnz	w0, 4361dc <ASN1_generate_nconf@plt+0x1786c>
  4364b0:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4364b4:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  4364b8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4364bc:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  4364c0:	add	x1, x1, #0x410
  4364c4:	ldr	x0, [x20, #56]
  4364c8:	bl	419740 <BIO_printf@plt>
  4364cc:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  4364d0:	mov	x0, x19
  4364d4:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  4364d8:	cbnz	w0, 4361dc <ASN1_generate_nconf@plt+0x1786c>
  4364dc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4364e0:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  4364e4:	mov	x1, x21
  4364e8:	mov	x0, x19
  4364ec:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  4364f0:	cbnz	w0, 4361dc <ASN1_generate_nconf@plt+0x1786c>
  4364f4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4364f8:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  4364fc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436500:	ldr	x0, [x20, #56]
  436504:	bl	41e7f0 <ERR_print_errors@plt>
  436508:	b	436240 <ASN1_generate_nconf@plt+0x178d0>
  43650c:	nop
  436510:	stp	x29, x30, [sp, #-96]!
  436514:	mov	x29, sp
  436518:	stp	x21, x22, [sp, #32]
  43651c:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436520:	add	x22, x22, #0x48
  436524:	mov	x2, x22
  436528:	stp	x19, x20, [sp, #16]
  43652c:	mov	w21, #0x1                   	// #1
  436530:	stp	x23, x24, [sp, #48]
  436534:	mov	w20, #0x0                   	// #0
  436538:	mov	w19, #0x0                   	// #0
  43653c:	stp	x25, x26, [sp, #64]
  436540:	mov	w24, #0x0                   	// #0
  436544:	mov	x26, #0x0                   	// #0
  436548:	str	x27, [sp, #80]
  43654c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  436550:	mov	x23, x0
  436554:	mov	x25, #0x0                   	// #0
  436558:	mov	x27, #0x0                   	// #0
  43655c:	nop
  436560:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  436564:	cbz	w0, 436598 <ASN1_generate_nconf@plt+0x17c28>
  436568:	cmp	w0, #0x4
  43656c:	b.eq	4366c4 <ASN1_generate_nconf@plt+0x17d54>  // b.none
  436570:	b.gt	436648 <ASN1_generate_nconf@plt+0x17cd8>
  436574:	cmp	w0, #0x2
  436578:	b.eq	4366e0 <ASN1_generate_nconf@plt+0x17d70>  // b.none
  43657c:	cmp	w0, #0x3
  436580:	b.ne	436660 <ASN1_generate_nconf@plt+0x17cf0>  // b.any
  436584:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436588:	mov	x27, x0
  43658c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  436590:	cbnz	w0, 436568 <ASN1_generate_nconf@plt+0x17bf8>
  436594:	nop
  436598:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43659c:	cbnz	w0, 436698 <ASN1_generate_nconf@plt+0x17d28>
  4365a0:	mov	x0, x26
  4365a4:	mov	w2, #0x8005                	// #32773
  4365a8:	mov	w1, #0x72                  	// #114
  4365ac:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4365b0:	mov	x21, x0
  4365b4:	cbz	x0, 4366ec <ASN1_generate_nconf@plt+0x17d7c>
  4365b8:	mov	x0, x27
  4365bc:	mov	w2, #0x8005                	// #32773
  4365c0:	mov	w1, #0x77                  	// #119
  4365c4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4365c8:	mov	x22, x0
  4365cc:	cbz	x0, 436770 <ASN1_generate_nconf@plt+0x17e00>
  4365d0:	mov	x0, x21
  4365d4:	mov	x1, #0x0                   	// #0
  4365d8:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  4365dc:	mov	x23, x0
  4365e0:	cbz	x0, 43677c <ASN1_generate_nconf@plt+0x17e0c>
  4365e4:	cbnz	w20, 4366fc <ASN1_generate_nconf@plt+0x17d8c>
  4365e8:	cbz	w19, 436760 <ASN1_generate_nconf@plt+0x17df0>
  4365ec:	cbz	w24, 436608 <ASN1_generate_nconf@plt+0x17c98>
  4365f0:	mov	x1, x23
  4365f4:	mov	x0, x22
  4365f8:	mov	x3, #0x0                   	// #0
  4365fc:	mov	w2, #0x0                   	// #0
  436600:	mov	w24, #0x0                   	// #0
  436604:	bl	41c120 <EVP_PKEY_print_params@plt>
  436608:	mov	x0, x23
  43660c:	bl	41d9c0 <EVP_PKEY_free@plt>
  436610:	mov	x0, x25
  436614:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  436618:	mov	x0, x22
  43661c:	bl	41ce30 <BIO_free_all@plt>
  436620:	mov	x0, x21
  436624:	bl	41df00 <BIO_free@plt>
  436628:	mov	w0, w24
  43662c:	ldp	x19, x20, [sp, #16]
  436630:	ldp	x21, x22, [sp, #32]
  436634:	ldp	x23, x24, [sp, #48]
  436638:	ldp	x25, x26, [sp, #64]
  43663c:	ldr	x27, [sp, #80]
  436640:	ldp	x29, x30, [sp], #96
  436644:	ret
  436648:	cmp	w0, #0x6
  43664c:	b.eq	4366cc <ASN1_generate_nconf@plt+0x17d5c>  // b.none
  436650:	cmp	w0, #0x7
  436654:	b.ne	43668c <ASN1_generate_nconf@plt+0x17d1c>  // b.any
  436658:	mov	w20, #0x1                   	// #1
  43665c:	b	436560 <ASN1_generate_nconf@plt+0x17bf0>
  436660:	cmn	w0, #0x1
  436664:	b.eq	436698 <ASN1_generate_nconf@plt+0x17d28>  // b.none
  436668:	cmp	w0, #0x1
  43666c:	b.ne	436560 <ASN1_generate_nconf@plt+0x17bf0>  // b.any
  436670:	mov	x0, x22
  436674:	mov	w24, #0x0                   	// #0
  436678:	mov	x23, #0x0                   	// #0
  43667c:	mov	x22, #0x0                   	// #0
  436680:	mov	x21, #0x0                   	// #0
  436684:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  436688:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  43668c:	cmp	w0, #0x5
  436690:	csel	w19, w19, w21, ne  // ne = any
  436694:	b	436560 <ASN1_generate_nconf@plt+0x17bf0>
  436698:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43669c:	mov	x2, x23
  4366a0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4366a4:	mov	w24, #0x1                   	// #1
  4366a8:	ldr	x0, [x0, #56]
  4366ac:	add	x1, x1, #0xd68
  4366b0:	mov	x23, #0x0                   	// #0
  4366b4:	mov	x22, #0x0                   	// #0
  4366b8:	mov	x21, #0x0                   	// #0
  4366bc:	bl	419740 <BIO_printf@plt>
  4366c0:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  4366c4:	mov	w24, #0x1                   	// #1
  4366c8:	b	436560 <ASN1_generate_nconf@plt+0x17bf0>
  4366cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4366d0:	mov	w1, #0x0                   	// #0
  4366d4:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4366d8:	mov	x25, x0
  4366dc:	b	436560 <ASN1_generate_nconf@plt+0x17bf0>
  4366e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4366e4:	mov	x26, x0
  4366e8:	b	436560 <ASN1_generate_nconf@plt+0x17bf0>
  4366ec:	mov	x23, #0x0                   	// #0
  4366f0:	mov	x22, #0x0                   	// #0
  4366f4:	mov	w24, #0x1                   	// #1
  4366f8:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  4366fc:	mov	x1, x25
  436700:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  436704:	mov	x26, x0
  436708:	cbz	x0, 4367b4 <ASN1_generate_nconf@plt+0x17e44>
  43670c:	bl	41cf20 <EVP_PKEY_param_check@plt>
  436710:	cmp	w0, #0x1
  436714:	b.eq	4367a0 <ASN1_generate_nconf@plt+0x17e30>  // b.none
  436718:	mov	x0, x22
  43671c:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  436720:	adrp	x20, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  436724:	add	x1, x1, #0xfd0
  436728:	add	x20, x20, #0xc80
  43672c:	bl	419740 <BIO_printf@plt>
  436730:	b	43674c <ASN1_generate_nconf@plt+0x17ddc>
  436734:	bl	4196f0 <ERR_reason_error_string@plt>
  436738:	mov	x2, x0
  43673c:	mov	x1, x20
  436740:	mov	x0, x22
  436744:	bl	419740 <BIO_printf@plt>
  436748:	bl	419a70 <ERR_get_error@plt>
  43674c:	bl	41ca60 <ERR_peek_error@plt>
  436750:	cbnz	x0, 436734 <ASN1_generate_nconf@plt+0x17dc4>
  436754:	mov	x0, x26
  436758:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  43675c:	cbnz	w19, 4365ec <ASN1_generate_nconf@plt+0x17c7c>
  436760:	mov	x1, x23
  436764:	mov	x0, x22
  436768:	bl	41e090 <PEM_write_bio_Parameters@plt>
  43676c:	b	4365ec <ASN1_generate_nconf@plt+0x17c7c>
  436770:	mov	x23, #0x0                   	// #0
  436774:	mov	w24, #0x1                   	// #1
  436778:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  43677c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436780:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  436784:	add	x1, x1, #0xf98
  436788:	mov	w24, #0x1                   	// #1
  43678c:	ldr	x0, [x19, #56]
  436790:	bl	419740 <BIO_printf@plt>
  436794:	ldr	x0, [x19, #56]
  436798:	bl	41e7f0 <ERR_print_errors@plt>
  43679c:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  4367a0:	mov	x0, x22
  4367a4:	adrp	x1, 46e000 <ASN1_generate_nconf@plt+0x4f690>
  4367a8:	add	x1, x1, #0xfb8
  4367ac:	bl	419740 <BIO_printf@plt>
  4367b0:	b	436754 <ASN1_generate_nconf@plt+0x17de4>
  4367b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4367b8:	mov	w24, w20
  4367bc:	ldr	x0, [x0, #56]
  4367c0:	bl	41e7f0 <ERR_print_errors@plt>
  4367c4:	b	436608 <ASN1_generate_nconf@plt+0x17c98>
  4367c8:	mov	w6, w1
  4367cc:	cmp	w1, #0x100
  4367d0:	mov	x1, x2
  4367d4:	mov	x2, x3
  4367d8:	mov	x3, x4
  4367dc:	mov	x4, x5
  4367e0:	b.eq	436810 <ASN1_generate_nconf@plt+0x17ea0>  // b.none
  4367e4:	b.le	4367fc <ASN1_generate_nconf@plt+0x17e8c>
  4367e8:	cmp	w6, #0x200
  4367ec:	b.eq	436814 <ASN1_generate_nconf@plt+0x17ea4>  // b.none
  4367f0:	cmp	w6, #0x400
  4367f4:	b.ne	436818 <ASN1_generate_nconf@plt+0x17ea8>  // b.any
  4367f8:	b	41b6b0 <EVP_PKEY_derive@plt>
  4367fc:	cmp	w6, #0x8
  436800:	b.eq	436820 <ASN1_generate_nconf@plt+0x17eb0>  // b.none
  436804:	cmp	w6, #0x20
  436808:	b.ne	436818 <ASN1_generate_nconf@plt+0x17ea8>  // b.any
  43680c:	b	41d070 <EVP_PKEY_verify_recover@plt>
  436810:	b	419a00 <EVP_PKEY_encrypt@plt>
  436814:	b	41b7f0 <EVP_PKEY_decrypt@plt>
  436818:	mov	w0, #0x0                   	// #0
  43681c:	ret
  436820:	b	419720 <EVP_PKEY_sign@plt>
  436824:	nop
  436828:	stp	x29, x30, [sp, #-192]!
  43682c:	mov	w3, #0x8005                	// #32773
  436830:	mov	x29, sp
  436834:	stp	x23, x24, [sp, #48]
  436838:	adrp	x23, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43683c:	add	x23, x23, #0x768
  436840:	mov	x2, x23
  436844:	stp	x19, x20, [sp, #16]
  436848:	adrp	x19, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43684c:	add	x19, x19, #0x730
  436850:	stp	x21, x22, [sp, #32]
  436854:	mov	x24, #0x0                   	// #0
  436858:	stp	x25, x26, [sp, #64]
  43685c:	mov	w21, #0x0                   	// #0
  436860:	mov	w20, #0x1                   	// #1
  436864:	stp	x27, x28, [sp, #80]
  436868:	mov	w22, #0x8                   	// #8
  43686c:	mov	x27, #0x0                   	// #0
  436870:	str	wzr, [sp, #136]
  436874:	mov	x28, #0x0                   	// #0
  436878:	stp	w3, w3, [sp, #160]
  43687c:	mov	x26, #0x0                   	// #0
  436880:	stp	xzr, xzr, [sp, #168]
  436884:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  436888:	mov	x25, x0
  43688c:	stp	xzr, xzr, [sp, #96]
  436890:	stp	xzr, xzr, [sp, #112]
  436894:	str	xzr, [sp, #128]
  436898:	stp	wzr, wzr, [sp, #140]
  43689c:	str	wzr, [sp, #148]
  4368a0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4368a4:	mov	w1, w0
  4368a8:	cbz	w0, 4368e8 <ASN1_generate_nconf@plt+0x17f78>
  4368ac:	cmp	w1, #0x19
  4368b0:	b.gt	436b8c <ASN1_generate_nconf@plt+0x1821c>
  4368b4:	cmn	w1, #0x1
  4368b8:	b.lt	4368a0 <ASN1_generate_nconf@plt+0x17f30>  // b.tstop
  4368bc:	add	w1, w1, #0x1
  4368c0:	cmp	w1, #0x1a
  4368c4:	b.hi	4368a0 <ASN1_generate_nconf@plt+0x17f30>  // b.pmore
  4368c8:	ldrh	w0, [x19, w1, uxtw #1]
  4368cc:	adr	x1, 4368d8 <ASN1_generate_nconf@plt+0x17f68>
  4368d0:	add	x0, x1, w0, sxth #2
  4368d4:	br	x0
  4368d8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4368dc:	mov	w20, #0x2                   	// #2
  4368e0:	mov	w1, w0
  4368e4:	cbnz	w0, 4368ac <ASN1_generate_nconf@plt+0x17f3c>
  4368e8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4368ec:	mov	w19, w0
  4368f0:	cbnz	w0, 436b40 <ASN1_generate_nconf@plt+0x181d0>
  4368f4:	cbz	x27, 436d14 <ASN1_generate_nconf@plt+0x183a4>
  4368f8:	ldr	w0, [sp, #136]
  4368fc:	cbz	w0, 437114 <ASN1_generate_nconf@plt+0x187a4>
  436900:	cmp	w22, #0x8
  436904:	str	xzr, [sp, #184]
  436908:	cset	w0, eq  // eq = none
  43690c:	str	w0, [sp, #156]
  436910:	cmp	w22, #0x200
  436914:	ldr	w4, [sp, #160]
  436918:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43691c:	b.eq	436d48 <ASN1_generate_nconf@plt+0x183d8>  // b.none
  436920:	ldr	x0, [sp, #112]
  436924:	add	x2, sp, #0xb8
  436928:	mov	x3, #0x0                   	// #0
  43692c:	mov	x1, #0x0                   	// #0
  436930:	str	w4, [sp, #152]
  436934:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  436938:	ldr	w4, [sp, #152]
  43693c:	cbz	w0, 437258 <ASN1_generate_nconf@plt+0x188e8>
  436940:	cmp	w20, #0x2
  436944:	b.eq	4370ec <ASN1_generate_nconf@plt+0x1877c>  // b.none
  436948:	cmp	w20, #0x3
  43694c:	b.eq	4370bc <ASN1_generate_nconf@plt+0x1874c>  // b.none
  436950:	cmp	w20, #0x1
  436954:	b.eq	437060 <ASN1_generate_nconf@plt+0x186f0>  // b.none
  436958:	cbnz	w21, 436de0 <ASN1_generate_nconf@plt+0x18470>
  43695c:	mov	x21, #0x0                   	// #0
  436960:	cbz	x27, 4371d0 <ASN1_generate_nconf@plt+0x18860>
  436964:	mov	x0, x27
  436968:	bl	41cd50 <OBJ_sn2nid@plt>
  43696c:	cbnz	w0, 43697c <ASN1_generate_nconf@plt+0x1800c>
  436970:	mov	x0, x27
  436974:	bl	41cf90 <OBJ_ln2nid@plt>
  436978:	cbz	w0, 4373b8 <ASN1_generate_nconf@plt+0x18a48>
  43697c:	mov	x1, x21
  436980:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  436984:	mov	x23, x0
  436988:	mov	w0, #0xffffffff            	// #-1
  43698c:	str	w0, [sp, #104]
  436990:	cbz	x23, 436de8 <ASN1_generate_nconf@plt+0x18478>
  436994:	cmp	w22, #0x100
  436998:	b.eq	4371b8 <ASN1_generate_nconf@plt+0x18848>  // b.none
  43699c:	b.gt	436e74 <ASN1_generate_nconf@plt+0x18504>
  4369a0:	cmp	w22, #0x10
  4369a4:	b.eq	43721c <ASN1_generate_nconf@plt+0x188ac>  // b.none
  4369a8:	cmp	w22, #0x20
  4369ac:	b.ne	436e60 <ASN1_generate_nconf@plt+0x184f0>  // b.any
  4369b0:	mov	x0, x23
  4369b4:	bl	41b530 <EVP_PKEY_verify_recover_init@plt>
  4369b8:	cmp	w0, #0x0
  4369bc:	b.le	437054 <ASN1_generate_nconf@plt+0x186e4>
  4369c0:	ldr	x0, [sp, #184]
  4369c4:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4369c8:	add	x20, x20, #0x1c8
  4369cc:	mov	w2, #0x1d4                 	// #468
  4369d0:	mov	x1, x20
  4369d4:	bl	41b1e0 <CRYPTO_free@plt>
  4369d8:	cbz	x28, 436a28 <ASN1_generate_nconf@plt+0x180b8>
  4369dc:	ldr	w1, [sp, #164]
  4369e0:	mov	x0, x28
  4369e4:	adrp	x5, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4369e8:	mov	x3, #0x0                   	// #0
  4369ec:	cmp	w1, #0x8
  4369f0:	add	x5, x5, #0x228
  4369f4:	csel	x4, x26, xzr, eq  // eq = none
  4369f8:	mov	w2, #0x0                   	// #0
  4369fc:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  436a00:	mov	x27, x0
  436a04:	cbz	x0, 437228 <ASN1_generate_nconf@plt+0x188b8>
  436a08:	mov	x1, x0
  436a0c:	mov	x0, x23
  436a10:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  436a14:	mov	w21, w0
  436a18:	mov	x0, x27
  436a1c:	bl	41d9c0 <EVP_PKEY_free@plt>
  436a20:	cmp	w21, #0x0
  436a24:	b.le	436e10 <ASN1_generate_nconf@plt+0x184a0>
  436a28:	cbz	x24, 436e90 <ASN1_generate_nconf@plt+0x18520>
  436a2c:	mov	x0, x24
  436a30:	bl	41dfd0 <OPENSSL_sk_num@plt>
  436a34:	mov	w21, w0
  436a38:	cmp	w0, #0x0
  436a3c:	b.le	436e90 <ASN1_generate_nconf@plt+0x18520>
  436a40:	mov	w27, #0x0                   	// #0
  436a44:	b	436a54 <ASN1_generate_nconf@plt+0x180e4>
  436a48:	add	w27, w27, #0x1
  436a4c:	cmp	w27, w21
  436a50:	b.eq	436e90 <ASN1_generate_nconf@plt+0x18520>  // b.none
  436a54:	mov	w1, w27
  436a58:	mov	x0, x24
  436a5c:	bl	419630 <OPENSSL_sk_value@plt>
  436a60:	mov	x28, x0
  436a64:	mov	x1, x28
  436a68:	mov	x0, x23
  436a6c:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  436a70:	cmp	w0, #0x0
  436a74:	b.gt	436a48 <ASN1_generate_nconf@plt+0x180d8>
  436a78:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436a7c:	mov	x3, x28
  436a80:	mov	x2, x25
  436a84:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436a88:	ldr	x0, [x22, #56]
  436a8c:	add	x1, x1, #0x278
  436a90:	mov	w19, #0x1                   	// #1
  436a94:	mov	x21, #0x0                   	// #0
  436a98:	mov	x25, #0x0                   	// #0
  436a9c:	mov	x28, #0x0                   	// #0
  436aa0:	bl	419740 <BIO_printf@plt>
  436aa4:	ldr	x0, [x22, #56]
  436aa8:	bl	41e7f0 <ERR_print_errors@plt>
  436aac:	mov	x0, x23
  436ab0:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  436ab4:	mov	x0, x26
  436ab8:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  436abc:	mov	x0, x28
  436ac0:	bl	41df00 <BIO_free@plt>
  436ac4:	mov	x0, x25
  436ac8:	bl	41ce30 <BIO_free_all@plt>
  436acc:	ldr	x0, [sp, #168]
  436ad0:	mov	x1, x20
  436ad4:	mov	w2, #0x166                 	// #358
  436ad8:	bl	41b1e0 <CRYPTO_free@plt>
  436adc:	mov	x0, x21
  436ae0:	mov	x1, x20
  436ae4:	mov	w2, #0x167                 	// #359
  436ae8:	bl	41b1e0 <CRYPTO_free@plt>
  436aec:	ldr	x0, [sp, #176]
  436af0:	mov	x1, x20
  436af4:	mov	w2, #0x168                 	// #360
  436af8:	bl	41b1e0 <CRYPTO_free@plt>
  436afc:	mov	x0, x24
  436b00:	bl	41ddd0 <OPENSSL_sk_free@plt>
  436b04:	mov	w0, w19
  436b08:	ldp	x19, x20, [sp, #16]
  436b0c:	ldp	x21, x22, [sp, #32]
  436b10:	ldp	x23, x24, [sp, #48]
  436b14:	ldp	x25, x26, [sp, #64]
  436b18:	ldp	x27, x28, [sp, #80]
  436b1c:	ldp	x29, x30, [sp], #192
  436b20:	ret
  436b24:	mov	w21, #0x1                   	// #1
  436b28:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436b2c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436b30:	add	x2, sp, #0xa0
  436b34:	mov	x1, #0x12                  	// #18
  436b38:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  436b3c:	cbnz	w0, 4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436b40:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436b44:	ldr	x0, [x3, #56]
  436b48:	mov	x2, x25
  436b4c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  436b50:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436b54:	add	x1, x1, #0xd68
  436b58:	add	x20, x20, #0x1c8
  436b5c:	mov	w19, #0x1                   	// #1
  436b60:	mov	x21, #0x0                   	// #0
  436b64:	mov	x23, #0x0                   	// #0
  436b68:	mov	x25, #0x0                   	// #0
  436b6c:	mov	x28, #0x0                   	// #0
  436b70:	bl	419740 <BIO_printf@plt>
  436b74:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436b78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436b7c:	mov	x27, x0
  436b80:	mov	w20, #0x0                   	// #0
  436b84:	mov	w22, #0x400                 	// #1024
  436b88:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436b8c:	sub	w1, w1, #0x5dd
  436b90:	cmp	w1, #0x1
  436b94:	b.hi	4368a0 <ASN1_generate_nconf@plt+0x17f30>  // b.pmore
  436b98:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  436b9c:	cbnz	w0, 4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436ba0:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436ba4:	mov	w19, #0x1                   	// #1
  436ba8:	add	x20, x20, #0x1c8
  436bac:	mov	x21, #0x0                   	// #0
  436bb0:	mov	x23, #0x0                   	// #0
  436bb4:	mov	x25, #0x0                   	// #0
  436bb8:	mov	x28, #0x0                   	// #0
  436bbc:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436bc0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436bc4:	mov	w2, #0xa                   	// #10
  436bc8:	mov	x1, #0x0                   	// #0
  436bcc:	bl	41d2c0 <strtol@plt>
  436bd0:	str	w0, [sp, #136]
  436bd4:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436bd8:	cbz	x24, 436dd0 <ASN1_generate_nconf@plt+0x18460>
  436bdc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436be0:	mov	x1, x0
  436be4:	mov	x0, x24
  436be8:	bl	41cf70 <OPENSSL_sk_push@plt>
  436bec:	cbnz	w0, 4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436bf0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436bf4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  436bf8:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436bfc:	add	x1, x1, #0xfb0
  436c00:	ldr	x0, [x0, #56]
  436c04:	add	x20, x20, #0x1c8
  436c08:	mov	w19, #0x1                   	// #1
  436c0c:	mov	x21, #0x0                   	// #0
  436c10:	mov	x23, #0x0                   	// #0
  436c14:	mov	x25, #0x0                   	// #0
  436c18:	mov	x28, #0x0                   	// #0
  436c1c:	bl	41a980 <BIO_puts@plt>
  436c20:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436c24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436c28:	add	x2, sp, #0xa4
  436c2c:	mov	x1, #0x12                  	// #18
  436c30:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  436c34:	cbnz	w0, 4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c38:	b	436b40 <ASN1_generate_nconf@plt+0x181d0>
  436c3c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436c40:	str	x0, [sp, #112]
  436c44:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c48:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436c4c:	mov	x28, x0
  436c50:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c54:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436c58:	str	x0, [sp, #104]
  436c5c:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c60:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436c64:	str	x0, [sp, #96]
  436c68:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c6c:	mov	w22, #0x200                 	// #512
  436c70:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c74:	mov	w22, #0x100                 	// #256
  436c78:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c7c:	mov	w0, #0x1                   	// #1
  436c80:	str	w0, [sp, #148]
  436c84:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c88:	mov	w22, #0x20                  	// #32
  436c8c:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c90:	mov	w22, #0x10                  	// #16
  436c94:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436c98:	mov	w22, #0x8                   	// #8
  436c9c:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436ca0:	mov	w0, #0x1                   	// #1
  436ca4:	str	w0, [sp, #140]
  436ca8:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436cac:	mov	w0, #0x1                   	// #1
  436cb0:	str	w0, [sp, #144]
  436cb4:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436cb8:	mov	w20, #0x3                   	// #3
  436cbc:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436cc0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436cc4:	str	x0, [sp, #120]
  436cc8:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436ccc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436cd0:	str	x0, [sp, #128]
  436cd4:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436cd8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  436cdc:	mov	w1, #0x0                   	// #0
  436ce0:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  436ce4:	mov	x26, x0
  436ce8:	b	4368a0 <ASN1_generate_nconf@plt+0x17f30>
  436cec:	mov	x0, x23
  436cf0:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436cf4:	mov	w19, #0x0                   	// #0
  436cf8:	add	x20, x20, #0x1c8
  436cfc:	mov	x21, #0x0                   	// #0
  436d00:	mov	x23, #0x0                   	// #0
  436d04:	mov	x25, #0x0                   	// #0
  436d08:	mov	x28, #0x0                   	// #0
  436d0c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  436d10:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436d14:	ldr	x0, [sp, #104]
  436d18:	cbz	x0, 4372f8 <ASN1_generate_nconf@plt+0x18988>
  436d1c:	cmp	w22, #0x400
  436d20:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  436d24:	b.ne	437268 <ASN1_generate_nconf@plt+0x188f8>  // b.any
  436d28:	cmp	w22, #0x8
  436d2c:	str	xzr, [sp, #184]
  436d30:	cset	w0, eq  // eq = none
  436d34:	str	w0, [sp, #156]
  436d38:	cmp	w22, #0x200
  436d3c:	ldr	w4, [sp, #160]
  436d40:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  436d44:	b.ne	436d54 <ASN1_generate_nconf@plt+0x183e4>  // b.any
  436d48:	str	wzr, [sp, #156]
  436d4c:	cmp	w22, #0x400
  436d50:	b.ne	436920 <ASN1_generate_nconf@plt+0x17fb0>  // b.any
  436d54:	cmp	x27, #0x0
  436d58:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  436d5c:	b.eq	436920 <ASN1_generate_nconf@plt+0x17fb0>  // b.none
  436d60:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436d64:	add	x1, x1, #0x198
  436d68:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436d6c:	ldr	x0, [x3, #56]
  436d70:	str	x3, [sp, #96]
  436d74:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436d78:	bl	419740 <BIO_printf@plt>
  436d7c:	ldr	x0, [sp, #184]
  436d80:	add	x20, x20, #0x1c8
  436d84:	mov	x1, x20
  436d88:	mov	w2, #0x1d4                 	// #468
  436d8c:	bl	41b1e0 <CRYPTO_free@plt>
  436d90:	ldr	x3, [sp, #96]
  436d94:	mov	x2, x25
  436d98:	ldr	x0, [x3, #56]
  436d9c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436da0:	add	x1, x1, #0x208
  436da4:	str	x3, [sp, #96]
  436da8:	mov	w19, #0x1                   	// #1
  436dac:	mov	x21, #0x0                   	// #0
  436db0:	bl	419740 <BIO_printf@plt>
  436db4:	mov	x23, #0x0                   	// #0
  436db8:	ldr	x3, [sp, #96]
  436dbc:	mov	x25, #0x0                   	// #0
  436dc0:	mov	x28, #0x0                   	// #0
  436dc4:	ldr	x0, [x3, #56]
  436dc8:	bl	41e7f0 <ERR_print_errors@plt>
  436dcc:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436dd0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  436dd4:	mov	x24, x0
  436dd8:	cbnz	x0, 436bdc <ASN1_generate_nconf@plt+0x1826c>
  436ddc:	b	436bf0 <ASN1_generate_nconf@plt+0x18280>
  436de0:	mov	x21, x26
  436de4:	cbnz	x27, 436964 <ASN1_generate_nconf@plt+0x17ff4>
  436de8:	ldr	x0, [sp, #184]
  436dec:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436df0:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436df4:	add	x20, x20, #0x1c8
  436df8:	mov	x1, x20
  436dfc:	mov	w2, #0x1d4                 	// #468
  436e00:	str	x3, [sp, #96]
  436e04:	bl	41b1e0 <CRYPTO_free@plt>
  436e08:	ldr	x3, [sp, #96]
  436e0c:	b	436d94 <ASN1_generate_nconf@plt+0x18424>
  436e10:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  436e14:	str	x3, [sp, #112]
  436e18:	ldr	x0, [x3, #56]
  436e1c:	bl	41e7f0 <ERR_print_errors@plt>
  436e20:	ldr	x3, [sp, #112]
  436e24:	cbnz	w21, 436a28 <ASN1_generate_nconf@plt+0x180b8>
  436e28:	ldr	x0, [x3, #56]
  436e2c:	mov	x2, x25
  436e30:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436e34:	add	x1, x1, #0x258
  436e38:	str	x3, [sp, #96]
  436e3c:	mov	w19, #0x1                   	// #1
  436e40:	bl	419740 <BIO_printf@plt>
  436e44:	mov	x21, #0x0                   	// #0
  436e48:	ldr	x3, [sp, #96]
  436e4c:	mov	x25, #0x0                   	// #0
  436e50:	mov	x28, #0x0                   	// #0
  436e54:	ldr	x0, [x3, #56]
  436e58:	bl	41e7f0 <ERR_print_errors@plt>
  436e5c:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  436e60:	cmp	w22, #0x8
  436e64:	b.ne	437054 <ASN1_generate_nconf@plt+0x186e4>  // b.any
  436e68:	mov	x0, x23
  436e6c:	bl	41a650 <EVP_PKEY_sign_init@plt>
  436e70:	b	4369b8 <ASN1_generate_nconf@plt+0x18048>
  436e74:	cmp	w22, #0x200
  436e78:	b.eq	4371e4 <ASN1_generate_nconf@plt+0x18874>  // b.none
  436e7c:	cmp	w22, #0x400
  436e80:	b.ne	437054 <ASN1_generate_nconf@plt+0x186e4>  // b.any
  436e84:	mov	x0, x23
  436e88:	bl	41d550 <EVP_PKEY_derive_init@plt>
  436e8c:	b	4369b8 <ASN1_generate_nconf@plt+0x18048>
  436e90:	ldr	x0, [sp, #96]
  436e94:	cmp	x0, #0x0
  436e98:	ccmp	w22, #0x10, #0x4, ne  // ne = any
  436e9c:	b.ne	43718c <ASN1_generate_nconf@plt+0x1881c>  // b.any
  436ea0:	ldr	x0, [sp, #96]
  436ea4:	cmp	x0, #0x0
  436ea8:	ccmp	w22, #0x10, #0x0, eq  // eq = none
  436eac:	b.eq	4371f0 <ASN1_generate_nconf@plt+0x18880>  // b.none
  436eb0:	cmp	w22, #0x400
  436eb4:	b.eq	437184 <ASN1_generate_nconf@plt+0x18814>  // b.none
  436eb8:	ldr	x0, [sp, #128]
  436ebc:	mov	w2, #0x2                   	// #2
  436ec0:	mov	w1, #0x72                  	// #114
  436ec4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  436ec8:	mov	x28, x0
  436ecc:	cbz	x0, 4372e8 <ASN1_generate_nconf@plt+0x18978>
  436ed0:	ldr	x0, [sp, #120]
  436ed4:	mov	w2, #0x2                   	// #2
  436ed8:	mov	w1, #0x77                  	// #119
  436edc:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  436ee0:	mov	x25, x0
  436ee4:	cbz	x0, 4372dc <ASN1_generate_nconf@plt+0x1896c>
  436ee8:	ldr	x0, [sp, #96]
  436eec:	cbz	x0, 43717c <ASN1_generate_nconf@plt+0x1880c>
  436ef0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  436ef4:	add	x1, x1, #0xd28
  436ef8:	bl	41b1c0 <BIO_new_file@plt>
  436efc:	mov	x21, x0
  436f00:	cbz	x0, 437354 <ASN1_generate_nconf@plt+0x189e4>
  436f04:	mov	x2, x0
  436f08:	ldr	w0, [sp, #104]
  436f0c:	add	w1, w0, w0, lsl #2
  436f10:	add	x0, sp, #0xb0
  436f14:	lsl	w1, w1, #1
  436f18:	bl	459960 <ASN1_generate_nconf@plt+0x3aff0>
  436f1c:	mov	w1, w0
  436f20:	mov	x0, x21
  436f24:	mov	w21, w1
  436f28:	bl	41df00 <BIO_free@plt>
  436f2c:	tbnz	w21, #31, 437034 <ASN1_generate_nconf@plt+0x186c4>
  436f30:	cbz	x28, 437138 <ASN1_generate_nconf@plt+0x187c8>
  436f34:	ldr	w0, [sp, #104]
  436f38:	mov	x2, x28
  436f3c:	add	w27, w0, w0, lsl #2
  436f40:	add	x0, sp, #0xa8
  436f44:	lsl	w1, w27, #1
  436f48:	bl	459960 <ASN1_generate_nconf@plt+0x3aff0>
  436f4c:	sxtw	x27, w0
  436f50:	tbnz	w27, #31, 4373e0 <ASN1_generate_nconf@plt+0x18a70>
  436f54:	ldr	w0, [sp, #148]
  436f58:	cbz	w0, 436f9c <ASN1_generate_nconf@plt+0x1862c>
  436f5c:	sxtw	x3, w27
  436f60:	cmp	xzr, x3, lsr #1
  436f64:	lsr	x7, x3, #1
  436f68:	b.eq	436f9c <ASN1_generate_nconf@plt+0x1862c>  // b.none
  436f6c:	sub	x3, x3, #0x1
  436f70:	mov	x0, #0x0                   	// #0
  436f74:	ldr	x1, [sp, #168]
  436f78:	sub	x2, x3, x0
  436f7c:	ldrb	w5, [x1, x2]
  436f80:	ldrb	w4, [x1, x0]
  436f84:	strb	w5, [x1, x0]
  436f88:	add	x0, x0, #0x1
  436f8c:	cmp	x0, x7
  436f90:	ldr	x1, [sp, #168]
  436f94:	strb	w4, [x1, x2]
  436f98:	b.ne	436f74 <ASN1_generate_nconf@plt+0x18604>  // b.any
  436f9c:	cmp	w27, #0x40
  436fa0:	b.le	43713c <ASN1_generate_nconf@plt+0x187cc>
  436fa4:	sub	w0, w22, #0x10
  436fa8:	ands	w0, w0, #0xffffffef
  436fac:	ldr	w0, [sp, #156]
  436fb0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  436fb4:	b.ne	437384 <ASN1_generate_nconf@plt+0x18a14>  // b.any
  436fb8:	ldr	w0, [sp, #136]
  436fbc:	cbz	w0, 43728c <ASN1_generate_nconf@plt+0x1891c>
  436fc0:	sxtw	x0, w0
  436fc4:	str	x0, [sp, #184]
  436fc8:	ldr	w0, [sp, #136]
  436fcc:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  436fd0:	add	x1, x1, #0x3d8
  436fd4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  436fd8:	mov	x2, x0
  436fdc:	ldr	x4, [sp, #168]
  436fe0:	mov	x5, x27
  436fe4:	mov	x21, x0
  436fe8:	add	x3, sp, #0xb8
  436fec:	mov	w1, w22
  436ff0:	mov	x0, x23
  436ff4:	bl	4367c8 <ASN1_generate_nconf@plt+0x17e58>
  436ff8:	cmp	w0, #0x0
  436ffc:	b.gt	437374 <ASN1_generate_nconf@plt+0x18a04>
  437000:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437004:	str	x3, [sp, #96]
  437008:	cmp	w22, #0x400
  43700c:	ldr	x0, [x3, #56]
  437010:	b.eq	4373a4 <ASN1_generate_nconf@plt+0x18a34>  // b.none
  437014:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437018:	add	x1, x1, #0x3e8
  43701c:	bl	41a980 <BIO_puts@plt>
  437020:	ldr	x3, [sp, #96]
  437024:	mov	w19, #0x1                   	// #1
  437028:	ldr	x0, [x3, #56]
  43702c:	bl	41e7f0 <ERR_print_errors@plt>
  437030:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437034:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437038:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43703c:	mov	w19, #0x1                   	// #1
  437040:	add	x1, x1, #0x318
  437044:	ldr	x0, [x0, #56]
  437048:	mov	x21, #0x0                   	// #0
  43704c:	bl	419740 <BIO_printf@plt>
  437050:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437054:	mov	x0, x23
  437058:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  43705c:	b	436de8 <ASN1_generate_nconf@plt+0x18478>
  437060:	ldr	x0, [sp, #104]
  437064:	mov	w1, w4
  437068:	ldr	x3, [sp, #184]
  43706c:	mov	x4, x26
  437070:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  437074:	mov	w2, #0x0                   	// #0
  437078:	add	x5, x5, #0x808
  43707c:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  437080:	mov	x20, x0
  437084:	cmp	w21, #0x0
  437088:	csel	x21, x26, xzr, ne  // ne = any
  43708c:	cbnz	x27, 436964 <ASN1_generate_nconf@plt+0x17ff4>
  437090:	cbz	x20, 4371d0 <ASN1_generate_nconf@plt+0x18860>
  437094:	mov	x0, x20
  437098:	bl	41c3f0 <EVP_PKEY_size@plt>
  43709c:	mov	x1, x21
  4370a0:	str	w0, [sp, #104]
  4370a4:	mov	x0, x20
  4370a8:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  4370ac:	mov	x23, x0
  4370b0:	mov	x0, x20
  4370b4:	bl	41d9c0 <EVP_PKEY_free@plt>
  4370b8:	b	436990 <ASN1_generate_nconf@plt+0x18020>
  4370bc:	ldr	x0, [sp, #104]
  4370c0:	mov	w1, w4
  4370c4:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4370c8:	add	x2, x2, #0x1d8
  4370cc:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  4370d0:	mov	x23, x0
  4370d4:	cbz	x0, 4371c4 <ASN1_generate_nconf@plt+0x18854>
  4370d8:	bl	41a4c0 <X509_get_pubkey@plt>
  4370dc:	mov	x20, x0
  4370e0:	mov	x0, x23
  4370e4:	bl	41e260 <X509_free@plt>
  4370e8:	b	437084 <ASN1_generate_nconf@plt+0x18714>
  4370ec:	ldr	x0, [sp, #104]
  4370f0:	mov	w1, w4
  4370f4:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  4370f8:	mov	x4, x26
  4370fc:	add	x5, x5, #0x7f8
  437100:	mov	x3, #0x0                   	// #0
  437104:	mov	w2, #0x0                   	// #0
  437108:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  43710c:	mov	x20, x0
  437110:	b	437084 <ASN1_generate_nconf@plt+0x18714>
  437114:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437118:	mov	x2, x25
  43711c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437120:	add	x1, x1, #0x108
  437124:	ldr	x0, [x3, #56]
  437128:	str	x3, [sp, #96]
  43712c:	bl	419740 <BIO_printf@plt>
  437130:	ldr	x3, [sp, #96]
  437134:	b	436b44 <ASN1_generate_nconf@plt+0x181d4>
  437138:	mov	x27, #0x0                   	// #0
  43713c:	cmp	w22, #0x10
  437140:	b.ne	436fb8 <ASN1_generate_nconf@plt+0x18648>  // b.any
  437144:	ldp	x3, x1, [sp, #168]
  437148:	mov	x4, x27
  43714c:	sxtw	x2, w21
  437150:	mov	x0, x23
  437154:	bl	41e410 <EVP_PKEY_verify@plt>
  437158:	cmp	w0, #0x1
  43715c:	b.eq	437400 <ASN1_generate_nconf@plt+0x18a90>  // b.none
  437160:	mov	x0, x25
  437164:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437168:	mov	w19, #0x1                   	// #1
  43716c:	add	x1, x1, #0x3b8
  437170:	mov	x21, #0x0                   	// #0
  437174:	bl	41a980 <BIO_puts@plt>
  437178:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  43717c:	mov	w21, #0xffffffff            	// #-1
  437180:	b	436f30 <ASN1_generate_nconf@plt+0x185c0>
  437184:	mov	x28, #0x0                   	// #0
  437188:	b	436ed0 <ASN1_generate_nconf@plt+0x18560>
  43718c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437190:	mov	x2, x25
  437194:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437198:	mov	w19, #0x1                   	// #1
  43719c:	ldr	x0, [x0, #56]
  4371a0:	add	x1, x1, #0x298
  4371a4:	mov	x21, #0x0                   	// #0
  4371a8:	mov	x25, #0x0                   	// #0
  4371ac:	mov	x28, #0x0                   	// #0
  4371b0:	bl	419740 <BIO_printf@plt>
  4371b4:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  4371b8:	mov	x0, x23
  4371bc:	bl	41a600 <EVP_PKEY_encrypt_init@plt>
  4371c0:	b	4369b8 <ASN1_generate_nconf@plt+0x18048>
  4371c4:	cbz	w21, 43695c <ASN1_generate_nconf@plt+0x17fec>
  4371c8:	mov	x21, x26
  4371cc:	cbnz	x27, 436964 <ASN1_generate_nconf@plt+0x17ff4>
  4371d0:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4371d4:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4371d8:	str	x3, [sp, #96]
  4371dc:	ldr	x0, [sp, #184]
  4371e0:	b	436d80 <ASN1_generate_nconf@plt+0x18410>
  4371e4:	mov	x0, x23
  4371e8:	bl	41c4e0 <EVP_PKEY_decrypt_init@plt>
  4371ec:	b	4369b8 <ASN1_generate_nconf@plt+0x18048>
  4371f0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4371f4:	mov	x2, x25
  4371f8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4371fc:	mov	w19, #0x1                   	// #1
  437200:	ldr	x0, [x0, #56]
  437204:	add	x1, x1, #0x2c8
  437208:	mov	x21, #0x0                   	// #0
  43720c:	mov	x25, #0x0                   	// #0
  437210:	mov	x28, #0x0                   	// #0
  437214:	bl	419740 <BIO_printf@plt>
  437218:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  43721c:	mov	x0, x23
  437220:	bl	41c780 <EVP_PKEY_verify_init@plt>
  437224:	b	4369b8 <ASN1_generate_nconf@plt+0x18048>
  437228:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43722c:	mov	x2, x28
  437230:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437234:	add	x1, x1, #0x238
  437238:	ldr	x0, [x3, #56]
  43723c:	str	x3, [sp, #96]
  437240:	bl	419740 <BIO_printf@plt>
  437244:	ldr	x3, [sp, #96]
  437248:	ldr	x0, [x3, #56]
  43724c:	bl	41e7f0 <ERR_print_errors@plt>
  437250:	ldr	x3, [sp, #96]
  437254:	b	436e28 <ASN1_generate_nconf@plt+0x184b8>
  437258:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43725c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437260:	add	x1, x1, #0x40
  437264:	b	436d6c <ASN1_generate_nconf@plt+0x183fc>
  437268:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43726c:	mov	x2, x25
  437270:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437274:	add	x1, x1, #0x168
  437278:	ldr	x0, [x3, #56]
  43727c:	str	x3, [sp, #96]
  437280:	bl	419740 <BIO_printf@plt>
  437284:	ldr	x3, [sp, #96]
  437288:	b	436b44 <ASN1_generate_nconf@plt+0x181d4>
  43728c:	ldr	x4, [sp, #168]
  437290:	mov	x5, x27
  437294:	add	x3, sp, #0xb8
  437298:	mov	w1, w22
  43729c:	mov	x0, x23
  4372a0:	mov	x2, #0x0                   	// #0
  4372a4:	bl	4367c8 <ASN1_generate_nconf@plt+0x17e58>
  4372a8:	cmp	w0, #0x0
  4372ac:	b.le	43737c <ASN1_generate_nconf@plt+0x18a0c>
  4372b0:	ldr	x2, [sp, #184]
  4372b4:	mov	x21, #0x0                   	// #0
  4372b8:	cbnz	x2, 437418 <ASN1_generate_nconf@plt+0x18aa8>
  4372bc:	ldr	w0, [sp, #144]
  4372c0:	cbnz	w0, 437328 <ASN1_generate_nconf@plt+0x189b8>
  4372c4:	ldr	w0, [sp, #140]
  4372c8:	mov	x1, x21
  4372cc:	cbz	w0, 43731c <ASN1_generate_nconf@plt+0x189ac>
  4372d0:	mov	x0, x25
  4372d4:	bl	41a020 <BIO_dump@plt>
  4372d8:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  4372dc:	mov	x21, #0x0                   	// #0
  4372e0:	mov	w19, #0x1                   	// #1
  4372e4:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  4372e8:	mov	x21, #0x0                   	// #0
  4372ec:	mov	x25, #0x0                   	// #0
  4372f0:	mov	w19, #0x1                   	// #1
  4372f4:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  4372f8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4372fc:	mov	x2, x25
  437300:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437304:	add	x1, x1, #0x138
  437308:	ldr	x0, [x3, #56]
  43730c:	str	x3, [sp, #96]
  437310:	bl	419740 <BIO_printf@plt>
  437314:	ldr	x3, [sp, #96]
  437318:	b	436b44 <ASN1_generate_nconf@plt+0x181d4>
  43731c:	mov	x0, x25
  437320:	bl	41cb90 <BIO_write@plt>
  437324:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437328:	mov	x1, x21
  43732c:	mov	x0, x25
  437330:	mov	w4, #0xffffffff            	// #-1
  437334:	mov	w3, #0x1                   	// #1
  437338:	bl	41b5d0 <ASN1_parse_dump@plt>
  43733c:	cbnz	w0, 436aac <ASN1_generate_nconf@plt+0x1813c>
  437340:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437344:	mov	w19, #0x0                   	// #0
  437348:	ldr	x0, [x0, #56]
  43734c:	bl	41e7f0 <ERR_print_errors@plt>
  437350:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437354:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437358:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43735c:	ldr	x2, [sp, #96]
  437360:	add	x1, x1, #0x2f8
  437364:	ldr	x0, [x0, #56]
  437368:	mov	w19, #0x1                   	// #1
  43736c:	bl	419740 <BIO_printf@plt>
  437370:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437374:	ldr	x2, [sp, #184]
  437378:	b	4372bc <ASN1_generate_nconf@plt+0x1894c>
  43737c:	mov	x21, #0x0                   	// #0
  437380:	b	437000 <ASN1_generate_nconf@plt+0x18690>
  437384:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437388:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43738c:	mov	w19, #0x1                   	// #1
  437390:	add	x1, x1, #0x358
  437394:	ldr	x0, [x0, #56]
  437398:	mov	x21, #0x0                   	// #0
  43739c:	bl	419740 <BIO_printf@plt>
  4373a0:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  4373a4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4373a8:	add	x1, x1, #0x408
  4373ac:	bl	41a980 <BIO_puts@plt>
  4373b0:	ldr	x3, [sp, #96]
  4373b4:	b	437024 <ASN1_generate_nconf@plt+0x186b4>
  4373b8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4373bc:	mov	x2, x27
  4373c0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4373c4:	add	x1, x1, #0x1e8
  4373c8:	ldr	x0, [x3, #56]
  4373cc:	str	x3, [sp, #96]
  4373d0:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4373d4:	bl	419740 <BIO_printf@plt>
  4373d8:	ldr	x0, [sp, #184]
  4373dc:	b	436d80 <ASN1_generate_nconf@plt+0x18410>
  4373e0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4373e4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4373e8:	mov	w19, #0x1                   	// #1
  4373ec:	add	x1, x1, #0x338
  4373f0:	ldr	x0, [x0, #56]
  4373f4:	mov	x21, #0x0                   	// #0
  4373f8:	bl	419740 <BIO_printf@plt>
  4373fc:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437400:	mov	x0, x25
  437404:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437408:	mov	x21, #0x0                   	// #0
  43740c:	add	x1, x1, #0x390
  437410:	bl	41a980 <BIO_puts@plt>
  437414:	b	436aac <ASN1_generate_nconf@plt+0x1813c>
  437418:	str	w2, [sp, #136]
  43741c:	b	436fc8 <ASN1_generate_nconf@plt+0x18658>
  437420:	stp	x29, x30, [sp, #-112]!
  437424:	mov	x29, sp
  437428:	stp	x19, x20, [sp, #16]
  43742c:	adrp	x19, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437430:	add	x19, x19, #0xbb0
  437434:	mov	x2, x19
  437438:	stp	x21, x22, [sp, #32]
  43743c:	mov	w20, #0x0                   	// #0
  437440:	stp	x23, x24, [sp, #48]
  437444:	mov	w21, #0x0                   	// #0
  437448:	mov	w23, #0x0                   	// #0
  43744c:	stp	x25, x26, [sp, #64]
  437450:	mov	w22, #0x0                   	// #0
  437454:	mov	w25, #0x14                  	// #20
  437458:	str	x27, [sp, #80]
  43745c:	str	xzr, [sp, #104]
  437460:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  437464:	mov	x24, x0
  437468:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43746c:	cbz	w0, 437498 <ASN1_generate_nconf@plt+0x18b28>
  437470:	cmp	w0, #0x3
  437474:	b.eq	4375d0 <ASN1_generate_nconf@plt+0x18c60>  // b.none
  437478:	b.gt	437524 <ASN1_generate_nconf@plt+0x18bb4>
  43747c:	cmp	w0, #0x1
  437480:	b.eq	4375c0 <ASN1_generate_nconf@plt+0x18c50>  // b.none
  437484:	cmp	w0, #0x2
  437488:	b.ne	43754c <ASN1_generate_nconf@plt+0x18bdc>  // b.any
  43748c:	mov	w22, #0x1                   	// #1
  437490:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  437494:	cbnz	w0, 437470 <ASN1_generate_nconf@plt+0x18b00>
  437498:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43749c:	mov	w26, w0
  4374a0:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4374a4:	mov	x19, x0
  4374a8:	cbz	w23, 4375d8 <ASN1_generate_nconf@plt+0x18c68>
  4374ac:	cbnz	w26, 4376b8 <ASN1_generate_nconf@plt+0x18d48>
  4374b0:	cbz	w20, 437664 <ASN1_generate_nconf@plt+0x18cf4>
  4374b4:	bl	41c240 <BN_new@plt>
  4374b8:	str	x0, [sp, #104]
  4374bc:	cbz	x0, 4376dc <ASN1_generate_nconf@plt+0x18d6c>
  4374c0:	mov	w2, w21
  4374c4:	mov	w1, w20
  4374c8:	mov	x5, #0x0                   	// #0
  4374cc:	mov	x4, #0x0                   	// #0
  4374d0:	mov	x3, #0x0                   	// #0
  4374d4:	bl	41a680 <BN_generate_prime_ex@plt>
  4374d8:	cbz	w0, 4376f4 <ASN1_generate_nconf@plt+0x18d84>
  4374dc:	ldr	x0, [sp, #104]
  4374e0:	cbz	w22, 4376d0 <ASN1_generate_nconf@plt+0x18d60>
  4374e4:	bl	41c950 <BN_bn2hex@plt>
  4374e8:	mov	x19, x0
  4374ec:	cbz	x19, 4376dc <ASN1_generate_nconf@plt+0x18d6c>
  4374f0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4374f4:	mov	x2, x19
  4374f8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4374fc:	add	x1, x1, #0x5c8
  437500:	ldr	x0, [x0, #48]
  437504:	mov	w23, #0x0                   	// #0
  437508:	bl	419740 <BIO_printf@plt>
  43750c:	mov	x0, x19
  437510:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437514:	mov	w2, #0x6a                  	// #106
  437518:	add	x1, x1, #0xa80
  43751c:	bl	41b1e0 <CRYPTO_free@plt>
  437520:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  437524:	cmp	w0, #0x5
  437528:	b.eq	4375b8 <ASN1_generate_nconf@plt+0x18c48>  // b.none
  43752c:	cmp	w0, #0x6
  437530:	b.ne	437598 <ASN1_generate_nconf@plt+0x18c28>  // b.any
  437534:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  437538:	mov	w2, #0xa                   	// #10
  43753c:	mov	x1, #0x0                   	// #0
  437540:	bl	41d2c0 <strtol@plt>
  437544:	mov	w25, w0
  437548:	b	437468 <ASN1_generate_nconf@plt+0x18af8>
  43754c:	cmn	w0, #0x1
  437550:	b.ne	437468 <ASN1_generate_nconf@plt+0x18af8>  // b.any
  437554:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437558:	ldr	x0, [x19, #56]
  43755c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  437560:	mov	x2, x24
  437564:	add	x1, x1, #0xd68
  437568:	mov	w23, #0x1                   	// #1
  43756c:	bl	419740 <BIO_printf@plt>
  437570:	ldr	x0, [sp, #104]
  437574:	bl	41e870 <BN_free@plt>
  437578:	mov	w0, w23
  43757c:	ldp	x19, x20, [sp, #16]
  437580:	ldp	x21, x22, [sp, #32]
  437584:	ldp	x23, x24, [sp, #48]
  437588:	ldp	x25, x26, [sp, #64]
  43758c:	ldr	x27, [sp, #80]
  437590:	ldp	x29, x30, [sp], #112
  437594:	ret
  437598:	cmp	w0, #0x4
  43759c:	b.ne	437468 <ASN1_generate_nconf@plt+0x18af8>  // b.any
  4375a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4375a4:	mov	w2, #0xa                   	// #10
  4375a8:	mov	x1, #0x0                   	// #0
  4375ac:	bl	41d2c0 <strtol@plt>
  4375b0:	mov	w20, w0
  4375b4:	b	437468 <ASN1_generate_nconf@plt+0x18af8>
  4375b8:	mov	w21, #0x1                   	// #1
  4375bc:	b	437468 <ASN1_generate_nconf@plt+0x18af8>
  4375c0:	mov	x0, x19
  4375c4:	mov	w23, #0x0                   	// #0
  4375c8:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4375cc:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  4375d0:	mov	w23, #0x1                   	// #1
  4375d4:	b	437468 <ASN1_generate_nconf@plt+0x18af8>
  4375d8:	cbz	w26, 43769c <ASN1_generate_nconf@plt+0x18d2c>
  4375dc:	ldr	x1, [x0]
  4375e0:	cbz	x1, 437570 <ASN1_generate_nconf@plt+0x18c00>
  4375e4:	adrp	x24, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4375e8:	adrp	x21, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4375ec:	add	x24, x24, #0xa10
  4375f0:	add	x21, x21, #0xa08
  4375f4:	add	x0, sp, #0x68
  4375f8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4375fc:	cbz	w22, 43765c <ASN1_generate_nconf@plt+0x18cec>
  437600:	bl	41b640 <BN_hex2bn@plt>
  437604:	cbz	w0, 43767c <ASN1_generate_nconf@plt+0x18d0c>
  437608:	ldr	x0, [x20, #48]
  43760c:	ldr	x1, [sp, #104]
  437610:	bl	41d260 <BN_print@plt>
  437614:	ldr	x0, [sp, #104]
  437618:	mov	w1, w25
  43761c:	ldr	x26, [x20, #48]
  437620:	mov	x3, #0x0                   	// #0
  437624:	mov	x2, #0x0                   	// #0
  437628:	ldr	x27, [x19]
  43762c:	bl	41ba90 <BN_is_prime_ex@plt>
  437630:	cmp	w0, #0x0
  437634:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437638:	mov	x2, x27
  43763c:	add	x1, x1, #0xab0
  437640:	mov	x0, x26
  437644:	csel	x3, x21, x24, ne  // ne = any
  437648:	bl	419740 <BIO_printf@plt>
  43764c:	ldr	x1, [x19, #8]!
  437650:	cbz	x1, 437570 <ASN1_generate_nconf@plt+0x18c00>
  437654:	add	x0, sp, #0x68
  437658:	cbnz	w22, 437600 <ASN1_generate_nconf@plt+0x18c90>
  43765c:	bl	41e240 <BN_dec2bn@plt>
  437660:	b	437604 <ASN1_generate_nconf@plt+0x18c94>
  437664:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437668:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43766c:	add	x1, x1, #0xa30
  437670:	ldr	x0, [x0, #56]
  437674:	bl	419740 <BIO_printf@plt>
  437678:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  43767c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437680:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437684:	ldr	x2, [x19]
  437688:	add	x1, x1, #0xa90
  43768c:	ldr	x0, [x0, #56]
  437690:	mov	w23, #0x1                   	// #1
  437694:	bl	419740 <BIO_printf@plt>
  437698:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  43769c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4376a0:	mov	x2, x24
  4376a4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4376a8:	add	x1, x1, #0xa18
  4376ac:	ldr	x0, [x19, #56]
  4376b0:	bl	419740 <BIO_printf@plt>
  4376b4:	b	437558 <ASN1_generate_nconf@plt+0x18be8>
  4376b8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4376bc:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4376c0:	add	x1, x1, #0x150
  4376c4:	ldr	x0, [x19, #56]
  4376c8:	bl	419740 <BIO_printf@plt>
  4376cc:	b	437558 <ASN1_generate_nconf@plt+0x18be8>
  4376d0:	bl	41a9e0 <BN_bn2dec@plt>
  4376d4:	mov	x19, x0
  4376d8:	b	4374ec <ASN1_generate_nconf@plt+0x18b7c>
  4376dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4376e0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4376e4:	add	x1, x1, #0xa50
  4376e8:	ldr	x0, [x0, #56]
  4376ec:	bl	419740 <BIO_printf@plt>
  4376f0:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  4376f4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4376f8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4376fc:	add	x1, x1, #0xa60
  437700:	ldr	x0, [x0, #56]
  437704:	bl	419740 <BIO_printf@plt>
  437708:	b	437570 <ASN1_generate_nconf@plt+0x18c00>
  43770c:	nop
  437710:	mov	x12, #0x1080                	// #4224
  437714:	sub	sp, sp, x12
  437718:	mov	w3, #0xffffffff            	// #-1
  43771c:	stp	x29, x30, [sp]
  437720:	mov	x29, sp
  437724:	stp	x21, x22, [sp, #32]
  437728:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43772c:	add	x22, x22, #0xcd0
  437730:	mov	x2, x22
  437734:	stp	x19, x20, [sp, #16]
  437738:	mov	w21, #0x8003                	// #32771
  43773c:	stp	x23, x24, [sp, #48]
  437740:	mov	w20, #0x2                   	// #2
  437744:	mov	x24, #0x0                   	// #0
  437748:	stp	x25, x26, [sp, #64]
  43774c:	mov	x23, #0x0                   	// #0
  437750:	stp	x27, x28, [sp, #80]
  437754:	str	w3, [sp, #124]
  437758:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  43775c:	mov	x25, x0
  437760:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  437764:	mov	w19, w0
  437768:	cbz	w0, 4377a0 <ASN1_generate_nconf@plt+0x18e30>
  43776c:	cmp	w19, #0x3
  437770:	b.eq	437930 <ASN1_generate_nconf@plt+0x18fc0>  // b.none
  437774:	b.gt	437874 <ASN1_generate_nconf@plt+0x18f04>
  437778:	cmp	w19, #0x1
  43777c:	b.eq	43791c <ASN1_generate_nconf@plt+0x18fac>  // b.none
  437780:	cmp	w19, #0x2
  437784:	b.ne	4378a0 <ASN1_generate_nconf@plt+0x18f30>  // b.any
  437788:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43778c:	mov	x24, x0
  437790:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  437794:	mov	w19, w0
  437798:	cbnz	w0, 43776c <ASN1_generate_nconf@plt+0x18dfc>
  43779c:	nop
  4377a0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4377a4:	mov	w21, w0
  4377a8:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4377ac:	cmp	w21, #0x1
  4377b0:	b.eq	4379e4 <ASN1_generate_nconf@plt+0x19074>  // b.none
  4377b4:	cmp	w21, #0x0
  4377b8:	b.gt	4379cc <ASN1_generate_nconf@plt+0x1905c>
  4377bc:	mov	x0, x24
  4377c0:	mov	w2, w20
  4377c4:	mov	w1, #0x77                  	// #119
  4377c8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4377cc:	mov	x21, x0
  4377d0:	cbz	x0, 437894 <ASN1_generate_nconf@plt+0x18f24>
  4377d4:	mov	w0, #0x8003                	// #32771
  4377d8:	cmp	w20, w0
  4377dc:	b.eq	437944 <ASN1_generate_nconf@plt+0x18fd4>  // b.none
  4377e0:	ldr	w22, [sp, #124]
  4377e4:	cmp	w22, #0x0
  4377e8:	b.le	437854 <ASN1_generate_nconf@plt+0x18ee4>
  4377ec:	adrp	x25, 466000 <ASN1_generate_nconf@plt+0x47690>
  4377f0:	add	x25, x25, #0x7f0
  4377f4:	add	x0, sp, #0x81
  4377f8:	mov	w26, #0x1000                	// #4096
  4377fc:	mov	w27, #0x8001                	// #32769
  437800:	str	x0, [sp, #104]
  437804:	cmp	w22, #0x1, lsl #12
  437808:	add	x0, sp, #0x80
  43780c:	csel	w22, w22, w26, le
  437810:	mov	w1, w22
  437814:	bl	41d790 <RAND_bytes@plt>
  437818:	cmp	w0, #0x0
  43781c:	b.le	437984 <ASN1_generate_nconf@plt+0x19014>
  437820:	cmp	w20, w27
  437824:	b.eq	43798c <ASN1_generate_nconf@plt+0x1901c>  // b.none
  437828:	mov	w2, w22
  43782c:	add	x1, sp, #0x80
  437830:	mov	x0, x21
  437834:	bl	41cb90 <BIO_write@plt>
  437838:	cmp	w0, w22
  43783c:	b.ne	437984 <ASN1_generate_nconf@plt+0x19014>  // b.any
  437840:	ldr	w0, [sp, #124]
  437844:	sub	w22, w0, w22
  437848:	str	w22, [sp, #124]
  43784c:	cmp	w22, #0x0
  437850:	b.gt	437804 <ASN1_generate_nconf@plt+0x18e94>
  437854:	mov	w0, #0x8001                	// #32769
  437858:	cmp	w20, w0
  43785c:	b.ne	437968 <ASN1_generate_nconf@plt+0x18ff8>  // b.any
  437860:	mov	x0, x21
  437864:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  437868:	add	x1, x1, #0xa60
  43786c:	bl	41a980 <BIO_puts@plt>
  437870:	b	437968 <ASN1_generate_nconf@plt+0x18ff8>
  437874:	cmp	w19, #0x5
  437878:	b.eq	437914 <ASN1_generate_nconf@plt+0x18fa4>  // b.none
  43787c:	b.le	437908 <ASN1_generate_nconf@plt+0x18f98>
  437880:	sub	w19, w19, #0x5dd
  437884:	cmp	w19, #0x1
  437888:	b.hi	437760 <ASN1_generate_nconf@plt+0x18df0>  // b.pmore
  43788c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  437890:	cbnz	w0, 437760 <ASN1_generate_nconf@plt+0x18df0>
  437894:	mov	x21, #0x0                   	// #0
  437898:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43789c:	b	4378c4 <ASN1_generate_nconf@plt+0x18f54>
  4378a0:	cmn	w19, #0x1
  4378a4:	b.ne	437760 <ASN1_generate_nconf@plt+0x18df0>  // b.any
  4378a8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4378ac:	ldr	x0, [x19, #56]
  4378b0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4378b4:	mov	x2, x25
  4378b8:	add	x1, x1, #0xd68
  4378bc:	mov	x21, #0x0                   	// #0
  4378c0:	bl	419740 <BIO_printf@plt>
  4378c4:	ldr	x0, [x19, #56]
  4378c8:	mov	w19, #0x1                   	// #1
  4378cc:	bl	41e7f0 <ERR_print_errors@plt>
  4378d0:	mov	x0, x23
  4378d4:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4378d8:	mov	x0, x21
  4378dc:	bl	41ce30 <BIO_free_all@plt>
  4378e0:	mov	w0, w19
  4378e4:	mov	x12, #0x1080                	// #4224
  4378e8:	ldp	x29, x30, [sp]
  4378ec:	ldp	x19, x20, [sp, #16]
  4378f0:	ldp	x21, x22, [sp, #32]
  4378f4:	ldp	x23, x24, [sp, #48]
  4378f8:	ldp	x25, x26, [sp, #64]
  4378fc:	ldp	x27, x28, [sp, #80]
  437900:	add	sp, sp, x12
  437904:	ret
  437908:	cmp	w19, #0x4
  43790c:	csel	w20, w20, w21, ne  // ne = any
  437910:	b	437760 <ASN1_generate_nconf@plt+0x18df0>
  437914:	mov	w20, #0x8001                	// #32769
  437918:	b	437760 <ASN1_generate_nconf@plt+0x18df0>
  43791c:	mov	x0, x22
  437920:	mov	w19, #0x0                   	// #0
  437924:	mov	x21, #0x0                   	// #0
  437928:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  43792c:	b	4378d0 <ASN1_generate_nconf@plt+0x18f60>
  437930:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  437934:	mov	w1, #0x0                   	// #0
  437938:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  43793c:	mov	x23, x0
  437940:	b	437760 <ASN1_generate_nconf@plt+0x18df0>
  437944:	bl	41c450 <BIO_f_base64@plt>
  437948:	bl	41b620 <BIO_new@plt>
  43794c:	cbz	x0, 437984 <ASN1_generate_nconf@plt+0x19014>
  437950:	mov	x1, x21
  437954:	bl	41aae0 <BIO_push@plt>
  437958:	ldr	w22, [sp, #124]
  43795c:	mov	x21, x0
  437960:	cmp	w22, #0x0
  437964:	b.gt	4377ec <ASN1_generate_nconf@plt+0x18e7c>
  437968:	mov	x0, x21
  43796c:	mov	x3, #0x0                   	// #0
  437970:	mov	x2, #0x0                   	// #0
  437974:	mov	w1, #0xb                   	// #11
  437978:	bl	41de90 <BIO_ctrl@plt>
  43797c:	cmp	w0, #0x0
  437980:	b.gt	4378d0 <ASN1_generate_nconf@plt+0x18f60>
  437984:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437988:	b	4378c4 <ASN1_generate_nconf@plt+0x18f54>
  43798c:	ldr	x0, [sp, #104]
  437990:	sub	w24, w22, #0x1
  437994:	add	x28, sp, #0x80
  437998:	add	x24, x24, x0
  43799c:	b	4379a8 <ASN1_generate_nconf@plt+0x19038>
  4379a0:	cmp	x28, x24
  4379a4:	b.eq	437840 <ASN1_generate_nconf@plt+0x18ed0>  // b.none
  4379a8:	ldrb	w2, [x28]
  4379ac:	mov	x1, x25
  4379b0:	mov	x0, x21
  4379b4:	add	x28, x28, #0x1
  4379b8:	bl	419740 <BIO_printf@plt>
  4379bc:	cmp	w0, #0x2
  4379c0:	b.eq	4379a0 <ASN1_generate_nconf@plt+0x19030>  // b.none
  4379c4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4379c8:	b	4378c4 <ASN1_generate_nconf@plt+0x18f54>
  4379cc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4379d0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4379d4:	add	x1, x1, #0x150
  4379d8:	ldr	x0, [x19, #56]
  4379dc:	bl	419740 <BIO_printf@plt>
  4379e0:	b	4378ac <ASN1_generate_nconf@plt+0x18f3c>
  4379e4:	ldr	x0, [x0]
  4379e8:	add	x1, sp, #0x7c
  4379ec:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  4379f0:	cbz	w0, 437894 <ASN1_generate_nconf@plt+0x18f24>
  4379f4:	ldr	w0, [sp, #124]
  4379f8:	cmp	w0, #0x0
  4379fc:	b.gt	4377bc <ASN1_generate_nconf@plt+0x18e4c>
  437a00:	b	437894 <ASN1_generate_nconf@plt+0x18f24>
  437a04:	nop
  437a08:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437a0c:	mov	w2, #0x12c                 	// #300
  437a10:	add	x1, x1, #0xdc0
  437a14:	b	41b1e0 <CRYPTO_free@plt>
  437a18:	stp	x29, x30, [sp, #-112]!
  437a1c:	mov	x29, sp
  437a20:	stp	x19, x20, [sp, #16]
  437a24:	mov	w19, w1
  437a28:	add	w1, w0, w1
  437a2c:	stp	x23, x24, [sp, #48]
  437a30:	mov	w23, w0
  437a34:	mov	w0, #0xff01                	// #65281
  437a38:	movk	w0, #0xff00, lsl #16
  437a3c:	stp	x21, x22, [sp, #32]
  437a40:	mov	x24, x2
  437a44:	umull	x0, w1, w0
  437a48:	stp	x25, x26, [sp, #64]
  437a4c:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437a50:	add	x26, x26, #0x120
  437a54:	stp	x27, x28, [sp, #80]
  437a58:	lsr	x0, x0, #40
  437a5c:	mov	x21, x3
  437a60:	mov	w27, w4
  437a64:	add	w0, w0, w0, lsl #8
  437a68:	and	w28, w5, #0xffff
  437a6c:	sub	w22, w1, w0
  437a70:	ldr	x20, [x26, x22, lsl #3]
  437a74:	cbnz	x20, 437a84 <ASN1_generate_nconf@plt+0x19114>
  437a78:	b	437c6c <ASN1_generate_nconf@plt+0x192fc>
  437a7c:	ldr	x20, [x20]
  437a80:	cbz	x20, 437c6c <ASN1_generate_nconf@plt+0x192fc>
  437a84:	ldrh	w0, [x20, #28]
  437a88:	cmp	w0, w23
  437a8c:	b.ne	437a7c <ASN1_generate_nconf@plt+0x1910c>  // b.any
  437a90:	ldr	w0, [x20, #24]
  437a94:	cmp	w0, w19
  437a98:	b.ne	437a7c <ASN1_generate_nconf@plt+0x1910c>  // b.any
  437a9c:	ldr	x19, [x20, #8]
  437aa0:	cbz	x19, 437b40 <ASN1_generate_nconf@plt+0x191d0>
  437aa4:	ldrsw	x25, [x26, #2056]
  437aa8:	mov	x22, #0x0                   	// #0
  437aac:	b	437ad8 <ASN1_generate_nconf@plt+0x19168>
  437ab0:	bl	41c880 <memcmp@plt>
  437ab4:	mov	w5, w0
  437ab8:	mov	x0, x24
  437abc:	cbz	w5, 437bd4 <ASN1_generate_nconf@plt+0x19264>
  437ac0:	ldr	x1, [x19, #8]
  437ac4:	bl	41d250 <strcmp@plt>
  437ac8:	cmp	w0, #0x0
  437acc:	csel	x22, x22, x19, ne  // ne = any
  437ad0:	ldr	x19, [x19]
  437ad4:	cbz	x19, 437b3c <ASN1_generate_nconf@plt+0x191cc>
  437ad8:	add	x1, x19, #0x13
  437adc:	mov	x2, x25
  437ae0:	mov	x0, x21
  437ae4:	cbnz	x21, 437ab0 <ASN1_generate_nconf@plt+0x19140>
  437ae8:	ldr	x1, [x19, #8]
  437aec:	mov	x0, x24
  437af0:	bl	41d250 <strcmp@plt>
  437af4:	cbnz	w0, 437ad0 <ASN1_generate_nconf@plt+0x19160>
  437af8:	mov	x22, x19
  437afc:	ldrh	w0, [x22, #16]
  437b00:	cmp	w0, w28
  437b04:	b.ls	437b0c <ASN1_generate_nconf@plt+0x1919c>  // b.plast
  437b08:	strh	w28, [x22, #16]
  437b0c:	mov	w5, #0x0                   	// #0
  437b10:	cbz	w27, 437b1c <ASN1_generate_nconf@plt+0x191ac>
  437b14:	ldrb	w0, [x22, #18]
  437b18:	cbz	w0, 437cb0 <ASN1_generate_nconf@plt+0x19340>
  437b1c:	mov	w0, w5
  437b20:	ldp	x19, x20, [sp, #16]
  437b24:	ldp	x21, x22, [sp, #32]
  437b28:	ldp	x23, x24, [sp, #48]
  437b2c:	ldp	x25, x26, [sp, #64]
  437b30:	ldp	x27, x28, [sp, #80]
  437b34:	ldp	x29, x30, [sp], #112
  437b38:	ret
  437b3c:	cbnz	x22, 437afc <ASN1_generate_nconf@plt+0x1918c>
  437b40:	ldrh	w0, [x20, #30]
  437b44:	cmp	w0, #0xff
  437b48:	b.hi	437c38 <ASN1_generate_nconf@plt+0x192c8>  // b.pmore
  437b4c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437b50:	mov	w0, #0x58                  	// #88
  437b54:	add	x1, x1, #0xe30
  437b58:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  437b5c:	adrp	x3, 470000 <ASN1_generate_nconf@plt+0x51690>
  437b60:	add	x3, x3, #0x80
  437b64:	mov	x22, x0
  437b68:	mov	w4, #0xffffffff            	// #-1
  437b6c:	mov	x0, x24
  437b70:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437b74:	ldp	x6, x7, [x3, #16]
  437b78:	stp	x6, x7, [x22, #16]
  437b7c:	add	x1, x1, #0xdc0
  437b80:	ldp	x6, x7, [x3]
  437b84:	stp	x6, x7, [x22]
  437b88:	mov	w2, #0xab                  	// #171
  437b8c:	ldp	x6, x7, [x3, #32]
  437b90:	strh	w4, [x22, #16]
  437b94:	stp	x6, x7, [x22, #32]
  437b98:	ldp	x4, x5, [x3, #48]
  437b9c:	stp	x4, x5, [x22, #48]
  437ba0:	ldp	x6, x7, [x3, #64]
  437ba4:	stp	x6, x7, [x22, #64]
  437ba8:	ldr	x3, [x3, #80]
  437bac:	str	x3, [x22, #80]
  437bb0:	bl	41af90 <CRYPTO_strdup@plt>
  437bb4:	ldr	x1, [x20, #16]
  437bb8:	str	x0, [x22, #8]
  437bbc:	cbz	x1, 437bc4 <ASN1_generate_nconf@plt+0x19254>
  437bc0:	str	x22, [x1]
  437bc4:	ldr	x0, [x20, #8]
  437bc8:	cbz	x0, 437cfc <ASN1_generate_nconf@plt+0x1938c>
  437bcc:	str	x22, [x20, #16]
  437bd0:	b	437afc <ASN1_generate_nconf@plt+0x1918c>
  437bd4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437bd8:	str	w5, [sp, #108]
  437bdc:	ldr	x19, [x0, #56]
  437be0:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  437be4:	cmp	w23, #0x0
  437be8:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437bec:	adrp	x3, 477000 <ASN1_generate_nconf@plt+0x58690>
  437bf0:	add	x1, x1, #0xdd0
  437bf4:	add	x3, x3, #0x628
  437bf8:	mov	x2, x0
  437bfc:	mov	x4, x24
  437c00:	csel	x3, x3, x1, eq  // eq = none
  437c04:	mov	x0, x19
  437c08:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437c0c:	add	x1, x1, #0xdd8
  437c10:	bl	419740 <BIO_printf@plt>
  437c14:	ldr	w5, [sp, #108]
  437c18:	ldp	x19, x20, [sp, #16]
  437c1c:	mov	w0, w5
  437c20:	ldp	x21, x22, [sp, #32]
  437c24:	ldp	x23, x24, [sp, #48]
  437c28:	ldp	x25, x26, [sp, #64]
  437c2c:	ldp	x27, x28, [sp, #80]
  437c30:	ldp	x29, x30, [sp], #112
  437c34:	ret
  437c38:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437c3c:	mov	w5, #0x1                   	// #1
  437c40:	str	w5, [sp, #108]
  437c44:	ldr	x19, [x0, #56]
  437c48:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  437c4c:	mov	x3, x24
  437c50:	mov	x2, x0
  437c54:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437c58:	mov	x0, x19
  437c5c:	add	x1, x1, #0xe08
  437c60:	bl	419740 <BIO_printf@plt>
  437c64:	ldr	w5, [sp, #108]
  437c68:	b	437b1c <ASN1_generate_nconf@plt+0x191ac>
  437c6c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437c70:	mov	w0, #0x20                  	// #32
  437c74:	add	x1, x1, #0xe48
  437c78:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  437c7c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  437c80:	add	x1, x1, #0x80
  437c84:	mov	x20, x0
  437c88:	ldr	x0, [x26, x22, lsl #3]
  437c8c:	str	x20, [x26, x22, lsl #3]
  437c90:	ldp	x2, x3, [x1, #88]
  437c94:	stp	x2, x3, [x20]
  437c98:	ldp	x2, x3, [x1, #104]
  437c9c:	stp	x2, x3, [x20, #16]
  437ca0:	str	x0, [x20]
  437ca4:	str	w19, [x20, #24]
  437ca8:	strh	w23, [x20, #28]
  437cac:	b	437a9c <ASN1_generate_nconf@plt+0x1912c>
  437cb0:	mov	w0, #0x1                   	// #1
  437cb4:	strb	w0, [x22, #18]
  437cb8:	ldrsw	x2, [x26, #2056]
  437cbc:	mov	x1, x21
  437cc0:	ldrh	w3, [x20, #30]
  437cc4:	add	x0, x22, #0x13
  437cc8:	str	w5, [sp, #108]
  437ccc:	add	w3, w3, #0x1
  437cd0:	strh	w3, [x20, #30]
  437cd4:	bl	41a800 <memcpy@plt>
  437cd8:	ldr	w5, [sp, #108]
  437cdc:	ldp	x19, x20, [sp, #16]
  437ce0:	mov	w0, w5
  437ce4:	ldp	x21, x22, [sp, #32]
  437ce8:	ldp	x23, x24, [sp, #48]
  437cec:	ldp	x25, x26, [sp, #64]
  437cf0:	ldp	x27, x28, [sp, #80]
  437cf4:	ldp	x29, x30, [sp], #112
  437cf8:	ret
  437cfc:	str	x22, [x20, #8]
  437d00:	str	x22, [x20, #16]
  437d04:	b	437afc <ASN1_generate_nconf@plt+0x1918c>
  437d08:	mov	x12, #0x1050                	// #4176
  437d0c:	sub	sp, sp, x12
  437d10:	stp	x29, x30, [sp]
  437d14:	mov	x29, sp
  437d18:	stp	x21, x22, [sp, #32]
  437d1c:	mov	x21, x0
  437d20:	add	x22, x21, #0x8
  437d24:	stp	x19, x20, [sp, #16]
  437d28:	mov	x20, x21
  437d2c:	mov	w19, #0x0                   	// #0
  437d30:	stp	x23, x24, [sp, #48]
  437d34:	mov	x23, x1
  437d38:	bl	41a8c0 <__ctype_b_loc@plt>
  437d3c:	mov	x24, x0
  437d40:	ldrb	w2, [x20]
  437d44:	lsl	w19, w19, #4
  437d48:	ldr	x3, [x24]
  437d4c:	mov	w0, w2
  437d50:	ubfiz	x2, x2, #1, #8
  437d54:	add	x20, x20, #0x1
  437d58:	ldrh	w2, [x3, x2]
  437d5c:	tbz	w2, #12, 437e2c <ASN1_generate_nconf@plt+0x194bc>
  437d60:	bl	41d800 <OPENSSL_hexchar2int@plt>
  437d64:	add	w19, w0, w19
  437d68:	cmp	x22, x20
  437d6c:	b.ne	437d40 <ASN1_generate_nconf@plt+0x193d0>  // b.any
  437d70:	ldrb	w0, [x21, #8]
  437d74:	cmp	w0, #0x2e
  437d78:	b.ne	437e2c <ASN1_generate_nconf@plt+0x194bc>  // b.any
  437d7c:	add	x1, x21, #0x9
  437d80:	mov	x2, #0x1                   	// #1
  437d84:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  437d88:	add	x0, x0, #0x170
  437d8c:	bl	41a4b0 <strncasecmp@plt>
  437d90:	cmp	w0, #0x0
  437d94:	cset	x0, eq  // eq = none
  437d98:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  437d9c:	add	x1, x1, #0x80
  437da0:	cset	w20, eq  // eq = none
  437da4:	add	x0, x1, x0, lsl #3
  437da8:	ldr	x0, [x0, #120]
  437dac:	bl	41e440 <strlen@plt>
  437db0:	add	w0, w0, #0x9
  437db4:	add	x1, sp, #0x48
  437db8:	mov	w2, #0xa                   	// #10
  437dbc:	add	x0, x21, w0, sxtw
  437dc0:	bl	41cea0 <strtoul@plt>
  437dc4:	ldr	x1, [sp, #72]
  437dc8:	mov	x21, x0
  437dcc:	ldrb	w0, [x1]
  437dd0:	cbnz	w0, 437e2c <ASN1_generate_nconf@plt+0x194bc>
  437dd4:	mov	x0, x23
  437dd8:	add	x1, sp, #0x50
  437ddc:	mov	x2, #0x1000                	// #4096
  437de0:	bl	41a3d0 <readlink@plt>
  437de4:	mov	x6, x0
  437de8:	cmp	x0, #0xfff
  437dec:	b.hi	437e2c <ASN1_generate_nconf@plt+0x194bc>  // b.pmore
  437df0:	add	x2, sp, #0x50
  437df4:	mov	w5, w21
  437df8:	mov	w1, w19
  437dfc:	mov	w0, w20
  437e00:	mov	w4, #0x0                   	// #0
  437e04:	mov	x3, #0x0                   	// #0
  437e08:	strb	wzr, [x2, x6]
  437e0c:	bl	437a18 <ASN1_generate_nconf@plt+0x190a8>
  437e10:	mov	x12, #0x1050                	// #4176
  437e14:	ldp	x29, x30, [sp]
  437e18:	ldp	x19, x20, [sp, #16]
  437e1c:	ldp	x21, x22, [sp, #32]
  437e20:	ldp	x23, x24, [sp, #48]
  437e24:	add	sp, sp, x12
  437e28:	ret
  437e2c:	mov	w0, #0xffffffff            	// #-1
  437e30:	mov	x12, #0x1050                	// #4176
  437e34:	ldp	x29, x30, [sp]
  437e38:	ldp	x19, x20, [sp, #16]
  437e3c:	ldp	x21, x22, [sp, #32]
  437e40:	ldp	x23, x24, [sp, #48]
  437e44:	add	sp, sp, x12
  437e48:	ret
  437e4c:	nop
  437e50:	sub	sp, sp, #0x1b0
  437e54:	stp	x29, x30, [sp, #16]
  437e58:	add	x29, sp, #0x10
  437e5c:	stp	x27, x28, [sp, #96]
  437e60:	mov	w27, w1
  437e64:	mov	w1, #0x2                   	// #2
  437e68:	str	x0, [sp, #152]
  437e6c:	str	xzr, [sp, #232]
  437e70:	bl	459e18 <ASN1_generate_nconf@plt+0x3b4a8>
  437e74:	tbnz	w0, #31, 4385f8 <ASN1_generate_nconf@plt+0x19c88>
  437e78:	stp	x19, x20, [sp, #32]
  437e7c:	ldr	x19, [sp, #152]
  437e80:	stp	x21, x22, [sp, #48]
  437e84:	mov	x0, x19
  437e88:	stp	x23, x24, [sp, #64]
  437e8c:	stp	x25, x26, [sp, #80]
  437e90:	bl	41e440 <strlen@plt>
  437e94:	mov	x25, x0
  437e98:	cbnz	w0, 438260 <ASN1_generate_nconf@plt+0x198f0>
  437e9c:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  437ea0:	add	x0, x0, #0x948
  437ea4:	str	x0, [sp, #160]
  437ea8:	add	w0, w25, #0x101
  437eac:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437eb0:	add	x1, x1, #0xe78
  437eb4:	str	w0, [sp, #132]
  437eb8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  437ebc:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  437ec0:	add	x1, x26, #0x120
  437ec4:	mov	x23, x0
  437ec8:	str	x1, [sp, #120]
  437ecc:	ldr	w0, [x1, #2060]
  437ed0:	cbnz	w0, 4385cc <ASN1_generate_nconf@plt+0x19c5c>
  437ed4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  437ed8:	str	x0, [sp, #216]
  437edc:	mov	x20, x0
  437ee0:	cbz	x0, 43862c <ASN1_generate_nconf@plt+0x19cbc>
  437ee4:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437ee8:	add	x22, x22, #0xdc0
  437eec:	ldr	x21, [sp, #152]
  437ef0:	b	437f10 <ASN1_generate_nconf@plt+0x195a0>
  437ef4:	bl	41af90 <CRYPTO_strdup@plt>
  437ef8:	mov	x19, x0
  437efc:	cbz	x0, 438588 <ASN1_generate_nconf@plt+0x19c18>
  437f00:	mov	x1, x0
  437f04:	mov	x0, x20
  437f08:	bl	41cf70 <OPENSSL_sk_push@plt>
  437f0c:	cbz	w0, 438588 <ASN1_generate_nconf@plt+0x19c18>
  437f10:	mov	x1, x21
  437f14:	add	x0, sp, #0xe8
  437f18:	bl	41c960 <OPENSSL_DIR_read@plt>
  437f1c:	mov	x1, x22
  437f20:	mov	w2, #0x160                 	// #352
  437f24:	cbnz	x0, 437ef4 <ASN1_generate_nconf@plt+0x19584>
  437f28:	add	x0, sp, #0xe8
  437f2c:	bl	41e880 <OPENSSL_DIR_end@plt>
  437f30:	ldr	x19, [sp, #216]
  437f34:	mov	x0, x19
  437f38:	bl	419b10 <OPENSSL_sk_sort@plt>
  437f3c:	mov	x0, x19
  437f40:	bl	41dfd0 <OPENSSL_sk_num@plt>
  437f44:	str	w0, [sp, #112]
  437f48:	cmp	w0, #0x0
  437f4c:	str	wzr, [sp, #228]
  437f50:	b.le	4386c0 <ASN1_generate_nconf@plt+0x19d50>
  437f54:	ldrsw	x1, [sp, #132]
  437f58:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  437f5c:	add	x0, x0, #0x80
  437f60:	mov	w25, #0x0                   	// #0
  437f64:	add	x0, x0, #0x88
  437f68:	str	x1, [sp, #136]
  437f6c:	mov	w1, #0x0                   	// #0
  437f70:	stp	x0, x22, [sp, #168]
  437f74:	adrp	x0, 46f000 <ASN1_generate_nconf@plt+0x50690>
  437f78:	add	x0, x0, #0xeb8
  437f7c:	str	x0, [sp, #144]
  437f80:	ldr	x0, [sp, #216]
  437f84:	bl	419630 <OPENSSL_sk_value@plt>
  437f88:	mov	x5, x0
  437f8c:	ldp	x1, x2, [sp, #136]
  437f90:	mov	x20, x0
  437f94:	ldp	x3, x4, [sp, #152]
  437f98:	mov	x0, x23
  437f9c:	bl	41d1c0 <BIO_snprintf@plt>
  437fa0:	ldr	w1, [sp, #132]
  437fa4:	cmp	w0, w1
  437fa8:	b.ge	4380e4 <ASN1_generate_nconf@plt+0x19774>  // b.tcont
  437fac:	add	x2, sp, #0x130
  437fb0:	mov	x1, x23
  437fb4:	mov	w0, #0x0                   	// #0
  437fb8:	bl	419fd0 <__lxstat@plt>
  437fbc:	tbnz	w0, #31, 4380e4 <ASN1_generate_nconf@plt+0x19774>
  437fc0:	ldr	w0, [sp, #320]
  437fc4:	and	w0, w0, #0xf000
  437fc8:	cmp	w0, #0xa, lsl #12
  437fcc:	b.eq	4385b8 <ASN1_generate_nconf@plt+0x19c48>  // b.none
  437fd0:	mov	x0, x20
  437fd4:	mov	w1, #0x2e                  	// #46
  437fd8:	bl	41ad10 <strrchr@plt>
  437fdc:	mov	x19, x0
  437fe0:	cbz	x0, 4380d4 <ASN1_generate_nconf@plt+0x19764>
  437fe4:	add	x19, x0, #0x1
  437fe8:	mov	x24, #0x0                   	// #0
  437fec:	mov	x1, x19
  437ff0:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  437ff4:	add	x24, x24, #0x1
  437ff8:	add	x0, x0, #0xfe0
  437ffc:	bl	41e540 <strcasecmp@plt>
  438000:	mov	w21, w0
  438004:	cbz	w0, 43802c <ASN1_generate_nconf@plt+0x196bc>
  438008:	cmp	x24, #0x4
  43800c:	b.eq	438570 <ASN1_generate_nconf@plt+0x19c00>  // b.none
  438010:	ldr	x0, [sp, #168]
  438014:	mov	x1, x19
  438018:	ldr	x0, [x0, x24, lsl #3]
  43801c:	add	x24, x24, #0x1
  438020:	bl	41e540 <strcasecmp@plt>
  438024:	mov	w21, w0
  438028:	cbnz	w0, 438008 <ASN1_generate_nconf@plt+0x19698>
  43802c:	mov	x0, x23
  438030:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  438034:	add	x1, x1, #0x170
  438038:	bl	41b1c0 <BIO_new_file@plt>
  43803c:	mov	x24, x0
  438040:	cbz	x0, 438690 <ASN1_generate_nconf@plt+0x19d20>
  438044:	mov	x3, #0x0                   	// #0
  438048:	mov	x2, #0x0                   	// #0
  43804c:	mov	x1, #0x0                   	// #0
  438050:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  438054:	mov	x19, x0
  438058:	mov	x0, x24
  43805c:	bl	41df00 <BIO_free@plt>
  438060:	cbz	x19, 4380d4 <ASN1_generate_nconf@plt+0x19764>
  438064:	mov	x0, x19
  438068:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43806c:	mov	w26, w0
  438070:	cmp	w0, #0x1
  438074:	b.ne	438658 <ASN1_generate_nconf@plt+0x19ce8>  // b.any
  438078:	mov	x0, x19
  43807c:	mov	w1, #0x0                   	// #0
  438080:	bl	419630 <OPENSSL_sk_value@plt>
  438084:	mov	x22, x0
  438088:	ldr	x0, [x0]
  43808c:	cbz	x0, 438724 <ASN1_generate_nconf@plt+0x19db4>
  438090:	bl	41d620 <X509_get_subject_name@plt>
  438094:	mov	x24, x0
  438098:	ldr	x1, [sp, #120]
  43809c:	add	x28, sp, #0xf0
  4380a0:	ldr	x0, [x22]
  4380a4:	mov	x2, x28
  4380a8:	ldr	x1, [x1, #2064]
  4380ac:	mov	x3, #0x0                   	// #0
  4380b0:	mov	w26, #0x0                   	// #0
  4380b4:	bl	41a350 <X509_digest@plt>
  4380b8:	cbz	x24, 4380d4 <ASN1_generate_nconf@plt+0x19764>
  4380bc:	sub	w0, w27, #0x1
  4380c0:	cmp	w0, #0x1
  4380c4:	b.ls	4386f8 <ASN1_generate_nconf@plt+0x19d88>  // b.plast
  4380c8:	tst	w27, #0xfffffffd
  4380cc:	b.eq	4386c8 <ASN1_generate_nconf@plt+0x19d58>  // b.none
  4380d0:	add	w25, w25, w21
  4380d4:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  4380d8:	mov	x0, x19
  4380dc:	add	x1, x1, #0x670
  4380e0:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4380e4:	ldr	w1, [sp, #228]
  4380e8:	ldr	w0, [sp, #112]
  4380ec:	add	w1, w1, #0x1
  4380f0:	str	w1, [sp, #228]
  4380f4:	cmp	w1, w0
  4380f8:	b.lt	437f80 <ASN1_generate_nconf@plt+0x19610>  // b.tstop
  4380fc:	ldr	x22, [sp, #176]
  438100:	str	w25, [sp, #168]
  438104:	ldr	x0, [sp, #120]
  438108:	add	x19, sp, #0xf0
  43810c:	adrp	x28, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  438110:	add	x1, x28, #0xe68
  438114:	str	x1, [sp, #136]
  438118:	str	x0, [sp, #200]
  43811c:	add	x0, x0, #0x808
  438120:	str	x0, [sp, #208]
  438124:	ldr	x0, [sp, #200]
  438128:	ldr	x0, [x0]
  43812c:	str	x0, [sp, #144]
  438130:	cbz	x0, 43840c <ASN1_generate_nconf@plt+0x19a9c>
  438134:	nop
  438138:	ldr	x2, [sp, #144]
  43813c:	mov	x0, x19
  438140:	mov	w1, #0x0                   	// #0
  438144:	mov	x21, x2
  438148:	ldrh	w3, [x2, #30]
  43814c:	ldr	x2, [x2]
  438150:	str	x2, [sp, #144]
  438154:	add	w2, w3, #0x7
  438158:	str	w3, [sp, #112]
  43815c:	ubfx	x2, x2, #3, #14
  438160:	bl	41e7a0 <memset@plt>
  438164:	ldr	x27, [x21, #8]
  438168:	cbz	x27, 4383f4 <ASN1_generate_nconf@plt+0x19a84>
  43816c:	ldr	w3, [sp, #112]
  438170:	mov	x1, x27
  438174:	mov	w5, #0x1                   	// #1
  438178:	ldrh	w0, [x1, #16]
  43817c:	and	w2, w0, #0x7
  438180:	cmp	w3, w0
  438184:	lsr	w0, w0, #3
  438188:	b.ls	43819c <ASN1_generate_nconf@plt+0x1982c>  // b.plast
  43818c:	ldrb	w4, [x19, w0, uxtw]
  438190:	lsl	w2, w5, w2
  438194:	orr	w2, w2, w4
  438198:	strb	w2, [x19, w0, uxtw]
  43819c:	ldr	x1, [x1]
  4381a0:	cbnz	x1, 438178 <ASN1_generate_nconf@plt+0x19808>
  4381a4:	adrp	x24, 470000 <ASN1_generate_nconf@plt+0x51690>
  4381a8:	mov	x25, x27
  4381ac:	add	x0, x24, #0x80
  4381b0:	mov	w26, #0x0                   	// #0
  4381b4:	str	x0, [sp, #112]
  4381b8:	b	4381fc <ASN1_generate_nconf@plt+0x1988c>
  4381bc:	ldrb	w0, [x25, #18]
  4381c0:	cbnz	w0, 438290 <ASN1_generate_nconf@plt+0x19920>
  4381c4:	ldr	x0, [sp, #136]
  4381c8:	ldr	w0, [x0]
  4381cc:	cbnz	w0, 438344 <ASN1_generate_nconf@plt+0x199d4>
  4381d0:	ldr	x0, [x25, #8]
  4381d4:	mov	x1, x22
  4381d8:	mov	w2, #0x1b2                 	// #434
  4381dc:	bl	41b1e0 <CRYPTO_free@plt>
  4381e0:	mov	x0, x25
  4381e4:	mov	x1, x22
  4381e8:	mov	w2, #0x1b3                 	// #435
  4381ec:	bl	41b1e0 <CRYPTO_free@plt>
  4381f0:	cbz	x20, 4383f4 <ASN1_generate_nconf@plt+0x19a84>
  4381f4:	ldrh	w3, [x21, #30]
  4381f8:	mov	x25, x20
  4381fc:	ldrh	w5, [x25, #16]
  438200:	ldr	x20, [x25]
  438204:	cmp	w5, w3
  438208:	b.cs	4381bc <ASN1_generate_nconf@plt+0x1984c>  // b.hs, b.nlast
  43820c:	ldr	x0, [sp, #112]
  438210:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438214:	ldrh	w4, [x21, #28]
  438218:	add	x2, x2, #0xf40
  43821c:	ldrsw	x1, [sp, #132]
  438220:	ldr	w3, [x21, #24]
  438224:	add	x4, x0, x4, lsl #3
  438228:	mov	x0, x23
  43822c:	ldr	x4, [x4, #120]
  438230:	bl	41d1c0 <BIO_snprintf@plt>
  438234:	ldr	x0, [sp, #120]
  438238:	ldr	w0, [x0, #2060]
  43823c:	cbz	w0, 4381d0 <ASN1_generate_nconf@plt+0x19860>
  438240:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438244:	mov	x3, x23
  438248:	ldr	x2, [x25, #8]
  43824c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438250:	ldr	x0, [x0, #48]
  438254:	add	x1, x1, #0xf50
  438258:	bl	419740 <BIO_printf@plt>
  43825c:	b	4381d0 <ASN1_generate_nconf@plt+0x19860>
  438260:	ldrb	w0, [x19]
  438264:	cbz	w0, 4385e8 <ASN1_generate_nconf@plt+0x19c78>
  438268:	add	x2, x19, x25
  43826c:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  438270:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  438274:	add	x0, x0, #0x850
  438278:	add	x1, x1, #0x948
  43827c:	ldurb	w2, [x2, #-1]
  438280:	cmp	w2, #0x2f
  438284:	csel	x0, x1, x0, eq  // eq = none
  438288:	str	x0, [sp, #160]
  43828c:	b	437ea8 <ASN1_generate_nconf@plt+0x19538>
  438290:	lsr	w0, w26, #3
  438294:	and	w27, w26, #0x7
  438298:	lsr	w1, w26, #3
  43829c:	mov	w2, #0x1                   	// #1
  4382a0:	lsl	w27, w2, w27
  4382a4:	add	x28, x19, x1
  4382a8:	ldrb	w24, [x19, w0, uxtw]
  4382ac:	tst	w24, w27
  4382b0:	b.eq	4382dc <ASN1_generate_nconf@plt+0x1996c>  // b.none
  4382b4:	nop
  4382b8:	add	w26, w26, #0x1
  4382bc:	and	w27, w26, #0x7
  4382c0:	lsr	w0, w26, #3
  4382c4:	lsr	w28, w26, #3
  4382c8:	lsl	w27, w2, w27
  4382cc:	add	x28, x19, x28
  4382d0:	ldrb	w24, [x19, w0, uxtw]
  4382d4:	tst	w24, w27
  4382d8:	b.ne	4382b8 <ASN1_generate_nconf@plt+0x19948>  // b.any
  4382dc:	ldr	x0, [sp, #112]
  4382e0:	add	x5, sp, #0xe4
  4382e4:	ldrh	w7, [x21, #28]
  4382e8:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4382ec:	ldp	x3, x4, [sp, #152]
  4382f0:	add	x2, x2, #0xf60
  4382f4:	add	x7, x0, x7, lsl #3
  4382f8:	ldr	w6, [x21, #24]
  4382fc:	ldrsw	x1, [sp, #132]
  438300:	mov	x0, x23
  438304:	str	w26, [sp]
  438308:	ldr	x7, [x7, #120]
  43830c:	bl	41d1c0 <BIO_snprintf@plt>
  438310:	ldr	x0, [sp, #120]
  438314:	ldr	w0, [x0, #2060]
  438318:	cbnz	w0, 43852c <ASN1_generate_nconf@plt+0x19bbc>
  43831c:	mov	x0, x23
  438320:	bl	419940 <unlink@plt>
  438324:	tbnz	w0, #31, 438464 <ASN1_generate_nconf@plt+0x19af4>
  438328:	ldr	x0, [x25, #8]
  43832c:	mov	x1, x23
  438330:	bl	41a990 <symlink@plt>
  438334:	tbnz	w0, #31, 4384d8 <ASN1_generate_nconf@plt+0x19b68>
  438338:	orr	w8, w24, w27
  43833c:	strb	w8, [x28]
  438340:	b	4381d0 <ASN1_generate_nconf@plt+0x19860>
  438344:	ldr	x0, [sp, #112]
  438348:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43834c:	ldrh	w7, [x21, #28]
  438350:	add	x2, x2, #0xf60
  438354:	ldp	x3, x4, [sp, #152]
  438358:	add	x7, x0, x7, lsl #3
  43835c:	ldr	w6, [x21, #24]
  438360:	ldrsw	x1, [sp, #132]
  438364:	mov	x0, x23
  438368:	str	w5, [sp]
  43836c:	add	x5, sp, #0xe4
  438370:	ldr	x7, [x7, #120]
  438374:	bl	41d1c0 <BIO_snprintf@plt>
  438378:	ldr	x0, [sp, #120]
  43837c:	ldr	w0, [x0, #2060]
  438380:	cbnz	w0, 438550 <ASN1_generate_nconf@plt+0x19be0>
  438384:	mov	x0, x23
  438388:	bl	419940 <unlink@plt>
  43838c:	tbz	w0, #31, 4381d0 <ASN1_generate_nconf@plt+0x19860>
  438390:	bl	41bcb0 <__errno_location@plt>
  438394:	mov	x27, x0
  438398:	ldr	w0, [x0]
  43839c:	cmp	w0, #0x2
  4383a0:	b.eq	4381d0 <ASN1_generate_nconf@plt+0x19860>  // b.none
  4383a4:	ldr	w1, [sp, #168]
  4383a8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4383ac:	add	w1, w1, #0x1
  4383b0:	str	w1, [sp, #168]
  4383b4:	ldr	x1, [x0, #56]
  4383b8:	str	x1, [sp, #176]
  4383bc:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  4383c0:	mov	x2, x0
  4383c4:	ldr	w0, [x27]
  4383c8:	mov	x27, x2
  4383cc:	bl	41df50 <strerror@plt>
  4383d0:	mov	x4, x0
  4383d4:	ldr	x1, [sp, #176]
  4383d8:	mov	x2, x27
  4383dc:	mov	x3, x23
  4383e0:	mov	x0, x1
  4383e4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4383e8:	add	x1, x1, #0xf70
  4383ec:	bl	419740 <BIO_printf@plt>
  4383f0:	b	4381d0 <ASN1_generate_nconf@plt+0x19860>
  4383f4:	mov	x0, x21
  4383f8:	mov	x1, x22
  4383fc:	mov	w2, #0x1b5                 	// #437
  438400:	bl	41b1e0 <CRYPTO_free@plt>
  438404:	ldr	x0, [sp, #144]
  438408:	cbnz	x0, 438138 <ASN1_generate_nconf@plt+0x197c8>
  43840c:	ldp	x0, x1, [sp, #200]
  438410:	str	xzr, [x0], #8
  438414:	str	x0, [sp, #200]
  438418:	cmp	x1, x0
  43841c:	b.ne	438124 <ASN1_generate_nconf@plt+0x197b4>  // b.any
  438420:	ldr	x0, [sp, #216]
  438424:	adrp	x1, 437000 <ASN1_generate_nconf@plt+0x18690>
  438428:	add	x1, x1, #0xa08
  43842c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  438430:	mov	x1, x22
  438434:	mov	x0, x23
  438438:	mov	w2, #0x1bc                 	// #444
  43843c:	bl	41b1e0 <CRYPTO_free@plt>
  438440:	ldr	w0, [sp, #168]
  438444:	ldp	x29, x30, [sp, #16]
  438448:	ldp	x19, x20, [sp, #32]
  43844c:	ldp	x21, x22, [sp, #48]
  438450:	ldp	x23, x24, [sp, #64]
  438454:	ldp	x25, x26, [sp, #80]
  438458:	ldp	x27, x28, [sp, #96]
  43845c:	add	sp, sp, #0x1b0
  438460:	ret
  438464:	bl	41bcb0 <__errno_location@plt>
  438468:	mov	x1, x0
  43846c:	ldr	w0, [x0]
  438470:	str	x1, [sp, #176]
  438474:	cmp	w0, #0x2
  438478:	b.eq	438328 <ASN1_generate_nconf@plt+0x199b8>  // b.none
  43847c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438480:	ldr	w1, [sp, #168]
  438484:	ldr	x3, [x0, #56]
  438488:	add	w1, w1, #0x1
  43848c:	str	w1, [sp, #168]
  438490:	str	x3, [sp, #184]
  438494:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  438498:	mov	x2, x0
  43849c:	ldr	x1, [sp, #176]
  4384a0:	str	x2, [sp, #176]
  4384a4:	ldr	w0, [x1]
  4384a8:	bl	41df50 <strerror@plt>
  4384ac:	mov	x4, x0
  4384b0:	ldp	x2, x3, [sp, #176]
  4384b4:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4384b8:	add	x1, x1, #0xf70
  4384bc:	mov	x0, x3
  4384c0:	mov	x3, x23
  4384c4:	bl	419740 <BIO_printf@plt>
  4384c8:	ldr	x0, [x25, #8]
  4384cc:	mov	x1, x23
  4384d0:	bl	41a990 <symlink@plt>
  4384d4:	tbz	w0, #31, 438338 <ASN1_generate_nconf@plt+0x199c8>
  4384d8:	ldr	w1, [sp, #168]
  4384dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4384e0:	add	w1, w1, #0x1
  4384e4:	str	w1, [sp, #168]
  4384e8:	ldr	x1, [x0, #56]
  4384ec:	str	x1, [sp, #192]
  4384f0:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  4384f4:	str	x0, [sp, #184]
  4384f8:	bl	41bcb0 <__errno_location@plt>
  4384fc:	ldr	w0, [x0]
  438500:	ldr	x3, [x25, #8]
  438504:	str	x3, [sp, #176]
  438508:	bl	41df50 <strerror@plt>
  43850c:	mov	x4, x0
  438510:	ldp	x3, x2, [sp, #176]
  438514:	ldr	x1, [sp, #192]
  438518:	mov	x0, x1
  43851c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438520:	add	x1, x1, #0xf90
  438524:	bl	419740 <BIO_printf@plt>
  438528:	b	438338 <ASN1_generate_nconf@plt+0x199c8>
  43852c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438530:	ldrsw	x3, [sp, #228]
  438534:	ldr	x2, [x25, #8]
  438538:	add	x3, x23, x3
  43853c:	ldr	x0, [x0, #48]
  438540:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438544:	add	x1, x1, #0xf50
  438548:	bl	419740 <BIO_printf@plt>
  43854c:	b	43831c <ASN1_generate_nconf@plt+0x199ac>
  438550:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438554:	ldrsw	x2, [sp, #228]
  438558:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43855c:	add	x1, x1, #0xfb0
  438560:	ldr	x0, [x0, #48]
  438564:	add	x2, x23, x2
  438568:	bl	419740 <BIO_printf@plt>
  43856c:	b	438384 <ASN1_generate_nconf@plt+0x19a14>
  438570:	mov	x19, #0x0                   	// #0
  438574:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  438578:	mov	x0, x19
  43857c:	add	x1, x1, #0x670
  438580:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  438584:	b	4380e4 <ASN1_generate_nconf@plt+0x19774>
  438588:	mov	x0, x19
  43858c:	mov	x1, x22
  438590:	mov	w2, #0x162                 	// #354
  438594:	bl	41b1e0 <CRYPTO_free@plt>
  438598:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43859c:	mov	w2, #0x1                   	// #1
  4385a0:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4385a4:	add	x1, x1, #0xfb0
  4385a8:	ldr	x0, [x0, #56]
  4385ac:	str	w2, [sp, #168]
  4385b0:	bl	41a980 <BIO_puts@plt>
  4385b4:	b	438420 <ASN1_generate_nconf@plt+0x19ab0>
  4385b8:	mov	x1, x23
  4385bc:	mov	x0, x20
  4385c0:	bl	437d08 <ASN1_generate_nconf@plt+0x19398>
  4385c4:	cbnz	w0, 437fd0 <ASN1_generate_nconf@plt+0x19660>
  4385c8:	b	4380e4 <ASN1_generate_nconf@plt+0x19774>
  4385cc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4385d0:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4385d4:	ldr	x2, [sp, #152]
  4385d8:	add	x1, x1, #0xe88
  4385dc:	ldr	x0, [x0, #48]
  4385e0:	bl	419740 <BIO_printf@plt>
  4385e4:	b	437ed4 <ASN1_generate_nconf@plt+0x19564>
  4385e8:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  4385ec:	add	x0, x0, #0x850
  4385f0:	str	x0, [sp, #160]
  4385f4:	b	437ea8 <ASN1_generate_nconf@plt+0x19538>
  4385f8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4385fc:	mov	w3, #0x1                   	// #1
  438600:	ldr	x2, [sp, #152]
  438604:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438608:	ldr	x0, [x0, #56]
  43860c:	add	x1, x1, #0xe58
  438610:	str	w3, [sp, #168]
  438614:	bl	419740 <BIO_printf@plt>
  438618:	ldr	w0, [sp, #168]
  43861c:	ldp	x29, x30, [sp, #16]
  438620:	ldp	x27, x28, [sp, #96]
  438624:	add	sp, sp, #0x1b0
  438628:	ret
  43862c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438630:	mov	w3, #0x1                   	// #1
  438634:	ldr	x2, [sp, #152]
  438638:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43863c:	ldr	x0, [x0, #56]
  438640:	add	x1, x1, #0xe98
  438644:	adrp	x22, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438648:	add	x22, x22, #0xdc0
  43864c:	str	w3, [sp, #168]
  438650:	bl	419740 <BIO_printf@plt>
  438654:	b	438420 <ASN1_generate_nconf@plt+0x19ab0>
  438658:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43865c:	ldr	x21, [x0, #56]
  438660:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  438664:	mov	x3, x20
  438668:	mov	x2, x0
  43866c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  438670:	mov	x0, x21
  438674:	add	x1, x1, #0xef0
  438678:	bl	419740 <BIO_printf@plt>
  43867c:	mov	x0, x19
  438680:	adrp	x1, 41a000 <SSL_CONF_CTX_set_flags@plt>
  438684:	add	x1, x1, #0x670
  438688:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43868c:	b	4380e4 <ASN1_generate_nconf@plt+0x19774>
  438690:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438694:	add	w25, w25, #0x1
  438698:	mov	x19, #0x0                   	// #0
  43869c:	ldr	x21, [x0, #56]
  4386a0:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  4386a4:	mov	x3, x20
  4386a8:	mov	x2, x0
  4386ac:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4386b0:	mov	x0, x21
  4386b4:	add	x1, x1, #0xec0
  4386b8:	bl	419740 <BIO_printf@plt>
  4386bc:	b	4380d4 <ASN1_generate_nconf@plt+0x19764>
  4386c0:	str	wzr, [sp, #168]
  4386c4:	b	438104 <ASN1_generate_nconf@plt+0x19794>
  4386c8:	mov	x0, x24
  4386cc:	bl	41a7c0 <X509_NAME_hash_old@plt>
  4386d0:	mov	x3, x28
  4386d4:	mov	w1, w0
  4386d8:	mov	x2, x20
  4386dc:	mov	w0, w26
  4386e0:	mov	w5, #0xffffffff            	// #-1
  4386e4:	mov	w4, #0x1                   	// #1
  4386e8:	bl	437a18 <ASN1_generate_nconf@plt+0x190a8>
  4386ec:	add	w21, w0, w21
  4386f0:	add	w25, w25, w21
  4386f4:	b	4380d4 <ASN1_generate_nconf@plt+0x19764>
  4386f8:	mov	x0, x24
  4386fc:	bl	41bd90 <X509_NAME_hash@plt>
  438700:	mov	x3, x28
  438704:	mov	w1, w0
  438708:	mov	x2, x20
  43870c:	mov	w0, w26
  438710:	mov	w5, #0xffffffff            	// #-1
  438714:	mov	w4, #0x1                   	// #1
  438718:	bl	437a18 <ASN1_generate_nconf@plt+0x190a8>
  43871c:	mov	w21, w0
  438720:	b	4380c8 <ASN1_generate_nconf@plt+0x19758>
  438724:	ldr	x0, [x22, #8]
  438728:	cbz	x0, 438754 <ASN1_generate_nconf@plt+0x19de4>
  43872c:	bl	41c460 <X509_CRL_get_issuer@plt>
  438730:	mov	x24, x0
  438734:	ldr	x1, [sp, #120]
  438738:	add	x28, sp, #0xf0
  43873c:	ldr	x0, [x22, #8]
  438740:	mov	x2, x28
  438744:	ldr	x1, [x1, #2064]
  438748:	mov	x3, #0x0                   	// #0
  43874c:	bl	41e220 <X509_CRL_digest@plt>
  438750:	b	4380b8 <ASN1_generate_nconf@plt+0x19748>
  438754:	add	w25, w25, #0x1
  438758:	b	4380d4 <ASN1_generate_nconf@plt+0x19764>
  43875c:	nop
  438760:	stp	x29, x30, [sp, #-80]!
  438764:	mov	x29, sp
  438768:	stp	x19, x20, [sp, #16]
  43876c:	adrp	x20, 470000 <ASN1_generate_nconf@plt+0x51690>
  438770:	add	x20, x20, #0x80
  438774:	add	x2, x20, #0xa8
  438778:	stp	x21, x22, [sp, #32]
  43877c:	stp	x23, x24, [sp, #48]
  438780:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  438784:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  438788:	mov	x24, x0
  43878c:	add	x22, x1, #0xe68
  438790:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438794:	add	x21, x1, #0x120
  438798:	mov	w23, #0x1                   	// #1
  43879c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4387a0:	mov	w19, w0
  4387a4:	cbz	w0, 4387d4 <ASN1_generate_nconf@plt+0x19e64>
  4387a8:	cmp	w19, #0x3
  4387ac:	b.eq	4388a0 <ASN1_generate_nconf@plt+0x19f30>  // b.none
  4387b0:	b.gt	43881c <ASN1_generate_nconf@plt+0x19eac>
  4387b4:	cmp	w19, #0x1
  4387b8:	b.eq	43887c <ASN1_generate_nconf@plt+0x19f0c>  // b.none
  4387bc:	cmp	w19, #0x2
  4387c0:	b.ne	438838 <ASN1_generate_nconf@plt+0x19ec8>  // b.any
  4387c4:	mov	w23, w19
  4387c8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4387cc:	mov	w19, w0
  4387d0:	cbnz	w0, 4387a8 <ASN1_generate_nconf@plt+0x19e38>
  4387d4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4387d8:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4387dc:	add	x21, x21, #0x120
  4387e0:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4387e4:	mov	x20, x0
  4387e8:	bl	41c390 <EVP_sha1@plt>
  4387ec:	str	x0, [x21, #2064]
  4387f0:	bl	41acf0 <EVP_MD_size@plt>
  4387f4:	ldr	x1, [x20]
  4387f8:	str	w0, [x21, #2056]
  4387fc:	cbz	x1, 4388a8 <ASN1_generate_nconf@plt+0x19f38>
  438800:	mov	x0, x1
  438804:	mov	w1, w23
  438808:	bl	437e50 <ASN1_generate_nconf@plt+0x194e0>
  43880c:	add	w19, w19, w0
  438810:	ldr	x1, [x20, #8]!
  438814:	cbnz	x1, 438800 <ASN1_generate_nconf@plt+0x19e90>
  438818:	b	43885c <ASN1_generate_nconf@plt+0x19eec>
  43881c:	cmp	w19, #0x4
  438820:	b.eq	438874 <ASN1_generate_nconf@plt+0x19f04>  // b.none
  438824:	cmp	w19, #0x5
  438828:	b.ne	43879c <ASN1_generate_nconf@plt+0x19e2c>  // b.any
  43882c:	mov	w0, #0x1                   	// #1
  438830:	str	w0, [x21, #2060]
  438834:	b	43879c <ASN1_generate_nconf@plt+0x19e2c>
  438838:	cmn	w19, #0x1
  43883c:	b.ne	43879c <ASN1_generate_nconf@plt+0x19e2c>  // b.any
  438840:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438844:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  438848:	mov	x2, x24
  43884c:	add	x1, x1, #0xd68
  438850:	ldr	x0, [x0, #56]
  438854:	mov	w19, #0x0                   	// #0
  438858:	bl	419740 <BIO_printf@plt>
  43885c:	mov	w0, w19
  438860:	ldp	x19, x20, [sp, #16]
  438864:	ldp	x21, x22, [sp, #32]
  438868:	ldp	x23, x24, [sp, #48]
  43886c:	ldp	x29, x30, [sp], #80
  438870:	ret
  438874:	str	wzr, [x22]
  438878:	b	43879c <ASN1_generate_nconf@plt+0x19e2c>
  43887c:	add	x0, x20, #0xa8
  438880:	mov	w19, #0x0                   	// #0
  438884:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  438888:	mov	w0, w19
  43888c:	ldp	x19, x20, [sp, #16]
  438890:	ldp	x21, x22, [sp, #32]
  438894:	ldp	x23, x24, [sp, #48]
  438898:	ldp	x29, x30, [sp], #80
  43889c:	ret
  4388a0:	mov	w23, #0x0                   	// #0
  4388a4:	b	43879c <ASN1_generate_nconf@plt+0x19e2c>
  4388a8:	bl	41cc90 <X509_get_default_cert_dir_env@plt>
  4388ac:	bl	41d590 <getenv@plt>
  4388b0:	cbz	x0, 438910 <ASN1_generate_nconf@plt+0x19fa0>
  4388b4:	mov	w3, #0x3a                  	// #58
  4388b8:	adrp	x20, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4388bc:	mov	w2, #0x1fd                 	// #509
  4388c0:	add	x20, x20, #0xdc0
  4388c4:	mov	x1, x20
  4388c8:	strh	w3, [sp, #72]
  4388cc:	bl	41af90 <CRYPTO_strdup@plt>
  4388d0:	mov	x21, x0
  4388d4:	add	x1, sp, #0x48
  4388d8:	bl	419f40 <strtok@plt>
  4388dc:	cbz	x0, 4388fc <ASN1_generate_nconf@plt+0x19f8c>
  4388e0:	mov	w1, w23
  4388e4:	bl	437e50 <ASN1_generate_nconf@plt+0x194e0>
  4388e8:	add	x1, sp, #0x48
  4388ec:	add	w19, w19, w0
  4388f0:	mov	x0, #0x0                   	// #0
  4388f4:	bl	419f40 <strtok@plt>
  4388f8:	cbnz	x0, 4388e0 <ASN1_generate_nconf@plt+0x19f70>
  4388fc:	mov	x1, x20
  438900:	mov	x0, x21
  438904:	mov	w2, #0x200                 	// #512
  438908:	bl	41b1e0 <CRYPTO_free@plt>
  43890c:	b	43885c <ASN1_generate_nconf@plt+0x19eec>
  438910:	bl	41e620 <X509_get_default_cert_dir@plt>
  438914:	mov	w1, w23
  438918:	bl	437e50 <ASN1_generate_nconf@plt+0x194e0>
  43891c:	mov	w19, w0
  438920:	b	43885c <ASN1_generate_nconf@plt+0x19eec>
  438924:	nop
  438928:	b	41d250 <strcmp@plt>
  43892c:	nop
  438930:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438934:	mov	w2, #0xa8                  	// #168
  438938:	add	x1, x1, #0x200
  43893c:	b	41b1e0 <CRYPTO_free@plt>
  438940:	stp	x29, x30, [sp, #-64]!
  438944:	mov	x29, sp
  438948:	stp	x19, x20, [sp, #16]
  43894c:	mov	x20, x0
  438950:	str	x21, [sp, #32]
  438954:	mov	w21, #0x2a                  	// #42
  438958:	strb	w21, [sp, #63]
  43895c:	bl	41a9d0 <EVP_PKEY_CTX_get_app_data@plt>
  438960:	mov	w1, #0x0                   	// #0
  438964:	mov	x19, x0
  438968:	mov	x0, x20
  43896c:	bl	41c850 <EVP_PKEY_CTX_get_keygen_info@plt>
  438970:	cbnz	w0, 4389b4 <ASN1_generate_nconf@plt+0x1a044>
  438974:	mov	w0, #0x2e                  	// #46
  438978:	strb	w0, [sp, #63]
  43897c:	add	x1, sp, #0x3f
  438980:	mov	x0, x19
  438984:	mov	w2, #0x1                   	// #1
  438988:	bl	41cb90 <BIO_write@plt>
  43898c:	mov	x0, x19
  438990:	mov	x3, #0x0                   	// #0
  438994:	mov	x2, #0x0                   	// #0
  438998:	mov	w1, #0xb                   	// #11
  43899c:	bl	41de90 <BIO_ctrl@plt>
  4389a0:	mov	w0, #0x1                   	// #1
  4389a4:	ldp	x19, x20, [sp, #16]
  4389a8:	ldr	x21, [sp, #32]
  4389ac:	ldp	x29, x30, [sp], #64
  4389b0:	ret
  4389b4:	cmp	w0, #0x1
  4389b8:	b.ne	4389c8 <ASN1_generate_nconf@plt+0x1a058>  // b.any
  4389bc:	mov	w0, #0x2b                  	// #43
  4389c0:	strb	w0, [sp, #63]
  4389c4:	b	43897c <ASN1_generate_nconf@plt+0x1a00c>
  4389c8:	cmp	w0, #0x2
  4389cc:	b.ne	4389d8 <ASN1_generate_nconf@plt+0x1a068>  // b.any
  4389d0:	strb	w21, [sp, #63]
  4389d4:	b	43897c <ASN1_generate_nconf@plt+0x1a00c>
  4389d8:	cmp	w0, #0x3
  4389dc:	b.ne	43897c <ASN1_generate_nconf@plt+0x1a00c>  // b.any
  4389e0:	mov	w0, #0xa                   	// #10
  4389e4:	strb	w0, [sp, #63]
  4389e8:	b	43897c <ASN1_generate_nconf@plt+0x1a00c>
  4389ec:	nop
  4389f0:	b	419850 <OPENSSL_LH_strhash@plt>
  4389f4:	nop
  4389f8:	stp	x29, x30, [sp, #-48]!
  4389fc:	mov	x29, sp
  438a00:	stp	x19, x20, [sp, #16]
  438a04:	mov	x20, x1
  438a08:	mov	x19, x0
  438a0c:	mov	x0, x1
  438a10:	str	x21, [sp, #32]
  438a14:	bl	41e440 <strlen@plt>
  438a18:	mov	x21, x0
  438a1c:	mov	x0, x19
  438a20:	bl	41e440 <strlen@plt>
  438a24:	cmp	x21, x0
  438a28:	b.hi	438a48 <ASN1_generate_nconf@plt+0x1a0d8>  // b.pmore
  438a2c:	sub	x0, x0, x21
  438a30:	mov	x1, x20
  438a34:	add	x0, x19, x0
  438a38:	ldp	x19, x20, [sp, #16]
  438a3c:	ldr	x21, [sp, #32]
  438a40:	ldp	x29, x30, [sp], #48
  438a44:	b	41d250 <strcmp@plt>
  438a48:	mov	w0, #0x1                   	// #1
  438a4c:	ldp	x19, x20, [sp, #16]
  438a50:	ldr	x21, [sp, #32]
  438a54:	ldp	x29, x30, [sp], #48
  438a58:	ret
  438a5c:	nop
  438a60:	stp	x29, x30, [sp, #-96]!
  438a64:	mov	x29, sp
  438a68:	stp	x19, x20, [sp, #16]
  438a6c:	mov	x20, x1
  438a70:	stp	x21, x22, [sp, #32]
  438a74:	mov	x21, x2
  438a78:	mov	x22, x3
  438a7c:	stp	x23, x24, [sp, #48]
  438a80:	mov	x23, x4
  438a84:	stp	x25, x26, [sp, #64]
  438a88:	mov	x25, x0
  438a8c:	cbz	x0, 438c5c <ASN1_generate_nconf@plt+0x1a2ec>
  438a90:	ldrb	w1, [x0]
  438a94:	sub	w1, w1, #0x30
  438a98:	and	w1, w1, #0xff
  438a9c:	cmp	w1, #0x9
  438aa0:	b.ls	438b7c <ASN1_generate_nconf@plt+0x1a20c>  // b.plast
  438aa4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438aa8:	mov	x2, #0x6                   	// #6
  438aac:	add	x1, x1, #0x210
  438ab0:	add	x26, x25, #0x6
  438ab4:	bl	41b450 <strncmp@plt>
  438ab8:	cbz	w0, 438b24 <ASN1_generate_nconf@plt+0x1a1b4>
  438abc:	mov	x0, x25
  438ac0:	mov	w1, #0x3a                  	// #58
  438ac4:	bl	41d830 <strchr@plt>
  438ac8:	mov	x24, x0
  438acc:	sub	w26, w0, w25
  438ad0:	cbz	x0, 438cc0 <ASN1_generate_nconf@plt+0x1a350>
  438ad4:	mov	w2, w26
  438ad8:	mov	x1, x25
  438adc:	add	x0, sp, #0x58
  438ae0:	bl	41dfe0 <EVP_PKEY_asn1_find_str@plt>
  438ae4:	mov	x19, x0
  438ae8:	cbz	x0, 438e34 <ASN1_generate_nconf@plt+0x1a4c4>
  438aec:	mov	x5, x0
  438af0:	mov	x1, x20
  438af4:	mov	x4, #0x0                   	// #0
  438af8:	mov	x3, #0x0                   	// #0
  438afc:	mov	x2, #0x0                   	// #0
  438b00:	mov	x0, #0x0                   	// #0
  438b04:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  438b08:	ldr	x0, [sp, #88]
  438b0c:	bl	41c8c0 <ENGINE_finish@plt>
  438b10:	ldr	w1, [x20]
  438b14:	cmp	w1, #0x6
  438b18:	b.eq	438c98 <ASN1_generate_nconf@plt+0x1a328>  // b.none
  438b1c:	add	x26, x24, #0x1
  438b20:	cbz	x24, 438db8 <ASN1_generate_nconf@plt+0x1a448>
  438b24:	mov	x0, x26
  438b28:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  438b2c:	add	x1, x1, #0x170
  438b30:	bl	41b1c0 <BIO_new_file@plt>
  438b34:	mov	x19, x0
  438b38:	cbz	x0, 438e18 <ASN1_generate_nconf@plt+0x1a4a8>
  438b3c:	mov	x1, #0x0                   	// #0
  438b40:	bl	41b3b0 <PEM_read_bio_Parameters@plt>
  438b44:	mov	x25, x0
  438b48:	cbz	x0, 438d4c <ASN1_generate_nconf@plt+0x1a3dc>
  438b4c:	mov	x0, x19
  438b50:	bl	41df00 <BIO_free@plt>
  438b54:	ldr	w19, [x20]
  438b58:	mov	x0, x25
  438b5c:	cmn	w19, #0x1
  438b60:	b.eq	438c84 <ASN1_generate_nconf@plt+0x1a314>  // b.none
  438b64:	bl	41aa90 <EVP_PKEY_base_id@plt>
  438b68:	cmp	w19, w0
  438b6c:	b.ne	438df4 <ASN1_generate_nconf@plt+0x1a484>  // b.any
  438b70:	ldr	w1, [x20]
  438b74:	mov	x24, #0xffffffffffffffff    	// #-1
  438b78:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438b7c:	mov	w1, #0x6                   	// #6
  438b80:	str	w1, [x20]
  438b84:	mov	w2, #0xa                   	// #10
  438b88:	mov	x1, #0x0                   	// #0
  438b8c:	bl	41d2c0 <strtol@plt>
  438b90:	mov	x24, x0
  438b94:	ldr	w1, [x20]
  438b98:	mov	x25, #0x0                   	// #0
  438b9c:	str	x0, [x21]
  438ba0:	add	x0, sp, #0x50
  438ba4:	bl	41e910 <EVP_PKEY_asn1_find@plt>
  438ba8:	mov	x19, x0
  438bac:	cbz	x0, 438ddc <ASN1_generate_nconf@plt+0x1a46c>
  438bb0:	mov	x5, x19
  438bb4:	add	x4, sp, #0x58
  438bb8:	mov	x3, #0x0                   	// #0
  438bbc:	mov	x2, #0x0                   	// #0
  438bc0:	mov	x1, #0x0                   	// #0
  438bc4:	mov	x0, #0x0                   	// #0
  438bc8:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  438bcc:	ldr	x0, [sp, #88]
  438bd0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438bd4:	mov	w2, #0x60e                 	// #1550
  438bd8:	add	x1, x1, #0x200
  438bdc:	bl	41af90 <CRYPTO_strdup@plt>
  438be0:	mov	x1, x0
  438be4:	ldr	x0, [sp, #80]
  438be8:	str	x1, [x22]
  438bec:	bl	41c8c0 <ENGINE_finish@plt>
  438bf0:	cbz	x25, 438c70 <ASN1_generate_nconf@plt+0x1a300>
  438bf4:	mov	x1, x23
  438bf8:	mov	x0, x25
  438bfc:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  438c00:	mov	x19, x0
  438c04:	mov	x0, x25
  438c08:	bl	4199c0 <EVP_PKEY_bits@plt>
  438c0c:	sxtw	x1, w0
  438c10:	str	x1, [x21]
  438c14:	mov	x0, x25
  438c18:	bl	41d9c0 <EVP_PKEY_free@plt>
  438c1c:	cbz	x19, 438d00 <ASN1_generate_nconf@plt+0x1a390>
  438c20:	mov	x0, x19
  438c24:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  438c28:	cmp	w0, #0x0
  438c2c:	b.le	438d20 <ASN1_generate_nconf@plt+0x1a3b0>
  438c30:	ldr	w0, [x20]
  438c34:	cmp	w0, #0x6
  438c38:	ccmn	x24, #0x1, #0x4, eq  // eq = none
  438c3c:	b.ne	438cd0 <ASN1_generate_nconf@plt+0x1a360>  // b.any
  438c40:	mov	x0, x19
  438c44:	ldp	x19, x20, [sp, #16]
  438c48:	ldp	x21, x22, [sp, #32]
  438c4c:	ldp	x23, x24, [sp, #48]
  438c50:	ldp	x25, x26, [sp, #64]
  438c54:	ldp	x29, x30, [sp], #96
  438c58:	ret
  438c5c:	mov	w2, #0x6                   	// #6
  438c60:	mov	w1, w2
  438c64:	ldr	x24, [x21]
  438c68:	str	w2, [x20]
  438c6c:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438c70:	ldr	w0, [x20]
  438c74:	mov	x1, x23
  438c78:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  438c7c:	mov	x19, x0
  438c80:	b	438c1c <ASN1_generate_nconf@plt+0x1a2ac>
  438c84:	bl	41ab10 <EVP_PKEY_id@plt>
  438c88:	mov	x24, #0xffffffffffffffff    	// #-1
  438c8c:	mov	w1, w0
  438c90:	str	w0, [x20]
  438c94:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438c98:	cbz	x24, 438dc4 <ASN1_generate_nconf@plt+0x1a454>
  438c9c:	add	x0, x24, #0x1
  438ca0:	mov	x1, #0x0                   	// #0
  438ca4:	mov	w2, #0xa                   	// #10
  438ca8:	bl	41d2c0 <strtol@plt>
  438cac:	ldr	w1, [x20]
  438cb0:	mov	x24, x0
  438cb4:	mov	x25, #0x0                   	// #0
  438cb8:	str	x0, [x21]
  438cbc:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438cc0:	mov	x0, x25
  438cc4:	bl	41e440 <strlen@plt>
  438cc8:	mov	w26, w0
  438ccc:	b	438ad4 <ASN1_generate_nconf@plt+0x1a164>
  438cd0:	mov	w3, w24
  438cd4:	mov	x0, x19
  438cd8:	mov	x4, #0x0                   	// #0
  438cdc:	mov	w2, #0x1003                	// #4099
  438ce0:	mov	w1, #0x4                   	// #4
  438ce4:	bl	419af0 <RSA_pkey_ctx_ctrl@plt>
  438ce8:	cmp	w0, #0x0
  438cec:	b.gt	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438cf0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438cf4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438cf8:	add	x1, x1, #0x2d8
  438cfc:	b	438d2c <ASN1_generate_nconf@plt+0x1a3bc>
  438d00:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438d04:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438d08:	add	x1, x1, #0x288
  438d0c:	ldr	x0, [x20, #56]
  438d10:	bl	41a980 <BIO_puts@plt>
  438d14:	ldr	x0, [x20, #56]
  438d18:	bl	41e7f0 <ERR_print_errors@plt>
  438d1c:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438d20:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438d24:	add	x1, x1, #0x2b0
  438d28:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438d2c:	ldr	x0, [x20, #56]
  438d30:	bl	41a980 <BIO_puts@plt>
  438d34:	ldr	x0, [x20, #56]
  438d38:	bl	41e7f0 <ERR_print_errors@plt>
  438d3c:	mov	x0, x19
  438d40:	mov	x19, #0x0                   	// #0
  438d44:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  438d48:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438d4c:	mov	x3, #0x0                   	// #0
  438d50:	mov	x2, #0x0                   	// #0
  438d54:	mov	w1, #0x1                   	// #1
  438d58:	mov	x0, x19
  438d5c:	bl	41de90 <BIO_ctrl@plt>
  438d60:	mov	x0, x19
  438d64:	mov	x3, #0x0                   	// #0
  438d68:	mov	x2, #0x0                   	// #0
  438d6c:	mov	x1, #0x0                   	// #0
  438d70:	bl	41dab0 <PEM_read_bio_X509@plt>
  438d74:	mov	x24, x0
  438d78:	cbz	x0, 438dd0 <ASN1_generate_nconf@plt+0x1a460>
  438d7c:	bl	41a4c0 <X509_get_pubkey@plt>
  438d80:	mov	x25, x0
  438d84:	mov	x0, x24
  438d88:	bl	41e260 <X509_free@plt>
  438d8c:	mov	x0, x19
  438d90:	bl	41df00 <BIO_free@plt>
  438d94:	cbnz	x25, 438b54 <ASN1_generate_nconf@plt+0x1a1e4>
  438d98:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438d9c:	mov	x2, x26
  438da0:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  438da4:	mov	x19, #0x0                   	// #0
  438da8:	ldr	x0, [x0, #56]
  438dac:	add	x1, x1, #0x340
  438db0:	bl	419740 <BIO_printf@plt>
  438db4:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438db8:	mov	x25, #0x0                   	// #0
  438dbc:	mov	x24, #0xffffffffffffffff    	// #-1
  438dc0:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438dc4:	mov	x25, #0x0                   	// #0
  438dc8:	ldr	x24, [x21]
  438dcc:	b	438ba0 <ASN1_generate_nconf@plt+0x1a230>
  438dd0:	mov	x0, x19
  438dd4:	bl	41df00 <BIO_free@plt>
  438dd8:	b	438d98 <ASN1_generate_nconf@plt+0x1a428>
  438ddc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438de0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438de4:	add	x1, x1, #0x258
  438de8:	ldr	x0, [x0, #56]
  438dec:	bl	41a980 <BIO_puts@plt>
  438df0:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438df4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438df8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438dfc:	add	x1, x1, #0x230
  438e00:	mov	x19, #0x0                   	// #0
  438e04:	ldr	x0, [x0, #56]
  438e08:	bl	419740 <BIO_printf@plt>
  438e0c:	mov	x0, x25
  438e10:	bl	41d9c0 <EVP_PKEY_free@plt>
  438e14:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438e18:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438e1c:	mov	x2, x26
  438e20:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  438e24:	add	x1, x1, #0x320
  438e28:	ldr	x0, [x0, #56]
  438e2c:	bl	419740 <BIO_printf@plt>
  438e30:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438e34:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438e38:	mov	x3, x25
  438e3c:	mov	w2, w26
  438e40:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  438e44:	ldr	x0, [x0, #56]
  438e48:	add	x1, x1, #0x218
  438e4c:	bl	419740 <BIO_printf@plt>
  438e50:	b	438c40 <ASN1_generate_nconf@plt+0x1a2d0>
  438e54:	nop
  438e58:	stp	x29, x30, [sp, #-32]!
  438e5c:	mov	x29, sp
  438e60:	stp	x19, x20, [sp, #16]
  438e64:	mov	x20, x0
  438e68:	mov	x0, x1
  438e6c:	mov	x1, x2
  438e70:	mov	w2, w3
  438e74:	bl	459658 <ASN1_generate_nconf@plt+0x3ace8>
  438e78:	cbz	x0, 438eb0 <ASN1_generate_nconf@plt+0x1a540>
  438e7c:	mov	x19, x0
  438e80:	mov	x0, x20
  438e84:	mov	x1, x19
  438e88:	bl	41c300 <X509_REQ_set_subject_name@plt>
  438e8c:	mov	w20, w0
  438e90:	mov	x0, x19
  438e94:	cbz	w20, 438e9c <ASN1_generate_nconf@plt+0x1a52c>
  438e98:	mov	w20, #0x1                   	// #1
  438e9c:	bl	41c6e0 <X509_NAME_free@plt>
  438ea0:	mov	w0, w20
  438ea4:	ldp	x19, x20, [sp, #16]
  438ea8:	ldp	x29, x30, [sp], #32
  438eac:	ret
  438eb0:	mov	w20, #0x0                   	// #0
  438eb4:	mov	w0, w20
  438eb8:	ldp	x19, x20, [sp, #16]
  438ebc:	ldp	x29, x30, [sp], #32
  438ec0:	ret
  438ec4:	nop
  438ec8:	stp	x29, x30, [sp, #-64]!
  438ecc:	mov	x29, sp
  438ed0:	str	xzr, [sp, #56]
  438ed4:	cbz	x0, 438f2c <ASN1_generate_nconf@plt+0x1a5bc>
  438ed8:	stp	x19, x20, [sp, #16]
  438edc:	mov	x20, x1
  438ee0:	mov	x19, x0
  438ee4:	add	x1, sp, #0x34
  438ee8:	mov	x0, x20
  438eec:	stp	x21, x22, [sp, #32]
  438ef0:	mov	x22, x2
  438ef4:	mov	x21, x3
  438ef8:	bl	41e770 <EVP_PKEY_get_default_digest_nid@plt>
  438efc:	cmp	w0, #0x2
  438f00:	b.eq	438f88 <ASN1_generate_nconf@plt+0x1a618>  // b.none
  438f04:	mov	x0, x19
  438f08:	mov	x4, x20
  438f0c:	mov	x2, x22
  438f10:	add	x1, sp, #0x38
  438f14:	mov	x3, #0x0                   	// #0
  438f18:	mov	w19, #0x0                   	// #0
  438f1c:	bl	41a7d0 <EVP_DigestSignInit@plt>
  438f20:	cbnz	w0, 438f54 <ASN1_generate_nconf@plt+0x1a5e4>
  438f24:	ldp	x19, x20, [sp, #16]
  438f28:	ldp	x21, x22, [sp, #32]
  438f2c:	mov	w0, #0x0                   	// #0
  438f30:	ldp	x29, x30, [sp], #64
  438f34:	ret
  438f38:	bl	419630 <OPENSSL_sk_value@plt>
  438f3c:	mov	x1, x0
  438f40:	mov	x20, x0
  438f44:	ldr	x0, [sp, #56]
  438f48:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  438f4c:	cmp	w0, #0x0
  438f50:	b.le	438fb8 <ASN1_generate_nconf@plt+0x1a648>
  438f54:	mov	x0, x21
  438f58:	bl	41dfd0 <OPENSSL_sk_num@plt>
  438f5c:	mov	w2, w0
  438f60:	mov	w1, w19
  438f64:	cmp	w19, w2
  438f68:	mov	x0, x21
  438f6c:	add	w19, w19, #0x1
  438f70:	b.lt	438f38 <ASN1_generate_nconf@plt+0x1a5c8>  // b.tstop
  438f74:	mov	w0, #0x1                   	// #1
  438f78:	ldp	x19, x20, [sp, #16]
  438f7c:	ldp	x21, x22, [sp, #32]
  438f80:	ldp	x29, x30, [sp], #64
  438f84:	ret
  438f88:	ldr	w0, [sp, #52]
  438f8c:	mov	x4, x20
  438f90:	add	x1, sp, #0x38
  438f94:	mov	x3, #0x0                   	// #0
  438f98:	cmp	w0, #0x0
  438f9c:	mov	x0, x19
  438fa0:	csel	x22, x22, xzr, ne  // ne = any
  438fa4:	mov	w19, #0x0                   	// #0
  438fa8:	mov	x2, x22
  438fac:	bl	41a7d0 <EVP_DigestSignInit@plt>
  438fb0:	cbnz	w0, 438f54 <ASN1_generate_nconf@plt+0x1a5e4>
  438fb4:	b	438f24 <ASN1_generate_nconf@plt+0x1a5b4>
  438fb8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  438fbc:	mov	x2, x20
  438fc0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  438fc4:	add	x1, x1, #0xd10
  438fc8:	ldr	x0, [x19, #56]
  438fcc:	bl	419740 <BIO_printf@plt>
  438fd0:	ldr	x0, [x19, #56]
  438fd4:	bl	41e7f0 <ERR_print_errors@plt>
  438fd8:	mov	w0, #0x0                   	// #0
  438fdc:	ldp	x19, x20, [sp, #16]
  438fe0:	ldp	x21, x22, [sp, #32]
  438fe4:	ldp	x29, x30, [sp], #64
  438fe8:	ret
  438fec:	nop
  438ff0:	stp	x29, x30, [sp, #-80]!
  438ff4:	mov	x29, sp
  438ff8:	stp	x19, x20, [sp, #16]
  438ffc:	mov	x20, x2
  439000:	stp	x21, x22, [sp, #32]
  439004:	mov	x21, x3
  439008:	stp	x23, x24, [sp, #48]
  43900c:	mov	x24, x1
  439010:	mov	x23, x0
  439014:	mov	x0, x2
  439018:	str	x25, [sp, #64]
  43901c:	mov	x25, x4
  439020:	bl	41e440 <strlen@plt>
  439024:	mov	x19, x0
  439028:	mov	x0, x21
  43902c:	bl	41e440 <strlen@plt>
  439030:	mov	x22, x0
  439034:	add	x0, x19, x0
  439038:	add	x0, x0, #0x1
  43903c:	cmp	x0, x24
  439040:	b.hi	439080 <ASN1_generate_nconf@plt+0x1a710>  // b.pmore
  439044:	mov	x1, x20
  439048:	mov	x2, x19
  43904c:	mov	x0, x23
  439050:	bl	41a800 <memcpy@plt>
  439054:	add	x2, x22, #0x1
  439058:	mov	x1, x21
  43905c:	add	x0, x23, x19
  439060:	bl	41a800 <memcpy@plt>
  439064:	mov	w0, #0x1                   	// #1
  439068:	ldp	x19, x20, [sp, #16]
  43906c:	ldp	x21, x22, [sp, #32]
  439070:	ldp	x23, x24, [sp, #48]
  439074:	ldr	x25, [sp, #64]
  439078:	ldp	x29, x30, [sp], #80
  43907c:	ret
  439080:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439084:	mov	x3, x20
  439088:	mov	x2, x25
  43908c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  439090:	ldr	x0, [x0, #56]
  439094:	add	x1, x1, #0x2f8
  439098:	bl	419740 <BIO_printf@plt>
  43909c:	mov	w0, #0x0                   	// #0
  4390a0:	ldp	x19, x20, [sp, #16]
  4390a4:	ldp	x21, x22, [sp, #32]
  4390a8:	ldp	x23, x24, [sp, #48]
  4390ac:	ldr	x25, [sp, #64]
  4390b0:	ldp	x29, x30, [sp], #80
  4390b4:	ret
  4390b8:	stp	x29, x30, [sp, #-96]!
  4390bc:	mov	x29, sp
  4390c0:	stp	x23, x24, [sp, #48]
  4390c4:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4390c8:	mov	x23, x1
  4390cc:	ldr	w8, [x24, #2360]
  4390d0:	stp	x19, x20, [sp, #16]
  4390d4:	mov	x20, x2
  4390d8:	mov	x19, x5
  4390dc:	stp	x21, x22, [sp, #32]
  4390e0:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4390e4:	mov	w22, w4
  4390e8:	stp	x25, x26, [sp, #64]
  4390ec:	mov	w25, w3
  4390f0:	mov	x26, x6
  4390f4:	stp	x27, x28, [sp, #80]
  4390f8:	mov	x27, x0
  4390fc:	mov	x28, x7
  439100:	ldr	x0, [x21, #56]
  439104:	cbz	w8, 4391e8 <ASN1_generate_nconf@plt+0x1a878>
  439108:	mov	x3, #0x0                   	// #0
  43910c:	mov	x2, #0x0                   	// #0
  439110:	mov	w1, #0xb                   	// #11
  439114:	bl	41de90 <BIO_ctrl@plt>
  439118:	cbz	x20, 439214 <ASN1_generate_nconf@plt+0x1a8a4>
  43911c:	adrp	x3, 476000 <ASN1_generate_nconf@plt+0x57690>
  439120:	mov	x4, x26
  439124:	add	x3, x3, #0xa60
  439128:	mov	x2, x20
  43912c:	mov	x0, x19
  439130:	mov	x1, #0x400                 	// #1024
  439134:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  439138:	cbz	w0, 439258 <ASN1_generate_nconf@plt+0x1a8e8>
  43913c:	ldr	x0, [x21, #56]
  439140:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  439144:	mov	x2, x20
  439148:	add	x1, x1, #0x5c8
  43914c:	bl	419740 <BIO_printf@plt>
  439150:	ldrb	w0, [x19]
  439154:	cbz	w0, 439258 <ASN1_generate_nconf@plt+0x1a8e8>
  439158:	cmp	w0, #0xa
  43915c:	b.eq	439228 <ASN1_generate_nconf@plt+0x1a8b8>  // b.none
  439160:	cmp	w0, #0x2e
  439164:	b.eq	439278 <ASN1_generate_nconf@plt+0x1a908>  // b.none
  439168:	mov	x0, x19
  43916c:	bl	41e440 <strlen@plt>
  439170:	add	x1, x19, w0, sxtw
  439174:	ldurb	w1, [x1, #-1]
  439178:	cmp	w1, #0xa
  43917c:	b.ne	4392dc <ASN1_generate_nconf@plt+0x1a96c>  // b.any
  439180:	subs	w1, w0, #0x1
  439184:	csel	w0, w1, wzr, pl  // pl = nfrst
  439188:	cmp	w25, w0
  43918c:	strb	wzr, [x19, w1, sxtw]
  439190:	b.gt	4391c0 <ASN1_generate_nconf@plt+0x1a850>
  439194:	cmp	w22, #0x0
  439198:	mov	w0, #0x2                   	// #2
  43919c:	ccmp	w1, w22, #0x4, ge  // ge = tcont
  4391a0:	b.gt	4392c4 <ASN1_generate_nconf@plt+0x1a954>
  4391a4:	ldp	x19, x20, [sp, #16]
  4391a8:	ldp	x21, x22, [sp, #32]
  4391ac:	ldp	x23, x24, [sp, #48]
  4391b0:	ldp	x25, x26, [sp, #64]
  4391b4:	ldp	x27, x28, [sp, #80]
  4391b8:	ldp	x29, x30, [sp], #96
  4391bc:	ret
  4391c0:	ldr	x0, [x21, #56]
  4391c4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4391c8:	mov	w2, w25
  4391cc:	add	x1, x1, #0x338
  4391d0:	bl	419740 <BIO_printf@plt>
  4391d4:	ldr	w0, [x24, #2360]
  4391d8:	cmp	w0, #0x0
  4391dc:	ccmp	x20, #0x0, #0x0, eq  // eq = none
  4391e0:	b.ne	439258 <ASN1_generate_nconf@plt+0x1a8e8>  // b.any
  4391e4:	ldr	x0, [x21, #56]
  4391e8:	mov	x3, x23
  4391ec:	mov	x2, x27
  4391f0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4391f4:	add	x1, x1, #0x310
  4391f8:	bl	419740 <BIO_printf@plt>
  4391fc:	ldr	x0, [x21, #56]
  439200:	mov	x3, #0x0                   	// #0
  439204:	mov	x2, #0x0                   	// #0
  439208:	mov	w1, #0xb                   	// #11
  43920c:	bl	41de90 <BIO_ctrl@plt>
  439210:	cbnz	x20, 43911c <ASN1_generate_nconf@plt+0x1a7ac>
  439214:	ldr	w0, [x24, #2360]
  439218:	strb	wzr, [x19]
  43921c:	cbz	w0, 4392a4 <ASN1_generate_nconf@plt+0x1a934>
  439220:	mov	w0, #0xa                   	// #10
  439224:	strh	w0, [x19]
  439228:	cbz	x23, 439284 <ASN1_generate_nconf@plt+0x1a914>
  43922c:	ldrb	w0, [x23]
  439230:	cbz	w0, 439284 <ASN1_generate_nconf@plt+0x1a914>
  439234:	adrp	x3, 476000 <ASN1_generate_nconf@plt+0x57690>
  439238:	mov	x4, x28
  43923c:	add	x3, x3, #0xa60
  439240:	mov	x2, x23
  439244:	mov	x0, x19
  439248:	mov	x1, #0x400                 	// #1024
  43924c:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  439250:	cbnz	w0, 439168 <ASN1_generate_nconf@plt+0x1a7f8>
  439254:	nop
  439258:	mov	w0, #0x0                   	// #0
  43925c:	ldp	x19, x20, [sp, #16]
  439260:	ldp	x21, x22, [sp, #32]
  439264:	ldp	x23, x24, [sp, #48]
  439268:	ldp	x25, x26, [sp, #64]
  43926c:	ldp	x27, x28, [sp, #80]
  439270:	ldp	x29, x30, [sp], #96
  439274:	ret
  439278:	ldrb	w0, [x19, #1]
  43927c:	cmp	w0, #0xa
  439280:	b.ne	439168 <ASN1_generate_nconf@plt+0x1a7f8>  // b.any
  439284:	mov	w0, #0x1                   	// #1
  439288:	ldp	x19, x20, [sp, #16]
  43928c:	ldp	x21, x22, [sp, #32]
  439290:	ldp	x23, x24, [sp, #48]
  439294:	ldp	x25, x26, [sp, #64]
  439298:	ldp	x27, x28, [sp, #80]
  43929c:	ldp	x29, x30, [sp], #96
  4392a0:	ret
  4392a4:	adrp	x2, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4392a8:	mov	x0, x19
  4392ac:	mov	w1, #0x400                 	// #1024
  4392b0:	ldr	x2, [x2, #3960]
  4392b4:	bl	419a80 <fgets@plt>
  4392b8:	cbnz	x0, 439150 <ASN1_generate_nconf@plt+0x1a7e0>
  4392bc:	mov	w0, #0x0                   	// #0
  4392c0:	b	43925c <ASN1_generate_nconf@plt+0x1a8ec>
  4392c4:	ldr	x0, [x21, #56]
  4392c8:	mov	w2, w22
  4392cc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4392d0:	add	x1, x1, #0x378
  4392d4:	bl	419740 <BIO_printf@plt>
  4392d8:	b	4391d4 <ASN1_generate_nconf@plt+0x1a864>
  4392dc:	ldr	x0, [x21, #56]
  4392e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4392e4:	add	x1, x1, #0x320
  4392e8:	bl	419740 <BIO_printf@plt>
  4392ec:	mov	w0, #0x0                   	// #0
  4392f0:	b	43925c <ASN1_generate_nconf@plt+0x1a8ec>
  4392f4:	nop
  4392f8:	stp	x29, x30, [sp, #-48]!
  4392fc:	mov	x29, sp
  439300:	stp	x19, x20, [sp, #16]
  439304:	mov	x19, x1
  439308:	mov	x20, x2
  43930c:	stp	x21, x22, [sp, #32]
  439310:	mov	x21, x3
  439314:	mov	x22, x0
  439318:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43931c:	mov	x2, x20
  439320:	mov	x1, x19
  439324:	mov	x3, x21
  439328:	mov	x20, x0
  43932c:	bl	438ec8 <ASN1_generate_nconf@plt+0x1a558>
  439330:	mov	w19, w0
  439334:	cmp	w0, #0x0
  439338:	b.le	43934c <ASN1_generate_nconf@plt+0x1a9dc>
  43933c:	mov	x0, x22
  439340:	mov	x1, x20
  439344:	bl	41dfa0 <X509_sign_ctx@plt>
  439348:	mov	w19, w0
  43934c:	mov	x0, x20
  439350:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  439354:	cmp	w19, #0x0
  439358:	cset	w0, gt
  43935c:	ldp	x19, x20, [sp, #16]
  439360:	ldp	x21, x22, [sp, #32]
  439364:	ldp	x29, x30, [sp], #48
  439368:	ret
  43936c:	nop
  439370:	stp	x29, x30, [sp, #-48]!
  439374:	mov	x29, sp
  439378:	stp	x19, x20, [sp, #16]
  43937c:	mov	x19, x1
  439380:	mov	x20, x2
  439384:	stp	x21, x22, [sp, #32]
  439388:	mov	x21, x3
  43938c:	mov	x22, x0
  439390:	bl	41bea0 <EVP_MD_CTX_new@plt>
  439394:	mov	x2, x20
  439398:	mov	x1, x19
  43939c:	mov	x3, x21
  4393a0:	mov	x20, x0
  4393a4:	bl	438ec8 <ASN1_generate_nconf@plt+0x1a558>
  4393a8:	mov	w19, w0
  4393ac:	cmp	w0, #0x0
  4393b0:	b.le	4393c4 <ASN1_generate_nconf@plt+0x1aa54>
  4393b4:	mov	x0, x22
  4393b8:	mov	x1, x20
  4393bc:	bl	41dac0 <X509_REQ_sign_ctx@plt>
  4393c0:	mov	w19, w0
  4393c4:	mov	x0, x20
  4393c8:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  4393cc:	cmp	w19, #0x0
  4393d0:	cset	w0, gt
  4393d4:	ldp	x19, x20, [sp, #16]
  4393d8:	ldp	x21, x22, [sp, #32]
  4393dc:	ldp	x29, x30, [sp], #48
  4393e0:	ret
  4393e4:	nop
  4393e8:	sub	sp, sp, #0x630
  4393ec:	mov	w2, #0xffffffff            	// #-1
  4393f0:	stp	x29, x30, [sp]
  4393f4:	mov	x29, sp
  4393f8:	stp	x19, x20, [sp, #16]
  4393fc:	mov	w19, w0
  439400:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439404:	mov	x20, x1
  439408:	str	x1, [sp, #312]
  43940c:	ldr	x0, [x0, #80]
  439410:	str	x0, [sp, #144]
  439414:	mov	w0, #0x8005                	// #32773
  439418:	mov	x1, #0xffffffffffffffff    	// #-1
  43941c:	str	w2, [sp, #368]
  439420:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439424:	str	w0, [sp, #372]
  439428:	str	w0, [sp, #376]
  43942c:	str	w0, [sp, #380]
  439430:	mov	x0, #0x1001                	// #4097
  439434:	stp	x21, x22, [sp, #32]
  439438:	mov	w21, #0x0                   	// #0
  43943c:	stp	x23, x24, [sp, #48]
  439440:	adrp	x23, 470000 <ASN1_generate_nconf@plt+0x51690>
  439444:	add	x23, x23, #0x200
  439448:	stp	x25, x26, [sp, #64]
  43944c:	add	x25, x2, #0x938
  439450:	adrp	x26, 471000 <ASN1_generate_nconf@plt+0x52690>
  439454:	stp	x27, x28, [sp, #80]
  439458:	add	x28, x26, #0xe8
  43945c:	mov	x24, #0x0                   	// #0
  439460:	str	wzr, [sp, #244]
  439464:	mov	x27, #0x0                   	// #0
  439468:	str	x0, [sp, #264]
  43946c:	str	wzr, [sp, #284]
  439470:	str	wzr, [sp, #288]
  439474:	str	wzr, [sp, #300]
  439478:	str	wzr, [sp, #320]
  43947c:	stp	xzr, xzr, [sp, #384]
  439480:	stp	xzr, xzr, [sp, #400]
  439484:	str	xzr, [sp, #416]
  439488:	str	x1, [sp, #424]
  43948c:	str	xzr, [sp, #432]
  439490:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  439494:	mov	x1, x0
  439498:	mov	w0, w19
  43949c:	adrp	x19, 471000 <ASN1_generate_nconf@plt+0x52690>
  4394a0:	add	x19, x19, #0x90
  4394a4:	mov	x2, x28
  4394a8:	str	x1, [sp, #304]
  4394ac:	mov	x1, x20
  4394b0:	mov	w20, #0x0                   	// #0
  4394b4:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  4394b8:	stp	xzr, xzr, [sp, #96]
  4394bc:	stp	xzr, xzr, [sp, #112]
  4394c0:	stp	xzr, xzr, [sp, #128]
  4394c4:	str	x0, [sp, #152]
  4394c8:	str	wzr, [sp, #160]
  4394cc:	str	wzr, [sp, #168]
  4394d0:	stp	xzr, xzr, [sp, #176]
  4394d4:	stp	xzr, xzr, [sp, #192]
  4394d8:	str	xzr, [sp, #208]
  4394dc:	stp	wzr, wzr, [sp, #216]
  4394e0:	stp	xzr, xzr, [sp, #224]
  4394e4:	str	wzr, [sp, #240]
  4394e8:	stp	xzr, xzr, [sp, #248]
  4394ec:	str	xzr, [sp, #272]
  4394f0:	str	wzr, [sp, #280]
  4394f4:	str	wzr, [sp, #296]
  4394f8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4394fc:	mov	w1, w0
  439500:	cbz	w0, 439540 <ASN1_generate_nconf@plt+0x1abd0>
  439504:	cmp	w1, #0x28
  439508:	b.gt	43989c <ASN1_generate_nconf@plt+0x1af2c>
  43950c:	cmn	w1, #0x1
  439510:	b.lt	4394f8 <ASN1_generate_nconf@plt+0x1ab88>  // b.tstop
  439514:	add	w1, w1, #0x1
  439518:	cmp	w1, #0x29
  43951c:	b.hi	4394f8 <ASN1_generate_nconf@plt+0x1ab88>  // b.pmore
  439520:	ldrh	w0, [x19, w1, uxtw #1]
  439524:	adr	x1, 439530 <ASN1_generate_nconf@plt+0x1abc0>
  439528:	add	x0, x1, w0, sxth #2
  43952c:	br	x0
  439530:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  439534:	mov	w20, #0x1                   	// #1
  439538:	mov	w1, w0
  43953c:	cbnz	w0, 439504 <ASN1_generate_nconf@plt+0x1ab94>
  439540:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  439544:	mov	w28, w0
  439548:	cbnz	w0, 439760 <ASN1_generate_nconf@plt+0x1adf0>
  43954c:	ldr	w0, [sp, #168]
  439550:	ldr	w1, [sp, #160]
  439554:	cmp	w0, #0x0
  439558:	eor	w0, w1, #0x1
  43955c:	str	w0, [sp, #312]
  439560:	str	w0, [sp, #352]
  439564:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  439568:	b.ne	439f1c <ASN1_generate_nconf@plt+0x1b5ac>  // b.any
  43956c:	ldr	x0, [sp, #176]
  439570:	cmp	x0, #0x0
  439574:	ldr	w0, [sp, #160]
  439578:	str	w0, [sp, #324]
  43957c:	csel	w22, w0, wzr, eq  // eq = none
  439580:	cbnz	w22, 439f14 <ASN1_generate_nconf@plt+0x1b5a4>
  439584:	mov	w22, w20
  439588:	ldp	x1, x0, [sp, #184]
  43958c:	add	x3, sp, #0x1a0
  439590:	ldr	x4, [sp, #384]
  439594:	add	x2, sp, #0x198
  439598:	str	x4, [sp, #184]
  43959c:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  4395a0:	cbz	w0, 43a3d4 <ASN1_generate_nconf@plt+0x1ba64>
  4395a4:	ldr	w0, [sp, #216]
  4395a8:	cbnz	w0, 43a384 <ASN1_generate_nconf@plt+0x1ba14>
  4395ac:	ldr	x0, [sp, #144]
  4395b0:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  4395b4:	str	x0, [x25, #8]
  4395b8:	ldr	x1, [sp, #120]
  4395bc:	cbz	x1, 4395d8 <ASN1_generate_nconf@plt+0x1ac68>
  4395c0:	ldr	x0, [sp, #120]
  4395c4:	mov	x1, #0x0                   	// #0
  4395c8:	bl	457a78 <ASN1_generate_nconf@plt+0x39108>
  4395cc:	mov	x1, x0
  4395d0:	ldr	x0, [x25, #8]
  4395d4:	str	x1, [x25, #16]
  4395d8:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4395dc:	ldr	x2, [sp, #144]
  4395e0:	ldr	x1, [x1, #80]
  4395e4:	cmp	x1, x2
  4395e8:	b.eq	4395f8 <ASN1_generate_nconf@plt+0x1ac88>  // b.none
  4395ec:	bl	45b530 <ASN1_generate_nconf@plt+0x3cbc0>
  4395f0:	cbz	w0, 4398b0 <ASN1_generate_nconf@plt+0x1af40>
  4395f4:	ldr	x0, [x25, #8]
  4395f8:	cbz	x0, 439634 <ASN1_generate_nconf@plt+0x1acc4>
  4395fc:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  439600:	mov	x1, #0x0                   	// #0
  439604:	add	x2, x2, #0xef8
  439608:	bl	41d030 <NCONF_get_string@plt>
  43960c:	cbz	x0, 43a78c <ASN1_generate_nconf@plt+0x1be1c>
  439610:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  439614:	add	x1, x1, #0x170
  439618:	bl	41b1c0 <BIO_new_file@plt>
  43961c:	mov	x19, x0
  439620:	cbz	x0, 439630 <ASN1_generate_nconf@plt+0x1acc0>
  439624:	bl	41ce90 <OBJ_create_objects@plt>
  439628:	mov	x0, x19
  43962c:	bl	41df00 <BIO_free@plt>
  439630:	ldr	x0, [x25, #8]
  439634:	bl	457b70 <ASN1_generate_nconf@plt+0x39200>
  439638:	cbz	w0, 4398b0 <ASN1_generate_nconf@plt+0x1af40>
  43963c:	ldr	x0, [sp, #392]
  439640:	cbz	x0, 43a470 <ASN1_generate_nconf@plt+0x1bb00>
  439644:	ldr	x0, [sp, #200]
  439648:	cbz	x0, 43a4a4 <ASN1_generate_nconf@plt+0x1bb34>
  43964c:	mov	x3, #0x0                   	// #0
  439650:	mov	x2, #0x0                   	// #0
  439654:	add	x0, sp, #0x230
  439658:	mov	w5, #0x1                   	// #1
  43965c:	mov	x4, #0x0                   	// #0
  439660:	mov	x1, #0x0                   	// #0
  439664:	bl	41b1f0 <X509V3_set_ctx@plt>
  439668:	ldr	x1, [x25, #8]
  43966c:	add	x0, sp, #0x230
  439670:	bl	419ae0 <X509V3_set_nconf@plt>
  439674:	ldr	x0, [x25, #8]
  439678:	add	x1, sp, #0x230
  43967c:	ldr	x2, [sp, #200]
  439680:	mov	x3, #0x0                   	// #0
  439684:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  439688:	cbz	w0, 43a338 <ASN1_generate_nconf@plt+0x1b9c8>
  43968c:	ldr	x0, [x25, #16]
  439690:	cbz	x0, 439bfc <ASN1_generate_nconf@plt+0x1b28c>
  439694:	mov	x3, #0x0                   	// #0
  439698:	mov	x2, #0x0                   	// #0
  43969c:	add	x0, sp, #0x230
  4396a0:	mov	w5, #0x1                   	// #1
  4396a4:	mov	x4, #0x0                   	// #0
  4396a8:	mov	x1, #0x0                   	// #0
  4396ac:	bl	41b1f0 <X509V3_set_ctx@plt>
  4396b0:	ldr	x1, [x25, #16]
  4396b4:	add	x0, sp, #0x230
  4396b8:	bl	419ae0 <X509V3_set_nconf@plt>
  4396bc:	ldr	x0, [x25, #16]
  4396c0:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  4396c4:	add	x1, sp, #0x230
  4396c8:	add	x2, x2, #0xde0
  4396cc:	mov	x3, #0x0                   	// #0
  4396d0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4396d4:	cbnz	w0, 439bfc <ASN1_generate_nconf@plt+0x1b28c>
  4396d8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4396dc:	add	x1, x1, #0x460
  4396e0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4396e4:	mov	w28, #0x1                   	// #1
  4396e8:	ldr	x0, [x7, #56]
  4396ec:	mov	x20, #0x0                   	// #0
  4396f0:	stp	xzr, xzr, [sp, #144]
  4396f4:	str	x7, [sp, #160]
  4396f8:	bl	419740 <BIO_printf@plt>
  4396fc:	mov	x19, #0x0                   	// #0
  439700:	mov	x24, #0x0                   	// #0
  439704:	mov	x22, #0x0                   	// #0
  439708:	mov	x26, #0x0                   	// #0
  43970c:	ldr	x7, [sp, #160]
  439710:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  439714:	mov	w21, #0x1                   	// #1
  439718:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  43971c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439720:	mov	x26, x0
  439724:	cbz	x27, 439ec0 <ASN1_generate_nconf@plt+0x1b550>
  439728:	ldrb	w22, [x26]
  43972c:	cbnz	w22, 43973c <ASN1_generate_nconf@plt+0x1adcc>
  439730:	b	439750 <ASN1_generate_nconf@plt+0x1ade0>
  439734:	ldrb	w22, [x26, #1]!
  439738:	cbz	w22, 439760 <ASN1_generate_nconf@plt+0x1adf0>
  43973c:	bl	41a8c0 <__ctype_b_loc@plt>
  439740:	ubfiz	x22, x22, #1, #8
  439744:	ldr	x0, [x0]
  439748:	ldrh	w0, [x0, x22]
  43974c:	tbnz	w0, #13, 439734 <ASN1_generate_nconf@plt+0x1adc4>
  439750:	mov	x0, x26
  439754:	mov	w1, #0x3d                  	// #61
  439758:	bl	41d830 <strchr@plt>
  43975c:	cbnz	x0, 439b5c <ASN1_generate_nconf@plt+0x1b1ec>
  439760:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439764:	ldr	x0, [x7, #56]
  439768:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43976c:	ldr	x2, [sp, #152]
  439770:	add	x1, x1, #0xd68
  439774:	str	xzr, [sp, #144]
  439778:	mov	w28, #0x1                   	// #1
  43977c:	str	x7, [sp, #160]
  439780:	mov	x20, #0x0                   	// #0
  439784:	bl	419740 <BIO_printf@plt>
  439788:	mov	x19, #0x0                   	// #0
  43978c:	ldr	x7, [sp, #160]
  439790:	mov	x24, #0x0                   	// #0
  439794:	mov	x22, #0x0                   	// #0
  439798:	mov	x26, #0x0                   	// #0
  43979c:	str	xzr, [sp, #152]
  4397a0:	ldr	x0, [x7, #56]
  4397a4:	bl	41e7f0 <ERR_print_errors@plt>
  4397a8:	ldr	x0, [x25, #8]
  4397ac:	bl	419f60 <NCONF_free@plt>
  4397b0:	ldr	x0, [x25, #16]
  4397b4:	bl	419f60 <NCONF_free@plt>
  4397b8:	ldr	x0, [sp, #120]
  4397bc:	bl	41df00 <BIO_free@plt>
  4397c0:	mov	x0, x26
  4397c4:	bl	41df00 <BIO_free@plt>
  4397c8:	mov	x0, x22
  4397cc:	bl	41ce30 <BIO_free_all@plt>
  4397d0:	ldr	x0, [sp, #384]
  4397d4:	bl	41d9c0 <EVP_PKEY_free@plt>
  4397d8:	mov	x0, x24
  4397dc:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  4397e0:	ldr	x0, [sp, #96]
  4397e4:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4397e8:	ldr	x0, [sp, #104]
  4397ec:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4397f0:	adrp	x1, 438000 <ASN1_generate_nconf@plt+0x19690>
  4397f4:	add	x1, x1, #0x930
  4397f8:	mov	x0, x27
  4397fc:	bl	41e030 <OPENSSL_LH_doall@plt>
  439800:	mov	x0, x27
  439804:	bl	41af70 <OPENSSL_LH_free@plt>
  439808:	ldr	x0, [sp, #128]
  43980c:	bl	41c930 <ENGINE_free@plt>
  439810:	ldr	x0, [sp, #400]
  439814:	mov	x1, x23
  439818:	mov	w2, #0x3cc                 	// #972
  43981c:	bl	41b1e0 <CRYPTO_free@plt>
  439820:	mov	x0, x20
  439824:	bl	41b8f0 <X509_REQ_free@plt>
  439828:	mov	x0, x19
  43982c:	bl	41e260 <X509_free@plt>
  439830:	ldr	x0, [sp, #112]
  439834:	bl	41b800 <ASN1_INTEGER_free@plt>
  439838:	ldr	x0, [sp, #136]
  43983c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  439840:	ldr	x1, [sp, #152]
  439844:	ldr	x0, [sp, #408]
  439848:	cmp	x0, x1
  43984c:	b.eq	43985c <ASN1_generate_nconf@plt+0x1aeec>  // b.none
  439850:	mov	x1, x23
  439854:	mov	w2, #0x3d2                 	// #978
  439858:	bl	41b1e0 <CRYPTO_free@plt>
  43985c:	ldr	x1, [sp, #144]
  439860:	ldr	x0, [sp, #416]
  439864:	cmp	x0, x1
  439868:	b.eq	439878 <ASN1_generate_nconf@plt+0x1af08>  // b.none
  43986c:	mov	x1, x23
  439870:	mov	w2, #0x3d4                 	// #980
  439874:	bl	41b1e0 <CRYPTO_free@plt>
  439878:	mov	w0, w28
  43987c:	ldp	x29, x30, [sp]
  439880:	ldp	x19, x20, [sp, #16]
  439884:	ldp	x21, x22, [sp, #32]
  439888:	ldp	x23, x24, [sp, #48]
  43988c:	ldp	x25, x26, [sp, #64]
  439890:	ldp	x27, x28, [sp, #80]
  439894:	add	sp, sp, #0x630
  439898:	ret
  43989c:	sub	w1, w1, #0x5dd
  4398a0:	cmp	w1, #0x1
  4398a4:	b.hi	4394f8 <ASN1_generate_nconf@plt+0x1ab88>  // b.pmore
  4398a8:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4398ac:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4398b0:	mov	w28, #0x1                   	// #1
  4398b4:	b	439bdc <ASN1_generate_nconf@plt+0x1b26c>
  4398b8:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  4398bc:	add	x1, sp, #0x188
  4398c0:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  4398c4:	cbz	w0, 439760 <ASN1_generate_nconf@plt+0x1adf0>
  4398c8:	ldr	x0, [sp, #392]
  4398cc:	str	x0, [sp, #256]
  4398d0:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4398d4:	mov	w0, #0x1                   	// #1
  4398d8:	mov	w20, w0
  4398dc:	str	w0, [sp, #320]
  4398e0:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4398e4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4398e8:	str	x0, [sp, #208]
  4398ec:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4398f0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4398f4:	str	x0, [sp, #200]
  4398f8:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4398fc:	ldr	x0, [sp, #112]
  439900:	cbnz	x0, 43a810 <ASN1_generate_nconf@plt+0x1bea0>
  439904:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439908:	mov	x1, x0
  43990c:	mov	x0, #0x0                   	// #0
  439910:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  439914:	str	x0, [sp, #112]
  439918:	cbnz	x0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  43991c:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439920:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439924:	mov	w2, #0xa                   	// #10
  439928:	mov	x1, #0x0                   	// #0
  43992c:	bl	41d2c0 <strtol@plt>
  439930:	str	w0, [sp, #168]
  439934:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439938:	mov	w0, #0x1                   	// #1
  43993c:	str	w0, [sp, #280]
  439940:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439944:	mov	w0, #0x1                   	// #1
  439948:	str	w0, [sp, #160]
  43994c:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439950:	mov	w0, #0x1                   	// #1
  439954:	str	w0, [sp, #284]
  439958:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  43995c:	mov	w0, #0x1                   	// #1
  439960:	str	w0, [sp, #244]
  439964:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439968:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43996c:	str	x0, [sp, #224]
  439970:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439974:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439978:	mov	x1, x0
  43997c:	add	x0, sp, #0x1b0
  439980:	bl	458120 <ASN1_generate_nconf@plt+0x397b0>
  439984:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439988:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  43998c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439990:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  439994:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439998:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  43999c:	mov	x0, #0x1000                	// #4096
  4399a0:	str	x0, [sp, #264]
  4399a4:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399a8:	mov	w0, #0x1                   	// #1
  4399ac:	str	w0, [sp, #216]
  4399b0:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399b4:	mov	w0, #0x1                   	// #1
  4399b8:	str	w0, [sp, #240]
  4399bc:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399c0:	mov	w0, #0x1                   	// #1
  4399c4:	str	w0, [sp, #288]
  4399c8:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399cc:	mov	w0, #0x1                   	// #1
  4399d0:	str	w0, [sp, #296]
  4399d4:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399d8:	mov	w0, #0x1                   	// #1
  4399dc:	str	w0, [sp, #220]
  4399e0:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399e4:	mov	w0, #0x1                   	// #1
  4399e8:	str	w0, [sp, #300]
  4399ec:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399f0:	mov	w0, #0x1                   	// #1
  4399f4:	str	w0, [x25]
  4399f8:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  4399fc:	ldr	x0, [sp, #104]
  439a00:	cbz	x0, 439f44 <ASN1_generate_nconf@plt+0x1b5d4>
  439a04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a08:	mov	x1, x0
  439a0c:	ldr	x0, [sp, #104]
  439a10:	bl	41cf70 <OPENSSL_sk_push@plt>
  439a14:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a18:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439a1c:	ldr	x0, [sp, #96]
  439a20:	cbz	x0, 439f34 <ASN1_generate_nconf@plt+0x1b5c4>
  439a24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a28:	mov	x1, x0
  439a2c:	ldr	x0, [sp, #96]
  439a30:	bl	41cf70 <OPENSSL_sk_push@plt>
  439a34:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a38:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439a3c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a40:	mov	w20, #0x1                   	// #1
  439a44:	mov	x24, x0
  439a48:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a4c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a50:	str	x0, [sp, #184]
  439a54:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a58:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a5c:	str	x0, [sp, #192]
  439a60:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a64:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a68:	str	x0, [sp, #232]
  439a6c:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a70:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a74:	str	x0, [sp, #272]
  439a78:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a80:	str	x0, [sp, #176]
  439a84:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a88:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439a8c:	add	x2, sp, #0x17c
  439a90:	mov	x1, #0x7be                 	// #1982
  439a94:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  439a98:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439a9c:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439aa0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439aa4:	str	x0, [sp, #144]
  439aa8:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439aac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439ab0:	str	x0, [sp, #248]
  439ab4:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439ab8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439abc:	bl	41d8b0 <ENGINE_by_id@plt>
  439ac0:	str	x0, [sp, #128]
  439ac4:	cbnz	x0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439ac8:	ldr	x0, [sp, #312]
  439acc:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439ad0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  439ad4:	add	x1, x1, #0x3b8
  439ad8:	str	x7, [sp, #144]
  439adc:	ldr	x2, [x0]
  439ae0:	ldr	x0, [x7, #56]
  439ae4:	bl	419740 <BIO_printf@plt>
  439ae8:	ldr	x7, [sp, #144]
  439aec:	b	439764 <ASN1_generate_nconf@plt+0x1adf4>
  439af0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439af4:	mov	w1, #0x0                   	// #0
  439af8:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  439afc:	str	x0, [sp, #136]
  439b00:	b	4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439b04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439b08:	add	x2, sp, #0x178
  439b0c:	mov	x1, #0x2                   	// #2
  439b10:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  439b14:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439b18:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439b1c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  439b20:	add	x2, sp, #0x174
  439b24:	mov	x1, #0x2                   	// #2
  439b28:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  439b2c:	cbnz	w0, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  439b30:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439b34:	mov	x0, x28
  439b38:	mov	x20, #0x0                   	// #0
  439b3c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  439b40:	mov	w28, #0x0                   	// #0
  439b44:	mov	x19, #0x0                   	// #0
  439b48:	mov	x24, #0x0                   	// #0
  439b4c:	mov	x22, #0x0                   	// #0
  439b50:	mov	x26, #0x0                   	// #0
  439b54:	stp	xzr, xzr, [sp, #144]
  439b58:	b	4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  439b5c:	sub	x22, x0, x26
  439b60:	mov	x1, x23
  439b64:	mov	x0, x26
  439b68:	mov	w2, #0xbd                  	// #189
  439b6c:	bl	41af90 <CRYPTO_strdup@plt>
  439b70:	mov	x26, x0
  439b74:	cbz	x0, 43a3e8 <ASN1_generate_nconf@plt+0x1ba78>
  439b78:	add	x22, x0, x22
  439b7c:	cmp	x0, x22
  439b80:	b.cs	439ba8 <ASN1_generate_nconf@plt+0x1b238>  // b.hs, b.nlast
  439b84:	bl	41a8c0 <__ctype_b_loc@plt>
  439b88:	ldr	x0, [x0]
  439b8c:	b	439b9c <ASN1_generate_nconf@plt+0x1b22c>
  439b90:	sub	x22, x22, #0x1
  439b94:	cmp	x26, x22
  439b98:	b.eq	43a450 <ASN1_generate_nconf@plt+0x1bae0>  // b.none
  439b9c:	ldurb	w1, [x22, #-1]
  439ba0:	ldrh	w1, [x0, x1, lsl #1]
  439ba4:	tbnz	w1, #13, 439b90 <ASN1_generate_nconf@plt+0x1b220>
  439ba8:	cmp	x26, x22
  439bac:	b.eq	43a450 <ASN1_generate_nconf@plt+0x1bae0>  // b.none
  439bb0:	strb	wzr, [x22]
  439bb4:	mov	x1, x26
  439bb8:	mov	x0, x27
  439bbc:	bl	41cc20 <OPENSSL_LH_insert@plt>
  439bc0:	mov	x22, x0
  439bc4:	cbz	x0, 43a408 <ASN1_generate_nconf@plt+0x1ba98>
  439bc8:	mov	x0, x22
  439bcc:	mov	x1, x23
  439bd0:	mov	w2, #0xcd                  	// #205
  439bd4:	mov	w28, #0x1                   	// #1
  439bd8:	bl	41b1e0 <CRYPTO_free@plt>
  439bdc:	mov	x20, #0x0                   	// #0
  439be0:	mov	x19, #0x0                   	// #0
  439be4:	mov	x24, #0x0                   	// #0
  439be8:	mov	x22, #0x0                   	// #0
  439bec:	mov	x26, #0x0                   	// #0
  439bf0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439bf4:	stp	xzr, xzr, [sp, #144]
  439bf8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  439bfc:	ldr	x1, [sp, #408]
  439c00:	ldr	x0, [x25, #8]
  439c04:	cbz	x1, 439f54 <ASN1_generate_nconf@plt+0x1b5e4>
  439c08:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  439c0c:	add	x19, x1, #0xbe8
  439c10:	str	xzr, [sp, #152]
  439c14:	ldr	x1, [sp, #416]
  439c18:	str	xzr, [sp, #144]
  439c1c:	cbz	x1, 43a75c <ASN1_generate_nconf@plt+0x1bdec>
  439c20:	mov	x1, x19
  439c24:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  439c28:	add	x2, x2, #0xf08
  439c2c:	bl	41d030 <NCONF_get_string@plt>
  439c30:	mov	x26, x0
  439c34:	cbz	x0, 43a798 <ASN1_generate_nconf@plt+0x1be28>
  439c38:	bl	41bac0 <ASN1_STRING_set_default_mask_asc@plt>
  439c3c:	cbz	w0, 43a7d4 <ASN1_generate_nconf@plt+0x1be64>
  439c40:	ldr	x0, [sp, #264]
  439c44:	cmp	x0, #0x1, lsl #12
  439c48:	b.eq	43a3c8 <ASN1_generate_nconf@plt+0x1ba58>  // b.none
  439c4c:	ldr	x0, [x25, #8]
  439c50:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  439c54:	mov	x1, x19
  439c58:	add	x2, x2, #0xf40
  439c5c:	bl	41d030 <NCONF_get_string@plt>
  439c60:	cbz	x0, 43a884 <ASN1_generate_nconf@plt+0x1bf14>
  439c64:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  439c68:	add	x1, x1, #0xf48
  439c6c:	bl	41d250 <strcmp@plt>
  439c70:	cbz	w0, 43a3c8 <ASN1_generate_nconf@plt+0x1ba58>
  439c74:	mov	x0, #0x1001                	// #4097
  439c78:	str	x0, [sp, #192]
  439c7c:	ldr	x0, [sp, #208]
  439c80:	cbz	x0, 43a7a0 <ASN1_generate_nconf@plt+0x1be30>
  439c84:	mov	x3, #0x0                   	// #0
  439c88:	mov	x2, #0x0                   	// #0
  439c8c:	add	x0, sp, #0x230
  439c90:	mov	w5, #0x1                   	// #1
  439c94:	mov	x4, #0x0                   	// #0
  439c98:	mov	x1, #0x0                   	// #0
  439c9c:	bl	41b1f0 <X509V3_set_ctx@plt>
  439ca0:	ldr	x1, [x25, #8]
  439ca4:	add	x0, sp, #0x230
  439ca8:	bl	419ae0 <X509V3_set_nconf@plt>
  439cac:	ldr	x0, [x25, #8]
  439cb0:	add	x1, sp, #0x230
  439cb4:	ldr	x2, [sp, #208]
  439cb8:	mov	x3, #0x0                   	// #0
  439cbc:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  439cc0:	cbz	w0, 43a830 <ASN1_generate_nconf@plt+0x1bec0>
  439cc4:	ldr	x0, [sp, #248]
  439cc8:	cbz	x0, 439d00 <ASN1_generate_nconf@plt+0x1b390>
  439ccc:	ldr	w1, [sp, #380]
  439cd0:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  439cd4:	ldr	x4, [sp, #136]
  439cd8:	add	x5, x5, #0x808
  439cdc:	ldr	x3, [sp, #408]
  439ce0:	mov	w2, #0x0                   	// #0
  439ce4:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  439ce8:	str	x0, [sp, #384]
  439cec:	mov	x26, x0
  439cf0:	cbz	x0, 43a3ec <ASN1_generate_nconf@plt+0x1ba7c>
  439cf4:	ldr	x0, [x25, #8]
  439cf8:	mov	x1, x19
  439cfc:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  439d00:	ldr	x26, [sp, #384]
  439d04:	cmp	x26, #0x0
  439d08:	ccmp	w22, #0x0, #0x4, eq  // eq = none
  439d0c:	b.ne	43a4cc <ASN1_generate_nconf@plt+0x1bb5c>  // b.any
  439d10:	cbz	w20, 439f80 <ASN1_generate_nconf@plt+0x1b610>
  439d14:	cbz	x26, 43ac98 <ASN1_generate_nconf@plt+0x1c328>
  439d18:	bl	41dbe0 <X509_REQ_new@plt>
  439d1c:	mov	x20, x0
  439d20:	cbz	x0, 439ef8 <ASN1_generate_nconf@plt+0x1b588>
  439d24:	ldr	x0, [x25, #8]
  439d28:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  439d2c:	ldr	x3, [sp, #384]
  439d30:	mov	x1, x19
  439d34:	add	x2, x2, #0x780
  439d38:	str	x3, [sp, #248]
  439d3c:	bl	41d030 <NCONF_get_string@plt>
  439d40:	cbz	x0, 43b6c4 <ASN1_generate_nconf@plt+0x1cd54>
  439d44:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  439d48:	add	x1, x1, #0x410
  439d4c:	bl	41d250 <strcmp@plt>
  439d50:	cmp	w0, #0x0
  439d54:	cset	w26, eq  // eq = none
  439d58:	ldr	x0, [x25, #8]
  439d5c:	adrp	x22, 470000 <ASN1_generate_nconf@plt+0x51690>
  439d60:	add	x22, x22, #0x788
  439d64:	mov	x1, x19
  439d68:	mov	x2, x22
  439d6c:	bl	41d030 <NCONF_get_string@plt>
  439d70:	str	x0, [sp, #264]
  439d74:	cbz	x0, 43b6a0 <ASN1_generate_nconf@plt+0x1cd30>
  439d78:	ldr	x0, [x25, #8]
  439d7c:	ldr	x1, [sp, #264]
  439d80:	bl	41dd40 <NCONF_get_section@plt>
  439d84:	str	x0, [sp, #288]
  439d88:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439d8c:	ldr	x2, [sp, #264]
  439d90:	cbz	x0, 43b678 <ASN1_generate_nconf@plt+0x1cd08>
  439d94:	ldr	x0, [x25, #8]
  439d98:	mov	x1, x19
  439d9c:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  439da0:	add	x2, x2, #0x7e0
  439da4:	bl	41d030 <NCONF_get_string@plt>
  439da8:	str	x0, [sp, #304]
  439dac:	cbz	x0, 43b694 <ASN1_generate_nconf@plt+0x1cd24>
  439db0:	ldr	x0, [x25, #8]
  439db4:	ldr	x1, [sp, #304]
  439db8:	bl	41dd40 <NCONF_get_section@plt>
  439dbc:	mov	x24, x0
  439dc0:	cbz	x0, 43b670 <ASN1_generate_nconf@plt+0x1cd00>
  439dc4:	mov	x0, x20
  439dc8:	mov	x1, #0x0                   	// #0
  439dcc:	bl	41d9d0 <X509_REQ_set_version@plt>
  439dd0:	cbz	w0, 43af44 <ASN1_generate_nconf@plt+0x1c5d4>
  439dd4:	ldr	x0, [sp, #224]
  439dd8:	cbz	x0, 43ae04 <ASN1_generate_nconf@plt+0x1c494>
  439ddc:	ldr	w3, [sp, #280]
  439de0:	mov	x1, x0
  439de4:	ldr	x2, [sp, #192]
  439de8:	mov	x0, x20
  439dec:	bl	438e58 <ASN1_generate_nconf@plt+0x1a4e8>
  439df0:	cbz	w0, 43af44 <ASN1_generate_nconf@plt+0x1c5d4>
  439df4:	ldr	x1, [sp, #248]
  439df8:	mov	x0, x20
  439dfc:	bl	41c480 <X509_REQ_set_pubkey@plt>
  439e00:	cbz	w0, 43af44 <ASN1_generate_nconf@plt+0x1c5d4>
  439e04:	ldr	w0, [sp, #160]
  439e08:	cbnz	w0, 43a930 <ASN1_generate_nconf@plt+0x1bfc0>
  439e0c:	add	x22, sp, #0x230
  439e10:	mov	x2, #0x0                   	// #0
  439e14:	mov	x0, x22
  439e18:	mov	x3, x20
  439e1c:	mov	w5, #0x0                   	// #0
  439e20:	mov	x4, #0x0                   	// #0
  439e24:	mov	x1, #0x0                   	// #0
  439e28:	bl	41b1f0 <X509V3_set_ctx@plt>
  439e2c:	ldr	x1, [x25, #8]
  439e30:	mov	x0, x22
  439e34:	bl	419ae0 <X509V3_set_nconf@plt>
  439e38:	ldr	x2, [sp, #208]
  439e3c:	cbz	x2, 439e54 <ASN1_generate_nconf@plt+0x1b4e4>
  439e40:	ldr	x0, [x25, #8]
  439e44:	mov	x3, x20
  439e48:	mov	x1, x22
  439e4c:	bl	41e210 <X509V3_EXT_REQ_add_nconf@plt>
  439e50:	cbz	w0, 43b76c <ASN1_generate_nconf@plt+0x1cdfc>
  439e54:	ldr	x0, [x25, #16]
  439e58:	cbz	x0, 439e74 <ASN1_generate_nconf@plt+0x1b504>
  439e5c:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  439e60:	mov	x1, x22
  439e64:	mov	x3, x20
  439e68:	add	x2, x2, #0xde0
  439e6c:	bl	41e210 <X509V3_EXT_REQ_add_nconf@plt>
  439e70:	cbz	w0, 43b74c <ASN1_generate_nconf@plt+0x1cddc>
  439e74:	ldr	x3, [sp, #104]
  439e78:	mov	x0, x20
  439e7c:	ldr	x2, [sp, #256]
  439e80:	mov	x26, #0x0                   	// #0
  439e84:	ldr	x1, [sp, #384]
  439e88:	mov	x19, #0x0                   	// #0
  439e8c:	bl	439370 <ASN1_generate_nconf@plt+0x1aa00>
  439e90:	cbnz	w0, 43a184 <ASN1_generate_nconf@plt+0x1b814>
  439e94:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439e98:	str	x7, [sp, #160]
  439e9c:	ldr	x0, [x7, #56]
  439ea0:	bl	41e7f0 <ERR_print_errors@plt>
  439ea4:	ldr	x7, [sp, #160]
  439ea8:	mov	w28, #0x1                   	// #1
  439eac:	mov	x19, #0x0                   	// #0
  439eb0:	mov	x24, #0x0                   	// #0
  439eb4:	mov	x22, #0x0                   	// #0
  439eb8:	mov	x26, #0x0                   	// #0
  439ebc:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  439ec0:	adrp	x1, 438000 <ASN1_generate_nconf@plt+0x19690>
  439ec4:	add	x1, x1, #0x928
  439ec8:	adrp	x0, 438000 <ASN1_generate_nconf@plt+0x19690>
  439ecc:	add	x0, x0, #0x9f0
  439ed0:	bl	41b110 <OPENSSL_LH_new@plt>
  439ed4:	mov	x27, x0
  439ed8:	bl	41bec0 <BIO_s_mem@plt>
  439edc:	bl	41b620 <BIO_new@plt>
  439ee0:	str	x0, [sp, #120]
  439ee4:	cmp	x27, #0x0
  439ee8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  439eec:	b.ne	439728 <ASN1_generate_nconf@plt+0x1adb8>  // b.any
  439ef0:	mov	x20, #0x0                   	// #0
  439ef4:	stp	xzr, xzr, [sp, #144]
  439ef8:	mov	x19, #0x0                   	// #0
  439efc:	mov	x24, #0x0                   	// #0
  439f00:	mov	x22, #0x0                   	// #0
  439f04:	mov	x26, #0x0                   	// #0
  439f08:	mov	w28, #0x1                   	// #1
  439f0c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439f10:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  439f14:	mov	w20, #0x1                   	// #1
  439f18:	b	439588 <ASN1_generate_nconf@plt+0x1ac18>
  439f1c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  439f20:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  439f24:	add	x1, x1, #0x3f8
  439f28:	ldr	x0, [x7, #56]
  439f2c:	bl	419740 <BIO_printf@plt>
  439f30:	b	43956c <ASN1_generate_nconf@plt+0x1abfc>
  439f34:	bl	41b100 <OPENSSL_sk_new_null@plt>
  439f38:	str	x0, [sp, #96]
  439f3c:	cbnz	x0, 439a24 <ASN1_generate_nconf@plt+0x1b0b4>
  439f40:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439f44:	bl	41b100 <OPENSSL_sk_new_null@plt>
  439f48:	str	x0, [sp, #104]
  439f4c:	cbnz	x0, 439a04 <ASN1_generate_nconf@plt+0x1b094>
  439f50:	b	439760 <ASN1_generate_nconf@plt+0x1adf0>
  439f54:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  439f58:	add	x19, x1, #0xbe8
  439f5c:	mov	x1, x19
  439f60:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  439f64:	add	x2, x2, #0x488
  439f68:	bl	41d030 <NCONF_get_string@plt>
  439f6c:	str	x0, [sp, #152]
  439f70:	str	x0, [sp, #408]
  439f74:	cbz	x0, 43a378 <ASN1_generate_nconf@plt+0x1ba08>
  439f78:	ldr	x0, [x25, #8]
  439f7c:	b	439c14 <ASN1_generate_nconf@plt+0x1b2a4>
  439f80:	ldr	w2, [sp, #372]
  439f84:	mov	w1, #0x72                  	// #114
  439f88:	ldr	x0, [sp, #176]
  439f8c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  439f90:	mov	x26, x0
  439f94:	cbz	x0, 43a3ec <ASN1_generate_nconf@plt+0x1ba7c>
  439f98:	ldr	w1, [sp, #372]
  439f9c:	cmp	w1, #0x4
  439fa0:	b.eq	43a93c <ASN1_generate_nconf@plt+0x1bfcc>  // b.none
  439fa4:	mov	x3, #0x0                   	// #0
  439fa8:	mov	x2, #0x0                   	// #0
  439fac:	mov	x1, #0x0                   	// #0
  439fb0:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  439fb4:	mov	x20, x0
  439fb8:	cbz	x20, 43ad88 <ASN1_generate_nconf@plt+0x1c418>
  439fbc:	ldr	w0, [sp, #160]
  439fc0:	cbz	w0, 43a988 <ASN1_generate_nconf@plt+0x1c018>
  439fc4:	ldr	x0, [sp, #384]
  439fc8:	cbz	x0, 43ac9c <ASN1_generate_nconf@plt+0x1c32c>
  439fcc:	bl	41c110 <X509_new@plt>
  439fd0:	mov	x19, x0
  439fd4:	cbz	x0, 43a868 <ASN1_generate_nconf@plt+0x1bef8>
  439fd8:	ldr	x0, [sp, #200]
  439fdc:	cbz	x0, 43adf8 <ASN1_generate_nconf@plt+0x1c488>
  439fe0:	mov	x0, x19
  439fe4:	mov	x1, #0x2                   	// #2
  439fe8:	bl	41caa0 <X509_set_version@plt>
  439fec:	cbz	w0, 43a868 <ASN1_generate_nconf@plt+0x1bef8>
  439ff0:	ldr	x0, [sp, #112]
  439ff4:	cbz	x0, 43a850 <ASN1_generate_nconf@plt+0x1bee0>
  439ff8:	ldr	x1, [sp, #112]
  439ffc:	mov	x0, x19
  43a000:	bl	41dae0 <X509_set_serialNumber@plt>
  43a004:	cbz	w0, 43a868 <ASN1_generate_nconf@plt+0x1bef8>
  43a008:	mov	x0, x20
  43a00c:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43a010:	mov	x1, x0
  43a014:	mov	x0, x19
  43a018:	bl	41e060 <X509_set_issuer_name@plt>
  43a01c:	cbz	w0, 43a868 <ASN1_generate_nconf@plt+0x1bef8>
  43a020:	ldr	w0, [sp, #168]
  43a024:	mov	w3, #0x1e                  	// #30
  43a028:	mov	x2, #0x0                   	// #0
  43a02c:	mov	x1, #0x0                   	// #0
  43a030:	cmp	w0, #0x0
  43a034:	csel	w3, w0, w3, ne  // ne = any
  43a038:	mov	x0, x19
  43a03c:	bl	45b930 <ASN1_generate_nconf@plt+0x3cfc0>
  43a040:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a044:	cbz	w0, 43a86c <ASN1_generate_nconf@plt+0x1befc>
  43a048:	mov	x0, x20
  43a04c:	str	x7, [sp, #168]
  43a050:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43a054:	mov	x1, x0
  43a058:	mov	x0, x19
  43a05c:	bl	41e110 <X509_set_subject_name@plt>
  43a060:	ldr	x7, [sp, #168]
  43a064:	cbz	w0, 43a86c <ASN1_generate_nconf@plt+0x1befc>
  43a068:	mov	x0, x20
  43a06c:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43a070:	mov	x1, x0
  43a074:	ldr	x7, [sp, #168]
  43a078:	cbz	x0, 43a86c <ASN1_generate_nconf@plt+0x1befc>
  43a07c:	mov	x0, x19
  43a080:	bl	41c140 <X509_set_pubkey@plt>
  43a084:	ldr	x7, [sp, #168]
  43a088:	cbz	w0, 43a86c <ASN1_generate_nconf@plt+0x1befc>
  43a08c:	add	x22, sp, #0x230
  43a090:	mov	x2, x19
  43a094:	mov	x0, x22
  43a098:	mov	x1, x19
  43a09c:	mov	w5, #0x0                   	// #0
  43a0a0:	mov	x4, #0x0                   	// #0
  43a0a4:	mov	x3, #0x0                   	// #0
  43a0a8:	bl	41b1f0 <X509V3_set_ctx@plt>
  43a0ac:	ldr	x1, [x25, #8]
  43a0b0:	mov	x0, x22
  43a0b4:	bl	419ae0 <X509V3_set_nconf@plt>
  43a0b8:	ldr	x2, [sp, #200]
  43a0bc:	cbz	x2, 43a0d8 <ASN1_generate_nconf@plt+0x1b768>
  43a0c0:	ldr	x0, [x25, #8]
  43a0c4:	mov	x3, x19
  43a0c8:	mov	x1, x22
  43a0cc:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  43a0d0:	ldr	x7, [sp, #168]
  43a0d4:	cbz	w0, 43b790 <ASN1_generate_nconf@plt+0x1ce20>
  43a0d8:	ldr	x0, [x25, #16]
  43a0dc:	cbz	x0, 43a0f8 <ASN1_generate_nconf@plt+0x1b788>
  43a0e0:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  43a0e4:	mov	x1, x22
  43a0e8:	mov	x3, x19
  43a0ec:	add	x2, x2, #0xde0
  43a0f0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  43a0f4:	cbz	w0, 43aebc <ASN1_generate_nconf@plt+0x1c54c>
  43a0f8:	ldr	w0, [sp, #320]
  43a0fc:	cbz	w0, 43a120 <ASN1_generate_nconf@plt+0x1b7b0>
  43a100:	mov	x0, x19
  43a104:	mov	x4, #0x0                   	// #0
  43a108:	mov	w3, #0x1                   	// #1
  43a10c:	mov	x2, #0x0                   	// #0
  43a110:	mov	w1, #0x3b8                 	// #952
  43a114:	bl	41c090 <X509_add1_ext_i2d@plt>
  43a118:	cmp	w0, #0x1
  43a11c:	b.ne	43b600 <ASN1_generate_nconf@plt+0x1cc90>  // b.any
  43a120:	ldr	x3, [sp, #104]
  43a124:	mov	x0, x19
  43a128:	ldr	x2, [sp, #256]
  43a12c:	ldr	x1, [sp, #384]
  43a130:	bl	4392f8 <ASN1_generate_nconf@plt+0x1a988>
  43a134:	cbz	w0, 43b5e8 <ASN1_generate_nconf@plt+0x1cc78>
  43a138:	ldr	x0, [sp, #224]
  43a13c:	ldr	w1, [sp, #324]
  43a140:	cmp	x0, #0x0
  43a144:	cset	w0, ne  // ne = any
  43a148:	cmp	w1, #0x0
  43a14c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43a150:	b.ne	43a9a0 <ASN1_generate_nconf@plt+0x1c030>  // b.any
  43a154:	ldr	w1, [sp, #312]
  43a158:	and	w0, w1, w0
  43a15c:	cbz	w0, 43a184 <ASN1_generate_nconf@plt+0x1b814>
  43a160:	ldr	w0, [sp, #216]
  43a164:	cbnz	w0, 43acf4 <ASN1_generate_nconf@plt+0x1c384>
  43a168:	ldr	w3, [sp, #280]
  43a16c:	mov	x0, x20
  43a170:	ldr	x2, [sp, #192]
  43a174:	ldr	x1, [sp, #224]
  43a178:	bl	438e58 <ASN1_generate_nconf@plt+0x1a4e8>
  43a17c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a180:	cbz	w0, 43accc <ASN1_generate_nconf@plt+0x1c35c>
  43a184:	ldr	w0, [sp, #296]
  43a188:	ldr	w1, [sp, #352]
  43a18c:	ands	w24, w0, w1
  43a190:	b.eq	43a1d0 <ASN1_generate_nconf@plt+0x1b860>  // b.none
  43a194:	ldr	x22, [sp, #384]
  43a198:	cbz	x22, 43ab9c <ASN1_generate_nconf@plt+0x1c22c>
  43a19c:	mov	x1, x22
  43a1a0:	mov	x0, x20
  43a1a4:	bl	41d1d0 <X509_REQ_verify@plt>
  43a1a8:	cmp	w0, #0x0
  43a1ac:	b.lt	43ab88 <ASN1_generate_nconf@plt+0x1c218>  // b.tstop
  43a1b0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a1b4:	ldr	x0, [x22, #56]
  43a1b8:	b.ne	43abbc <ASN1_generate_nconf@plt+0x1c24c>  // b.any
  43a1bc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43a1c0:	add	x1, x1, #0xef0
  43a1c4:	bl	419740 <BIO_printf@plt>
  43a1c8:	ldr	x0, [x22, #56]
  43a1cc:	bl	41e7f0 <ERR_print_errors@plt>
  43a1d0:	ldr	w0, [sp, #284]
  43a1d4:	ldr	w1, [sp, #240]
  43a1d8:	eor	w0, w0, #0x1
  43a1dc:	tst	w0, w1
  43a1e0:	b.eq	43a1f8 <ASN1_generate_nconf@plt+0x1b888>  // b.none
  43a1e4:	ldr	w0, [sp, #244]
  43a1e8:	ldr	w1, [sp, #220]
  43a1ec:	orr	w0, w0, w21
  43a1f0:	orr	w0, w0, w1
  43a1f4:	cbz	w0, 43ac88 <ASN1_generate_nconf@plt+0x1c318>
  43a1f8:	ldr	x0, [sp, #232]
  43a1fc:	mov	w22, #0x77                  	// #119
  43a200:	ldr	x1, [sp, #272]
  43a204:	cmp	x0, #0x0
  43a208:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  43a20c:	b.eq	43a220 <ASN1_generate_nconf@plt+0x1b8b0>  // b.none
  43a210:	bl	41d250 <strcmp@plt>
  43a214:	cmp	w0, #0x0
  43a218:	mov	w0, #0x61                  	// #97
  43a21c:	csel	w22, w22, w0, ne  // ne = any
  43a220:	ldr	w2, [sp, #376]
  43a224:	mov	w1, w22
  43a228:	ldr	x0, [sp, #272]
  43a22c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  43a230:	mov	x22, x0
  43a234:	cbz	x0, 43aaac <ASN1_generate_nconf@plt+0x1c13c>
  43a238:	cbnz	w21, 43aa8c <ASN1_generate_nconf@plt+0x1c11c>
  43a23c:	ldr	w0, [sp, #284]
  43a240:	cbz	w0, 43a9e4 <ASN1_generate_nconf@plt+0x1c074>
  43a244:	ldr	w0, [sp, #160]
  43a248:	cbz	w0, 43ab54 <ASN1_generate_nconf@plt+0x1c1e4>
  43a24c:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43a250:	mov	x2, x0
  43a254:	ldr	x3, [sp, #432]
  43a258:	mov	x1, x19
  43a25c:	mov	x0, x22
  43a260:	bl	41d140 <X509_print_ex@plt>
  43a264:	str	w0, [sp, #168]
  43a268:	cbz	w0, 43b6d0 <ASN1_generate_nconf@plt+0x1cd60>
  43a26c:	ldr	w0, [sp, #244]
  43a270:	cbnz	w0, 43a9fc <ASN1_generate_nconf@plt+0x1c08c>
  43a274:	ldr	w0, [sp, #220]
  43a278:	cbz	w0, 43aa2c <ASN1_generate_nconf@plt+0x1c0bc>
  43a27c:	mov	x0, x19
  43a280:	bl	41c9f0 <X509_get0_pubkey@plt>
  43a284:	mov	x24, x0
  43a288:	adrp	x21, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43a28c:	ldr	x3, [x21, #3952]
  43a290:	cbz	x24, 43b620 <ASN1_generate_nconf@plt+0x1ccb0>
  43a294:	mov	x2, #0x8                   	// #8
  43a298:	mov	x1, #0x1                   	// #1
  43a29c:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a2a0:	add	x0, x0, #0xc00
  43a2a4:	bl	41e0f0 <fwrite@plt>
  43a2a8:	mov	x0, x24
  43a2ac:	bl	41aa90 <EVP_PKEY_base_id@plt>
  43a2b0:	cmp	w0, #0x6
  43a2b4:	b.eq	43ac60 <ASN1_generate_nconf@plt+0x1c2f0>  // b.none
  43a2b8:	ldr	x3, [x21, #3952]
  43a2bc:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a2c0:	mov	x2, #0x14                  	// #20
  43a2c4:	add	x0, x0, #0xc10
  43a2c8:	mov	x1, #0x1                   	// #1
  43a2cc:	bl	41e0f0 <fwrite@plt>
  43a2d0:	ldr	x1, [x21, #3952]
  43a2d4:	mov	w0, #0xa                   	// #10
  43a2d8:	bl	41b360 <fputc@plt>
  43a2dc:	ldr	w0, [sp, #160]
  43a2e0:	ldr	w1, [sp, #240]
  43a2e4:	orr	w0, w0, w1
  43a2e8:	cbnz	w0, 43aa2c <ASN1_generate_nconf@plt+0x1c0bc>
  43a2ec:	ldr	w0, [sp, #376]
  43a2f0:	cmp	w0, #0x4
  43a2f4:	b.eq	43b5ac <ASN1_generate_nconf@plt+0x1cc3c>  // b.none
  43a2f8:	ldr	w0, [sp, #300]
  43a2fc:	mov	x1, x20
  43a300:	cbz	w0, 43ac54 <ASN1_generate_nconf@plt+0x1c2e4>
  43a304:	mov	x0, x22
  43a308:	bl	41b880 <PEM_write_bio_X509_REQ_NEW@plt>
  43a30c:	mov	x24, #0x0                   	// #0
  43a310:	cbnz	w0, 4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43a314:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a318:	ldr	w28, [sp, #168]
  43a31c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a320:	add	x1, x1, #0xc28
  43a324:	ldr	x0, [x7, #56]
  43a328:	str	x7, [sp, #160]
  43a32c:	bl	419740 <BIO_printf@plt>
  43a330:	ldr	x7, [sp, #160]
  43a334:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a338:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a33c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43a340:	ldr	x2, [sp, #200]
  43a344:	add	x1, x1, #0x460
  43a348:	ldr	x0, [x7, #56]
  43a34c:	stp	xzr, xzr, [sp, #144]
  43a350:	mov	w28, #0x1                   	// #1
  43a354:	str	x7, [sp, #160]
  43a358:	mov	x20, #0x0                   	// #0
  43a35c:	bl	419740 <BIO_printf@plt>
  43a360:	mov	x19, #0x0                   	// #0
  43a364:	mov	x24, #0x0                   	// #0
  43a368:	mov	x22, #0x0                   	// #0
  43a36c:	mov	x26, #0x0                   	// #0
  43a370:	ldr	x7, [sp, #160]
  43a374:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a378:	bl	41a2a0 <ERR_clear_error@plt>
  43a37c:	ldr	x0, [x25, #8]
  43a380:	b	439c14 <ASN1_generate_nconf@plt+0x1b2a4>
  43a384:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a388:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  43a38c:	ldr	x26, [sp, #144]
  43a390:	add	x1, x1, #0xec8
  43a394:	ldr	x0, [x19, #56]
  43a398:	mov	x2, x26
  43a39c:	bl	419740 <BIO_printf@plt>
  43a3a0:	mov	x0, x26
  43a3a4:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  43a3a8:	ldr	x1, [sp, #120]
  43a3ac:	str	x0, [x25, #8]
  43a3b0:	cbz	x1, 4395d8 <ASN1_generate_nconf@plt+0x1ac68>
  43a3b4:	ldr	x0, [x19, #56]
  43a3b8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a3bc:	add	x1, x1, #0x428
  43a3c0:	bl	419740 <BIO_printf@plt>
  43a3c4:	b	4395c0 <ASN1_generate_nconf@plt+0x1ac50>
  43a3c8:	mov	x0, #0x1000                	// #4096
  43a3cc:	str	x0, [sp, #192]
  43a3d0:	b	439c7c <ASN1_generate_nconf@plt+0x1b30c>
  43a3d4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43a3d8:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a3dc:	add	x1, x1, #0x7c8
  43a3e0:	mov	w28, #0x1                   	// #1
  43a3e4:	b	4396e8 <ASN1_generate_nconf@plt+0x1ad78>
  43a3e8:	stp	xzr, xzr, [sp, #144]
  43a3ec:	mov	x20, #0x0                   	// #0
  43a3f0:	mov	x19, #0x0                   	// #0
  43a3f4:	mov	x24, #0x0                   	// #0
  43a3f8:	mov	x22, #0x0                   	// #0
  43a3fc:	mov	w28, #0x1                   	// #1
  43a400:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a404:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a408:	mov	x0, x27
  43a40c:	bl	41e1f0 <OPENSSL_LH_error@plt>
  43a410:	cbnz	w0, 43a7c4 <ASN1_generate_nconf@plt+0x1be54>
  43a414:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43a418:	mov	x2, x0
  43a41c:	ldr	x0, [sp, #120]
  43a420:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  43a424:	add	x1, x1, #0x5c8
  43a428:	bl	419740 <BIO_printf@plt>
  43a42c:	tbz	w0, #31, 4394f8 <ASN1_generate_nconf@plt+0x1ab88>
  43a430:	mov	x20, #0x0                   	// #0
  43a434:	mov	x19, #0x0                   	// #0
  43a438:	mov	x24, #0x0                   	// #0
  43a43c:	mov	x26, #0x0                   	// #0
  43a440:	mov	w28, #0x1                   	// #1
  43a444:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a448:	stp	xzr, xzr, [sp, #144]
  43a44c:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a450:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a454:	mov	x0, x26
  43a458:	mov	x1, x23
  43a45c:	mov	w2, #0xc5                  	// #197
  43a460:	str	x7, [sp, #144]
  43a464:	bl	41b1e0 <CRYPTO_free@plt>
  43a468:	ldr	x7, [sp, #144]
  43a46c:	b	439764 <ASN1_generate_nconf@plt+0x1adf4>
  43a470:	ldr	x0, [x25, #8]
  43a474:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  43a478:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43a47c:	add	x2, x2, #0x3d8
  43a480:	add	x1, x1, #0xbe8
  43a484:	bl	41d030 <NCONF_get_string@plt>
  43a488:	cbz	x0, 43a87c <ASN1_generate_nconf@plt+0x1bf0c>
  43a48c:	add	x1, sp, #0x188
  43a490:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  43a494:	cbz	w0, 439760 <ASN1_generate_nconf@plt+0x1adf0>
  43a498:	ldr	x0, [sp, #392]
  43a49c:	str	x0, [sp, #256]
  43a4a0:	b	439644 <ASN1_generate_nconf@plt+0x1acd4>
  43a4a4:	ldr	x0, [x25, #8]
  43a4a8:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  43a4ac:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  43a4b0:	add	x2, x2, #0x450
  43a4b4:	add	x1, x1, #0xbe8
  43a4b8:	bl	41d030 <NCONF_get_string@plt>
  43a4bc:	str	x0, [sp, #200]
  43a4c0:	cbnz	x0, 43964c <ASN1_generate_nconf@plt+0x1acdc>
  43a4c4:	bl	41a2a0 <ERR_clear_error@plt>
  43a4c8:	b	43968c <ASN1_generate_nconf@plt+0x1ad1c>
  43a4cc:	ldr	x0, [x25, #8]
  43a4d0:	mov	x1, x19
  43a4d4:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  43a4d8:	ldr	x0, [x25, #8]
  43a4dc:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a4e0:	add	x3, sp, #0x1a8
  43a4e4:	add	x2, x2, #0x4e8
  43a4e8:	mov	x1, x19
  43a4ec:	bl	41b350 <NCONF_get_number_e@plt>
  43a4f0:	cbnz	w0, 43a7cc <ASN1_generate_nconf@plt+0x1be5c>
  43a4f4:	mov	x0, #0x800                 	// #2048
  43a4f8:	str	x0, [sp, #424]
  43a4fc:	cbz	x24, 43a8f4 <ASN1_generate_nconf@plt+0x1bf84>
  43a500:	ldr	x4, [sp, #128]
  43a504:	mov	x0, x24
  43a508:	add	x3, sp, #0x190
  43a50c:	add	x2, sp, #0x1a8
  43a510:	add	x1, sp, #0x170
  43a514:	bl	438a60 <ASN1_generate_nconf@plt+0x1a0f0>
  43a518:	mov	x24, x0
  43a51c:	cbz	x0, 43aabc <ASN1_generate_nconf@plt+0x1c14c>
  43a520:	ldr	w0, [sp, #368]
  43a524:	ldr	x3, [sp, #424]
  43a528:	cmp	w0, #0x6
  43a52c:	cset	w1, eq  // eq = none
  43a530:	cmp	x3, #0x1ff
  43a534:	b.gt	43a94c <ASN1_generate_nconf@plt+0x1bfdc>
  43a538:	cmp	w0, #0x74
  43a53c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a540:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  43a544:	b.ne	43a710 <ASN1_generate_nconf@plt+0x1bda0>  // b.any
  43a548:	cbz	x24, 43adb8 <ASN1_generate_nconf@plt+0x1c448>
  43a54c:	ldr	x0, [sp, #96]
  43a550:	mov	w22, #0x0                   	// #0
  43a554:	cbz	x0, 43a5a8 <ASN1_generate_nconf@plt+0x1bc38>
  43a558:	mov	x20, x7
  43a55c:	str	x19, [sp, #176]
  43a560:	ldr	x26, [sp, #96]
  43a564:	b	43a590 <ASN1_generate_nconf@plt+0x1bc20>
  43a568:	mov	w1, w22
  43a56c:	mov	x0, x26
  43a570:	bl	419630 <OPENSSL_sk_value@plt>
  43a574:	mov	x19, x0
  43a578:	mov	x1, x19
  43a57c:	mov	x0, x24
  43a580:	bl	459a70 <ASN1_generate_nconf@plt+0x3b100>
  43a584:	cmp	w0, #0x0
  43a588:	b.le	43a894 <ASN1_generate_nconf@plt+0x1bf24>
  43a58c:	add	w22, w22, #0x1
  43a590:	mov	x0, x26
  43a594:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43a598:	cmp	w22, w0
  43a59c:	b.lt	43a568 <ASN1_generate_nconf@plt+0x1bbf8>  // b.tstop
  43a5a0:	ldr	x19, [sp, #176]
  43a5a4:	mov	x7, x20
  43a5a8:	ldr	w1, [sp, #368]
  43a5ac:	ldr	x0, [x7, #56]
  43a5b0:	cmp	w1, #0x198
  43a5b4:	b.eq	43a9cc <ASN1_generate_nconf@plt+0x1c05c>  // b.none
  43a5b8:	ldr	x2, [sp, #400]
  43a5bc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a5c0:	add	x1, x1, #0x6a0
  43a5c4:	str	x7, [sp, #176]
  43a5c8:	bl	419740 <BIO_printf@plt>
  43a5cc:	ldr	x7, [sp, #176]
  43a5d0:	mov	x0, x24
  43a5d4:	adrp	x1, 438000 <ASN1_generate_nconf@plt+0x19690>
  43a5d8:	add	x1, x1, #0x940
  43a5dc:	str	x7, [sp, #176]
  43a5e0:	bl	41dc90 <EVP_PKEY_CTX_set_cb@plt>
  43a5e4:	ldr	x7, [sp, #176]
  43a5e8:	mov	x0, x24
  43a5ec:	ldr	x1, [x7, #56]
  43a5f0:	bl	41e1e0 <EVP_PKEY_CTX_set_app_data@plt>
  43a5f4:	add	x1, sp, #0x180
  43a5f8:	mov	x0, x24
  43a5fc:	bl	41c900 <EVP_PKEY_keygen@plt>
  43a600:	cmp	w0, #0x0
  43a604:	ldr	x7, [sp, #176]
  43a608:	b.le	43abcc <ASN1_generate_nconf@plt+0x1c25c>
  43a60c:	mov	x0, x24
  43a610:	str	x7, [sp, #176]
  43a614:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  43a618:	ldr	x0, [sp, #232]
  43a61c:	ldr	x7, [sp, #176]
  43a620:	cbz	x0, 43ac14 <ASN1_generate_nconf@plt+0x1c2a4>
  43a624:	ldr	x0, [x7, #56]
  43a628:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a62c:	ldr	x2, [sp, #232]
  43a630:	add	x1, x1, #0xc70
  43a634:	str	x7, [sp, #176]
  43a638:	bl	419740 <BIO_printf@plt>
  43a63c:	ldr	x7, [sp, #176]
  43a640:	str	x7, [sp, #176]
  43a644:	ldr	x0, [sp, #184]
  43a648:	ldr	w1, [sp, #376]
  43a64c:	cmp	x0, #0x0
  43a650:	ldr	x0, [sp, #232]
  43a654:	cset	w2, eq  // eq = none
  43a658:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  43a65c:	mov	x22, x0
  43a660:	ldr	x7, [sp, #176]
  43a664:	cbz	x0, 43abfc <ASN1_generate_nconf@plt+0x1c28c>
  43a668:	ldr	x0, [x25, #8]
  43a66c:	mov	x1, x19
  43a670:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a674:	add	x2, x2, #0x710
  43a678:	bl	41d030 <NCONF_get_string@plt>
  43a67c:	ldr	x7, [sp, #176]
  43a680:	cbz	x0, 43b5bc <ASN1_generate_nconf@plt+0x1cc4c>
  43a684:	ldrb	w1, [x0]
  43a688:	cmp	w1, #0x6e
  43a68c:	b.ne	43a6b0 <ASN1_generate_nconf@plt+0x1bd40>  // b.any
  43a690:	ldrb	w1, [x0, #1]
  43a694:	cmp	w1, #0x6f
  43a698:	b.ne	43a6b0 <ASN1_generate_nconf@plt+0x1bd40>  // b.any
  43a69c:	ldrb	w0, [x0, #2]
  43a6a0:	cmp	w0, #0x0
  43a6a4:	ldr	x0, [sp, #304]
  43a6a8:	csel	x0, x0, xzr, ne  // ne = any
  43a6ac:	str	x0, [sp, #304]
  43a6b0:	ldr	w0, [sp, #288]
  43a6b4:	mov	x24, x7
  43a6b8:	mov	w20, #0x0                   	// #0
  43a6bc:	cmp	w0, #0x0
  43a6c0:	ldr	x0, [sp, #304]
  43a6c4:	csel	x0, x0, xzr, eq  // eq = none
  43a6c8:	str	x0, [sp, #304]
  43a6cc:	ldr	x2, [sp, #304]
  43a6d0:	mov	x0, x22
  43a6d4:	ldr	x1, [sp, #384]
  43a6d8:	mov	x5, #0x0                   	// #0
  43a6dc:	ldr	x6, [sp, #416]
  43a6e0:	mov	w4, #0x0                   	// #0
  43a6e4:	mov	x3, #0x0                   	// #0
  43a6e8:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  43a6ec:	cbnz	w0, 43b6fc <ASN1_generate_nconf@plt+0x1cd8c>
  43a6f0:	bl	41ca60 <ERR_peek_error@plt>
  43a6f4:	and	w0, w0, #0xfff
  43a6f8:	cmp	w0, #0x6d
  43a6fc:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  43a700:	b.eq	43a8d8 <ASN1_generate_nconf@plt+0x1bf68>  // b.none
  43a704:	add	w20, w20, #0x1
  43a708:	bl	41a2a0 <ERR_clear_error@plt>
  43a70c:	b	43a6cc <ASN1_generate_nconf@plt+0x1bd5c>
  43a710:	ldr	x0, [x7, #56]
  43a714:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a718:	add	x1, x1, #0x4f8
  43a71c:	str	x7, [sp, #160]
  43a720:	mov	w28, #0x1                   	// #1
  43a724:	mov	x20, #0x0                   	// #0
  43a728:	bl	419740 <BIO_printf@plt>
  43a72c:	mov	x19, #0x0                   	// #0
  43a730:	ldr	x7, [sp, #160]
  43a734:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a738:	ldr	x3, [sp, #424]
  43a73c:	add	x1, x1, #0x520
  43a740:	ldr	x0, [x7, #56]
  43a744:	mov	w2, #0x200                 	// #512
  43a748:	mov	x22, #0x0                   	// #0
  43a74c:	mov	x26, #0x0                   	// #0
  43a750:	bl	419740 <BIO_printf@plt>
  43a754:	ldr	x7, [sp, #160]
  43a758:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a75c:	mov	x1, x19
  43a760:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a764:	add	x2, x2, #0x498
  43a768:	bl	41d030 <NCONF_get_string@plt>
  43a76c:	str	x0, [sp, #144]
  43a770:	str	x0, [sp, #416]
  43a774:	cbz	x0, 43a780 <ASN1_generate_nconf@plt+0x1be10>
  43a778:	ldr	x0, [x25, #8]
  43a77c:	b	439c20 <ASN1_generate_nconf@plt+0x1b2b0>
  43a780:	bl	41a2a0 <ERR_clear_error@plt>
  43a784:	ldr	x0, [x25, #8]
  43a788:	b	439c20 <ASN1_generate_nconf@plt+0x1b2b0>
  43a78c:	bl	41a2a0 <ERR_clear_error@plt>
  43a790:	ldr	x0, [x25, #8]
  43a794:	b	439634 <ASN1_generate_nconf@plt+0x1acc4>
  43a798:	bl	41a2a0 <ERR_clear_error@plt>
  43a79c:	b	439c40 <ASN1_generate_nconf@plt+0x1b2d0>
  43a7a0:	ldr	x0, [x25, #8]
  43a7a4:	mov	x1, x19
  43a7a8:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a7ac:	add	x2, x2, #0x4a8
  43a7b0:	bl	41d030 <NCONF_get_string@plt>
  43a7b4:	str	x0, [sp, #208]
  43a7b8:	cbnz	x0, 439c84 <ASN1_generate_nconf@plt+0x1b314>
  43a7bc:	bl	41a2a0 <ERR_clear_error@plt>
  43a7c0:	b	439cc4 <ASN1_generate_nconf@plt+0x1b354>
  43a7c4:	mov	x22, x26
  43a7c8:	b	439bc8 <ASN1_generate_nconf@plt+0x1b258>
  43a7cc:	cbnz	x24, 43a500 <ASN1_generate_nconf@plt+0x1bb90>
  43a7d0:	b	43a520 <ASN1_generate_nconf@plt+0x1bbb0>
  43a7d4:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a7d8:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  43a7dc:	mov	x2, x26
  43a7e0:	add	x1, x1, #0xf18
  43a7e4:	ldr	x0, [x7, #56]
  43a7e8:	mov	w28, #0x1                   	// #1
  43a7ec:	str	x7, [sp, #160]
  43a7f0:	bl	419740 <BIO_printf@plt>
  43a7f4:	mov	x20, #0x0                   	// #0
  43a7f8:	mov	x19, #0x0                   	// #0
  43a7fc:	mov	x24, #0x0                   	// #0
  43a800:	mov	x22, #0x0                   	// #0
  43a804:	mov	x26, #0x0                   	// #0
  43a808:	ldr	x7, [sp, #160]
  43a80c:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a810:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a814:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a818:	add	x1, x1, #0x3d8
  43a81c:	str	x7, [sp, #144]
  43a820:	ldr	x0, [x7, #56]
  43a824:	bl	419740 <BIO_printf@plt>
  43a828:	ldr	x7, [sp, #144]
  43a82c:	b	439764 <ASN1_generate_nconf@plt+0x1adf4>
  43a830:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a834:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a838:	mov	w28, #0x1                   	// #1
  43a83c:	add	x1, x1, #0x4b8
  43a840:	ldr	x0, [x7, #56]
  43a844:	str	x7, [sp, #160]
  43a848:	ldr	x2, [sp, #208]
  43a84c:	b	43a7f0 <ASN1_generate_nconf@plt+0x1be80>
  43a850:	mov	x0, x19
  43a854:	bl	41c470 <X509_get_serialNumber@plt>
  43a858:	mov	x1, x0
  43a85c:	mov	x0, #0x0                   	// #0
  43a860:	bl	458dc8 <ASN1_generate_nconf@plt+0x3a458>
  43a864:	cbnz	w0, 43a008 <ASN1_generate_nconf@plt+0x1b698>
  43a868:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a86c:	mov	w28, #0x1                   	// #1
  43a870:	mov	x24, #0x0                   	// #0
  43a874:	mov	x22, #0x0                   	// #0
  43a878:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a87c:	bl	41a2a0 <ERR_clear_error@plt>
  43a880:	b	439644 <ASN1_generate_nconf@plt+0x1acd4>
  43a884:	bl	41a2a0 <ERR_clear_error@plt>
  43a888:	mov	x0, #0x1001                	// #4097
  43a88c:	str	x0, [sp, #192]
  43a890:	b	439c7c <ASN1_generate_nconf@plt+0x1b30c>
  43a894:	ldr	x0, [x20, #56]
  43a898:	mov	x7, x20
  43a89c:	mov	x2, x19
  43a8a0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  43a8a4:	add	x1, x1, #0xd10
  43a8a8:	str	x7, [sp, #160]
  43a8ac:	bl	419740 <BIO_printf@plt>
  43a8b0:	mov	w28, #0x1                   	// #1
  43a8b4:	ldr	x7, [sp, #160]
  43a8b8:	mov	x20, #0x0                   	// #0
  43a8bc:	mov	x19, #0x0                   	// #0
  43a8c0:	mov	x22, #0x0                   	// #0
  43a8c4:	mov	x26, #0x0                   	// #0
  43a8c8:	ldr	x0, [x7, #56]
  43a8cc:	bl	41e7f0 <ERR_print_errors@plt>
  43a8d0:	ldr	x7, [sp, #160]
  43a8d4:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a8d8:	mov	x7, x24
  43a8dc:	mov	w28, #0x1                   	// #1
  43a8e0:	mov	x20, #0x0                   	// #0
  43a8e4:	mov	x19, #0x0                   	// #0
  43a8e8:	mov	x24, #0x0                   	// #0
  43a8ec:	mov	x26, #0x0                   	// #0
  43a8f0:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a8f4:	ldr	w0, [sp, #368]
  43a8f8:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a8fc:	cmp	w0, #0x74
  43a900:	b.ne	43adb8 <ASN1_generate_nconf@plt+0x1c448>  // b.any
  43a904:	ldr	x3, [sp, #424]
  43a908:	mov	x2, #0x2710                	// #10000
  43a90c:	cmp	x3, x2
  43a910:	b.le	43a548 <ASN1_generate_nconf@plt+0x1bbd8>
  43a914:	ldr	x0, [x7, #56]
  43a918:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a91c:	add	x1, x1, #0x5e8
  43a920:	str	x7, [sp, #176]
  43a924:	bl	419740 <BIO_printf@plt>
  43a928:	ldr	x7, [sp, #176]
  43a92c:	b	43a548 <ASN1_generate_nconf@plt+0x1bbd8>
  43a930:	mov	x26, #0x0                   	// #0
  43a934:	str	xzr, [sp, #224]
  43a938:	b	439fcc <ASN1_generate_nconf@plt+0x1b65c>
  43a93c:	mov	x1, #0x0                   	// #0
  43a940:	bl	41b330 <d2i_X509_REQ_bio@plt>
  43a944:	mov	x20, x0
  43a948:	b	439fb8 <ASN1_generate_nconf@plt+0x1b648>
  43a94c:	cmp	x3, #0x4, lsl #12
  43a950:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a954:	ccmp	w1, #0x0, #0x4, gt
  43a958:	b.eq	43a97c <ASN1_generate_nconf@plt+0x1c00c>  // b.none
  43a95c:	ldr	x0, [x7, #56]
  43a960:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a964:	mov	w2, #0x4000                	// #16384
  43a968:	add	x1, x1, #0x550
  43a96c:	str	x7, [sp, #176]
  43a970:	bl	419740 <BIO_printf@plt>
  43a974:	ldr	w0, [sp, #368]
  43a978:	ldr	x7, [sp, #176]
  43a97c:	cmp	w0, #0x74
  43a980:	b.eq	43a904 <ASN1_generate_nconf@plt+0x1bf94>  // b.none
  43a984:	b	43a548 <ASN1_generate_nconf@plt+0x1bbd8>
  43a988:	ldr	x0, [sp, #224]
  43a98c:	mov	x19, #0x0                   	// #0
  43a990:	cmp	x0, #0x0
  43a994:	ldr	w0, [sp, #312]
  43a998:	csel	w0, w0, wzr, ne  // ne = any
  43a99c:	b	43a15c <ASN1_generate_nconf@plt+0x1b7ec>
  43a9a0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43a9a4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a9a8:	add	x1, x1, #0xae8
  43a9ac:	str	x7, [sp, #160]
  43a9b0:	ldr	x0, [x7, #56]
  43a9b4:	mov	w28, #0x1                   	// #1
  43a9b8:	mov	x24, #0x0                   	// #0
  43a9bc:	mov	x22, #0x0                   	// #0
  43a9c0:	bl	419740 <BIO_printf@plt>
  43a9c4:	ldr	x7, [sp, #160]
  43a9c8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43a9cc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43a9d0:	add	x1, x1, #0x680
  43a9d4:	str	x7, [sp, #176]
  43a9d8:	bl	419740 <BIO_printf@plt>
  43a9dc:	ldr	x7, [sp, #176]
  43a9e0:	b	43a5d0 <ASN1_generate_nconf@plt+0x1bc60>
  43a9e4:	ldr	w0, [sp, #244]
  43a9e8:	cbz	w0, 43ab34 <ASN1_generate_nconf@plt+0x1c1c4>
  43a9ec:	str	w0, [sp, #168]
  43a9f0:	ldr	w0, [sp, #160]
  43a9f4:	cbz	w0, 43aad8 <ASN1_generate_nconf@plt+0x1c168>
  43a9f8:	str	w0, [sp, #168]
  43a9fc:	mov	x0, x19
  43aa00:	bl	41d620 <X509_get_subject_name@plt>
  43aa04:	mov	x21, x0
  43aa08:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43aa0c:	mov	x2, x21
  43aa10:	mov	x3, x0
  43aa14:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43aa18:	mov	x0, x22
  43aa1c:	add	x1, x1, #0xbd8
  43aa20:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  43aa24:	ldr	w0, [sp, #220]
  43aa28:	cbnz	w0, 43a27c <ASN1_generate_nconf@plt+0x1b90c>
  43aa2c:	ldr	w0, [sp, #240]
  43aa30:	ldr	w1, [sp, #160]
  43aa34:	eor	w0, w0, #0x1
  43aa38:	tst	w0, w1
  43aa3c:	b.eq	43ab10 <ASN1_generate_nconf@plt+0x1c1a0>  // b.none
  43aa40:	mov	x24, #0x0                   	// #0
  43aa44:	cbz	x19, 4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43aa48:	ldr	w0, [sp, #376]
  43aa4c:	mov	x1, x19
  43aa50:	cmp	w0, #0x4
  43aa54:	mov	x0, x22
  43aa58:	b.eq	43b724 <ASN1_generate_nconf@plt+0x1cdb4>  // b.none
  43aa5c:	bl	41ab80 <PEM_write_bio_X509@plt>
  43aa60:	mov	x24, #0x0                   	// #0
  43aa64:	cbnz	w0, 4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43aa68:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43aa6c:	ldr	w28, [sp, #168]
  43aa70:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43aa74:	add	x1, x1, #0xc48
  43aa78:	ldr	x0, [x7, #56]
  43aa7c:	str	x7, [sp, #160]
  43aa80:	bl	419740 <BIO_printf@plt>
  43aa84:	ldr	x7, [sp, #160]
  43aa88:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43aa8c:	mov	x0, x20
  43aa90:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43aa94:	mov	x24, x0
  43aa98:	cbz	x0, 43b640 <ASN1_generate_nconf@plt+0x1ccd0>
  43aa9c:	mov	x1, x0
  43aaa0:	mov	x0, x22
  43aaa4:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  43aaa8:	b	43a23c <ASN1_generate_nconf@plt+0x1b8cc>
  43aaac:	mov	x24, #0x0                   	// #0
  43aab0:	mov	w28, #0x1                   	// #1
  43aab4:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43aab8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43aabc:	mov	x20, #0x0                   	// #0
  43aac0:	mov	x19, #0x0                   	// #0
  43aac4:	mov	x22, #0x0                   	// #0
  43aac8:	mov	x26, #0x0                   	// #0
  43aacc:	mov	w28, #0x1                   	// #1
  43aad0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43aad4:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43aad8:	mov	x0, x20
  43aadc:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43aae0:	mov	x21, x0
  43aae4:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43aae8:	mov	x2, x21
  43aaec:	mov	x3, x0
  43aaf0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43aaf4:	mov	x0, x22
  43aaf8:	add	x1, x1, #0xbd8
  43aafc:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  43ab00:	ldr	w0, [sp, #220]
  43ab04:	cbnz	w0, 43ab24 <ASN1_generate_nconf@plt+0x1c1b4>
  43ab08:	ldr	w0, [sp, #240]
  43ab0c:	cbz	w0, 43a2ec <ASN1_generate_nconf@plt+0x1b97c>
  43ab10:	mov	w28, #0x0                   	// #0
  43ab14:	mov	x24, #0x0                   	// #0
  43ab18:	b	4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43ab1c:	ldr	w0, [sp, #220]
  43ab20:	str	w0, [sp, #168]
  43ab24:	mov	x0, x20
  43ab28:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43ab2c:	mov	x24, x0
  43ab30:	b	43a288 <ASN1_generate_nconf@plt+0x1b918>
  43ab34:	mov	w0, #0x1                   	// #1
  43ab38:	str	w0, [sp, #168]
  43ab3c:	ldr	w0, [sp, #220]
  43ab40:	cbz	w0, 43a2dc <ASN1_generate_nconf@plt+0x1b96c>
  43ab44:	ldr	w0, [sp, #160]
  43ab48:	cbz	w0, 43ab1c <ASN1_generate_nconf@plt+0x1c1ac>
  43ab4c:	str	w0, [sp, #168]
  43ab50:	b	43a27c <ASN1_generate_nconf@plt+0x1b90c>
  43ab54:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43ab58:	mov	x2, x0
  43ab5c:	ldr	x3, [sp, #432]
  43ab60:	mov	x1, x20
  43ab64:	mov	x0, x22
  43ab68:	bl	41ca50 <X509_REQ_print_ex@plt>
  43ab6c:	str	w0, [sp, #168]
  43ab70:	cbz	w0, 43b72c <ASN1_generate_nconf@plt+0x1cdbc>
  43ab74:	ldr	w0, [sp, #244]
  43ab78:	cbnz	w0, 43aad8 <ASN1_generate_nconf@plt+0x1c168>
  43ab7c:	ldr	w0, [sp, #220]
  43ab80:	cbnz	w0, 43ab24 <ASN1_generate_nconf@plt+0x1c1b4>
  43ab84:	b	43a2dc <ASN1_generate_nconf@plt+0x1b96c>
  43ab88:	mov	w28, w24
  43ab8c:	mov	x22, #0x0                   	// #0
  43ab90:	mov	x24, #0x0                   	// #0
  43ab94:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ab98:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43ab9c:	mov	x0, x20
  43aba0:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  43aba4:	mov	x22, x0
  43aba8:	cbnz	x0, 43a19c <ASN1_generate_nconf@plt+0x1b82c>
  43abac:	mov	w28, w24
  43abb0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43abb4:	mov	x24, #0x0                   	// #0
  43abb8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43abbc:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  43abc0:	add	x1, x1, #0xf00
  43abc4:	bl	419740 <BIO_printf@plt>
  43abc8:	b	43a1d0 <ASN1_generate_nconf@plt+0x1b860>
  43abcc:	ldr	x0, [x7, #56]
  43abd0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43abd4:	add	x1, x1, #0x6c0
  43abd8:	str	x7, [sp, #160]
  43abdc:	mov	w28, #0x1                   	// #1
  43abe0:	mov	x20, #0x0                   	// #0
  43abe4:	bl	41a980 <BIO_puts@plt>
  43abe8:	mov	x19, #0x0                   	// #0
  43abec:	mov	x22, #0x0                   	// #0
  43abf0:	mov	x26, #0x0                   	// #0
  43abf4:	ldr	x7, [sp, #160]
  43abf8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43abfc:	mov	x20, #0x0                   	// #0
  43ac00:	mov	x19, #0x0                   	// #0
  43ac04:	mov	x24, #0x0                   	// #0
  43ac08:	mov	x26, #0x0                   	// #0
  43ac0c:	mov	w28, #0x1                   	// #1
  43ac10:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43ac14:	ldr	x0, [x25, #8]
  43ac18:	mov	x1, x19
  43ac1c:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ac20:	add	x2, x2, #0x6d8
  43ac24:	bl	41d030 <NCONF_get_string@plt>
  43ac28:	str	x0, [sp, #232]
  43ac2c:	ldr	x7, [sp, #176]
  43ac30:	cbnz	x0, 43a624 <ASN1_generate_nconf@plt+0x1bcb4>
  43ac34:	bl	41a2a0 <ERR_clear_error@plt>
  43ac38:	ldr	x7, [sp, #176]
  43ac3c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ac40:	add	x1, x1, #0x6e8
  43ac44:	ldr	x0, [x7, #56]
  43ac48:	bl	419740 <BIO_printf@plt>
  43ac4c:	ldr	x7, [sp, #176]
  43ac50:	b	43a640 <ASN1_generate_nconf@plt+0x1bcd0>
  43ac54:	mov	x0, x22
  43ac58:	bl	41e830 <PEM_write_bio_X509_REQ@plt>
  43ac5c:	b	43a30c <ASN1_generate_nconf@plt+0x1b99c>
  43ac60:	mov	x0, x24
  43ac64:	bl	419990 <EVP_PKEY_get0_RSA@plt>
  43ac68:	add	x1, sp, #0x230
  43ac6c:	mov	x3, #0x0                   	// #0
  43ac70:	mov	x2, #0x0                   	// #0
  43ac74:	bl	41e680 <RSA_get0_key@plt>
  43ac78:	ldr	x1, [sp, #560]
  43ac7c:	mov	x0, x22
  43ac80:	bl	41d260 <BN_print@plt>
  43ac84:	b	43a2d0 <ASN1_generate_nconf@plt+0x1b960>
  43ac88:	mov	w28, #0x0                   	// #0
  43ac8c:	mov	x24, #0x0                   	// #0
  43ac90:	mov	x22, #0x0                   	// #0
  43ac94:	b	4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43ac98:	mov	x20, #0x0                   	// #0
  43ac9c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43aca0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43aca4:	add	x1, x1, #0x758
  43aca8:	str	x7, [sp, #160]
  43acac:	ldr	x0, [x7, #56]
  43acb0:	mov	w28, #0x1                   	// #1
  43acb4:	mov	x19, #0x0                   	// #0
  43acb8:	mov	x24, #0x0                   	// #0
  43acbc:	mov	x22, #0x0                   	// #0
  43acc0:	bl	419740 <BIO_printf@plt>
  43acc4:	ldr	x7, [sp, #160]
  43acc8:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43accc:	ldr	x0, [x7, #56]
  43acd0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43acd4:	add	x1, x1, #0xb40
  43acd8:	str	x7, [sp, #160]
  43acdc:	mov	w28, #0x1                   	// #1
  43ace0:	mov	x24, #0x0                   	// #0
  43ace4:	bl	419740 <BIO_printf@plt>
  43ace8:	mov	x22, #0x0                   	// #0
  43acec:	ldr	x7, [sp, #160]
  43acf0:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43acf4:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43acf8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43acfc:	add	x1, x1, #0xb10
  43ad00:	str	x7, [sp, #168]
  43ad04:	ldr	x0, [x7, #56]
  43ad08:	bl	419740 <BIO_printf@plt>
  43ad0c:	ldr	x7, [sp, #168]
  43ad10:	mov	x0, x20
  43ad14:	ldr	x22, [x7, #56]
  43ad18:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43ad1c:	mov	x24, x0
  43ad20:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43ad24:	mov	x2, x24
  43ad28:	mov	x3, x0
  43ad2c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ad30:	mov	x0, x22
  43ad34:	add	x1, x1, #0xb30
  43ad38:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  43ad3c:	ldr	w3, [sp, #280]
  43ad40:	mov	x0, x20
  43ad44:	ldr	x2, [sp, #192]
  43ad48:	ldr	x1, [sp, #224]
  43ad4c:	bl	438e58 <ASN1_generate_nconf@plt+0x1a4e8>
  43ad50:	ldr	x7, [sp, #168]
  43ad54:	cbz	w0, 43accc <ASN1_generate_nconf@plt+0x1c35c>
  43ad58:	ldr	x22, [x7, #56]
  43ad5c:	mov	x0, x20
  43ad60:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43ad64:	mov	x24, x0
  43ad68:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43ad6c:	mov	x3, x0
  43ad70:	mov	x2, x24
  43ad74:	mov	x0, x22
  43ad78:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ad7c:	add	x1, x1, #0xb60
  43ad80:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  43ad84:	b	43a184 <ASN1_generate_nconf@plt+0x1b814>
  43ad88:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ad8c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43ad90:	add	x1, x1, #0x738
  43ad94:	str	x7, [sp, #160]
  43ad98:	ldr	x0, [x7, #56]
  43ad9c:	mov	x19, #0x0                   	// #0
  43ada0:	mov	x24, #0x0                   	// #0
  43ada4:	mov	x22, #0x0                   	// #0
  43ada8:	mov	w28, #0x1                   	// #1
  43adac:	bl	419740 <BIO_printf@plt>
  43adb0:	ldr	x7, [sp, #160]
  43adb4:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43adb8:	ldr	x4, [sp, #128]
  43adbc:	add	x2, sp, #0x1a8
  43adc0:	add	x3, sp, #0x190
  43adc4:	add	x1, sp, #0x170
  43adc8:	mov	x0, #0x0                   	// #0
  43adcc:	str	x7, [sp, #176]
  43add0:	bl	438a60 <ASN1_generate_nconf@plt+0x1a0f0>
  43add4:	mov	x24, x0
  43add8:	ldr	x7, [sp, #176]
  43addc:	cbnz	x0, 43a54c <ASN1_generate_nconf@plt+0x1bbdc>
  43ade0:	mov	x20, #0x0                   	// #0
  43ade4:	mov	x19, #0x0                   	// #0
  43ade8:	mov	x22, #0x0                   	// #0
  43adec:	mov	x26, #0x0                   	// #0
  43adf0:	mov	w28, #0x1                   	// #1
  43adf4:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43adf8:	ldr	x0, [x25, #16]
  43adfc:	cbnz	x0, 439fe0 <ASN1_generate_nconf@plt+0x1b670>
  43ae00:	b	439ff0 <ASN1_generate_nconf@plt+0x1b680>
  43ae04:	mov	x0, x20
  43ae08:	cbz	w26, 43af4c <ASN1_generate_nconf@plt+0x1c5dc>
  43ae0c:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43ae10:	mov	x22, x0
  43ae14:	ldr	x26, [sp, #288]
  43ae18:	mov	w19, #0x0                   	// #0
  43ae1c:	mov	x0, x26
  43ae20:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43ae24:	cmp	w19, w0
  43ae28:	b.ge	43aedc <ASN1_generate_nconf@plt+0x1c56c>  // b.tcont
  43ae2c:	mov	w1, w19
  43ae30:	mov	x0, x26
  43ae34:	bl	419630 <OPENSSL_sk_value@plt>
  43ae38:	mov	x2, x0
  43ae3c:	ldr	x1, [x0, #8]
  43ae40:	ldrb	w0, [x1]
  43ae44:	cbz	w0, 43aeb4 <ASN1_generate_nconf@plt+0x1c544>
  43ae48:	mov	x3, x1
  43ae4c:	b	43ae54 <ASN1_generate_nconf@plt+0x1c4e4>
  43ae50:	cbz	w0, 43ae78 <ASN1_generate_nconf@plt+0x1c508>
  43ae54:	and	w4, w0, #0xfffffffd
  43ae58:	cmp	w4, #0x2c
  43ae5c:	cset	w4, eq  // eq = none
  43ae60:	cmp	w0, #0x3a
  43ae64:	csinc	w4, w4, wzr, ne  // ne = any
  43ae68:	ldrb	w0, [x3, #1]!
  43ae6c:	cbz	w4, 43ae50 <ASN1_generate_nconf@plt+0x1c4e0>
  43ae70:	cmp	w0, #0x0
  43ae74:	csel	x1, x1, x3, eq  // eq = none
  43ae78:	ldrb	w0, [x1]
  43ae7c:	mov	w6, #0x0                   	// #0
  43ae80:	cmp	w0, #0x2b
  43ae84:	b.ne	43ae90 <ASN1_generate_nconf@plt+0x1c520>  // b.any
  43ae88:	add	x1, x1, #0x1
  43ae8c:	mov	w6, #0xffffffff            	// #-1
  43ae90:	ldr	x3, [x2, #16]
  43ae94:	mov	w5, #0xffffffff            	// #-1
  43ae98:	ldr	w2, [sp, #192]
  43ae9c:	mov	w4, w5
  43aea0:	mov	x0, x22
  43aea4:	bl	41cb20 <X509_NAME_add_entry_by_txt@plt>
  43aea8:	cbz	w0, 43af44 <ASN1_generate_nconf@plt+0x1c5d4>
  43aeac:	add	w19, w19, #0x1
  43aeb0:	b	43ae1c <ASN1_generate_nconf@plt+0x1c4ac>
  43aeb4:	mov	w6, #0x0                   	// #0
  43aeb8:	b	43ae90 <ASN1_generate_nconf@plt+0x1c520>
  43aebc:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43aec0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43aec4:	add	x1, x1, #0x460
  43aec8:	str	x7, [sp, #160]
  43aecc:	ldr	x0, [x7, #56]
  43aed0:	bl	419740 <BIO_printf@plt>
  43aed4:	ldr	x7, [sp, #160]
  43aed8:	b	43a86c <ASN1_generate_nconf@plt+0x1befc>
  43aedc:	mov	x0, x22
  43aee0:	bl	41ce80 <X509_NAME_entry_count@plt>
  43aee4:	cbz	w0, 43b58c <ASN1_generate_nconf@plt+0x1cc1c>
  43aee8:	ldr	w0, [sp, #160]
  43aeec:	cbnz	w0, 43b570 <ASN1_generate_nconf@plt+0x1cc00>
  43aef0:	mov	w19, #0x0                   	// #0
  43aef4:	b	43af24 <ASN1_generate_nconf@plt+0x1c5b4>
  43aef8:	mov	w1, w19
  43aefc:	mov	x0, x24
  43af00:	bl	419630 <OPENSSL_sk_value@plt>
  43af04:	mov	x3, x0
  43af08:	ldr	w2, [sp, #192]
  43af0c:	mov	x0, x20
  43af10:	mov	w4, #0xffffffff            	// #-1
  43af14:	ldp	x1, x3, [x3, #8]
  43af18:	bl	41c4f0 <X509_REQ_add1_attr_by_txt@plt>
  43af1c:	cbz	w0, 43af44 <ASN1_generate_nconf@plt+0x1c5d4>
  43af20:	add	w19, w19, #0x1
  43af24:	mov	x0, x24
  43af28:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43af2c:	cmp	w19, w0
  43af30:	b.lt	43aef8 <ASN1_generate_nconf@plt+0x1c588>  // b.tstop
  43af34:	ldr	x1, [sp, #248]
  43af38:	mov	x0, x20
  43af3c:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43af40:	cbnz	w0, 439e0c <ASN1_generate_nconf@plt+0x1b49c>
  43af44:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43af48:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43af4c:	bl	41b570 <X509_REQ_get_subject_name@plt>
  43af50:	str	x0, [sp, #328]
  43af54:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43af58:	ldr	w1, [x1, #2360]
  43af5c:	cbz	w1, 43b4dc <ASN1_generate_nconf@plt+0x1cb6c>
  43af60:	ldr	x0, [sp, #288]
  43af64:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43af68:	cbz	w0, 43b4bc <ASN1_generate_nconf@plt+0x1cb4c>
  43af6c:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43af70:	add	x0, x0, #0x990
  43af74:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43af78:	add	x1, x1, #0x988
  43af7c:	stp	x27, x20, [sp, #176]
  43af80:	stp	x1, x0, [sp, #336]
  43af84:	mov	w0, #0xffffffff            	// #-1
  43af88:	ldr	x20, [sp, #264]
  43af8c:	str	w28, [sp, #264]
  43af90:	mov	w28, w0
  43af94:	str	w21, [sp, #356]
  43af98:	str	x24, [sp, #360]
  43af9c:	ldr	x19, [sp, #288]
  43afa0:	add	w28, w28, #0x1
  43afa4:	mov	x0, x19
  43afa8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43afac:	cmp	w28, w0
  43afb0:	b.ge	43b1c0 <ASN1_generate_nconf@plt+0x1c850>  // b.tcont
  43afb4:	mov	w1, w28
  43afb8:	mov	x0, x19
  43afbc:	bl	419630 <OPENSSL_sk_value@plt>
  43afc0:	mov	x19, x0
  43afc4:	ldr	x1, [sp, #336]
  43afc8:	ldr	x22, [x0, #8]
  43afcc:	mov	x0, x22
  43afd0:	bl	4389f8 <ASN1_generate_nconf@plt+0x1a088>
  43afd4:	cbz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43afd8:	ldr	x1, [sp, #344]
  43afdc:	mov	x0, x22
  43afe0:	bl	4389f8 <ASN1_generate_nconf@plt+0x1a088>
  43afe4:	cbz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43afe8:	adrp	x21, 470000 <ASN1_generate_nconf@plt+0x51690>
  43afec:	add	x21, x21, #0x998
  43aff0:	mov	x1, x21
  43aff4:	mov	x0, x22
  43aff8:	bl	4389f8 <ASN1_generate_nconf@plt+0x1a088>
  43affc:	cbz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43b000:	adrp	x26, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b004:	add	x26, x26, #0x9a8
  43b008:	mov	x1, x26
  43b00c:	mov	x0, x22
  43b010:	bl	4389f8 <ASN1_generate_nconf@plt+0x1a088>
  43b014:	cbz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43b018:	ldrb	w0, [x22]
  43b01c:	cbz	w0, 43b05c <ASN1_generate_nconf@plt+0x1c6ec>
  43b020:	mov	x1, x22
  43b024:	b	43b02c <ASN1_generate_nconf@plt+0x1c6bc>
  43b028:	cbz	w0, 43b050 <ASN1_generate_nconf@plt+0x1c6e0>
  43b02c:	and	w2, w0, #0xfffffffd
  43b030:	cmp	w2, #0x2c
  43b034:	cset	w2, eq  // eq = none
  43b038:	cmp	w0, #0x3a
  43b03c:	csinc	w2, w2, wzr, ne  // ne = any
  43b040:	ldrb	w0, [x1, #1]!
  43b044:	cbz	w2, 43b028 <ASN1_generate_nconf@plt+0x1c6b8>
  43b048:	cmp	w0, #0x0
  43b04c:	csel	x22, x22, x1, eq  // eq = none
  43b050:	ldrb	w0, [x22]
  43b054:	cmp	w0, #0x2b
  43b058:	b.eq	43b40c <ASN1_generate_nconf@plt+0x1ca9c>  // b.none
  43b05c:	mov	w27, #0x0                   	// #0
  43b060:	mov	x0, x22
  43b064:	bl	41bb30 <OBJ_txt2nid@plt>
  43b068:	mov	w24, w0
  43b06c:	cbz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43b070:	ldr	x2, [x19, #8]
  43b074:	adrp	x22, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b078:	add	x22, x22, #0x9b0
  43b07c:	mov	x3, x21
  43b080:	mov	x4, x22
  43b084:	add	x0, sp, #0x1c8
  43b088:	mov	x1, #0x64                  	// #100
  43b08c:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b090:	cbz	w0, 43b1a0 <ASN1_generate_nconf@plt+0x1c830>
  43b094:	ldr	x0, [x25, #8]
  43b098:	add	x2, sp, #0x1c8
  43b09c:	mov	x1, x20
  43b0a0:	bl	41d030 <NCONF_get_string@plt>
  43b0a4:	mov	x21, x0
  43b0a8:	cbz	x0, 43b440 <ASN1_generate_nconf@plt+0x1cad0>
  43b0ac:	ldr	x2, [x19, #8]
  43b0b0:	mov	x3, x26
  43b0b4:	mov	x4, x22
  43b0b8:	add	x0, sp, #0x1c8
  43b0bc:	mov	x1, #0x64                  	// #100
  43b0c0:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b0c4:	cbz	w0, 43b1a0 <ASN1_generate_nconf@plt+0x1c830>
  43b0c8:	ldr	x0, [x25, #8]
  43b0cc:	add	x2, sp, #0x1c8
  43b0d0:	mov	x1, x20
  43b0d4:	bl	41d030 <NCONF_get_string@plt>
  43b0d8:	mov	x26, x0
  43b0dc:	cbz	x0, 43b438 <ASN1_generate_nconf@plt+0x1cac8>
  43b0e0:	ldr	x2, [x19, #8]
  43b0e4:	mov	x4, x22
  43b0e8:	ldr	x3, [sp, #336]
  43b0ec:	add	x0, sp, #0x1c8
  43b0f0:	mov	x1, #0x64                  	// #100
  43b0f4:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b0f8:	cbz	w0, 43b1a0 <ASN1_generate_nconf@plt+0x1c830>
  43b0fc:	ldr	x0, [x25, #8]
  43b100:	add	x3, sp, #0x1b8
  43b104:	add	x2, sp, #0x1c8
  43b108:	mov	x1, x20
  43b10c:	bl	41b350 <NCONF_get_number_e@plt>
  43b110:	cbz	w0, 43b428 <ASN1_generate_nconf@plt+0x1cab8>
  43b114:	ldr	x2, [x19, #8]
  43b118:	mov	x4, x22
  43b11c:	ldr	x3, [sp, #344]
  43b120:	add	x0, sp, #0x1c8
  43b124:	mov	x1, #0x64                  	// #100
  43b128:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b12c:	cbz	w0, 43b1a0 <ASN1_generate_nconf@plt+0x1c830>
  43b130:	ldr	x0, [x25, #8]
  43b134:	add	x3, sp, #0x1c0
  43b138:	add	x2, sp, #0x1c8
  43b13c:	mov	x1, x20
  43b140:	bl	41b350 <NCONF_get_number_e@plt>
  43b144:	cbz	w0, 43b418 <ASN1_generate_nconf@plt+0x1caa8>
  43b148:	ldr	w3, [sp, #440]
  43b14c:	mov	x2, x26
  43b150:	ldr	w4, [sp, #448]
  43b154:	mov	x1, x21
  43b158:	ldr	x0, [x19, #16]
  43b15c:	add	x5, sp, #0x230
  43b160:	adrp	x7, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b164:	adrp	x6, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b168:	add	x7, x7, #0x9b8
  43b16c:	add	x6, x6, #0x9c8
  43b170:	bl	4390b8 <ASN1_generate_nconf@plt+0x1a748>
  43b174:	cmp	w0, #0x1
  43b178:	b.ls	43b3d4 <ASN1_generate_nconf@plt+0x1ca64>  // b.plast
  43b17c:	ldr	w2, [sp, #192]
  43b180:	mov	w5, #0xffffffff            	// #-1
  43b184:	ldr	x0, [sp, #328]
  43b188:	mov	w6, w27
  43b18c:	add	x3, sp, #0x230
  43b190:	mov	w1, w24
  43b194:	mov	w4, w5
  43b198:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  43b19c:	cbnz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43b1a0:	ldp	x27, x20, [sp, #176]
  43b1a4:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b1a8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b1ac:	mov	w28, #0x1                   	// #1
  43b1b0:	ldr	x0, [x7, #56]
  43b1b4:	add	x1, x1, #0xaa0
  43b1b8:	str	x7, [sp, #160]
  43b1bc:	b	4396f8 <ASN1_generate_nconf@plt+0x1ad88>
  43b1c0:	ldr	x0, [sp, #328]
  43b1c4:	ldr	w28, [sp, #264]
  43b1c8:	ldr	w21, [sp, #356]
  43b1cc:	ldp	x27, x20, [sp, #176]
  43b1d0:	ldr	x24, [sp, #360]
  43b1d4:	bl	41ce80 <X509_NAME_entry_count@plt>
  43b1d8:	cbz	w0, 43b58c <ASN1_generate_nconf@plt+0x1cc1c>
  43b1dc:	ldr	w0, [sp, #160]
  43b1e0:	cbnz	w0, 43b570 <ASN1_generate_nconf@plt+0x1cc00>
  43b1e4:	cbz	x24, 43af34 <ASN1_generate_nconf@plt+0x1c5c4>
  43b1e8:	mov	x0, x24
  43b1ec:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43b1f0:	cmp	w0, #0x0
  43b1f4:	b.le	43b204 <ASN1_generate_nconf@plt+0x1c894>
  43b1f8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b1fc:	ldr	w0, [x0, #2360]
  43b200:	cbz	w0, 43b3dc <ASN1_generate_nconf@plt+0x1ca6c>
  43b204:	str	w28, [sp, #224]
  43b208:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b20c:	ldr	x28, [sp, #304]
  43b210:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b214:	add	x26, x1, #0x9b0
  43b218:	add	x0, x0, #0x998
  43b21c:	str	x27, [sp, #168]
  43b220:	str	x0, [sp, #200]
  43b224:	mov	w0, #0xffffffff            	// #-1
  43b228:	str	w0, [sp, #176]
  43b22c:	str	w21, [sp, #216]
  43b230:	ldr	w0, [sp, #176]
  43b234:	add	w1, w0, #0x1
  43b238:	mov	x0, x24
  43b23c:	mov	w19, w1
  43b240:	str	w1, [sp, #176]
  43b244:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43b248:	cmp	w19, w0
  43b24c:	mov	w1, w19
  43b250:	b.ge	43b460 <ASN1_generate_nconf@plt+0x1caf0>  // b.tcont
  43b254:	mov	x0, x24
  43b258:	bl	419630 <OPENSSL_sk_value@plt>
  43b25c:	ldr	x21, [x0, #8]
  43b260:	str	x0, [sp, #184]
  43b264:	mov	x0, x21
  43b268:	bl	41bb30 <OBJ_txt2nid@plt>
  43b26c:	mov	w22, w0
  43b270:	cbz	w0, 43b230 <ASN1_generate_nconf@plt+0x1c8c0>
  43b274:	ldr	x3, [sp, #200]
  43b278:	mov	x4, x26
  43b27c:	mov	x2, x21
  43b280:	add	x0, sp, #0x1c8
  43b284:	mov	x1, #0x64                  	// #100
  43b288:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b28c:	cbz	w0, 43b454 <ASN1_generate_nconf@plt+0x1cae4>
  43b290:	ldr	x0, [x25, #8]
  43b294:	add	x2, sp, #0x1c8
  43b298:	mov	x1, x28
  43b29c:	bl	41d030 <NCONF_get_string@plt>
  43b2a0:	mov	x19, x0
  43b2a4:	cbz	x0, 43b48c <ASN1_generate_nconf@plt+0x1cb1c>
  43b2a8:	adrp	x3, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b2ac:	mov	x4, x26
  43b2b0:	add	x3, x3, #0x9a8
  43b2b4:	mov	x2, x21
  43b2b8:	add	x0, sp, #0x1c8
  43b2bc:	mov	x1, #0x64                  	// #100
  43b2c0:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b2c4:	cbz	w0, 43b454 <ASN1_generate_nconf@plt+0x1cae4>
  43b2c8:	ldr	x0, [x25, #8]
  43b2cc:	add	x2, sp, #0x1c8
  43b2d0:	mov	x1, x28
  43b2d4:	bl	41d030 <NCONF_get_string@plt>
  43b2d8:	mov	x27, x0
  43b2dc:	cbz	x0, 43b484 <ASN1_generate_nconf@plt+0x1cb14>
  43b2e0:	adrp	x3, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b2e4:	mov	x4, x26
  43b2e8:	add	x3, x3, #0x988
  43b2ec:	mov	x2, x21
  43b2f0:	add	x0, sp, #0x1c8
  43b2f4:	mov	x1, #0x64                  	// #100
  43b2f8:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b2fc:	cbz	w0, 43b454 <ASN1_generate_nconf@plt+0x1cae4>
  43b300:	ldr	x0, [x25, #8]
  43b304:	add	x3, sp, #0x1b8
  43b308:	add	x2, sp, #0x1c8
  43b30c:	mov	x1, x28
  43b310:	bl	41b350 <NCONF_get_number_e@plt>
  43b314:	cbz	w0, 43b4ac <ASN1_generate_nconf@plt+0x1cb3c>
  43b318:	adrp	x3, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b31c:	mov	x2, x21
  43b320:	mov	x4, x26
  43b324:	add	x3, x3, #0x990
  43b328:	add	x0, sp, #0x1c8
  43b32c:	mov	x1, #0x64                  	// #100
  43b330:	bl	438ff0 <ASN1_generate_nconf@plt+0x1a680>
  43b334:	cbz	w0, 43b454 <ASN1_generate_nconf@plt+0x1cae4>
  43b338:	ldr	x0, [x25, #8]
  43b33c:	add	x3, sp, #0x1c0
  43b340:	add	x2, sp, #0x1c8
  43b344:	mov	x1, x28
  43b348:	bl	41b350 <NCONF_get_number_e@plt>
  43b34c:	cbz	w0, 43b49c <ASN1_generate_nconf@plt+0x1cb2c>
  43b350:	ldr	x0, [sp, #184]
  43b354:	mov	x2, x27
  43b358:	ldr	w3, [sp, #440]
  43b35c:	mov	x1, x19
  43b360:	ldr	w4, [sp, #448]
  43b364:	add	x5, sp, #0x230
  43b368:	ldr	x0, [x0, #16]
  43b36c:	adrp	x7, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b370:	adrp	x6, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b374:	add	x7, x7, #0xa38
  43b378:	add	x6, x6, #0xa50
  43b37c:	bl	4390b8 <ASN1_generate_nconf@plt+0x1a748>
  43b380:	cmp	w0, #0x1
  43b384:	b.ls	43b450 <ASN1_generate_nconf@plt+0x1cae0>  // b.plast
  43b388:	ldr	w2, [sp, #192]
  43b38c:	add	x3, sp, #0x230
  43b390:	mov	w1, w22
  43b394:	mov	x0, x20
  43b398:	mov	w4, #0xffffffff            	// #-1
  43b39c:	bl	41ae10 <X509_REQ_add1_attr_by_NID@plt>
  43b3a0:	cbnz	w0, 43b230 <ASN1_generate_nconf@plt+0x1c8c0>
  43b3a4:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b3a8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b3ac:	add	x1, x1, #0xa60
  43b3b0:	str	x7, [sp, #160]
  43b3b4:	ldr	x0, [x7, #56]
  43b3b8:	ldr	x27, [sp, #168]
  43b3bc:	bl	419740 <BIO_printf@plt>
  43b3c0:	ldr	x7, [sp, #160]
  43b3c4:	ldr	x0, [x7, #56]
  43b3c8:	bl	41e7f0 <ERR_print_errors@plt>
  43b3cc:	ldr	x7, [sp, #160]
  43b3d0:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b3d4:	cbnz	w0, 43af9c <ASN1_generate_nconf@plt+0x1c62c>
  43b3d8:	b	43b1a0 <ASN1_generate_nconf@plt+0x1c830>
  43b3dc:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b3e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b3e4:	add	x1, x1, #0x9d8
  43b3e8:	str	x7, [sp, #168]
  43b3ec:	ldr	x0, [x7, #56]
  43b3f0:	bl	419740 <BIO_printf@plt>
  43b3f4:	ldr	x7, [sp, #168]
  43b3f8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b3fc:	add	x1, x1, #0xa08
  43b400:	ldr	x0, [x7, #56]
  43b404:	bl	419740 <BIO_printf@plt>
  43b408:	b	43b204 <ASN1_generate_nconf@plt+0x1c894>
  43b40c:	add	x22, x22, #0x1
  43b410:	mov	w27, #0xffffffff            	// #-1
  43b414:	b	43b060 <ASN1_generate_nconf@plt+0x1c6f0>
  43b418:	bl	41a2a0 <ERR_clear_error@plt>
  43b41c:	mov	x0, #0xffffffffffffffff    	// #-1
  43b420:	str	x0, [sp, #448]
  43b424:	b	43b148 <ASN1_generate_nconf@plt+0x1c7d8>
  43b428:	bl	41a2a0 <ERR_clear_error@plt>
  43b42c:	mov	x0, #0xffffffffffffffff    	// #-1
  43b430:	str	x0, [sp, #440]
  43b434:	b	43b114 <ASN1_generate_nconf@plt+0x1c7a4>
  43b438:	bl	41a2a0 <ERR_clear_error@plt>
  43b43c:	b	43b0e0 <ASN1_generate_nconf@plt+0x1c770>
  43b440:	adrp	x21, 468000 <ASN1_generate_nconf@plt+0x49690>
  43b444:	bl	41a2a0 <ERR_clear_error@plt>
  43b448:	add	x21, x21, #0x948
  43b44c:	b	43b0ac <ASN1_generate_nconf@plt+0x1c73c>
  43b450:	cbnz	w0, 43b230 <ASN1_generate_nconf@plt+0x1c8c0>
  43b454:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b458:	ldr	x27, [sp, #168]
  43b45c:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b460:	ldr	x1, [sp, #248]
  43b464:	mov	x0, x20
  43b468:	ldr	w21, [sp, #216]
  43b46c:	ldr	w28, [sp, #224]
  43b470:	ldr	x27, [sp, #168]
  43b474:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43b478:	cbnz	w0, 439e0c <ASN1_generate_nconf@plt+0x1b49c>
  43b47c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b480:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b484:	bl	41a2a0 <ERR_clear_error@plt>
  43b488:	b	43b2e0 <ASN1_generate_nconf@plt+0x1c970>
  43b48c:	adrp	x19, 468000 <ASN1_generate_nconf@plt+0x49690>
  43b490:	bl	41a2a0 <ERR_clear_error@plt>
  43b494:	add	x19, x19, #0x948
  43b498:	b	43b2a8 <ASN1_generate_nconf@plt+0x1c938>
  43b49c:	bl	41a2a0 <ERR_clear_error@plt>
  43b4a0:	mov	x0, #0xffffffffffffffff    	// #-1
  43b4a4:	str	x0, [sp, #448]
  43b4a8:	b	43b350 <ASN1_generate_nconf@plt+0x1c9e0>
  43b4ac:	bl	41a2a0 <ERR_clear_error@plt>
  43b4b0:	mov	x0, #0xffffffffffffffff    	// #-1
  43b4b4:	str	x0, [sp, #440]
  43b4b8:	b	43b318 <ASN1_generate_nconf@plt+0x1c9a8>
  43b4bc:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b4c0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b4c4:	add	x1, x1, #0xa78
  43b4c8:	str	x7, [sp, #160]
  43b4cc:	ldr	x0, [x7, #56]
  43b4d0:	bl	419740 <BIO_printf@plt>
  43b4d4:	ldr	x7, [sp, #160]
  43b4d8:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b4dc:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b4e0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b4e4:	add	x1, x1, #0x820
  43b4e8:	str	x7, [sp, #176]
  43b4ec:	ldr	x0, [x7, #56]
  43b4f0:	bl	419740 <BIO_printf@plt>
  43b4f4:	ldr	x7, [sp, #176]
  43b4f8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b4fc:	add	x1, x1, #0x870
  43b500:	ldr	x0, [x7, #56]
  43b504:	bl	419740 <BIO_printf@plt>
  43b508:	ldr	x7, [sp, #176]
  43b50c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b510:	add	x1, x1, #0x890
  43b514:	ldr	x0, [x7, #56]
  43b518:	bl	419740 <BIO_printf@plt>
  43b51c:	ldr	x7, [sp, #176]
  43b520:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b524:	add	x1, x1, #0x8e0
  43b528:	ldr	x0, [x7, #56]
  43b52c:	bl	419740 <BIO_printf@plt>
  43b530:	ldr	x7, [sp, #176]
  43b534:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b538:	add	x1, x1, #0x920
  43b53c:	ldr	x0, [x7, #56]
  43b540:	bl	419740 <BIO_printf@plt>
  43b544:	ldr	x7, [sp, #176]
  43b548:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b54c:	add	x1, x1, #0x950
  43b550:	ldr	x0, [x7, #56]
  43b554:	bl	419740 <BIO_printf@plt>
  43b558:	ldr	x7, [sp, #176]
  43b55c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b560:	add	x1, x1, #0x730
  43b564:	ldr	x0, [x7, #56]
  43b568:	bl	419740 <BIO_printf@plt>
  43b56c:	b	43af60 <ASN1_generate_nconf@plt+0x1c5f0>
  43b570:	ldr	x1, [sp, #248]
  43b574:	mov	x0, x20
  43b578:	mov	x26, #0x0                   	// #0
  43b57c:	bl	41c480 <X509_REQ_set_pubkey@plt>
  43b580:	cbnz	w0, 439fcc <ASN1_generate_nconf@plt+0x1b65c>
  43b584:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b588:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b58c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b590:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b594:	add	x1, x1, #0x7f0
  43b598:	str	x7, [sp, #160]
  43b59c:	ldr	x0, [x7, #56]
  43b5a0:	bl	419740 <BIO_printf@plt>
  43b5a4:	ldr	x7, [sp, #160]
  43b5a8:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b5ac:	mov	x1, x20
  43b5b0:	mov	x0, x22
  43b5b4:	bl	41a970 <i2d_X509_REQ_bio@plt>
  43b5b8:	b	43a30c <ASN1_generate_nconf@plt+0x1b99c>
  43b5bc:	bl	41a2a0 <ERR_clear_error@plt>
  43b5c0:	ldr	x0, [x25, #8]
  43b5c4:	mov	x1, x19
  43b5c8:	adrp	x2, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b5cc:	add	x2, x2, #0x720
  43b5d0:	bl	41d030 <NCONF_get_string@plt>
  43b5d4:	ldr	x7, [sp, #176]
  43b5d8:	cbnz	x0, 43a684 <ASN1_generate_nconf@plt+0x1bd14>
  43b5dc:	bl	41a2a0 <ERR_clear_error@plt>
  43b5e0:	ldr	x7, [sp, #176]
  43b5e4:	b	43a6b0 <ASN1_generate_nconf@plt+0x1bd40>
  43b5e8:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b5ec:	str	x7, [sp, #160]
  43b5f0:	ldr	x0, [x7, #56]
  43b5f4:	bl	41e7f0 <ERR_print_errors@plt>
  43b5f8:	ldr	x7, [sp, #160]
  43b5fc:	b	43a86c <ASN1_generate_nconf@plt+0x1befc>
  43b600:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b604:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b608:	add	x1, x1, #0xac8
  43b60c:	str	x7, [sp, #160]
  43b610:	ldr	x0, [x7, #56]
  43b614:	bl	419740 <BIO_printf@plt>
  43b618:	ldr	x7, [sp, #160]
  43b61c:	b	43a86c <ASN1_generate_nconf@plt+0x1befc>
  43b620:	ldr	w28, [sp, #168]
  43b624:	adrp	x0, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b628:	mov	x2, #0x14                  	// #20
  43b62c:	add	x0, x0, #0xbe8
  43b630:	mov	x1, #0x1                   	// #1
  43b634:	bl	41e0f0 <fwrite@plt>
  43b638:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b63c:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43b640:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b644:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b648:	add	x1, x1, #0xb70
  43b64c:	str	x7, [sp, #160]
  43b650:	ldr	x0, [x7, #56]
  43b654:	mov	w28, w21
  43b658:	bl	419740 <BIO_printf@plt>
  43b65c:	ldr	x7, [sp, #160]
  43b660:	ldr	x0, [x7, #56]
  43b664:	bl	41e7f0 <ERR_print_errors@plt>
  43b668:	ldr	x7, [sp, #160]
  43b66c:	b	4397a0 <ASN1_generate_nconf@plt+0x1ae30>
  43b670:	ldr	x2, [sp, #304]
  43b674:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b678:	ldr	x0, [x7, #56]
  43b67c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b680:	add	x1, x1, #0x7c0
  43b684:	str	x7, [sp, #160]
  43b688:	bl	419740 <BIO_printf@plt>
  43b68c:	ldr	x7, [sp, #160]
  43b690:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b694:	mov	x24, #0x0                   	// #0
  43b698:	bl	41a2a0 <ERR_clear_error@plt>
  43b69c:	b	439dc4 <ASN1_generate_nconf@plt+0x1b454>
  43b6a0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b6a4:	mov	x2, x22
  43b6a8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b6ac:	add	x1, x1, #0x7a0
  43b6b0:	ldr	x0, [x7, #56]
  43b6b4:	str	x7, [sp, #160]
  43b6b8:	bl	419740 <BIO_printf@plt>
  43b6bc:	ldr	x7, [sp, #160]
  43b6c0:	b	43b1a8 <ASN1_generate_nconf@plt+0x1c838>
  43b6c4:	mov	w26, #0x0                   	// #0
  43b6c8:	bl	41a2a0 <ERR_clear_error@plt>
  43b6cc:	b	439d58 <ASN1_generate_nconf@plt+0x1b3e8>
  43b6d0:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b6d4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b6d8:	add	x1, x1, #0xb90
  43b6dc:	str	x7, [sp, #160]
  43b6e0:	ldr	x0, [x7, #56]
  43b6e4:	bl	419740 <BIO_printf@plt>
  43b6e8:	ldr	x7, [sp, #160]
  43b6ec:	mov	x24, #0x0                   	// #0
  43b6f0:	ldr	x0, [x7, #56]
  43b6f4:	bl	41e7f0 <ERR_print_errors@plt>
  43b6f8:	b	4397a8 <ASN1_generate_nconf@plt+0x1ae38>
  43b6fc:	mov	x0, x22
  43b700:	str	x24, [sp, #176]
  43b704:	bl	41df00 <BIO_free@plt>
  43b708:	ldr	x7, [sp, #176]
  43b70c:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b710:	add	x1, x1, #0x730
  43b714:	ldr	x0, [x7, #56]
  43b718:	bl	419740 <BIO_printf@plt>
  43b71c:	ldr	x26, [sp, #384]
  43b720:	b	439d14 <ASN1_generate_nconf@plt+0x1b3a4>
  43b724:	bl	41d330 <i2d_X509_bio@plt>
  43b728:	b	43aa60 <ASN1_generate_nconf@plt+0x1c0f0>
  43b72c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b730:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b734:	add	x1, x1, #0xbb0
  43b738:	str	x7, [sp, #160]
  43b73c:	ldr	x0, [x7, #56]
  43b740:	bl	419740 <BIO_printf@plt>
  43b744:	ldr	x7, [sp, #160]
  43b748:	b	43b6ec <ASN1_generate_nconf@plt+0x1cd7c>
  43b74c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b750:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43b754:	add	x1, x1, #0x460
  43b758:	str	x7, [sp, #160]
  43b75c:	ldr	x0, [x7, #56]
  43b760:	bl	419740 <BIO_printf@plt>
  43b764:	ldr	x7, [sp, #160]
  43b768:	b	439ea8 <ASN1_generate_nconf@plt+0x1b538>
  43b76c:	adrp	x7, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b770:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43b774:	ldr	x2, [sp, #208]
  43b778:	add	x1, x1, #0x460
  43b77c:	ldr	x0, [x7, #56]
  43b780:	str	x7, [sp, #160]
  43b784:	bl	419740 <BIO_printf@plt>
  43b788:	ldr	x7, [sp, #160]
  43b78c:	b	439ea8 <ASN1_generate_nconf@plt+0x1b538>
  43b790:	ldr	x0, [x7, #56]
  43b794:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43b798:	ldr	x2, [sp, #200]
  43b79c:	add	x1, x1, #0x460
  43b7a0:	str	x7, [sp, #160]
  43b7a4:	bl	419740 <BIO_printf@plt>
  43b7a8:	ldr	x7, [sp, #160]
  43b7ac:	b	43a86c <ASN1_generate_nconf@plt+0x1befc>
  43b7b0:	stp	x29, x30, [sp, #-48]!
  43b7b4:	mov	x29, sp
  43b7b8:	stp	x19, x20, [sp, #16]
  43b7bc:	mov	x19, x1
  43b7c0:	mov	x20, x2
  43b7c4:	stp	x21, x22, [sp, #32]
  43b7c8:	mov	x21, x3
  43b7cc:	mov	x22, x0
  43b7d0:	bl	41bea0 <EVP_MD_CTX_new@plt>
  43b7d4:	mov	x2, x20
  43b7d8:	mov	x1, x19
  43b7dc:	mov	x3, x21
  43b7e0:	mov	x20, x0
  43b7e4:	bl	438ec8 <ASN1_generate_nconf@plt+0x1a558>
  43b7e8:	mov	w19, w0
  43b7ec:	cmp	w0, #0x0
  43b7f0:	b.le	43b804 <ASN1_generate_nconf@plt+0x1ce94>
  43b7f4:	mov	x0, x22
  43b7f8:	mov	x1, x20
  43b7fc:	bl	41c7a0 <X509_CRL_sign_ctx@plt>
  43b800:	mov	w19, w0
  43b804:	mov	x0, x20
  43b808:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  43b80c:	cmp	w19, #0x0
  43b810:	cset	w0, gt
  43b814:	ldp	x19, x20, [sp, #16]
  43b818:	ldp	x21, x22, [sp, #32]
  43b81c:	ldp	x29, x30, [sp], #48
  43b820:	ret
  43b824:	nop
  43b828:	stp	x29, x30, [sp, #-176]!
  43b82c:	mov	w3, #0x8005                	// #32773
  43b830:	mov	w4, #0x2                   	// #2
  43b834:	mov	x29, sp
  43b838:	stp	x21, x22, [sp, #32]
  43b83c:	adrp	x21, 471000 <ASN1_generate_nconf@plt+0x52690>
  43b840:	add	x21, x21, #0x6c8
  43b844:	mov	x2, x21
  43b848:	stp	x19, x20, [sp, #16]
  43b84c:	adrp	x19, 471000 <ASN1_generate_nconf@plt+0x52690>
  43b850:	add	x19, x19, #0x698
  43b854:	stp	x23, x24, [sp, #48]
  43b858:	mov	w20, #0x0                   	// #0
  43b85c:	stp	x25, x26, [sp, #64]
  43b860:	mov	x24, #0x0                   	// #0
  43b864:	mov	w26, #0x0                   	// #0
  43b868:	stp	x27, x28, [sp, #80]
  43b86c:	mov	x25, #0x0                   	// #0
  43b870:	mov	w27, #0x0                   	// #0
  43b874:	stp	wzr, w4, [sp, #120]
  43b878:	mov	w28, #0x0                   	// #0
  43b87c:	stp	w3, w3, [sp, #136]
  43b880:	mov	x23, #0x0                   	// #0
  43b884:	stp	xzr, xzr, [sp, #144]
  43b888:	str	xzr, [sp, #160]
  43b88c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  43b890:	mov	x22, x0
  43b894:	str	wzr, [sp, #100]
  43b898:	stp	xzr, xzr, [sp, #104]
  43b89c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43b8a0:	cbz	w0, 43b8cc <ASN1_generate_nconf@plt+0x1cf5c>
  43b8a4:	add	w1, w0, #0x1
  43b8a8:	cmp	w1, #0x15
  43b8ac:	b.hi	43b89c <ASN1_generate_nconf@plt+0x1cf2c>  // b.pmore
  43b8b0:	ldrh	w1, [x19, w1, uxtw #1]
  43b8b4:	adr	x2, 43b8c0 <ASN1_generate_nconf@plt+0x1cf50>
  43b8b8:	add	x1, x2, w1, sxth #2
  43b8bc:	br	x1
  43b8c0:	mov	w20, #0x1                   	// #1
  43b8c4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43b8c8:	cbnz	w0, 43b8a4 <ASN1_generate_nconf@plt+0x1cf34>
  43b8cc:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43b8d0:	mov	w19, w0
  43b8d4:	cbnz	w0, 43ba54 <ASN1_generate_nconf@plt+0x1d0e4>
  43b8d8:	cmp	w20, #0x0
  43b8dc:	csel	w0, w28, wzr, eq  // eq = none
  43b8e0:	cbnz	w0, 43bbac <ASN1_generate_nconf@plt+0x1d23c>
  43b8e4:	ldr	w0, [sp, #100]
  43b8e8:	mov	x1, x25
  43b8ec:	add	x3, sp, #0xa0
  43b8f0:	add	x2, sp, #0x98
  43b8f4:	orr	w0, w0, w27
  43b8f8:	cmp	w0, #0x0
  43b8fc:	mov	x0, x24
  43b900:	cset	w21, eq  // eq = none
  43b904:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  43b908:	cbz	w0, 43bbc4 <ASN1_generate_nconf@plt+0x1d254>
  43b90c:	cmp	w20, #0x0
  43b910:	csel	w0, w26, wzr, ne  // ne = any
  43b914:	cbnz	w0, 43bc18 <ASN1_generate_nconf@plt+0x1d2a8>
  43b918:	ldr	w1, [sp, #136]
  43b91c:	mov	w0, w1
  43b920:	cbz	w20, 43bbf0 <ASN1_generate_nconf@plt+0x1d280>
  43b924:	cmp	w20, #0x2
  43b928:	b.eq	43bca4 <ASN1_generate_nconf@plt+0x1d334>  // b.none
  43b92c:	ldr	x0, [sp, #104]
  43b930:	mov	x4, x23
  43b934:	ldr	x3, [sp, #152]
  43b938:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  43b93c:	mov	w2, #0x1                   	// #1
  43b940:	add	x5, x5, #0x7f8
  43b944:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  43b948:	mov	x24, x0
  43b94c:	cbz	x24, 43bc80 <ASN1_generate_nconf@plt+0x1d310>
  43b950:	mov	x0, x24
  43b954:	bl	41e100 <EVP_PKEY_get1_RSA@plt>
  43b958:	mov	x22, x0
  43b95c:	mov	x0, x24
  43b960:	bl	41d9c0 <EVP_PKEY_free@plt>
  43b964:	cbz	x22, 43bc88 <ASN1_generate_nconf@plt+0x1d318>
  43b968:	ldr	w1, [sp, #140]
  43b96c:	mov	w2, w21
  43b970:	ldr	x0, [sp, #112]
  43b974:	bl	45b2f0 <ASN1_generate_nconf@plt+0x3c980>
  43b978:	mov	x21, x0
  43b97c:	cbz	x0, 43bd5c <ASN1_generate_nconf@plt+0x1d3ec>
  43b980:	cbnz	w28, 43bcc4 <ASN1_generate_nconf@plt+0x1d354>
  43b984:	ldr	w0, [sp, #120]
  43b988:	cbnz	w0, 43bc3c <ASN1_generate_nconf@plt+0x1d2cc>
  43b98c:	cbnz	w26, 43bcf0 <ASN1_generate_nconf@plt+0x1d380>
  43b990:	ldr	w0, [sp, #100]
  43b994:	cbnz	w0, 43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43b998:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43b99c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43b9a0:	add	x1, x1, #0x558
  43b9a4:	ldr	x0, [x24, #56]
  43b9a8:	bl	419740 <BIO_printf@plt>
  43b9ac:	ldr	w0, [sp, #140]
  43b9b0:	cmp	w0, #0x4
  43b9b4:	b.eq	43bd64 <ASN1_generate_nconf@plt+0x1d3f4>  // b.none
  43b9b8:	mov	w1, #0x8005                	// #32773
  43b9bc:	cmp	w0, w1
  43b9c0:	b.eq	43bda4 <ASN1_generate_nconf@plt+0x1d434>  // b.none
  43b9c4:	sub	w0, w0, #0xb
  43b9c8:	cmp	w0, #0x1
  43b9cc:	b.hi	43bdc8 <ASN1_generate_nconf@plt+0x1d458>  // b.pmore
  43b9d0:	bl	41a3f0 <EVP_PKEY_new@plt>
  43b9d4:	mov	w19, #0x1                   	// #1
  43b9d8:	mov	x25, x0
  43b9dc:	cbz	x0, 43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43b9e0:	mov	x1, x22
  43b9e4:	bl	41b400 <EVP_PKEY_set1_RSA@plt>
  43b9e8:	ldr	w0, [sp, #140]
  43b9ec:	cmp	w0, #0xc
  43b9f0:	b.eq	43be4c <ASN1_generate_nconf@plt+0x1d4dc>  // b.none
  43b9f4:	orr	w20, w20, w27
  43b9f8:	mov	x1, x25
  43b9fc:	mov	x0, x21
  43ba00:	cbz	w20, 43be40 <ASN1_generate_nconf@plt+0x1d4d0>
  43ba04:	bl	41a740 <i2b_PublicKey_bio@plt>
  43ba08:	mov	w19, w0
  43ba0c:	mov	x0, x25
  43ba10:	bl	41d9c0 <EVP_PKEY_free@plt>
  43ba14:	cmp	w19, #0x0
  43ba18:	mov	w19, #0x0                   	// #0
  43ba1c:	b.gt	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43ba20:	ldr	x0, [x24, #56]
  43ba24:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43ba28:	add	x1, x1, #0x570
  43ba2c:	mov	w19, #0x1                   	// #1
  43ba30:	bl	419740 <BIO_printf@plt>
  43ba34:	ldr	x0, [x24, #56]
  43ba38:	bl	41e7f0 <ERR_print_errors@plt>
  43ba3c:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43ba40:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ba44:	add	x2, sp, #0x88
  43ba48:	mov	x1, #0x7be                 	// #1982
  43ba4c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43ba50:	cbnz	w0, 43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43ba54:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ba58:	mov	x2, x22
  43ba5c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43ba60:	mov	w19, #0x1                   	// #1
  43ba64:	ldr	x0, [x0, #56]
  43ba68:	add	x1, x1, #0xd68
  43ba6c:	mov	x22, #0x0                   	// #0
  43ba70:	mov	x21, #0x0                   	// #0
  43ba74:	bl	419740 <BIO_printf@plt>
  43ba78:	mov	x0, x23
  43ba7c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  43ba80:	mov	x0, x21
  43ba84:	bl	41ce30 <BIO_free_all@plt>
  43ba88:	mov	x0, x22
  43ba8c:	bl	41dd00 <RSA_free@plt>
  43ba90:	ldr	x0, [sp, #152]
  43ba94:	adrp	x20, 471000 <ASN1_generate_nconf@plt+0x52690>
  43ba98:	add	x20, x20, #0x588
  43ba9c:	mov	w2, #0x138                 	// #312
  43baa0:	mov	x1, x20
  43baa4:	bl	41b1e0 <CRYPTO_free@plt>
  43baa8:	ldr	x0, [sp, #160]
  43baac:	mov	x1, x20
  43bab0:	mov	w2, #0x139                 	// #313
  43bab4:	bl	41b1e0 <CRYPTO_free@plt>
  43bab8:	mov	w0, w19
  43babc:	ldp	x19, x20, [sp, #16]
  43bac0:	ldp	x21, x22, [sp, #32]
  43bac4:	ldp	x23, x24, [sp, #48]
  43bac8:	ldp	x25, x26, [sp, #64]
  43bacc:	ldp	x27, x28, [sp, #80]
  43bad0:	ldp	x29, x30, [sp], #176
  43bad4:	ret
  43bad8:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  43badc:	add	x1, sp, #0x90
  43bae0:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  43bae4:	cbnz	w0, 43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bae8:	b	43ba54 <ASN1_generate_nconf@plt+0x1d0e4>
  43baec:	mov	w26, #0x1                   	// #1
  43baf0:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43baf4:	mov	w0, #0x1                   	// #1
  43baf8:	str	w0, [sp, #120]
  43bafc:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb00:	mov	w28, #0x1                   	// #1
  43bb04:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb08:	mov	w0, #0x1                   	// #1
  43bb0c:	str	w0, [sp, #100]
  43bb10:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb14:	sub	w0, w0, #0xd
  43bb18:	str	w0, [sp, #124]
  43bb1c:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb20:	mov	w27, #0x2                   	// #2
  43bb24:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb28:	mov	w20, #0x2                   	// #2
  43bb2c:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb30:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb34:	mov	x24, x0
  43bb38:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb3c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb40:	mov	x25, x0
  43bb44:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb48:	mov	w27, #0x1                   	// #1
  43bb4c:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb50:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb54:	str	x0, [sp, #112]
  43bb58:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb5c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb60:	str	x0, [sp, #104]
  43bb64:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb68:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb6c:	mov	w1, #0x0                   	// #0
  43bb70:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  43bb74:	mov	x23, x0
  43bb78:	b	43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43bb80:	add	x2, sp, #0x8c
  43bb84:	mov	x1, #0x7be                 	// #1982
  43bb88:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43bb8c:	cbnz	w0, 43b89c <ASN1_generate_nconf@plt+0x1cf2c>
  43bb90:	b	43ba54 <ASN1_generate_nconf@plt+0x1d0e4>
  43bb94:	mov	x0, x21
  43bb98:	mov	w19, #0x0                   	// #0
  43bb9c:	mov	x22, #0x0                   	// #0
  43bba0:	mov	x21, #0x0                   	// #0
  43bba4:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  43bba8:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bbac:	mov	x1, x25
  43bbb0:	mov	x0, x24
  43bbb4:	add	x3, sp, #0xa0
  43bbb8:	add	x2, sp, #0x98
  43bbbc:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  43bbc0:	cbnz	w0, 43bbe8 <ASN1_generate_nconf@plt+0x1d278>
  43bbc4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43bbc8:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43bbcc:	mov	w19, #0x1                   	// #1
  43bbd0:	add	x1, x1, #0x7c8
  43bbd4:	ldr	x0, [x0, #56]
  43bbd8:	mov	x22, #0x0                   	// #0
  43bbdc:	mov	x21, #0x0                   	// #0
  43bbe0:	bl	419740 <BIO_printf@plt>
  43bbe4:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bbe8:	ldr	w0, [sp, #136]
  43bbec:	mov	w21, #0x1                   	// #1
  43bbf0:	mov	w1, w0
  43bbf4:	mov	x4, x23
  43bbf8:	ldr	x0, [sp, #104]
  43bbfc:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  43bc00:	ldr	x3, [sp, #152]
  43bc04:	add	x5, x5, #0x808
  43bc08:	mov	w2, #0x1                   	// #1
  43bc0c:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43bc10:	mov	x24, x0
  43bc14:	b	43b94c <ASN1_generate_nconf@plt+0x1cfdc>
  43bc18:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43bc1c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43bc20:	mov	w19, #0x1                   	// #1
  43bc24:	add	x1, x1, #0x508
  43bc28:	ldr	x0, [x0, #56]
  43bc2c:	mov	x22, #0x0                   	// #0
  43bc30:	mov	x21, #0x0                   	// #0
  43bc34:	bl	419740 <BIO_printf@plt>
  43bc38:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bc3c:	mov	x3, #0x0                   	// #0
  43bc40:	mov	x2, #0x0                   	// #0
  43bc44:	add	x1, sp, #0xa8
  43bc48:	mov	x0, x22
  43bc4c:	bl	41e680 <RSA_get0_key@plt>
  43bc50:	mov	x0, x21
  43bc54:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  43bc58:	add	x1, x1, #0xc00
  43bc5c:	bl	419740 <BIO_printf@plt>
  43bc60:	ldr	x1, [sp, #168]
  43bc64:	mov	x0, x21
  43bc68:	bl	41d260 <BN_print@plt>
  43bc6c:	mov	x0, x21
  43bc70:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43bc74:	add	x1, x1, #0xa60
  43bc78:	bl	419740 <BIO_printf@plt>
  43bc7c:	b	43b98c <ASN1_generate_nconf@plt+0x1d01c>
  43bc80:	mov	x0, #0x0                   	// #0
  43bc84:	bl	41d9c0 <EVP_PKEY_free@plt>
  43bc88:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43bc8c:	mov	w19, #0x1                   	// #1
  43bc90:	mov	x22, #0x0                   	// #0
  43bc94:	mov	x21, #0x0                   	// #0
  43bc98:	ldr	x0, [x0, #56]
  43bc9c:	bl	41e7f0 <ERR_print_errors@plt>
  43bca0:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bca4:	mov	w2, #0x8005                	// #32773
  43bca8:	mov	w1, #0x8009                	// #32777
  43bcac:	cmp	w0, w2
  43bcb0:	b.eq	43b92c <ASN1_generate_nconf@plt+0x1cfbc>  // b.none
  43bcb4:	cmp	w0, #0x4
  43bcb8:	mov	w1, #0xa                   	// #10
  43bcbc:	csinv	w1, w1, wzr, eq  // eq = none
  43bcc0:	b	43b92c <ASN1_generate_nconf@plt+0x1cfbc>
  43bcc4:	mov	x1, x22
  43bcc8:	mov	w2, #0x0                   	// #0
  43bccc:	bl	41e940 <RSA_print@plt>
  43bcd0:	cbnz	w0, 43b984 <ASN1_generate_nconf@plt+0x1d014>
  43bcd4:	ldr	x0, [sp, #112]
  43bcd8:	mov	w19, w28
  43bcdc:	bl	41be90 <perror@plt>
  43bce0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43bce4:	ldr	x0, [x0, #56]
  43bce8:	bl	41e7f0 <ERR_print_errors@plt>
  43bcec:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bcf0:	mov	x0, x22
  43bcf4:	mov	x1, #0x0                   	// #0
  43bcf8:	bl	41c9c0 <RSA_check_key_ex@plt>
  43bcfc:	cmp	w0, #0x1
  43bd00:	b.eq	43bde0 <ASN1_generate_nconf@plt+0x1d470>  // b.none
  43bd04:	cbnz	w0, 43bd88 <ASN1_generate_nconf@plt+0x1d418>
  43bd08:	adrp	x24, 471000 <ASN1_generate_nconf@plt+0x52690>
  43bd0c:	add	x24, x24, #0x540
  43bd10:	b	43bd50 <ASN1_generate_nconf@plt+0x1d3e0>
  43bd14:	lsr	w2, w0, #24
  43bd18:	cmp	w2, #0x4
  43bd1c:	b.ne	43b990 <ASN1_generate_nconf@plt+0x1d020>  // b.any
  43bd20:	ubfx	w2, w0, #12, #12
  43bd24:	cmp	w2, #0xa0
  43bd28:	b.ne	43b990 <ASN1_generate_nconf@plt+0x1d020>  // b.any
  43bd2c:	and	w1, w0, #0xfff
  43bd30:	cmp	w1, #0x41
  43bd34:	b.eq	43b990 <ASN1_generate_nconf@plt+0x1d020>  // b.none
  43bd38:	bl	4196f0 <ERR_reason_error_string@plt>
  43bd3c:	mov	x2, x0
  43bd40:	mov	x1, x24
  43bd44:	mov	x0, x21
  43bd48:	bl	419740 <BIO_printf@plt>
  43bd4c:	bl	419a70 <ERR_get_error@plt>
  43bd50:	bl	41ca60 <ERR_peek_error@plt>
  43bd54:	cbnz	x0, 43bd14 <ASN1_generate_nconf@plt+0x1d3a4>
  43bd58:	b	43b990 <ASN1_generate_nconf@plt+0x1d020>
  43bd5c:	mov	w19, #0x1                   	// #1
  43bd60:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bd64:	orr	w20, w20, w27
  43bd68:	mov	x1, x22
  43bd6c:	mov	x0, x21
  43bd70:	cbz	w20, 43bdf4 <ASN1_generate_nconf@plt+0x1d484>
  43bd74:	cmp	w27, #0x2
  43bd78:	b.eq	43be00 <ASN1_generate_nconf@plt+0x1d490>  // b.none
  43bd7c:	bl	41c210 <i2d_RSA_PUBKEY_bio@plt>
  43bd80:	mov	w19, w0
  43bd84:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43bd88:	cmn	w0, #0x1
  43bd8c:	b.ne	43b990 <ASN1_generate_nconf@plt+0x1d020>  // b.any
  43bd90:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43bd94:	mov	w19, w26
  43bd98:	ldr	x0, [x0, #56]
  43bd9c:	bl	41e7f0 <ERR_print_errors@plt>
  43bda0:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bda4:	orr	w20, w20, w27
  43bda8:	cbz	w20, 43be0c <ASN1_generate_nconf@plt+0x1d49c>
  43bdac:	mov	x1, x22
  43bdb0:	mov	x0, x21
  43bdb4:	cmp	w27, #0x2
  43bdb8:	b.eq	43be34 <ASN1_generate_nconf@plt+0x1d4c4>  // b.none
  43bdbc:	bl	41aee0 <PEM_write_bio_RSA_PUBKEY@plt>
  43bdc0:	mov	w19, w0
  43bdc4:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43bdc8:	ldr	x0, [x24, #56]
  43bdcc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43bdd0:	mov	w19, #0x1                   	// #1
  43bdd4:	add	x1, x1, #0x888
  43bdd8:	bl	419740 <BIO_printf@plt>
  43bddc:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43bde0:	mov	x0, x21
  43bde4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43bde8:	add	x1, x1, #0x530
  43bdec:	bl	419740 <BIO_printf@plt>
  43bdf0:	b	43b990 <ASN1_generate_nconf@plt+0x1d020>
  43bdf4:	bl	41d990 <i2d_RSAPrivateKey_bio@plt>
  43bdf8:	mov	w19, w0
  43bdfc:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43be00:	bl	41c510 <i2d_RSAPublicKey_bio@plt>
  43be04:	mov	w19, w0
  43be08:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43be0c:	ldr	x2, [sp, #144]
  43be10:	mov	x1, x22
  43be14:	ldr	x6, [sp, #160]
  43be18:	mov	x0, x21
  43be1c:	mov	x5, #0x0                   	// #0
  43be20:	mov	w4, #0x0                   	// #0
  43be24:	mov	x3, #0x0                   	// #0
  43be28:	bl	41cfd0 <PEM_write_bio_RSAPrivateKey@plt>
  43be2c:	mov	w19, w0
  43be30:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43be34:	bl	41c0d0 <PEM_write_bio_RSAPublicKey@plt>
  43be38:	mov	w19, w0
  43be3c:	b	43ba14 <ASN1_generate_nconf@plt+0x1d0a4>
  43be40:	bl	41df80 <i2b_PrivateKey_bio@plt>
  43be44:	mov	w19, w0
  43be48:	b	43ba0c <ASN1_generate_nconf@plt+0x1d09c>
  43be4c:	cbnz	w20, 43be70 <ASN1_generate_nconf@plt+0x1d500>
  43be50:	ldr	w2, [sp, #124]
  43be54:	mov	x1, x25
  43be58:	ldr	x4, [sp, #160]
  43be5c:	mov	x0, x21
  43be60:	mov	x3, #0x0                   	// #0
  43be64:	bl	41a300 <i2b_PVK_bio@plt>
  43be68:	mov	w19, w0
  43be6c:	b	43ba0c <ASN1_generate_nconf@plt+0x1d09c>
  43be70:	ldr	x0, [x24, #56]
  43be74:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  43be78:	add	x1, x1, #0x858
  43be7c:	bl	419740 <BIO_printf@plt>
  43be80:	mov	x0, x25
  43be84:	bl	41d9c0 <EVP_PKEY_free@plt>
  43be88:	b	43ba78 <ASN1_generate_nconf@plt+0x1d108>
  43be8c:	nop
  43be90:	stp	x29, x30, [sp, #-160]!
  43be94:	mov	w3, #0x8005                	// #32773
  43be98:	mov	x29, sp
  43be9c:	stp	x21, x22, [sp, #32]
  43bea0:	adrp	x22, 471000 <ASN1_generate_nconf@plt+0x52690>
  43bea4:	add	x22, x22, #0xac0
  43bea8:	mov	x2, x22
  43beac:	stp	x19, x20, [sp, #16]
  43beb0:	adrp	x19, 471000 <ASN1_generate_nconf@plt+0x52690>
  43beb4:	add	x19, x19, #0xa90
  43beb8:	stp	x23, x24, [sp, #48]
  43bebc:	mov	w23, #0x1                   	// #1
  43bec0:	stp	x25, x26, [sp, #64]
  43bec4:	mov	w21, #0x0                   	// #0
  43bec8:	mov	w20, #0x0                   	// #0
  43becc:	stp	x27, x28, [sp, #80]
  43bed0:	mov	w28, w23
  43bed4:	mov	w27, #0x0                   	// #0
  43bed8:	str	w3, [sp, #148]
  43bedc:	mov	w26, #0x2                   	// #2
  43bee0:	str	xzr, [sp, #152]
  43bee4:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  43bee8:	mov	x24, x0
  43beec:	mov	x25, #0x0                   	// #0
  43bef0:	stp	xzr, xzr, [sp, #104]
  43bef4:	stp	xzr, xzr, [sp, #120]
  43bef8:	str	wzr, [sp, #140]
  43befc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43bf00:	mov	w1, w0
  43bf04:	cbz	w0, 43bf44 <ASN1_generate_nconf@plt+0x1d5d4>
  43bf08:	cmp	w1, #0x15
  43bf0c:	b.gt	43c110 <ASN1_generate_nconf@plt+0x1d7a0>
  43bf10:	cmn	w1, #0x1
  43bf14:	b.lt	43befc <ASN1_generate_nconf@plt+0x1d58c>  // b.tstop
  43bf18:	add	w1, w1, #0x1
  43bf1c:	cmp	w1, #0x16
  43bf20:	b.hi	43befc <ASN1_generate_nconf@plt+0x1d58c>  // b.pmore
  43bf24:	ldrh	w0, [x19, w1, uxtw #1]
  43bf28:	adr	x1, 43bf34 <ASN1_generate_nconf@plt+0x1d5c4>
  43bf2c:	add	x0, x1, w0, sxth #2
  43bf30:	br	x0
  43bf34:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43bf38:	mov	w20, #0x1                   	// #1
  43bf3c:	mov	w1, w0
  43bf40:	cbnz	w0, 43bf08 <ASN1_generate_nconf@plt+0x1d598>
  43bf44:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43bf48:	mov	w19, w0
  43bf4c:	cbnz	w0, 43c140 <ASN1_generate_nconf@plt+0x1d7d0>
  43bf50:	cmp	w28, #0x1
  43bf54:	csel	w27, w27, wzr, ne  // ne = any
  43bf58:	cbnz	w27, 43c30c <ASN1_generate_nconf@plt+0x1d99c>
  43bf5c:	ldr	x0, [sp, #104]
  43bf60:	add	x2, sp, #0x98
  43bf64:	mov	x3, #0x0                   	// #0
  43bf68:	mov	x1, #0x0                   	// #0
  43bf6c:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  43bf70:	cbz	w0, 43c34c <ASN1_generate_nconf@plt+0x1d9dc>
  43bf74:	ldr	w1, [sp, #148]
  43bf78:	cmp	w28, #0x2
  43bf7c:	b.eq	43c2e8 <ASN1_generate_nconf@plt+0x1d978>  // b.none
  43bf80:	cmp	w28, #0x3
  43bf84:	b.ne	43c2c4 <ASN1_generate_nconf@plt+0x1d954>  // b.any
  43bf88:	ldr	x0, [sp, #112]
  43bf8c:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43bf90:	add	x2, x2, #0x1d8
  43bf94:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  43bf98:	mov	x24, x0
  43bf9c:	cbz	x0, 43c344 <ASN1_generate_nconf@plt+0x1d9d4>
  43bfa0:	bl	41a4c0 <X509_get_pubkey@plt>
  43bfa4:	mov	x22, x0
  43bfa8:	mov	x0, x24
  43bfac:	bl	41e260 <X509_free@plt>
  43bfb0:	cbz	x22, 43c344 <ASN1_generate_nconf@plt+0x1d9d4>
  43bfb4:	mov	x0, x22
  43bfb8:	bl	41e100 <EVP_PKEY_get1_RSA@plt>
  43bfbc:	mov	x28, x0
  43bfc0:	mov	x0, x22
  43bfc4:	bl	41d9c0 <EVP_PKEY_free@plt>
  43bfc8:	cbz	x28, 43c374 <ASN1_generate_nconf@plt+0x1da04>
  43bfcc:	ldr	x0, [sp, #120]
  43bfd0:	mov	w2, #0x2                   	// #2
  43bfd4:	mov	w1, #0x72                  	// #114
  43bfd8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  43bfdc:	mov	x5, x0
  43bfe0:	cbz	x0, 43c360 <ASN1_generate_nconf@plt+0x1d9f0>
  43bfe4:	ldr	x0, [sp, #128]
  43bfe8:	mov	w2, #0x2                   	// #2
  43bfec:	mov	w1, #0x77                  	// #119
  43bff0:	str	x5, [sp, #104]
  43bff4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  43bff8:	mov	x27, x0
  43bffc:	ldr	x5, [sp, #104]
  43c000:	cbz	x0, 43c3b0 <ASN1_generate_nconf@plt+0x1da40>
  43c004:	mov	x0, x28
  43c008:	str	x5, [sp, #112]
  43c00c:	bl	41b310 <RSA_size@plt>
  43c010:	lsl	w2, w0, #1
  43c014:	mov	w24, w0
  43c018:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c01c:	mov	w0, w2
  43c020:	add	x1, x1, #0x8d8
  43c024:	str	w2, [sp, #104]
  43c028:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43c02c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c030:	mov	x22, x0
  43c034:	add	x1, x1, #0x8e8
  43c038:	mov	w0, w24
  43c03c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43c040:	mov	x24, x0
  43c044:	ldr	w2, [sp, #104]
  43c048:	mov	x1, x22
  43c04c:	ldr	x5, [sp, #112]
  43c050:	str	x5, [sp, #104]
  43c054:	mov	x0, x5
  43c058:	bl	41cf00 <BIO_read@plt>
  43c05c:	ldr	x5, [sp, #104]
  43c060:	tbnz	w0, #31, 43c400 <ASN1_generate_nconf@plt+0x1da90>
  43c064:	ldr	w1, [sp, #140]
  43c068:	cbz	w1, 43c0a8 <ASN1_generate_nconf@plt+0x1d738>
  43c06c:	cmp	wzr, w0, asr #1
  43c070:	asr	w3, w0, #1
  43c074:	b.eq	43c0a8 <ASN1_generate_nconf@plt+0x1d738>  // b.none
  43c078:	sub	w1, w0, #0x1
  43c07c:	sub	w4, w3, #0x1
  43c080:	add	x3, x22, #0x1
  43c084:	mov	x2, x22
  43c088:	add	x3, x3, x4
  43c08c:	add	x1, x22, w1, sxtw
  43c090:	ldrb	w6, [x1]
  43c094:	ldrb	w4, [x2]
  43c098:	strb	w6, [x2], #1
  43c09c:	strb	w4, [x1], #-1
  43c0a0:	cmp	x2, x3
  43c0a4:	b.ne	43c090 <ASN1_generate_nconf@plt+0x1d720>  // b.any
  43c0a8:	cmp	w26, #0x3
  43c0ac:	b.eq	43c444 <ASN1_generate_nconf@plt+0x1dad4>  // b.none
  43c0b0:	cmp	w26, #0x4
  43c0b4:	b.eq	43c420 <ASN1_generate_nconf@plt+0x1dab0>  // b.none
  43c0b8:	cmp	w26, #0x2
  43c0bc:	b.eq	43c468 <ASN1_generate_nconf@plt+0x1daf8>  // b.none
  43c0c0:	mov	x2, x24
  43c0c4:	mov	w4, w23
  43c0c8:	mov	x3, x28
  43c0cc:	mov	x1, x22
  43c0d0:	str	x5, [sp, #104]
  43c0d4:	bl	41a080 <RSA_private_encrypt@plt>
  43c0d8:	ldr	x5, [sp, #104]
  43c0dc:	sxtw	x2, w0
  43c0e0:	str	x5, [sp, #104]
  43c0e4:	tbnz	w2, #31, 43c48c <ASN1_generate_nconf@plt+0x1db1c>
  43c0e8:	cbnz	w21, 43c3cc <ASN1_generate_nconf@plt+0x1da5c>
  43c0ec:	mov	x1, x24
  43c0f0:	mov	x0, x27
  43c0f4:	mov	w19, #0x0                   	// #0
  43c0f8:	cbz	w20, 43c3c0 <ASN1_generate_nconf@plt+0x1da50>
  43c0fc:	bl	41a020 <BIO_dump@plt>
  43c100:	ldr	x5, [sp, #104]
  43c104:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c108:	mov	w21, #0x1                   	// #1
  43c10c:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c110:	sub	w1, w1, #0x5dd
  43c114:	cmp	w1, #0x1
  43c118:	b.hi	43befc <ASN1_generate_nconf@plt+0x1d58c>  // b.pmore
  43c11c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  43c120:	cbnz	w0, 43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c124:	mov	w19, #0x1                   	// #1
  43c128:	b	43c2ac <ASN1_generate_nconf@plt+0x1d93c>
  43c12c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c130:	add	x2, sp, #0x94
  43c134:	mov	x1, #0x12                  	// #18
  43c138:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43c13c:	cbnz	w0, 43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c140:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c144:	mov	x2, x24
  43c148:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43c14c:	add	x1, x1, #0xd68
  43c150:	ldr	x0, [x0, #56]
  43c154:	mov	w19, #0x1                   	// #1
  43c158:	mov	x24, #0x0                   	// #0
  43c15c:	mov	x22, #0x0                   	// #0
  43c160:	mov	x28, #0x0                   	// #0
  43c164:	mov	x27, #0x0                   	// #0
  43c168:	bl	419740 <BIO_printf@plt>
  43c16c:	mov	x5, #0x0                   	// #0
  43c170:	mov	x0, x28
  43c174:	str	x5, [sp, #104]
  43c178:	bl	41dd00 <RSA_free@plt>
  43c17c:	adrp	x20, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c180:	mov	x0, x25
  43c184:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  43c188:	ldr	x5, [sp, #104]
  43c18c:	add	x20, x20, #0x910
  43c190:	mov	x0, x5
  43c194:	bl	41df00 <BIO_free@plt>
  43c198:	mov	x0, x27
  43c19c:	bl	41ce30 <BIO_free_all@plt>
  43c1a0:	mov	x0, x22
  43c1a4:	mov	x1, x20
  43c1a8:	mov	w2, #0x115                 	// #277
  43c1ac:	bl	41b1e0 <CRYPTO_free@plt>
  43c1b0:	mov	x0, x24
  43c1b4:	mov	x1, x20
  43c1b8:	mov	w2, #0x116                 	// #278
  43c1bc:	bl	41b1e0 <CRYPTO_free@plt>
  43c1c0:	ldr	x0, [sp, #152]
  43c1c4:	mov	x1, x20
  43c1c8:	mov	w2, #0x117                 	// #279
  43c1cc:	bl	41b1e0 <CRYPTO_free@plt>
  43c1d0:	mov	w0, w19
  43c1d4:	ldp	x19, x20, [sp, #16]
  43c1d8:	ldp	x21, x22, [sp, #32]
  43c1dc:	ldp	x23, x24, [sp, #48]
  43c1e0:	ldp	x25, x26, [sp, #64]
  43c1e4:	ldp	x27, x28, [sp, #80]
  43c1e8:	ldp	x29, x30, [sp], #160
  43c1ec:	ret
  43c1f0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c1f4:	str	x0, [sp, #104]
  43c1f8:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c1fc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c200:	str	x0, [sp, #112]
  43c204:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c208:	mov	w28, #0x3                   	// #3
  43c20c:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c210:	mov	w28, #0x2                   	// #2
  43c214:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c218:	mov	w27, #0x1                   	// #1
  43c21c:	mov	w26, #0x4                   	// #4
  43c220:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c224:	mov	w26, #0x3                   	// #3
  43c228:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c22c:	mov	w0, #0x1                   	// #1
  43c230:	str	w0, [sp, #140]
  43c234:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c238:	mov	w26, #0x2                   	// #2
  43c23c:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c240:	mov	w27, #0x1                   	// #1
  43c244:	mov	w26, w27
  43c248:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c24c:	mov	w23, #0x5                   	// #5
  43c250:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c254:	mov	w23, #0x1                   	// #1
  43c258:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c25c:	mov	w23, #0x2                   	// #2
  43c260:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c264:	mov	w23, #0x4                   	// #4
  43c268:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c26c:	mov	w23, #0x3                   	// #3
  43c270:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c274:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c278:	str	x0, [sp, #128]
  43c27c:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c280:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c284:	str	x0, [sp, #120]
  43c288:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c28c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43c290:	mov	w1, #0x0                   	// #0
  43c294:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  43c298:	mov	x25, x0
  43c29c:	b	43befc <ASN1_generate_nconf@plt+0x1d58c>
  43c2a0:	mov	x0, x22
  43c2a4:	mov	w19, #0x0                   	// #0
  43c2a8:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  43c2ac:	mov	x24, #0x0                   	// #0
  43c2b0:	mov	x22, #0x0                   	// #0
  43c2b4:	mov	x28, #0x0                   	// #0
  43c2b8:	mov	x27, #0x0                   	// #0
  43c2bc:	mov	x5, #0x0                   	// #0
  43c2c0:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c2c4:	ldr	x0, [sp, #112]
  43c2c8:	mov	x4, x25
  43c2cc:	ldr	x3, [sp, #152]
  43c2d0:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  43c2d4:	mov	w2, #0x0                   	// #0
  43c2d8:	add	x5, x5, #0x808
  43c2dc:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43c2e0:	mov	x22, x0
  43c2e4:	b	43bfb0 <ASN1_generate_nconf@plt+0x1d640>
  43c2e8:	ldr	x0, [sp, #112]
  43c2ec:	mov	x4, x25
  43c2f0:	adrp	x5, 467000 <ASN1_generate_nconf@plt+0x48690>
  43c2f4:	mov	x3, #0x0                   	// #0
  43c2f8:	add	x5, x5, #0x7f8
  43c2fc:	mov	w2, #0x0                   	// #0
  43c300:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  43c304:	mov	x22, x0
  43c308:	b	43bfb0 <ASN1_generate_nconf@plt+0x1d640>
  43c30c:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43c310:	add	x1, x1, #0x198
  43c314:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c318:	mov	w19, #0x1                   	// #1
  43c31c:	ldr	x0, [x0, #56]
  43c320:	mov	x5, #0x0                   	// #0
  43c324:	str	x5, [sp, #104]
  43c328:	mov	x24, #0x0                   	// #0
  43c32c:	mov	x22, #0x0                   	// #0
  43c330:	mov	x28, #0x0                   	// #0
  43c334:	bl	419740 <BIO_printf@plt>
  43c338:	mov	x27, #0x0                   	// #0
  43c33c:	ldr	x5, [sp, #104]
  43c340:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c344:	mov	w19, #0x1                   	// #1
  43c348:	b	43c1d0 <ASN1_generate_nconf@plt+0x1d860>
  43c34c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43c350:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c354:	add	x1, x1, #0x40
  43c358:	mov	w19, #0x1                   	// #1
  43c35c:	b	43c31c <ASN1_generate_nconf@plt+0x1d9ac>
  43c360:	mov	x24, #0x0                   	// #0
  43c364:	mov	x22, #0x0                   	// #0
  43c368:	mov	x27, #0x0                   	// #0
  43c36c:	mov	w19, #0x1                   	// #1
  43c370:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c374:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c378:	mov	x5, #0x0                   	// #0
  43c37c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c380:	add	x1, x1, #0x8c0
  43c384:	ldr	x0, [x20, #56]
  43c388:	str	x5, [sp, #104]
  43c38c:	mov	x24, #0x0                   	// #0
  43c390:	mov	x22, #0x0                   	// #0
  43c394:	mov	x27, #0x0                   	// #0
  43c398:	mov	w19, #0x1                   	// #1
  43c39c:	bl	419740 <BIO_printf@plt>
  43c3a0:	ldr	x0, [x20, #56]
  43c3a4:	bl	41e7f0 <ERR_print_errors@plt>
  43c3a8:	ldr	x5, [sp, #104]
  43c3ac:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c3b0:	mov	x24, #0x0                   	// #0
  43c3b4:	mov	x22, #0x0                   	// #0
  43c3b8:	mov	w19, #0x1                   	// #1
  43c3bc:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c3c0:	bl	41cb90 <BIO_write@plt>
  43c3c4:	ldr	x5, [sp, #104]
  43c3c8:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c3cc:	mov	x1, x24
  43c3d0:	mov	x0, x27
  43c3d4:	mov	w4, #0xffffffff            	// #-1
  43c3d8:	mov	w3, #0x1                   	// #1
  43c3dc:	bl	41b5d0 <ASN1_parse_dump@plt>
  43c3e0:	ldr	x5, [sp, #104]
  43c3e4:	cbnz	w0, 43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c3e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c3ec:	mov	w19, #0x0                   	// #0
  43c3f0:	ldr	x0, [x0, #56]
  43c3f4:	bl	41e7f0 <ERR_print_errors@plt>
  43c3f8:	ldr	x5, [sp, #104]
  43c3fc:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c400:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c404:	adrp	x1, 46f000 <ASN1_generate_nconf@plt+0x50690>
  43c408:	add	x1, x1, #0x338
  43c40c:	mov	w19, #0x1                   	// #1
  43c410:	ldr	x0, [x0, #56]
  43c414:	bl	419740 <BIO_printf@plt>
  43c418:	ldr	x5, [sp, #104]
  43c41c:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c420:	mov	x2, x24
  43c424:	mov	w4, w23
  43c428:	mov	x3, x28
  43c42c:	mov	x1, x22
  43c430:	str	x5, [sp, #104]
  43c434:	bl	41ba10 <RSA_private_decrypt@plt>
  43c438:	sxtw	x2, w0
  43c43c:	ldr	x5, [sp, #104]
  43c440:	b	43c0e0 <ASN1_generate_nconf@plt+0x1d770>
  43c444:	mov	x2, x24
  43c448:	mov	w4, w23
  43c44c:	mov	x3, x28
  43c450:	mov	x1, x22
  43c454:	str	x5, [sp, #104]
  43c458:	bl	41d960 <RSA_public_encrypt@plt>
  43c45c:	sxtw	x2, w0
  43c460:	ldr	x5, [sp, #104]
  43c464:	b	43c0e0 <ASN1_generate_nconf@plt+0x1d770>
  43c468:	mov	x2, x24
  43c46c:	mov	w4, w23
  43c470:	mov	x3, x28
  43c474:	mov	x1, x22
  43c478:	str	x5, [sp, #104]
  43c47c:	bl	41c000 <RSA_public_decrypt@plt>
  43c480:	sxtw	x2, w0
  43c484:	ldr	x5, [sp, #104]
  43c488:	b	43c0e0 <ASN1_generate_nconf@plt+0x1d770>
  43c48c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c490:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c494:	add	x1, x1, #0x8f8
  43c498:	mov	w19, #0x1                   	// #1
  43c49c:	ldr	x0, [x20, #56]
  43c4a0:	bl	419740 <BIO_printf@plt>
  43c4a4:	ldr	x0, [x20, #56]
  43c4a8:	bl	41e7f0 <ERR_print_errors@plt>
  43c4ac:	ldr	x5, [sp, #104]
  43c4b0:	b	43c170 <ASN1_generate_nconf@plt+0x1d800>
  43c4b4:	nop
  43c4b8:	stp	x29, x30, [sp, #-64]!
  43c4bc:	mov	x2, #0x0                   	// #0
  43c4c0:	add	x3, sp, #0x38
  43c4c4:	mov	x29, sp
  43c4c8:	stp	x19, x20, [sp, #16]
  43c4cc:	mov	x19, x1
  43c4d0:	mov	w1, #0x46                  	// #70
  43c4d4:	str	x21, [sp, #32]
  43c4d8:	bl	41dad0 <SSL_ctrl@plt>
  43c4dc:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c4e0:	mov	x21, x0
  43c4e4:	add	x1, x1, #0xd00
  43c4e8:	mov	x0, x19
  43c4ec:	bl	41a980 <BIO_puts@plt>
  43c4f0:	ldr	x0, [sp, #56]
  43c4f4:	cbz	x0, 43c55c <ASN1_generate_nconf@plt+0x1dbec>
  43c4f8:	add	x1, sp, #0x38
  43c4fc:	sxtw	x2, w21
  43c500:	mov	x0, #0x0                   	// #0
  43c504:	bl	41bd40 <d2i_OCSP_RESPONSE@plt>
  43c508:	mov	x20, x0
  43c50c:	cbz	x0, 43c580 <ASN1_generate_nconf@plt+0x1dc10>
  43c510:	mov	x0, x19
  43c514:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c518:	add	x1, x1, #0xd40
  43c51c:	bl	41a980 <BIO_puts@plt>
  43c520:	mov	x2, #0x0                   	// #0
  43c524:	mov	x1, x20
  43c528:	mov	x0, x19
  43c52c:	bl	41b460 <OCSP_RESPONSE_print@plt>
  43c530:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c534:	add	x1, x1, #0xd70
  43c538:	mov	x0, x19
  43c53c:	bl	41a980 <BIO_puts@plt>
  43c540:	mov	x0, x20
  43c544:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  43c548:	mov	w0, #0x1                   	// #1
  43c54c:	ldp	x19, x20, [sp, #16]
  43c550:	ldr	x21, [sp, #32]
  43c554:	ldp	x29, x30, [sp], #64
  43c558:	ret
  43c55c:	mov	x0, x19
  43c560:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c564:	add	x1, x1, #0xd10
  43c568:	bl	41a980 <BIO_puts@plt>
  43c56c:	mov	w0, #0x1                   	// #1
  43c570:	ldp	x19, x20, [sp, #16]
  43c574:	ldr	x21, [sp, #32]
  43c578:	ldp	x29, x30, [sp], #64
  43c57c:	ret
  43c580:	mov	x0, x19
  43c584:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c588:	add	x1, x1, #0xd28
  43c58c:	bl	41a980 <BIO_puts@plt>
  43c590:	ldr	x1, [sp, #56]
  43c594:	mov	w2, w21
  43c598:	mov	x0, x19
  43c59c:	mov	w3, #0x4                   	// #4
  43c5a0:	bl	4199d0 <BIO_dump_indent@plt>
  43c5a4:	mov	w0, #0x0                   	// #0
  43c5a8:	ldp	x19, x20, [sp, #16]
  43c5ac:	ldr	x21, [sp, #32]
  43c5b0:	ldp	x29, x30, [sp], #64
  43c5b4:	ret
  43c5b8:	stp	x29, x30, [sp, #-64]!
  43c5bc:	mov	x29, sp
  43c5c0:	stp	x19, x20, [sp, #16]
  43c5c4:	mov	x20, x0
  43c5c8:	stp	x21, x22, [sp, #32]
  43c5cc:	mov	x22, x1
  43c5d0:	bl	41de60 <SSL_get_srp_N@plt>
  43c5d4:	cbz	x0, 43c6e8 <ASN1_generate_nconf@plt+0x1dd78>
  43c5d8:	mov	x19, x0
  43c5dc:	mov	x0, x20
  43c5e0:	bl	41d670 <SSL_get_srp_g@plt>
  43c5e4:	mov	x20, x0
  43c5e8:	cbz	x0, 43c6e8 <ASN1_generate_nconf@plt+0x1dd78>
  43c5ec:	ldr	x0, [x22, #16]
  43c5f0:	cbnz	x0, 43c628 <ASN1_generate_nconf@plt+0x1dcb8>
  43c5f4:	ldr	w0, [x22, #24]
  43c5f8:	cmp	w0, #0x1
  43c5fc:	b.eq	43c628 <ASN1_generate_nconf@plt+0x1dcb8>  // b.none
  43c600:	mov	x1, x19
  43c604:	mov	x0, x20
  43c608:	mov	w21, #0x1                   	// #1
  43c60c:	bl	41b540 <SRP_check_known_gN_param@plt>
  43c610:	cbz	x0, 43c698 <ASN1_generate_nconf@plt+0x1dd28>
  43c614:	mov	w0, w21
  43c618:	ldp	x19, x20, [sp, #16]
  43c61c:	ldp	x21, x22, [sp, #32]
  43c620:	ldp	x29, x30, [sp], #64
  43c624:	ret
  43c628:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c62c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c630:	add	x1, x1, #0xd98
  43c634:	ldr	x0, [x21, #56]
  43c638:	bl	419740 <BIO_printf@plt>
  43c63c:	ldr	x0, [x21, #56]
  43c640:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c644:	add	x1, x1, #0xdb0
  43c648:	bl	419740 <BIO_printf@plt>
  43c64c:	ldr	x0, [x21, #56]
  43c650:	mov	x1, x19
  43c654:	bl	41d260 <BN_print@plt>
  43c658:	ldr	x0, [x21, #56]
  43c65c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c660:	add	x1, x1, #0xdb8
  43c664:	bl	419740 <BIO_printf@plt>
  43c668:	ldr	x0, [x21, #56]
  43c66c:	mov	x1, x20
  43c670:	bl	41d260 <BN_print@plt>
  43c674:	ldr	x0, [x21, #56]
  43c678:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43c67c:	add	x1, x1, #0xa60
  43c680:	mov	w21, #0x1                   	// #1
  43c684:	bl	419740 <BIO_printf@plt>
  43c688:	mov	x1, x19
  43c68c:	mov	x0, x20
  43c690:	bl	41b540 <SRP_check_known_gN_param@plt>
  43c694:	cbnz	x0, 43c614 <ASN1_generate_nconf@plt+0x1dca4>
  43c698:	ldr	w0, [x22, #24]
  43c69c:	cmp	w0, w21
  43c6a0:	b.ne	43c6bc <ASN1_generate_nconf@plt+0x1dd4c>  // b.any
  43c6a4:	ldr	w0, [x22, #20]
  43c6a8:	cbnz	w0, 43c7fc <ASN1_generate_nconf@plt+0x1de8c>
  43c6ac:	mov	x0, x20
  43c6b0:	bl	41acb0 <BN_num_bits@plt>
  43c6b4:	cmp	w0, #0x80
  43c6b8:	b.le	43c700 <ASN1_generate_nconf@plt+0x1dd90>
  43c6bc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c6c0:	mov	w21, #0x0                   	// #0
  43c6c4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c6c8:	add	x1, x1, #0xe00
  43c6cc:	ldr	x0, [x0, #56]
  43c6d0:	bl	419740 <BIO_printf@plt>
  43c6d4:	mov	w0, w21
  43c6d8:	ldp	x19, x20, [sp, #16]
  43c6dc:	ldp	x21, x22, [sp, #32]
  43c6e0:	ldp	x29, x30, [sp], #64
  43c6e4:	ret
  43c6e8:	mov	w21, #0x0                   	// #0
  43c6ec:	mov	w0, w21
  43c6f0:	ldp	x19, x20, [sp, #16]
  43c6f4:	ldp	x21, x22, [sp, #32]
  43c6f8:	ldp	x29, x30, [sp], #64
  43c6fc:	ret
  43c700:	stp	x23, x24, [sp, #48]
  43c704:	bl	41c5a0 <BN_CTX_new@plt>
  43c708:	mov	x22, x0
  43c70c:	bl	41c240 <BN_new@plt>
  43c710:	mov	x24, x0
  43c714:	bl	41c240 <BN_new@plt>
  43c718:	mov	x23, x0
  43c71c:	cbz	x22, 43c814 <ASN1_generate_nconf@plt+0x1dea4>
  43c720:	mov	x0, x19
  43c724:	bl	419bd0 <BN_is_odd@plt>
  43c728:	cbnz	w0, 43c74c <ASN1_generate_nconf@plt+0x1dddc>
  43c72c:	mov	x0, x23
  43c730:	bl	41e870 <BN_free@plt>
  43c734:	mov	x0, x24
  43c738:	bl	41e870 <BN_free@plt>
  43c73c:	mov	x0, x22
  43c740:	bl	419cc0 <BN_CTX_free@plt>
  43c744:	ldp	x23, x24, [sp, #48]
  43c748:	b	43c6bc <ASN1_generate_nconf@plt+0x1dd4c>
  43c74c:	mov	x2, x22
  43c750:	mov	x0, x19
  43c754:	mov	x3, #0x0                   	// #0
  43c758:	mov	w1, #0x40                  	// #64
  43c75c:	bl	41ba90 <BN_is_prime_ex@plt>
  43c760:	cmp	w0, #0x1
  43c764:	b.ne	43c72c <ASN1_generate_nconf@plt+0x1ddbc>  // b.any
  43c768:	cbz	x24, 43c830 <ASN1_generate_nconf@plt+0x1dec0>
  43c76c:	mov	x1, x19
  43c770:	mov	x0, x24
  43c774:	bl	41dde0 <BN_rshift1@plt>
  43c778:	cbz	w0, 43c72c <ASN1_generate_nconf@plt+0x1ddbc>
  43c77c:	mov	x2, x22
  43c780:	mov	x0, x24
  43c784:	mov	x3, #0x0                   	// #0
  43c788:	mov	w1, #0x40                  	// #64
  43c78c:	bl	41ba90 <BN_is_prime_ex@plt>
  43c790:	mov	w21, w0
  43c794:	cmp	w0, #0x1
  43c798:	b.ne	43c72c <ASN1_generate_nconf@plt+0x1ddbc>  // b.any
  43c79c:	cbz	x23, 43c850 <ASN1_generate_nconf@plt+0x1dee0>
  43c7a0:	mov	x1, x20
  43c7a4:	mov	x4, x22
  43c7a8:	mov	x3, x19
  43c7ac:	mov	x2, x24
  43c7b0:	mov	x0, x23
  43c7b4:	bl	41dd50 <BN_mod_exp@plt>
  43c7b8:	cbz	w0, 43c72c <ASN1_generate_nconf@plt+0x1ddbc>
  43c7bc:	mov	x0, x23
  43c7c0:	mov	x1, #0x1                   	// #1
  43c7c4:	bl	41b260 <BN_add_word@plt>
  43c7c8:	cbz	w0, 43c72c <ASN1_generate_nconf@plt+0x1ddbc>
  43c7cc:	mov	x1, x19
  43c7d0:	mov	x0, x23
  43c7d4:	bl	41b180 <BN_cmp@plt>
  43c7d8:	cbnz	w0, 43c72c <ASN1_generate_nconf@plt+0x1ddbc>
  43c7dc:	mov	x0, x23
  43c7e0:	bl	41e870 <BN_free@plt>
  43c7e4:	mov	x0, x24
  43c7e8:	bl	41e870 <BN_free@plt>
  43c7ec:	mov	x0, x22
  43c7f0:	bl	419cc0 <BN_CTX_free@plt>
  43c7f4:	ldp	x23, x24, [sp, #48]
  43c7f8:	b	43c614 <ASN1_generate_nconf@plt+0x1dca4>
  43c7fc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c800:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c804:	add	x1, x1, #0xdc0
  43c808:	ldr	x0, [x0, #56]
  43c80c:	bl	419740 <BIO_printf@plt>
  43c810:	b	43c6ac <ASN1_generate_nconf@plt+0x1dd3c>
  43c814:	bl	41e870 <BN_free@plt>
  43c818:	mov	x0, x24
  43c81c:	bl	41e870 <BN_free@plt>
  43c820:	mov	x0, #0x0                   	// #0
  43c824:	bl	419cc0 <BN_CTX_free@plt>
  43c828:	ldp	x23, x24, [sp, #48]
  43c82c:	b	43c6bc <ASN1_generate_nconf@plt+0x1dd4c>
  43c830:	mov	x0, x23
  43c834:	bl	41e870 <BN_free@plt>
  43c838:	mov	x0, #0x0                   	// #0
  43c83c:	bl	41e870 <BN_free@plt>
  43c840:	mov	x0, x22
  43c844:	bl	419cc0 <BN_CTX_free@plt>
  43c848:	ldp	x23, x24, [sp, #48]
  43c84c:	b	43c6bc <ASN1_generate_nconf@plt+0x1dd4c>
  43c850:	mov	x0, #0x0                   	// #0
  43c854:	b	43c730 <ASN1_generate_nconf@plt+0x1ddc0>
  43c858:	stp	x29, x30, [sp, #-48]!
  43c85c:	adrp	x0, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c860:	mov	x29, sp
  43c864:	str	x19, [sp, #16]
  43c868:	mov	x19, x1
  43c86c:	add	x1, x0, #0xe20
  43c870:	mov	w0, #0x401                 	// #1025
  43c874:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43c878:	ldr	x5, [x19]
  43c87c:	adrp	x4, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c880:	add	x4, x4, #0xe38
  43c884:	add	x3, sp, #0x20
  43c888:	mov	x19, x0
  43c88c:	mov	w2, #0x0                   	// #0
  43c890:	mov	w1, #0x400                 	// #1024
  43c894:	stp	x5, x4, [sp, #32]
  43c898:	bl	457eb8 <ASN1_generate_nconf@plt+0x39548>
  43c89c:	tbnz	w0, #31, 43c8b4 <ASN1_generate_nconf@plt+0x1df44>
  43c8a0:	strb	wzr, [x19, w0, sxtw]
  43c8a4:	mov	x0, x19
  43c8a8:	ldr	x19, [sp, #16]
  43c8ac:	ldp	x29, x30, [sp], #48
  43c8b0:	ret
  43c8b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c8b8:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  43c8bc:	add	x1, x1, #0xa60
  43c8c0:	ldr	x0, [x0, #56]
  43c8c4:	bl	419740 <BIO_printf@plt>
  43c8c8:	mov	x0, x19
  43c8cc:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c8d0:	mov	w2, #0x16a                 	// #362
  43c8d4:	add	x1, x1, #0xe48
  43c8d8:	mov	x19, #0x0                   	// #0
  43c8dc:	bl	41b1e0 <CRYPTO_free@plt>
  43c8e0:	b	43c8a4 <ASN1_generate_nconf@plt+0x1df34>
  43c8e4:	nop
  43c8e8:	sub	sp, sp, #0x90
  43c8ec:	rev16	w5, w3
  43c8f0:	sub	sp, sp, #0x10, lsl #12
  43c8f4:	add	x0, sp, #0x8c
  43c8f8:	stp	x29, x30, [sp]
  43c8fc:	mov	x29, sp
  43c900:	stp	x19, x20, [sp, #16]
  43c904:	mov	w19, w1
  43c908:	and	x20, x3, #0xffff
  43c90c:	rev16	w3, w19
  43c910:	mov	x1, x2
  43c914:	mov	x2, x20
  43c918:	strh	w3, [sp, #136]
  43c91c:	strh	w5, [sp, #138]
  43c920:	bl	41a800 <memcpy@plt>
  43c924:	mov	w3, w19
  43c928:	add	x0, sp, #0x20
  43c92c:	mov	x1, #0x64                  	// #100
  43c930:	adrp	x2, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c934:	add	x2, x2, #0xe58
  43c938:	bl	41d1c0 <BIO_snprintf@plt>
  43c93c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c940:	add	x4, x20, #0x4
  43c944:	add	x3, sp, #0x88
  43c948:	add	x1, sp, #0x20
  43c94c:	ldr	x0, [x0, #2384]
  43c950:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  43c954:	add	x2, x2, #0x948
  43c958:	bl	41d970 <PEM_write_bio@plt>
  43c95c:	ldp	x29, x30, [sp]
  43c960:	mov	w0, #0x1                   	// #1
  43c964:	ldp	x19, x20, [sp, #16]
  43c968:	add	sp, sp, #0x90
  43c96c:	add	sp, sp, #0x10, lsl #12
  43c970:	ret
  43c974:	nop
  43c978:	stp	x29, x30, [sp, #-96]!
  43c97c:	mov	x29, sp
  43c980:	stp	x23, x24, [sp, #48]
  43c984:	mov	x24, x1
  43c988:	stp	x25, x26, [sp, #64]
  43c98c:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43c990:	add	x23, x26, #0x950
  43c994:	stp	x19, x20, [sp, #16]
  43c998:	mov	x25, x2
  43c99c:	mov	x20, x3
  43c9a0:	ldr	w0, [x23, #8]
  43c9a4:	stp	x21, x22, [sp, #32]
  43c9a8:	mov	w21, w4
  43c9ac:	mov	x22, x5
  43c9b0:	cbz	w0, 43c9f4 <ASN1_generate_nconf@plt+0x1e084>
  43c9b4:	ldr	w5, [x22, #8]
  43c9b8:	mov	x1, x25
  43c9bc:	ldr	x4, [x22]
  43c9c0:	mov	w3, w21
  43c9c4:	mov	x2, x20
  43c9c8:	mov	x0, x24
  43c9cc:	bl	41b170 <SSL_select_next_proto@plt>
  43c9d0:	mov	w1, w0
  43c9d4:	ldp	x19, x20, [sp, #16]
  43c9d8:	mov	w0, #0x0                   	// #0
  43c9dc:	ldp	x23, x24, [sp, #48]
  43c9e0:	ldp	x25, x26, [sp, #64]
  43c9e4:	str	w1, [x22, #16]
  43c9e8:	ldp	x21, x22, [sp, #32]
  43c9ec:	ldp	x29, x30, [sp], #96
  43c9f0:	ret
  43c9f4:	ldr	x0, [x26, #2384]
  43c9f8:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43c9fc:	add	x1, x1, #0xe78
  43ca00:	bl	419740 <BIO_printf@plt>
  43ca04:	cbz	w21, 43ca64 <ASN1_generate_nconf@plt+0x1e0f4>
  43ca08:	ldr	x0, [x26, #2384]
  43ca0c:	str	x27, [sp, #80]
  43ca10:	adrp	x27, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43ca14:	add	x27, x27, #0xc20
  43ca18:	mov	w19, #0x0                   	// #0
  43ca1c:	nop
  43ca20:	ldrb	w2, [x20, w19, uxtw]
  43ca24:	add	w1, w19, #0x1
  43ca28:	add	x1, x20, x1
  43ca2c:	bl	41cb90 <BIO_write@plt>
  43ca30:	ldrb	w0, [x20, w19, uxtw]
  43ca34:	add	w0, w0, #0x1
  43ca38:	add	w19, w19, w0
  43ca3c:	cmp	w21, w19
  43ca40:	b.ls	43ca60 <ASN1_generate_nconf@plt+0x1e0f0>  // b.plast
  43ca44:	ldr	x0, [x23]
  43ca48:	cbz	w19, 43ca20 <ASN1_generate_nconf@plt+0x1e0b0>
  43ca4c:	mov	x1, x27
  43ca50:	mov	w2, #0x2                   	// #2
  43ca54:	bl	41cb90 <BIO_write@plt>
  43ca58:	ldr	x0, [x23]
  43ca5c:	b	43ca20 <ASN1_generate_nconf@plt+0x1e0b0>
  43ca60:	ldr	x27, [sp, #80]
  43ca64:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43ca68:	ldr	x0, [x26, #2384]
  43ca6c:	add	x1, x1, #0xa60
  43ca70:	mov	w2, #0x1                   	// #1
  43ca74:	bl	41cb90 <BIO_write@plt>
  43ca78:	b	43c9b4 <ASN1_generate_nconf@plt+0x1e044>
  43ca7c:	nop
  43ca80:	stp	x29, x30, [sp, #-96]!
  43ca84:	mov	x29, sp
  43ca88:	stp	x21, x22, [sp, #32]
  43ca8c:	mov	x21, x2
  43ca90:	stp	x23, x24, [sp, #48]
  43ca94:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ca98:	add	x22, x24, #0x950
  43ca9c:	stp	x19, x20, [sp, #16]
  43caa0:	mov	w19, w3
  43caa4:	mov	w20, w5
  43caa8:	ldr	w0, [x22, #12]
  43caac:	str	x25, [sp, #64]
  43cab0:	mov	x25, x4
  43cab4:	cbnz	w0, 43cbf0 <ASN1_generate_nconf@plt+0x1e280>
  43cab8:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43cabc:	mov	w1, w19
  43cac0:	adrp	x2, 473000 <ASN1_generate_nconf@plt+0x54690>
  43cac4:	add	x2, x2, #0x80
  43cac8:	ldr	x3, [x0, #3696]
  43cacc:	mov	x0, x21
  43cad0:	bl	41d1c0 <BIO_snprintf@plt>
  43cad4:	cmp	w0, #0x0
  43cad8:	mov	w3, w0
  43cadc:	ccmp	w0, w19, #0x2, ge  // ge = tcont
  43cae0:	ldr	w0, [x22, #12]
  43cae4:	b.hi	43cbbc <ASN1_generate_nconf@plt+0x1e24c>  // b.pmore
  43cae8:	cbnz	w0, 43cba4 <ASN1_generate_nconf@plt+0x1e234>
  43caec:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43caf0:	add	x1, sp, #0x58
  43caf4:	ldr	x0, [x21, #2640]
  43caf8:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  43cafc:	mov	x19, x0
  43cb00:	cbz	x0, 43cc5c <ASN1_generate_nconf@plt+0x1e2ec>
  43cb04:	ldr	x3, [sp, #88]
  43cb08:	tbnz	w20, #31, 43cb14 <ASN1_generate_nconf@plt+0x1e1a4>
  43cb0c:	cmp	x3, w20, uxtw
  43cb10:	b.le	43cb5c <ASN1_generate_nconf@plt+0x1e1ec>
  43cb14:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cb18:	mov	w2, w20
  43cb1c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cb20:	add	x1, x1, #0xf60
  43cb24:	ldr	x0, [x0, #56]
  43cb28:	bl	419740 <BIO_printf@plt>
  43cb2c:	mov	x0, x19
  43cb30:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cb34:	mov	w2, #0xa0                  	// #160
  43cb38:	add	x1, x1, #0xe48
  43cb3c:	bl	41b1e0 <CRYPTO_free@plt>
  43cb40:	mov	w0, #0x0                   	// #0
  43cb44:	ldp	x19, x20, [sp, #16]
  43cb48:	ldp	x21, x22, [sp, #32]
  43cb4c:	ldp	x23, x24, [sp, #48]
  43cb50:	ldr	x25, [sp, #64]
  43cb54:	ldp	x29, x30, [sp], #96
  43cb58:	ret
  43cb5c:	mov	x2, x3
  43cb60:	mov	x1, x19
  43cb64:	mov	x0, x25
  43cb68:	bl	41a800 <memcpy@plt>
  43cb6c:	mov	x0, x19
  43cb70:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cb74:	mov	w2, #0xa5                  	// #165
  43cb78:	add	x1, x1, #0xe48
  43cb7c:	bl	41b1e0 <CRYPTO_free@plt>
  43cb80:	ldr	w0, [x22, #12]
  43cb84:	cbnz	w0, 43cc28 <ASN1_generate_nconf@plt+0x1e2b8>
  43cb88:	ldr	w0, [sp, #88]
  43cb8c:	ldp	x19, x20, [sp, #16]
  43cb90:	ldp	x21, x22, [sp, #32]
  43cb94:	ldp	x23, x24, [sp, #48]
  43cb98:	ldr	x25, [sp, #64]
  43cb9c:	ldp	x29, x30, [sp], #96
  43cba0:	ret
  43cba4:	ldr	x0, [x24, #2384]
  43cba8:	mov	x2, x21
  43cbac:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cbb0:	add	x1, x1, #0xf10
  43cbb4:	bl	419740 <BIO_printf@plt>
  43cbb8:	b	43caec <ASN1_generate_nconf@plt+0x1e17c>
  43cbbc:	cbz	w0, 43cb44 <ASN1_generate_nconf@plt+0x1e1d4>
  43cbc0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cbc4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cbc8:	add	x1, x1, #0xfb0
  43cbcc:	ldr	x0, [x0, #56]
  43cbd0:	bl	419740 <BIO_printf@plt>
  43cbd4:	mov	w0, #0x0                   	// #0
  43cbd8:	ldp	x19, x20, [sp, #16]
  43cbdc:	ldp	x21, x22, [sp, #32]
  43cbe0:	ldp	x23, x24, [sp, #48]
  43cbe4:	ldr	x25, [sp, #64]
  43cbe8:	ldp	x29, x30, [sp], #96
  43cbec:	ret
  43cbf0:	ldr	x0, [x24, #2384]
  43cbf4:	mov	x23, x1
  43cbf8:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cbfc:	add	x1, x1, #0xea0
  43cc00:	bl	419740 <BIO_printf@plt>
  43cc04:	ldr	w0, [x22, #12]
  43cc08:	cbz	x23, 43cc44 <ASN1_generate_nconf@plt+0x1e2d4>
  43cc0c:	cbz	w0, 43cab8 <ASN1_generate_nconf@plt+0x1e148>
  43cc10:	ldr	x0, [x24, #2384]
  43cc14:	mov	x2, x23
  43cc18:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cc1c:	add	x1, x1, #0xee8
  43cc20:	bl	419740 <BIO_printf@plt>
  43cc24:	b	43cab8 <ASN1_generate_nconf@plt+0x1e148>
  43cc28:	ldr	x0, [x24, #2384]
  43cc2c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cc30:	ldr	x2, [sp, #88]
  43cc34:	add	x1, x1, #0xf98
  43cc38:	bl	419740 <BIO_printf@plt>
  43cc3c:	ldr	w0, [sp, #88]
  43cc40:	b	43cb8c <ASN1_generate_nconf@plt+0x1e21c>
  43cc44:	cbz	w0, 43cab8 <ASN1_generate_nconf@plt+0x1e148>
  43cc48:	ldr	x0, [x24, #2384]
  43cc4c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cc50:	add	x1, x1, #0xeb0
  43cc54:	bl	419740 <BIO_printf@plt>
  43cc58:	b	43cab8 <ASN1_generate_nconf@plt+0x1e148>
  43cc5c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cc60:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cc64:	ldr	x2, [x21, #2640]
  43cc68:	add	x1, x1, #0xf30
  43cc6c:	ldr	x0, [x0, #56]
  43cc70:	bl	419740 <BIO_printf@plt>
  43cc74:	mov	w0, #0x0                   	// #0
  43cc78:	b	43cb44 <ASN1_generate_nconf@plt+0x1e1d4>
  43cc7c:	nop
  43cc80:	stp	x29, x30, [sp, #-96]!
  43cc84:	mov	x29, sp
  43cc88:	stp	x19, x20, [sp, #16]
  43cc8c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cc90:	add	x19, x19, #0x950
  43cc94:	stp	x21, x22, [sp, #32]
  43cc98:	mov	x20, x1
  43cc9c:	mov	x22, x4
  43cca0:	ldr	x5, [x19, #16]
  43cca4:	stp	x23, x24, [sp, #48]
  43cca8:	mov	x23, x2
  43ccac:	mov	x24, x3
  43ccb0:	cbz	x5, 43cd3c <ASN1_generate_nconf@plt+0x1e3cc>
  43ccb4:	mov	x0, x5
  43ccb8:	bl	41af10 <SSL_SESSION_up_ref@plt>
  43ccbc:	ldr	x19, [x19, #16]
  43ccc0:	mov	x0, x19
  43ccc4:	bl	41bdf0 <SSL_SESSION_get0_cipher@plt>
  43ccc8:	cbz	x0, 43cdb8 <ASN1_generate_nconf@plt+0x1e448>
  43cccc:	cbz	x20, 43cd08 <ASN1_generate_nconf@plt+0x1e398>
  43ccd0:	bl	41d320 <SSL_CIPHER_get_handshake_digest@plt>
  43ccd4:	cmp	x20, x0
  43ccd8:	b.eq	43cd08 <ASN1_generate_nconf@plt+0x1e398>  // b.none
  43ccdc:	str	xzr, [x23]
  43cce0:	mov	x0, x19
  43cce4:	str	xzr, [x24]
  43cce8:	str	xzr, [x22]
  43ccec:	bl	419800 <SSL_SESSION_free@plt>
  43ccf0:	mov	w0, #0x1                   	// #1
  43ccf4:	ldp	x19, x20, [sp, #16]
  43ccf8:	ldp	x21, x22, [sp, #32]
  43ccfc:	ldp	x23, x24, [sp, #48]
  43cd00:	ldp	x29, x30, [sp], #96
  43cd04:	ret
  43cd08:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43cd0c:	str	x19, [x22]
  43cd10:	ldr	x0, [x0, #3696]
  43cd14:	str	x0, [x23]
  43cd18:	bl	41e440 <strlen@plt>
  43cd1c:	mov	x1, x0
  43cd20:	mov	w0, #0x1                   	// #1
  43cd24:	str	x1, [x24]
  43cd28:	ldp	x19, x20, [sp, #16]
  43cd2c:	ldp	x21, x22, [sp, #32]
  43cd30:	ldp	x23, x24, [sp, #48]
  43cd34:	ldp	x29, x30, [sp], #96
  43cd38:	ret
  43cd3c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cd40:	mov	x21, x0
  43cd44:	add	x1, sp, #0x58
  43cd48:	str	x25, [sp, #64]
  43cd4c:	ldr	x0, [x19, #2640]
  43cd50:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  43cd54:	mov	x25, x0
  43cd58:	cbz	x0, 43cdd8 <ASN1_generate_nconf@plt+0x1e468>
  43cd5c:	mov	x0, x21
  43cd60:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  43cd64:	add	x1, x1, #0x1d0
  43cd68:	bl	41a6d0 <SSL_CIPHER_find@plt>
  43cd6c:	mov	x21, x0
  43cd70:	cbz	x0, 43ce28 <ASN1_generate_nconf@plt+0x1e4b8>
  43cd74:	bl	41a2e0 <SSL_SESSION_new@plt>
  43cd78:	mov	x19, x0
  43cd7c:	cbz	x0, 43cda0 <ASN1_generate_nconf@plt+0x1e430>
  43cd80:	ldr	x2, [sp, #88]
  43cd84:	mov	x1, x25
  43cd88:	bl	41e000 <SSL_SESSION_set1_master_key@plt>
  43cd8c:	cbz	w0, 43cda0 <ASN1_generate_nconf@plt+0x1e430>
  43cd90:	mov	x1, x21
  43cd94:	mov	x0, x19
  43cd98:	bl	41dd90 <SSL_SESSION_set_cipher@plt>
  43cd9c:	cbnz	w0, 43cdfc <ASN1_generate_nconf@plt+0x1e48c>
  43cda0:	mov	x0, x25
  43cda4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cda8:	mov	w2, #0xd6                  	// #214
  43cdac:	add	x1, x1, #0xe48
  43cdb0:	bl	41b1e0 <CRYPTO_free@plt>
  43cdb4:	ldr	x25, [sp, #64]
  43cdb8:	mov	x0, x19
  43cdbc:	bl	419800 <SSL_SESSION_free@plt>
  43cdc0:	mov	w0, #0x0                   	// #0
  43cdc4:	ldp	x19, x20, [sp, #16]
  43cdc8:	ldp	x21, x22, [sp, #32]
  43cdcc:	ldp	x23, x24, [sp, #48]
  43cdd0:	ldp	x29, x30, [sp], #96
  43cdd4:	ret
  43cdd8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43cddc:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cde0:	ldr	x2, [x19, #2640]
  43cde4:	add	x1, x1, #0xf30
  43cde8:	ldr	x0, [x0, #56]
  43cdec:	bl	419740 <BIO_printf@plt>
  43cdf0:	mov	w0, #0x0                   	// #0
  43cdf4:	ldr	x25, [sp, #64]
  43cdf8:	b	43cd28 <ASN1_generate_nconf@plt+0x1e3b8>
  43cdfc:	mov	x0, x19
  43ce00:	mov	w1, #0x304                 	// #772
  43ce04:	bl	41e020 <SSL_SESSION_set_protocol_version@plt>
  43ce08:	cbz	w0, 43cda0 <ASN1_generate_nconf@plt+0x1e430>
  43ce0c:	mov	x0, x25
  43ce10:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43ce14:	mov	w2, #0xd9                  	// #217
  43ce18:	add	x1, x1, #0xe48
  43ce1c:	bl	41b1e0 <CRYPTO_free@plt>
  43ce20:	ldr	x25, [sp, #64]
  43ce24:	b	43ccc0 <ASN1_generate_nconf@plt+0x1e350>
  43ce28:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ce2c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43ce30:	add	x1, x1, #0xfd0
  43ce34:	ldr	x0, [x0, #56]
  43ce38:	bl	419740 <BIO_printf@plt>
  43ce3c:	mov	x0, x25
  43ce40:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43ce44:	mov	w2, #0xcd                  	// #205
  43ce48:	add	x1, x1, #0xe48
  43ce4c:	bl	41b1e0 <CRYPTO_free@plt>
  43ce50:	b	43cdf0 <ASN1_generate_nconf@plt+0x1e480>
  43ce54:	nop
  43ce58:	stp	x29, x30, [sp, #-80]!
  43ce5c:	mov	x29, sp
  43ce60:	stp	x21, x22, [sp, #32]
  43ce64:	mov	x21, x0
  43ce68:	mov	x22, x1
  43ce6c:	stp	x19, x20, [sp, #16]
  43ce70:	stp	x23, x24, [sp, #48]
  43ce74:	bl	41bcb0 <__errno_location@plt>
  43ce78:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ce7c:	ldr	x24, [x21]
  43ce80:	mov	x19, x0
  43ce84:	ldr	w23, [x0]
  43ce88:	add	x1, sp, #0x48
  43ce8c:	str	wzr, [x0]
  43ce90:	mov	w2, #0xa                   	// #10
  43ce94:	mov	x0, x24
  43ce98:	str	w23, [x3, #2408]
  43ce9c:	bl	41d2c0 <strtol@plt>
  43cea0:	mov	x20, x0
  43cea4:	ldr	w1, [x19]
  43cea8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43ceac:	str	w23, [x19]
  43ceb0:	add	x0, x20, x0
  43ceb4:	cmp	w1, #0x22
  43ceb8:	ccmn	x0, #0x3, #0x0, eq  // eq = none
  43cebc:	b.hi	43cf18 <ASN1_generate_nconf@plt+0x1e5a8>  // b.pmore
  43cec0:	ldr	x19, [sp, #72]
  43cec4:	cmp	x19, x24
  43cec8:	b.eq	43cf18 <ASN1_generate_nconf@plt+0x1e5a8>  // b.none
  43cecc:	bl	41a8c0 <__ctype_b_loc@plt>
  43ced0:	ldrb	w2, [x19]
  43ced4:	ldr	x1, [x0]
  43ced8:	ldrh	w1, [x1, x2, lsl #1]
  43cedc:	tbz	w1, #13, 43cf18 <ASN1_generate_nconf@plt+0x1e5a8>
  43cee0:	strb	w20, [x22]
  43cee4:	tst	x20, #0xffffffffffffff00
  43cee8:	b.ne	43cf18 <ASN1_generate_nconf@plt+0x1e5a8>  // b.any
  43ceec:	ldrb	w1, [x19]
  43cef0:	ldr	x0, [x0]
  43cef4:	ldrh	w1, [x0, x1, lsl #1]
  43cef8:	tbnz	w1, #13, 43cf30 <ASN1_generate_nconf@plt+0x1e5c0>
  43cefc:	str	x19, [x21]
  43cf00:	mov	x0, #0x1                   	// #1
  43cf04:	ldp	x19, x20, [sp, #16]
  43cf08:	ldp	x21, x22, [sp, #32]
  43cf0c:	ldp	x23, x24, [sp, #48]
  43cf10:	ldp	x29, x30, [sp], #80
  43cf14:	ret
  43cf18:	mov	x0, #0xffffffffffffffff    	// #-1
  43cf1c:	ldp	x19, x20, [sp, #16]
  43cf20:	ldp	x21, x22, [sp, #32]
  43cf24:	ldp	x23, x24, [sp, #48]
  43cf28:	ldp	x29, x30, [sp], #80
  43cf2c:	ret
  43cf30:	ldrb	w1, [x19, #1]!
  43cf34:	ldrh	w1, [x0, x1, lsl #1]
  43cf38:	tbz	w1, #13, 43cefc <ASN1_generate_nconf@plt+0x1e58c>
  43cf3c:	b	43cf30 <ASN1_generate_nconf@plt+0x1e5c0>
  43cf40:	stp	x29, x30, [sp, #-96]!
  43cf44:	mov	x29, sp
  43cf48:	stp	x19, x20, [sp, #16]
  43cf4c:	ldr	x20, [x0]
  43cf50:	stp	x23, x24, [sp, #48]
  43cf54:	mov	x24, x1
  43cf58:	mov	x23, x0
  43cf5c:	mov	x0, x20
  43cf60:	bl	41e440 <strlen@plt>
  43cf64:	ubfx	x0, x0, #1, #32
  43cf68:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43cf6c:	add	x1, x1, #0xff8
  43cf70:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43cf74:	cbz	x0, 43d070 <ASN1_generate_nconf@plt+0x1e700>
  43cf78:	stp	x21, x22, [sp, #32]
  43cf7c:	mov	x22, x0
  43cf80:	ldrb	w19, [x20]
  43cf84:	cbz	w19, 43d068 <ASN1_generate_nconf@plt+0x1e6f8>
  43cf88:	mov	x21, x0
  43cf8c:	stp	x25, x26, [sp, #64]
  43cf90:	mov	w25, #0x0                   	// #0
  43cf94:	str	x27, [sp, #80]
  43cf98:	bl	41a8c0 <__ctype_b_loc@plt>
  43cf9c:	mov	w27, #0x0                   	// #0
  43cfa0:	mov	x26, x0
  43cfa4:	b	43cfb8 <ASN1_generate_nconf@plt+0x1e648>
  43cfa8:	ubfiz	w25, w0, #4, #4
  43cfac:	mov	w27, #0x1                   	// #1
  43cfb0:	ldrb	w19, [x20, #1]!
  43cfb4:	cbz	w19, 43cff8 <ASN1_generate_nconf@plt+0x1e688>
  43cfb8:	ldr	x1, [x26]
  43cfbc:	ubfiz	x2, x19, #1, #8
  43cfc0:	mov	w0, w19
  43cfc4:	ldrh	w2, [x1, x2]
  43cfc8:	tbnz	w2, #13, 43cfb0 <ASN1_generate_nconf@plt+0x1e640>
  43cfcc:	bl	41d800 <OPENSSL_hexchar2int@plt>
  43cfd0:	tbnz	w0, #31, 43d024 <ASN1_generate_nconf@plt+0x1e6b4>
  43cfd4:	orr	w0, w25, w0
  43cfd8:	and	w0, w0, #0xff
  43cfdc:	cbz	w27, 43cfa8 <ASN1_generate_nconf@plt+0x1e638>
  43cfe0:	strb	w0, [x21], #1
  43cfe4:	mov	w27, #0x0                   	// #0
  43cfe8:	mov	w25, #0x0                   	// #0
  43cfec:	ldrb	w19, [x20, #1]!
  43cff0:	cbnz	w19, 43cfb8 <ASN1_generate_nconf@plt+0x1e648>
  43cff4:	nop
  43cff8:	cbnz	w27, 43d058 <ASN1_generate_nconf@plt+0x1e6e8>
  43cffc:	ldp	x25, x26, [sp, #64]
  43d000:	sub	x0, x21, x22
  43d004:	ldr	x27, [sp, #80]
  43d008:	str	x20, [x23]
  43d00c:	str	x22, [x24]
  43d010:	ldp	x21, x22, [sp, #32]
  43d014:	ldp	x19, x20, [sp, #16]
  43d018:	ldp	x23, x24, [sp, #48]
  43d01c:	ldp	x29, x30, [sp], #96
  43d020:	ret
  43d024:	mov	x0, x22
  43d028:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43d02c:	mov	w2, #0x1c3                 	// #451
  43d030:	add	x1, x1, #0xe48
  43d034:	bl	41b1e0 <CRYPTO_free@plt>
  43d038:	mov	x0, #0x0                   	// #0
  43d03c:	ldp	x19, x20, [sp, #16]
  43d040:	ldp	x21, x22, [sp, #32]
  43d044:	ldp	x23, x24, [sp, #48]
  43d048:	ldp	x25, x26, [sp, #64]
  43d04c:	ldr	x27, [sp, #80]
  43d050:	ldp	x29, x30, [sp], #96
  43d054:	ret
  43d058:	mov	x0, x22
  43d05c:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43d060:	mov	w2, #0x1cf                 	// #463
  43d064:	b	43d030 <ASN1_generate_nconf@plt+0x1e6c0>
  43d068:	mov	x0, #0x0                   	// #0
  43d06c:	b	43d008 <ASN1_generate_nconf@plt+0x1e698>
  43d070:	mov	x0, #0xffffffffffffffff    	// #-1
  43d074:	b	43d014 <ASN1_generate_nconf@plt+0x1e6a4>
  43d078:	stp	x29, x30, [sp, #-32]!
  43d07c:	mov	x29, sp
  43d080:	str	x19, [sp, #16]
  43d084:	mov	x19, x0
  43d088:	mov	x0, x19
  43d08c:	bl	41d380 <SSL_shutdown@plt>
  43d090:	tbnz	w0, #31, 43d0a0 <ASN1_generate_nconf@plt+0x1e730>
  43d094:	ldr	x19, [sp, #16]
  43d098:	ldp	x29, x30, [sp], #32
  43d09c:	ret
  43d0a0:	mov	w1, w0
  43d0a4:	mov	x0, x19
  43d0a8:	bl	41e3e0 <SSL_get_error@plt>
  43d0ac:	sub	w1, w0, #0x9
  43d0b0:	cmp	w0, #0x3
  43d0b4:	b.gt	43d0cc <ASN1_generate_nconf@plt+0x1e75c>
  43d0b8:	cmp	w0, #0x1
  43d0bc:	b.gt	43d088 <ASN1_generate_nconf@plt+0x1e718>
  43d0c0:	ldr	x19, [sp, #16]
  43d0c4:	ldp	x29, x30, [sp], #32
  43d0c8:	ret
  43d0cc:	cmp	w1, #0x1
  43d0d0:	b.ls	43d088 <ASN1_generate_nconf@plt+0x1e718>  // b.plast
  43d0d4:	ldr	x19, [sp, #16]
  43d0d8:	ldp	x29, x30, [sp], #32
  43d0dc:	ret
  43d0e0:	stp	x29, x30, [sp, #-144]!
  43d0e4:	mov	x29, sp
  43d0e8:	stp	x19, x20, [sp, #16]
  43d0ec:	mov	x20, x1
  43d0f0:	mov	x19, x0
  43d0f4:	mov	x0, x1
  43d0f8:	stp	x21, x22, [sp, #32]
  43d0fc:	mov	w21, w2
  43d100:	stp	x23, x24, [sp, #48]
  43d104:	stp	x25, x26, [sp, #64]
  43d108:	stp	x27, x28, [sp, #80]
  43d10c:	bl	41a0c0 <SSL_version@plt>
  43d110:	mov	w22, w0
  43d114:	mov	x0, x20
  43d118:	bl	41da20 <SSL_get_SSL_CTX@plt>
  43d11c:	str	x0, [sp, #104]
  43d120:	cbnz	w21, 43d484 <ASN1_generate_nconf@plt+0x1eb14>
  43d124:	mov	x1, x19
  43d128:	mov	x0, x20
  43d12c:	bl	45f858 <ASN1_generate_nconf@plt+0x40ee8>
  43d130:	mov	x0, x20
  43d134:	bl	41a830 <SSL_session_reused@plt>
  43d138:	cbz	w0, 43d5d0 <ASN1_generate_nconf@plt+0x1ec60>
  43d13c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d140:	add	x1, x1, #0x300
  43d144:	mov	x0, x19
  43d148:	bl	419740 <BIO_printf@plt>
  43d14c:	mov	x0, x20
  43d150:	bl	41a050 <SSL_get_current_cipher@plt>
  43d154:	mov	x23, x0
  43d158:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43d15c:	mov	x21, x0
  43d160:	mov	x0, x23
  43d164:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43d168:	adrp	x23, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d16c:	mov	x2, x21
  43d170:	add	x23, x23, #0x38
  43d174:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43d178:	add	x21, x21, #0x950
  43d17c:	mov	x24, #0x0                   	// #0
  43d180:	mov	x3, x0
  43d184:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d188:	mov	x0, x19
  43d18c:	add	x1, x1, #0x108
  43d190:	bl	419740 <BIO_printf@plt>
  43d194:	mov	x3, #0x0                   	// #0
  43d198:	mov	x2, #0x0                   	// #0
  43d19c:	mov	w1, #0x4c                  	// #76
  43d1a0:	mov	x0, x20
  43d1a4:	bl	41dad0 <SSL_ctrl@plt>
  43d1a8:	cmp	x0, #0x0
  43d1ac:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  43d1b0:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d1b4:	add	x2, x2, #0x948
  43d1b8:	add	x0, x0, #0x8
  43d1bc:	csel	x2, x2, x0, ne  // ne = any
  43d1c0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d1c4:	add	x1, x1, #0x140
  43d1c8:	mov	x0, x19
  43d1cc:	bl	419740 <BIO_printf@plt>
  43d1d0:	mov	x0, x20
  43d1d4:	bl	41bef0 <SSL_get_current_compression@plt>
  43d1d8:	mov	x26, x0
  43d1dc:	mov	x0, x20
  43d1e0:	bl	41e330 <SSL_get_current_expansion@plt>
  43d1e4:	mov	x25, x0
  43d1e8:	cbz	x26, 43d434 <ASN1_generate_nconf@plt+0x1eac4>
  43d1ec:	mov	x0, x26
  43d1f0:	bl	41be00 <SSL_COMP_get_name@plt>
  43d1f4:	mov	x2, x0
  43d1f8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d1fc:	mov	x0, x19
  43d200:	add	x1, x1, #0x168
  43d204:	bl	419740 <BIO_printf@plt>
  43d208:	cbz	x25, 43d428 <ASN1_generate_nconf@plt+0x1eab8>
  43d20c:	mov	x0, x25
  43d210:	bl	41be00 <SSL_COMP_get_name@plt>
  43d214:	mov	x2, x0
  43d218:	add	x27, x21, #0x20
  43d21c:	mov	x0, x19
  43d220:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d224:	add	x1, x1, #0x180
  43d228:	bl	419740 <BIO_printf@plt>
  43d22c:	add	x26, sp, #0x84
  43d230:	ldr	w0, [x27, #16]
  43d234:	add	x25, sp, #0x88
  43d238:	cmn	w0, #0x1
  43d23c:	b.eq	43d288 <ASN1_generate_nconf@plt+0x1e918>  // b.none
  43d240:	mov	x2, x26
  43d244:	mov	x1, x25
  43d248:	mov	x0, x20
  43d24c:	bl	41aea0 <SSL_get0_next_proto_negotiated@plt>
  43d250:	ldr	w2, [x27, #16]
  43d254:	mov	x0, x19
  43d258:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d25c:	add	x1, x1, #0x190
  43d260:	bl	419740 <BIO_printf@plt>
  43d264:	ldr	w2, [sp, #132]
  43d268:	mov	x0, x19
  43d26c:	ldr	x1, [sp, #136]
  43d270:	bl	41cb90 <BIO_write@plt>
  43d274:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d278:	mov	x0, x19
  43d27c:	add	x1, x1, #0xa60
  43d280:	mov	w2, #0x1                   	// #1
  43d284:	bl	41cb90 <BIO_write@plt>
  43d288:	mov	x0, x20
  43d28c:	mov	x2, x26
  43d290:	mov	x1, x25
  43d294:	bl	41abe0 <SSL_get0_alpn_selected@plt>
  43d298:	ldr	w0, [sp, #132]
  43d29c:	cbz	w0, 43d414 <ASN1_generate_nconf@plt+0x1eaa4>
  43d2a0:	mov	x0, x19
  43d2a4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d2a8:	add	x1, x1, #0x1a8
  43d2ac:	bl	419740 <BIO_printf@plt>
  43d2b0:	ldr	w2, [sp, #132]
  43d2b4:	mov	x0, x19
  43d2b8:	ldr	x1, [sp, #136]
  43d2bc:	bl	41cb90 <BIO_write@plt>
  43d2c0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d2c4:	mov	x0, x19
  43d2c8:	add	x1, x1, #0xa60
  43d2cc:	mov	w2, #0x1                   	// #1
  43d2d0:	bl	41cb90 <BIO_write@plt>
  43d2d4:	mov	x0, x20
  43d2d8:	bl	41cf50 <SSL_get_selected_srtp_profile@plt>
  43d2dc:	cbz	x0, 43d2f4 <ASN1_generate_nconf@plt+0x1e984>
  43d2e0:	ldr	x2, [x0]
  43d2e4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d2e8:	mov	x0, x19
  43d2ec:	add	x1, x1, #0x1d0
  43d2f0:	bl	419740 <BIO_printf@plt>
  43d2f4:	mov	x0, x20
  43d2f8:	cmp	w22, #0x304
  43d2fc:	b.eq	43d440 <ASN1_generate_nconf@plt+0x1ead0>  // b.none
  43d300:	bl	41a620 <SSL_get_session@plt>
  43d304:	mov	x1, x0
  43d308:	mov	x0, x19
  43d30c:	bl	41ae00 <SSL_SESSION_print@plt>
  43d310:	mov	x0, x20
  43d314:	bl	41a620 <SSL_get_session@plt>
  43d318:	cbz	x0, 43d3d0 <ASN1_generate_nconf@plt+0x1ea60>
  43d31c:	ldr	x0, [x21, #56]
  43d320:	cbz	x0, 43d3d0 <ASN1_generate_nconf@plt+0x1ea60>
  43d324:	mov	x0, x19
  43d328:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d32c:	add	x1, x1, #0x278
  43d330:	bl	419740 <BIO_printf@plt>
  43d334:	ldr	x2, [x21, #56]
  43d338:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43d33c:	add	x22, x22, #0xe70
  43d340:	mov	x0, x19
  43d344:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d348:	add	x1, x1, #0x298
  43d34c:	bl	419740 <BIO_printf@plt>
  43d350:	ldr	w2, [x22, #8]
  43d354:	mov	x0, x19
  43d358:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d35c:	add	x1, x1, #0x2b0
  43d360:	bl	419740 <BIO_printf@plt>
  43d364:	ldr	w0, [x22, #8]
  43d368:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d36c:	add	x1, x1, #0x2c8
  43d370:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43d374:	ldr	x25, [x21, #56]
  43d378:	mov	x21, x0
  43d37c:	mov	x0, x25
  43d380:	bl	41e440 <strlen@plt>
  43d384:	ldrsw	x2, [x22, #8]
  43d388:	mov	x4, x0
  43d38c:	mov	x3, x25
  43d390:	mov	x0, x20
  43d394:	mov	x1, x21
  43d398:	mov	w7, #0x0                   	// #0
  43d39c:	mov	x6, #0x0                   	// #0
  43d3a0:	mov	x5, #0x0                   	// #0
  43d3a4:	bl	41bf90 <SSL_export_keying_material@plt>
  43d3a8:	cbnz	w0, 43d5dc <ASN1_generate_nconf@plt+0x1ec6c>
  43d3ac:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d3b0:	mov	x0, x19
  43d3b4:	add	x1, x1, #0x2d8
  43d3b8:	bl	419740 <BIO_printf@plt>
  43d3bc:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43d3c0:	mov	x0, x21
  43d3c4:	add	x1, x1, #0xe48
  43d3c8:	mov	w2, #0xd21                 	// #3361
  43d3cc:	bl	41b1e0 <CRYPTO_free@plt>
  43d3d0:	mov	x1, x23
  43d3d4:	mov	x0, x19
  43d3d8:	bl	419740 <BIO_printf@plt>
  43d3dc:	mov	x0, x24
  43d3e0:	bl	41e260 <X509_free@plt>
  43d3e4:	mov	x0, x19
  43d3e8:	mov	x3, #0x0                   	// #0
  43d3ec:	mov	x2, #0x0                   	// #0
  43d3f0:	mov	w1, #0xb                   	// #11
  43d3f4:	bl	41de90 <BIO_ctrl@plt>
  43d3f8:	ldp	x19, x20, [sp, #16]
  43d3fc:	ldp	x21, x22, [sp, #32]
  43d400:	ldp	x23, x24, [sp, #48]
  43d404:	ldp	x25, x26, [sp, #64]
  43d408:	ldp	x27, x28, [sp, #80]
  43d40c:	ldp	x29, x30, [sp], #144
  43d410:	ret
  43d414:	mov	x0, x19
  43d418:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d41c:	add	x1, x1, #0x1b8
  43d420:	bl	419740 <BIO_printf@plt>
  43d424:	b	43d2d4 <ASN1_generate_nconf@plt+0x1e964>
  43d428:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43d42c:	add	x2, x2, #0xfa8
  43d430:	b	43d218 <ASN1_generate_nconf@plt+0x1e8a8>
  43d434:	adrp	x2, 465000 <ASN1_generate_nconf@plt+0x46690>
  43d438:	add	x2, x2, #0xfa8
  43d43c:	b	43d1f8 <ASN1_generate_nconf@plt+0x1e888>
  43d440:	bl	41c490 <SSL_get_early_data_status@plt>
  43d444:	cmp	w0, #0x1
  43d448:	b.eq	43d89c <ASN1_generate_nconf@plt+0x1ef2c>  // b.none
  43d44c:	cmp	w0, #0x2
  43d450:	b.eq	43d888 <ASN1_generate_nconf@plt+0x1ef18>  // b.none
  43d454:	cbz	w0, 43d874 <ASN1_generate_nconf@plt+0x1ef04>
  43d458:	mov	x0, x20
  43d45c:	bl	41cfb0 <SSL_get_verify_result@plt>
  43d460:	mov	x22, x0
  43d464:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  43d468:	mov	x2, x22
  43d46c:	mov	x3, x0
  43d470:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d474:	mov	x0, x19
  43d478:	add	x1, x1, #0x258
  43d47c:	bl	419740 <BIO_printf@plt>
  43d480:	b	43d310 <ASN1_generate_nconf@plt+0x1e9a0>
  43d484:	mov	x0, x20
  43d488:	bl	41ca40 <SSL_get_peer_cert_chain@plt>
  43d48c:	mov	x24, x0
  43d490:	cbz	x0, 43d65c <ASN1_generate_nconf@plt+0x1ecec>
  43d494:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d498:	add	x1, x1, #0x10
  43d49c:	mov	x0, x19
  43d4a0:	bl	419740 <BIO_printf@plt>
  43d4a4:	mov	x0, x24
  43d4a8:	adrp	x26, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d4ac:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43d4b0:	add	x26, x26, #0x28
  43d4b4:	mov	w3, w0
  43d4b8:	mov	w23, #0x0                   	// #0
  43d4bc:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43d4c0:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d4c4:	add	x21, x21, #0x950
  43d4c8:	add	x25, x25, #0xa60
  43d4cc:	mov	w2, w23
  43d4d0:	mov	x1, x26
  43d4d4:	mov	x0, x19
  43d4d8:	cmp	w23, w3
  43d4dc:	adrp	x28, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d4e0:	b.ge	43d594 <ASN1_generate_nconf@plt+0x1ec24>  // b.tcont
  43d4e4:	nop
  43d4e8:	bl	419740 <BIO_printf@plt>
  43d4ec:	mov	w1, w23
  43d4f0:	mov	x0, x24
  43d4f4:	bl	419630 <OPENSSL_sk_value@plt>
  43d4f8:	bl	41d620 <X509_get_subject_name@plt>
  43d4fc:	mov	x27, x0
  43d500:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43d504:	mov	x3, x0
  43d508:	mov	w2, #0x0                   	// #0
  43d50c:	mov	x1, x27
  43d510:	mov	x0, x19
  43d514:	bl	41e120 <X509_NAME_print_ex@plt>
  43d518:	mov	x1, x25
  43d51c:	mov	x0, x19
  43d520:	bl	41a980 <BIO_puts@plt>
  43d524:	add	x1, x28, #0x30
  43d528:	mov	x0, x19
  43d52c:	bl	419740 <BIO_printf@plt>
  43d530:	mov	w1, w23
  43d534:	mov	x0, x24
  43d538:	bl	419630 <OPENSSL_sk_value@plt>
  43d53c:	bl	419cf0 <X509_get_issuer_name@plt>
  43d540:	mov	x27, x0
  43d544:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  43d548:	mov	x3, x0
  43d54c:	mov	w2, #0x0                   	// #0
  43d550:	mov	x1, x27
  43d554:	mov	x0, x19
  43d558:	bl	41e120 <X509_NAME_print_ex@plt>
  43d55c:	mov	x1, x25
  43d560:	mov	x0, x19
  43d564:	bl	41a980 <BIO_puts@plt>
  43d568:	ldr	w0, [x21, #28]
  43d56c:	cbnz	w0, 43d63c <ASN1_generate_nconf@plt+0x1eccc>
  43d570:	add	w23, w23, #0x1
  43d574:	mov	x0, x24
  43d578:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43d57c:	mov	w3, w0
  43d580:	mov	w2, w23
  43d584:	mov	x1, x26
  43d588:	mov	x0, x19
  43d58c:	cmp	w23, w3
  43d590:	b.lt	43d4e8 <ASN1_generate_nconf@plt+0x1eb78>  // b.tstop
  43d594:	adrp	x23, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d598:	add	x23, x23, #0x38
  43d59c:	mov	x1, x23
  43d5a0:	bl	419740 <BIO_printf@plt>
  43d5a4:	mov	x0, x20
  43d5a8:	bl	41ced0 <SSL_get_peer_certificate@plt>
  43d5ac:	mov	x24, x0
  43d5b0:	cbz	x0, 43d7a8 <ASN1_generate_nconf@plt+0x1ee38>
  43d5b4:	mov	x0, x19
  43d5b8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d5bc:	add	x1, x1, #0x40
  43d5c0:	bl	419740 <BIO_printf@plt>
  43d5c4:	ldr	w0, [x21, #28]
  43d5c8:	cbnz	w0, 43d6ac <ASN1_generate_nconf@plt+0x1ed3c>
  43d5cc:	b	43d6a0 <ASN1_generate_nconf@plt+0x1ed30>
  43d5d0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d5d4:	add	x1, x1, #0xf8
  43d5d8:	b	43d144 <ASN1_generate_nconf@plt+0x1e7d4>
  43d5dc:	mov	x0, x19
  43d5e0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d5e4:	add	x1, x1, #0x2e8
  43d5e8:	bl	419740 <BIO_printf@plt>
  43d5ec:	ldr	w0, [x22, #8]
  43d5f0:	adrp	x25, 469000 <ASN1_generate_nconf@plt+0x4a690>
  43d5f4:	mov	x20, #0x0                   	// #0
  43d5f8:	add	x25, x25, #0x3a0
  43d5fc:	cmp	w0, #0x0
  43d600:	b.le	43d628 <ASN1_generate_nconf@plt+0x1ecb8>
  43d604:	nop
  43d608:	ldrb	w2, [x21, x20]
  43d60c:	mov	x1, x25
  43d610:	mov	x0, x19
  43d614:	add	x20, x20, #0x1
  43d618:	bl	419740 <BIO_printf@plt>
  43d61c:	ldr	w0, [x22, #8]
  43d620:	cmp	w0, w20
  43d624:	b.gt	43d608 <ASN1_generate_nconf@plt+0x1ec98>
  43d628:	mov	x0, x19
  43d62c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d630:	add	x1, x1, #0xa60
  43d634:	bl	419740 <BIO_printf@plt>
  43d638:	b	43d3bc <ASN1_generate_nconf@plt+0x1ea4c>
  43d63c:	mov	w1, w23
  43d640:	mov	x0, x24
  43d644:	bl	419630 <OPENSSL_sk_value@plt>
  43d648:	add	w23, w23, #0x1
  43d64c:	mov	x1, x0
  43d650:	mov	x0, x19
  43d654:	bl	41ab80 <PEM_write_bio_X509@plt>
  43d658:	b	43d574 <ASN1_generate_nconf@plt+0x1ec04>
  43d65c:	adrp	x23, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d660:	add	x23, x23, #0x38
  43d664:	mov	x1, x23
  43d668:	mov	x0, x19
  43d66c:	bl	419740 <BIO_printf@plt>
  43d670:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43d674:	mov	x0, x20
  43d678:	add	x21, x21, #0x950
  43d67c:	bl	41ced0 <SSL_get_peer_certificate@plt>
  43d680:	mov	x24, x0
  43d684:	cbz	x0, 43d7a8 <ASN1_generate_nconf@plt+0x1ee38>
  43d688:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43d68c:	add	x21, x21, #0x950
  43d690:	mov	x0, x19
  43d694:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d698:	add	x1, x1, #0x40
  43d69c:	bl	419740 <BIO_printf@plt>
  43d6a0:	mov	x1, x24
  43d6a4:	mov	x0, x19
  43d6a8:	bl	41ab80 <PEM_write_bio_X509@plt>
  43d6ac:	mov	x1, x24
  43d6b0:	mov	x0, x19
  43d6b4:	bl	458488 <ASN1_generate_nconf@plt+0x39b18>
  43d6b8:	mov	x1, x20
  43d6bc:	mov	x0, x19
  43d6c0:	bl	460170 <ASN1_generate_nconf@plt+0x41800>
  43d6c4:	mov	x1, x20
  43d6c8:	mov	x0, x19
  43d6cc:	bl	45e4b0 <ASN1_generate_nconf@plt+0x3fb40>
  43d6d0:	mov	x1, x20
  43d6d4:	mov	x0, x19
  43d6d8:	bl	45e9e0 <ASN1_generate_nconf@plt+0x40070>
  43d6dc:	mov	x0, x20
  43d6e0:	bl	41a830 <SSL_session_reused@plt>
  43d6e4:	mov	w26, w0
  43d6e8:	cbz	w0, 43d8b0 <ASN1_generate_nconf@plt+0x1ef40>
  43d6ec:	mov	x0, x20
  43d6f0:	bl	419870 <SSL_get_rbio@plt>
  43d6f4:	bl	41c700 <BIO_number_read@plt>
  43d6f8:	mov	x25, x0
  43d6fc:	mov	x0, x20
  43d700:	bl	41c180 <SSL_get_wbio@plt>
  43d704:	bl	41a280 <BIO_number_written@plt>
  43d708:	mov	x3, x0
  43d70c:	mov	x2, x25
  43d710:	mov	x0, x19
  43d714:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d718:	add	x1, x1, #0x78
  43d71c:	bl	419740 <BIO_printf@plt>
  43d720:	mov	x1, x19
  43d724:	mov	x0, x20
  43d728:	bl	45f858 <ASN1_generate_nconf@plt+0x40ee8>
  43d72c:	mov	x0, x20
  43d730:	bl	41a830 <SSL_session_reused@plt>
  43d734:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d738:	add	x1, x1, #0x300
  43d73c:	cbnz	w0, 43d748 <ASN1_generate_nconf@plt+0x1edd8>
  43d740:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d744:	add	x1, x1, #0xf8
  43d748:	mov	x0, x19
  43d74c:	bl	419740 <BIO_printf@plt>
  43d750:	mov	x0, x20
  43d754:	bl	41a050 <SSL_get_current_cipher@plt>
  43d758:	mov	x26, x0
  43d75c:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43d760:	mov	x25, x0
  43d764:	mov	x0, x26
  43d768:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43d76c:	mov	x3, x0
  43d770:	mov	x2, x25
  43d774:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d778:	add	x1, x1, #0x108
  43d77c:	mov	x0, x19
  43d780:	bl	419740 <BIO_printf@plt>
  43d784:	mov	x0, x24
  43d788:	bl	41c9f0 <X509_get0_pubkey@plt>
  43d78c:	bl	4199c0 <EVP_PKEY_bits@plt>
  43d790:	mov	w2, w0
  43d794:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d798:	mov	x0, x19
  43d79c:	add	x1, x1, #0x120
  43d7a0:	bl	419740 <BIO_printf@plt>
  43d7a4:	b	43d194 <ASN1_generate_nconf@plt+0x1e824>
  43d7a8:	mov	x0, x19
  43d7ac:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d7b0:	add	x1, x1, #0x58
  43d7b4:	bl	419740 <BIO_printf@plt>
  43d7b8:	mov	x1, x20
  43d7bc:	mov	x0, x19
  43d7c0:	bl	460170 <ASN1_generate_nconf@plt+0x41800>
  43d7c4:	mov	x1, x20
  43d7c8:	mov	x0, x19
  43d7cc:	bl	45e4b0 <ASN1_generate_nconf@plt+0x3fb40>
  43d7d0:	mov	x1, x20
  43d7d4:	mov	x0, x19
  43d7d8:	bl	45e9e0 <ASN1_generate_nconf@plt+0x40070>
  43d7dc:	mov	x0, x20
  43d7e0:	bl	419870 <SSL_get_rbio@plt>
  43d7e4:	bl	41c700 <BIO_number_read@plt>
  43d7e8:	mov	x24, x0
  43d7ec:	mov	x0, x20
  43d7f0:	bl	41c180 <SSL_get_wbio@plt>
  43d7f4:	bl	41a280 <BIO_number_written@plt>
  43d7f8:	mov	x3, x0
  43d7fc:	mov	x2, x24
  43d800:	mov	x0, x19
  43d804:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d808:	add	x1, x1, #0x78
  43d80c:	bl	419740 <BIO_printf@plt>
  43d810:	mov	x1, x19
  43d814:	mov	x0, x20
  43d818:	bl	45f858 <ASN1_generate_nconf@plt+0x40ee8>
  43d81c:	mov	x0, x20
  43d820:	bl	41a830 <SSL_session_reused@plt>
  43d824:	cbnz	w0, 43d9b4 <ASN1_generate_nconf@plt+0x1f044>
  43d828:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d82c:	add	x1, x1, #0xf8
  43d830:	mov	x0, x19
  43d834:	bl	419740 <BIO_printf@plt>
  43d838:	mov	x0, x20
  43d83c:	bl	41a050 <SSL_get_current_cipher@plt>
  43d840:	mov	x26, x0
  43d844:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  43d848:	mov	x25, x0
  43d84c:	mov	x0, x26
  43d850:	bl	41b050 <SSL_CIPHER_get_name@plt>
  43d854:	mov	x24, #0x0                   	// #0
  43d858:	mov	x3, x0
  43d85c:	mov	x2, x25
  43d860:	mov	x0, x19
  43d864:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d868:	add	x1, x1, #0x108
  43d86c:	bl	419740 <BIO_printf@plt>
  43d870:	b	43d194 <ASN1_generate_nconf@plt+0x1e824>
  43d874:	mov	x0, x19
  43d878:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d87c:	add	x1, x1, #0x1f8
  43d880:	bl	419740 <BIO_printf@plt>
  43d884:	b	43d458 <ASN1_generate_nconf@plt+0x1eae8>
  43d888:	mov	x0, x19
  43d88c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d890:	add	x1, x1, #0x238
  43d894:	bl	419740 <BIO_printf@plt>
  43d898:	b	43d458 <ASN1_generate_nconf@plt+0x1eae8>
  43d89c:	mov	x0, x19
  43d8a0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d8a4:	add	x1, x1, #0x218
  43d8a8:	bl	419740 <BIO_printf@plt>
  43d8ac:	b	43d458 <ASN1_generate_nconf@plt+0x1eae8>
  43d8b0:	mov	x0, x20
  43d8b4:	bl	41a2d0 <SSL_ct_is_enabled@plt>
  43d8b8:	cbz	w0, 43d6ec <ASN1_generate_nconf@plt+0x1ed7c>
  43d8bc:	mov	x0, x20
  43d8c0:	bl	41c350 <SSL_get0_peer_scts@plt>
  43d8c4:	mov	x25, x0
  43d8c8:	cbz	x0, 43d99c <ASN1_generate_nconf@plt+0x1f02c>
  43d8cc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  43d8d0:	mov	w27, w0
  43d8d4:	mov	w2, w0
  43d8d8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d8dc:	mov	x0, x19
  43d8e0:	add	x1, x1, #0xb8
  43d8e4:	str	w27, [sp, #112]
  43d8e8:	bl	419740 <BIO_printf@plt>
  43d8ec:	cmp	w27, #0x0
  43d8f0:	b.le	43d6ec <ASN1_generate_nconf@plt+0x1ed7c>
  43d8f4:	ldr	x0, [sp, #104]
  43d8f8:	bl	41b890 <SSL_CTX_get0_ctlog_store@plt>
  43d8fc:	str	x0, [sp, #104]
  43d900:	sub	w2, w27, #0x1
  43d904:	mov	x1, x23
  43d908:	mov	x0, x19
  43d90c:	adrp	x27, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d910:	add	x27, x27, #0xd0
  43d914:	str	w2, [sp, #116]
  43d918:	bl	419740 <BIO_printf@plt>
  43d91c:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d920:	add	x0, x0, #0xf0
  43d924:	str	x0, [sp, #120]
  43d928:	mov	w1, w26
  43d92c:	mov	x0, x25
  43d930:	bl	419630 <OPENSSL_sk_value@plt>
  43d934:	mov	x28, x0
  43d938:	bl	419b90 <SCT_validation_status_string@plt>
  43d93c:	mov	x2, x0
  43d940:	mov	x1, x27
  43d944:	mov	x0, x19
  43d948:	bl	419740 <BIO_printf@plt>
  43d94c:	ldr	x3, [sp, #104]
  43d950:	mov	x0, x28
  43d954:	mov	x1, x19
  43d958:	mov	w2, #0x0                   	// #0
  43d95c:	bl	41d4e0 <SCT_print@plt>
  43d960:	ldr	w0, [sp, #116]
  43d964:	cmp	w26, w0
  43d968:	add	w26, w26, #0x1
  43d96c:	b.ge	43d97c <ASN1_generate_nconf@plt+0x1f00c>  // b.tcont
  43d970:	ldr	x1, [sp, #120]
  43d974:	mov	x0, x19
  43d978:	bl	419740 <BIO_printf@plt>
  43d97c:	ldr	w0, [sp, #112]
  43d980:	cmp	w26, w0
  43d984:	b.ne	43d928 <ASN1_generate_nconf@plt+0x1efb8>  // b.any
  43d988:	mov	x0, x19
  43d98c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  43d990:	add	x1, x1, #0xa60
  43d994:	bl	419740 <BIO_printf@plt>
  43d998:	b	43d6ec <ASN1_generate_nconf@plt+0x1ed7c>
  43d99c:	mov	x0, x19
  43d9a0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d9a4:	mov	w2, #0x0                   	// #0
  43d9a8:	add	x1, x1, #0xb8
  43d9ac:	bl	419740 <BIO_printf@plt>
  43d9b0:	b	43d6ec <ASN1_generate_nconf@plt+0x1ed7c>
  43d9b4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43d9b8:	add	x1, x1, #0x300
  43d9bc:	b	43d830 <ASN1_generate_nconf@plt+0x1eec0>
  43d9c0:	stp	x29, x30, [sp, #-48]!
  43d9c4:	mov	w2, #0x34c                 	// #844
  43d9c8:	mov	x29, sp
  43d9cc:	stp	x19, x20, [sp, #16]
  43d9d0:	mov	x19, x0
  43d9d4:	mov	x20, x1
  43d9d8:	ldr	x0, [x0]
  43d9dc:	str	x21, [sp, #32]
  43d9e0:	adrp	x21, 471000 <ASN1_generate_nconf@plt+0x52690>
  43d9e4:	add	x21, x21, #0xe48
  43d9e8:	mov	x1, x21
  43d9ec:	bl	41b1e0 <CRYPTO_free@plt>
  43d9f0:	str	xzr, [x19]
  43d9f4:	cbz	x20, 43da0c <ASN1_generate_nconf@plt+0x1f09c>
  43d9f8:	mov	x1, x21
  43d9fc:	mov	x0, x20
  43da00:	mov	w2, #0x34f                 	// #847
  43da04:	bl	41af90 <CRYPTO_strdup@plt>
  43da08:	str	x0, [x19]
  43da0c:	ldp	x19, x20, [sp, #16]
  43da10:	ldr	x21, [sp, #32]
  43da14:	ldp	x29, x30, [sp], #48
  43da18:	ret
  43da1c:	nop
  43da20:	stp	x29, x30, [sp, #-64]!
  43da24:	mov	x29, sp
  43da28:	stp	x21, x22, [sp, #32]
  43da2c:	mov	x22, x1
  43da30:	str	x23, [sp, #48]
  43da34:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43da38:	add	x21, x23, #0x950
  43da3c:	stp	x19, x20, [sp, #16]
  43da40:	mov	x19, x0
  43da44:	ldr	x0, [x21, #64]
  43da48:	cbz	x0, 43da70 <ASN1_generate_nconf@plt+0x1f100>
  43da4c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43da50:	add	x1, x1, #0x8a8
  43da54:	bl	41b1c0 <BIO_new_file@plt>
  43da58:	mov	x20, x0
  43da5c:	cbz	x0, 43dadc <ASN1_generate_nconf@plt+0x1f16c>
  43da60:	mov	x1, x22
  43da64:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  43da68:	mov	x0, x20
  43da6c:	bl	41df00 <BIO_free@plt>
  43da70:	mov	x0, x19
  43da74:	bl	41a0c0 <SSL_version@plt>
  43da78:	cmp	w0, #0x304
  43da7c:	b.eq	43da98 <ASN1_generate_nconf@plt+0x1f128>  // b.none
  43da80:	mov	w0, #0x0                   	// #0
  43da84:	ldp	x19, x20, [sp, #16]
  43da88:	ldp	x21, x22, [sp, #32]
  43da8c:	ldr	x23, [sp, #48]
  43da90:	ldp	x29, x30, [sp], #64
  43da94:	ret
  43da98:	ldr	x0, [x23, #2384]
  43da9c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43daa0:	add	x1, x1, #0x330
  43daa4:	bl	419740 <BIO_printf@plt>
  43daa8:	ldr	x0, [x23, #2384]
  43daac:	mov	x1, x22
  43dab0:	bl	41ae00 <SSL_SESSION_print@plt>
  43dab4:	ldr	x0, [x23, #2384]
  43dab8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dabc:	add	x1, x1, #0x38
  43dac0:	bl	419740 <BIO_printf@plt>
  43dac4:	mov	w0, #0x0                   	// #0
  43dac8:	ldp	x19, x20, [sp, #16]
  43dacc:	ldp	x21, x22, [sp, #32]
  43dad0:	ldr	x23, [sp, #48]
  43dad4:	ldp	x29, x30, [sp], #64
  43dad8:	ret
  43dadc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43dae0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dae4:	ldr	x2, [x21, #64]
  43dae8:	add	x1, x1, #0x310
  43daec:	ldr	x0, [x0, #56]
  43daf0:	bl	419740 <BIO_printf@plt>
  43daf4:	b	43da70 <ASN1_generate_nconf@plt+0x1f100>
  43daf8:	stp	x29, x30, [sp, #-48]!
  43dafc:	mov	w1, #0x0                   	// #0
  43db00:	mov	x29, sp
  43db04:	stp	x19, x20, [sp, #16]
  43db08:	mov	x20, x2
  43db0c:	mov	x19, x0
  43db10:	str	x21, [sp, #32]
  43db14:	bl	419600 <SSL_get_servername@plt>
  43db18:	mov	x21, x0
  43db1c:	mov	x0, x19
  43db20:	bl	41b4c0 <SSL_get_servername_type@plt>
  43db24:	cmn	w0, #0x1
  43db28:	b.eq	43db58 <ASN1_generate_nconf@plt+0x1f1e8>  // b.none
  43db2c:	mov	x0, x19
  43db30:	bl	41a830 <SSL_session_reused@plt>
  43db34:	cmp	x21, #0x0
  43db38:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43db3c:	cset	w0, eq  // eq = none
  43db40:	str	w0, [x20, #8]
  43db44:	mov	w0, #0x0                   	// #0
  43db48:	ldp	x19, x20, [sp, #16]
  43db4c:	ldr	x21, [sp, #32]
  43db50:	ldp	x29, x30, [sp], #48
  43db54:	ret
  43db58:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43db5c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43db60:	add	x1, x1, #0x360
  43db64:	ldr	x0, [x0, #56]
  43db68:	bl	419740 <BIO_printf@plt>
  43db6c:	mov	w0, #0x0                   	// #0
  43db70:	ldp	x19, x20, [sp, #16]
  43db74:	ldr	x21, [sp, #32]
  43db78:	ldp	x29, x30, [sp], #48
  43db7c:	ret
  43db80:	sub	sp, sp, #0x500
  43db84:	stp	x29, x30, [sp]
  43db88:	mov	x29, sp
  43db8c:	stp	x19, x20, [sp, #16]
  43db90:	mov	x19, x1
  43db94:	mov	w20, w0
  43db98:	stp	x21, x22, [sp, #32]
  43db9c:	stp	x23, x24, [sp, #48]
  43dba0:	stp	x25, x26, [sp, #64]
  43dba4:	stp	x27, x28, [sp, #80]
  43dba8:	str	xzr, [sp, #664]
  43dbac:	str	xzr, [sp, #672]
  43dbb0:	bl	419a10 <TLS_client_method@plt>
  43dbb4:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  43dbb8:	add	x24, x1, #0xe48
  43dbbc:	mov	x1, x24
  43dbc0:	mov	w2, #0x388                 	// #904
  43dbc4:	str	x0, [sp, #224]
  43dbc8:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dbcc:	add	x0, x0, #0x3b0
  43dbd0:	str	xzr, [sp, #680]
  43dbd4:	str	xzr, [sp, #688]
  43dbd8:	str	xzr, [sp, #696]
  43dbdc:	bl	41af90 <CRYPTO_strdup@plt>
  43dbe0:	add	x11, sp, #0x284
  43dbe4:	add	x12, sp, #0x2c0
  43dbe8:	add	x13, sp, #0x318
  43dbec:	add	x1, sp, #0x338
  43dbf0:	add	x2, x1, #0x80
  43dbf4:	mov	w3, #0x8005                	// #32773
  43dbf8:	mov	w5, #0xffffffff            	// #-1
  43dbfc:	mov	x4, #0x40000000000         	// #4398046511104
  43dc00:	stp	w3, w3, [x11, #-8]
  43dc04:	stp	w5, wzr, [x11]
  43dc08:	stp	x0, xzr, [x12]
  43dc0c:	stp	xzr, xzr, [x13]
  43dc10:	stp	xzr, xzr, [x12, #16]
  43dc14:	stp	xzr, x4, [x13, #16]
  43dc18:	str	w3, [sp, #652]
  43dc1c:	str	xzr, [sp, #776]
  43dc20:	str	wzr, [sp, #784]
  43dc24:	nop
  43dc28:	str	xzr, [x1], #8
  43dc2c:	cmp	x1, x2
  43dc30:	b.ne	43dc28 <ASN1_generate_nconf@plt+0x1f2b8>  // b.any
  43dc34:	add	x0, sp, #0x3b8
  43dc38:	add	x1, x0, #0x80
  43dc3c:	nop
  43dc40:	str	xzr, [x0], #8
  43dc44:	cmp	x0, x1
  43dc48:	b.ne	43dc40 <ASN1_generate_nconf@plt+0x1f2d0>  // b.any
  43dc4c:	ldr	x0, [x19]
  43dc50:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43dc54:	add	x25, x1, #0x950
  43dc58:	bl	45c148 <ASN1_generate_nconf@plt+0x3d7d8>
  43dc5c:	stp	wzr, wzr, [x25, #8]
  43dc60:	str	wzr, [x25, #28]
  43dc64:	str	x0, [x25, #72]
  43dc68:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  43dc6c:	mov	x21, x0
  43dc70:	str	x0, [sp, #192]
  43dc74:	bl	41aaf0 <SSL_CONF_CTX_new@plt>
  43dc78:	mov	x26, x0
  43dc7c:	cmp	x21, #0x0
  43dc80:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  43dc84:	b.eq	43e258 <ASN1_generate_nconf@plt+0x1f8e8>  // b.none
  43dc88:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dc8c:	mov	w0, #0x2000                	// #8192
  43dc90:	add	x1, x1, #0x3d0
  43dc94:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43dc98:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dc9c:	add	x1, x1, #0x3d8
  43dca0:	str	x0, [sp, #200]
  43dca4:	mov	w0, #0x2000                	// #8192
  43dca8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43dcac:	str	x0, [sp, #152]
  43dcb0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dcb4:	mov	w0, #0x2000                	// #8192
  43dcb8:	add	x1, x1, #0x3e0
  43dcbc:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  43dcc0:	mov	w1, #0x5                   	// #5
  43dcc4:	str	x0, [sp, #144]
  43dcc8:	mov	x0, x26
  43dccc:	bl	41a000 <SSL_CONF_CTX_set_flags@plt>
  43dcd0:	mov	w3, #0x1                   	// #1
  43dcd4:	adrp	x28, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dcd8:	add	x0, x28, #0x1d0
  43dcdc:	mov	x1, x19
  43dce0:	mov	x2, x0
  43dce4:	mov	w19, w3
  43dce8:	mov	w0, w20
  43dcec:	str	w3, [sp, #280]
  43dcf0:	str	x2, [sp, #448]
  43dcf4:	add	x2, x2, #0x8
  43dcf8:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  43dcfc:	str	wzr, [sp, #104]
  43dd00:	add	x9, sp, #0x240
  43dd04:	add	x10, sp, #0x208
  43dd08:	mov	w3, w19
  43dd0c:	str	w3, [sp, #112]
  43dd10:	stp	xzr, xzr, [sp, #176]
  43dd14:	adrp	x4, 475000 <ASN1_generate_nconf@plt+0x56690>
  43dd18:	add	x23, x4, #0x110
  43dd1c:	stp	wzr, wzr, [x9, #-8]
  43dd20:	mov	w21, #0x0                   	// #0
  43dd24:	stp	wzr, wzr, [x9]
  43dd28:	mov	w22, #0x2                   	// #2
  43dd2c:	str	wzr, [sp, #216]
  43dd30:	mov	w27, #0x0                   	// #0
  43dd34:	str	wzr, [sp, #232]
  43dd38:	mov	w20, #0x0                   	// #0
  43dd3c:	str	wzr, [sp, #240]
  43dd40:	mov	w28, #0x0                   	// #0
  43dd44:	str	xzr, [sp, #248]
  43dd48:	mov	w19, #0x0                   	// #0
  43dd4c:	str	wzr, [sp, #256]
  43dd50:	str	wzr, [sp, #260]
  43dd54:	str	wzr, [sp, #272]
  43dd58:	str	wzr, [sp, #284]
  43dd5c:	str	xzr, [sp, #296]
  43dd60:	str	wzr, [sp, #312]
  43dd64:	str	wzr, [sp, #352]
  43dd68:	str	wzr, [sp, #360]
  43dd6c:	str	wzr, [sp, #368]
  43dd70:	str	wzr, [sp, #372]
  43dd74:	str	xzr, [sp, #384]
  43dd78:	stp	xzr, xzr, [sp, #416]
  43dd7c:	str	wzr, [sp, #432]
  43dd80:	str	wzr, [sp, #436]
  43dd84:	str	xzr, [sp, #440]
  43dd88:	str	xzr, [sp, #544]
  43dd8c:	str	xzr, [sp, #552]
  43dd90:	str	xzr, [sp, #560]
  43dd94:	str	xzr, [sp, #584]
  43dd98:	stp	xzr, xzr, [sp, #336]
  43dd9c:	stp	wzr, wzr, [x10, #-8]
  43dda0:	stp	wzr, wzr, [x10]
  43dda4:	str	wzr, [sp, #116]
  43dda8:	str	xzr, [sp, #120]
  43ddac:	stp	xzr, xzr, [sp, #128]
  43ddb0:	str	xzr, [sp, #160]
  43ddb4:	str	wzr, [sp, #208]
  43ddb8:	str	wzr, [sp, #276]
  43ddbc:	str	xzr, [sp, #288]
  43ddc0:	str	wzr, [sp, #304]
  43ddc4:	str	wzr, [sp, #320]
  43ddc8:	str	wzr, [sp, #324]
  43ddcc:	str	wzr, [sp, #328]
  43ddd0:	str	xzr, [sp, #376]
  43ddd4:	stp	xzr, xzr, [sp, #392]
  43ddd8:	str	xzr, [sp, #408]
  43dddc:	stp	xzr, xzr, [sp, #456]
  43dde0:	stp	xzr, xzr, [sp, #472]
  43dde4:	str	wzr, [sp, #488]
  43dde8:	str	wzr, [sp, #492]
  43ddec:	stp	xzr, xzr, [sp, #496]
  43ddf0:	str	xzr, [sp, #528]
  43ddf4:	str	wzr, [sp, #536]
  43ddf8:	str	wzr, [sp, #540]
  43ddfc:	str	xzr, [sp, #264]
  43de00:	str	x0, [x25, #72]
  43de04:	str	xzr, [sp, #168]
  43de08:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43de0c:	cbz	w0, 43e098 <ASN1_generate_nconf@plt+0x1f728>
  43de10:	cmp	w22, #0x1
  43de14:	b.eq	43e21c <ASN1_generate_nconf@plt+0x1f8ac>  // b.none
  43de18:	cmp	w22, #0x0
  43de1c:	ccmp	w0, #0x8, #0x0, eq  // eq = none
  43de20:	b.eq	43e294 <ASN1_generate_nconf@plt+0x1f924>  // b.none
  43de24:	cmp	w0, #0x32
  43de28:	mov	w1, #0x37                  	// #55
  43de2c:	ccmp	w0, w1, #0x4, ne  // ne = any
  43de30:	b.eq	43dea8 <ASN1_generate_nconf@plt+0x1f538>  // b.none
  43de34:	sub	w1, w0, #0x34
  43de38:	and	w1, w1, #0xfffffffb
  43de3c:	cmp	w1, #0x2
  43de40:	b.ls	43dea8 <ASN1_generate_nconf@plt+0x1f538>  // b.plast
  43de44:	sub	w1, w0, #0xbb9
  43de48:	and	w2, w27, #0x1
  43de4c:	cmp	w1, #0x4
  43de50:	b.hi	43e050 <ASN1_generate_nconf@plt+0x1f6e0>  // b.pmore
  43de54:	cbnz	w27, 43debc <ASN1_generate_nconf@plt+0x1f54c>
  43de58:	ldr	w0, [sp, #104]
  43de5c:	add	w0, w0, #0x1
  43de60:	str	w0, [sp, #104]
  43de64:	ldr	x0, [sp, #168]
  43de68:	cbz	x0, 43f00c <ASN1_generate_nconf@plt+0x2069c>
  43de6c:	bl	45d1c0 <ASN1_generate_nconf@plt+0x3e850>
  43de70:	mov	x1, x0
  43de74:	ldr	x0, [sp, #168]
  43de78:	bl	41cf70 <OPENSSL_sk_push@plt>
  43de7c:	cbz	w0, 43de94 <ASN1_generate_nconf@plt+0x1f524>
  43de80:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43de84:	mov	x1, x0
  43de88:	ldr	x0, [sp, #168]
  43de8c:	bl	41cf70 <OPENSSL_sk_push@plt>
  43de90:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43de94:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43de98:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43de9c:	add	x1, x1, #0xd48
  43dea0:	ldr	x2, [x25, #72]
  43dea4:	b	43e2a4 <ASN1_generate_nconf@plt+0x1f934>
  43dea8:	cmp	w27, #0x1
  43deac:	b.eq	43e2c0 <ASN1_generate_nconf@plt+0x1f950>  // b.none
  43deb0:	sub	w1, w0, #0xbb9
  43deb4:	cmp	w1, #0x4
  43deb8:	b.hi	43e048 <ASN1_generate_nconf@plt+0x1f6d8>  // b.pmore
  43debc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43dec0:	add	x1, x1, #0x490
  43dec4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43dec8:	mov	w27, #0x1                   	// #1
  43decc:	ldr	x0, [x0, #56]
  43ded0:	mov	x22, #0x0                   	// #0
  43ded4:	stp	xzr, xzr, [sp, #120]
  43ded8:	str	xzr, [sp, #136]
  43dedc:	bl	419740 <BIO_printf@plt>
  43dee0:	ldr	x0, [x25, #16]
  43dee4:	bl	419800 <SSL_SESSION_free@plt>
  43dee8:	ldr	x0, [x25, #32]
  43deec:	mov	x1, x24
  43def0:	mov	w2, #0xc30                 	// #3120
  43def4:	bl	41b1e0 <CRYPTO_free@plt>
  43def8:	mov	x0, x22
  43defc:	bl	419ba0 <SSL_CTX_free@plt>
  43df00:	mov	x1, #0x0                   	// #0
  43df04:	mov	x0, #0x0                   	// #0
  43df08:	bl	460088 <ASN1_generate_nconf@plt+0x41718>
  43df0c:	ldr	x0, [sp, #128]
  43df10:	bl	41e260 <X509_free@plt>
  43df14:	ldr	x0, [sp, #120]
  43df18:	adrp	x1, 41d000 <BIO_test_flags@plt>
  43df1c:	add	x1, x1, #0x10
  43df20:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43df24:	ldr	x0, [sp, #136]
  43df28:	bl	41d9c0 <EVP_PKEY_free@plt>
  43df2c:	ldr	x0, [sp, #664]
  43df30:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  43df34:	add	x1, x1, #0x260
  43df38:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43df3c:	ldr	x0, [sp, #728]
  43df40:	mov	x1, x24
  43df44:	mov	w2, #0xc38                 	// #3128
  43df48:	bl	41b1e0 <CRYPTO_free@plt>
  43df4c:	ldr	x0, [sp, #792]
  43df50:	mov	x1, x24
  43df54:	mov	w2, #0xc3a                 	// #3130
  43df58:	bl	41b1e0 <CRYPTO_free@plt>
  43df5c:	ldr	x0, [sp, #680]
  43df60:	mov	x1, x24
  43df64:	mov	w2, #0xc3c                 	// #3132
  43df68:	bl	41b1e0 <CRYPTO_free@plt>
  43df6c:	ldr	x0, [sp, #688]
  43df70:	mov	x1, x24
  43df74:	mov	w2, #0xc3d                 	// #3133
  43df78:	bl	41b1e0 <CRYPTO_free@plt>
  43df7c:	ldr	x0, [sp, #696]
  43df80:	mov	x1, x24
  43df84:	mov	w2, #0xc3e                 	// #3134
  43df88:	bl	41b1e0 <CRYPTO_free@plt>
  43df8c:	ldr	x0, [sp, #704]
  43df90:	mov	x1, x24
  43df94:	mov	w2, #0xc3f                 	// #3135
  43df98:	bl	41b1e0 <CRYPTO_free@plt>
  43df9c:	ldr	x0, [sp, #192]
  43dfa0:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  43dfa4:	ldr	x0, [sp, #672]
  43dfa8:	bl	45f440 <ASN1_generate_nconf@plt+0x40ad0>
  43dfac:	ldr	x0, [sp, #168]
  43dfb0:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43dfb4:	ldr	x0, [sp, #160]
  43dfb8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  43dfbc:	mov	x0, x26
  43dfc0:	bl	41b220 <SSL_CONF_CTX_free@plt>
  43dfc4:	ldr	x0, [sp, #200]
  43dfc8:	mov	x2, x24
  43dfcc:	mov	w3, #0xc45                 	// #3141
  43dfd0:	mov	x1, #0x2000                	// #8192
  43dfd4:	bl	41e930 <CRYPTO_clear_free@plt>
  43dfd8:	ldr	x0, [sp, #152]
  43dfdc:	mov	x2, x24
  43dfe0:	mov	w3, #0xc46                 	// #3142
  43dfe4:	mov	x1, #0x2000                	// #8192
  43dfe8:	bl	41e930 <CRYPTO_clear_free@plt>
  43dfec:	ldr	x0, [sp, #144]
  43dff0:	mov	x2, x24
  43dff4:	mov	w3, #0xc47                 	// #3143
  43dff8:	mov	x1, #0x2000                	// #8192
  43dffc:	bl	41e930 <CRYPTO_clear_free@plt>
  43e000:	ldr	x0, [sp, #184]
  43e004:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  43e008:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e00c:	ldr	x0, [x0, #2384]
  43e010:	bl	41df00 <BIO_free@plt>
  43e014:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e018:	str	xzr, [x0, #2384]
  43e01c:	ldr	x0, [sp, #176]
  43e020:	bl	41df00 <BIO_free@plt>
  43e024:	mov	w0, w27
  43e028:	ldp	x29, x30, [sp]
  43e02c:	ldp	x19, x20, [sp, #16]
  43e030:	ldp	x21, x22, [sp, #32]
  43e034:	ldp	x23, x24, [sp, #48]
  43e038:	ldp	x25, x26, [sp, #64]
  43e03c:	ldp	x27, x28, [sp, #80]
  43e040:	add	sp, sp, #0x500
  43e044:	ret
  43e048:	mov	w27, #0x1                   	// #1
  43e04c:	mov	w2, w27
  43e050:	ldr	w3, [sp, #104]
  43e054:	cmp	w3, #0x0
  43e058:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43e05c:	b.ne	43debc <ASN1_generate_nconf@plt+0x1f54c>  // b.any
  43e060:	cmp	w0, #0x5e
  43e064:	b.gt	43e120 <ASN1_generate_nconf@plt+0x1f7b0>
  43e068:	cmn	w0, #0x1
  43e06c:	b.lt	43de08 <ASN1_generate_nconf@plt+0x1f498>  // b.tstop
  43e070:	add	w1, w0, #0x1
  43e074:	cmp	w1, #0x5f
  43e078:	b.hi	43de08 <ASN1_generate_nconf@plt+0x1f498>  // b.pmore
  43e07c:	ldrh	w1, [x23, w1, uxtw #1]
  43e080:	adr	x2, 43e08c <ASN1_generate_nconf@plt+0x1f71c>
  43e084:	add	x1, x2, w1, sxth #2
  43e088:	br	x1
  43e08c:	mov	w28, #0x1                   	// #1
  43e090:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  43e094:	cbnz	w0, 43de10 <ASN1_generate_nconf@plt+0x1f4a0>
  43e098:	ldr	w0, [sp, #240]
  43e09c:	cmp	w0, #0x1
  43e0a0:	b.gt	43ef94 <ASN1_generate_nconf@plt+0x20624>
  43e0a4:	ldr	w0, [sp, #256]
  43e0a8:	cbz	w0, 43e2e4 <ASN1_generate_nconf@plt+0x1f974>
  43e0ac:	ldr	x0, [sp, #248]
  43e0b0:	cbnz	x0, 43eed8 <ASN1_generate_nconf@plt+0x20568>
  43e0b4:	ldr	x0, [sp, #264]
  43e0b8:	cbz	x0, 43e2e4 <ASN1_generate_nconf@plt+0x1f974>
  43e0bc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e0c0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e0c4:	ldr	x2, [x25, #72]
  43e0c8:	add	x1, x1, #0x5d0
  43e0cc:	ldr	x0, [x19, #56]
  43e0d0:	bl	419740 <BIO_printf@plt>
  43e0d4:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43e0d8:	mov	w19, #0x1                   	// #1
  43e0dc:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e0e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e0e4:	add	x2, sp, #0x28c
  43e0e8:	mov	x1, #0x2                   	// #2
  43e0ec:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43e0f0:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e0f4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e0f8:	ldr	x0, [x19, #56]
  43e0fc:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  43e100:	ldr	x2, [x25, #72]
  43e104:	add	x1, x1, #0xd68
  43e108:	mov	w27, #0x1                   	// #1
  43e10c:	mov	x22, #0x0                   	// #0
  43e110:	stp	xzr, xzr, [sp, #120]
  43e114:	bl	419740 <BIO_printf@plt>
  43e118:	str	xzr, [sp, #136]
  43e11c:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e120:	cmp	w0, #0xbdb
  43e124:	b.eq	43ef38 <ASN1_generate_nconf@plt+0x205c8>  // b.none
  43e128:	b.le	43e14c <ASN1_generate_nconf@plt+0x1f7dc>
  43e12c:	cmp	w0, #0xbdf
  43e130:	b.eq	43ef44 <ASN1_generate_nconf@plt+0x205d4>  // b.none
  43e134:	b.le	43e17c <ASN1_generate_nconf@plt+0x1f80c>
  43e138:	cmp	w0, #0xbe0
  43e13c:	b.eq	43e208 <ASN1_generate_nconf@plt+0x1f898>  // b.none
  43e140:	cmp	w0, #0xbe1
  43e144:	csinc	w21, w21, wzr, ne  // ne = any
  43e148:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e14c:	cmp	w0, #0xbd8
  43e150:	b.eq	43e24c <ASN1_generate_nconf@plt+0x1f8dc>  // b.none
  43e154:	b.le	43e198 <ASN1_generate_nconf@plt+0x1f828>
  43e158:	cmp	w0, #0xbd9
  43e15c:	b.eq	43e214 <ASN1_generate_nconf@plt+0x1f8a4>  // b.none
  43e160:	cmp	w0, #0xbda
  43e164:	b.ne	43de08 <ASN1_generate_nconf@plt+0x1f498>  // b.any
  43e168:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e16c:	str	x0, [sp, #136]
  43e170:	mov	w0, #0x8                   	// #8
  43e174:	str	w0, [sp, #648]
  43e178:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e17c:	cmp	w0, #0xbdd
  43e180:	b.eq	43e244 <ASN1_generate_nconf@plt+0x1f8d4>  // b.none
  43e184:	cmp	w0, #0xbde
  43e188:	b.ne	43e1c4 <ASN1_generate_nconf@plt+0x1f854>  // b.any
  43e18c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e190:	str	x0, [sp, #424]
  43e194:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e198:	cmp	w0, #0x5de
  43e19c:	b.gt	43e1d0 <ASN1_generate_nconf@plt+0x1f860>
  43e1a0:	cmp	w0, #0x5dc
  43e1a4:	b.gt	43ef18 <ASN1_generate_nconf@plt+0x205a8>
  43e1a8:	sub	w1, w0, #0x3e9
  43e1ac:	cmp	w1, #0x5
  43e1b0:	b.hi	43de08 <ASN1_generate_nconf@plt+0x1f498>  // b.pmore
  43e1b4:	add	x1, sp, #0x2a0
  43e1b8:	bl	45f600 <ASN1_generate_nconf@plt+0x40c90>
  43e1bc:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e1c0:	b	43e8f4 <ASN1_generate_nconf@plt+0x1ff84>
  43e1c4:	cmp	w0, #0xbdc
  43e1c8:	csinc	w20, w20, wzr, ne  // ne = any
  43e1cc:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e1d0:	cmp	w0, #0x7ee
  43e1d4:	b.gt	43e1fc <ASN1_generate_nconf@plt+0x1f88c>
  43e1d8:	cmp	w0, #0x7d0
  43e1dc:	b.le	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e1e0:	ldr	x1, [sp, #192]
  43e1e4:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  43e1e8:	cbz	w0, 43e8f4 <ASN1_generate_nconf@plt+0x1ff84>
  43e1ec:	ldr	w0, [sp, #324]
  43e1f0:	add	w0, w0, #0x1
  43e1f4:	str	w0, [sp, #324]
  43e1f8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e1fc:	cmp	w1, #0x1d
  43e200:	b.hi	43de08 <ASN1_generate_nconf@plt+0x1f498>  // b.pmore
  43e204:	b	43de64 <ASN1_generate_nconf@plt+0x1f4f4>
  43e208:	mov	w0, #0x1                   	// #1
  43e20c:	str	w0, [sp, #116]
  43e210:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e214:	str	wzr, [sp, #112]
  43e218:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e21c:	sub	w1, w0, #0x2
  43e220:	cmp	w1, #0x4
  43e224:	b.hi	43de24 <ASN1_generate_nconf@plt+0x1f4b4>  // b.pmore
  43e228:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e22c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e230:	mov	w27, w22
  43e234:	add	x1, x1, #0x3e8
  43e238:	ldr	x0, [x0, #56]
  43e23c:	ldr	x2, [x25, #72]
  43e240:	b	43e2ac <ASN1_generate_nconf@plt+0x1f93c>
  43e244:	mov	w20, #0x0                   	// #0
  43e248:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e24c:	mov	w0, #0x1                   	// #1
  43e250:	str	w0, [sp, #208]
  43e254:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e258:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e25c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e260:	ldr	x2, [x25, #72]
  43e264:	add	x1, x1, #0x3b8
  43e268:	ldr	x0, [x0, #56]
  43e26c:	mov	w27, #0x1                   	// #1
  43e270:	mov	x22, #0x0                   	// #0
  43e274:	stp	xzr, xzr, [sp, #144]
  43e278:	stp	xzr, xzr, [sp, #176]
  43e27c:	bl	419740 <BIO_printf@plt>
  43e280:	stp	xzr, xzr, [sp, #120]
  43e284:	str	xzr, [sp, #136]
  43e288:	stp	xzr, xzr, [sp, #160]
  43e28c:	str	xzr, [sp, #200]
  43e290:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e294:	ldr	x2, [x25, #72]
  43e298:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e29c:	add	x1, x1, #0x428
  43e2a0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e2a4:	ldr	x0, [x0, #56]
  43e2a8:	mov	w27, #0x1                   	// #1
  43e2ac:	mov	x22, #0x0                   	// #0
  43e2b0:	stp	xzr, xzr, [sp, #120]
  43e2b4:	str	xzr, [sp, #136]
  43e2b8:	bl	419740 <BIO_printf@plt>
  43e2bc:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e2c0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e2c4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e2c8:	mov	x22, #0x0                   	// #0
  43e2cc:	add	x1, x1, #0x468
  43e2d0:	ldr	x0, [x0, #56]
  43e2d4:	stp	xzr, xzr, [sp, #120]
  43e2d8:	str	xzr, [sp, #136]
  43e2dc:	bl	419740 <BIO_printf@plt>
  43e2e0:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e2e4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  43e2e8:	cmp	w0, #0x1
  43e2ec:	b.eq	43eef4 <ASN1_generate_nconf@plt+0x20584>  // b.none
  43e2f0:	cbnz	w0, 43e0f4 <ASN1_generate_nconf@plt+0x1f784>
  43e2f4:	ldr	w0, [sp, #216]
  43e2f8:	cmp	w0, #0x304
  43e2fc:	ldr	x0, [sp, #384]
  43e300:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  43e304:	b.ne	43f0b0 <ASN1_generate_nconf@plt+0x20740>  // b.any
  43e308:	ldr	x1, [sp, #136]
  43e30c:	ldr	x0, [sp, #680]
  43e310:	ldr	x27, [sp, #696]
  43e314:	ldr	x22, [sp, #704]
  43e318:	cbz	x1, 43f034 <ASN1_generate_nconf@plt+0x206c4>
  43e31c:	cbz	x0, 43f0e4 <ASN1_generate_nconf@plt+0x20774>
  43e320:	ldr	x0, [sp, #136]
  43e324:	add	x1, sp, #0x2b8
  43e328:	add	x2, sp, #0x2c0
  43e32c:	mov	w3, #0x0                   	// #0
  43e330:	bl	419a60 <BIO_parse_hostserv@plt>
  43e334:	mov	w23, w0
  43e338:	ldr	x1, [sp, #696]
  43e33c:	cmp	x1, x27
  43e340:	b.eq	43e354 <ASN1_generate_nconf@plt+0x1f9e4>  // b.none
  43e344:	mov	x0, x27
  43e348:	mov	x1, x24
  43e34c:	mov	w2, #0x61b                 	// #1563
  43e350:	bl	41b1e0 <CRYPTO_free@plt>
  43e354:	ldr	x0, [sp, #704]
  43e358:	cmp	x0, x22
  43e35c:	b.eq	43e370 <ASN1_generate_nconf@plt+0x1fa00>  // b.none
  43e360:	mov	x0, x22
  43e364:	mov	x1, x24
  43e368:	mov	w2, #0x61d                 	// #1565
  43e36c:	bl	41b1e0 <CRYPTO_free@plt>
  43e370:	cbz	w23, 43f100 <ASN1_generate_nconf@plt+0x20790>
  43e374:	ldr	x0, [sp, #688]
  43e378:	cbz	x0, 43e390 <ASN1_generate_nconf@plt+0x1fa20>
  43e37c:	add	x2, sp, #0x2d0
  43e380:	add	x1, sp, #0x2c8
  43e384:	mov	w3, #0x0                   	// #0
  43e388:	bl	419a60 <BIO_parse_hostserv@plt>
  43e38c:	cbz	w0, 43f154 <ASN1_generate_nconf@plt+0x207e4>
  43e390:	ldr	w0, [sp, #276]
  43e394:	cmp	w0, #0x1
  43e398:	ldr	w0, [sp, #280]
  43e39c:	ccmp	w0, #0x1, #0x4, eq  // eq = none
  43e3a0:	b.ne	43f0d0 <ASN1_generate_nconf@plt+0x20760>  // b.any
  43e3a4:	ldr	x1, [sp, #384]
  43e3a8:	mov	w0, #0xffffffff            	// #-1
  43e3ac:	str	w0, [x25, #48]
  43e3b0:	cbz	x1, 43f0c8 <ASN1_generate_nconf@plt+0x20758>
  43e3b4:	add	x0, x25, #0x28
  43e3b8:	bl	459b78 <ASN1_generate_nconf@plt+0x3b208>
  43e3bc:	str	x0, [x25, #32]
  43e3c0:	str	x0, [sp, #136]
  43e3c4:	cbz	x0, 43f1b8 <ASN1_generate_nconf@plt+0x20848>
  43e3c8:	ldr	x0, [sp, #528]
  43e3cc:	add	x2, sp, #0x2d8
  43e3d0:	mov	x3, #0x0                   	// #0
  43e3d4:	mov	x1, #0x0                   	// #0
  43e3d8:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  43e3dc:	cbz	w0, 43f168 <ASN1_generate_nconf@plt+0x207f8>
  43e3e0:	ldr	x0, [sp, #408]
  43e3e4:	cbz	x0, 43f114 <ASN1_generate_nconf@plt+0x207a4>
  43e3e8:	ldr	w1, [sp, #640]
  43e3ec:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e3f0:	ldr	x4, [sp, #184]
  43e3f4:	add	x5, x5, #0x7c8
  43e3f8:	ldr	x0, [sp, #408]
  43e3fc:	mov	w2, #0x0                   	// #0
  43e400:	ldr	x3, [sp, #728]
  43e404:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43e408:	str	x0, [sp, #136]
  43e40c:	cbz	x0, 43f284 <ASN1_generate_nconf@plt+0x20914>
  43e410:	ldr	x0, [sp, #128]
  43e414:	cbz	x0, 43e434 <ASN1_generate_nconf@plt+0x1fac4>
  43e418:	ldr	w1, [sp, #636]
  43e41c:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e420:	ldr	x0, [sp, #128]
  43e424:	add	x2, x2, #0x7f0
  43e428:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  43e42c:	str	x0, [sp, #128]
  43e430:	cbz	x0, 43f2a4 <ASN1_generate_nconf@plt+0x20934>
  43e434:	ldr	x0, [sp, #376]
  43e438:	cbz	x0, 43e45c <ASN1_generate_nconf@plt+0x1faec>
  43e43c:	ldr	x0, [sp, #376]
  43e440:	adrp	x4, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e444:	add	x1, sp, #0x298
  43e448:	add	x4, x4, #0x808
  43e44c:	mov	x3, #0x0                   	// #0
  43e450:	mov	w2, #0x8005                	// #32773
  43e454:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  43e458:	cbz	w0, 43f188 <ASN1_generate_nconf@plt+0x20818>
  43e45c:	ldr	x0, [sp, #120]
  43e460:	cbz	x0, 43e490 <ASN1_generate_nconf@plt+0x1fb20>
  43e464:	ldr	w1, [sp, #652]
  43e468:	ldr	x0, [sp, #120]
  43e46c:	bl	45a7d8 <ASN1_generate_nconf@plt+0x3be68>
  43e470:	mov	x22, x0
  43e474:	cbz	x0, 43f234 <ASN1_generate_nconf@plt+0x208c4>
  43e478:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43e47c:	str	x0, [sp, #120]
  43e480:	cbz	x0, 43f124 <ASN1_generate_nconf@plt+0x207b4>
  43e484:	mov	x1, x22
  43e488:	bl	41cf70 <OPENSSL_sk_push@plt>
  43e48c:	cbz	w0, 43f124 <ASN1_generate_nconf@plt+0x207b4>
  43e490:	add	x0, sp, #0x2a0
  43e494:	bl	45f4b0 <ASN1_generate_nconf@plt+0x40b40>
  43e498:	cbz	w0, 43f17c <ASN1_generate_nconf@plt+0x2080c>
  43e49c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e4a0:	ldr	x0, [x0, #2384]
  43e4a4:	cbz	x0, 43f1dc <ASN1_generate_nconf@plt+0x2086c>
  43e4a8:	ldr	x0, [sp, #552]
  43e4ac:	add	x2, sp, #0x318
  43e4b0:	mov	x3, #0x0                   	// #0
  43e4b4:	mov	x1, #0x0                   	// #0
  43e4b8:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  43e4bc:	cbz	w0, 43f198 <ASN1_generate_nconf@plt+0x20828>
  43e4c0:	ldr	x0, [sp, #224]
  43e4c4:	bl	41db50 <SSL_CTX_new@plt>
  43e4c8:	mov	x22, x0
  43e4cc:	cbz	x0, 43f3c4 <ASN1_generate_nconf@plt+0x20a54>
  43e4d0:	mov	x3, #0x0                   	// #0
  43e4d4:	mov	x2, #0x4                   	// #4
  43e4d8:	mov	w1, #0x4e                  	// #78
  43e4dc:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43e4e0:	ldr	w0, [sp, #304]
  43e4e4:	cbnz	w0, 43f5c8 <ASN1_generate_nconf@plt+0x20c58>
  43e4e8:	ldr	x1, [sp, #168]
  43e4ec:	mov	x2, x22
  43e4f0:	mov	x0, x26
  43e4f4:	mov	w27, #0x1                   	// #1
  43e4f8:	bl	45fd70 <ASN1_generate_nconf@plt+0x41400>
  43e4fc:	cbz	w0, 43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e500:	ldr	x0, [sp, #416]
  43e504:	cbz	x0, 43e518 <ASN1_generate_nconf@plt+0x1fba8>
  43e508:	mov	x1, x0
  43e50c:	mov	x0, x22
  43e510:	bl	41e080 <SSL_CTX_config@plt>
  43e514:	cbz	w0, 43f3a0 <ASN1_generate_nconf@plt+0x20a30>
  43e518:	ldr	w0, [sp, #216]
  43e51c:	cbnz	w0, 43f5a8 <ASN1_generate_nconf@plt+0x20c38>
  43e520:	ldr	w0, [sp, #232]
  43e524:	cbnz	w0, 43f588 <ASN1_generate_nconf@plt+0x20c18>
  43e528:	ldr	w0, [sp, #324]
  43e52c:	cbnz	w0, 43f568 <ASN1_generate_nconf@plt+0x20bf8>
  43e530:	ldr	w0, [sp, #572]
  43e534:	cbnz	w0, 43f550 <ASN1_generate_nconf@plt+0x20be0>
  43e538:	ldr	w0, [sp, #352]
  43e53c:	cbnz	w0, 43f514 <ASN1_generate_nconf@plt+0x20ba4>
  43e540:	ldr	w0, [sp, #360]
  43e544:	cbnz	w0, 43f480 <ASN1_generate_nconf@plt+0x20b10>
  43e548:	ldr	w0, [sp, #368]
  43e54c:	cbnz	w0, 43f444 <ASN1_generate_nconf@plt+0x20ad4>
  43e550:	ldr	w0, [sp, #516]
  43e554:	cmp	w0, #0x0
  43e558:	b.le	43e568 <ASN1_generate_nconf@plt+0x1fbf8>
  43e55c:	sxtw	x1, w0
  43e560:	mov	x0, x22
  43e564:	bl	41ae30 <SSL_CTX_set_default_read_buffer_len@plt>
  43e568:	ldr	w0, [sp, #284]
  43e56c:	cbz	w0, 43e580 <ASN1_generate_nconf@plt+0x1fc10>
  43e570:	mov	w1, w0
  43e574:	mov	x0, x22
  43e578:	bl	41e7c0 <SSL_CTX_set_tlsext_max_fragment_length@plt>
  43e57c:	cbz	w0, 43f4bc <ASN1_generate_nconf@plt+0x20b4c>
  43e580:	ldp	x4, x3, [sp, #456]
  43e584:	mov	w6, w19
  43e588:	ldp	x1, x2, [sp, #472]
  43e58c:	mov	x0, x22
  43e590:	ldr	x5, [sp, #120]
  43e594:	bl	45ff00 <ASN1_generate_nconf@plt+0x41590>
  43e598:	cbz	w0, 43f408 <ASN1_generate_nconf@plt+0x20a98>
  43e59c:	ldr	x0, [sp, #400]
  43e5a0:	cbz	x0, 43e5c8 <ASN1_generate_nconf@plt+0x1fc58>
  43e5a4:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43e5a8:	mov	x23, x0
  43e5ac:	cbz	x0, 43f4e0 <ASN1_generate_nconf@plt+0x20b70>
  43e5b0:	ldr	x1, [sp, #400]
  43e5b4:	bl	41e5b0 <SSL_add_file_cert_subjects_to_stack@plt>
  43e5b8:	cbz	w0, 43f4e0 <ASN1_generate_nconf@plt+0x20b70>
  43e5bc:	mov	x1, x23
  43e5c0:	mov	x0, x22
  43e5c4:	bl	41d360 <SSL_CTX_set0_CA_list@plt>
  43e5c8:	ldr	x0, [sp, #344]
  43e5cc:	cbz	x0, 43e5e8 <ASN1_generate_nconf@plt+0x1fc78>
  43e5d0:	mov	x1, x0
  43e5d4:	mov	x0, x22
  43e5d8:	bl	41d200 <SSL_CTX_set_client_cert_engine@plt>
  43e5dc:	cbz	w0, 43f418 <ASN1_generate_nconf@plt+0x20aa8>
  43e5e0:	ldr	x0, [sp, #344]
  43e5e4:	bl	41c930 <ENGINE_free@plt>
  43e5e8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e5ec:	ldr	x0, [x23, #2640]
  43e5f0:	cbz	x0, 43f3d8 <ASN1_generate_nconf@plt+0x20a68>
  43e5f4:	ldr	w0, [x25, #12]
  43e5f8:	cbnz	w0, 43f310 <ASN1_generate_nconf@plt+0x209a0>
  43e5fc:	mov	x0, x22
  43e600:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43e604:	add	x1, x1, #0xa80
  43e608:	bl	41d9e0 <SSL_CTX_set_psk_client_callback@plt>
  43e60c:	ldr	x0, [sp, #296]
  43e610:	cbz	x0, 43f2fc <ASN1_generate_nconf@plt+0x2098c>
  43e614:	ldr	x0, [sp, #296]
  43e618:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  43e61c:	add	x1, x1, #0x170
  43e620:	bl	41b1c0 <BIO_new_file@plt>
  43e624:	mov	x23, x0
  43e628:	cbz	x0, 43f2e8 <ASN1_generate_nconf@plt+0x20978>
  43e62c:	mov	x1, #0x0                   	// #0
  43e630:	mov	x3, #0x0                   	// #0
  43e634:	mov	x2, #0x0                   	// #0
  43e638:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  43e63c:	mov	x1, x0
  43e640:	mov	x0, x23
  43e644:	str	x1, [x25, #16]
  43e648:	bl	41df00 <BIO_free@plt>
  43e64c:	ldr	x0, [x25, #16]
  43e650:	cbz	x0, 43f2c0 <ASN1_generate_nconf@plt+0x20950>
  43e654:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43e658:	mov	x0, x22
  43e65c:	add	x1, x1, #0xc80
  43e660:	bl	41bae0 <SSL_CTX_set_psk_use_session_callback@plt>
  43e664:	ldr	x0, [sp, #560]
  43e668:	cbz	x0, 43e67c <ASN1_generate_nconf@plt+0x1fd0c>
  43e66c:	mov	x1, x0
  43e670:	mov	x0, x22
  43e674:	bl	41a750 <SSL_CTX_set_tlsext_use_srtp@plt>
  43e678:	cbnz	w0, 43f3e4 <ASN1_generate_nconf@plt+0x20a74>
  43e67c:	ldr	x1, [sp, #672]
  43e680:	cbz	x1, 43e68c <ASN1_generate_nconf@plt+0x1fd1c>
  43e684:	mov	x0, x22
  43e688:	bl	45f430 <ASN1_generate_nconf@plt+0x40ac0>
  43e68c:	ldr	x0, [x25, #32]
  43e690:	add	x2, x25, #0x20
  43e694:	cbz	x0, 43e6a8 <ASN1_generate_nconf@plt+0x1fd38>
  43e698:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43e69c:	mov	x0, x22
  43e6a0:	add	x1, x1, #0x978
  43e6a4:	bl	41c560 <SSL_CTX_set_next_proto_select_cb@plt>
  43e6a8:	ldr	x0, [sp, #544]
  43e6ac:	cbz	x0, 43e6e8 <ASN1_generate_nconf@plt+0x1fd78>
  43e6b0:	mov	x1, x0
  43e6b4:	add	x0, sp, #0x2f8
  43e6b8:	bl	459b78 <ASN1_generate_nconf@plt+0x3b208>
  43e6bc:	mov	x23, x0
  43e6c0:	cbz	x0, 43f344 <ASN1_generate_nconf@plt+0x209d4>
  43e6c4:	ldr	w2, [sp, #760]
  43e6c8:	mov	x1, x0
  43e6cc:	mov	x0, x22
  43e6d0:	bl	41d7e0 <SSL_CTX_set_alpn_protos@plt>
  43e6d4:	cbnz	w0, 43f328 <ASN1_generate_nconf@plt+0x209b8>
  43e6d8:	mov	x0, x23
  43e6dc:	mov	x1, x24
  43e6e0:	mov	w2, #0x747                 	// #1863
  43e6e4:	bl	41b1e0 <CRYPTO_free@plt>
  43e6e8:	ldr	w0, [sp, #312]
  43e6ec:	cbz	w0, 43f360 <ASN1_generate_nconf@plt+0x209f0>
  43e6f0:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43e6f4:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  43e6f8:	add	x1, x1, #0x8e8
  43e6fc:	add	x0, x0, #0xaa8
  43e700:	mov	x27, #0x0                   	// #0
  43e704:	str	x1, [sp, #104]
  43e708:	str	x0, [sp, #216]
  43e70c:	b	43e720 <ASN1_generate_nconf@plt+0x1fdb0>
  43e710:	ldr	w0, [sp, #312]
  43e714:	add	x27, x27, #0x1
  43e718:	cmp	w0, w27
  43e71c:	b.le	43f360 <ASN1_generate_nconf@plt+0x209f0>
  43e720:	add	x0, sp, #0x438
  43e724:	mov	x6, #0x0                   	// #0
  43e728:	ldr	x5, [sp, #104]
  43e72c:	mov	x4, #0x0                   	// #0
  43e730:	ldrh	w23, [x0, x27, lsl #1]
  43e734:	mov	x3, #0x0                   	// #0
  43e738:	mov	x0, x22
  43e73c:	mov	x2, #0x0                   	// #0
  43e740:	mov	w1, w23
  43e744:	bl	41afe0 <SSL_CTX_add_client_custom_ext@plt>
  43e748:	cbnz	w0, 43e710 <ASN1_generate_nconf@plt+0x1fda0>
  43e74c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43e750:	mov	w2, w23
  43e754:	ldr	x1, [sp, #216]
  43e758:	ldr	x0, [x0, #56]
  43e75c:	bl	419740 <BIO_printf@plt>
  43e760:	b	43e710 <ASN1_generate_nconf@plt+0x1fda0>
  43e764:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e768:	str	x0, [sp, #400]
  43e76c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e770:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e774:	str	x0, [sp, #440]
  43e778:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e77c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e780:	str	x0, [sp, #584]
  43e784:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e788:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e78c:	mov	w2, #0xa                   	// #10
  43e790:	mov	x1, #0x0                   	// #0
  43e794:	bl	41d2c0 <strtol@plt>
  43e798:	str	w0, [sp, #516]
  43e79c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e7a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e7a4:	mov	w2, #0xa                   	// #10
  43e7a8:	mov	x1, #0x0                   	// #0
  43e7ac:	bl	41d2c0 <strtol@plt>
  43e7b0:	str	w0, [sp, #368]
  43e7b4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e7b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e7bc:	mov	w2, #0xa                   	// #10
  43e7c0:	mov	x1, #0x0                   	// #0
  43e7c4:	bl	41d2c0 <strtol@plt>
  43e7c8:	str	w0, [sp, #360]
  43e7cc:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e7d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e7d4:	mov	w2, #0xa                   	// #10
  43e7d8:	mov	x1, #0x0                   	// #0
  43e7dc:	bl	41d2c0 <strtol@plt>
  43e7e0:	str	w0, [sp, #352]
  43e7e4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e7e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e7ec:	mov	w2, #0xa                   	// #10
  43e7f0:	mov	x1, #0x0                   	// #0
  43e7f4:	bl	41d2c0 <strtol@plt>
  43e7f8:	cmp	w0, #0x800
  43e7fc:	mov	w3, w0
  43e800:	b.eq	43eff0 <ASN1_generate_nconf@plt+0x20680>  // b.none
  43e804:	b.gt	43ef24 <ASN1_generate_nconf@plt+0x205b4>
  43e808:	cmp	w0, #0x200
  43e80c:	b.eq	43efb0 <ASN1_generate_nconf@plt+0x20640>  // b.none
  43e810:	cmp	w0, #0x400
  43e814:	b.ne	43efd4 <ASN1_generate_nconf@plt+0x20664>  // b.any
  43e818:	mov	w0, #0x2                   	// #2
  43e81c:	str	w0, [sp, #284]
  43e820:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e824:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e828:	mov	x1, #0x0                   	// #0
  43e82c:	mov	w2, #0xa                   	// #10
  43e830:	bl	41d2c0 <strtol@plt>
  43e834:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43e838:	str	w0, [x1, #3704]
  43e83c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e840:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e844:	str	x0, [x25, #56]
  43e848:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e84c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e850:	str	x0, [sp, #560]
  43e854:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e858:	mov	w0, #0x1                   	// #1
  43e85c:	str	w0, [sp, #572]
  43e860:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e864:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e868:	str	x0, [sp, #544]
  43e86c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e870:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e874:	str	x0, [sp, #384]
  43e878:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e87c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e880:	str	x0, [sp, #480]
  43e884:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e888:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e88c:	str	x0, [sp, #456]
  43e890:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e894:	mov	w0, #0x1                   	// #1
  43e898:	str	w0, [sp, #520]
  43e89c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e8a4:	str	x0, [sp, #496]
  43e8a8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8ac:	mov	w0, #0x1                   	// #1
  43e8b0:	str	w0, [sp, #512]
  43e8b4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8b8:	mov	w0, #0x5                   	// #5
  43e8bc:	str	w0, [sp, #320]
  43e8c0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8c4:	mov	w0, #0x1                   	// #1
  43e8c8:	str	w0, [sp, #256]
  43e8cc:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e8d4:	str	x0, [sp, #248]
  43e8d8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8dc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e8e0:	ldr	x1, [sp, #448]
  43e8e4:	add	x2, sp, #0x288
  43e8e8:	add	x1, x1, #0xfe0
  43e8ec:	bl	45c638 <ASN1_generate_nconf@plt+0x3dcc8>
  43e8f0:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e8f4:	mov	w27, #0x1                   	// #1
  43e8f8:	mov	x22, #0x0                   	// #0
  43e8fc:	stp	xzr, xzr, [sp, #120]
  43e900:	str	xzr, [sp, #136]
  43e904:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43e908:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e90c:	str	x0, [sp, #616]
  43e910:	bl	41e440 <strlen@plt>
  43e914:	mov	w4, w0
  43e918:	tbnz	w0, #31, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e91c:	ldr	x5, [sp, #616]
  43e920:	mov	x3, #0x0                   	// #0
  43e924:	mov	w0, #0x0                   	// #0
  43e928:	str	w20, [sp, #592]
  43e92c:	ldr	w20, [sp, #312]
  43e930:	str	w19, [sp, #600]
  43e934:	mov	x19, x3
  43e938:	str	w22, [sp, #608]
  43e93c:	mov	w22, w4
  43e940:	str	w21, [sp, #612]
  43e944:	mov	x21, x5
  43e948:	b	43e95c <ASN1_generate_nconf@plt+0x1ffec>
  43e94c:	add	w1, w19, #0x1
  43e950:	add	x19, x19, #0x1
  43e954:	cmp	w1, w22
  43e958:	b.gt	43ef7c <ASN1_generate_nconf@plt+0x2060c>
  43e95c:	cmp	w22, w19
  43e960:	b.eq	43e970 <ASN1_generate_nconf@plt+0x20000>  // b.none
  43e964:	ldrb	w1, [x21, x19]
  43e968:	cmp	w1, #0x2c
  43e96c:	b.ne	43e94c <ASN1_generate_nconf@plt+0x1ffdc>  // b.any
  43e970:	mov	x1, #0x0                   	// #0
  43e974:	add	x0, x21, w0, sxtw
  43e978:	mov	w2, #0xa                   	// #10
  43e97c:	bl	41d2c0 <strtol@plt>
  43e980:	add	x1, sp, #0x438
  43e984:	strh	w0, [x1, w20, sxtw #1]
  43e988:	add	w20, w20, #0x1
  43e98c:	cmp	w20, #0x64
  43e990:	b.eq	43efbc <ASN1_generate_nconf@plt+0x2064c>  // b.none
  43e994:	add	w0, w19, #0x1
  43e998:	mov	w1, w0
  43e99c:	b	43e950 <ASN1_generate_nconf@plt+0x1ffe0>
  43e9a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e9a4:	str	x0, [sp, #408]
  43e9a8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9ac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e9b0:	str	x0, [sp, #472]
  43e9b4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e9bc:	mov	w1, #0x1                   	// #1
  43e9c0:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  43e9c4:	str	x0, [sp, #184]
  43e9c8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43e9d0:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43e9d4:	add	x1, x1, #0x8a8
  43e9d8:	bl	41b1c0 <BIO_new_file@plt>
  43e9dc:	str	x0, [sp, #176]
  43e9e0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9e4:	mov	w0, #0x1                   	// #1
  43e9e8:	str	w0, [sp, #372]
  43e9ec:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9f0:	mov	w0, #0x1                   	// #1
  43e9f4:	str	w0, [sp, #580]
  43e9f8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43e9fc:	mov	w0, #0x1                   	// #1
  43ea00:	str	w0, [sp, #576]
  43ea04:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea08:	mov	w0, #0x1                   	// #1
  43ea0c:	str	w0, [x25, #12]
  43ea10:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea14:	str	wzr, [sp, #260]
  43ea18:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea1c:	mov	w0, #0x1                   	// #1
  43ea20:	str	w0, [sp, #260]
  43ea24:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea28:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ea2c:	bl	41d8b0 <ENGINE_by_id@plt>
  43ea30:	str	x0, [sp, #344]
  43ea34:	cbnz	x0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea38:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ea3c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ea40:	add	x1, x1, #0x4e0
  43ea44:	ldr	x0, [x19, #56]
  43ea48:	bl	419740 <BIO_printf@plt>
  43ea4c:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43ea50:	mov	w0, #0x1                   	// #1
  43ea54:	str	w0, [sp, #432]
  43ea58:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea5c:	mov	w0, #0x1                   	// #1
  43ea60:	str	w0, [x25, #8]
  43ea64:	str	w0, [sp, #260]
  43ea68:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea6c:	mov	w0, #0x1                   	// #1
  43ea70:	str	w0, [sp, #540]
  43ea74:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea78:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43ea7c:	mov	w0, #0x1                   	// #1
  43ea80:	str	w0, [x25, #8]
  43ea84:	str	w0, [x1, #1284]
  43ea88:	str	w0, [sp, #436]
  43ea8c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ea90:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43ea94:	mov	w1, #0x1                   	// #1
  43ea98:	str	w1, [x0, #1284]
  43ea9c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eaa0:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43eaa4:	mov	w0, #0x1                   	// #1
  43eaa8:	str	w0, [sp, #328]
  43eaac:	str	w0, [x1, #1292]
  43eab0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eab4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eab8:	add	x2, sp, #0x27c
  43eabc:	mov	x1, #0x2                   	// #2
  43eac0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43eac4:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eac8:	b	43e0f4 <ASN1_generate_nconf@plt+0x1f784>
  43eacc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ead0:	str	x0, [sp, #336]
  43ead4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ead8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eadc:	str	x0, [x25, #64]
  43eae0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eae4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eae8:	str	x0, [sp, #120]
  43eaec:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eaf0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eaf4:	str	x0, [sp, #128]
  43eaf8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eafc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb00:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  43eb04:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb08:	b	43e8f4 <ASN1_generate_nconf@plt+0x1ff84>
  43eb0c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb10:	mov	w1, #0x1                   	// #1
  43eb14:	mov	w2, #0xa                   	// #10
  43eb18:	str	w1, [sp, #328]
  43eb1c:	mov	x1, #0x0                   	// #0
  43eb20:	bl	41d2c0 <strtol@plt>
  43eb24:	adrp	x3, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  43eb28:	ldr	w1, [x25, #8]
  43eb2c:	str	w0, [x3, #1280]
  43eb30:	cbnz	w1, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb34:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43eb38:	mov	w2, w0
  43eb3c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43eb40:	add	x1, x1, #0x4c8
  43eb44:	ldr	x0, [x3, #56]
  43eb48:	bl	419740 <BIO_printf@plt>
  43eb4c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb50:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb54:	str	x0, [sp, #288]
  43eb58:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb5c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb60:	mov	w22, #0x1                   	// #1
  43eb64:	mov	x1, x0
  43eb68:	add	x0, sp, #0x2b8
  43eb6c:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43eb70:	str	w22, [sp, #276]
  43eb74:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb7c:	mov	x1, x0
  43eb80:	add	x0, sp, #0x2b0
  43eb84:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43eb88:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eb8c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eb90:	mov	w22, #0x0                   	// #0
  43eb94:	mov	x1, x0
  43eb98:	add	x0, sp, #0x2a8
  43eb9c:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43eba0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eba4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43eba8:	mov	w22, #0x0                   	// #0
  43ebac:	mov	x1, x0
  43ebb0:	add	x0, sp, #0x2c0
  43ebb4:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43ebb8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ebbc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ebc0:	mov	w22, #0x0                   	// #0
  43ebc4:	mov	x1, x0
  43ebc8:	add	x0, sp, #0x2b8
  43ebcc:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43ebd0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ebd4:	ldr	w0, [sp, #240]
  43ebd8:	mov	w22, #0x0                   	// #0
  43ebdc:	add	w0, w0, #0x1
  43ebe0:	str	w0, [sp, #240]
  43ebe4:	mov	w0, #0xa                   	// #10
  43ebe8:	str	w0, [sp, #276]
  43ebec:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ebf0:	ldr	w1, [sp, #240]
  43ebf4:	mov	w22, #0x0                   	// #0
  43ebf8:	str	w0, [sp, #276]
  43ebfc:	add	w1, w1, #0x1
  43ec00:	str	w1, [sp, #240]
  43ec04:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec08:	ldr	x0, [sp, #448]
  43ec0c:	mov	w27, #0x0                   	// #0
  43ec10:	mov	x22, #0x0                   	// #0
  43ec14:	add	x0, x0, #0x8
  43ec18:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  43ec1c:	stp	xzr, xzr, [sp, #120]
  43ec20:	str	xzr, [sp, #136]
  43ec24:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43ec28:	mov	w0, #0x304                 	// #772
  43ec2c:	str	w0, [sp, #216]
  43ec30:	str	w0, [sp, #232]
  43ec34:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec38:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ec3c:	str	x0, [sp, #416]
  43ec40:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec44:	mov	w0, #0x300                 	// #768
  43ec48:	str	w0, [sp, #216]
  43ec4c:	str	w0, [sp, #232]
  43ec50:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec54:	ldr	w1, [sp, #216]
  43ec58:	mov	w0, #0x301                 	// #769
  43ec5c:	cmp	w1, #0x301
  43ec60:	csel	w0, w1, w0, ge  // ge = tcont
  43ec64:	str	w0, [sp, #216]
  43ec68:	mov	w0, #0x1                   	// #1
  43ec6c:	str	w0, [sp, #816]
  43ec70:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec74:	ldr	w1, [sp, #216]
  43ec78:	mov	w0, #0x301                 	// #769
  43ec7c:	cmp	w1, #0x301
  43ec80:	csel	w0, w1, w0, ge  // ge = tcont
  43ec84:	str	w0, [sp, #216]
  43ec88:	mov	w0, #0x1                   	// #1
  43ec8c:	str	w0, [sp, #568]
  43ec90:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ec94:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ec98:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ec9c:	mov	w2, #0xa                   	// #10
  43eca0:	mov	x1, #0x0                   	// #0
  43eca4:	str	x3, [sp, #592]
  43eca8:	bl	41d2c0 <strtol@plt>
  43ecac:	mov	x1, x0
  43ecb0:	ldr	x3, [sp, #592]
  43ecb4:	mov	w2, w0
  43ecb8:	str	w1, [sp, #820]
  43ecbc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ecc0:	add	x1, x1, #0x520
  43ecc4:	ldr	x0, [x3, #56]
  43ecc8:	bl	419740 <BIO_printf@plt>
  43eccc:	ldr	w1, [sp, #216]
  43ecd0:	mov	w0, #0x301                 	// #769
  43ecd4:	cmp	w1, w0
  43ecd8:	csel	w0, w1, w0, ge  // ge = tcont
  43ecdc:	str	w0, [sp, #216]
  43ece0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ece4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ece8:	str	x0, [sp, #552]
  43ecec:	ldr	w1, [sp, #216]
  43ecf0:	mov	w0, #0x301                 	// #769
  43ecf4:	cmp	w1, #0x301
  43ecf8:	csel	w0, w1, w0, ge  // ge = tcont
  43ecfc:	str	w0, [sp, #216]
  43ed00:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed04:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ed08:	str	x0, [sp, #800]
  43ed0c:	ldr	w1, [sp, #216]
  43ed10:	mov	w0, #0x301                 	// #769
  43ed14:	cmp	w1, #0x301
  43ed18:	csel	w0, w1, w0, ge  // ge = tcont
  43ed1c:	str	w0, [sp, #216]
  43ed20:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ed28:	str	x0, [sp, #296]
  43ed2c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed30:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ed34:	str	x0, [sp, #600]
  43ed38:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ed3c:	str	x0, [x1, #2640]
  43ed40:	ldrb	w1, [x0]
  43ed44:	str	w1, [sp, #592]
  43ed48:	cbz	w1, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed4c:	bl	41a8c0 <__ctype_b_loc@plt>
  43ed50:	ldr	x2, [sp, #600]
  43ed54:	ldr	w1, [sp, #592]
  43ed58:	ldr	x4, [x0]
  43ed5c:	mov	x3, x2
  43ed60:	ubfiz	x1, x1, #1, #8
  43ed64:	ldrh	w0, [x4, x1]
  43ed68:	tbz	w0, #12, 43ef64 <ASN1_generate_nconf@plt+0x205f4>
  43ed6c:	ldrb	w1, [x3, #1]!
  43ed70:	cbnz	w1, 43ed60 <ASN1_generate_nconf@plt+0x203f0>
  43ed74:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed78:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ed7c:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  43ed80:	str	x0, [x1, #3696]
  43ed84:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ed88:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ed8c:	mov	w2, #0xa                   	// #10
  43ed90:	mov	x1, #0x0                   	// #0
  43ed94:	bl	41d2c0 <strtol@plt>
  43ed98:	str	x0, [sp, #392]
  43ed9c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eda0:	mov	w0, #0x1                   	// #1
  43eda4:	str	w0, [sp, #524]
  43eda8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43edac:	bl	41e900 <DTLS_client_method@plt>
  43edb0:	str	x0, [sp, #224]
  43edb4:	mov	w0, #0xfefd                	// #65277
  43edb8:	mov	w1, #0x1                   	// #1
  43edbc:	str	w0, [sp, #216]
  43edc0:	str	w0, [sp, #232]
  43edc4:	mov	w0, #0x2                   	// #2
  43edc8:	str	w1, [sp, #272]
  43edcc:	str	w0, [sp, #280]
  43edd0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43edd4:	bl	41e900 <DTLS_client_method@plt>
  43edd8:	str	x0, [sp, #224]
  43eddc:	mov	w0, #0xfeff                	// #65279
  43ede0:	mov	w1, #0x1                   	// #1
  43ede4:	str	w0, [sp, #216]
  43ede8:	str	w0, [sp, #232]
  43edec:	mov	w0, #0x2                   	// #2
  43edf0:	str	w1, [sp, #272]
  43edf4:	str	w0, [sp, #280]
  43edf8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43edfc:	bl	41e900 <DTLS_client_method@plt>
  43ee00:	str	x0, [sp, #224]
  43ee04:	mov	w0, #0x1                   	// #1
  43ee08:	str	w0, [sp, #272]
  43ee0c:	mov	w0, #0x2                   	// #2
  43ee10:	str	w0, [sp, #280]
  43ee14:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee18:	mov	w0, #0x301                 	// #769
  43ee1c:	str	w0, [sp, #216]
  43ee20:	str	w0, [sp, #232]
  43ee24:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee28:	mov	w0, #0x302                 	// #770
  43ee2c:	str	w0, [sp, #216]
  43ee30:	str	w0, [sp, #232]
  43ee34:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee38:	mov	w0, #0x303                 	// #771
  43ee3c:	str	w0, [sp, #216]
  43ee40:	str	w0, [sp, #232]
  43ee44:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee48:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ee4c:	str	x0, [sp, #504]
  43ee50:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee54:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ee58:	str	x0, [sp, #376]
  43ee5c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee60:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ee64:	str	x0, [sp, #528]
  43ee68:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee6c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ee70:	add	x2, sp, #0x280
  43ee74:	mov	x1, #0x12                  	// #18
  43ee78:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  43ee7c:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee80:	b	43e0f4 <ASN1_generate_nconf@plt+0x1f784>
  43ee84:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ee88:	str	x0, [sp, #464]
  43ee8c:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee90:	mov	w0, #0x1                   	// #1
  43ee94:	str	w0, [sp, #488]
  43ee98:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ee9c:	mov	w0, #0x1                   	// #1
  43eea0:	str	w0, [sp, #536]
  43eea4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eea8:	mov	w0, #0x1                   	// #1
  43eeac:	str	w0, [x25, #28]
  43eeb0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eeb4:	mov	w0, #0x2                   	// #2
  43eeb8:	str	w0, [sp, #304]
  43eebc:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eec0:	mov	w0, #0x1                   	// #1
  43eec4:	str	w0, [sp, #304]
  43eec8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eecc:	mov	w0, #0x1                   	// #1
  43eed0:	str	w0, [sp, #492]
  43eed4:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43eed8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43eedc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43eee0:	ldr	x2, [x25, #72]
  43eee4:	add	x1, x1, #0x598
  43eee8:	ldr	x0, [x19, #56]
  43eeec:	bl	419740 <BIO_printf@plt>
  43eef0:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43eef4:	ldr	x0, [sp, #680]
  43eef8:	cbz	x0, 43f01c <ASN1_generate_nconf@plt+0x206ac>
  43eefc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ef00:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ef04:	ldr	x2, [x25, #72]
  43ef08:	add	x1, x1, #0x610
  43ef0c:	ldr	x0, [x19, #56]
  43ef10:	bl	419740 <BIO_printf@plt>
  43ef14:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43ef18:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  43ef1c:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ef20:	b	43e8f4 <ASN1_generate_nconf@plt+0x1ff84>
  43ef24:	cmp	w0, #0x1, lsl #12
  43ef28:	b.ne	43efd4 <ASN1_generate_nconf@plt+0x20664>  // b.any
  43ef2c:	mov	w0, #0x4                   	// #4
  43ef30:	str	w0, [sp, #284]
  43ef34:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ef38:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ef3c:	str	x0, [sp, #264]
  43ef40:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ef44:	ldr	x0, [sp, #160]
  43ef48:	cbz	x0, 43effc <ASN1_generate_nconf@plt+0x2068c>
  43ef4c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  43ef50:	mov	x1, x0
  43ef54:	ldr	x0, [sp, #160]
  43ef58:	bl	41cf70 <OPENSSL_sk_push@plt>
  43ef5c:	cbnz	w0, 43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ef60:	b	43de94 <ASN1_generate_nconf@plt+0x1f524>
  43ef64:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ef68:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ef6c:	mov	w27, #0x1                   	// #1
  43ef70:	add	x1, x1, #0x508
  43ef74:	ldr	x0, [x0, #56]
  43ef78:	b	43e2ac <ASN1_generate_nconf@plt+0x1f93c>
  43ef7c:	ldr	w19, [sp, #600]
  43ef80:	ldr	w22, [sp, #608]
  43ef84:	ldr	w21, [sp, #612]
  43ef88:	str	w20, [sp, #312]
  43ef8c:	ldr	w20, [sp, #592]
  43ef90:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43ef94:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ef98:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ef9c:	ldr	x2, [x25, #72]
  43efa0:	add	x1, x1, #0x578
  43efa4:	ldr	x0, [x19, #56]
  43efa8:	bl	419740 <BIO_printf@plt>
  43efac:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43efb0:	mov	w0, #0x1                   	// #1
  43efb4:	str	w0, [sp, #284]
  43efb8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43efbc:	ldr	w19, [sp, #600]
  43efc0:	ldr	w22, [sp, #608]
  43efc4:	ldr	w21, [sp, #612]
  43efc8:	str	w20, [sp, #312]
  43efcc:	ldr	w20, [sp, #592]
  43efd0:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43efd4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43efd8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43efdc:	ldr	x2, [x25, #72]
  43efe0:	add	x1, x1, #0x540
  43efe4:	ldr	x0, [x19, #56]
  43efe8:	bl	419740 <BIO_printf@plt>
  43efec:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43eff0:	mov	w0, #0x3                   	// #3
  43eff4:	str	w0, [sp, #284]
  43eff8:	b	43de08 <ASN1_generate_nconf@plt+0x1f498>
  43effc:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43f000:	str	x0, [sp, #160]
  43f004:	cbnz	x0, 43ef4c <ASN1_generate_nconf@plt+0x205dc>
  43f008:	b	43de94 <ASN1_generate_nconf@plt+0x1f524>
  43f00c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  43f010:	str	x0, [sp, #168]
  43f014:	cbnz	x0, 43de6c <ASN1_generate_nconf@plt+0x1f4fc>
  43f018:	b	43de94 <ASN1_generate_nconf@plt+0x1f524>
  43f01c:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  43f020:	mov	x1, x0
  43f024:	add	x0, sp, #0x2a8
  43f028:	ldr	x1, [x1]
  43f02c:	bl	43d9c0 <ASN1_generate_nconf@plt+0x1f050>
  43f030:	b	43e2f4 <ASN1_generate_nconf@plt+0x1f984>
  43f034:	cbz	x0, 43e374 <ASN1_generate_nconf@plt+0x1fa04>
  43f038:	add	x1, sp, #0x2b8
  43f03c:	add	x2, sp, #0x2c0
  43f040:	mov	w3, #0x0                   	// #0
  43f044:	bl	419a60 <BIO_parse_hostserv@plt>
  43f048:	ldr	x1, [sp, #696]
  43f04c:	mov	w23, w0
  43f050:	cmp	x1, x27
  43f054:	b.eq	43f068 <ASN1_generate_nconf@plt+0x206f8>  // b.none
  43f058:	mov	x0, x27
  43f05c:	mov	x1, x24
  43f060:	mov	w2, #0x62a                 	// #1578
  43f064:	bl	41b1e0 <CRYPTO_free@plt>
  43f068:	ldr	x0, [sp, #704]
  43f06c:	cmp	x22, x0
  43f070:	b.eq	43f084 <ASN1_generate_nconf@plt+0x20714>  // b.none
  43f074:	mov	x0, x22
  43f078:	mov	x1, x24
  43f07c:	mov	w2, #0x62c                 	// #1580
  43f080:	bl	41b1e0 <CRYPTO_free@plt>
  43f084:	cbnz	w23, 43e374 <ASN1_generate_nconf@plt+0x1fa04>
  43f088:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f08c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f090:	ldr	x2, [x25, #72]
  43f094:	add	x1, x1, #0x6f0
  43f098:	ldr	x0, [x0, #56]
  43f09c:	mov	x22, #0x0                   	// #0
  43f0a0:	mov	w27, #0x1                   	// #1
  43f0a4:	stp	xzr, xzr, [sp, #120]
  43f0a8:	bl	419740 <BIO_printf@plt>
  43f0ac:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f0b0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f0b4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f0b8:	add	x1, x1, #0x650
  43f0bc:	ldr	x0, [x19, #56]
  43f0c0:	bl	419740 <BIO_printf@plt>
  43f0c4:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43f0c8:	str	xzr, [x25, #32]
  43f0cc:	b	43e3c8 <ASN1_generate_nconf@plt+0x1fa58>
  43f0d0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f0d4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f0d8:	add	x1, x1, #0x770
  43f0dc:	mov	w27, #0x1                   	// #1
  43f0e0:	b	43decc <ASN1_generate_nconf@plt+0x1f55c>
  43f0e4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f0e8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f0ec:	ldr	x2, [x25, #72]
  43f0f0:	add	x1, x1, #0x680
  43f0f4:	ldr	x0, [x19, #56]
  43f0f8:	bl	419740 <BIO_printf@plt>
  43f0fc:	b	43e0f8 <ASN1_generate_nconf@plt+0x1f788>
  43f100:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f104:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f108:	add	x1, x1, #0x6c0
  43f10c:	ldr	x2, [x25, #72]
  43f110:	b	43e2a4 <ASN1_generate_nconf@plt+0x1f934>
  43f114:	ldr	x0, [sp, #128]
  43f118:	cbnz	x0, 43f25c <ASN1_generate_nconf@plt+0x208ec>
  43f11c:	str	xzr, [sp, #136]
  43f120:	b	43e434 <ASN1_generate_nconf@plt+0x1fac4>
  43f124:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f128:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f12c:	add	x1, x1, #0x840
  43f130:	mov	w27, #0x1                   	// #1
  43f134:	ldr	x0, [x19, #56]
  43f138:	bl	41a980 <BIO_puts@plt>
  43f13c:	ldr	x0, [x19, #56]
  43f140:	bl	41e7f0 <ERR_print_errors@plt>
  43f144:	mov	x0, x22
  43f148:	mov	x22, #0x0                   	// #0
  43f14c:	bl	41d010 <X509_CRL_free@plt>
  43f150:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f154:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f158:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f15c:	add	x1, x1, #0x738
  43f160:	ldr	x2, [x25, #72]
  43f164:	b	43e2a4 <ASN1_generate_nconf@plt+0x1f934>
  43f168:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43f16c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f170:	add	x1, x1, #0x40
  43f174:	mov	w27, #0x1                   	// #1
  43f178:	b	43decc <ASN1_generate_nconf@plt+0x1f55c>
  43f17c:	mov	w27, #0x1                   	// #1
  43f180:	mov	x22, #0x0                   	// #0
  43f184:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f188:	mov	w27, #0x1                   	// #1
  43f18c:	mov	x22, #0x0                   	// #0
  43f190:	str	xzr, [sp, #120]
  43f194:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f198:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f19c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  43f1a0:	mov	w27, #0x1                   	// #1
  43f1a4:	add	x1, x1, #0x40
  43f1a8:	ldr	x0, [x0, #56]
  43f1ac:	mov	x22, #0x0                   	// #0
  43f1b0:	bl	419740 <BIO_printf@plt>
  43f1b4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f1b8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f1bc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f1c0:	mov	x22, #0x0                   	// #0
  43f1c4:	add	x1, x1, #0x7a0
  43f1c8:	ldr	x0, [x0, #56]
  43f1cc:	mov	w27, #0x1                   	// #1
  43f1d0:	stp	xzr, xzr, [sp, #120]
  43f1d4:	bl	419740 <BIO_printf@plt>
  43f1d8:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f1dc:	ldr	w0, [x25, #8]
  43f1e0:	cbz	w0, 43f1ec <ASN1_generate_nconf@plt+0x2087c>
  43f1e4:	ldr	w0, [x25, #12]
  43f1e8:	cbz	w0, 43f200 <ASN1_generate_nconf@plt+0x20890>
  43f1ec:	mov	w0, #0x8001                	// #32769
  43f1f0:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  43f1f4:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f1f8:	str	x0, [x1, #2384]
  43f1fc:	b	43e4a8 <ASN1_generate_nconf@plt+0x1fb38>
  43f200:	bl	41aa00 <BIO_s_null@plt>
  43f204:	bl	41b620 <BIO_new@plt>
  43f208:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f20c:	str	x0, [x1, #2384]
  43f210:	ldr	x0, [sp, #176]
  43f214:	cmp	x0, #0x0
  43f218:	ldr	w0, [sp, #372]
  43f21c:	csel	w0, w0, wzr, eq  // eq = none
  43f220:	cbz	w0, 43e4a8 <ASN1_generate_nconf@plt+0x1fb38>
  43f224:	mov	w0, #0x8001                	// #32769
  43f228:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  43f22c:	str	x0, [sp, #176]
  43f230:	b	43e4a8 <ASN1_generate_nconf@plt+0x1fb38>
  43f234:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f238:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f23c:	add	x1, x1, #0x828
  43f240:	str	xzr, [sp, #120]
  43f244:	ldr	x0, [x19, #56]
  43f248:	mov	w27, #0x1                   	// #1
  43f24c:	bl	41a980 <BIO_puts@plt>
  43f250:	ldr	x0, [x19, #56]
  43f254:	bl	41e7f0 <ERR_print_errors@plt>
  43f258:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f25c:	ldr	w1, [sp, #640]
  43f260:	adrp	x5, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f264:	ldr	x0, [sp, #128]
  43f268:	add	x5, x5, #0x7c8
  43f26c:	ldr	x4, [sp, #184]
  43f270:	mov	w2, #0x0                   	// #0
  43f274:	ldr	x3, [sp, #728]
  43f278:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  43f27c:	str	x0, [sp, #136]
  43f280:	cbnz	x0, 43e418 <ASN1_generate_nconf@plt+0x1faa8>
  43f284:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f288:	mov	w27, #0x1                   	// #1
  43f28c:	mov	x22, #0x0                   	// #0
  43f290:	stp	xzr, xzr, [sp, #120]
  43f294:	ldr	x0, [x0, #56]
  43f298:	str	xzr, [sp, #136]
  43f29c:	bl	41e7f0 <ERR_print_errors@plt>
  43f2a0:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f2a4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f2a8:	mov	x22, #0x0                   	// #0
  43f2ac:	mov	w27, #0x1                   	// #1
  43f2b0:	str	xzr, [sp, #120]
  43f2b4:	ldr	x0, [x0, #56]
  43f2b8:	bl	41e7f0 <ERR_print_errors@plt>
  43f2bc:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f2c0:	ldr	x2, [sp, #296]
  43f2c4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f2c8:	add	x1, x1, #0xa30
  43f2cc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f2d0:	ldr	x0, [x19, #56]
  43f2d4:	mov	w27, #0x1                   	// #1
  43f2d8:	bl	419740 <BIO_printf@plt>
  43f2dc:	ldr	x0, [x19, #56]
  43f2e0:	bl	41e7f0 <ERR_print_errors@plt>
  43f2e4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f2e8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f2ec:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f2f0:	add	x1, x1, #0xa10
  43f2f4:	ldr	x2, [sp, #296]
  43f2f8:	b	43f2d0 <ASN1_generate_nconf@plt+0x20960>
  43f2fc:	ldr	x0, [x23, #2640]
  43f300:	cbnz	x0, 43e654 <ASN1_generate_nconf@plt+0x1fce4>
  43f304:	ldr	x0, [x25, #16]
  43f308:	cbz	x0, 43e664 <ASN1_generate_nconf@plt+0x1fcf4>
  43f30c:	b	43e654 <ASN1_generate_nconf@plt+0x1fce4>
  43f310:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f314:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f318:	add	x1, x1, #0x9e8
  43f31c:	ldr	x0, [x0, #2384]
  43f320:	bl	419740 <BIO_printf@plt>
  43f324:	b	43e5fc <ASN1_generate_nconf@plt+0x1fc8c>
  43f328:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f32c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f330:	add	x1, x1, #0xa90
  43f334:	ldr	x0, [x0, #56]
  43f338:	bl	419740 <BIO_printf@plt>
  43f33c:	mov	w27, #0x1                   	// #1
  43f340:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f344:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f348:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f34c:	mov	w27, #0x1                   	// #1
  43f350:	add	x1, x1, #0xa70
  43f354:	ldr	x0, [x0, #56]
  43f358:	bl	419740 <BIO_printf@plt>
  43f35c:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f360:	ldr	w0, [sp, #492]
  43f364:	cbnz	w0, 44125c <ASN1_generate_nconf@plt+0x228ec>
  43f368:	cbz	w20, 43f5d8 <ASN1_generate_nconf@plt+0x20c68>
  43f36c:	mov	x0, x22
  43f370:	mov	w1, #0x0                   	// #0
  43f374:	bl	41b4d0 <SSL_CTX_enable_ct@plt>
  43f378:	cbz	w0, 43f38c <ASN1_generate_nconf@plt+0x20a1c>
  43f37c:	ldr	x1, [sp, #424]
  43f380:	mov	x0, x22
  43f384:	bl	457980 <ASN1_generate_nconf@plt+0x39010>
  43f388:	cbnz	w0, 43f5ec <ASN1_generate_nconf@plt+0x20c7c>
  43f38c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f390:	mov	w27, w20
  43f394:	ldr	x0, [x0, #56]
  43f398:	bl	41e7f0 <ERR_print_errors@plt>
  43f39c:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f3a0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f3a4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f3a8:	ldr	x2, [sp, #416]
  43f3ac:	add	x1, x1, #0x858
  43f3b0:	ldr	x0, [x19, #56]
  43f3b4:	bl	419740 <BIO_printf@plt>
  43f3b8:	ldr	x0, [x19, #56]
  43f3bc:	bl	41e7f0 <ERR_print_errors@plt>
  43f3c0:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f3c4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f3c8:	mov	w27, #0x1                   	// #1
  43f3cc:	ldr	x0, [x0, #56]
  43f3d0:	bl	41e7f0 <ERR_print_errors@plt>
  43f3d4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f3d8:	ldr	x0, [sp, #296]
  43f3dc:	cbnz	x0, 43e614 <ASN1_generate_nconf@plt+0x1fca4>
  43f3e0:	b	43f304 <ASN1_generate_nconf@plt+0x20994>
  43f3e4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f3e8:	add	x1, x1, #0xa50
  43f3ec:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f3f0:	ldr	x0, [x19, #56]
  43f3f4:	mov	w27, #0x1                   	// #1
  43f3f8:	bl	419740 <BIO_printf@plt>
  43f3fc:	ldr	x0, [x19, #56]
  43f400:	bl	41e7f0 <ERR_print_errors@plt>
  43f404:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f408:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f40c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f410:	add	x1, x1, #0x988
  43f414:	b	43f3f0 <ASN1_generate_nconf@plt+0x20a80>
  43f418:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f41c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f420:	add	x1, x1, #0x9c0
  43f424:	mov	w27, #0x1                   	// #1
  43f428:	ldr	x0, [x19, #56]
  43f42c:	bl	41a980 <BIO_puts@plt>
  43f430:	ldr	x0, [x19, #56]
  43f434:	bl	41e7f0 <ERR_print_errors@plt>
  43f438:	ldr	x0, [sp, #344]
  43f43c:	bl	41c930 <ENGINE_free@plt>
  43f440:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f444:	mov	x2, x0
  43f448:	mov	x3, #0x0                   	// #0
  43f44c:	mov	x0, x22
  43f450:	mov	w1, #0x7e                  	// #126
  43f454:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f458:	cbnz	x0, 43e550 <ASN1_generate_nconf@plt+0x1fbe0>
  43f45c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f460:	ldr	w3, [sp, #368]
  43f464:	ldr	x2, [x25, #72]
  43f468:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f46c:	ldr	x0, [x0, #56]
  43f470:	add	x1, x1, #0x918
  43f474:	mov	w27, #0x1                   	// #1
  43f478:	bl	419740 <BIO_printf@plt>
  43f47c:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f480:	mov	x2, x0
  43f484:	mov	x3, #0x0                   	// #0
  43f488:	mov	x0, x22
  43f48c:	mov	w1, #0x7d                  	// #125
  43f490:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f494:	cbnz	x0, 43e548 <ASN1_generate_nconf@plt+0x1fbd8>
  43f498:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f49c:	ldr	w3, [sp, #360]
  43f4a0:	ldr	x2, [x25, #72]
  43f4a4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f4a8:	ldr	x0, [x0, #56]
  43f4ac:	add	x1, x1, #0x8d8
  43f4b0:	mov	w27, #0x1                   	// #1
  43f4b4:	bl	419740 <BIO_printf@plt>
  43f4b8:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f4bc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f4c0:	ldr	w3, [sp, #284]
  43f4c4:	ldr	x2, [x25, #72]
  43f4c8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f4cc:	ldr	x0, [x0, #56]
  43f4d0:	add	x1, x1, #0x948
  43f4d4:	mov	w27, #0x1                   	// #1
  43f4d8:	bl	419740 <BIO_printf@plt>
  43f4dc:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f4e0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f4e4:	mov	x0, x23
  43f4e8:	adrp	x1, 41c000 <RSA_public_decrypt@plt>
  43f4ec:	add	x1, x1, #0x6e0
  43f4f0:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  43f4f4:	mov	w27, #0x1                   	// #1
  43f4f8:	ldr	x0, [x19, #56]
  43f4fc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f500:	add	x1, x1, #0x9a8
  43f504:	bl	419740 <BIO_printf@plt>
  43f508:	ldr	x0, [x19, #56]
  43f50c:	bl	41e7f0 <ERR_print_errors@plt>
  43f510:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f514:	mov	x2, x0
  43f518:	mov	x3, #0x0                   	// #0
  43f51c:	mov	x0, x22
  43f520:	mov	w1, #0x34                  	// #52
  43f524:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f528:	cbnz	x0, 43e540 <ASN1_generate_nconf@plt+0x1fbd0>
  43f52c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f530:	ldr	w3, [sp, #352]
  43f534:	ldr	x2, [x25, #72]
  43f538:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f53c:	ldr	x0, [x0, #56]
  43f540:	add	x1, x1, #0x898
  43f544:	mov	w27, #0x1                   	// #1
  43f548:	bl	419740 <BIO_printf@plt>
  43f54c:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f550:	mov	x0, x22
  43f554:	mov	x3, #0x0                   	// #0
  43f558:	mov	x2, #0x100                 	// #256
  43f55c:	mov	w1, #0x21                  	// #33
  43f560:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f564:	b	43e538 <ASN1_generate_nconf@plt+0x1fbc8>
  43f568:	ldr	x1, [sp, #192]
  43f56c:	mov	x0, x22
  43f570:	bl	41bed0 <SSL_CTX_set1_param@plt>
  43f574:	cbnz	w0, 43e530 <ASN1_generate_nconf@plt+0x1fbc0>
  43f578:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f57c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43f580:	add	x1, x1, #0x878
  43f584:	b	43f3f0 <ASN1_generate_nconf@plt+0x20a80>
  43f588:	ldrsw	x2, [sp, #232]
  43f58c:	mov	x0, x22
  43f590:	mov	x3, #0x0                   	// #0
  43f594:	mov	w1, #0x7c                  	// #124
  43f598:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f59c:	cbnz	x0, 43e528 <ASN1_generate_nconf@plt+0x1fbb8>
  43f5a0:	mov	w27, #0x1                   	// #1
  43f5a4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f5a8:	ldrsw	x2, [sp, #216]
  43f5ac:	mov	x0, x22
  43f5b0:	mov	x3, #0x0                   	// #0
  43f5b4:	mov	w1, #0x7b                  	// #123
  43f5b8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f5bc:	cbnz	x0, 43e520 <ASN1_generate_nconf@plt+0x1fbb0>
  43f5c0:	mov	w27, #0x1                   	// #1
  43f5c4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43f5c8:	mov	x1, x0
  43f5cc:	mov	x0, x22
  43f5d0:	bl	460028 <ASN1_generate_nconf@plt+0x416b8>
  43f5d4:	b	43e4e8 <ASN1_generate_nconf@plt+0x1fb78>
  43f5d8:	ldr	x1, [sp, #424]
  43f5dc:	mov	x0, x22
  43f5e0:	bl	457980 <ASN1_generate_nconf@plt+0x39010>
  43f5e4:	cbnz	w0, 43f5ec <ASN1_generate_nconf@plt+0x20c7c>
  43f5e8:	bl	41a2a0 <ERR_clear_error@plt>
  43f5ec:	ldr	w1, [sp, #328]
  43f5f0:	mov	x0, x22
  43f5f4:	adrp	x2, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  43f5f8:	add	x2, x2, #0xf50
  43f5fc:	bl	41e790 <SSL_CTX_set_verify@plt>
  43f600:	ldp	x1, x2, [sp, #496]
  43f604:	mov	x0, x22
  43f608:	ldr	w4, [sp, #488]
  43f60c:	ldr	w3, [sp, #520]
  43f610:	bl	457910 <ASN1_generate_nconf@plt+0x38fa0>
  43f614:	cbz	w0, 43f3c4 <ASN1_generate_nconf@plt+0x20a54>
  43f618:	ldr	x1, [sp, #120]
  43f61c:	mov	w2, w19
  43f620:	mov	x0, x22
  43f624:	bl	45feb0 <ASN1_generate_nconf@plt+0x41540>
  43f628:	ldp	x1, x2, [sp, #128]
  43f62c:	mov	x0, x22
  43f630:	ldr	w4, [sp, #512]
  43f634:	ldr	x3, [sp, #664]
  43f638:	bl	45e368 <ASN1_generate_nconf@plt+0x3f9f8>
  43f63c:	cbz	w0, 43f33c <ASN1_generate_nconf@plt+0x209cc>
  43f640:	ldr	w0, [sp, #256]
  43f644:	cbz	w0, 441890 <ASN1_generate_nconf@plt+0x22f20>
  43f648:	ldr	x1, [sp, #800]
  43f64c:	cbz	x1, 43f6c0 <ASN1_generate_nconf@plt+0x20d50>
  43f650:	ldr	w0, [sp, #568]
  43f654:	cbnz	w0, 43f664 <ASN1_generate_nconf@plt+0x20cf4>
  43f658:	mov	x0, x22
  43f65c:	bl	4195a0 <SSL_CTX_set_srp_username@plt>
  43f660:	cbz	w0, 4418dc <ASN1_generate_nconf@plt+0x22f6c>
  43f664:	ldr	w2, [x25, #12]
  43f668:	add	x1, sp, #0x318
  43f66c:	ldr	w19, [sp, #372]
  43f670:	mov	x0, x22
  43f674:	str	w19, [sp, #808]
  43f678:	str	w2, [sp, #812]
  43f67c:	bl	41cfa0 <SSL_CTX_set_srp_cb_arg@plt>
  43f680:	mov	x0, x22
  43f684:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43f688:	add	x1, x1, #0x858
  43f68c:	bl	41a8d0 <SSL_CTX_set_srp_client_pwd_callback@plt>
  43f690:	ldr	w1, [sp, #820]
  43f694:	mov	x0, x22
  43f698:	bl	41b760 <SSL_CTX_set_srp_strength@plt>
  43f69c:	ldr	w0, [x25, #12]
  43f6a0:	orr	w0, w19, w0
  43f6a4:	cbnz	w0, 43f6b0 <ASN1_generate_nconf@plt+0x20d40>
  43f6a8:	ldr	w0, [sp, #816]
  43f6ac:	cbnz	w0, 43f6c0 <ASN1_generate_nconf@plt+0x20d50>
  43f6b0:	adrp	x1, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  43f6b4:	mov	x0, x22
  43f6b8:	add	x1, x1, #0x5b8
  43f6bc:	bl	41a500 <SSL_CTX_set_srp_verify_param_callback@plt>
  43f6c0:	ldr	x0, [sp, #264]
  43f6c4:	cbz	x0, 43f6d8 <ASN1_generate_nconf@plt+0x20d68>
  43f6c8:	mov	x0, x22
  43f6cc:	bl	41da80 <SSL_CTX_dane_enable@plt>
  43f6d0:	cmp	w0, #0x0
  43f6d4:	b.le	4418c8 <ASN1_generate_nconf@plt+0x22f58>
  43f6d8:	mov	x3, #0x0                   	// #0
  43f6dc:	mov	x2, #0x201                 	// #513
  43f6e0:	mov	w1, #0x2c                  	// #44
  43f6e4:	mov	x0, x22
  43f6e8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  43f6ec:	mov	x0, x22
  43f6f0:	adrp	x1, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  43f6f4:	add	x1, x1, #0xa20
  43f6f8:	bl	419ee0 <SSL_CTX_sess_set_new_cb@plt>
  43f6fc:	ldr	x1, [sp, #584]
  43f700:	mov	x0, x22
  43f704:	bl	460088 <ASN1_generate_nconf@plt+0x41718>
  43f708:	mov	w27, w0
  43f70c:	cbnz	w0, 43f33c <ASN1_generate_nconf@plt+0x209cc>
  43f710:	mov	x0, x22
  43f714:	bl	41b2f0 <SSL_new@plt>
  43f718:	mov	x20, x0
  43f71c:	cbz	x0, 43f33c <ASN1_generate_nconf@plt+0x209cc>
  43f720:	cbnz	w21, 4416d4 <ASN1_generate_nconf@plt+0x22d64>
  43f724:	ldr	x0, [sp, #336]
  43f728:	cbz	x0, 43f778 <ASN1_generate_nconf@plt+0x20e08>
  43f72c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  43f730:	add	x1, x1, #0x170
  43f734:	bl	41b1c0 <BIO_new_file@plt>
  43f738:	mov	x21, x0
  43f73c:	cbz	x0, 44154c <ASN1_generate_nconf@plt+0x22bdc>
  43f740:	mov	x3, #0x0                   	// #0
  43f744:	mov	x2, #0x0                   	// #0
  43f748:	mov	x1, #0x0                   	// #0
  43f74c:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  43f750:	mov	x19, x0
  43f754:	mov	x0, x21
  43f758:	bl	41df00 <BIO_free@plt>
  43f75c:	cbz	x19, 44154c <ASN1_generate_nconf@plt+0x22bdc>
  43f760:	mov	x1, x19
  43f764:	mov	x0, x20
  43f768:	bl	41bbb0 <SSL_set_session@plt>
  43f76c:	cbz	w0, 441528 <ASN1_generate_nconf@plt+0x22bb8>
  43f770:	mov	x0, x19
  43f774:	bl	419800 <SSL_SESSION_free@plt>
  43f778:	ldr	w0, [sp, #208]
  43f77c:	cbnz	w0, 441574 <ASN1_generate_nconf@plt+0x22c04>
  43f780:	ldr	w0, [sp, #256]
  43f784:	cbnz	w0, 43f7bc <ASN1_generate_nconf@plt+0x20e4c>
  43f788:	ldr	x0, [sp, #248]
  43f78c:	cmp	x0, #0x0
  43f790:	ldr	x0, [sp, #264]
  43f794:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  43f798:	b.ne	4417a8 <ASN1_generate_nconf@plt+0x22e38>  // b.any
  43f79c:	ldr	x0, [sp, #248]
  43f7a0:	cbz	x0, 4416f0 <ASN1_generate_nconf@plt+0x22d80>
  43f7a4:	ldr	x3, [sp, #248]
  43f7a8:	mov	x0, x20
  43f7ac:	mov	x2, #0x0                   	// #0
  43f7b0:	mov	w1, #0x37                  	// #55
  43f7b4:	bl	41dad0 <SSL_ctrl@plt>
  43f7b8:	cbz	x0, 4416e0 <ASN1_generate_nconf@plt+0x22d70>
  43f7bc:	ldr	x0, [sp, #264]
  43f7c0:	cbnz	x0, 4417a8 <ASN1_generate_nconf@plt+0x22e38>
  43f7c4:	ldr	x0, [sp, #160]
  43f7c8:	cbnz	x0, 440c0c <ASN1_generate_nconf@plt+0x2229c>
  43f7cc:	str	x22, [sp, #104]
  43f7d0:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  43f7d4:	str	x26, [sp, #208]
  43f7d8:	add	x0, x0, #0x2d0
  43f7dc:	ldp	x22, x26, [sp, #144]
  43f7e0:	str	x0, [sp, #304]
  43f7e4:	sub	x0, x0, #0x28
  43f7e8:	str	x0, [sp, #352]
  43f7ec:	add	x0, x0, #0x8
  43f7f0:	mov	w23, #0x0                   	// #0
  43f7f4:	str	w28, [sp, #116]
  43f7f8:	str	w27, [sp, #296]
  43f7fc:	str	wzr, [sp, #324]
  43f800:	str	x0, [sp, #360]
  43f804:	mov	w0, #0x1                   	// #1
  43f808:	str	w0, [sp, #216]
  43f80c:	add	x8, sp, #0x2b8
  43f810:	ldr	w5, [sp, #276]
  43f814:	ldr	w6, [sp, #280]
  43f818:	add	x0, sp, #0x284
  43f81c:	mov	w7, #0x0                   	// #0
  43f820:	ldp	x1, x2, [x8]
  43f824:	ldp	x3, x4, [x8, #16]
  43f828:	bl	460288 <ASN1_generate_nconf@plt+0x41918>
  43f82c:	cbz	w0, 440bcc <ASN1_generate_nconf@plt+0x2225c>
  43f830:	ldr	w2, [sp, #644]
  43f834:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43f838:	ldr	x0, [x25]
  43f83c:	add	x1, x1, #0xcf0
  43f840:	bl	419740 <BIO_printf@plt>
  43f844:	ldr	w0, [sp, #432]
  43f848:	cbnz	w0, 441628 <ASN1_generate_nconf@plt+0x22cb8>
  43f84c:	ldr	w1, [sp, #272]
  43f850:	ldr	w0, [sp, #644]
  43f854:	cbz	w1, 440bbc <ASN1_generate_nconf@plt+0x2224c>
  43f858:	mov	w1, #0x0                   	// #0
  43f85c:	bl	41a390 <BIO_new_dgram@plt>
  43f860:	mov	x21, x0
  43f864:	bl	41b6d0 <BIO_ADDR_new@plt>
  43f868:	str	x0, [sp, #752]
  43f86c:	cbz	x0, 440d84 <ASN1_generate_nconf@plt+0x22414>
  43f870:	ldr	w0, [sp, #644]
  43f874:	add	x2, sp, #0x2f0
  43f878:	mov	w1, #0x0                   	// #0
  43f87c:	bl	41b790 <BIO_sock_info@plt>
  43f880:	cbz	w0, 440d3c <ASN1_generate_nconf@plt+0x223cc>
  43f884:	ldr	x3, [sp, #752]
  43f888:	mov	x2, #0x0                   	// #0
  43f88c:	mov	w1, #0x20                  	// #32
  43f890:	mov	x0, x21
  43f894:	bl	41de90 <BIO_ctrl@plt>
  43f898:	ldr	x0, [sp, #752]
  43f89c:	bl	419d10 <BIO_ADDR_free@plt>
  43f8a0:	str	xzr, [sp, #752]
  43f8a4:	ldr	w0, [sp, #524]
  43f8a8:	cbnz	w0, 440cf4 <ASN1_generate_nconf@plt+0x22384>
  43f8ac:	ldr	x19, [sp, #392]
  43f8b0:	mov	x3, #0x0                   	// #0
  43f8b4:	mov	x2, #0x0                   	// #0
  43f8b8:	cbz	x19, 440ce4 <ASN1_generate_nconf@plt+0x22374>
  43f8bc:	mov	x0, x20
  43f8c0:	mov	w1, #0x79                  	// #121
  43f8c4:	bl	41dad0 <SSL_ctrl@plt>
  43f8c8:	cmp	x0, x19
  43f8cc:	b.gt	440c9c <ASN1_generate_nconf@plt+0x2232c>
  43f8d0:	mov	x1, #0x1000                	// #4096
  43f8d4:	mov	x0, x20
  43f8d8:	bl	41e420 <SSL_set_options@plt>
  43f8dc:	ldr	x2, [sp, #392]
  43f8e0:	mov	x0, x20
  43f8e4:	mov	x3, #0x0                   	// #0
  43f8e8:	mov	w1, #0x78                  	// #120
  43f8ec:	bl	41dad0 <SSL_ctrl@plt>
  43f8f0:	cbz	x0, 440c64 <ASN1_generate_nconf@plt+0x222f4>
  43f8f4:	ldr	w0, [sp, #536]
  43f8f8:	cbnz	w0, 440c4c <ASN1_generate_nconf@plt+0x222dc>
  43f8fc:	ldr	w0, [x25, #12]
  43f900:	cbnz	w0, 440c2c <ASN1_generate_nconf@plt+0x222bc>
  43f904:	ldr	w0, [sp, #372]
  43f908:	cbnz	w0, 440e38 <ASN1_generate_nconf@plt+0x224c8>
  43f90c:	ldr	w0, [sp, #576]
  43f910:	cbnz	w0, 440e0c <ASN1_generate_nconf@plt+0x2249c>
  43f914:	ldr	w0, [sp, #580]
  43f918:	cbnz	w0, 440dc8 <ASN1_generate_nconf@plt+0x22458>
  43f91c:	mov	x2, x21
  43f920:	mov	x1, x21
  43f924:	mov	x0, x20
  43f928:	bl	41d4c0 <SSL_set_bio@plt>
  43f92c:	mov	x0, x20
  43f930:	bl	41dc70 <SSL_set_connect_state@plt>
  43f934:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  43f938:	mov	w19, w0
  43f93c:	mov	x0, x20
  43f940:	bl	41e310 <SSL_get_fd@plt>
  43f944:	cmp	w19, w0
  43f948:	b.le	440db4 <ASN1_generate_nconf@plt+0x22444>
  43f94c:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  43f950:	add	w0, w0, #0x1
  43f954:	str	w0, [sp, #256]
  43f958:	ldr	w19, [sp, #648]
  43f95c:	cmp	w19, #0x9
  43f960:	b.eq	4410b0 <ASN1_generate_nconf@plt+0x22740>  // b.none
  43f964:	b.gt	440e68 <ASN1_generate_nconf@plt+0x224f8>
  43f968:	cmp	w19, #0x4
  43f96c:	b.eq	440a04 <ASN1_generate_nconf@plt+0x22094>  // b.none
  43f970:	b.le	4408fc <ASN1_generate_nconf@plt+0x21f8c>
  43f974:	cmp	w19, #0x8
  43f978:	b.eq	43fdfc <ASN1_generate_nconf@plt+0x2148c>  // b.none
  43f97c:	cmp	w19, #0x5
  43f980:	b.ne	43fd00 <ASN1_generate_nconf@plt+0x21390>  // b.any
  43f984:	mov	x1, x22
  43f988:	mov	x0, x21
  43f98c:	mov	w2, #0x2000                	// #8192
  43f990:	bl	41cf00 <BIO_read@plt>
  43f994:	mov	w19, w0
  43f998:	cmp	w0, #0x3
  43f99c:	b.ne	43fc14 <ASN1_generate_nconf@plt+0x212a4>  // b.any
  43f9a0:	ldr	x0, [sp, #304]
  43f9a4:	mov	x2, #0x3                   	// #3
  43f9a8:	sub	x1, x0, #0x30
  43f9ac:	mov	x0, x22
  43f9b0:	bl	41c880 <memcmp@plt>
  43f9b4:	cbnz	w0, 43fc14 <ASN1_generate_nconf@plt+0x212a4>
  43f9b8:	ldr	x1, [sp, #352]
  43f9bc:	mov	w2, w19
  43f9c0:	mov	x0, x21
  43f9c4:	bl	41cb90 <BIO_write@plt>
  43f9c8:	ldr	x19, [sp, #360]
  43f9cc:	mov	w2, #0x6                   	// #6
  43f9d0:	mov	x0, x21
  43f9d4:	mov	x1, x19
  43f9d8:	bl	41cb90 <BIO_write@plt>
  43f9dc:	mov	x3, #0x0                   	// #0
  43f9e0:	mov	x2, #0x0                   	// #0
  43f9e4:	mov	w1, #0xb                   	// #11
  43f9e8:	mov	x0, x21
  43f9ec:	bl	41de90 <BIO_ctrl@plt>
  43f9f0:	mov	x1, x22
  43f9f4:	mov	x0, x21
  43f9f8:	mov	w2, #0x2000                	// #8192
  43f9fc:	bl	41cf00 <BIO_read@plt>
  43fa00:	cmp	w0, #0x6
  43fa04:	b.ne	43fc14 <ASN1_generate_nconf@plt+0x212a4>  // b.any
  43fa08:	mov	x1, x19
  43fa0c:	mov	x0, x22
  43fa10:	mov	x2, #0x6                   	// #6
  43fa14:	bl	41c880 <memcmp@plt>
  43fa18:	cbnz	w0, 43fc14 <ASN1_generate_nconf@plt+0x212a4>
  43fa1c:	ldr	x0, [sp, #440]
  43fa20:	cbz	x0, 43fa50 <ASN1_generate_nconf@plt+0x210e0>
  43fa24:	mov	x0, x20
  43fa28:	bl	41a620 <SSL_get_session@plt>
  43fa2c:	cbz	x0, 43fa40 <ASN1_generate_nconf@plt+0x210d0>
  43fa30:	mov	x0, x20
  43fa34:	bl	41a620 <SSL_get_session@plt>
  43fa38:	bl	41c270 <SSL_SESSION_get_max_early_data@plt>
  43fa3c:	cbnz	w0, 44158c <ASN1_generate_nconf@plt+0x22c1c>
  43fa40:	ldr	x0, [x25, #16]
  43fa44:	cbz	x0, 43fa50 <ASN1_generate_nconf@plt+0x210e0>
  43fa48:	bl	41c270 <SSL_SESSION_get_max_early_data@plt>
  43fa4c:	cbnz	w0, 44158c <ASN1_generate_nconf@plt+0x22c1c>
  43fa50:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  43fa54:	add	x0, x0, #0x4d0
  43fa58:	str	x0, [sp, #328]
  43fa5c:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  43fa60:	add	x0, x0, #0x468
  43fa64:	str	x0, [sp, #344]
  43fa68:	ldr	w0, [sp, #216]
  43fa6c:	mov	w1, #0x1                   	// #1
  43fa70:	ldr	x28, [sp, #200]
  43fa74:	mov	w3, #0x0                   	// #0
  43fa78:	mov	w27, w1
  43fa7c:	stp	x26, x22, [sp, #224]
  43fa80:	mov	w22, w1
  43fa84:	mov	w26, w0
  43fa88:	str	x21, [sp, #240]
  43fa8c:	mov	w21, w1
  43fa90:	str	w23, [sp, #336]
  43fa94:	mov	w23, w3
  43fa98:	mov	w19, #0x0                   	// #0
  43fa9c:	str	wzr, [sp, #248]
  43faa0:	str	wzr, [sp, #264]
  43faa4:	str	wzr, [sp, #284]
  43faa8:	mov	x0, #0x0                   	// #0
  43faac:	add	x1, sp, #0x338
  43fab0:	str	xzr, [x1, x0, lsl #3]
  43fab4:	add	x0, x0, #0x1
  43fab8:	cmp	x0, #0x10
  43fabc:	b.ne	43faac <ASN1_generate_nconf@plt+0x2113c>  // b.any
  43fac0:	mov	x0, #0x0                   	// #0
  43fac4:	add	x1, sp, #0x3b8
  43fac8:	str	xzr, [x1, x0, lsl #3]
  43facc:	add	x0, x0, #0x1
  43fad0:	cmp	x0, #0x10
  43fad4:	b.ne	43fac4 <ASN1_generate_nconf@plt+0x21154>  // b.any
  43fad8:	mov	x0, x20
  43fadc:	bl	41d3c0 <SSL_is_dtls@plt>
  43fae0:	cbnz	w0, 43ff9c <ASN1_generate_nconf@plt+0x2162c>
  43fae4:	str	xzr, [sp, #312]
  43fae8:	mov	x0, x20
  43faec:	bl	419d60 <SSL_is_init_finished@plt>
  43faf0:	cbz	w0, 43ffc0 <ASN1_generate_nconf@plt+0x21650>
  43faf4:	cbz	w26, 43fb24 <ASN1_generate_nconf@plt+0x211b4>
  43faf8:	ldr	w0, [sp, #436]
  43fafc:	cbnz	w0, 44024c <ASN1_generate_nconf@plt+0x218dc>
  43fb00:	ldr	w2, [sp, #216]
  43fb04:	mov	x1, x20
  43fb08:	ldr	x0, [x25]
  43fb0c:	bl	43d0e0 <ASN1_generate_nconf@plt+0x1e770>
  43fb10:	ldr	w0, [sp, #648]
  43fb14:	cbnz	w0, 440224 <ASN1_generate_nconf@plt+0x218b4>
  43fb18:	ldr	w0, [sp, #320]
  43fb1c:	cbnz	w0, 4401dc <ASN1_generate_nconf@plt+0x2186c>
  43fb20:	str	wzr, [sp, #216]
  43fb24:	cbz	w22, 4408dc <ASN1_generate_nconf@plt+0x21f6c>
  43fb28:	mov	x0, x20
  43fb2c:	bl	41b390 <SSL_has_pending@plt>
  43fb30:	cbz	w0, 4408dc <ASN1_generate_nconf@plt+0x21f6c>
  43fb34:	mov	w26, #0x0                   	// #0
  43fb38:	mov	x0, x20
  43fb3c:	bl	41d3c0 <SSL_is_dtls@plt>
  43fb40:	cbnz	w0, 44089c <ASN1_generate_nconf@plt+0x21f2c>
  43fb44:	ldr	x1, [sp, #224]
  43fb48:	mov	w2, #0x400                 	// #1024
  43fb4c:	mov	x0, x20
  43fb50:	bl	41b5f0 <SSL_read@plt>
  43fb54:	mov	w1, w0
  43fb58:	mov	x0, x20
  43fb5c:	str	w1, [sp, #312]
  43fb60:	bl	41e3e0 <SSL_get_error@plt>
  43fb64:	cmp	w0, #0x4
  43fb68:	b.eq	4408cc <ASN1_generate_nconf@plt+0x21f5c>  // b.none
  43fb6c:	b.gt	4407ac <ASN1_generate_nconf@plt+0x21e3c>
  43fb70:	cmp	w0, #0x2
  43fb74:	b.eq	440788 <ASN1_generate_nconf@plt+0x21e18>  // b.none
  43fb78:	ldr	w1, [sp, #312]
  43fb7c:	cmp	w0, #0x3
  43fb80:	b.ne	440768 <ASN1_generate_nconf@plt+0x21df8>  // b.any
  43fb84:	ldr	x0, [x25]
  43fb88:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43fb8c:	mov	w21, #0x0                   	// #0
  43fb90:	add	x1, x1, #0x448
  43fb94:	mov	w27, #0x1                   	// #1
  43fb98:	bl	419740 <BIO_printf@plt>
  43fb9c:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  43fba0:	ldrb	w0, [x22, #9]
  43fba4:	cmp	w0, #0x32
  43fba8:	b.eq	43ff04 <ASN1_generate_nconf@plt+0x21594>  // b.none
  43fbac:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43fbb0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  43fbb4:	ldr	x2, [x25, #72]
  43fbb8:	add	x1, x1, #0x10
  43fbbc:	ldr	x0, [x28, #56]
  43fbc0:	add	x3, x22, #0x9
  43fbc4:	mov	w27, #0x1                   	// #1
  43fbc8:	bl	419740 <BIO_printf@plt>
  43fbcc:	mov	x1, x22
  43fbd0:	mov	x0, x19
  43fbd4:	mov	w2, #0x2000                	// #8192
  43fbd8:	bl	41b120 <BIO_gets@plt>
  43fbdc:	mov	w23, w0
  43fbe0:	cmp	w0, #0x2
  43fbe4:	b.gt	43fbcc <ASN1_generate_nconf@plt+0x2125c>
  43fbe8:	mov	x3, #0x0                   	// #0
  43fbec:	mov	x2, #0x0                   	// #0
  43fbf0:	mov	w1, #0xb                   	// #11
  43fbf4:	mov	x0, x19
  43fbf8:	bl	41de90 <BIO_ctrl@plt>
  43fbfc:	mov	x0, x19
  43fc00:	bl	41c280 <BIO_pop@plt>
  43fc04:	mov	x0, x19
  43fc08:	bl	41df00 <BIO_free@plt>
  43fc0c:	cmp	w27, #0x2
  43fc10:	b.eq	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.none
  43fc14:	ldr	w28, [sp, #116]
  43fc18:	ldr	x22, [sp, #104]
  43fc1c:	ldr	x26, [sp, #208]
  43fc20:	mov	w27, #0x1                   	// #1
  43fc24:	ldr	w0, [sp, #216]
  43fc28:	mov	w23, w0
  43fc2c:	cbnz	w23, 43fde4 <ASN1_generate_nconf@plt+0x21474>
  43fc30:	add	x1, sp, #0x2f8
  43fc34:	mov	x0, x20
  43fc38:	str	x1, [sp, #104]
  43fc3c:	mov	w23, #0x40                  	// #64
  43fc40:	mov	x19, #0x1                   	// #1
  43fc44:	bl	43d078 <ASN1_generate_nconf@plt+0x1e708>
  43fc48:	mov	x0, x20
  43fc4c:	bl	41e310 <SSL_get_fd@plt>
  43fc50:	mov	w1, #0x1                   	// #1
  43fc54:	bl	41af60 <shutdown@plt>
  43fc58:	mov	x0, #0xa120                	// #41248
  43fc5c:	str	xzr, [sp, #760]
  43fc60:	movk	x0, #0x7, lsl #16
  43fc64:	str	x0, [sp, #768]
  43fc68:	mov	x0, #0x0                   	// #0
  43fc6c:	add	x1, sp, #0x338
  43fc70:	str	xzr, [x1, x0, lsl #3]
  43fc74:	add	x0, x0, #0x1
  43fc78:	cmp	x0, #0x10
  43fc7c:	b.ne	43fc6c <ASN1_generate_nconf@plt+0x212fc>  // b.any
  43fc80:	ldr	w1, [sp, #644]
  43fc84:	mov	x3, #0x0                   	// #0
  43fc88:	ldr	x4, [sp, #104]
  43fc8c:	negs	w6, w1
  43fc90:	and	w2, w1, #0x3f
  43fc94:	add	w0, w1, #0x1
  43fc98:	sdiv	w1, w1, w23
  43fc9c:	and	w6, w6, #0x3f
  43fca0:	csneg	w6, w2, w6, mi  // mi = first
  43fca4:	mov	x2, #0x0                   	// #0
  43fca8:	lsl	x6, x19, x6
  43fcac:	sbfiz	x5, x1, #3, #32
  43fcb0:	add	x1, sp, #0x338
  43fcb4:	ldr	x7, [x1, x5]
  43fcb8:	orr	x6, x6, x7
  43fcbc:	str	x6, [x1, x5]
  43fcc0:	bl	41ae70 <select@plt>
  43fcc4:	cmp	w0, #0x0
  43fcc8:	b.le	43fce4 <ASN1_generate_nconf@plt+0x21374>
  43fccc:	ldr	x1, [sp, #152]
  43fcd0:	mov	x0, x21
  43fcd4:	mov	w2, #0x2000                	// #8192
  43fcd8:	bl	41cf00 <BIO_read@plt>
  43fcdc:	cmp	w0, #0x0
  43fce0:	b.gt	43fc68 <ASN1_generate_nconf@plt+0x212f8>
  43fce4:	mov	x0, x20
  43fce8:	bl	41e310 <SSL_get_fd@plt>
  43fcec:	bl	41c050 <BIO_closesocket@plt>
  43fcf0:	cbnz	w28, 43feb8 <ASN1_generate_nconf@plt+0x21548>
  43fcf4:	mov	x0, x20
  43fcf8:	bl	41c800 <SSL_free@plt>
  43fcfc:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  43fd00:	cmp	w19, #0x6
  43fd04:	adrp	x0, 474000 <ASN1_generate_nconf@plt+0x55690>
  43fd08:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fd0c:	add	x0, x0, #0x248
  43fd10:	add	x2, x2, #0x398
  43fd14:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fd18:	csel	x2, x2, x0, eq  // eq = none
  43fd1c:	add	x1, x1, #0xe50
  43fd20:	ldr	x0, [sp, #288]
  43fd24:	ldr	x3, [sp, #696]
  43fd28:	cmp	x0, #0x0
  43fd2c:	csel	x3, x3, x0, eq  // eq = none
  43fd30:	mov	x0, x21
  43fd34:	bl	419740 <BIO_printf@plt>
  43fd38:	mov	x1, x22
  43fd3c:	mov	x0, x21
  43fd40:	mov	w2, #0x2000                	// #8192
  43fd44:	bl	41cf00 <BIO_read@plt>
  43fd48:	tbnz	w0, #31, 43ff44 <ASN1_generate_nconf@plt+0x215d4>
  43fd4c:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fd50:	adrp	x27, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fd54:	add	x19, x19, #0xeb8
  43fd58:	add	x27, x27, #0xef0
  43fd5c:	strb	wzr, [x22, w0, sxtw]
  43fd60:	b	43fd90 <ASN1_generate_nconf@plt+0x21420>
  43fd64:	mov	x1, x27
  43fd68:	mov	x0, x22
  43fd6c:	bl	41b000 <strstr@plt>
  43fd70:	cbnz	x0, 43fda0 <ASN1_generate_nconf@plt+0x21430>
  43fd74:	mov	x1, x22
  43fd78:	mov	x0, x21
  43fd7c:	mov	w2, #0x2000                	// #8192
  43fd80:	bl	41cf00 <BIO_read@plt>
  43fd84:	cmp	w0, #0x0
  43fd88:	b.le	43fc14 <ASN1_generate_nconf@plt+0x212a4>
  43fd8c:	strb	wzr, [x22, w0, sxtw]
  43fd90:	mov	x1, x19
  43fd94:	mov	x0, x22
  43fd98:	bl	41b000 <strstr@plt>
  43fd9c:	cbz	x0, 43fd64 <ASN1_generate_nconf@plt+0x213f4>
  43fda0:	mov	x0, x21
  43fda4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fda8:	add	x1, x1, #0xf28
  43fdac:	bl	419740 <BIO_printf@plt>
  43fdb0:	mov	x1, x26
  43fdb4:	mov	x0, x21
  43fdb8:	mov	w2, #0x2000                	// #8192
  43fdbc:	bl	41cf00 <BIO_read@plt>
  43fdc0:	tbnz	w0, #31, 43ff6c <ASN1_generate_nconf@plt+0x215fc>
  43fdc4:	strb	wzr, [x26, w0, sxtw]
  43fdc8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fdcc:	mov	x0, x26
  43fdd0:	add	x1, x1, #0xf60
  43fdd4:	bl	41b000 <strstr@plt>
  43fdd8:	cbz	x0, 43fc14 <ASN1_generate_nconf@plt+0x212a4>
  43fddc:	strb	wzr, [x22]
  43fde0:	b	43fa1c <ASN1_generate_nconf@plt+0x210ac>
  43fde4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43fde8:	ldr	w2, [sp, #216]
  43fdec:	mov	x1, x20
  43fdf0:	ldr	x0, [x0, #2384]
  43fdf4:	bl	43d0e0 <ASN1_generate_nconf@plt+0x1e770>
  43fdf8:	b	43fc30 <ASN1_generate_nconf@plt+0x212c0>
  43fdfc:	bl	41d230 <BIO_f_buffer@plt>
  43fe00:	bl	41b620 <BIO_new@plt>
  43fe04:	mov	x19, x0
  43fe08:	mov	x1, x21
  43fe0c:	bl	41aae0 <BIO_push@plt>
  43fe10:	ldr	x2, [sp, #680]
  43fe14:	mov	x0, x19
  43fe18:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fe1c:	add	x1, x1, #0xf70
  43fe20:	bl	419740 <BIO_printf@plt>
  43fe24:	mov	x3, #0x0                   	// #0
  43fe28:	mov	x2, #0x0                   	// #0
  43fe2c:	mov	w1, #0xb                   	// #11
  43fe30:	mov	x0, x19
  43fe34:	bl	41de90 <BIO_ctrl@plt>
  43fe38:	mov	x0, x19
  43fe3c:	mov	x1, x22
  43fe40:	mov	w2, #0x2000                	// #8192
  43fe44:	bl	41b120 <BIO_gets@plt>
  43fe48:	mov	w3, w0
  43fe4c:	cmp	w0, #0xb
  43fe50:	b.le	43fed0 <ASN1_generate_nconf@plt+0x21560>
  43fe54:	ldrb	w0, [x22, #8]
  43fe58:	cmp	w0, #0x20
  43fe5c:	b.eq	43fba0 <ASN1_generate_nconf@plt+0x21230>  // b.none
  43fe60:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43fe64:	ldr	w3, [sp, #216]
  43fe68:	ldr	x2, [x25, #72]
  43fe6c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fe70:	ldr	x0, [x0, #56]
  43fe74:	add	x1, x1, #0xfd8
  43fe78:	ldr	w28, [sp, #116]
  43fe7c:	mov	w23, w3
  43fe80:	mov	w27, #0x1                   	// #1
  43fe84:	ldr	x22, [sp, #104]
  43fe88:	ldr	x26, [sp, #208]
  43fe8c:	bl	419740 <BIO_printf@plt>
  43fe90:	mov	x3, #0x0                   	// #0
  43fe94:	mov	x2, #0x0                   	// #0
  43fe98:	mov	w1, #0xb                   	// #11
  43fe9c:	mov	x0, x19
  43fea0:	bl	41de90 <BIO_ctrl@plt>
  43fea4:	mov	x0, x19
  43fea8:	bl	41c280 <BIO_pop@plt>
  43feac:	mov	x0, x19
  43feb0:	bl	41df00 <BIO_free@plt>
  43feb4:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  43feb8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43febc:	mov	x1, x20
  43fec0:	mov	w2, #0x1                   	// #1
  43fec4:	ldr	x0, [x0, #2384]
  43fec8:	bl	43d0e0 <ASN1_generate_nconf@plt+0x1e770>
  43fecc:	b	43fcf4 <ASN1_generate_nconf@plt+0x21384>
  43fed0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43fed4:	ldr	w4, [sp, #216]
  43fed8:	ldr	x2, [x25, #72]
  43fedc:	mov	w23, w4
  43fee0:	ldr	x0, [x0, #56]
  43fee4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43fee8:	ldr	w28, [sp, #116]
  43feec:	add	x1, x1, #0xf88
  43fef0:	mov	w27, #0x1                   	// #1
  43fef4:	ldr	x22, [sp, #104]
  43fef8:	ldr	x26, [sp, #208]
  43fefc:	bl	419740 <BIO_printf@plt>
  43ff00:	b	43fe90 <ASN1_generate_nconf@plt+0x21520>
  43ff04:	mov	w27, #0x2                   	// #2
  43ff08:	b	43fbcc <ASN1_generate_nconf@plt+0x2125c>
  43ff0c:	mov	w2, #0x2000                	// #8192
  43ff10:	mov	x1, x22
  43ff14:	mov	x0, x21
  43ff18:	bl	41cf00 <BIO_read@plt>
  43ff1c:	mov	x0, x21
  43ff20:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ff24:	add	x1, x1, #0xe00
  43ff28:	bl	419740 <BIO_printf@plt>
  43ff2c:	mov	x1, x26
  43ff30:	mov	x0, x21
  43ff34:	mov	w2, #0x2000                	// #8192
  43ff38:	bl	41cf00 <BIO_read@plt>
  43ff3c:	mov	w23, w0
  43ff40:	tbz	w0, #31, 43fa1c <ASN1_generate_nconf@plt+0x210ac>
  43ff44:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ff48:	ldr	w28, [sp, #116]
  43ff4c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ff50:	mov	w27, #0x1                   	// #1
  43ff54:	ldr	x0, [x0, #56]
  43ff58:	add	x1, x1, #0xe08
  43ff5c:	ldr	x22, [sp, #104]
  43ff60:	ldr	x26, [sp, #208]
  43ff64:	bl	419740 <BIO_printf@plt>
  43ff68:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  43ff6c:	ldr	w28, [sp, #116]
  43ff70:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  43ff74:	ldr	x22, [sp, #104]
  43ff78:	add	x1, x1, #0xe08
  43ff7c:	ldr	x26, [sp, #208]
  43ff80:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  43ff84:	ldr	w2, [sp, #216]
  43ff88:	mov	w27, #0x1                   	// #1
  43ff8c:	ldr	x0, [x0, #56]
  43ff90:	mov	w23, w2
  43ff94:	bl	419740 <BIO_printf@plt>
  43ff98:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  43ff9c:	add	x3, sp, #0x2f8
  43ffa0:	mov	x0, x20
  43ffa4:	mov	x2, #0x0                   	// #0
  43ffa8:	mov	w1, #0x49                  	// #73
  43ffac:	bl	41dad0 <SSL_ctrl@plt>
  43ffb0:	cbz	x0, 43fae4 <ASN1_generate_nconf@plt+0x21174>
  43ffb4:	add	x0, sp, #0x2f8
  43ffb8:	str	x0, [sp, #312]
  43ffbc:	b	43fae8 <ASN1_generate_nconf@plt+0x21178>
  43ffc0:	mov	x0, x20
  43ffc4:	mov	x3, #0x0                   	// #0
  43ffc8:	mov	x2, #0x0                   	// #0
  43ffcc:	mov	w1, #0xc                   	// #12
  43ffd0:	bl	41dad0 <SSL_ctrl@plt>
  43ffd4:	cbnz	x0, 43faf4 <ASN1_generate_nconf@plt+0x21184>
  43ffd8:	mov	x0, x20
  43ffdc:	bl	419d50 <SSL_get_key_update_type@plt>
  43ffe0:	cmn	w0, #0x1
  43ffe4:	b.ne	43faf4 <ASN1_generate_nconf@plt+0x21184>  // b.any
  43ffe8:	cbnz	w22, 440700 <ASN1_generate_nconf@plt+0x21d90>
  43ffec:	mov	w26, #0x1                   	// #1
  43fff0:	cbnz	w27, 4406a8 <ASN1_generate_nconf@plt+0x21d38>
  43fff4:	ldr	w0, [sp, #256]
  43fff8:	add	x2, sp, #0x3b8
  43fffc:	ldr	x4, [sp, #312]
  440000:	add	x1, sp, #0x338
  440004:	mov	x3, #0x0                   	// #0
  440008:	bl	41ae70 <select@plt>
  44000c:	tbnz	w0, #31, 44026c <ASN1_generate_nconf@plt+0x218fc>
  440010:	mov	x0, x20
  440014:	bl	41d3c0 <SSL_is_dtls@plt>
  440018:	cbz	w0, 440048 <ASN1_generate_nconf@plt+0x216d8>
  44001c:	mov	x0, x20
  440020:	mov	x3, #0x0                   	// #0
  440024:	mov	x2, #0x0                   	// #0
  440028:	mov	w1, #0x4a                  	// #74
  44002c:	bl	41dad0 <SSL_ctrl@plt>
  440030:	cmp	x0, #0x0
  440034:	b.le	440048 <ASN1_generate_nconf@plt+0x216d8>
  440038:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44003c:	ldr	x1, [sp, #328]
  440040:	ldr	x0, [x0, #56]
  440044:	bl	419740 <BIO_printf@plt>
  440048:	mov	x0, x20
  44004c:	bl	41e310 <SSL_get_fd@plt>
  440050:	mov	w1, w0
  440054:	mov	w2, #0x40                  	// #64
  440058:	mov	x0, x20
  44005c:	sdiv	w1, w1, w2
  440060:	add	x2, sp, #0x3b8
  440064:	ldr	x2, [x2, w1, sxtw #3]
  440068:	str	x2, [sp, #312]
  44006c:	bl	41e310 <SSL_get_fd@plt>
  440070:	mov	w1, w0
  440074:	negs	w0, w0
  440078:	and	w1, w1, #0x3f
  44007c:	and	w0, w0, #0x3f
  440080:	mov	x3, #0x1                   	// #1
  440084:	ldr	x2, [sp, #312]
  440088:	csneg	w0, w1, w0, mi  // mi = first
  44008c:	lsl	x0, x3, x0
  440090:	tst	x0, x2
  440094:	b.ne	44044c <ASN1_generate_nconf@plt+0x21adc>  // b.any
  440098:	bl	459e70 <ASN1_generate_nconf@plt+0x3b500>
  44009c:	mov	w1, #0x40                  	// #64
  4400a0:	sdiv	w0, w0, w1
  4400a4:	add	x1, sp, #0x3b8
  4400a8:	ldr	x2, [x1, w0, sxtw #3]
  4400ac:	str	x2, [sp, #312]
  4400b0:	bl	459e70 <ASN1_generate_nconf@plt+0x3b500>
  4400b4:	mov	w1, w0
  4400b8:	negs	w0, w0
  4400bc:	and	w1, w1, #0x3f
  4400c0:	and	w0, w0, #0x3f
  4400c4:	mov	x3, #0x1                   	// #1
  4400c8:	ldr	x2, [sp, #312]
  4400cc:	csneg	w0, w1, w0, mi  // mi = first
  4400d0:	lsl	x0, x3, x0
  4400d4:	tst	x0, x2
  4400d8:	b.ne	440404 <ASN1_generate_nconf@plt+0x21a94>  // b.any
  4400dc:	mov	x0, x20
  4400e0:	bl	41e310 <SSL_get_fd@plt>
  4400e4:	mov	w1, w0
  4400e8:	mov	w2, #0x40                  	// #64
  4400ec:	mov	x0, x20
  4400f0:	sdiv	w1, w1, w2
  4400f4:	add	x2, sp, #0x338
  4400f8:	ldr	x2, [x2, w1, sxtw #3]
  4400fc:	str	x2, [sp, #312]
  440100:	bl	41e310 <SSL_get_fd@plt>
  440104:	mov	w1, w0
  440108:	negs	w0, w0
  44010c:	and	w1, w1, #0x3f
  440110:	and	w0, w0, #0x3f
  440114:	mov	x3, #0x1                   	// #1
  440118:	ldr	x2, [sp, #312]
  44011c:	csneg	w0, w1, w0, mi  // mi = first
  440120:	lsl	x0, x3, x0
  440124:	tst	x0, x2
  440128:	b.ne	43fb44 <ASN1_generate_nconf@plt+0x211d4>  // b.any
  44012c:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  440130:	mov	w1, #0x40                  	// #64
  440134:	sdiv	w0, w0, w1
  440138:	add	x1, sp, #0x338
  44013c:	ldr	x2, [x1, w0, sxtw #3]
  440140:	str	x2, [sp, #312]
  440144:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  440148:	mov	w1, w0
  44014c:	negs	w0, w0
  440150:	and	w1, w1, #0x3f
  440154:	and	w0, w0, #0x3f
  440158:	mov	x3, #0x1                   	// #1
  44015c:	ldr	x2, [sp, #312]
  440160:	csneg	w0, w1, w0, mi  // mi = first
  440164:	lsl	x0, x3, x0
  440168:	tst	x0, x2
  44016c:	b.eq	43faa8 <ASN1_generate_nconf@plt+0x21138>  // b.none
  440170:	ldr	w0, [sp, #540]
  440174:	cbnz	w0, 4402bc <ASN1_generate_nconf@plt+0x2194c>
  440178:	mov	x0, x28
  44017c:	mov	w1, #0x2000                	// #8192
  440180:	bl	459e80 <ASN1_generate_nconf@plt+0x3b510>
  440184:	mov	w19, w0
  440188:	cbz	w19, 4403ec <ASN1_generate_nconf@plt+0x21a7c>
  44018c:	ldr	w0, [sp, #260]
  440190:	cbnz	w0, 4403dc <ASN1_generate_nconf@plt+0x21a6c>
  440194:	cmp	w19, #0x0
  440198:	b.le	440384 <ASN1_generate_nconf@plt+0x21a14>
  44019c:	ldrb	w0, [x28]
  4401a0:	ldr	w1, [sp, #112]
  4401a4:	cmp	w0, #0x51
  4401a8:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4401ac:	b.ne	440384 <ASN1_generate_nconf@plt+0x21a14>  // b.any
  4401b0:	cmp	w0, #0x52
  4401b4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4401b8:	b.ne	440358 <ASN1_generate_nconf@plt+0x219e8>  // b.any
  4401bc:	and	w0, w0, #0xffffffdf
  4401c0:	cmp	w0, #0x4b
  4401c4:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4401c8:	b.ne	440320 <ASN1_generate_nconf@plt+0x219b0>  // b.any
  4401cc:	mov	w21, #0x0                   	// #0
  4401d0:	mov	w27, #0x1                   	// #1
  4401d4:	str	wzr, [sp, #248]
  4401d8:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4401dc:	ldr	w2, [sp, #320]
  4401e0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4401e4:	ldr	x0, [x25]
  4401e8:	sub	w2, w2, #0x1
  4401ec:	add	x1, x1, #0x398
  4401f0:	ldr	w23, [sp, #336]
  4401f4:	str	wzr, [sp, #216]
  4401f8:	str	w2, [sp, #320]
  4401fc:	ldp	x26, x22, [sp, #224]
  440200:	bl	419740 <BIO_printf@plt>
  440204:	mov	x0, x20
  440208:	bl	43d078 <ASN1_generate_nconf@plt+0x1e708>
  44020c:	mov	x0, x20
  440210:	bl	41dc70 <SSL_set_connect_state@plt>
  440214:	mov	x0, x20
  440218:	bl	41e310 <SSL_get_fd@plt>
  44021c:	bl	41c050 <BIO_closesocket@plt>
  440220:	b	43f80c <ASN1_generate_nconf@plt+0x20e9c>
  440224:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440228:	ldr	w2, [sp, #336]
  44022c:	ldr	x1, [sp, #232]
  440230:	ldr	x0, [x0, #56]
  440234:	bl	41cb90 <BIO_write@plt>
  440238:	ldr	w0, [sp, #320]
  44023c:	cbnz	w0, 4401dc <ASN1_generate_nconf@plt+0x2186c>
  440240:	str	wzr, [sp, #216]
  440244:	str	wzr, [sp, #648]
  440248:	b	43fb24 <ASN1_generate_nconf@plt+0x211b4>
  44024c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440250:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440254:	add	x1, x1, #0x380
  440258:	ldr	x0, [x0, #56]
  44025c:	bl	41a980 <BIO_puts@plt>
  440260:	mov	x0, x20
  440264:	bl	45fa00 <ASN1_generate_nconf@plt+0x41090>
  440268:	b	43fb00 <ASN1_generate_nconf@plt+0x21190>
  44026c:	ldr	x0, [sp, #224]
  440270:	str	x0, [sp, #152]
  440274:	ldr	x0, [sp, #232]
  440278:	str	x0, [sp, #144]
  44027c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440280:	mov	w23, w26
  440284:	ldr	w28, [sp, #116]
  440288:	mov	w27, #0x1                   	// #1
  44028c:	ldr	x19, [x0, #56]
  440290:	bl	41bcb0 <__errno_location@plt>
  440294:	mov	x2, x0
  440298:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44029c:	mov	x0, x19
  4402a0:	add	x1, x1, #0x3c0
  4402a4:	ldr	x22, [sp, #104]
  4402a8:	ldr	w2, [x2]
  4402ac:	ldr	x26, [sp, #208]
  4402b0:	ldr	x21, [sp, #240]
  4402b4:	bl	419740 <BIO_printf@plt>
  4402b8:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  4402bc:	mov	w1, #0x1000                	// #4096
  4402c0:	mov	x0, x28
  4402c4:	bl	459e80 <ASN1_generate_nconf@plt+0x3b510>
  4402c8:	mov	w19, w0
  4402cc:	mov	w1, #0x0                   	// #0
  4402d0:	mov	x0, #0x0                   	// #0
  4402d4:	b	4402e8 <ASN1_generate_nconf@plt+0x21978>
  4402d8:	ldrb	w2, [x28, x0]
  4402dc:	add	x0, x0, #0x1
  4402e0:	cmp	w2, #0xa
  4402e4:	cinc	w1, w1, eq  // eq = none
  4402e8:	cmp	w19, w0
  4402ec:	b.gt	4402d8 <ASN1_generate_nconf@plt+0x21968>
  4402f0:	sub	w0, w19, #0x1
  4402f4:	mov	w5, #0xd                   	// #13
  4402f8:	sxtw	x0, w0
  4402fc:	mov	w2, w0
  440300:	tbnz	w0, #31, 440188 <ASN1_generate_nconf@plt+0x21818>
  440304:	add	w3, w1, w0
  440308:	ldrb	w4, [x28, x0]
  44030c:	cmp	w4, #0xa
  440310:	strb	w4, [x28, w3, sxtw]
  440314:	b.eq	4403c4 <ASN1_generate_nconf@plt+0x21a54>  // b.none
  440318:	sub	x0, x0, #0x1
  44031c:	b	4402fc <ASN1_generate_nconf@plt+0x2198c>
  440320:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440324:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440328:	add	x1, x1, #0x4c0
  44032c:	mov	w21, #0x0                   	// #0
  440330:	ldr	x0, [x0, #56]
  440334:	mov	w19, #0x0                   	// #0
  440338:	mov	w27, #0x1                   	// #1
  44033c:	bl	419740 <BIO_printf@plt>
  440340:	ldrb	w1, [x28]
  440344:	mov	x0, x20
  440348:	cmp	w1, #0x4b
  44034c:	cset	w1, eq  // eq = none
  440350:	bl	41acc0 <SSL_key_update@plt>
  440354:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  440358:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44035c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440360:	add	x1, x1, #0x4b0
  440364:	mov	w21, #0x0                   	// #0
  440368:	ldr	x0, [x0, #56]
  44036c:	mov	w19, #0x0                   	// #0
  440370:	mov	w27, #0x1                   	// #1
  440374:	bl	419740 <BIO_printf@plt>
  440378:	mov	x0, x20
  44037c:	bl	41c400 <SSL_renegotiate@plt>
  440380:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  440384:	ldr	x0, [sp, #224]
  440388:	str	x0, [sp, #152]
  44038c:	ldr	x0, [sp, #232]
  440390:	str	x0, [sp, #144]
  440394:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440398:	mov	w23, w26
  44039c:	ldr	w28, [sp, #116]
  4403a0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4403a4:	ldr	x0, [x0, #56]
  4403a8:	add	x1, x1, #0x430
  4403ac:	ldr	w27, [sp, #296]
  4403b0:	ldr	x22, [sp, #104]
  4403b4:	ldr	x26, [sp, #208]
  4403b8:	ldr	x21, [sp, #240]
  4403bc:	bl	419740 <BIO_printf@plt>
  4403c0:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  4403c4:	sub	w1, w1, #0x1
  4403c8:	add	w19, w19, #0x1
  4403cc:	add	w2, w2, w1
  4403d0:	sub	x0, x0, #0x1
  4403d4:	strb	w5, [x28, w2, sxtw]
  4403d8:	b	4402fc <ASN1_generate_nconf@plt+0x2198c>
  4403dc:	ldr	w27, [sp, #260]
  4403e0:	mov	w21, #0x0                   	// #0
  4403e4:	str	wzr, [sp, #248]
  4403e8:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4403ec:	ldr	w27, [sp, #260]
  4403f0:	cbz	w27, 440384 <ASN1_generate_nconf@plt+0x21a14>
  4403f4:	mov	w21, #0x0                   	// #0
  4403f8:	str	wzr, [sp, #248]
  4403fc:	str	w27, [sp, #324]
  440400:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  440404:	ldr	w1, [sp, #264]
  440408:	ldr	x2, [sp, #224]
  44040c:	ldr	w0, [sp, #284]
  440410:	add	x0, x2, w0, sxtw
  440414:	bl	459eb0 <ASN1_generate_nconf@plt+0x3b540>
  440418:	mov	x3, #0x1                   	// #1
  44041c:	cmp	w0, #0x0
  440420:	b.le	4404b0 <ASN1_generate_nconf@plt+0x21b40>
  440424:	ldr	w1, [sp, #264]
  440428:	ldr	w2, [sp, #284]
  44042c:	sub	w1, w1, w0
  440430:	str	w1, [sp, #264]
  440434:	cmp	w1, #0x0
  440438:	add	w0, w2, w0
  44043c:	csel	w23, w23, wzr, gt
  440440:	csel	w22, w3, w22, le
  440444:	str	w0, [sp, #284]
  440448:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  44044c:	ldr	w0, [sp, #248]
  440450:	mov	w2, w19
  440454:	add	x1, x28, w0, sxtw
  440458:	mov	x0, x20
  44045c:	bl	41a730 <SSL_write@plt>
  440460:	mov	w1, w0
  440464:	mov	x0, x20
  440468:	str	w1, [sp, #312]
  44046c:	bl	41e3e0 <SSL_get_error@plt>
  440470:	cmp	w0, #0x4
  440474:	b.eq	4405d8 <ASN1_generate_nconf@plt+0x21c68>  // b.none
  440478:	ldr	w1, [sp, #312]
  44047c:	mov	x3, #0x1                   	// #1
  440480:	b.gt	4405a0 <ASN1_generate_nconf@plt+0x21c30>
  440484:	cmp	w0, #0x2
  440488:	b.eq	44051c <ASN1_generate_nconf@plt+0x21bac>  // b.none
  44048c:	cmp	w0, #0x3
  440490:	b.ne	4404f0 <ASN1_generate_nconf@plt+0x21b80>  // b.any
  440494:	ldr	x0, [x25]
  440498:	mov	w27, w3
  44049c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4404a0:	mov	w21, #0x0                   	// #0
  4404a4:	add	x1, x1, #0x3d0
  4404a8:	bl	419740 <BIO_printf@plt>
  4404ac:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4404b0:	ldr	x0, [sp, #224]
  4404b4:	str	x0, [sp, #152]
  4404b8:	ldr	x0, [sp, #232]
  4404bc:	str	x0, [sp, #144]
  4404c0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4404c4:	mov	w23, w26
  4404c8:	ldr	w28, [sp, #116]
  4404cc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4404d0:	ldr	x0, [x0, #2384]
  4404d4:	add	x1, x1, #0x430
  4404d8:	ldr	w27, [sp, #296]
  4404dc:	ldr	x22, [sp, #104]
  4404e0:	ldr	x26, [sp, #208]
  4404e4:	ldr	x21, [sp, #240]
  4404e8:	bl	419740 <BIO_printf@plt>
  4404ec:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  4404f0:	cbnz	w0, 440560 <ASN1_generate_nconf@plt+0x21bf0>
  4404f4:	ldr	w0, [sp, #248]
  4404f8:	sub	w19, w19, w1
  4404fc:	cmp	w1, #0x0
  440500:	add	w0, w0, w1
  440504:	str	w0, [sp, #248]
  440508:	b.le	44053c <ASN1_generate_nconf@plt+0x21bcc>
  44050c:	cmp	w19, #0x0
  440510:	cset	w21, le
  440514:	cset	w27, gt
  440518:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  44051c:	ldr	x0, [x25]
  440520:	mov	w22, w3
  440524:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440528:	mov	w27, #0x0                   	// #0
  44052c:	add	x1, x1, #0x3f0
  440530:	mov	w23, #0x0                   	// #0
  440534:	bl	419740 <BIO_printf@plt>
  440538:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  44053c:	ldr	x0, [sp, #224]
  440540:	str	x0, [sp, #152]
  440544:	ldr	x0, [sp, #232]
  440548:	mov	w27, #0x1                   	// #1
  44054c:	ldr	w28, [sp, #116]
  440550:	str	x0, [sp, #144]
  440554:	ldr	x22, [sp, #104]
  440558:	ldr	x26, [sp, #208]
  44055c:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  440560:	cmp	w0, #0x1
  440564:	b.ne	43faa8 <ASN1_generate_nconf@plt+0x21138>  // b.any
  440568:	ldr	x0, [sp, #224]
  44056c:	str	x0, [sp, #152]
  440570:	ldr	x0, [sp, #232]
  440574:	str	x0, [sp, #144]
  440578:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44057c:	mov	w23, w26
  440580:	ldr	w28, [sp, #116]
  440584:	mov	w27, #0x1                   	// #1
  440588:	ldr	x0, [x0, #56]
  44058c:	ldr	x22, [sp, #104]
  440590:	ldr	x26, [sp, #208]
  440594:	ldr	x21, [sp, #240]
  440598:	bl	41e7f0 <ERR_print_errors@plt>
  44059c:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  4405a0:	cmp	w0, #0x6
  4405a4:	b.eq	440614 <ASN1_generate_nconf@plt+0x21ca4>  // b.none
  4405a8:	b.le	4405f8 <ASN1_generate_nconf@plt+0x21c88>
  4405ac:	cmp	w0, #0x9
  4405b0:	b.ne	4405ec <ASN1_generate_nconf@plt+0x21c7c>  // b.any
  4405b4:	ldr	x0, [x25]
  4405b8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4405bc:	add	x1, x1, #0x3e0
  4405c0:	mov	w27, w3
  4405c4:	mov	w21, #0x0                   	// #0
  4405c8:	bl	419740 <BIO_printf@plt>
  4405cc:	mov	x0, x20
  4405d0:	bl	45b7e0 <ASN1_generate_nconf@plt+0x3ce70>
  4405d4:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4405d8:	ldr	x0, [x25]
  4405dc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4405e0:	add	x1, x1, #0x400
  4405e4:	bl	419740 <BIO_printf@plt>
  4405e8:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4405ec:	cmp	w0, #0xa
  4405f0:	b.eq	440568 <ASN1_generate_nconf@plt+0x21bf8>  // b.none
  4405f4:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4405f8:	cmp	w0, #0x5
  4405fc:	b.ne	43faa8 <ASN1_generate_nconf@plt+0x21138>  // b.any
  440600:	orr	w19, w19, w1
  440604:	cbnz	w19, 440658 <ASN1_generate_nconf@plt+0x21ce8>
  440608:	mov	w21, w3
  44060c:	mov	w27, #0x0                   	// #0
  440610:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  440614:	cbz	w19, 440608 <ASN1_generate_nconf@plt+0x21c98>
  440618:	ldr	x0, [sp, #224]
  44061c:	str	x0, [sp, #152]
  440620:	ldr	x0, [sp, #232]
  440624:	str	x0, [sp, #144]
  440628:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44062c:	mov	w23, w26
  440630:	ldr	w28, [sp, #116]
  440634:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440638:	ldr	x0, [x0, #2384]
  44063c:	add	x1, x1, #0x410
  440640:	ldr	w27, [sp, #296]
  440644:	ldr	x22, [sp, #104]
  440648:	ldr	x26, [sp, #208]
  44064c:	ldr	x21, [sp, #240]
  440650:	bl	419740 <BIO_printf@plt>
  440654:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  440658:	ldr	x0, [sp, #224]
  44065c:	str	x0, [sp, #152]
  440660:	ldr	x0, [sp, #232]
  440664:	str	x0, [sp, #144]
  440668:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44066c:	mov	w27, w3
  440670:	mov	w23, w26
  440674:	ldr	w28, [sp, #116]
  440678:	ldr	x19, [x0, #56]
  44067c:	bl	41bcb0 <__errno_location@plt>
  440680:	mov	x2, x0
  440684:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440688:	mov	x0, x19
  44068c:	add	x1, x1, #0x420
  440690:	ldr	x22, [sp, #104]
  440694:	ldr	w2, [x2]
  440698:	ldr	x26, [sp, #208]
  44069c:	ldr	x21, [sp, #240]
  4406a0:	bl	419740 <BIO_printf@plt>
  4406a4:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  4406a8:	mov	x0, x20
  4406ac:	bl	41e310 <SSL_get_fd@plt>
  4406b0:	mov	w1, w0
  4406b4:	mov	x0, x20
  4406b8:	str	w1, [sp, #368]
  4406bc:	bl	41e310 <SSL_get_fd@plt>
  4406c0:	ldr	w1, [sp, #368]
  4406c4:	mov	w3, #0x40                  	// #64
  4406c8:	sdiv	w0, w0, w3
  4406cc:	negs	w2, w1
  4406d0:	and	w2, w2, #0x3f
  4406d4:	and	w1, w1, #0x3f
  4406d8:	csneg	w2, w1, w2, mi  // mi = first
  4406dc:	mov	x1, #0x1                   	// #1
  4406e0:	sbfiz	x0, x0, #3, #32
  4406e4:	lsl	x1, x1, x2
  4406e8:	add	x2, sp, #0x3b8
  4406ec:	ldr	x2, [x2, x0]
  4406f0:	orr	x1, x1, x2
  4406f4:	add	x2, sp, #0x3b8
  4406f8:	str	x1, [x2, x0]
  4406fc:	b	43fff4 <ASN1_generate_nconf@plt+0x21684>
  440700:	mov	x0, x20
  440704:	mov	w26, w22
  440708:	bl	41b390 <SSL_has_pending@plt>
  44070c:	cbnz	w0, 43fb38 <ASN1_generate_nconf@plt+0x211c8>
  440710:	mov	x0, x20
  440714:	bl	41e310 <SSL_get_fd@plt>
  440718:	mov	w1, w0
  44071c:	mov	x0, x20
  440720:	str	w1, [sp, #368]
  440724:	bl	41e310 <SSL_get_fd@plt>
  440728:	ldr	w1, [sp, #368]
  44072c:	mov	w3, #0x40                  	// #64
  440730:	sdiv	w0, w0, w3
  440734:	negs	w2, w1
  440738:	and	w2, w2, #0x3f
  44073c:	and	w1, w1, #0x3f
  440740:	csneg	w2, w1, w2, mi  // mi = first
  440744:	mov	x1, #0x1                   	// #1
  440748:	sbfiz	x0, x0, #3, #32
  44074c:	lsl	x1, x1, x2
  440750:	add	x2, sp, #0x338
  440754:	ldr	x2, [x2, x0]
  440758:	orr	x1, x1, x2
  44075c:	add	x2, sp, #0x338
  440760:	str	x1, [x2, x0]
  440764:	b	43fff0 <ASN1_generate_nconf@plt+0x21680>
  440768:	cbnz	w0, 440560 <ASN1_generate_nconf@plt+0x21bf0>
  44076c:	cmp	w1, #0x0
  440770:	b.le	44053c <ASN1_generate_nconf@plt+0x21bcc>
  440774:	mov	w22, #0x0                   	// #0
  440778:	mov	w23, #0x1                   	// #1
  44077c:	str	w1, [sp, #264]
  440780:	str	wzr, [sp, #284]
  440784:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  440788:	ldr	x0, [x25]
  44078c:	orr	w23, w21, w27
  440790:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440794:	add	x1, x1, #0x458
  440798:	bl	419740 <BIO_printf@plt>
  44079c:	cbz	w23, 4407e0 <ASN1_generate_nconf@plt+0x21e70>
  4407a0:	mov	w22, w23
  4407a4:	mov	w23, #0x0                   	// #0
  4407a8:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4407ac:	cmp	w0, #0x6
  4407b0:	b.eq	440848 <ASN1_generate_nconf@plt+0x21ed8>  // b.none
  4407b4:	b.le	4407f0 <ASN1_generate_nconf@plt+0x21e80>
  4407b8:	cmp	w0, #0x9
  4407bc:	b.ne	4405ec <ASN1_generate_nconf@plt+0x21c7c>  // b.any
  4407c0:	ldr	x0, [x25]
  4407c4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4407c8:	add	x1, x1, #0x438
  4407cc:	orr	w23, w21, w27
  4407d0:	bl	419740 <BIO_printf@plt>
  4407d4:	mov	x0, x20
  4407d8:	bl	45b7e0 <ASN1_generate_nconf@plt+0x3ce70>
  4407dc:	cbnz	w23, 4407a0 <ASN1_generate_nconf@plt+0x21e30>
  4407e0:	mov	w22, #0x1                   	// #1
  4407e4:	mov	w21, #0x0                   	// #0
  4407e8:	mov	w27, w22
  4407ec:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4407f0:	cmp	w0, #0x5
  4407f4:	b.ne	43faa8 <ASN1_generate_nconf@plt+0x21138>  // b.any
  4407f8:	ldr	x0, [sp, #224]
  4407fc:	str	x0, [sp, #152]
  440800:	ldr	x0, [sp, #232]
  440804:	str	x0, [sp, #144]
  440808:	mov	w23, w26
  44080c:	ldr	w28, [sp, #116]
  440810:	ldr	x22, [sp, #104]
  440814:	bl	41bcb0 <__errno_location@plt>
  440818:	mov	x1, x0
  44081c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440820:	ldr	x26, [sp, #208]
  440824:	ldr	w27, [x1]
  440828:	ldr	w1, [sp, #436]
  44082c:	ldr	x0, [x0, #56]
  440830:	ldr	x21, [sp, #240]
  440834:	cbz	w1, 440888 <ASN1_generate_nconf@plt+0x21f18>
  440838:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44083c:	add	x1, x1, #0x478
  440840:	bl	41a980 <BIO_puts@plt>
  440844:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  440848:	ldr	x0, [sp, #224]
  44084c:	str	x0, [sp, #152]
  440850:	ldr	x0, [sp, #232]
  440854:	str	x0, [sp, #144]
  440858:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44085c:	mov	w23, w26
  440860:	ldr	w28, [sp, #116]
  440864:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440868:	ldr	x0, [x0, #2384]
  44086c:	add	x1, x1, #0x4a8
  440870:	ldr	w27, [sp, #296]
  440874:	ldr	x22, [sp, #104]
  440878:	ldr	x26, [sp, #208]
  44087c:	ldr	x21, [sp, #240]
  440880:	bl	419740 <BIO_printf@plt>
  440884:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  440888:	mov	w2, w27
  44088c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  440890:	add	x1, x1, #0x498
  440894:	bl	419740 <BIO_printf@plt>
  440898:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  44089c:	mov	x0, x20
  4408a0:	mov	x3, #0x0                   	// #0
  4408a4:	mov	x2, #0x0                   	// #0
  4408a8:	mov	w1, #0x4a                  	// #74
  4408ac:	bl	41dad0 <SSL_ctrl@plt>
  4408b0:	cmp	x0, #0x0
  4408b4:	b.le	43fb44 <ASN1_generate_nconf@plt+0x211d4>
  4408b8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4408bc:	ldr	x1, [sp, #328]
  4408c0:	ldr	x0, [x0, #56]
  4408c4:	bl	419740 <BIO_printf@plt>
  4408c8:	b	43fb44 <ASN1_generate_nconf@plt+0x211d4>
  4408cc:	ldr	x0, [x25]
  4408d0:	ldr	x1, [sp, #344]
  4408d4:	bl	419740 <BIO_printf@plt>
  4408d8:	b	43faa8 <ASN1_generate_nconf@plt+0x21138>
  4408dc:	ldr	w0, [sp, #324]
  4408e0:	cmp	w0, #0x0
  4408e4:	csel	w0, w21, wzr, eq  // eq = none
  4408e8:	cbnz	w0, 441b54 <ASN1_generate_nconf@plt+0x231e4>
  4408ec:	cbnz	w23, 441ba4 <ASN1_generate_nconf@plt+0x23234>
  4408f0:	mov	w26, #0x0                   	// #0
  4408f4:	cbz	w22, 43fff0 <ASN1_generate_nconf@plt+0x21680>
  4408f8:	b	440710 <ASN1_generate_nconf@plt+0x21da0>
  4408fc:	cmp	w19, #0x2
  440900:	b.eq	43ff0c <ASN1_generate_nconf@plt+0x2159c>  // b.none
  440904:	cmp	w19, #0x3
  440908:	b.ne	440aa0 <ASN1_generate_nconf@plt+0x22130>  // b.any
  44090c:	bl	41d230 <BIO_f_buffer@plt>
  440910:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  440914:	bl	41b620 <BIO_new@plt>
  440918:	mov	x27, x0
  44091c:	mov	x1, x21
  440920:	bl	41aae0 <BIO_push@plt>
  440924:	mov	w2, #0x2000                	// #8192
  440928:	mov	x1, x22
  44092c:	mov	x0, x27
  440930:	bl	41b120 <BIO_gets@plt>
  440934:	mov	x0, x27
  440938:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44093c:	add	x1, x1, #0xe20
  440940:	bl	419740 <BIO_printf@plt>
  440944:	mov	x0, x27
  440948:	mov	x3, #0x0                   	// #0
  44094c:	mov	x2, #0x0                   	// #0
  440950:	mov	w1, #0xb                   	// #11
  440954:	add	x19, x19, #0xda0
  440958:	mov	w28, #0x0                   	// #0
  44095c:	bl	41de90 <BIO_ctrl@plt>
  440960:	b	440970 <ASN1_generate_nconf@plt+0x22000>
  440964:	ldrb	w0, [x22]
  440968:	cmp	w0, #0x2e
  44096c:	b.eq	4409a4 <ASN1_generate_nconf@plt+0x22034>  // b.none
  440970:	mov	w2, #0x2000                	// #8192
  440974:	mov	x1, x22
  440978:	mov	x0, x27
  44097c:	bl	41b120 <BIO_gets@plt>
  440980:	mov	x1, x19
  440984:	mov	w23, w0
  440988:	mov	x0, x22
  44098c:	bl	41b000 <strstr@plt>
  440990:	cmp	x0, #0x0
  440994:	mov	w3, #0x1                   	// #1
  440998:	csel	w28, w28, w3, eq  // eq = none
  44099c:	cmp	w23, #0x3
  4409a0:	b.gt	440964 <ASN1_generate_nconf@plt+0x21ff4>
  4409a4:	mov	x3, #0x0                   	// #0
  4409a8:	mov	x2, #0x0                   	// #0
  4409ac:	mov	w1, #0xb                   	// #11
  4409b0:	mov	x0, x27
  4409b4:	bl	41de90 <BIO_ctrl@plt>
  4409b8:	mov	x0, x27
  4409bc:	bl	41c280 <BIO_pop@plt>
  4409c0:	mov	x0, x27
  4409c4:	bl	41df00 <BIO_free@plt>
  4409c8:	cbnz	w28, 4409e0 <ASN1_generate_nconf@plt+0x22070>
  4409cc:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4409d0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4409d4:	add	x1, x1, #0xdb0
  4409d8:	ldr	x0, [x28, #56]
  4409dc:	bl	419740 <BIO_printf@plt>
  4409e0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4409e4:	mov	x0, x21
  4409e8:	add	x1, x1, #0xe30
  4409ec:	bl	419740 <BIO_printf@plt>
  4409f0:	mov	x1, x26
  4409f4:	mov	x0, x21
  4409f8:	mov	w2, #0x2000                	// #8192
  4409fc:	bl	41cf00 <BIO_read@plt>
  440a00:	b	43fa1c <ASN1_generate_nconf@plt+0x210ac>
  440a04:	bl	41d230 <BIO_f_buffer@plt>
  440a08:	bl	41b620 <BIO_new@plt>
  440a0c:	mov	x19, x0
  440a10:	mov	x1, x21
  440a14:	bl	41aae0 <BIO_push@plt>
  440a18:	mov	x1, x22
  440a1c:	mov	x0, x19
  440a20:	mov	w2, #0x2000                	// #8192
  440a24:	bl	41b120 <BIO_gets@plt>
  440a28:	mov	w23, w0
  440a2c:	cmp	w0, #0x3
  440a30:	b.le	440a6c <ASN1_generate_nconf@plt+0x220fc>
  440a34:	bl	41a8c0 <__ctype_b_loc@plt>
  440a38:	ldrb	w1, [x22]
  440a3c:	ldr	x0, [x0]
  440a40:	ldrh	w1, [x0, x1, lsl #1]
  440a44:	tbz	w1, #11, 440a18 <ASN1_generate_nconf@plt+0x220a8>
  440a48:	ldrb	w1, [x22, #1]
  440a4c:	ldrh	w1, [x0, x1, lsl #1]
  440a50:	tbz	w1, #11, 440a18 <ASN1_generate_nconf@plt+0x220a8>
  440a54:	ldrb	w1, [x22, #2]
  440a58:	ldrh	w0, [x0, x1, lsl #1]
  440a5c:	tbz	w0, #11, 440a18 <ASN1_generate_nconf@plt+0x220a8>
  440a60:	ldrb	w0, [x22, #3]
  440a64:	cmp	w0, #0x20
  440a68:	b.ne	440a18 <ASN1_generate_nconf@plt+0x220a8>  // b.any
  440a6c:	mov	w1, #0xb                   	// #11
  440a70:	mov	x3, #0x0                   	// #0
  440a74:	mov	x2, #0x0                   	// #0
  440a78:	mov	x0, x19
  440a7c:	bl	41de90 <BIO_ctrl@plt>
  440a80:	mov	x0, x19
  440a84:	bl	41c280 <BIO_pop@plt>
  440a88:	mov	x0, x19
  440a8c:	bl	41df00 <BIO_free@plt>
  440a90:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440a94:	mov	x0, x21
  440a98:	add	x1, x1, #0xe40
  440a9c:	b	4409ec <ASN1_generate_nconf@plt+0x2207c>
  440aa0:	cmp	w19, #0x1
  440aa4:	b.ne	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.any
  440aa8:	bl	41d230 <BIO_f_buffer@plt>
  440aac:	bl	41b620 <BIO_new@plt>
  440ab0:	mov	x27, x0
  440ab4:	mov	x1, x21
  440ab8:	bl	41aae0 <BIO_push@plt>
  440abc:	b	440acc <ASN1_generate_nconf@plt+0x2215c>
  440ac0:	ldrb	w0, [x22, #3]
  440ac4:	cmp	w0, #0x2d
  440ac8:	b.ne	440ae4 <ASN1_generate_nconf@plt+0x22174>  // b.any
  440acc:	mov	x1, x22
  440ad0:	mov	x0, x27
  440ad4:	mov	w2, #0x2000                	// #8192
  440ad8:	bl	41b120 <BIO_gets@plt>
  440adc:	cmp	w0, #0x3
  440ae0:	b.gt	440ac0 <ASN1_generate_nconf@plt+0x22150>
  440ae4:	ldr	x0, [sp, #288]
  440ae8:	cbz	x0, 441664 <ASN1_generate_nconf@plt+0x22cf4>
  440aec:	ldr	w0, [sp, #648]
  440af0:	cmp	w0, #0xc
  440af4:	b.eq	44164c <ASN1_generate_nconf@plt+0x22cdc>  // b.none
  440af8:	ldr	x2, [sp, #288]
  440afc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440b00:	mov	x0, x27
  440b04:	add	x1, x1, #0xd90
  440b08:	bl	419740 <BIO_printf@plt>
  440b0c:	mov	x0, x27
  440b10:	mov	x3, #0x0                   	// #0
  440b14:	mov	x2, #0x0                   	// #0
  440b18:	mov	w1, #0xb                   	// #11
  440b1c:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  440b20:	mov	w28, #0x0                   	// #0
  440b24:	add	x19, x19, #0xda0
  440b28:	bl	41de90 <BIO_ctrl@plt>
  440b2c:	b	440b3c <ASN1_generate_nconf@plt+0x221cc>
  440b30:	ldrb	w0, [x22, #3]
  440b34:	cmp	w0, #0x2d
  440b38:	b.ne	440b70 <ASN1_generate_nconf@plt+0x22200>  // b.any
  440b3c:	mov	w2, #0x2000                	// #8192
  440b40:	mov	x1, x22
  440b44:	mov	x0, x27
  440b48:	bl	41b120 <BIO_gets@plt>
  440b4c:	mov	x1, x19
  440b50:	mov	w23, w0
  440b54:	mov	x0, x22
  440b58:	bl	41b000 <strstr@plt>
  440b5c:	cmp	x0, #0x0
  440b60:	mov	w3, #0x1                   	// #1
  440b64:	csel	w28, w28, w3, eq  // eq = none
  440b68:	cmp	w23, #0x3
  440b6c:	b.gt	440b30 <ASN1_generate_nconf@plt+0x221c0>
  440b70:	mov	x3, #0x0                   	// #0
  440b74:	mov	x2, #0x0                   	// #0
  440b78:	mov	w1, #0xb                   	// #11
  440b7c:	mov	x0, x27
  440b80:	bl	41de90 <BIO_ctrl@plt>
  440b84:	mov	x0, x27
  440b88:	bl	41c280 <BIO_pop@plt>
  440b8c:	mov	x0, x27
  440b90:	bl	41df00 <BIO_free@plt>
  440b94:	cbnz	w28, 440bac <ASN1_generate_nconf@plt+0x2223c>
  440b98:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440b9c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440ba0:	add	x1, x1, #0xdb0
  440ba4:	ldr	x0, [x28, #56]
  440ba8:	bl	419740 <BIO_printf@plt>
  440bac:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440bb0:	mov	x0, x21
  440bb4:	add	x1, x1, #0xdf0
  440bb8:	b	4409ec <ASN1_generate_nconf@plt+0x2207c>
  440bbc:	mov	w1, #0x0                   	// #0
  440bc0:	bl	41e350 <BIO_new_socket@plt>
  440bc4:	mov	x21, x0
  440bc8:	b	43f8f4 <ASN1_generate_nconf@plt+0x20f84>
  440bcc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440bd0:	mov	w27, #0x1                   	// #1
  440bd4:	ldr	x19, [x0, #56]
  440bd8:	bl	41bcb0 <__errno_location@plt>
  440bdc:	mov	x2, x0
  440be0:	ldr	w28, [sp, #116]
  440be4:	mov	x0, x19
  440be8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440bec:	add	x1, x1, #0xcd8
  440bf0:	ldr	w2, [x2]
  440bf4:	ldr	x22, [sp, #104]
  440bf8:	ldr	x26, [sp, #208]
  440bfc:	bl	419740 <BIO_printf@plt>
  440c00:	ldr	w0, [sp, #644]
  440c04:	bl	41c050 <BIO_closesocket@plt>
  440c08:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  440c0c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440c10:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440c14:	ldr	x2, [x25, #72]
  440c18:	add	x1, x1, #0xc90
  440c1c:	ldr	x0, [x0, #56]
  440c20:	mov	w27, #0x1                   	// #1
  440c24:	bl	419740 <BIO_printf@plt>
  440c28:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  440c2c:	mov	x0, x21
  440c30:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  440c34:	add	x1, x1, #0xb38
  440c38:	bl	41aac0 <BIO_set_callback@plt>
  440c3c:	ldr	x1, [x25]
  440c40:	mov	x0, x21
  440c44:	bl	41d050 <BIO_set_callback_arg@plt>
  440c48:	b	43f904 <ASN1_generate_nconf@plt+0x20f94>
  440c4c:	bl	41a940 <BIO_f_nbio_test@plt>
  440c50:	bl	41b620 <BIO_new@plt>
  440c54:	mov	x1, x21
  440c58:	bl	41aae0 <BIO_push@plt>
  440c5c:	mov	x21, x0
  440c60:	b	43f8fc <ASN1_generate_nconf@plt+0x20f8c>
  440c64:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440c68:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440c6c:	add	x1, x1, #0xd68
  440c70:	ldr	w28, [sp, #116]
  440c74:	ldr	x0, [x0, #56]
  440c78:	ldr	x22, [sp, #104]
  440c7c:	ldr	x26, [sp, #208]
  440c80:	bl	419740 <BIO_printf@plt>
  440c84:	mov	x0, x21
  440c88:	bl	41df00 <BIO_free@plt>
  440c8c:	ldr	w0, [sp, #216]
  440c90:	ldr	w27, [sp, #272]
  440c94:	mov	w23, w0
  440c98:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  440c9c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440ca0:	mov	x3, #0x0                   	// #0
  440ca4:	ldr	w28, [sp, #116]
  440ca8:	mov	x2, #0x0                   	// #0
  440cac:	ldr	x19, [x0, #56]
  440cb0:	mov	w1, #0x79                  	// #121
  440cb4:	mov	x0, x20
  440cb8:	ldr	x22, [sp, #104]
  440cbc:	ldr	x26, [sp, #208]
  440cc0:	bl	41dad0 <SSL_ctrl@plt>
  440cc4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440cc8:	mov	x2, x0
  440ccc:	add	x1, x1, #0xd40
  440cd0:	mov	x0, x19
  440cd4:	bl	419740 <BIO_printf@plt>
  440cd8:	mov	x0, x21
  440cdc:	bl	41df00 <BIO_free@plt>
  440ce0:	b	440c8c <ASN1_generate_nconf@plt+0x2231c>
  440ce4:	mov	x0, x21
  440ce8:	mov	w1, #0x27                  	// #39
  440cec:	bl	41de90 <BIO_ctrl@plt>
  440cf0:	b	43f8f4 <ASN1_generate_nconf@plt+0x20f84>
  440cf4:	add	x27, sp, #0x2f8
  440cf8:	mov	x19, #0xd090                	// #53392
  440cfc:	mov	x3, x27
  440d00:	movk	x19, #0x3, lsl #16
  440d04:	mov	x0, x21
  440d08:	mov	x2, #0x0                   	// #0
  440d0c:	mov	w1, #0x21                  	// #33
  440d10:	str	xzr, [sp, #760]
  440d14:	str	x19, [sp, #768]
  440d18:	bl	41de90 <BIO_ctrl@plt>
  440d1c:	mov	x3, x27
  440d20:	mov	x0, x21
  440d24:	mov	x2, #0x0                   	// #0
  440d28:	mov	w1, #0x23                  	// #35
  440d2c:	str	xzr, [sp, #760]
  440d30:	str	x19, [sp, #768]
  440d34:	bl	41de90 <BIO_ctrl@plt>
  440d38:	b	43f8ac <ASN1_generate_nconf@plt+0x20f3c>
  440d3c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440d40:	ldr	x19, [x0, #56]
  440d44:	bl	41bcb0 <__errno_location@plt>
  440d48:	mov	x2, x0
  440d4c:	ldr	w28, [sp, #116]
  440d50:	mov	x0, x19
  440d54:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  440d58:	add	x1, x1, #0xd28
  440d5c:	ldr	w2, [x2]
  440d60:	ldr	x22, [sp, #104]
  440d64:	ldr	x26, [sp, #208]
  440d68:	bl	419740 <BIO_printf@plt>
  440d6c:	ldr	x0, [sp, #752]
  440d70:	bl	419d10 <BIO_ADDR_free@plt>
  440d74:	ldr	w0, [sp, #644]
  440d78:	bl	41c050 <BIO_closesocket@plt>
  440d7c:	ldr	w27, [sp, #272]
  440d80:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  440d84:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  440d88:	ldr	w28, [sp, #116]
  440d8c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  440d90:	add	x1, x1, #0xde8
  440d94:	ldr	x0, [x0, #56]
  440d98:	ldr	x22, [sp, #104]
  440d9c:	ldr	x26, [sp, #208]
  440da0:	bl	419740 <BIO_printf@plt>
  440da4:	ldr	w0, [sp, #644]
  440da8:	bl	41c050 <BIO_closesocket@plt>
  440dac:	ldr	w27, [sp, #272]
  440db0:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  440db4:	mov	x0, x20
  440db8:	bl	41e310 <SSL_get_fd@plt>
  440dbc:	add	w0, w0, #0x1
  440dc0:	str	w0, [sp, #256]
  440dc4:	b	43f958 <ASN1_generate_nconf@plt+0x20fe8>
  440dc8:	mov	x3, #0x0                   	// #0
  440dcc:	mov	x0, x20
  440dd0:	mov	x2, #0x1                   	// #1
  440dd4:	mov	w1, #0x41                  	// #65
  440dd8:	bl	41dad0 <SSL_ctrl@plt>
  440ddc:	ldr	x19, [sp, #104]
  440de0:	mov	w1, #0x3f                  	// #63
  440de4:	adrp	x2, 43c000 <ASN1_generate_nconf@plt+0x1d690>
  440de8:	add	x2, x2, #0x4b8
  440dec:	mov	x0, x19
  440df0:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  440df4:	ldr	x3, [x25]
  440df8:	mov	x0, x19
  440dfc:	mov	x2, #0x0                   	// #0
  440e00:	mov	w1, #0x40                  	// #64
  440e04:	bl	41ad80 <SSL_CTX_ctrl@plt>
  440e08:	b	43f91c <ASN1_generate_nconf@plt+0x20fac>
  440e0c:	mov	x0, x20
  440e10:	mov	w1, #0x38                  	// #56
  440e14:	adrp	x2, 45f000 <ASN1_generate_nconf@plt+0x40690>
  440e18:	add	x2, x2, #0xc8
  440e1c:	bl	419790 <SSL_callback_ctrl@plt>
  440e20:	ldr	x3, [x25]
  440e24:	mov	x0, x20
  440e28:	mov	x2, #0x0                   	// #0
  440e2c:	mov	w1, #0x39                  	// #57
  440e30:	bl	41dad0 <SSL_ctrl@plt>
  440e34:	b	43f914 <ASN1_generate_nconf@plt+0x20fa4>
  440e38:	mov	x0, x20
  440e3c:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  440e40:	add	x1, x1, #0xd58
  440e44:	bl	41db70 <SSL_set_msg_callback@plt>
  440e48:	ldr	x0, [sp, #176]
  440e4c:	cbz	x0, 441b9c <ASN1_generate_nconf@plt+0x2322c>
  440e50:	ldr	x3, [sp, #176]
  440e54:	mov	x0, x20
  440e58:	mov	x2, #0x0                   	// #0
  440e5c:	mov	w1, #0x10                  	// #16
  440e60:	bl	41dad0 <SSL_ctrl@plt>
  440e64:	b	43f90c <ASN1_generate_nconf@plt+0x20f9c>
  440e68:	cmp	w19, #0xd
  440e6c:	b.eq	4413f4 <ASN1_generate_nconf@plt+0x22a84>  // b.none
  440e70:	b.le	441358 <ASN1_generate_nconf@plt+0x229e8>
  440e74:	cmp	w19, #0xe
  440e78:	b.eq	441c84 <ASN1_generate_nconf@plt+0x23314>  // b.none
  440e7c:	cmp	w19, #0xf
  440e80:	b.ne	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.any
  440e84:	mov	x0, #0xffffffffffffffff    	// #-1
  440e88:	str	x0, [sp, #736]
  440e8c:	bl	41bec0 <BIO_s_mem@plt>
  440e90:	bl	41b620 <BIO_new@plt>
  440e94:	mov	x23, x0
  440e98:	mov	x0, #0x0                   	// #0
  440e9c:	bl	41bfe0 <NCONF_new@plt>
  440ea0:	mov	x19, x0
  440ea4:	cbz	x0, 44133c <ASN1_generate_nconf@plt+0x229cc>
  440ea8:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  440eac:	add	x1, x1, #0xe70
  440eb0:	add	x1, x1, #0x88
  440eb4:	mov	x0, x23
  440eb8:	bl	41a980 <BIO_puts@plt>
  440ebc:	add	x2, sp, #0x2e0
  440ec0:	mov	x1, x23
  440ec4:	mov	x0, x19
  440ec8:	bl	41d580 <NCONF_load_bio@plt>
  440ecc:	cmp	w0, #0x0
  440ed0:	b.le	4412f8 <ASN1_generate_nconf@plt+0x22988>
  440ed4:	mov	x0, x23
  440ed8:	bl	41df00 <BIO_free@plt>
  440edc:	adrp	x2, 460000 <ASN1_generate_nconf@plt+0x41690>
  440ee0:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  440ee4:	mov	x0, x19
  440ee8:	add	x2, x2, #0xdd8
  440eec:	add	x1, x1, #0xde0
  440ef0:	bl	41d030 <NCONF_get_string@plt>
  440ef4:	cbz	x0, 4412c8 <ASN1_generate_nconf@plt+0x22958>
  440ef8:	mov	x1, x19
  440efc:	bl	41e970 <ASN1_generate_nconf@plt>
  440f00:	mov	x23, x0
  440f04:	cbz	x0, 441298 <ASN1_generate_nconf@plt+0x22928>
  440f08:	mov	x0, x19
  440f0c:	bl	419f60 <NCONF_free@plt>
  440f10:	ldr	x1, [x23, #8]
  440f14:	mov	x0, x21
  440f18:	ldr	w2, [x1]
  440f1c:	ldr	x1, [x1, #8]
  440f20:	bl	41cb90 <BIO_write@plt>
  440f24:	mov	x3, #0x0                   	// #0
  440f28:	mov	x2, #0x0                   	// #0
  440f2c:	mov	w1, #0xb                   	// #11
  440f30:	mov	x0, x21
  440f34:	bl	41de90 <BIO_ctrl@plt>
  440f38:	mov	x0, x23
  440f3c:	bl	41a060 <ASN1_TYPE_free@plt>
  440f40:	mov	x1, x22
  440f44:	mov	x0, x21
  440f48:	mov	w2, #0x2000                	// #8192
  440f4c:	bl	41cf00 <BIO_read@plt>
  440f50:	sxtw	x4, w0
  440f54:	tbnz	w4, #31, 441270 <ASN1_generate_nconf@plt+0x22900>
  440f58:	add	x27, sp, #0x2e8
  440f5c:	add	x3, sp, #0x294
  440f60:	add	x2, sp, #0x290
  440f64:	mov	x0, x27
  440f68:	add	x19, x22, w4, sxtw
  440f6c:	add	x1, sp, #0x2f0
  440f70:	str	x22, [sp, #744]
  440f74:	bl	41ca00 <ASN1_get_object@plt>
  440f78:	cmp	w0, #0x20
  440f7c:	b.ne	441b30 <ASN1_generate_nconf@plt+0x231c0>  // b.any
  440f80:	ldr	w0, [sp, #656]
  440f84:	cmp	w0, #0x10
  440f88:	b.ne	441b30 <ASN1_generate_nconf@plt+0x231c0>  // b.any
  440f8c:	ldr	x0, [sp, #744]
  440f90:	ldr	x4, [sp, #752]
  440f94:	sub	x0, x19, x0
  440f98:	cmp	x0, x4
  440f9c:	b.lt	441b30 <ASN1_generate_nconf@plt+0x231c0>  // b.tstop
  440fa0:	add	x3, sp, #0x294
  440fa4:	add	x2, sp, #0x290
  440fa8:	add	x1, sp, #0x2f0
  440fac:	mov	x0, x27
  440fb0:	bl	41ca00 <ASN1_get_object@plt>
  440fb4:	cbnz	w0, 441b0c <ASN1_generate_nconf@plt+0x2319c>
  440fb8:	ldr	w0, [sp, #656]
  440fbc:	cmp	w0, #0x2
  440fc0:	b.ne	441b0c <ASN1_generate_nconf@plt+0x2319c>  // b.any
  440fc4:	ldr	x0, [sp, #744]
  440fc8:	ldr	x1, [sp, #752]
  440fcc:	sub	x2, x19, x0
  440fd0:	cmp	x2, x1
  440fd4:	b.lt	441b0c <ASN1_generate_nconf@plt+0x2319c>  // b.tstop
  440fd8:	add	x0, x0, x1
  440fdc:	add	x3, sp, #0x294
  440fe0:	sub	x4, x19, x0
  440fe4:	add	x2, sp, #0x290
  440fe8:	add	x1, sp, #0x2f0
  440fec:	str	x0, [sp, #744]
  440ff0:	mov	x0, x27
  440ff4:	bl	41ca00 <ASN1_get_object@plt>
  440ff8:	cmp	w0, #0x20
  440ffc:	b.ne	441ae8 <ASN1_generate_nconf@plt+0x23178>  // b.any
  441000:	ldr	w0, [sp, #660]
  441004:	cmp	w0, #0x40
  441008:	b.ne	441ae8 <ASN1_generate_nconf@plt+0x23178>  // b.any
  44100c:	ldr	w0, [sp, #656]
  441010:	cmp	w0, #0x18
  441014:	b.ne	441ae8 <ASN1_generate_nconf@plt+0x23178>  // b.any
  441018:	ldr	x4, [sp, #744]
  44101c:	add	x3, sp, #0x294
  441020:	add	x2, sp, #0x290
  441024:	mov	x0, x27
  441028:	add	x1, sp, #0x2f0
  44102c:	sub	x4, x19, x4
  441030:	bl	41ca00 <ASN1_get_object@plt>
  441034:	mov	w23, w0
  441038:	cbnz	w0, 441ab4 <ASN1_generate_nconf@plt+0x23144>
  44103c:	ldr	w0, [sp, #656]
  441040:	cmp	w0, #0xa
  441044:	b.ne	441ab4 <ASN1_generate_nconf@plt+0x23144>  // b.any
  441048:	ldr	x1, [sp, #752]
  44104c:	cbz	x1, 441ab4 <ASN1_generate_nconf@plt+0x23144>
  441050:	ldr	x2, [sp, #744]
  441054:	sub	x19, x19, x2
  441058:	cmp	x1, x19
  44105c:	b.gt	441ab4 <ASN1_generate_nconf@plt+0x23144>
  441060:	mov	x0, #0x0                   	// #0
  441064:	b	441074 <ASN1_generate_nconf@plt+0x22704>
  441068:	ldrb	w3, [x2, x0]
  44106c:	add	x0, x0, #0x1
  441070:	orr	w23, w3, w23, lsl #8
  441074:	cmp	x0, x1
  441078:	b.lt	441068 <ASN1_generate_nconf@plt+0x226f8>  // b.tstop
  44107c:	cmp	w23, #0x0
  441080:	b.lt	441bec <ASN1_generate_nconf@plt+0x2327c>  // b.tstop
  441084:	b.eq	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.none
  441088:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44108c:	ldr	w28, [sp, #116]
  441090:	mov	w2, w23
  441094:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441098:	ldr	x0, [x0, #56]
  44109c:	add	x1, x1, #0x318
  4410a0:	ldr	x22, [sp, #104]
  4410a4:	ldr	x26, [sp, #208]
  4410a8:	bl	419740 <BIO_printf@plt>
  4410ac:	b	43fc20 <ASN1_generate_nconf@plt+0x212b0>
  4410b0:	bl	41d230 <BIO_f_buffer@plt>
  4410b4:	adrp	x28, 473000 <ASN1_generate_nconf@plt+0x54690>
  4410b8:	bl	41b620 <BIO_new@plt>
  4410bc:	mov	x19, x0
  4410c0:	mov	x1, x21
  4410c4:	bl	41aae0 <BIO_push@plt>
  4410c8:	mov	x0, x19
  4410cc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4410d0:	add	x1, x1, #0xdf0
  4410d4:	bl	419740 <BIO_printf@plt>
  4410d8:	mov	x3, #0x0                   	// #0
  4410dc:	mov	x2, #0x0                   	// #0
  4410e0:	mov	w1, #0xb                   	// #11
  4410e4:	mov	x0, x19
  4410e8:	add	x28, x28, #0x60
  4410ec:	bl	41de90 <BIO_ctrl@plt>
  4410f0:	mov	x0, x20
  4410f4:	bl	41e310 <SSL_get_fd@plt>
  4410f8:	add	w0, w0, #0x1
  4410fc:	str	w0, [sp, #256]
  441100:	mov	x0, #0x0                   	// #0
  441104:	str	wzr, [sp, #752]
  441108:	add	x1, sp, #0x338
  44110c:	str	xzr, [x1, x0, lsl #3]
  441110:	add	x0, x0, #0x1
  441114:	cmp	x0, #0x10
  441118:	b.ne	441108 <ASN1_generate_nconf@plt+0x22798>  // b.any
  44111c:	mov	x0, x20
  441120:	bl	41e310 <SSL_get_fd@plt>
  441124:	mov	w27, w0
  441128:	mov	x0, x20
  44112c:	bl	41e310 <SSL_get_fd@plt>
  441130:	str	xzr, [sp, #768]
  441134:	mov	w2, #0x40                  	// #64
  441138:	add	x5, sp, #0x338
  44113c:	negs	w1, w27
  441140:	and	w27, w27, #0x3f
  441144:	sdiv	w0, w0, w2
  441148:	and	w1, w1, #0x3f
  44114c:	csneg	w1, w27, w1, mi  // mi = first
  441150:	mov	x4, #0x1                   	// #1
  441154:	mov	x27, #0x8                   	// #8
  441158:	mov	x3, #0x0                   	// #0
  44115c:	lsl	x4, x4, x1
  441160:	mov	x2, #0x0                   	// #0
  441164:	sbfiz	x0, x0, #3, #32
  441168:	mov	w1, #0x74                  	// #116
  44116c:	str	x27, [sp, #760]
  441170:	ldr	x5, [x5, x0]
  441174:	orr	x4, x4, x5
  441178:	add	x5, sp, #0x338
  44117c:	str	x4, [x5, x0]
  441180:	mov	x0, x19
  441184:	bl	41de90 <BIO_ctrl@plt>
  441188:	cbnz	x0, 4411a4 <ASN1_generate_nconf@plt+0x22834>
  44118c:	mov	x0, x19
  441190:	mov	x3, #0x0                   	// #0
  441194:	mov	x2, #0x0                   	// #0
  441198:	mov	w1, #0xa                   	// #10
  44119c:	bl	41de90 <BIO_ctrl@plt>
  4411a0:	cbz	w0, 441918 <ASN1_generate_nconf@plt+0x22fa8>
  4411a4:	mov	x1, x22
  4411a8:	mov	x0, x19
  4411ac:	mov	w2, #0x2000                	// #8192
  4411b0:	bl	41b120 <BIO_gets@plt>
  4411b4:	mov	w23, w0
  4411b8:	cmp	w0, #0x0
  4411bc:	b.le	441210 <ASN1_generate_nconf@plt+0x228a0>
  4411c0:	add	x2, sp, #0x2f0
  4411c4:	mov	x1, x28
  4411c8:	mov	x0, x22
  4411cc:	bl	41b3e0 <__isoc99_sscanf@plt>
  4411d0:	cmp	w0, #0x1
  4411d4:	b.ne	441210 <ASN1_generate_nconf@plt+0x228a0>  // b.any
  4411d8:	ldr	w27, [sp, #752]
  4411dc:	mov	w0, #0x1a5                 	// #421
  4411e0:	cmp	w27, #0x1c3
  4411e4:	ccmp	w27, w0, #0x4, ne  // ne = any
  4411e8:	b.ne	441200 <ASN1_generate_nconf@plt+0x22890>  // b.any
  4411ec:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4411f0:	mov	x0, x22
  4411f4:	add	x1, x1, #0xda0
  4411f8:	bl	41b000 <strstr@plt>
  4411fc:	cbnz	x0, 44196c <ASN1_generate_nconf@plt+0x22ffc>
  441200:	cmp	w27, #0x2b3
  441204:	b.eq	4418f8 <ASN1_generate_nconf@plt+0x22f88>  // b.none
  441208:	cmp	w27, #0x29e
  44120c:	b.ne	441100 <ASN1_generate_nconf@plt+0x22790>  // b.any
  441210:	mov	x3, #0x0                   	// #0
  441214:	mov	x2, #0x0                   	// #0
  441218:	mov	w1, #0xb                   	// #11
  44121c:	mov	x0, x19
  441220:	bl	41de90 <BIO_ctrl@plt>
  441224:	mov	x0, x19
  441228:	bl	41c280 <BIO_pop@plt>
  44122c:	mov	x0, x19
  441230:	bl	41df00 <BIO_free@plt>
  441234:	ldr	w0, [sp, #752]
  441238:	cmp	w0, #0x29e
  44123c:	b.eq	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.none
  441240:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441244:	ldr	w28, [sp, #116]
  441248:	add	x1, x1, #0xa8
  44124c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441250:	ldr	x22, [sp, #104]
  441254:	ldr	x26, [sp, #208]
  441258:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  44125c:	mov	x0, x22
  441260:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  441264:	add	x1, x1, #0xc00
  441268:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  44126c:	b	43f368 <ASN1_generate_nconf@plt+0x209f8>
  441270:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441274:	ldr	w28, [sp, #116]
  441278:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44127c:	mov	w27, #0x1                   	// #1
  441280:	ldr	x0, [x0, #56]
  441284:	add	x1, x1, #0xe08
  441288:	ldr	x22, [sp, #104]
  44128c:	ldr	x26, [sp, #208]
  441290:	bl	419740 <BIO_printf@plt>
  441294:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441298:	mov	x0, x19
  44129c:	ldr	w28, [sp, #116]
  4412a0:	ldr	x22, [sp, #104]
  4412a4:	mov	w27, #0x1                   	// #1
  4412a8:	ldr	x26, [sp, #208]
  4412ac:	bl	419f60 <NCONF_free@plt>
  4412b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4412b4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4412b8:	add	x1, x1, #0x278
  4412bc:	ldr	x0, [x0, #56]
  4412c0:	bl	419740 <BIO_printf@plt>
  4412c4:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  4412c8:	mov	x0, x19
  4412cc:	ldr	w28, [sp, #116]
  4412d0:	ldr	x22, [sp, #104]
  4412d4:	mov	w27, #0x1                   	// #1
  4412d8:	ldr	x26, [sp, #208]
  4412dc:	bl	419f60 <NCONF_free@plt>
  4412e0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4412e4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4412e8:	add	x1, x1, #0x258
  4412ec:	ldr	x0, [x0, #56]
  4412f0:	bl	419740 <BIO_printf@plt>
  4412f4:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  4412f8:	ldr	w28, [sp, #116]
  4412fc:	mov	x0, x23
  441300:	ldr	x22, [sp, #104]
  441304:	ldr	x26, [sp, #208]
  441308:	bl	41df00 <BIO_free@plt>
  44130c:	mov	x0, x19
  441310:	bl	419f60 <NCONF_free@plt>
  441314:	ldr	x2, [sp, #736]
  441318:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44131c:	cmp	x2, #0x0
  441320:	b.le	441da0 <ASN1_generate_nconf@plt+0x23430>
  441324:	ldr	x0, [x0, #56]
  441328:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44132c:	mov	w27, #0x1                   	// #1
  441330:	add	x1, x1, #0x240
  441334:	bl	419740 <BIO_printf@plt>
  441338:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  44133c:	ldr	w28, [sp, #116]
  441340:	mov	x0, x23
  441344:	mov	w27, #0x1                   	// #1
  441348:	ldr	x22, [sp, #104]
  44134c:	ldr	x26, [sp, #208]
  441350:	bl	41df00 <BIO_free@plt>
  441354:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441358:	cmp	w19, #0xb
  44135c:	b.eq	441c1c <ASN1_generate_nconf@plt+0x232ac>  // b.none
  441360:	cmp	w19, #0xc
  441364:	b.eq	440aa8 <ASN1_generate_nconf@plt+0x22138>  // b.none
  441368:	cmp	w19, #0xa
  44136c:	b.ne	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.any
  441370:	mov	x1, x26
  441374:	mov	x0, x21
  441378:	mov	w2, #0x2000                	// #8192
  44137c:	bl	41cf00 <BIO_read@plt>
  441380:	mov	w1, w0
  441384:	tbnz	w0, #31, 43ff6c <ASN1_generate_nconf@plt+0x215fc>
  441388:	cmp	w0, #0x14
  44138c:	b.le	441c00 <ASN1_generate_nconf@plt+0x23290>
  441390:	ldrb	w3, [x26]
  441394:	ldrb	w2, [x26, #1]
  441398:	ldrb	w0, [x26, #2]
  44139c:	add	w3, w3, #0x4
  4413a0:	add	w2, w3, w2, lsl #8
  4413a4:	add	w0, w2, w0, lsl #16
  4413a8:	cmp	w0, w1
  4413ac:	b.ne	441e04 <ASN1_generate_nconf@plt+0x23494>  // b.any
  4413b0:	ldrb	w0, [x26, #4]
  4413b4:	cmp	w0, #0xa
  4413b8:	b.ne	441de8 <ASN1_generate_nconf@plt+0x23478>  // b.any
  4413bc:	mov	x2, #0x5                   	// #5
  4413c0:	ldrb	w3, [x26, x2]
  4413c4:	mov	w0, w2
  4413c8:	cbz	w3, 441e20 <ASN1_generate_nconf@plt+0x234b0>
  4413cc:	add	x2, x2, #0x1
  4413d0:	cmp	w1, w2
  4413d4:	b.gt	4413c0 <ASN1_generate_nconf@plt+0x22a50>
  4413d8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4413dc:	ldr	w28, [sp, #116]
  4413e0:	add	x1, x1, #0x148
  4413e4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4413e8:	ldr	x22, [sp, #104]
  4413ec:	ldr	x26, [sp, #208]
  4413f0:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  4413f4:	bl	41d230 <BIO_f_buffer@plt>
  4413f8:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  4413fc:	bl	41b620 <BIO_new@plt>
  441400:	mov	x23, x0
  441404:	mov	x1, x21
  441408:	bl	41aae0 <BIO_push@plt>
  44140c:	mov	w2, #0x2000                	// #8192
  441410:	mov	x1, x22
  441414:	mov	x0, x23
  441418:	bl	41b120 <BIO_gets@plt>
  44141c:	mov	x0, x23
  441420:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441424:	add	x1, x1, #0x1e0
  441428:	bl	419740 <BIO_printf@plt>
  44142c:	mov	x0, x23
  441430:	mov	x3, #0x0                   	// #0
  441434:	mov	x2, #0x0                   	// #0
  441438:	mov	w1, #0xb                   	// #11
  44143c:	add	x19, x19, #0xda0
  441440:	mov	w27, #0x0                   	// #0
  441444:	bl	41de90 <BIO_ctrl@plt>
  441448:	b	441458 <ASN1_generate_nconf@plt+0x22ae8>
  44144c:	ldrb	w0, [x22]
  441450:	cmp	w0, #0x2e
  441454:	b.eq	44148c <ASN1_generate_nconf@plt+0x22b1c>  // b.none
  441458:	mov	w2, #0x2000                	// #8192
  44145c:	mov	x1, x22
  441460:	mov	x0, x23
  441464:	bl	41b120 <BIO_gets@plt>
  441468:	mov	x1, x19
  44146c:	mov	w28, w0
  441470:	mov	x0, x22
  441474:	bl	41b000 <strstr@plt>
  441478:	cmp	x0, #0x0
  44147c:	mov	w3, #0x1                   	// #1
  441480:	csel	w27, w27, w3, eq  // eq = none
  441484:	cmp	w28, w3
  441488:	b.gt	44144c <ASN1_generate_nconf@plt+0x22adc>
  44148c:	mov	x3, #0x0                   	// #0
  441490:	mov	x2, #0x0                   	// #0
  441494:	mov	w1, #0xb                   	// #11
  441498:	mov	x0, x23
  44149c:	bl	41de90 <BIO_ctrl@plt>
  4414a0:	mov	x0, x23
  4414a4:	bl	41c280 <BIO_pop@plt>
  4414a8:	mov	x0, x23
  4414ac:	bl	41df00 <BIO_free@plt>
  4414b0:	cbnz	w27, 4414c8 <ASN1_generate_nconf@plt+0x22b58>
  4414b4:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4414b8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4414bc:	add	x1, x1, #0xdb0
  4414c0:	ldr	x0, [x28, #56]
  4414c4:	bl	419740 <BIO_printf@plt>
  4414c8:	mov	x0, x21
  4414cc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4414d0:	add	x1, x1, #0xdf0
  4414d4:	bl	419740 <BIO_printf@plt>
  4414d8:	mov	x1, x22
  4414dc:	mov	x0, x21
  4414e0:	mov	w2, #0x2000                	// #8192
  4414e4:	bl	41cf00 <BIO_read@plt>
  4414e8:	mov	w23, w0
  4414ec:	tbnz	w0, #31, 43ff44 <ASN1_generate_nconf@plt+0x215d4>
  4414f0:	strb	wzr, [x22, w0, sxtw]
  4414f4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4414f8:	mov	x0, x22
  4414fc:	add	x1, x1, #0x1f0
  441500:	bl	41b000 <strstr@plt>
  441504:	cbnz	x0, 43fa1c <ASN1_generate_nconf@plt+0x210ac>
  441508:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44150c:	ldr	w28, [sp, #116]
  441510:	add	x1, x1, #0x1f8
  441514:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441518:	ldr	x22, [sp, #104]
  44151c:	ldr	x2, [sp, #144]
  441520:	ldr	x26, [sp, #208]
  441524:	b	441d88 <ASN1_generate_nconf@plt+0x23418>
  441528:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44152c:	add	x1, x1, #0xb50
  441530:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441534:	ldr	x0, [x19, #56]
  441538:	mov	w27, #0x1                   	// #1
  44153c:	bl	419740 <BIO_printf@plt>
  441540:	ldr	x0, [x19, #56]
  441544:	bl	41e7f0 <ERR_print_errors@plt>
  441548:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  44154c:	ldr	x2, [sp, #336]
  441550:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441554:	add	x1, x1, #0xb30
  441558:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44155c:	ldr	x0, [x19, #56]
  441560:	mov	w27, #0x1                   	// #1
  441564:	bl	419740 <BIO_printf@plt>
  441568:	ldr	x0, [x19, #56]
  44156c:	bl	41e7f0 <ERR_print_errors@plt>
  441570:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441574:	mov	x0, x20
  441578:	mov	x3, #0x0                   	// #0
  44157c:	mov	x2, #0x80                  	// #128
  441580:	mov	w1, #0x21                  	// #33
  441584:	bl	41dad0 <SSL_ctrl@plt>
  441588:	b	43f780 <ASN1_generate_nconf@plt+0x20e10>
  44158c:	ldr	x0, [sp, #440]
  441590:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  441594:	add	x1, x1, #0x170
  441598:	bl	41b1c0 <BIO_new_file@plt>
  44159c:	mov	x19, x0
  4415a0:	cbz	x0, 4416b0 <ASN1_generate_nconf@plt+0x22d40>
  4415a4:	add	x27, sp, #0x2e8
  4415a8:	ldr	x1, [sp, #200]
  4415ac:	mov	x3, x27
  4415b0:	mov	x0, x19
  4415b4:	mov	x2, #0x2000                	// #8192
  4415b8:	bl	41da10 <BIO_read_ex@plt>
  4415bc:	mov	w28, w0
  4415c0:	ldr	x1, [sp, #200]
  4415c4:	add	x3, sp, #0x2f0
  4415c8:	ldr	x2, [sp, #744]
  4415cc:	mov	x0, x20
  4415d0:	bl	41dce0 <SSL_write_early_data@plt>
  4415d4:	cbnz	w0, 4416a0 <ASN1_generate_nconf@plt+0x22d30>
  4415d8:	mov	x0, x20
  4415dc:	mov	w1, #0x0                   	// #0
  4415e0:	bl	41e3e0 <SSL_get_error@plt>
  4415e4:	cmp	w0, #0x3
  4415e8:	b.gt	441694 <ASN1_generate_nconf@plt+0x22d24>
  4415ec:	cmp	w0, #0x1
  4415f0:	b.gt	4415c0 <ASN1_generate_nconf@plt+0x22c50>
  4415f4:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4415f8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4415fc:	add	x1, x1, #0x360
  441600:	ldr	w28, [sp, #116]
  441604:	ldr	x0, [x23, #56]
  441608:	ldr	x22, [sp, #104]
  44160c:	ldr	x26, [sp, #208]
  441610:	bl	419740 <BIO_printf@plt>
  441614:	mov	x0, x19
  441618:	bl	41df00 <BIO_free@plt>
  44161c:	ldr	x0, [x23, #56]
  441620:	bl	41e7f0 <ERR_print_errors@plt>
  441624:	b	43fc20 <ASN1_generate_nconf@plt+0x212b0>
  441628:	ldr	w0, [sp, #644]
  44162c:	mov	w1, #0x1                   	// #1
  441630:	bl	41b370 <BIO_socket_nbio@plt>
  441634:	cbz	w0, 441674 <ASN1_generate_nconf@plt+0x22d04>
  441638:	ldr	x0, [x25]
  44163c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441640:	add	x1, x1, #0xd08
  441644:	bl	419740 <BIO_printf@plt>
  441648:	b	43f84c <ASN1_generate_nconf@plt+0x20edc>
  44164c:	ldr	x2, [sp, #288]
  441650:	mov	x0, x27
  441654:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441658:	add	x1, x1, #0xd80
  44165c:	bl	419740 <BIO_printf@plt>
  441660:	b	440b0c <ASN1_generate_nconf@plt+0x2219c>
  441664:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  441668:	add	x0, x0, #0x380
  44166c:	str	x0, [sp, #288]
  441670:	b	440aec <ASN1_generate_nconf@plt+0x2217c>
  441674:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441678:	ldr	w28, [sp, #116]
  44167c:	ldr	w27, [sp, #432]
  441680:	ldr	x0, [x0, #56]
  441684:	ldr	x22, [sp, #104]
  441688:	ldr	x26, [sp, #208]
  44168c:	bl	41e7f0 <ERR_print_errors@plt>
  441690:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441694:	cmp	w0, #0x9
  441698:	b.eq	4415c0 <ASN1_generate_nconf@plt+0x22c50>  // b.none
  44169c:	b	4415f4 <ASN1_generate_nconf@plt+0x22c84>
  4416a0:	cbnz	w28, 4415a8 <ASN1_generate_nconf@plt+0x22c38>
  4416a4:	mov	x0, x19
  4416a8:	bl	41df00 <BIO_free@plt>
  4416ac:	b	43fa50 <ASN1_generate_nconf@plt+0x210e0>
  4416b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4416b4:	ldr	w28, [sp, #116]
  4416b8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4416bc:	add	x1, x1, #0x340
  4416c0:	ldr	x0, [x0, #56]
  4416c4:	ldr	x22, [sp, #104]
  4416c8:	ldr	x26, [sp, #208]
  4416cc:	bl	419740 <BIO_printf@plt>
  4416d0:	b	43fc20 <ASN1_generate_nconf@plt+0x212b0>
  4416d4:	mov	w1, #0x1                   	// #1
  4416d8:	bl	41ae50 <SSL_set_post_handshake_auth@plt>
  4416dc:	b	43f724 <ASN1_generate_nconf@plt+0x20db4>
  4416e0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4416e4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4416e8:	add	x1, x1, #0xb68
  4416ec:	b	441534 <ASN1_generate_nconf@plt+0x22bc4>
  4416f0:	ldr	x0, [sp, #696]
  4416f4:	str	x0, [sp, #248]
  4416f8:	mov	x19, x0
  4416fc:	cbz	x0, 4419a0 <ASN1_generate_nconf@plt+0x23030>
  441700:	bl	41e440 <strlen@plt>
  441704:	mov	x6, x0
  441708:	mov	x3, x19
  44170c:	sub	x9, x0, #0x1
  441710:	mov	w7, #0x0                   	// #0
  441714:	mov	w1, #0x1                   	// #1
  441718:	mov	x0, #0x0                   	// #0
  44171c:	mov	x2, #0x0                   	// #0
  441720:	mov	w8, #0x2d                  	// #45
  441724:	cmp	x0, #0x3e
  441728:	ccmp	x6, x2, #0x0, ls  // ls = plast
  44172c:	b.ls	441988 <ASN1_generate_nconf@plt+0x23018>  // b.plast
  441730:	ldrb	w4, [x3]
  441734:	and	w5, w4, #0xffffffdf
  441738:	cmp	w4, #0x5f
  44173c:	sub	w5, w5, #0x41
  441740:	and	w5, w5, #0xff
  441744:	ccmp	w5, #0x19, #0x0, ne  // ne = any
  441748:	b.ls	4419b0 <ASN1_generate_nconf@plt+0x23040>  // b.plast
  44174c:	sub	w5, w4, #0x30
  441750:	and	w5, w5, #0xff
  441754:	cmp	w5, #0x9
  441758:	b.ls	441888 <ASN1_generate_nconf@plt+0x22f18>  // b.plast
  44175c:	cbz	x2, 43f7bc <ASN1_generate_nconf@plt+0x20e4c>
  441760:	cmp	x2, x9
  441764:	b.cs	43f7bc <ASN1_generate_nconf@plt+0x20e4c>  // b.hs, b.nlast
  441768:	cmp	w4, #0x2d
  44176c:	b.eq	441888 <ASN1_generate_nconf@plt+0x22f18>  // b.none
  441770:	cmp	w4, #0x2e
  441774:	b.ne	43f7bc <ASN1_generate_nconf@plt+0x20e4c>  // b.any
  441778:	ldrb	w0, [x3, #1]
  44177c:	cmp	w0, #0x2e
  441780:	b.eq	43f7bc <ASN1_generate_nconf@plt+0x20e4c>  // b.none
  441784:	ldurb	w4, [x3, #-1]
  441788:	cmp	w4, #0x2d
  44178c:	ccmp	w0, w8, #0x4, ne  // ne = any
  441790:	b.eq	43f7bc <ASN1_generate_nconf@plt+0x20e4c>  // b.none
  441794:	mov	x0, #0x0                   	// #0
  441798:	mov	w7, #0x1                   	// #1
  44179c:	add	x2, x2, #0x1
  4417a0:	add	x3, x3, #0x1
  4417a4:	b	441724 <ASN1_generate_nconf@plt+0x22db4>
  4417a8:	ldr	x1, [sp, #264]
  4417ac:	mov	x0, x20
  4417b0:	bl	41b560 <SSL_dane_enable@plt>
  4417b4:	cmp	w0, #0x0
  4417b8:	b.le	441a08 <ASN1_generate_nconf@plt+0x23098>
  4417bc:	ldr	x0, [sp, #160]
  4417c0:	cbz	x0, 4419e8 <ASN1_generate_nconf@plt+0x23078>
  4417c4:	ldr	x0, [sp, #160]
  4417c8:	mov	w21, #0x0                   	// #0
  4417cc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4417d0:	str	wzr, [sp, #104]
  4417d4:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4417d8:	str	w0, [sp, #208]
  4417dc:	add	x0, x1, #0xe70
  4417e0:	str	x0, [sp, #216]
  4417e4:	ldr	w0, [sp, #208]
  4417e8:	cmp	w0, w21
  4417ec:	b.le	441a1c <ASN1_generate_nconf@plt+0x230ac>
  4417f0:	ldr	x0, [sp, #160]
  4417f4:	mov	w1, w21
  4417f8:	bl	419630 <OPENSSL_sk_value@plt>
  4417fc:	mov	x19, x0
  441800:	ldr	x0, [sp, #216]
  441804:	mov	x5, #0x0                   	// #0
  441808:	str	x19, [sp, #760]
  44180c:	add	x3, x0, #0x10
  441810:	mov	x23, x3
  441814:	b	441834 <ASN1_generate_nconf@plt+0x22ec4>
  441818:	ldr	x2, [x23, #16]
  44181c:	add	x0, sp, #0x2f8
  441820:	blr	x2
  441824:	mov	x5, x0
  441828:	cmp	x0, #0x0
  44182c:	b.le	4419bc <ASN1_generate_nconf@plt+0x2304c>
  441830:	add	x23, x23, #0x18
  441834:	ldr	x1, [x23]
  441838:	cbnz	x1, 441818 <ASN1_generate_nconf@plt+0x22ea8>
  44183c:	ldrb	w3, [x25, #88]
  441840:	mov	x0, x20
  441844:	ldrb	w2, [x25, #89]
  441848:	ldrb	w1, [x25, #90]
  44184c:	ldr	x4, [x25, #80]
  441850:	bl	41a630 <SSL_dane_tlsa_add@plt>
  441854:	mov	w23, w0
  441858:	ldr	x0, [x25, #80]
  44185c:	mov	x1, x24
  441860:	mov	w2, #0x216                 	// #534
  441864:	bl	41b1e0 <CRYPTO_free@plt>
  441868:	cmp	w23, #0x0
  44186c:	cbz	w23, 441a88 <ASN1_generate_nconf@plt+0x23118>
  441870:	b.lt	441a5c <ASN1_generate_nconf@plt+0x230ec>  // b.tstop
  441874:	ldr	w0, [sp, #104]
  441878:	add	w21, w21, #0x1
  44187c:	add	w0, w0, #0x1
  441880:	str	w0, [sp, #104]
  441884:	b	4417e4 <ASN1_generate_nconf@plt+0x22e74>
  441888:	add	x0, x0, #0x1
  44188c:	b	44179c <ASN1_generate_nconf@plt+0x22e2c>
  441890:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441894:	mov	x0, x22
  441898:	mov	w1, #0x35                  	// #53
  44189c:	adrp	x2, 43d000 <ASN1_generate_nconf@plt+0x1e690>
  4418a0:	ldr	x3, [x19, #56]
  4418a4:	add	x2, x2, #0xaf8
  4418a8:	str	x3, [sp, #776]
  4418ac:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  4418b0:	add	x3, sp, #0x308
  4418b4:	mov	x0, x22
  4418b8:	mov	x2, #0x0                   	// #0
  4418bc:	mov	w1, #0x36                  	// #54
  4418c0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4418c4:	b	43f648 <ASN1_generate_nconf@plt+0x20cd8>
  4418c8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4418cc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4418d0:	add	x1, x1, #0xb00
  4418d4:	ldr	x2, [x25, #72]
  4418d8:	b	43f2d0 <ASN1_generate_nconf@plt+0x20960>
  4418dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4418e0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4418e4:	mov	w27, #0x1                   	// #1
  4418e8:	add	x1, x1, #0xae0
  4418ec:	ldr	x0, [x0, #56]
  4418f0:	bl	419740 <BIO_printf@plt>
  4418f4:	b	43dee0 <ASN1_generate_nconf@plt+0x1f570>
  4418f8:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4418fc:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441900:	add	x1, x1, #0x88
  441904:	ldr	x0, [x28, #56]
  441908:	bl	419740 <BIO_printf@plt>
  44190c:	ldr	x0, [x28, #56]
  441910:	bl	41e7f0 <ERR_print_errors@plt>
  441914:	b	441210 <ASN1_generate_nconf@plt+0x228a0>
  441918:	mov	x0, x21
  44191c:	mov	x3, #0x0                   	// #0
  441920:	mov	x2, #0x0                   	// #0
  441924:	mov	w1, #0xa                   	// #10
  441928:	bl	41de90 <BIO_ctrl@plt>
  44192c:	cbnz	w0, 4411a4 <ASN1_generate_nconf@plt+0x22834>
  441930:	ldr	w0, [sp, #256]
  441934:	add	x4, sp, #0x2f8
  441938:	add	x1, sp, #0x338
  44193c:	mov	x3, #0x0                   	// #0
  441940:	mov	x2, #0x0                   	// #0
  441944:	bl	41ae70 <select@plt>
  441948:	cmp	w0, #0x0
  44194c:	b.gt	4411a4 <ASN1_generate_nconf@plt+0x22834>
  441950:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441954:	mov	w2, w27
  441958:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44195c:	add	x1, x1, #0x30
  441960:	ldr	x0, [x28, #56]
  441964:	bl	419740 <BIO_printf@plt>
  441968:	b	441210 <ASN1_generate_nconf@plt+0x228a0>
  44196c:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441970:	mov	x2, x22
  441974:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441978:	add	x1, x1, #0x68
  44197c:	ldr	x0, [x28, #56]
  441980:	bl	419740 <BIO_printf@plt>
  441984:	b	441210 <ASN1_generate_nconf@plt+0x228a0>
  441988:	cmp	x0, #0x3f
  44198c:	eor	w1, w1, #0x1
  441990:	csel	w0, w1, wzr, ne  // ne = any
  441994:	tst	w0, w7
  441998:	b.ne	43f7a4 <ASN1_generate_nconf@plt+0x20e34>  // b.any
  44199c:	b	43f7bc <ASN1_generate_nconf@plt+0x20e4c>
  4419a0:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  4419a4:	add	x0, x0, #0x3a0
  4419a8:	str	x0, [sp, #248]
  4419ac:	b	43f7a4 <ASN1_generate_nconf@plt+0x20e34>
  4419b0:	add	x0, x0, #0x1
  4419b4:	mov	w1, #0x0                   	// #0
  4419b8:	b	44179c <ASN1_generate_nconf@plt+0x22e2c>
  4419bc:	mov	x3, x23
  4419c0:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4419c4:	ldr	x2, [x25, #72]
  4419c8:	mov	x4, x19
  4419cc:	ldr	x0, [x23, #56]
  4419d0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4419d4:	ldr	x3, [x3, #8]
  4419d8:	add	x1, x1, #0xbe8
  4419dc:	add	w21, w21, #0x1
  4419e0:	bl	419740 <BIO_printf@plt>
  4419e4:	b	4417e4 <ASN1_generate_nconf@plt+0x22e74>
  4419e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4419ec:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4419f0:	ldr	x2, [x25, #72]
  4419f4:	add	x1, x1, #0xb98
  4419f8:	ldr	x0, [x0, #56]
  4419fc:	mov	w27, #0x1                   	// #1
  441a00:	bl	419740 <BIO_printf@plt>
  441a04:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441a08:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441a0c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441a10:	add	x1, x1, #0xb00
  441a14:	ldr	x2, [x25, #72]
  441a18:	b	44155c <ASN1_generate_nconf@plt+0x22bec>
  441a1c:	ldr	w0, [sp, #104]
  441a20:	cbz	w0, 441a3c <ASN1_generate_nconf@plt+0x230cc>
  441a24:	ldr	w0, [sp, #116]
  441a28:	cbz	w0, 43f7cc <ASN1_generate_nconf@plt+0x20e5c>
  441a2c:	mov	x0, x20
  441a30:	mov	x1, #0x1                   	// #1
  441a34:	bl	419c50 <SSL_dane_set_flags@plt>
  441a38:	b	43f7cc <ASN1_generate_nconf@plt+0x20e5c>
  441a3c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441a40:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441a44:	ldr	x2, [x25, #72]
  441a48:	add	x1, x1, #0xc68
  441a4c:	ldr	x0, [x0, #56]
  441a50:	mov	w27, #0x1                   	// #1
  441a54:	bl	419740 <BIO_printf@plt>
  441a58:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441a5c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441a60:	add	w21, w21, #0x1
  441a64:	ldr	x0, [x23, #56]
  441a68:	bl	41e7f0 <ERR_print_errors@plt>
  441a6c:	ldr	x0, [x23, #56]
  441a70:	mov	x3, x19
  441a74:	ldr	x2, [x25, #72]
  441a78:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441a7c:	add	x1, x1, #0xc38
  441a80:	bl	419740 <BIO_printf@plt>
  441a84:	b	4417e4 <ASN1_generate_nconf@plt+0x22e74>
  441a88:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441a8c:	add	w21, w21, #0x1
  441a90:	ldr	x0, [x23, #56]
  441a94:	bl	41e7f0 <ERR_print_errors@plt>
  441a98:	ldr	x0, [x23, #56]
  441a9c:	mov	x3, x19
  441aa0:	ldr	x2, [x25, #72]
  441aa4:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441aa8:	add	x1, x1, #0xc10
  441aac:	bl	419740 <BIO_printf@plt>
  441ab0:	b	4417e4 <ASN1_generate_nconf@plt+0x22e74>
  441ab4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441ab8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441abc:	ldr	w28, [sp, #116]
  441ac0:	add	x1, x1, #0x2e0
  441ac4:	ldr	x0, [x19, #56]
  441ac8:	ldr	x22, [sp, #104]
  441acc:	ldr	x26, [sp, #208]
  441ad0:	bl	419740 <BIO_printf@plt>
  441ad4:	ldr	x0, [x19, #56]
  441ad8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441adc:	add	x1, x1, #0x2f0
  441ae0:	bl	419740 <BIO_printf@plt>
  441ae4:	b	43fc20 <ASN1_generate_nconf@plt+0x212b0>
  441ae8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441aec:	ldr	w28, [sp, #116]
  441af0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441af4:	add	x1, x1, #0x2c8
  441af8:	ldr	x0, [x19, #56]
  441afc:	ldr	x22, [sp, #104]
  441b00:	ldr	x26, [sp, #208]
  441b04:	bl	419740 <BIO_printf@plt>
  441b08:	b	441ad4 <ASN1_generate_nconf@plt+0x23164>
  441b0c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441b10:	ldr	w28, [sp, #116]
  441b14:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441b18:	add	x1, x1, #0x2b8
  441b1c:	ldr	x0, [x19, #56]
  441b20:	ldr	x22, [sp, #104]
  441b24:	ldr	x26, [sp, #208]
  441b28:	bl	419740 <BIO_printf@plt>
  441b2c:	b	441ad4 <ASN1_generate_nconf@plt+0x23164>
  441b30:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441b34:	ldr	w28, [sp, #116]
  441b38:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441b3c:	add	x1, x1, #0x298
  441b40:	ldr	x0, [x19, #56]
  441b44:	ldr	x22, [sp, #104]
  441b48:	ldr	x26, [sp, #208]
  441b4c:	bl	419740 <BIO_printf@plt>
  441b50:	b	441ad4 <ASN1_generate_nconf@plt+0x23164>
  441b54:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  441b58:	mov	w26, w0
  441b5c:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  441b60:	mov	w3, #0x40                  	// #64
  441b64:	negs	w2, w26
  441b68:	and	w1, w26, #0x3f
  441b6c:	and	w2, w2, #0x3f
  441b70:	sdiv	w0, w0, w3
  441b74:	csneg	w2, w1, w2, mi  // mi = first
  441b78:	mov	x1, #0x1                   	// #1
  441b7c:	lsl	x1, x1, x2
  441b80:	add	x2, sp, #0x338
  441b84:	sbfiz	x0, x0, #3, #32
  441b88:	ldr	x2, [x2, x0]
  441b8c:	orr	x1, x1, x2
  441b90:	add	x2, sp, #0x338
  441b94:	str	x1, [x2, x0]
  441b98:	b	4408ec <ASN1_generate_nconf@plt+0x21f7c>
  441b9c:	ldr	x3, [x25]
  441ba0:	b	440e54 <ASN1_generate_nconf@plt+0x224e4>
  441ba4:	bl	459e70 <ASN1_generate_nconf@plt+0x3b500>
  441ba8:	mov	w26, w0
  441bac:	bl	459e70 <ASN1_generate_nconf@plt+0x3b500>
  441bb0:	mov	w3, #0x40                  	// #64
  441bb4:	negs	w2, w26
  441bb8:	and	w1, w26, #0x3f
  441bbc:	and	w2, w2, #0x3f
  441bc0:	sdiv	w0, w0, w3
  441bc4:	csneg	w2, w1, w2, mi  // mi = first
  441bc8:	mov	x1, #0x1                   	// #1
  441bcc:	lsl	x1, x1, x2
  441bd0:	add	x2, sp, #0x3b8
  441bd4:	sbfiz	x0, x0, #3, #32
  441bd8:	ldr	x2, [x2, x0]
  441bdc:	orr	x1, x1, x2
  441be0:	add	x2, sp, #0x3b8
  441be4:	str	x1, [x2, x0]
  441be8:	b	4408f0 <ASN1_generate_nconf@plt+0x21f80>
  441bec:	ldr	w28, [sp, #116]
  441bf0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441bf4:	ldr	x22, [sp, #104]
  441bf8:	ldr	x26, [sp, #208]
  441bfc:	b	441ad4 <ASN1_generate_nconf@plt+0x23164>
  441c00:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441c04:	ldr	w28, [sp, #116]
  441c08:	add	x1, x1, #0xd0
  441c0c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441c10:	ldr	x22, [sp, #104]
  441c14:	ldr	x26, [sp, #208]
  441c18:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441c1c:	ldr	x0, [sp, #304]
  441c20:	mov	w2, #0x8                   	// #8
  441c24:	add	x1, x0, #0x10
  441c28:	mov	x0, x21
  441c2c:	bl	41cb90 <BIO_write@plt>
  441c30:	mov	x3, #0x0                   	// #0
  441c34:	mov	w1, w19
  441c38:	mov	x2, #0x0                   	// #0
  441c3c:	mov	x0, x21
  441c40:	bl	41de90 <BIO_ctrl@plt>
  441c44:	mov	x1, x26
  441c48:	mov	x0, x21
  441c4c:	mov	w2, #0x2000                	// #8192
  441c50:	bl	41cf00 <BIO_read@plt>
  441c54:	cmp	w0, #0x1
  441c58:	b.ne	43fc14 <ASN1_generate_nconf@plt+0x212a4>  // b.any
  441c5c:	ldrb	w1, [x26]
  441c60:	cmp	w1, #0x53
  441c64:	b.eq	43fa1c <ASN1_generate_nconf@plt+0x210ac>  // b.none
  441c68:	mov	w27, w0
  441c6c:	ldr	w0, [sp, #216]
  441c70:	ldr	w28, [sp, #116]
  441c74:	mov	w23, w0
  441c78:	ldr	x22, [sp, #104]
  441c7c:	ldr	x26, [sp, #208]
  441c80:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  441c84:	adrp	x27, 473000 <ASN1_generate_nconf@plt+0x54690>
  441c88:	add	x27, x27, #0x210
  441c8c:	mov	w23, #0x0                   	// #0
  441c90:	mov	w28, #0x1                   	// #1
  441c94:	bl	41d230 <BIO_f_buffer@plt>
  441c98:	bl	41b620 <BIO_new@plt>
  441c9c:	mov	x19, x0
  441ca0:	mov	x1, x21
  441ca4:	bl	41aae0 <BIO_push@plt>
  441ca8:	mov	x1, x22
  441cac:	mov	x0, x19
  441cb0:	mov	w2, #0x2000                	// #8192
  441cb4:	bl	41b120 <BIO_gets@plt>
  441cb8:	cmp	w0, #0x1
  441cbc:	b.le	441ccc <ASN1_generate_nconf@plt+0x2335c>
  441cc0:	ldrb	w0, [x22]
  441cc4:	cmp	w0, #0x22
  441cc8:	b.eq	441db8 <ASN1_generate_nconf@plt+0x23448>  // b.none
  441ccc:	mov	x3, #0x0                   	// #0
  441cd0:	mov	x2, #0x0                   	// #0
  441cd4:	mov	w1, #0xb                   	// #11
  441cd8:	mov	x0, x19
  441cdc:	bl	41de90 <BIO_ctrl@plt>
  441ce0:	mov	x0, x19
  441ce4:	bl	41c280 <BIO_pop@plt>
  441ce8:	mov	x0, x19
  441cec:	bl	41df00 <BIO_free@plt>
  441cf0:	cbnz	w23, 441d08 <ASN1_generate_nconf@plt+0x23398>
  441cf4:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441cf8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441cfc:	add	x1, x1, #0xdb0
  441d00:	ldr	x0, [x28, #56]
  441d04:	bl	419740 <BIO_printf@plt>
  441d08:	mov	x0, x21
  441d0c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  441d10:	add	x1, x1, #0xdf0
  441d14:	bl	419740 <BIO_printf@plt>
  441d18:	mov	x1, x22
  441d1c:	mov	x0, x21
  441d20:	mov	w2, #0x2000                	// #8192
  441d24:	bl	41cf00 <BIO_read@plt>
  441d28:	mov	w23, w0
  441d2c:	tbnz	w0, #31, 43ff44 <ASN1_generate_nconf@plt+0x215d4>
  441d30:	strb	wzr, [x22, w0, sxtw]
  441d34:	cmp	w0, #0x1
  441d38:	b.le	441508 <ASN1_generate_nconf@plt+0x22b98>
  441d3c:	mov	x1, x22
  441d40:	mov	x2, #0x2                   	// #2
  441d44:	mov	x0, x26
  441d48:	bl	41ab70 <strncpy@plt>
  441d4c:	mov	x0, x26
  441d50:	bl	45ba00 <ASN1_generate_nconf@plt+0x3d090>
  441d54:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441d58:	mov	x0, x26
  441d5c:	add	x1, x1, #0x220
  441d60:	mov	x2, #0x2                   	// #2
  441d64:	bl	41b450 <strncmp@plt>
  441d68:	cbz	w0, 43fa1c <ASN1_generate_nconf@plt+0x210ac>
  441d6c:	ldr	w28, [sp, #116]
  441d70:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441d74:	ldr	x22, [sp, #104]
  441d78:	add	x1, x1, #0x68
  441d7c:	ldr	x2, [sp, #144]
  441d80:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441d84:	ldr	x26, [sp, #208]
  441d88:	mov	w27, #0x1                   	// #1
  441d8c:	ldr	w3, [sp, #216]
  441d90:	ldr	x0, [x0, #56]
  441d94:	mov	w23, w3
  441d98:	bl	419740 <BIO_printf@plt>
  441d9c:	b	43fc2c <ASN1_generate_nconf@plt+0x212bc>
  441da0:	ldr	x0, [x0, #56]
  441da4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441da8:	mov	w27, #0x1                   	// #1
  441dac:	add	x1, x1, #0x228
  441db0:	bl	419740 <BIO_printf@plt>
  441db4:	b	43fcf0 <ASN1_generate_nconf@plt+0x21380>
  441db8:	mov	x0, x22
  441dbc:	bl	45ba00 <ASN1_generate_nconf@plt+0x3d090>
  441dc0:	mov	x1, x27
  441dc4:	mov	x0, x22
  441dc8:	mov	x2, #0xa                   	// #10
  441dcc:	bl	41b450 <strncmp@plt>
  441dd0:	ldrb	w1, [x22]
  441dd4:	cmp	w0, #0x0
  441dd8:	csel	w23, w23, w28, ne  // ne = any
  441ddc:	cmp	w1, #0x22
  441de0:	b.eq	441ca8 <ASN1_generate_nconf@plt+0x23338>  // b.none
  441de4:	b	441ccc <ASN1_generate_nconf@plt+0x2335c>
  441de8:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441dec:	ldr	w28, [sp, #116]
  441df0:	add	x1, x1, #0x118
  441df4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441df8:	ldr	x22, [sp, #104]
  441dfc:	ldr	x26, [sp, #208]
  441e00:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441e04:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441e08:	ldr	w28, [sp, #116]
  441e0c:	add	x1, x1, #0xf0
  441e10:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441e14:	ldr	x22, [sp, #104]
  441e18:	ldr	x26, [sp, #208]
  441e1c:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441e20:	add	w2, w2, #0xf
  441e24:	cmp	w2, w1
  441e28:	b.ge	441eac <ASN1_generate_nconf@plt+0x2353c>  // b.tcont
  441e2c:	add	w1, w0, #0xd
  441e30:	add	w0, w0, #0xe
  441e34:	ldrb	w1, [x26, w1, sxtw]
  441e38:	cbnz	w1, 441e90 <ASN1_generate_nconf@plt+0x23520>
  441e3c:	add	x0, x26, w0, sxtw
  441e40:	ldrb	w0, [x0, #1]
  441e44:	tbz	w0, #3, 441e74 <ASN1_generate_nconf@plt+0x23504>
  441e48:	ldr	x0, [sp, #304]
  441e4c:	mov	w2, #0x24                  	// #36
  441e50:	sub	x1, x0, #0x18
  441e54:	mov	x0, x21
  441e58:	bl	41cb90 <BIO_write@plt>
  441e5c:	mov	x0, x21
  441e60:	mov	x3, #0x0                   	// #0
  441e64:	mov	x2, #0x0                   	// #0
  441e68:	mov	w1, #0xb                   	// #11
  441e6c:	bl	41de90 <BIO_ctrl@plt>
  441e70:	b	43fa1c <ASN1_generate_nconf@plt+0x210ac>
  441e74:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441e78:	ldr	w28, [sp, #116]
  441e7c:	add	x1, x1, #0x1b8
  441e80:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441e84:	ldr	x22, [sp, #104]
  441e88:	ldr	x26, [sp, #208]
  441e8c:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441e90:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441e94:	ldr	w28, [sp, #116]
  441e98:	add	x1, x1, #0x198
  441e9c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441ea0:	ldr	x22, [sp, #104]
  441ea4:	ldr	x26, [sp, #208]
  441ea8:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441eac:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  441eb0:	ldr	w28, [sp, #116]
  441eb4:	add	x1, x1, #0x168
  441eb8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  441ebc:	ldr	x22, [sp, #104]
  441ec0:	ldr	x26, [sp, #208]
  441ec4:	b	43ff84 <ASN1_generate_nconf@plt+0x21614>
  441ec8:	ldr	x4, [x3]
  441ecc:	str	x4, [x1]
  441ed0:	ldr	x1, [x3, #8]
  441ed4:	mov	w0, #0x0                   	// #0
  441ed8:	str	w1, [x2]
  441edc:	ret
  441ee0:	mov	w0, w1
  441ee4:	ret
  441ee8:	stp	x29, x30, [sp, #-48]!
  441eec:	mov	x3, #0x0                   	// #0
  441ef0:	mov	x2, #0x0                   	// #0
  441ef4:	mov	x29, sp
  441ef8:	stp	x19, x20, [sp, #16]
  441efc:	mov	x19, x1
  441f00:	mov	x20, x0
  441f04:	mov	x0, x1
  441f08:	mov	w1, #0x14                  	// #20
  441f0c:	str	x21, [sp, #32]
  441f10:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441f14:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441f18:	mov	x2, x0
  441f1c:	add	x1, x1, #0x2f0
  441f20:	mov	x0, x20
  441f24:	bl	419740 <BIO_printf@plt>
  441f28:	mov	x3, #0x0                   	// #0
  441f2c:	mov	x0, x19
  441f30:	mov	x2, #0x0                   	// #0
  441f34:	mov	w1, #0x15                  	// #21
  441f38:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441f3c:	mov	x2, x0
  441f40:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441f44:	mov	x0, x20
  441f48:	add	x1, x1, #0x318
  441f4c:	bl	419740 <BIO_printf@plt>
  441f50:	mov	x3, #0x0                   	// #0
  441f54:	mov	x0, x19
  441f58:	mov	x2, #0x0                   	// #0
  441f5c:	mov	w1, #0x17                  	// #23
  441f60:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441f64:	mov	x2, x0
  441f68:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441f6c:	mov	x0, x20
  441f70:	add	x1, x1, #0x340
  441f74:	bl	419740 <BIO_printf@plt>
  441f78:	mov	x3, #0x0                   	// #0
  441f7c:	mov	x0, x19
  441f80:	mov	x2, #0x0                   	// #0
  441f84:	mov	w1, #0x16                  	// #22
  441f88:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441f8c:	mov	x2, x0
  441f90:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441f94:	mov	x0, x20
  441f98:	add	x1, x1, #0x370
  441f9c:	bl	419740 <BIO_printf@plt>
  441fa0:	mov	x3, #0x0                   	// #0
  441fa4:	mov	x0, x19
  441fa8:	mov	x2, #0x0                   	// #0
  441fac:	mov	w1, #0x18                  	// #24
  441fb0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441fb4:	mov	x2, x0
  441fb8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441fbc:	mov	x0, x20
  441fc0:	add	x1, x1, #0x398
  441fc4:	bl	419740 <BIO_printf@plt>
  441fc8:	mov	x3, #0x0                   	// #0
  441fcc:	mov	x0, x19
  441fd0:	mov	x2, #0x0                   	// #0
  441fd4:	mov	w1, #0x1a                  	// #26
  441fd8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  441fdc:	mov	x2, x0
  441fe0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  441fe4:	mov	x0, x20
  441fe8:	add	x1, x1, #0x3c0
  441fec:	bl	419740 <BIO_printf@plt>
  441ff0:	mov	x3, #0x0                   	// #0
  441ff4:	mov	x0, x19
  441ff8:	mov	x2, #0x0                   	// #0
  441ffc:	mov	w1, #0x19                  	// #25
  442000:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442004:	mov	x2, x0
  442008:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44200c:	mov	x0, x20
  442010:	add	x1, x1, #0x3f0
  442014:	bl	419740 <BIO_printf@plt>
  442018:	mov	x3, #0x0                   	// #0
  44201c:	mov	x0, x19
  442020:	mov	x2, #0x0                   	// #0
  442024:	mov	w1, #0x1b                  	// #27
  442028:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44202c:	mov	x2, x0
  442030:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442034:	mov	x0, x20
  442038:	add	x1, x1, #0x418
  44203c:	bl	419740 <BIO_printf@plt>
  442040:	mov	x3, #0x0                   	// #0
  442044:	mov	x0, x19
  442048:	mov	x2, #0x0                   	// #0
  44204c:	mov	w1, #0x1d                  	// #29
  442050:	bl	41ad80 <SSL_CTX_ctrl@plt>
  442054:	mov	x2, x0
  442058:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44205c:	mov	x0, x20
  442060:	add	x1, x1, #0x438
  442064:	bl	419740 <BIO_printf@plt>
  442068:	mov	x3, #0x0                   	// #0
  44206c:	mov	x0, x19
  442070:	mov	x2, #0x0                   	// #0
  442074:	mov	w1, #0x1e                  	// #30
  442078:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44207c:	mov	x2, x0
  442080:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442084:	mov	x0, x20
  442088:	add	x1, x1, #0x458
  44208c:	bl	419740 <BIO_printf@plt>
  442090:	mov	x3, #0x0                   	// #0
  442094:	mov	x0, x19
  442098:	mov	x2, #0x0                   	// #0
  44209c:	mov	w1, #0x1c                  	// #28
  4420a0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4420a4:	mov	x2, x0
  4420a8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4420ac:	mov	x0, x20
  4420b0:	add	x1, x1, #0x478
  4420b4:	bl	419740 <BIO_printf@plt>
  4420b8:	mov	x0, x19
  4420bc:	mov	x3, #0x0                   	// #0
  4420c0:	mov	x2, #0x0                   	// #0
  4420c4:	mov	w1, #0x1f                  	// #31
  4420c8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4420cc:	mov	x21, x0
  4420d0:	mov	x3, #0x0                   	// #0
  4420d4:	mov	x0, x19
  4420d8:	mov	x2, #0x0                   	// #0
  4420dc:	mov	w1, #0x2b                  	// #43
  4420e0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4420e4:	mov	x3, x0
  4420e8:	mov	x2, x21
  4420ec:	mov	x0, x20
  4420f0:	ldp	x19, x20, [sp, #16]
  4420f4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4420f8:	ldr	x21, [sp, #32]
  4420fc:	add	x1, x1, #0x498
  442100:	ldp	x29, x30, [sp], #48
  442104:	b	419740 <BIO_printf@plt>
  442108:	mov	x12, #0x2050                	// #8272
  44210c:	sub	sp, sp, x12
  442110:	stp	x29, x30, [sp]
  442114:	mov	x29, sp
  442118:	stp	x19, x20, [sp, #16]
  44211c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442120:	mov	x20, x0
  442124:	ldr	w1, [x19, #2480]
  442128:	stp	x21, x22, [sp, #32]
  44212c:	cbnz	w1, 44245c <ASN1_generate_nconf@plt+0x23aec>
  442130:	add	x19, x19, #0x9b0
  442134:	mov	x0, x20
  442138:	ldr	x21, [x19, #8]
  44213c:	bl	41a620 <SSL_get_session@plt>
  442140:	mov	x1, x0
  442144:	mov	x0, x21
  442148:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  44214c:	mov	x0, x20
  442150:	bl	41ced0 <SSL_get_peer_certificate@plt>
  442154:	mov	x21, x0
  442158:	cbz	x0, 44218c <ASN1_generate_nconf@plt+0x2381c>
  44215c:	ldr	x0, [x19, #8]
  442160:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442164:	add	x1, x1, #0x4d0
  442168:	bl	419740 <BIO_printf@plt>
  44216c:	ldr	x0, [x19, #8]
  442170:	mov	x1, x21
  442174:	bl	41ab80 <PEM_write_bio_X509@plt>
  442178:	ldr	x0, [x19, #8]
  44217c:	mov	x1, x21
  442180:	bl	458488 <ASN1_generate_nconf@plt+0x39b18>
  442184:	mov	x0, x21
  442188:	bl	41e260 <X509_free@plt>
  44218c:	add	x1, sp, #0x50
  442190:	mov	x0, x20
  442194:	mov	w2, #0x2000                	// #8192
  442198:	bl	4199b0 <SSL_get_shared_ciphers@plt>
  44219c:	cbz	x0, 4421b4 <ASN1_generate_nconf@plt+0x23844>
  4421a0:	ldr	x0, [x19, #8]
  4421a4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4421a8:	add	x2, sp, #0x50
  4421ac:	add	x1, x1, #0x4e8
  4421b0:	bl	419740 <BIO_printf@plt>
  4421b4:	mov	x0, x20
  4421b8:	bl	41a050 <SSL_get_current_cipher@plt>
  4421bc:	bl	41b050 <SSL_CIPHER_get_name@plt>
  4421c0:	mov	x21, x0
  4421c4:	ldr	x0, [x19, #8]
  4421c8:	mov	x1, x20
  4421cc:	bl	45e4b0 <ASN1_generate_nconf@plt+0x3fb40>
  4421d0:	ldr	x0, [x19, #8]
  4421d4:	mov	x1, x20
  4421d8:	bl	45e6a0 <ASN1_generate_nconf@plt+0x3fd30>
  4421dc:	ldr	x0, [x19, #8]
  4421e0:	mov	w2, #0x0                   	// #0
  4421e4:	mov	x1, x20
  4421e8:	bl	45e7a8 <ASN1_generate_nconf@plt+0x3fe38>
  4421ec:	ldr	x0, [x19, #8]
  4421f0:	mov	x1, x20
  4421f4:	bl	460170 <ASN1_generate_nconf@plt+0x41800>
  4421f8:	ldr	x0, [x19, #8]
  4421fc:	cmp	x21, #0x0
  442200:	adrp	x2, 476000 <ASN1_generate_nconf@plt+0x57690>
  442204:	add	x2, x2, #0x4c8
  442208:	csel	x2, x2, x21, eq  // eq = none
  44220c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442210:	add	x1, x1, #0x500
  442214:	bl	419740 <BIO_printf@plt>
  442218:	mov	x0, x20
  44221c:	add	x2, sp, #0x44
  442220:	add	x1, sp, #0x48
  442224:	bl	41aea0 <SSL_get0_next_proto_negotiated@plt>
  442228:	ldr	x0, [sp, #72]
  44222c:	cbz	x0, 442260 <ASN1_generate_nconf@plt+0x238f0>
  442230:	ldr	x0, [x19, #8]
  442234:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442238:	add	x1, x1, #0x510
  44223c:	bl	419740 <BIO_printf@plt>
  442240:	ldr	w2, [sp, #68]
  442244:	ldr	x0, [x19, #8]
  442248:	ldr	x1, [sp, #72]
  44224c:	bl	41cb90 <BIO_write@plt>
  442250:	ldr	x0, [x19, #8]
  442254:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442258:	add	x1, x1, #0xa60
  44225c:	bl	419740 <BIO_printf@plt>
  442260:	mov	x0, x20
  442264:	bl	41cf50 <SSL_get_selected_srtp_profile@plt>
  442268:	cbz	x0, 442280 <ASN1_generate_nconf@plt+0x23910>
  44226c:	ldr	x2, [x0]
  442270:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  442274:	ldr	x0, [x19, #8]
  442278:	add	x1, x1, #0x1d0
  44227c:	bl	419740 <BIO_printf@plt>
  442280:	mov	x0, x20
  442284:	bl	41a830 <SSL_session_reused@plt>
  442288:	cbnz	w0, 442448 <ASN1_generate_nconf@plt+0x23ad8>
  44228c:	mov	x3, #0x0                   	// #0
  442290:	mov	x2, #0x0                   	// #0
  442294:	mov	w1, #0x4c                  	// #76
  442298:	mov	x0, x20
  44229c:	ldr	x21, [x19, #8]
  4422a0:	bl	41dad0 <SSL_ctrl@plt>
  4422a4:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  4422a8:	cmp	x0, #0x0
  4422ac:	add	x2, x2, #0x8
  4422b0:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  4422b4:	add	x0, x0, #0x948
  4422b8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4422bc:	csel	x2, x0, x2, ne  // ne = any
  4422c0:	add	x1, x1, #0x140
  4422c4:	mov	x0, x21
  4422c8:	bl	419740 <BIO_printf@plt>
  4422cc:	mov	x0, x20
  4422d0:	bl	41b750 <SSL_get_options@plt>
  4422d4:	tbnz	w0, #30, 442434 <ASN1_generate_nconf@plt+0x23ac4>
  4422d8:	ldp	x0, x1, [x19, #8]
  4422dc:	cbz	x1, 4423dc <ASN1_generate_nconf@plt+0x23a6c>
  4422e0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4422e4:	add	x1, x1, #0x278
  4422e8:	str	x23, [sp, #48]
  4422ec:	bl	419740 <BIO_printf@plt>
  4422f0:	ldp	x0, x2, [x19, #8]
  4422f4:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4422f8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4422fc:	add	x1, x1, #0x298
  442300:	bl	419740 <BIO_printf@plt>
  442304:	ldr	w2, [x21, #3976]
  442308:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44230c:	ldr	x0, [x19, #8]
  442310:	add	x1, x1, #0x2b0
  442314:	bl	419740 <BIO_printf@plt>
  442318:	ldr	w0, [x21, #3976]
  44231c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  442320:	add	x1, x1, #0x2c8
  442324:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  442328:	mov	x22, x0
  44232c:	ldr	x23, [x19, #16]
  442330:	mov	x0, x23
  442334:	bl	41e440 <strlen@plt>
  442338:	ldrsw	x2, [x21, #3976]
  44233c:	mov	x4, x0
  442340:	mov	x3, x23
  442344:	mov	x0, x20
  442348:	mov	x1, x22
  44234c:	mov	w7, #0x0                   	// #0
  442350:	mov	x6, #0x0                   	// #0
  442354:	mov	x5, #0x0                   	// #0
  442358:	bl	41bf90 <SSL_export_keying_material@plt>
  44235c:	cbz	w0, 442404 <ASN1_generate_nconf@plt+0x23a94>
  442360:	ldr	x0, [x19, #8]
  442364:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  442368:	add	x1, x1, #0x2e8
  44236c:	bl	419740 <BIO_printf@plt>
  442370:	ldr	w0, [x21, #3976]
  442374:	cmp	w0, #0x0
  442378:	b.le	4423b0 <ASN1_generate_nconf@plt+0x23a40>
  44237c:	adrp	x23, 469000 <ASN1_generate_nconf@plt+0x4a690>
  442380:	add	x21, x21, #0xf88
  442384:	add	x23, x23, #0x3a0
  442388:	mov	x20, #0x0                   	// #0
  44238c:	nop
  442390:	ldrb	w2, [x22, x20]
  442394:	mov	x1, x23
  442398:	ldr	x0, [x19, #8]
  44239c:	add	x20, x20, #0x1
  4423a0:	bl	419740 <BIO_printf@plt>
  4423a4:	ldr	w0, [x21]
  4423a8:	cmp	w0, w20
  4423ac:	b.gt	442390 <ASN1_generate_nconf@plt+0x23a20>
  4423b0:	ldr	x0, [x19, #8]
  4423b4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4423b8:	add	x1, x1, #0xa60
  4423bc:	bl	419740 <BIO_printf@plt>
  4423c0:	mov	x0, x22
  4423c4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4423c8:	mov	w2, #0xb6f                 	// #2927
  4423cc:	add	x1, x1, #0x558
  4423d0:	bl	41b1e0 <CRYPTO_free@plt>
  4423d4:	ldr	x0, [x19, #8]
  4423d8:	ldr	x23, [sp, #48]
  4423dc:	mov	x3, #0x0                   	// #0
  4423e0:	mov	x2, #0x0                   	// #0
  4423e4:	mov	w1, #0xb                   	// #11
  4423e8:	bl	41de90 <BIO_ctrl@plt>
  4423ec:	mov	x12, #0x2050                	// #8272
  4423f0:	ldp	x29, x30, [sp]
  4423f4:	ldp	x19, x20, [sp, #16]
  4423f8:	ldp	x21, x22, [sp, #32]
  4423fc:	add	sp, sp, x12
  442400:	ret
  442404:	ldr	x0, [x19, #8]
  442408:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44240c:	add	x1, x1, #0x2d8
  442410:	bl	419740 <BIO_printf@plt>
  442414:	mov	x0, x22
  442418:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44241c:	mov	w2, #0xb6f                 	// #2927
  442420:	add	x1, x1, #0x558
  442424:	bl	41b1e0 <CRYPTO_free@plt>
  442428:	ldr	x0, [x19, #8]
  44242c:	ldr	x23, [sp, #48]
  442430:	b	4423dc <ASN1_generate_nconf@plt+0x23a6c>
  442434:	ldr	x0, [x19, #8]
  442438:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44243c:	add	x1, x1, #0x538
  442440:	bl	419740 <BIO_printf@plt>
  442444:	b	4422d8 <ASN1_generate_nconf@plt+0x23968>
  442448:	ldr	x0, [x19, #8]
  44244c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442450:	add	x1, x1, #0x520
  442454:	bl	419740 <BIO_printf@plt>
  442458:	b	44228c <ASN1_generate_nconf@plt+0x2391c>
  44245c:	bl	45fa00 <ASN1_generate_nconf@plt+0x41090>
  442460:	b	442130 <ASN1_generate_nconf@plt+0x237c0>
  442464:	nop
  442468:	stp	x29, x30, [sp, #-304]!
  44246c:	mov	x29, sp
  442470:	stp	x19, x20, [sp, #16]
  442474:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442478:	add	x19, x19, #0x9b0
  44247c:	stp	x21, x22, [sp, #32]
  442480:	mov	x21, x3
  442484:	stp	x23, x24, [sp, #48]
  442488:	mov	w23, w1
  44248c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442490:	add	x1, x1, #0x568
  442494:	stp	x25, x26, [sp, #64]
  442498:	mov	w26, w0
  44249c:	mov	w0, #0x4000                	// #16384
  4424a0:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4424a4:	mov	x22, x0
  4424a8:	ldr	w0, [x19, #24]
  4424ac:	cbnz	w0, 4426d0 <ASN1_generate_nconf@plt+0x23d60>
  4424b0:	ldr	x0, [x19, #32]
  4424b4:	bl	41b2f0 <SSL_new@plt>
  4424b8:	mov	x20, x0
  4424bc:	cbz	x0, 4433ac <ASN1_generate_nconf@plt+0x24a3c>
  4424c0:	ldr	w1, [x19, #40]
  4424c4:	cbnz	w1, 442628 <ASN1_generate_nconf@plt+0x23cb8>
  4424c8:	cbz	x21, 4424e8 <ASN1_generate_nconf@plt+0x23b78>
  4424cc:	mov	x0, x21
  4424d0:	bl	41e440 <strlen@plt>
  4424d4:	mov	x1, x21
  4424d8:	mov	w2, w0
  4424dc:	mov	x0, x20
  4424e0:	bl	41ca20 <SSL_set_session_id_context@plt>
  4424e4:	cbz	w0, 4433b4 <ASN1_generate_nconf@plt+0x24a44>
  4424e8:	mov	x0, x20
  4424ec:	bl	41b440 <SSL_clear@plt>
  4424f0:	cbz	w0, 443390 <ASN1_generate_nconf@plt+0x24a20>
  4424f4:	mov	w0, w26
  4424f8:	cmp	w23, #0x2
  4424fc:	mov	w1, #0x0                   	// #0
  442500:	b.eq	442650 <ASN1_generate_nconf@plt+0x23ce0>  // b.none
  442504:	bl	41e350 <BIO_new_socket@plt>
  442508:	mov	x21, x0
  44250c:	cbz	x21, 442f28 <ASN1_generate_nconf@plt+0x245b8>
  442510:	ldr	w0, [x19, #56]
  442514:	cbnz	w0, 4429d8 <ASN1_generate_nconf@plt+0x24068>
  442518:	mov	x2, x21
  44251c:	mov	x1, x21
  442520:	mov	x0, x20
  442524:	bl	41d4c0 <SSL_set_bio@plt>
  442528:	mov	x0, x20
  44252c:	bl	41cca0 <SSL_set_accept_state@plt>
  442530:	ldr	w0, [x19, #60]
  442534:	cbnz	w0, 4429b0 <ASN1_generate_nconf@plt+0x24040>
  442538:	ldr	w0, [x19, #64]
  44253c:	cbnz	w0, 442984 <ASN1_generate_nconf@plt+0x24014>
  442540:	ldr	w0, [x19, #40]
  442544:	cbnz	w0, 442958 <ASN1_generate_nconf@plt+0x23fe8>
  442548:	ldr	w0, [x19, #80]
  44254c:	cbz	w0, 442700 <ASN1_generate_nconf@plt+0x23d90>
  442550:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  442554:	add	x23, x0, #0x5f8
  442558:	mov	w24, #0x1                   	// #1
  44255c:	mov	x1, x22
  442560:	add	x3, sp, #0xb0
  442564:	mov	x0, x20
  442568:	mov	x2, #0x4000                	// #16384
  44256c:	bl	41b030 <SSL_read_early_data@plt>
  442570:	mov	w21, w0
  442574:	mov	w1, #0x0                   	// #0
  442578:	mov	x0, x20
  44257c:	cbnz	w21, 442f38 <ASN1_generate_nconf@plt+0x245c8>
  442580:	bl	41e3e0 <SSL_get_error@plt>
  442584:	cmp	w0, #0x3
  442588:	b.gt	44261c <ASN1_generate_nconf@plt+0x23cac>
  44258c:	cmp	w0, #0x1
  442590:	b.gt	44255c <ASN1_generate_nconf@plt+0x23bec>
  442594:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442598:	add	x1, x1, #0x5d8
  44259c:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4425a0:	ldr	x0, [x21, #56]
  4425a4:	mov	w23, #0x1                   	// #1
  4425a8:	bl	419740 <BIO_printf@plt>
  4425ac:	ldr	x0, [x21, #56]
  4425b0:	bl	41e7f0 <ERR_print_errors@plt>
  4425b4:	ldr	x0, [x19, #8]
  4425b8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4425bc:	add	x1, x1, #0x7f8
  4425c0:	bl	419740 <BIO_printf@plt>
  4425c4:	mov	w1, #0x3                   	// #3
  4425c8:	mov	x0, x20
  4425cc:	bl	41a960 <SSL_set_shutdown@plt>
  4425d0:	mov	x0, x20
  4425d4:	bl	41c800 <SSL_free@plt>
  4425d8:	ldr	x0, [x19, #8]
  4425dc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4425e0:	add	x1, x1, #0x7e0
  4425e4:	bl	419740 <BIO_printf@plt>
  4425e8:	mov	x0, x22
  4425ec:	mov	w3, #0xa9d                 	// #2717
  4425f0:	mov	x1, #0x4000                	// #16384
  4425f4:	adrp	x2, 476000 <ASN1_generate_nconf@plt+0x57690>
  4425f8:	add	x2, x2, #0x558
  4425fc:	bl	41e930 <CRYPTO_clear_free@plt>
  442600:	mov	w0, w23
  442604:	ldp	x19, x20, [sp, #16]
  442608:	ldp	x21, x22, [sp, #32]
  44260c:	ldp	x23, x24, [sp, #48]
  442610:	ldp	x25, x26, [sp, #64]
  442614:	ldp	x29, x30, [sp], #304
  442618:	ret
  44261c:	cmp	w0, #0x9
  442620:	b.eq	44255c <ASN1_generate_nconf@plt+0x23bec>  // b.none
  442624:	b	442594 <ASN1_generate_nconf@plt+0x23c24>
  442628:	mov	w1, #0x38                  	// #56
  44262c:	adrp	x2, 45f000 <ASN1_generate_nconf@plt+0x40690>
  442630:	add	x2, x2, #0xc8
  442634:	bl	419790 <SSL_callback_ctrl@plt>
  442638:	ldr	x3, [x19, #8]
  44263c:	mov	x0, x20
  442640:	mov	x2, #0x0                   	// #0
  442644:	mov	w1, #0x39                  	// #57
  442648:	bl	41dad0 <SSL_ctrl@plt>
  44264c:	b	4424c8 <ASN1_generate_nconf@plt+0x23b58>
  442650:	bl	41a390 <BIO_new_dgram@plt>
  442654:	mov	x21, x0
  442658:	ldr	w1, [x19, #44]
  44265c:	cbnz	w1, 442e48 <ASN1_generate_nconf@plt+0x244d8>
  442660:	ldr	x0, [x19, #48]
  442664:	mov	x3, #0x0                   	// #0
  442668:	mov	x2, #0x0                   	// #0
  44266c:	cbz	x0, 4429f0 <ASN1_generate_nconf@plt+0x24080>
  442670:	mov	w1, #0x79                  	// #121
  442674:	mov	x0, x20
  442678:	bl	41dad0 <SSL_ctrl@plt>
  44267c:	ldr	x1, [x19, #48]
  442680:	cmp	x0, x1
  442684:	b.gt	4433d0 <ASN1_generate_nconf@plt+0x24a60>
  442688:	mov	x1, #0x1000                	// #4096
  44268c:	mov	x0, x20
  442690:	bl	41e420 <SSL_set_options@plt>
  442694:	ldr	x2, [x19, #48]
  442698:	mov	x0, x20
  44269c:	mov	x3, #0x0                   	// #0
  4426a0:	mov	w1, #0x78                  	// #120
  4426a4:	bl	41dad0 <SSL_ctrl@plt>
  4426a8:	cbnz	x0, 4429fc <ASN1_generate_nconf@plt+0x2408c>
  4426ac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4426b0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4426b4:	add	x1, x1, #0xd68
  4426b8:	mov	w23, #0xffffffff            	// #-1
  4426bc:	ldr	x0, [x0, #56]
  4426c0:	bl	419740 <BIO_printf@plt>
  4426c4:	mov	x0, x21
  4426c8:	bl	41df00 <BIO_free@plt>
  4426cc:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  4426d0:	mov	w0, w26
  4426d4:	mov	w1, #0x1                   	// #1
  4426d8:	bl	41b370 <BIO_socket_nbio@plt>
  4426dc:	cbz	w0, 442e80 <ASN1_generate_nconf@plt+0x24510>
  4426e0:	ldr	w0, [x19, #28]
  4426e4:	cbnz	w0, 4424b0 <ASN1_generate_nconf@plt+0x23b40>
  4426e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4426ec:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4426f0:	add	x1, x1, #0xd08
  4426f4:	ldr	x0, [x0, #56]
  4426f8:	bl	419740 <BIO_printf@plt>
  4426fc:	b	4424b0 <ASN1_generate_nconf@plt+0x23b40>
  442700:	stp	x27, x28, [sp, #80]
  442704:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442708:	cmp	w0, w26
  44270c:	add	w0, w26, #0x1
  442710:	str	w0, [sp, #136]
  442714:	b.gt	442e90 <ASN1_generate_nconf@plt+0x24520>
  442718:	cmp	w26, #0x0
  44271c:	add	w1, w26, #0x3f
  442720:	csel	w1, w1, w26, lt  // lt = tstop
  442724:	negs	w0, w26
  442728:	and	w0, w0, #0x3f
  44272c:	and	w2, w26, #0x3f
  442730:	asr	w1, w1, #6
  442734:	csneg	w0, w2, w0, mi  // mi = first
  442738:	adrp	x24, 476000 <ASN1_generate_nconf@plt+0x57690>
  44273c:	add	x24, x24, #0x6b0
  442740:	str	w1, [sp, #140]
  442744:	mov	x1, #0x1                   	// #1
  442748:	lsl	x0, x1, x0
  44274c:	str	x0, [sp, #120]
  442750:	mov	x0, x20
  442754:	bl	41b390 <SSL_has_pending@plt>
  442758:	mov	w25, w0
  44275c:	cbnz	w0, 442774 <ASN1_generate_nconf@plt+0x23e04>
  442760:	ldr	w0, [x19, #84]
  442764:	cbz	w0, 44284c <ASN1_generate_nconf@plt+0x23edc>
  442768:	mov	x0, x20
  44276c:	bl	41de10 <SSL_waiting_for_async@plt>
  442770:	cbz	w0, 44284c <ASN1_generate_nconf@plt+0x23edc>
  442774:	ldr	w0, [x19, #84]
  442778:	cbz	w0, 442788 <ASN1_generate_nconf@plt+0x23e18>
  44277c:	mov	x0, x20
  442780:	bl	41de10 <SSL_waiting_for_async@plt>
  442784:	cbnz	w0, 442a60 <ASN1_generate_nconf@plt+0x240f0>
  442788:	mov	x0, x20
  44278c:	bl	419d60 <SSL_is_init_finished@plt>
  442790:	str	w0, [sp, #104]
  442794:	cbnz	w0, 442a60 <ASN1_generate_nconf@plt+0x240f0>
  442798:	ldr	w0, [x19, #112]
  44279c:	cbz	w0, 442fe4 <ASN1_generate_nconf@plt+0x24674>
  4427a0:	bl	41b6d0 <BIO_ADDR_new@plt>
  4427a4:	mov	x21, x0
  4427a8:	cbz	x0, 443370 <ASN1_generate_nconf@plt+0x24a00>
  4427ac:	mov	x1, x0
  4427b0:	mov	x0, x20
  4427b4:	bl	41c380 <DTLSv1_listen@plt>
  4427b8:	mov	w28, w0
  4427bc:	cmp	w28, #0x0
  4427c0:	b.le	4431bc <ASN1_generate_nconf@plt+0x2484c>
  4427c4:	ldr	w0, [x19, #112]
  4427c8:	mov	w1, #0xffffffff            	// #-1
  4427cc:	str	w1, [sp, #156]
  4427d0:	cbnz	w0, 4431f4 <ASN1_generate_nconf@plt+0x24884>
  4427d4:	str	wzr, [x19, #116]
  4427d8:	mov	x0, x20
  4427dc:	bl	41e630 <SSL_accept@plt>
  4427e0:	mov	w28, w0
  4427e4:	cmp	w0, #0x0
  4427e8:	b.gt	443018 <ASN1_generate_nconf@plt+0x246a8>
  4427ec:	ldr	w0, [x19, #112]
  4427f0:	cbnz	w0, 443118 <ASN1_generate_nconf@plt+0x247a8>
  4427f4:	ldr	w0, [x19, #116]
  4427f8:	cmp	w28, #0x0
  4427fc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  442800:	b.ne	44311c <ASN1_generate_nconf@plt+0x247ac>  // b.any
  442804:	cmp	w0, #0x0
  442808:	ldr	w0, [sp, #104]
  44280c:	and	w0, w0, #0x1
  442810:	csel	w0, w0, wzr, eq  // eq = none
  442814:	cbnz	w0, 44311c <ASN1_generate_nconf@plt+0x247ac>
  442818:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44281c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442820:	add	x1, x1, #0x720
  442824:	ldr	x0, [x21, #56]
  442828:	bl	419740 <BIO_printf@plt>
  44282c:	mov	x0, x20
  442830:	bl	41cfb0 <SSL_get_verify_result@plt>
  442834:	cbnz	x0, 443350 <ASN1_generate_nconf@plt+0x249e0>
  442838:	ldr	x0, [x21, #56]
  44283c:	mov	w23, #0x1                   	// #1
  442840:	bl	41e7f0 <ERR_print_errors@plt>
  442844:	ldp	x27, x28, [sp, #80]
  442848:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  44284c:	add	x1, sp, #0xb0
  442850:	add	x0, sp, #0x130
  442854:	nop
  442858:	str	xzr, [x1], #8
  44285c:	cmp	x0, x1
  442860:	b.ne	442858 <ASN1_generate_nconf@plt+0x23ee8>  // b.any
  442864:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442868:	mov	w21, w0
  44286c:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442870:	cmp	w0, #0x0
  442874:	add	w2, w0, #0x3f
  442878:	and	w4, w21, #0x3f
  44287c:	csel	w2, w2, w0, lt  // lt = tstop
  442880:	negs	w1, w21
  442884:	and	w1, w1, #0x3f
  442888:	mov	x3, #0x1                   	// #1
  44288c:	asr	w2, w2, #6
  442890:	csneg	w1, w4, w1, mi  // mi = first
  442894:	ldrsw	x21, [sp, #140]
  442898:	mov	x0, x20
  44289c:	sxtw	x2, w2
  4428a0:	lsl	x1, x3, x1
  4428a4:	add	x3, sp, #0xb0
  4428a8:	ldr	x3, [x3, x2, lsl #3]
  4428ac:	orr	x1, x1, x3
  4428b0:	add	x3, sp, #0xb0
  4428b4:	str	x1, [x3, x2, lsl #3]
  4428b8:	ldr	x2, [sp, #120]
  4428bc:	ldr	x1, [x3, x21, lsl #3]
  4428c0:	orr	x1, x1, x2
  4428c4:	str	x1, [x3, x21, lsl #3]
  4428c8:	bl	41d3c0 <SSL_is_dtls@plt>
  4428cc:	cbnz	w0, 442a40 <ASN1_generate_nconf@plt+0x240d0>
  4428d0:	mov	x4, #0x0                   	// #0
  4428d4:	ldr	w0, [sp, #136]
  4428d8:	add	x1, sp, #0xb0
  4428dc:	mov	x3, #0x0                   	// #0
  4428e0:	mov	x2, #0x0                   	// #0
  4428e4:	bl	41ae70 <select@plt>
  4428e8:	mov	w23, w0
  4428ec:	mov	x0, x20
  4428f0:	bl	41d3c0 <SSL_is_dtls@plt>
  4428f4:	cbnz	w0, 442a0c <ASN1_generate_nconf@plt+0x2409c>
  4428f8:	cmp	w23, #0x0
  4428fc:	b.le	442750 <ASN1_generate_nconf@plt+0x23de0>
  442900:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442904:	cmp	w0, #0x0
  442908:	add	w1, w0, #0x3f
  44290c:	csel	w0, w1, w0, lt  // lt = tstop
  442910:	add	x1, sp, #0xb0
  442914:	asr	w0, w0, #6
  442918:	ldr	x23, [x1, w0, sxtw #3]
  44291c:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442920:	negs	w1, w0
  442924:	and	w0, w0, #0x3f
  442928:	and	w1, w1, #0x3f
  44292c:	mov	x2, #0x1                   	// #1
  442930:	csneg	w0, w0, w1, mi  // mi = first
  442934:	lsl	x0, x2, x0
  442938:	tst	x0, x23
  44293c:	b.ne	442b00 <ASN1_generate_nconf@plt+0x24190>  // b.any
  442940:	add	x0, sp, #0xb0
  442944:	ldr	x1, [sp, #120]
  442948:	ldr	x0, [x0, x21, lsl #3]
  44294c:	tst	x1, x0
  442950:	b.eq	442750 <ASN1_generate_nconf@plt+0x23de0>  // b.none
  442954:	b	442774 <ASN1_generate_nconf@plt+0x23e04>
  442958:	mov	x0, x20
  44295c:	mov	w1, #0x38                  	// #56
  442960:	adrp	x2, 45f000 <ASN1_generate_nconf@plt+0x40690>
  442964:	add	x2, x2, #0xc8
  442968:	bl	419790 <SSL_callback_ctrl@plt>
  44296c:	ldr	x3, [x19, #8]
  442970:	mov	x0, x20
  442974:	mov	x2, #0x0                   	// #0
  442978:	mov	w1, #0x39                  	// #57
  44297c:	bl	41dad0 <SSL_ctrl@plt>
  442980:	b	442548 <ASN1_generate_nconf@plt+0x23bd8>
  442984:	mov	x0, x20
  442988:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  44298c:	add	x1, x1, #0xd58
  442990:	bl	41db70 <SSL_set_msg_callback@plt>
  442994:	ldr	x3, [x19, #72]
  442998:	cbz	x3, 442fa8 <ASN1_generate_nconf@plt+0x24638>
  44299c:	mov	x0, x20
  4429a0:	mov	x2, #0x0                   	// #0
  4429a4:	mov	w1, #0x10                  	// #16
  4429a8:	bl	41dad0 <SSL_ctrl@plt>
  4429ac:	b	442540 <ASN1_generate_nconf@plt+0x23bd0>
  4429b0:	mov	x0, x20
  4429b4:	bl	419870 <SSL_get_rbio@plt>
  4429b8:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  4429bc:	add	x1, x1, #0xb38
  4429c0:	bl	41aac0 <BIO_set_callback@plt>
  4429c4:	mov	x0, x20
  4429c8:	bl	419870 <SSL_get_rbio@plt>
  4429cc:	ldr	x1, [x19, #8]
  4429d0:	bl	41d050 <BIO_set_callback_arg@plt>
  4429d4:	b	442538 <ASN1_generate_nconf@plt+0x23bc8>
  4429d8:	bl	41a940 <BIO_f_nbio_test@plt>
  4429dc:	bl	41b620 <BIO_new@plt>
  4429e0:	mov	x1, x21
  4429e4:	bl	41aae0 <BIO_push@plt>
  4429e8:	mov	x21, x0
  4429ec:	b	442518 <ASN1_generate_nconf@plt+0x23ba8>
  4429f0:	mov	x0, x21
  4429f4:	mov	w1, #0x27                  	// #39
  4429f8:	bl	41de90 <BIO_ctrl@plt>
  4429fc:	mov	x0, x20
  442a00:	mov	x1, #0x2000                	// #8192
  442a04:	bl	41e420 <SSL_set_options@plt>
  442a08:	b	44250c <ASN1_generate_nconf@plt+0x23b9c>
  442a0c:	mov	x0, x20
  442a10:	mov	x3, #0x0                   	// #0
  442a14:	mov	x2, #0x0                   	// #0
  442a18:	mov	w1, #0x4a                  	// #74
  442a1c:	bl	41dad0 <SSL_ctrl@plt>
  442a20:	cmp	x0, #0x0
  442a24:	b.le	4428f8 <ASN1_generate_nconf@plt+0x23f88>
  442a28:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442a2c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  442a30:	add	x1, x1, #0x4d0
  442a34:	ldr	x0, [x0, #56]
  442a38:	bl	419740 <BIO_printf@plt>
  442a3c:	b	4428f8 <ASN1_generate_nconf@plt+0x23f88>
  442a40:	add	x3, sp, #0xa0
  442a44:	mov	x0, x20
  442a48:	mov	x2, #0x0                   	// #0
  442a4c:	mov	w1, #0x49                  	// #73
  442a50:	bl	41dad0 <SSL_ctrl@plt>
  442a54:	cbz	x0, 4428d0 <ASN1_generate_nconf@plt+0x23f60>
  442a58:	add	x4, sp, #0xa0
  442a5c:	b	4428d4 <ASN1_generate_nconf@plt+0x23f64>
  442a60:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  442a64:	adrp	x27, 476000 <ASN1_generate_nconf@plt+0x57690>
  442a68:	add	x23, x23, #0x798
  442a6c:	add	x27, x27, #0x6e0
  442a70:	mov	x1, x22
  442a74:	mov	x0, x20
  442a78:	mov	w2, #0x4000                	// #16384
  442a7c:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  442a80:	bl	41b5f0 <SSL_read@plt>
  442a84:	mov	w28, w0
  442a88:	b	442aa8 <ASN1_generate_nconf@plt+0x24138>
  442a8c:	ldr	x2, [x2, #40]
  442a90:	bl	419740 <BIO_printf@plt>
  442a94:	mov	x1, x22
  442a98:	mov	x0, x20
  442a9c:	mov	w2, #0x4000                	// #16384
  442aa0:	bl	41b5f0 <SSL_read@plt>
  442aa4:	mov	w28, w0
  442aa8:	mov	w1, w28
  442aac:	mov	x0, x20
  442ab0:	bl	41e3e0 <SSL_get_error@plt>
  442ab4:	add	x21, x19, #0x58
  442ab8:	mov	x1, x23
  442abc:	cmp	w0, #0x4
  442ac0:	b.ne	442d54 <ASN1_generate_nconf@plt+0x243e4>  // b.any
  442ac4:	ldr	x0, [x19, #8]
  442ac8:	bl	419740 <BIO_printf@plt>
  442acc:	ldr	x0, [x21, #16]
  442ad0:	bl	419c80 <SRP_user_pwd_free@plt>
  442ad4:	ldr	x0, [x21, #8]
  442ad8:	ldr	x1, [x19, #88]
  442adc:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  442ae0:	mov	x2, x0
  442ae4:	str	x2, [x21, #16]
  442ae8:	add	x1, x25, #0x6d0
  442aec:	ldr	x0, [x19, #8]
  442af0:	cbnz	x2, 442a8c <ASN1_generate_nconf@plt+0x2411c>
  442af4:	mov	x1, x27
  442af8:	bl	419740 <BIO_printf@plt>
  442afc:	b	442a94 <ASN1_generate_nconf@plt+0x24124>
  442b00:	add	x1, sp, #0xb0
  442b04:	ldr	w0, [x19, #120]
  442b08:	ldr	x1, [x1, x21, lsl #3]
  442b0c:	str	x1, [sp, #128]
  442b10:	cbnz	w0, 442ea0 <ASN1_generate_nconf@plt+0x24530>
  442b14:	mov	w1, #0x4000                	// #16384
  442b18:	mov	x0, x22
  442b1c:	bl	459e80 <ASN1_generate_nconf@plt+0x3b510>
  442b20:	mov	w23, w0
  442b24:	ldr	w1, [x19]
  442b28:	ldr	w0, [x19, #28]
  442b2c:	orr	w0, w0, w1
  442b30:	cbnz	w0, 442b70 <ASN1_generate_nconf@plt+0x24200>
  442b34:	cmp	w23, #0x0
  442b38:	b.le	443298 <ASN1_generate_nconf@plt+0x24928>
  442b3c:	ldrb	w0, [x22]
  442b40:	cmp	w0, #0x51
  442b44:	b.eq	443298 <ASN1_generate_nconf@plt+0x24928>  // b.none
  442b48:	cmp	w0, #0x71
  442b4c:	b.eq	4432f0 <ASN1_generate_nconf@plt+0x24980>  // b.none
  442b50:	cmp	w0, #0x72
  442b54:	b.eq	442fb0 <ASN1_generate_nconf@plt+0x24640>  // b.none
  442b58:	cmp	w0, #0x52
  442b5c:	b.ne	442ddc <ASN1_generate_nconf@plt+0x2446c>  // b.any
  442b60:	ldrb	w0, [x22, #1]
  442b64:	cmp	w0, #0xa
  442b68:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  442b6c:	b.eq	443024 <ASN1_generate_nconf@plt+0x246b4>  // b.none
  442b70:	adrp	x28, 476000 <ASN1_generate_nconf@plt+0x57690>
  442b74:	add	x0, x28, #0x6e0
  442b78:	stp	x0, xzr, [sp, #104]
  442b7c:	mov	w2, w23
  442b80:	ldr	x0, [sp, #112]
  442b84:	adrp	x27, 476000 <ASN1_generate_nconf@plt+0x57690>
  442b88:	add	x25, x22, x0
  442b8c:	mov	x0, x20
  442b90:	mov	x1, x25
  442b94:	bl	41a730 <SSL_write@plt>
  442b98:	mov	w28, w0
  442b9c:	b	442bbc <ASN1_generate_nconf@plt+0x2424c>
  442ba0:	ldr	x2, [x2, #40]
  442ba4:	bl	419740 <BIO_printf@plt>
  442ba8:	mov	w2, w23
  442bac:	mov	x1, x25
  442bb0:	mov	x0, x20
  442bb4:	bl	41a730 <SSL_write@plt>
  442bb8:	mov	w28, w0
  442bbc:	mov	w1, w28
  442bc0:	mov	x0, x20
  442bc4:	bl	41e3e0 <SSL_get_error@plt>
  442bc8:	add	x21, x19, #0x58
  442bcc:	mov	x1, x24
  442bd0:	cmp	w0, #0x4
  442bd4:	b.ne	442c14 <ASN1_generate_nconf@plt+0x242a4>  // b.any
  442bd8:	ldr	x0, [x19, #8]
  442bdc:	bl	419740 <BIO_printf@plt>
  442be0:	ldr	x0, [x21, #16]
  442be4:	bl	419c80 <SRP_user_pwd_free@plt>
  442be8:	ldr	x0, [x21, #8]
  442bec:	ldr	x1, [x19, #88]
  442bf0:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  442bf4:	mov	x2, x0
  442bf8:	str	x2, [x21, #16]
  442bfc:	add	x1, x27, #0x6d0
  442c00:	ldr	x0, [x19, #8]
  442c04:	cbnz	x2, 442ba0 <ASN1_generate_nconf@plt+0x24230>
  442c08:	ldr	x1, [sp, #104]
  442c0c:	bl	419740 <BIO_printf@plt>
  442c10:	b	442ba8 <ASN1_generate_nconf@plt+0x24238>
  442c14:	mov	w1, w28
  442c18:	mov	x0, x20
  442c1c:	bl	41e3e0 <SSL_get_error@plt>
  442c20:	cmp	w0, #0x6
  442c24:	b.eq	442d24 <ASN1_generate_nconf@plt+0x243b4>  // b.none
  442c28:	b.gt	442cd4 <ASN1_generate_nconf@plt+0x24364>
  442c2c:	cmp	w0, #0x5
  442c30:	b.eq	442c98 <ASN1_generate_nconf@plt+0x24328>  // b.none
  442c34:	cmp	w0, #0x1
  442c38:	b.le	442c94 <ASN1_generate_nconf@plt+0x24324>
  442c3c:	ldr	x0, [x19, #8]
  442c40:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442c44:	add	x1, x1, #0x710
  442c48:	bl	419740 <BIO_printf@plt>
  442c4c:	ldr	x0, [x19, #8]
  442c50:	mov	x3, #0x0                   	// #0
  442c54:	mov	x2, #0x0                   	// #0
  442c58:	mov	w1, #0xb                   	// #11
  442c5c:	bl	41de90 <BIO_ctrl@plt>
  442c60:	cmp	w28, #0x0
  442c64:	b.le	442c78 <ASN1_generate_nconf@plt+0x24308>
  442c68:	ldr	x0, [sp, #112]
  442c6c:	sub	w23, w23, w28
  442c70:	add	x0, x0, w28, sxtw
  442c74:	str	x0, [sp, #112]
  442c78:	cmp	w23, #0x0
  442c7c:	b.gt	442b7c <ASN1_generate_nconf@plt+0x2420c>
  442c80:	ldp	x0, x1, [sp, #120]
  442c84:	tst	x0, x1
  442c88:	b.eq	442750 <ASN1_generate_nconf@plt+0x23de0>  // b.none
  442c8c:	b	442774 <ASN1_generate_nconf@plt+0x23e04>
  442c90:	cmp	w0, #0xa
  442c94:	b.ne	442c60 <ASN1_generate_nconf@plt+0x242f0>  // b.any
  442c98:	ldr	x0, [x19, #8]
  442c9c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442ca0:	add	x1, x1, #0x720
  442ca4:	mov	w23, #0x1                   	// #1
  442ca8:	bl	419740 <BIO_printf@plt>
  442cac:	ldr	x0, [x19, #8]
  442cb0:	mov	x3, #0x0                   	// #0
  442cb4:	mov	x2, #0x0                   	// #0
  442cb8:	mov	w1, #0xb                   	// #11
  442cbc:	bl	41de90 <BIO_ctrl@plt>
  442cc0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442cc4:	ldr	x0, [x0, #56]
  442cc8:	bl	41e7f0 <ERR_print_errors@plt>
  442ccc:	ldp	x27, x28, [sp, #80]
  442cd0:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  442cd4:	cmp	w0, #0x9
  442cd8:	b.ne	442c90 <ASN1_generate_nconf@plt+0x24320>  // b.any
  442cdc:	ldr	x0, [x19, #8]
  442ce0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442ce4:	add	x1, x1, #0x6f8
  442ce8:	bl	419740 <BIO_printf@plt>
  442cec:	ldr	x0, [x19, #8]
  442cf0:	mov	x3, #0x0                   	// #0
  442cf4:	mov	x2, #0x0                   	// #0
  442cf8:	mov	w1, #0xb                   	// #11
  442cfc:	bl	41de90 <BIO_ctrl@plt>
  442d00:	mov	x0, x20
  442d04:	bl	45b7e0 <ASN1_generate_nconf@plt+0x3ce70>
  442d08:	b	442c60 <ASN1_generate_nconf@plt+0x242f0>
  442d0c:	cmp	w0, #0x9
  442d10:	b.eq	443178 <ASN1_generate_nconf@plt+0x24808>  // b.none
  442d14:	cmp	w0, #0xa
  442d18:	b.eq	442c98 <ASN1_generate_nconf@plt+0x24328>  // b.none
  442d1c:	cmp	w0, #0x6
  442d20:	b.ne	442750 <ASN1_generate_nconf@plt+0x23de0>  // b.any
  442d24:	ldr	x0, [x19, #8]
  442d28:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  442d2c:	add	x1, x1, #0x430
  442d30:	mov	w23, #0x1                   	// #1
  442d34:	bl	419740 <BIO_printf@plt>
  442d38:	ldr	x0, [x19, #8]
  442d3c:	mov	x3, #0x0                   	// #0
  442d40:	mov	x2, #0x0                   	// #0
  442d44:	mov	w1, #0xb                   	// #11
  442d48:	bl	41de90 <BIO_ctrl@plt>
  442d4c:	ldp	x27, x28, [sp, #80]
  442d50:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  442d54:	mov	w1, w28
  442d58:	mov	x0, x20
  442d5c:	bl	41e3e0 <SSL_get_error@plt>
  442d60:	cmp	w0, #0x5
  442d64:	b.eq	442c98 <ASN1_generate_nconf@plt+0x24328>  // b.none
  442d68:	b.gt	442d0c <ASN1_generate_nconf@plt+0x2439c>
  442d6c:	cmp	w0, #0x1
  442d70:	b.eq	442c98 <ASN1_generate_nconf@plt+0x24328>  // b.none
  442d74:	b.le	442da8 <ASN1_generate_nconf@plt+0x24438>
  442d78:	cmp	w0, #0x4
  442d7c:	b.eq	442750 <ASN1_generate_nconf@plt+0x23de0>  // b.none
  442d80:	ldr	x0, [x19, #8]
  442d84:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442d88:	add	x1, x1, #0x7d0
  442d8c:	bl	419740 <BIO_printf@plt>
  442d90:	ldr	x0, [x19, #8]
  442d94:	mov	x3, #0x0                   	// #0
  442d98:	mov	x2, #0x0                   	// #0
  442d9c:	mov	w1, #0xb                   	// #11
  442da0:	bl	41de90 <BIO_ctrl@plt>
  442da4:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  442da8:	cbnz	w0, 442750 <ASN1_generate_nconf@plt+0x23de0>
  442dac:	mov	w1, w28
  442db0:	mov	x0, x22
  442db4:	bl	459eb0 <ASN1_generate_nconf@plt+0x3b540>
  442db8:	ldr	x0, [x19, #8]
  442dbc:	mov	x3, #0x0                   	// #0
  442dc0:	mov	x2, #0x0                   	// #0
  442dc4:	mov	w1, #0xb                   	// #11
  442dc8:	bl	41de90 <BIO_ctrl@plt>
  442dcc:	mov	x0, x20
  442dd0:	bl	41b390 <SSL_has_pending@plt>
  442dd4:	cbnz	w0, 442a70 <ASN1_generate_nconf@plt+0x24100>
  442dd8:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  442ddc:	and	w1, w0, #0xffffffdf
  442de0:	cmp	w1, #0x4b
  442de4:	b.ne	442df8 <ASN1_generate_nconf@plt+0x24488>  // b.any
  442de8:	ldrb	w1, [x22, #1]
  442dec:	cmp	w1, #0xa
  442df0:	ccmp	w1, #0xd, #0x4, ne  // ne = any
  442df4:	b.eq	4431c8 <ASN1_generate_nconf@plt+0x24858>  // b.none
  442df8:	cmp	w0, #0x63
  442dfc:	b.ne	443130 <ASN1_generate_nconf@plt+0x247c0>  // b.any
  442e00:	ldrb	w0, [x22, #1]
  442e04:	cmp	w0, #0xa
  442e08:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  442e0c:	b.ne	442b70 <ASN1_generate_nconf@plt+0x24200>  // b.any
  442e10:	mov	x2, #0x0                   	// #0
  442e14:	mov	w1, #0x1                   	// #1
  442e18:	mov	x0, x20
  442e1c:	bl	41e320 <SSL_set_verify@plt>
  442e20:	mov	x0, x20
  442e24:	bl	41a690 <SSL_verify_client_post_handshake@plt>
  442e28:	cbnz	w0, 442fc8 <ASN1_generate_nconf@plt+0x24658>
  442e2c:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  442e30:	add	x0, x0, #0x670
  442e34:	bl	41dea0 <puts@plt>
  442e38:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442e3c:	ldr	x0, [x0, #56]
  442e40:	bl	41e7f0 <ERR_print_errors@plt>
  442e44:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  442e48:	mov	x23, #0xd090                	// #53392
  442e4c:	add	x3, sp, #0xa0
  442e50:	movk	x23, #0x3, lsl #16
  442e54:	mov	x2, #0x0                   	// #0
  442e58:	mov	w1, #0x21                  	// #33
  442e5c:	stp	xzr, x23, [sp, #160]
  442e60:	bl	41de90 <BIO_ctrl@plt>
  442e64:	add	x3, sp, #0xa0
  442e68:	mov	x0, x21
  442e6c:	mov	x2, #0x0                   	// #0
  442e70:	mov	w1, #0x23                  	// #35
  442e74:	stp	xzr, x23, [sp, #160]
  442e78:	bl	41de90 <BIO_ctrl@plt>
  442e7c:	b	442660 <ASN1_generate_nconf@plt+0x23cf0>
  442e80:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442e84:	ldr	x0, [x0, #56]
  442e88:	bl	41e7f0 <ERR_print_errors@plt>
  442e8c:	b	4424b0 <ASN1_generate_nconf@plt+0x23b40>
  442e90:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  442e94:	add	w0, w0, #0x1
  442e98:	str	w0, [sp, #136]
  442e9c:	b	442718 <ASN1_generate_nconf@plt+0x23da8>
  442ea0:	mov	x0, x22
  442ea4:	mov	w1, #0x2000                	// #8192
  442ea8:	bl	459e80 <ASN1_generate_nconf@plt+0x3b510>
  442eac:	mov	w23, w0
  442eb0:	cmp	w0, #0x0
  442eb4:	b.le	443288 <ASN1_generate_nconf@plt+0x24918>
  442eb8:	sub	w0, w0, #0x1
  442ebc:	add	x3, x22, #0x1
  442ec0:	mov	x1, x22
  442ec4:	add	x3, x3, w0, uxtw
  442ec8:	ldrb	w2, [x1], #1
  442ecc:	cmp	w2, #0xa
  442ed0:	cinc	w25, w25, eq  // eq = none
  442ed4:	cmp	x3, x1
  442ed8:	b.ne	442ec8 <ASN1_generate_nconf@plt+0x24558>  // b.any
  442edc:	sxtw	x0, w0
  442ee0:	mov	w3, #0xd                   	// #13
  442ee4:	nop
  442ee8:	add	w1, w25, w0
  442eec:	ldrb	w2, [x22, x0]
  442ef0:	cmp	w2, #0xa
  442ef4:	strb	w2, [x22, w1, sxtw]
  442ef8:	b.ne	442f0c <ASN1_generate_nconf@plt+0x2459c>  // b.any
  442efc:	sub	w25, w25, #0x1
  442f00:	add	w23, w23, #0x1
  442f04:	add	w1, w25, w0
  442f08:	strb	w3, [x22, w1, sxtw]
  442f0c:	sub	x0, x0, #0x1
  442f10:	tbz	w0, #31, 442ee8 <ASN1_generate_nconf@plt+0x24578>
  442f14:	ldr	w1, [x19]
  442f18:	ldr	w0, [x19, #28]
  442f1c:	orr	w0, w0, w1
  442f20:	cbz	w0, 442b3c <ASN1_generate_nconf@plt+0x241cc>
  442f24:	b	442b70 <ASN1_generate_nconf@plt+0x24200>
  442f28:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442f2c:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  442f30:	add	x1, x1, #0x5c0
  442f34:	b	4425a0 <ASN1_generate_nconf@plt+0x23c30>
  442f38:	ldr	x1, [sp, #176]
  442f3c:	cbz	x1, 442f64 <ASN1_generate_nconf@plt+0x245f4>
  442f40:	cbnz	w24, 44324c <ASN1_generate_nconf@plt+0x248dc>
  442f44:	mov	x0, x22
  442f48:	bl	459eb0 <ASN1_generate_nconf@plt+0x3b540>
  442f4c:	ldr	x0, [x19, #8]
  442f50:	mov	w24, #0x0                   	// #0
  442f54:	mov	x3, #0x0                   	// #0
  442f58:	mov	x2, #0x0                   	// #0
  442f5c:	mov	w1, #0xb                   	// #11
  442f60:	bl	41de90 <BIO_ctrl@plt>
  442f64:	cmp	w21, #0x2
  442f68:	b.ne	44255c <ASN1_generate_nconf@plt+0x23bec>  // b.any
  442f6c:	stp	x27, x28, [sp, #80]
  442f70:	cbz	w24, 4431a8 <ASN1_generate_nconf@plt+0x24838>
  442f74:	mov	x0, x20
  442f78:	bl	41c490 <SSL_get_early_data_status@plt>
  442f7c:	cbnz	w0, 44333c <ASN1_generate_nconf@plt+0x249cc>
  442f80:	ldr	x0, [x19, #8]
  442f84:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  442f88:	add	x1, x1, #0x610
  442f8c:	bl	419740 <BIO_printf@plt>
  442f90:	mov	x0, x20
  442f94:	bl	419d60 <SSL_is_init_finished@plt>
  442f98:	cbz	w0, 442704 <ASN1_generate_nconf@plt+0x23d94>
  442f9c:	mov	x0, x20
  442fa0:	bl	442108 <ASN1_generate_nconf@plt+0x23798>
  442fa4:	b	442704 <ASN1_generate_nconf@plt+0x23d94>
  442fa8:	ldr	x3, [x19, #8]
  442fac:	b	44299c <ASN1_generate_nconf@plt+0x2402c>
  442fb0:	ldrb	w0, [x22, #1]
  442fb4:	cmp	w0, #0xa
  442fb8:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  442fbc:	b.ne	442b70 <ASN1_generate_nconf@plt+0x24200>  // b.any
  442fc0:	mov	x0, x20
  442fc4:	bl	41c400 <SSL_renegotiate@plt>
  442fc8:	mov	x0, x20
  442fcc:	bl	41b9d0 <SSL_do_handshake@plt>
  442fd0:	adrp	x2, 476000 <ASN1_generate_nconf@plt+0x57690>
  442fd4:	mov	w1, w0
  442fd8:	add	x0, x2, #0x658
  442fdc:	bl	41e1d0 <printf@plt>
  442fe0:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  442fe4:	ldr	w0, [x19, #116]
  442fe8:	cbnz	w0, 443104 <ASN1_generate_nconf@plt+0x24794>
  442fec:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  442ff0:	adrp	x27, 476000 <ASN1_generate_nconf@plt+0x57690>
  442ff4:	add	x23, x23, #0x758
  442ff8:	add	x27, x27, #0x6e0
  442ffc:	nop
  443000:	mov	x0, x20
  443004:	bl	41e630 <SSL_accept@plt>
  443008:	mov	w28, w0
  44300c:	cmp	w0, #0x0
  443010:	b.le	443038 <ASN1_generate_nconf@plt+0x246c8>
  443014:	nop
  443018:	mov	x0, x20
  44301c:	bl	442108 <ASN1_generate_nconf@plt+0x23798>
  443020:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  443024:	mov	x0, x20
  443028:	mov	x2, #0x0                   	// #0
  44302c:	mov	w1, #0x5                   	// #5
  443030:	bl	41e320 <SSL_set_verify@plt>
  443034:	b	442fc0 <ASN1_generate_nconf@plt+0x24650>
  443038:	mov	w1, w0
  44303c:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  443040:	mov	x0, x20
  443044:	bl	41e3e0 <SSL_get_error@plt>
  443048:	b	443074 <ASN1_generate_nconf@plt+0x24704>
  44304c:	ldr	x2, [x2, #40]
  443050:	bl	419740 <BIO_printf@plt>
  443054:	mov	x0, x20
  443058:	bl	41e630 <SSL_accept@plt>
  44305c:	mov	w28, w0
  443060:	cmp	w0, #0x0
  443064:	b.gt	443018 <ASN1_generate_nconf@plt+0x246a8>
  443068:	mov	w1, w0
  44306c:	mov	x0, x20
  443070:	bl	41e3e0 <SSL_get_error@plt>
  443074:	sub	w1, w0, #0x5
  443078:	add	x21, x19, #0x58
  44307c:	cmp	w1, #0x1
  443080:	mov	w1, w28
  443084:	ccmp	w0, #0x1, #0x4, hi  // hi = pmore
  443088:	cset	w0, ne  // ne = any
  44308c:	str	w0, [sp, #104]
  443090:	mov	x0, x20
  443094:	bl	41e3e0 <SSL_get_error@plt>
  443098:	cmp	w0, #0x4
  44309c:	mov	x1, x23
  4430a0:	b.ne	4430e4 <ASN1_generate_nconf@plt+0x24774>  // b.any
  4430a4:	ldr	x0, [x19, #8]
  4430a8:	ldr	x2, [x19, #88]
  4430ac:	bl	419740 <BIO_printf@plt>
  4430b0:	ldr	x0, [x21, #16]
  4430b4:	bl	419c80 <SRP_user_pwd_free@plt>
  4430b8:	ldr	x0, [x21, #8]
  4430bc:	ldr	x1, [x19, #88]
  4430c0:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4430c4:	mov	x2, x0
  4430c8:	str	x2, [x21, #16]
  4430cc:	add	x1, x25, #0x6d0
  4430d0:	ldr	x0, [x19, #8]
  4430d4:	cbnz	x2, 44304c <ASN1_generate_nconf@plt+0x246dc>
  4430d8:	mov	x1, x27
  4430dc:	bl	419740 <BIO_printf@plt>
  4430e0:	b	443054 <ASN1_generate_nconf@plt+0x246e4>
  4430e4:	cbz	w28, 4427ec <ASN1_generate_nconf@plt+0x23e7c>
  4430e8:	mov	x0, x20
  4430ec:	bl	41de10 <SSL_waiting_for_async@plt>
  4430f0:	cbnz	w0, 443000 <ASN1_generate_nconf@plt+0x24690>
  4430f4:	ldr	w0, [x19, #112]
  4430f8:	cbnz	w0, 442818 <ASN1_generate_nconf@plt+0x23ea8>
  4430fc:	ldr	w0, [x19, #116]
  443100:	b	442804 <ASN1_generate_nconf@plt+0x23e94>
  443104:	mov	x0, x20
  443108:	mov	x21, #0x0                   	// #0
  44310c:	bl	41bd60 <SSL_stateless@plt>
  443110:	mov	w28, w0
  443114:	b	4427bc <ASN1_generate_nconf@plt+0x23e4c>
  443118:	cbnz	w28, 442818 <ASN1_generate_nconf@plt+0x23ea8>
  44311c:	ldr	x0, [x19, #8]
  443120:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443124:	add	x1, x1, #0x778
  443128:	bl	419740 <BIO_printf@plt>
  44312c:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  443130:	cmp	w0, #0x50
  443134:	b.ne	443154 <ASN1_generate_nconf@plt+0x247e4>  // b.any
  443138:	mov	x0, x20
  44313c:	bl	41c180 <SSL_get_wbio@plt>
  443140:	mov	w2, #0x1b                  	// #27
  443144:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443148:	add	x1, x1, #0x690
  44314c:	bl	41cb90 <BIO_write@plt>
  443150:	ldrb	w0, [x22]
  443154:	cmp	w0, #0x53
  443158:	b.ne	442b70 <ASN1_generate_nconf@plt+0x24200>  // b.any
  44315c:	ldr	x21, [x19, #8]
  443160:	mov	x0, x20
  443164:	bl	41da20 <SSL_get_SSL_CTX@plt>
  443168:	mov	x1, x0
  44316c:	mov	x0, x21
  443170:	bl	441ee8 <ASN1_generate_nconf@plt+0x23578>
  443174:	b	442b70 <ASN1_generate_nconf@plt+0x24200>
  443178:	ldr	x0, [x19, #8]
  44317c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443180:	add	x1, x1, #0x7b8
  443184:	bl	419740 <BIO_printf@plt>
  443188:	ldr	x0, [x19, #8]
  44318c:	mov	x3, #0x0                   	// #0
  443190:	mov	x2, #0x0                   	// #0
  443194:	mov	w1, #0xb                   	// #11
  443198:	bl	41de90 <BIO_ctrl@plt>
  44319c:	mov	x0, x20
  4431a0:	bl	45b7e0 <ASN1_generate_nconf@plt+0x3ce70>
  4431a4:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  4431a8:	ldr	x0, [x19, #8]
  4431ac:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4431b0:	add	x1, x1, #0x628
  4431b4:	bl	419740 <BIO_printf@plt>
  4431b8:	b	442f90 <ASN1_generate_nconf@plt+0x24620>
  4431bc:	mov	x0, x21
  4431c0:	bl	419d10 <BIO_ADDR_free@plt>
  4431c4:	b	4427ec <ASN1_generate_nconf@plt+0x23e7c>
  4431c8:	cmp	w0, #0x4b
  4431cc:	mov	x0, x20
  4431d0:	cset	w1, eq  // eq = none
  4431d4:	bl	41acc0 <SSL_key_update@plt>
  4431d8:	mov	x0, x20
  4431dc:	bl	41b9d0 <SSL_do_handshake@plt>
  4431e0:	mov	w1, w0
  4431e4:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  4431e8:	add	x0, x0, #0x658
  4431ec:	bl	41e1d0 <printf@plt>
  4431f0:	b	442750 <ASN1_generate_nconf@plt+0x23de0>
  4431f4:	mov	x0, x20
  4431f8:	bl	41c180 <SSL_get_wbio@plt>
  4431fc:	mov	x23, x0
  443200:	cbz	x0, 443260 <ASN1_generate_nconf@plt+0x248f0>
  443204:	mov	x2, #0x0                   	// #0
  443208:	mov	w1, #0x69                  	// #105
  44320c:	add	x3, sp, #0x9c
  443210:	bl	41de90 <BIO_ctrl@plt>
  443214:	ldr	w0, [sp, #156]
  443218:	mov	x1, x21
  44321c:	mov	w2, #0x0                   	// #0
  443220:	bl	419de0 <BIO_connect@plt>
  443224:	cbz	w0, 443260 <ASN1_generate_nconf@plt+0x248f0>
  443228:	mov	x3, x21
  44322c:	mov	x2, #0x0                   	// #0
  443230:	mov	w1, #0x20                  	// #32
  443234:	mov	x0, x23
  443238:	bl	41de90 <BIO_ctrl@plt>
  44323c:	mov	x0, x21
  443240:	bl	419d10 <BIO_ADDR_free@plt>
  443244:	str	wzr, [x19, #112]
  443248:	b	4427d8 <ASN1_generate_nconf@plt+0x23e68>
  44324c:	ldr	x0, [x19, #8]
  443250:	mov	x1, x23
  443254:	bl	419740 <BIO_printf@plt>
  443258:	ldr	x1, [sp, #176]
  44325c:	b	442f44 <ASN1_generate_nconf@plt+0x245d4>
  443260:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443264:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443268:	add	x1, x1, #0x738
  44326c:	mov	w23, #0x1                   	// #1
  443270:	ldr	x0, [x0, #56]
  443274:	bl	419740 <BIO_printf@plt>
  443278:	mov	x0, x21
  44327c:	bl	419d10 <BIO_ADDR_free@plt>
  443280:	ldp	x27, x28, [sp, #80]
  443284:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  443288:	ldr	w1, [x19]
  44328c:	ldr	w0, [x19, #28]
  443290:	orr	w0, w0, w1
  443294:	cbnz	w0, 442b70 <ASN1_generate_nconf@plt+0x24200>
  443298:	ldr	x0, [x19, #8]
  44329c:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4432a0:	add	x1, x1, #0x430
  4432a4:	mov	w23, #0xfffffff5            	// #-11
  4432a8:	bl	419740 <BIO_printf@plt>
  4432ac:	ldr	x0, [x19, #8]
  4432b0:	mov	x3, #0x0                   	// #0
  4432b4:	mov	x2, #0x0                   	// #0
  4432b8:	mov	w1, #0xb                   	// #11
  4432bc:	bl	41de90 <BIO_ctrl@plt>
  4432c0:	mov	w0, w26
  4432c4:	bl	41c050 <BIO_closesocket@plt>
  4432c8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4432cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4432d0:	add	x1, x1, #0x640
  4432d4:	ldr	x0, [x0, #56]
  4432d8:	bl	419740 <BIO_printf@plt>
  4432dc:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4432e0:	ldr	w0, [x0, #3980]
  4432e4:	tbz	w0, #31, 443330 <ASN1_generate_nconf@plt+0x249c0>
  4432e8:	ldp	x27, x28, [sp, #80]
  4432ec:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  4432f0:	ldr	x0, [x19, #8]
  4432f4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4432f8:	add	x1, x1, #0x430
  4432fc:	mov	w23, #0x1                   	// #1
  443300:	bl	419740 <BIO_printf@plt>
  443304:	ldr	x0, [x19, #8]
  443308:	mov	w1, #0xb                   	// #11
  44330c:	mov	x3, #0x0                   	// #0
  443310:	mov	x2, #0x0                   	// #0
  443314:	bl	41de90 <BIO_ctrl@plt>
  443318:	mov	x0, x20
  44331c:	bl	41a0c0 <SSL_version@plt>
  443320:	mov	w1, #0xfeff                	// #65279
  443324:	cmp	w0, w1
  443328:	b.eq	4432e8 <ASN1_generate_nconf@plt+0x24978>  // b.none
  44332c:	mov	w0, w26
  443330:	bl	41c050 <BIO_closesocket@plt>
  443334:	ldp	x27, x28, [sp, #80]
  443338:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  44333c:	ldr	x0, [x19, #8]
  443340:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  443344:	add	x1, x1, #0x218
  443348:	bl	419740 <BIO_printf@plt>
  44334c:	b	442f90 <ASN1_generate_nconf@plt+0x24620>
  443350:	ldr	x23, [x21, #56]
  443354:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  443358:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44335c:	mov	x2, x0
  443360:	add	x1, x1, #0x780
  443364:	mov	x0, x23
  443368:	bl	419740 <BIO_printf@plt>
  44336c:	b	442838 <ASN1_generate_nconf@plt+0x23ec8>
  443370:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443374:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443378:	mov	w23, #0x1                   	// #1
  44337c:	add	x1, x1, #0x728
  443380:	ldr	x0, [x0, #56]
  443384:	bl	419740 <BIO_printf@plt>
  443388:	ldp	x27, x28, [sp, #80]
  44338c:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  443390:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443394:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443398:	mov	w23, #0xffffffff            	// #-1
  44339c:	add	x1, x1, #0x5a0
  4433a0:	ldr	x0, [x0, #56]
  4433a4:	bl	419740 <BIO_printf@plt>
  4433a8:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  4433ac:	mov	w23, #0xffffffff            	// #-1
  4433b0:	b	4425d8 <ASN1_generate_nconf@plt+0x23c68>
  4433b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4433b8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4433bc:	mov	w23, #0xffffffff            	// #-1
  4433c0:	add	x1, x1, #0x578
  4433c4:	ldr	x0, [x0, #56]
  4433c8:	bl	419740 <BIO_printf@plt>
  4433cc:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  4433d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4433d4:	mov	x3, #0x0                   	// #0
  4433d8:	mov	x2, #0x0                   	// #0
  4433dc:	mov	w1, #0x79                  	// #121
  4433e0:	ldr	x23, [x0, #56]
  4433e4:	mov	x0, x20
  4433e8:	bl	41dad0 <SSL_ctrl@plt>
  4433ec:	mov	x2, x0
  4433f0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4433f4:	add	x1, x1, #0xd40
  4433f8:	mov	x0, x23
  4433fc:	bl	419740 <BIO_printf@plt>
  443400:	mov	x0, x21
  443404:	mov	w23, #0xffffffff            	// #-1
  443408:	bl	41df00 <BIO_free@plt>
  44340c:	b	4425b4 <ASN1_generate_nconf@plt+0x23c44>
  443410:	stp	x29, x30, [sp, #-224]!
  443414:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443418:	add	x1, x1, #0x810
  44341c:	mov	x29, sp
  443420:	stp	x19, x20, [sp, #16]
  443424:	stp	x23, x24, [sp, #48]
  443428:	mov	w24, w0
  44342c:	mov	w0, #0x4000                	// #16384
  443430:	stp	x25, x26, [sp, #64]
  443434:	mov	x25, x3
  443438:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44343c:	mov	x20, x0
  443440:	bl	41d230 <BIO_f_buffer@plt>
  443444:	bl	41b620 <BIO_new@plt>
  443448:	mov	x19, x0
  44344c:	bl	41c5e0 <BIO_f_ssl@plt>
  443450:	bl	41b620 <BIO_new@plt>
  443454:	cmp	x19, #0x0
  443458:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  44345c:	b.eq	443494 <ASN1_generate_nconf@plt+0x24b24>  // b.none
  443460:	stp	x21, x22, [sp, #32]
  443464:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443468:	add	x21, x21, #0x9b0
  44346c:	mov	x23, x0
  443470:	ldr	w0, [x21, #24]
  443474:	cbnz	w0, 443684 <ASN1_generate_nconf@plt+0x24d14>
  443478:	mov	x0, x19
  44347c:	mov	w3, #0x1                   	// #1
  443480:	mov	x2, #0x4000                	// #16384
  443484:	mov	w1, #0x75                  	// #117
  443488:	bl	41dcd0 <BIO_int_ctrl@plt>
  44348c:	cbnz	x0, 4434c8 <ASN1_generate_nconf@plt+0x24b58>
  443490:	ldp	x21, x22, [sp, #32]
  443494:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443498:	add	x1, x1, #0x558
  44349c:	mov	w2, #0xd02                 	// #3330
  4434a0:	mov	x0, x20
  4434a4:	bl	41b1e0 <CRYPTO_free@plt>
  4434a8:	mov	x0, x19
  4434ac:	bl	41ce30 <BIO_free_all@plt>
  4434b0:	mov	w0, #0x1                   	// #1
  4434b4:	ldp	x19, x20, [sp, #16]
  4434b8:	ldp	x23, x24, [sp, #48]
  4434bc:	ldp	x25, x26, [sp, #64]
  4434c0:	ldp	x29, x30, [sp], #224
  4434c4:	ret
  4434c8:	ldr	x0, [x21, #32]
  4434cc:	bl	41b2f0 <SSL_new@plt>
  4434d0:	mov	x22, x0
  4434d4:	cbz	x0, 443490 <ASN1_generate_nconf@plt+0x24b20>
  4434d8:	ldr	w1, [x21, #40]
  4434dc:	cbnz	w1, 443868 <ASN1_generate_nconf@plt+0x24ef8>
  4434e0:	cbz	x25, 443500 <ASN1_generate_nconf@plt+0x24b90>
  4434e4:	mov	x0, x25
  4434e8:	bl	41e440 <strlen@plt>
  4434ec:	mov	x1, x25
  4434f0:	mov	w2, w0
  4434f4:	mov	x0, x22
  4434f8:	bl	41ca20 <SSL_set_session_id_context@plt>
  4434fc:	cbz	w0, 443d34 <ASN1_generate_nconf@plt+0x253c4>
  443500:	mov	w1, #0x0                   	// #0
  443504:	mov	w0, w24
  443508:	bl	41e350 <BIO_new_socket@plt>
  44350c:	mov	x25, x0
  443510:	ldr	w1, [x21, #56]
  443514:	cbnz	w1, 4438e8 <ASN1_generate_nconf@plt+0x24f78>
  443518:	mov	x2, x25
  44351c:	mov	x1, x25
  443520:	mov	x0, x22
  443524:	bl	41d4c0 <SSL_set_bio@plt>
  443528:	mov	x0, x22
  44352c:	bl	41cca0 <SSL_set_accept_state@plt>
  443530:	mov	x3, x22
  443534:	mov	x2, #0x1                   	// #1
  443538:	mov	w1, #0x6d                  	// #109
  44353c:	mov	x0, x23
  443540:	bl	41de90 <BIO_ctrl@plt>
  443544:	mov	x1, x23
  443548:	mov	x0, x19
  44354c:	bl	41aae0 <BIO_push@plt>
  443550:	ldr	w0, [x21, #60]
  443554:	cbnz	w0, 4438c0 <ASN1_generate_nconf@plt+0x24f50>
  443558:	ldr	w0, [x21, #64]
  44355c:	cbnz	w0, 443894 <ASN1_generate_nconf@plt+0x24f24>
  443560:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  443564:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  443568:	add	x23, x23, #0x9f0
  44356c:	add	x25, x25, #0x828
  443570:	mov	x1, x20
  443574:	mov	x0, x19
  443578:	mov	w2, #0x3fff                	// #16383
  44357c:	bl	41b120 <BIO_gets@plt>
  443580:	cmp	w0, #0x0
  443584:	b.lt	4436b4 <ASN1_generate_nconf@plt+0x24d44>  // b.tstop
  443588:	b.eq	443670 <ASN1_generate_nconf@plt+0x24d00>  // b.none
  44358c:	ldr	w1, [x21, #124]
  443590:	cmp	w1, #0x1
  443594:	b.eq	44370c <ASN1_generate_nconf@plt+0x24d9c>  // b.none
  443598:	cmp	w1, #0x2
  44359c:	b.ne	443818 <ASN1_generate_nconf@plt+0x24ea8>  // b.any
  4435a0:	mov	x1, x20
  4435a4:	mov	x0, x25
  4435a8:	mov	x2, #0xb                   	// #11
  4435ac:	bl	41b450 <strncmp@plt>
  4435b0:	cbz	w0, 443920 <ASN1_generate_nconf@plt+0x24fb0>
  4435b4:	mov	x1, x20
  4435b8:	mov	x0, x23
  4435bc:	mov	x2, #0x5                   	// #5
  4435c0:	bl	41b450 <strncmp@plt>
  4435c4:	cbnz	w0, 443570 <ASN1_generate_nconf@plt+0x24c00>
  4435c8:	ldrb	w0, [x20, #5]
  4435cc:	add	x23, x20, #0x5
  4435d0:	cbz	w0, 44361c <ASN1_generate_nconf@plt+0x24cac>
  4435d4:	mov	x4, x23
  4435d8:	mov	w5, #0x1                   	// #1
  4435dc:	nop
  4435e0:	cmp	w0, #0x20
  4435e4:	b.eq	443dcc <ASN1_generate_nconf@plt+0x2545c>  // b.none
  4435e8:	mov	x3, x4
  4435ec:	cmp	w5, #0x1
  4435f0:	ldrb	w1, [x3, #1]!
  4435f4:	b.ne	443d58 <ASN1_generate_nconf@plt+0x253e8>  // b.any
  4435f8:	cmp	w0, #0x2e
  4435fc:	b.eq	443d6c <ASN1_generate_nconf@plt+0x253fc>  // b.none
  443600:	mov	w2, w1
  443604:	mov	x4, x3
  443608:	mov	w1, w0
  44360c:	mov	w0, w2
  443610:	cmp	w1, #0x2f
  443614:	cset	w5, eq  // eq = none
  443618:	cbnz	w0, 4435e0 <ASN1_generate_nconf@plt+0x24c70>
  44361c:	mov	x0, x19
  443620:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443624:	add	x1, x1, #0x9f8
  443628:	bl	41a980 <BIO_puts@plt>
  44362c:	mov	x2, x23
  443630:	mov	x0, x19
  443634:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443638:	add	x1, x1, #0xae0
  44363c:	bl	419740 <BIO_printf@plt>
  443640:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443644:	mov	x0, x19
  443648:	mov	w1, #0x8                   	// #8
  44364c:	bl	41d000 <BIO_test_flags@plt>
  443650:	cbz	w0, 443670 <ASN1_generate_nconf@plt+0x24d00>
  443654:	mov	x0, x19
  443658:	mov	x3, #0x0                   	// #0
  44365c:	mov	x2, #0x0                   	// #0
  443660:	mov	w1, #0xb                   	// #11
  443664:	bl	41de90 <BIO_ctrl@plt>
  443668:	cmp	w0, #0x0
  44366c:	b.le	443644 <ASN1_generate_nconf@plt+0x24cd4>
  443670:	mov	x0, x22
  443674:	mov	w1, #0x3                   	// #3
  443678:	bl	41a960 <SSL_set_shutdown@plt>
  44367c:	ldp	x21, x22, [sp, #32]
  443680:	b	443494 <ASN1_generate_nconf@plt+0x24b24>
  443684:	mov	w0, w24
  443688:	mov	w1, #0x1                   	// #1
  44368c:	bl	41b370 <BIO_socket_nbio@plt>
  443690:	cbz	w0, 443900 <ASN1_generate_nconf@plt+0x24f90>
  443694:	ldr	w0, [x21, #28]
  443698:	cbnz	w0, 443478 <ASN1_generate_nconf@plt+0x24b08>
  44369c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4436a0:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4436a4:	add	x1, x1, #0xd08
  4436a8:	ldr	x0, [x0, #56]
  4436ac:	bl	419740 <BIO_printf@plt>
  4436b0:	b	443478 <ASN1_generate_nconf@plt+0x24b08>
  4436b4:	mov	x0, x19
  4436b8:	mov	w1, #0x8                   	// #8
  4436bc:	bl	41d000 <BIO_test_flags@plt>
  4436c0:	cbnz	w0, 4436d0 <ASN1_generate_nconf@plt+0x24d60>
  4436c4:	mov	x0, x22
  4436c8:	bl	41de10 <SSL_waiting_for_async@plt>
  4436cc:	cbz	w0, 443e24 <ASN1_generate_nconf@plt+0x254b4>
  4436d0:	ldr	x0, [x21, #8]
  4436d4:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  4436d8:	add	x1, x1, #0x458
  4436dc:	bl	419740 <BIO_printf@plt>
  4436e0:	mov	x0, x19
  4436e4:	mov	w1, #0x4                   	// #4
  4436e8:	bl	41d000 <BIO_test_flags@plt>
  4436ec:	cbz	w0, 443700 <ASN1_generate_nconf@plt+0x24d90>
  4436f0:	mov	x0, x19
  4436f4:	bl	41a290 <BIO_get_retry_reason@plt>
  4436f8:	cmp	w0, #0x1
  4436fc:	b.eq	443824 <ASN1_generate_nconf@plt+0x24eb4>  // b.none
  443700:	mov	w0, #0x1                   	// #1
  443704:	bl	41aef0 <sleep@plt>
  443708:	b	443570 <ASN1_generate_nconf@plt+0x24c00>
  44370c:	adrp	x0, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  443710:	mov	x1, x20
  443714:	add	x0, x0, #0xb08
  443718:	mov	x2, #0x4                   	// #4
  44371c:	bl	41b450 <strncmp@plt>
  443720:	cbnz	w0, 443570 <ASN1_generate_nconf@plt+0x24c00>
  443724:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  443728:	mov	x1, x20
  44372c:	add	x0, x0, #0xad0
  443730:	mov	x2, #0xa                   	// #10
  443734:	bl	41b450 <strncmp@plt>
  443738:	cbnz	w0, 443920 <ASN1_generate_nconf@plt+0x24fb0>
  44373c:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  443740:	mov	x1, x20
  443744:	add	x0, x0, #0x838
  443748:	mov	x2, #0xe                   	// #14
  44374c:	bl	41b450 <strncmp@plt>
  443750:	cbz	w0, 443eb8 <ASN1_generate_nconf@plt+0x25548>
  443754:	mov	x0, x22
  443758:	bl	41c400 <SSL_renegotiate@plt>
  44375c:	mov	w2, w0
  443760:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443764:	ldr	x0, [x21, #8]
  443768:	add	x1, x1, #0x848
  44376c:	bl	419740 <BIO_printf@plt>
  443770:	mov	x0, x22
  443774:	bl	41b9d0 <SSL_do_handshake@plt>
  443778:	mov	w1, w0
  44377c:	cmp	w0, #0x0
  443780:	b.le	443f80 <ASN1_generate_nconf@plt+0x25610>
  443784:	add	x25, sp, #0x60
  443788:	add	x2, sp, #0xe0
  44378c:	mov	x0, x25
  443790:	str	xzr, [x0], #8
  443794:	cmp	x0, x2
  443798:	b.ne	443790 <ASN1_generate_nconf@plt+0x24e20>  // b.any
  44379c:	cmp	w24, #0x0
  4437a0:	add	w23, w24, #0x3f
  4437a4:	csel	w23, w23, w24, lt  // lt = tstop
  4437a8:	negs	w1, w24
  4437ac:	and	w0, w24, #0x3f
  4437b0:	and	w1, w1, #0x3f
  4437b4:	asr	w23, w23, #6
  4437b8:	csneg	w1, w0, w1, mi  // mi = first
  4437bc:	mov	x2, #0x1                   	// #1
  4437c0:	add	w0, w24, #0x1
  4437c4:	sxtw	x23, w23
  4437c8:	lsl	x24, x2, x1
  4437cc:	mov	x4, #0x0                   	// #0
  4437d0:	mov	x1, x25
  4437d4:	mov	x3, #0x0                   	// #0
  4437d8:	mov	x2, #0x0                   	// #0
  4437dc:	ldr	x5, [x25, x23, lsl #3]
  4437e0:	orr	x5, x5, x24
  4437e4:	str	x5, [x25, x23, lsl #3]
  4437e8:	bl	41ae70 <select@plt>
  4437ec:	cmp	w0, #0x0
  4437f0:	b.le	443e40 <ASN1_generate_nconf@plt+0x254d0>
  4437f4:	ldr	x0, [x25, x23, lsl #3]
  4437f8:	tst	x24, x0
  4437fc:	b.eq	443e40 <ASN1_generate_nconf@plt+0x254d0>  // b.none
  443800:	mov	x1, x20
  443804:	mov	x0, x19
  443808:	mov	w2, #0x3fff                	// #16383
  44380c:	stp	x27, x28, [sp, #80]
  443810:	bl	41b120 <BIO_gets@plt>
  443814:	b	443924 <ASN1_generate_nconf@plt+0x24fb4>
  443818:	cmp	w1, #0x3
  44381c:	b.ne	443570 <ASN1_generate_nconf@plt+0x24c00>  // b.any
  443820:	b	4435b4 <ASN1_generate_nconf@plt+0x24c44>
  443824:	ldr	x0, [x21, #8]
  443828:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44382c:	add	x1, x1, #0x798
  443830:	bl	419740 <BIO_printf@plt>
  443834:	ldr	x0, [x21, #104]
  443838:	bl	419c80 <SRP_user_pwd_free@plt>
  44383c:	ldp	x1, x0, [x21, #88]
  443840:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  443844:	mov	x2, x0
  443848:	str	x2, [x21, #104]
  44384c:	ldr	x0, [x21, #8]
  443850:	cbz	x2, 443910 <ASN1_generate_nconf@plt+0x24fa0>
  443854:	ldr	x2, [x2, #40]
  443858:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44385c:	add	x1, x1, #0x6d0
  443860:	bl	419740 <BIO_printf@plt>
  443864:	b	443570 <ASN1_generate_nconf@plt+0x24c00>
  443868:	mov	w1, #0x38                  	// #56
  44386c:	adrp	x2, 45f000 <ASN1_generate_nconf@plt+0x40690>
  443870:	add	x2, x2, #0xc8
  443874:	bl	419790 <SSL_callback_ctrl@plt>
  443878:	ldr	x3, [x21, #8]
  44387c:	mov	x0, x22
  443880:	mov	x2, #0x0                   	// #0
  443884:	mov	w1, #0x39                  	// #57
  443888:	bl	41dad0 <SSL_ctrl@plt>
  44388c:	cbnz	x25, 4434e4 <ASN1_generate_nconf@plt+0x24b74>
  443890:	b	443500 <ASN1_generate_nconf@plt+0x24b90>
  443894:	mov	x0, x22
  443898:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  44389c:	add	x1, x1, #0xd58
  4438a0:	bl	41db70 <SSL_set_msg_callback@plt>
  4438a4:	ldr	x3, [x21, #72]
  4438a8:	cbz	x3, 443e1c <ASN1_generate_nconf@plt+0x254ac>
  4438ac:	mov	x0, x22
  4438b0:	mov	x2, #0x0                   	// #0
  4438b4:	mov	w1, #0x10                  	// #16
  4438b8:	bl	41dad0 <SSL_ctrl@plt>
  4438bc:	b	443560 <ASN1_generate_nconf@plt+0x24bf0>
  4438c0:	mov	x0, x22
  4438c4:	bl	419870 <SSL_get_rbio@plt>
  4438c8:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  4438cc:	add	x1, x1, #0xb38
  4438d0:	bl	41aac0 <BIO_set_callback@plt>
  4438d4:	mov	x0, x22
  4438d8:	bl	419870 <SSL_get_rbio@plt>
  4438dc:	ldr	x1, [x21, #8]
  4438e0:	bl	41d050 <BIO_set_callback_arg@plt>
  4438e4:	b	443558 <ASN1_generate_nconf@plt+0x24be8>
  4438e8:	bl	41a940 <BIO_f_nbio_test@plt>
  4438ec:	bl	41b620 <BIO_new@plt>
  4438f0:	mov	x1, x25
  4438f4:	bl	41aae0 <BIO_push@plt>
  4438f8:	mov	x25, x0
  4438fc:	b	443518 <ASN1_generate_nconf@plt+0x24ba8>
  443900:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443904:	ldr	x0, [x0, #56]
  443908:	bl	41e7f0 <ERR_print_errors@plt>
  44390c:	b	443478 <ASN1_generate_nconf@plt+0x24b08>
  443910:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443914:	add	x1, x1, #0x6e0
  443918:	bl	419740 <BIO_printf@plt>
  44391c:	b	443570 <ASN1_generate_nconf@plt+0x24c00>
  443920:	stp	x27, x28, [sp, #80]
  443924:	mov	x0, x19
  443928:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44392c:	add	x1, x1, #0x8a8
  443930:	bl	41a980 <BIO_puts@plt>
  443934:	adrp	x27, 476000 <ASN1_generate_nconf@plt+0x57690>
  443938:	mov	x0, x19
  44393c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443940:	add	x1, x1, #0x8d8
  443944:	bl	41a980 <BIO_puts@plt>
  443948:	mov	x0, x19
  44394c:	add	x27, x27, #0xa60
  443950:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443954:	add	x1, x1, #0x8f8
  443958:	bl	41a980 <BIO_puts@plt>
  44395c:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  443960:	mov	x1, x27
  443964:	mov	x0, x19
  443968:	bl	41a980 <BIO_puts@plt>
  44396c:	add	x26, x26, #0x918
  443970:	ldr	w0, [x21, #128]
  443974:	mov	x23, #0x0                   	// #0
  443978:	cmp	w0, #0x0
  44397c:	b.le	443a08 <ASN1_generate_nconf@plt+0x25098>
  443980:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  443984:	adrp	x24, 476000 <ASN1_generate_nconf@plt+0x57690>
  443988:	add	x25, x25, #0x900
  44398c:	add	x24, x24, #0x908
  443990:	ldr	x0, [x21, #136]
  443994:	ldr	x28, [x0, x23, lsl #3]
  443998:	ldrb	w1, [x28]
  44399c:	cbnz	w1, 4439c4 <ASN1_generate_nconf@plt+0x25054>
  4439a0:	b	4439e8 <ASN1_generate_nconf@plt+0x25078>
  4439a4:	cmp	w1, #0x26
  4439a8:	b.eq	443b30 <ASN1_generate_nconf@plt+0x251c0>  // b.none
  4439ac:	mov	x1, x28
  4439b0:	mov	x0, x19
  4439b4:	mov	w2, #0x1                   	// #1
  4439b8:	bl	41cb90 <BIO_write@plt>
  4439bc:	ldrb	w1, [x28, #1]!
  4439c0:	cbz	w1, 4439e8 <ASN1_generate_nconf@plt+0x25078>
  4439c4:	cmp	w1, #0x3c
  4439c8:	b.eq	443b20 <ASN1_generate_nconf@plt+0x251b0>  // b.none
  4439cc:	cmp	w1, #0x3e
  4439d0:	b.ne	4439a4 <ASN1_generate_nconf@plt+0x25034>  // b.any
  4439d4:	mov	x1, x24
  4439d8:	mov	x0, x19
  4439dc:	bl	41a980 <BIO_puts@plt>
  4439e0:	ldrb	w1, [x28, #1]!
  4439e4:	cbnz	w1, 4439c4 <ASN1_generate_nconf@plt+0x25054>
  4439e8:	mov	x1, x26
  4439ec:	mov	x0, x19
  4439f0:	mov	w2, #0x1                   	// #1
  4439f4:	bl	41cb90 <BIO_write@plt>
  4439f8:	ldr	w0, [x21, #128]
  4439fc:	add	x23, x23, #0x1
  443a00:	cmp	w0, w23
  443a04:	b.gt	443990 <ASN1_generate_nconf@plt+0x25020>
  443a08:	mov	x1, x27
  443a0c:	mov	x0, x19
  443a10:	bl	41a980 <BIO_puts@plt>
  443a14:	mov	x3, #0x0                   	// #0
  443a18:	mov	x2, #0x0                   	// #0
  443a1c:	mov	w1, #0x4c                  	// #76
  443a20:	mov	x0, x22
  443a24:	bl	41dad0 <SSL_ctrl@plt>
  443a28:	cmp	x0, #0x0
  443a2c:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  443a30:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  443a34:	add	x2, x2, #0x948
  443a38:	add	x0, x0, #0x8
  443a3c:	csel	x2, x2, x0, ne  // ne = any
  443a40:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  443a44:	mov	x0, x19
  443a48:	add	x1, x1, #0x140
  443a4c:	bl	419740 <BIO_printf@plt>
  443a50:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443a54:	add	x1, x1, #0x918
  443a58:	mov	x0, x19
  443a5c:	bl	419740 <BIO_printf@plt>
  443a60:	mov	x0, x22
  443a64:	bl	41a930 <SSL_get_ciphers@plt>
  443a68:	mov	x25, x0
  443a6c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  443a70:	mov	w24, w0
  443a74:	cmp	w0, #0x0
  443a78:	b.le	443b44 <ASN1_generate_nconf@plt+0x251d4>
  443a7c:	mov	w1, #0x0                   	// #0
  443a80:	mov	x0, x25
  443a84:	bl	419630 <OPENSSL_sk_value@plt>
  443a88:	mov	x23, x0
  443a8c:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  443a90:	adrp	x26, 476000 <ASN1_generate_nconf@plt+0x57690>
  443a94:	mov	x21, x0
  443a98:	add	x26, x26, #0x940
  443a9c:	mov	x0, x23
  443aa0:	bl	41b050 <SSL_CIPHER_get_name@plt>
  443aa4:	mov	x2, x21
  443aa8:	mov	x3, x0
  443aac:	mov	x1, x26
  443ab0:	mov	x0, x19
  443ab4:	mov	w21, #0x1                   	// #1
  443ab8:	bl	419740 <BIO_printf@plt>
  443abc:	nop
  443ac0:	mov	w1, w21
  443ac4:	cmp	w24, w21
  443ac8:	mov	x0, x25
  443acc:	add	w21, w21, #0x1
  443ad0:	b.eq	443b44 <ASN1_generate_nconf@plt+0x251d4>  // b.none
  443ad4:	bl	419630 <OPENSSL_sk_value@plt>
  443ad8:	mov	x28, x0
  443adc:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  443ae0:	mov	x23, x0
  443ae4:	mov	x0, x28
  443ae8:	bl	41b050 <SSL_CIPHER_get_name@plt>
  443aec:	mov	x2, x23
  443af0:	mov	x3, x0
  443af4:	mov	x1, x26
  443af8:	mov	x0, x19
  443afc:	bl	419740 <BIO_printf@plt>
  443b00:	cmp	w21, w24
  443b04:	cset	w0, ne  // ne = any
  443b08:	bics	wzr, w0, w21
  443b0c:	b.eq	443ac0 <ASN1_generate_nconf@plt+0x25150>  // b.none
  443b10:	mov	x1, x27
  443b14:	mov	x0, x19
  443b18:	bl	41a980 <BIO_puts@plt>
  443b1c:	b	443ac0 <ASN1_generate_nconf@plt+0x25150>
  443b20:	mov	x1, x25
  443b24:	mov	x0, x19
  443b28:	bl	41a980 <BIO_puts@plt>
  443b2c:	b	4439bc <ASN1_generate_nconf@plt+0x2504c>
  443b30:	mov	x0, x19
  443b34:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443b38:	add	x1, x1, #0x910
  443b3c:	bl	41a980 <BIO_puts@plt>
  443b40:	b	4439bc <ASN1_generate_nconf@plt+0x2504c>
  443b44:	mov	x1, x27
  443b48:	mov	x0, x19
  443b4c:	bl	41a980 <BIO_puts@plt>
  443b50:	mov	x1, x20
  443b54:	mov	x0, x22
  443b58:	mov	w2, #0x4000                	// #16384
  443b5c:	bl	4199b0 <SSL_get_shared_ciphers@plt>
  443b60:	mov	x21, x0
  443b64:	cbz	x0, 443c10 <ASN1_generate_nconf@plt+0x252a0>
  443b68:	mov	x0, x19
  443b6c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443b70:	add	x1, x1, #0x950
  443b74:	bl	419740 <BIO_printf@plt>
  443b78:	ldrb	w0, [x21]
  443b7c:	mov	w28, #0x0                   	// #0
  443b80:	mov	w23, #0x0                   	// #0
  443b84:	cbz	w0, 443c04 <ASN1_generate_nconf@plt+0x25294>
  443b88:	mov	w26, #0xaaab                	// #43691
  443b8c:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  443b90:	adrp	x24, 480000 <ASN1_generate_nconf@plt+0x61690>
  443b94:	add	x25, x25, #0x988
  443b98:	add	x24, x24, #0x918
  443b9c:	movk	w26, #0xaaaa, lsl #16
  443ba0:	b	443bc0 <ASN1_generate_nconf@plt+0x25250>
  443ba4:	add	w28, w28, #0x1
  443ba8:	mov	x1, x21
  443bac:	mov	x0, x19
  443bb0:	mov	w2, #0x1                   	// #1
  443bb4:	bl	41cb90 <BIO_write@plt>
  443bb8:	ldrb	w0, [x21, #1]!
  443bbc:	cbz	w0, 443c04 <ASN1_generate_nconf@plt+0x25294>
  443bc0:	cmp	w0, #0x3a
  443bc4:	b.ne	443ba4 <ASN1_generate_nconf@plt+0x25234>  // b.any
  443bc8:	add	w23, w23, #0x1
  443bcc:	mov	x1, x25
  443bd0:	mov	x0, x19
  443bd4:	mov	w2, #0x1a                  	// #26
  443bd8:	sub	w2, w2, w28
  443bdc:	bl	41cb90 <BIO_write@plt>
  443be0:	mul	w3, w23, w26
  443be4:	mov	w1, #0x55555555            	// #1431655765
  443be8:	mov	x0, x19
  443bec:	mov	w2, #0x1                   	// #1
  443bf0:	cmp	w3, w1
  443bf4:	mov	w28, #0x0                   	// #0
  443bf8:	csel	x1, x24, x27, hi  // hi = pmore
  443bfc:	bl	41cb90 <BIO_write@plt>
  443c00:	b	443bb8 <ASN1_generate_nconf@plt+0x25248>
  443c04:	mov	x1, x27
  443c08:	mov	x0, x19
  443c0c:	bl	41a980 <BIO_puts@plt>
  443c10:	mov	x1, x22
  443c14:	mov	x0, x19
  443c18:	bl	45e4b0 <ASN1_generate_nconf@plt+0x3fb40>
  443c1c:	mov	w2, #0x0                   	// #0
  443c20:	mov	x1, x22
  443c24:	mov	x0, x19
  443c28:	bl	45e7a8 <ASN1_generate_nconf@plt+0x3fe38>
  443c2c:	mov	x1, x22
  443c30:	mov	x0, x19
  443c34:	bl	460170 <ASN1_generate_nconf@plt+0x41800>
  443c38:	mov	x0, x22
  443c3c:	bl	41a830 <SSL_session_reused@plt>
  443c40:	cmp	w0, #0x0
  443c44:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  443c48:	adrp	x2, 472000 <ASN1_generate_nconf@plt+0x53690>
  443c4c:	add	x1, x1, #0xf8
  443c50:	add	x2, x2, #0x300
  443c54:	csel	x1, x2, x1, ne  // ne = any
  443c58:	mov	x0, x19
  443c5c:	bl	419740 <BIO_printf@plt>
  443c60:	mov	x0, x22
  443c64:	bl	41a050 <SSL_get_current_cipher@plt>
  443c68:	mov	x23, x0
  443c6c:	bl	419cb0 <SSL_CIPHER_get_version@plt>
  443c70:	mov	x21, x0
  443c74:	mov	x0, x23
  443c78:	bl	41b050 <SSL_CIPHER_get_name@plt>
  443c7c:	mov	x3, x0
  443c80:	mov	x2, x21
  443c84:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  443c88:	add	x1, x1, #0x108
  443c8c:	mov	x0, x19
  443c90:	bl	419740 <BIO_printf@plt>
  443c94:	adrp	x21, 472000 <ASN1_generate_nconf@plt+0x53690>
  443c98:	mov	x0, x22
  443c9c:	add	x21, x21, #0x38
  443ca0:	bl	41a620 <SSL_get_session@plt>
  443ca4:	mov	x1, x0
  443ca8:	mov	x0, x19
  443cac:	bl	41ae00 <SSL_SESSION_print@plt>
  443cb0:	mov	x1, x21
  443cb4:	mov	x0, x19
  443cb8:	bl	419740 <BIO_printf@plt>
  443cbc:	mov	x0, x22
  443cc0:	bl	41da20 <SSL_get_SSL_CTX@plt>
  443cc4:	mov	x1, x0
  443cc8:	mov	x0, x19
  443ccc:	bl	441ee8 <ASN1_generate_nconf@plt+0x23578>
  443cd0:	mov	x1, x21
  443cd4:	mov	x0, x19
  443cd8:	bl	419740 <BIO_printf@plt>
  443cdc:	mov	x0, x22
  443ce0:	bl	41ced0 <SSL_get_peer_certificate@plt>
  443ce4:	mov	x21, x0
  443ce8:	cbz	x0, 443d44 <ASN1_generate_nconf@plt+0x253d4>
  443cec:	mov	x0, x19
  443cf0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443cf4:	add	x1, x1, #0x4d0
  443cf8:	bl	419740 <BIO_printf@plt>
  443cfc:	mov	x1, x21
  443d00:	mov	x0, x19
  443d04:	bl	41d930 <X509_print@plt>
  443d08:	mov	x1, x21
  443d0c:	mov	x0, x19
  443d10:	bl	41ab80 <PEM_write_bio_X509@plt>
  443d14:	mov	x0, x21
  443d18:	bl	41e260 <X509_free@plt>
  443d1c:	mov	x0, x19
  443d20:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443d24:	add	x1, x1, #0x9d0
  443d28:	bl	41a980 <BIO_puts@plt>
  443d2c:	ldp	x27, x28, [sp, #80]
  443d30:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443d34:	mov	x0, x22
  443d38:	bl	41c800 <SSL_free@plt>
  443d3c:	ldp	x21, x22, [sp, #32]
  443d40:	b	443494 <ASN1_generate_nconf@plt+0x24b24>
  443d44:	mov	x0, x19
  443d48:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443d4c:	add	x1, x1, #0x9a8
  443d50:	bl	41a980 <BIO_puts@plt>
  443d54:	b	443d1c <ASN1_generate_nconf@plt+0x253ac>
  443d58:	cbz	w5, 443600 <ASN1_generate_nconf@plt+0x24c90>
  443d5c:	mov	x4, x3
  443d60:	mov	w0, w1
  443d64:	mov	w5, #0xffffffff            	// #-1
  443d68:	b	443618 <ASN1_generate_nconf@plt+0x24ca8>
  443d6c:	cbz	w1, 44361c <ASN1_generate_nconf@plt+0x24cac>
  443d70:	cmp	w1, #0x20
  443d74:	b.eq	443fa4 <ASN1_generate_nconf@plt+0x25634>  // b.none
  443d78:	cmp	w1, #0x2e
  443d7c:	b.eq	443d88 <ASN1_generate_nconf@plt+0x25418>  // b.none
  443d80:	ldrb	w0, [x4, #2]!
  443d84:	b	443610 <ASN1_generate_nconf@plt+0x24ca0>
  443d88:	ldrb	w1, [x4, #2]
  443d8c:	add	x2, x4, #0x2
  443d90:	cbz	w1, 44361c <ASN1_generate_nconf@plt+0x24cac>
  443d94:	cmp	w1, #0x20
  443d98:	b.eq	443e64 <ASN1_generate_nconf@plt+0x254f4>  // b.none
  443d9c:	cmp	w1, #0x2f
  443da0:	b.eq	443dac <ASN1_generate_nconf@plt+0x2543c>  // b.none
  443da4:	ldrb	w0, [x4, #3]!
  443da8:	b	443610 <ASN1_generate_nconf@plt+0x24ca0>
  443dac:	ldrb	w0, [x4, #3]
  443db0:	add	x2, x4, #0x3
  443db4:	cbz	w0, 44361c <ASN1_generate_nconf@plt+0x24cac>
  443db8:	cmp	w0, #0x20
  443dbc:	b.eq	443e64 <ASN1_generate_nconf@plt+0x254f4>  // b.none
  443dc0:	ldrb	w0, [x4, #4]!
  443dc4:	mov	w5, #0xffffffff            	// #-1
  443dc8:	b	443618 <ASN1_generate_nconf@plt+0x24ca8>
  443dcc:	strb	wzr, [x4]
  443dd0:	cmn	w5, #0x1
  443dd4:	b.eq	443e68 <ASN1_generate_nconf@plt+0x254f8>  // b.none
  443dd8:	ldrb	w0, [x20, #5]
  443ddc:	cmp	w0, #0x2f
  443de0:	b.eq	443e90 <ASN1_generate_nconf@plt+0x25520>  // b.none
  443de4:	mov	x0, x23
  443de8:	bl	459e20 <ASN1_generate_nconf@plt+0x3b4b0>
  443dec:	cmp	w0, #0x0
  443df0:	b.le	443ecc <ASN1_generate_nconf@plt+0x2555c>
  443df4:	mov	x0, x19
  443df8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443dfc:	add	x1, x1, #0x9f8
  443e00:	bl	41a980 <BIO_puts@plt>
  443e04:	mov	x2, x23
  443e08:	mov	x0, x19
  443e0c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443e10:	add	x1, x1, #0xa68
  443e14:	bl	419740 <BIO_printf@plt>
  443e18:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443e1c:	ldr	x3, [x21, #8]
  443e20:	b	4438ac <ASN1_generate_nconf@plt+0x24f3c>
  443e24:	ldr	w0, [x21, #28]
  443e28:	cbnz	w0, 443490 <ASN1_generate_nconf@plt+0x24b20>
  443e2c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443e30:	ldr	x0, [x0, #56]
  443e34:	bl	41e7f0 <ERR_print_errors@plt>
  443e38:	ldp	x21, x22, [sp, #32]
  443e3c:	b	443494 <ASN1_generate_nconf@plt+0x24b24>
  443e40:	ldr	x0, [x21, #8]
  443e44:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443e48:	add	x1, x1, #0x880
  443e4c:	bl	419740 <BIO_printf@plt>
  443e50:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  443e54:	ldr	x0, [x0, #56]
  443e58:	bl	41e7f0 <ERR_print_errors@plt>
  443e5c:	ldp	x21, x22, [sp, #32]
  443e60:	b	443494 <ASN1_generate_nconf@plt+0x24b24>
  443e64:	strb	wzr, [x2]
  443e68:	mov	x0, x19
  443e6c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443e70:	add	x1, x1, #0x9f8
  443e74:	bl	41a980 <BIO_puts@plt>
  443e78:	mov	x2, x23
  443e7c:	mov	x0, x19
  443e80:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443e84:	add	x1, x1, #0xa28
  443e88:	bl	419740 <BIO_printf@plt>
  443e8c:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443e90:	mov	x0, x19
  443e94:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443e98:	add	x1, x1, #0x9f8
  443e9c:	bl	41a980 <BIO_puts@plt>
  443ea0:	mov	x2, x23
  443ea4:	mov	x0, x19
  443ea8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443eac:	add	x1, x1, #0xa48
  443eb0:	bl	419740 <BIO_printf@plt>
  443eb4:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443eb8:	mov	x0, x22
  443ebc:	mov	x2, #0x0                   	// #0
  443ec0:	mov	w1, #0x5                   	// #5
  443ec4:	bl	41e320 <SSL_set_verify@plt>
  443ec8:	b	443754 <ASN1_generate_nconf@plt+0x24de4>
  443ecc:	mov	x0, x23
  443ed0:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  443ed4:	add	x1, x1, #0x170
  443ed8:	bl	41b1c0 <BIO_new_file@plt>
  443edc:	mov	x26, x0
  443ee0:	cbz	x0, 444034 <ASN1_generate_nconf@plt+0x256c4>
  443ee4:	ldr	w0, [x21, #28]
  443ee8:	cbz	w0, 444018 <ASN1_generate_nconf@plt+0x256a8>
  443eec:	ldr	w0, [x21, #124]
  443ef0:	cmp	w0, #0x2
  443ef4:	b.eq	443fac <ASN1_generate_nconf@plt+0x2563c>  // b.none
  443ef8:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  443efc:	add	x25, x25, #0xac0
  443f00:	mov	x1, x20
  443f04:	mov	x0, x26
  443f08:	mov	w2, #0x4000                	// #16384
  443f0c:	bl	41cf00 <BIO_read@plt>
  443f10:	mov	w24, w0
  443f14:	cmp	w0, #0x0
  443f18:	b.le	443f74 <ASN1_generate_nconf@plt+0x25604>
  443f1c:	mov	w23, #0x0                   	// #0
  443f20:	b	443f30 <ASN1_generate_nconf@plt+0x255c0>
  443f24:	add	w23, w23, w0
  443f28:	cmp	w23, w24
  443f2c:	b.ge	443f00 <ASN1_generate_nconf@plt+0x25590>  // b.tcont
  443f30:	sub	w2, w24, w23
  443f34:	add	x1, x20, w23, sxtw
  443f38:	mov	x0, x19
  443f3c:	bl	41cb90 <BIO_write@plt>
  443f40:	cmp	w0, #0x0
  443f44:	b.gt	443f24 <ASN1_generate_nconf@plt+0x255b4>
  443f48:	mov	x0, x19
  443f4c:	mov	w1, #0x8                   	// #8
  443f50:	bl	41d000 <BIO_test_flags@plt>
  443f54:	cbnz	w0, 443f64 <ASN1_generate_nconf@plt+0x255f4>
  443f58:	mov	x0, x22
  443f5c:	bl	41de10 <SSL_waiting_for_async@plt>
  443f60:	cbz	w0, 443f74 <ASN1_generate_nconf@plt+0x25604>
  443f64:	ldr	x0, [x21, #8]
  443f68:	mov	x1, x25
  443f6c:	bl	419740 <BIO_printf@plt>
  443f70:	b	443f28 <ASN1_generate_nconf@plt+0x255b8>
  443f74:	mov	x0, x26
  443f78:	bl	41df00 <BIO_free@plt>
  443f7c:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  443f80:	ldr	x21, [x21, #8]
  443f84:	mov	x0, x22
  443f88:	bl	41e3e0 <SSL_get_error@plt>
  443f8c:	mov	w2, w0
  443f90:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443f94:	mov	x0, x21
  443f98:	add	x1, x1, #0x860
  443f9c:	bl	419740 <BIO_printf@plt>
  443fa0:	b	443e2c <ASN1_generate_nconf@plt+0x254bc>
  443fa4:	strb	wzr, [x4, #1]
  443fa8:	b	443dd8 <ASN1_generate_nconf@plt+0x25468>
  443fac:	mov	x0, x23
  443fb0:	bl	41e440 <strlen@plt>
  443fb4:	cmp	w0, #0x5
  443fb8:	b.le	444078 <ASN1_generate_nconf@plt+0x25708>
  443fbc:	sxtw	x24, w0
  443fc0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443fc4:	add	x0, x20, w0, sxtw
  443fc8:	add	x1, x1, #0xaa8
  443fcc:	bl	41d250 <strcmp@plt>
  443fd0:	cbz	w0, 444064 <ASN1_generate_nconf@plt+0x256f4>
  443fd4:	sub	x24, x24, #0x4
  443fd8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443fdc:	add	x23, x23, x24
  443fe0:	add	x1, x1, #0xab0
  443fe4:	mov	x0, x23
  443fe8:	bl	41d250 <strcmp@plt>
  443fec:	cbz	w0, 444064 <ASN1_generate_nconf@plt+0x256f4>
  443ff0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  443ff4:	mov	x0, x23
  443ff8:	add	x1, x1, #0xab8
  443ffc:	bl	41d250 <strcmp@plt>
  444000:	cbz	w0, 444064 <ASN1_generate_nconf@plt+0x256f4>
  444004:	mov	x0, x19
  444008:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44400c:	add	x1, x1, #0x9f8
  444010:	bl	41a980 <BIO_puts@plt>
  444014:	b	443ef8 <ASN1_generate_nconf@plt+0x25588>
  444018:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44401c:	mov	x2, x23
  444020:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444024:	add	x1, x1, #0xa98
  444028:	ldr	x0, [x0, #56]
  44402c:	bl	419740 <BIO_printf@plt>
  444030:	b	443eec <ASN1_generate_nconf@plt+0x2557c>
  444034:	mov	x0, x19
  444038:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44403c:	add	x1, x1, #0x9f8
  444040:	bl	41a980 <BIO_puts@plt>
  444044:	mov	x2, x23
  444048:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44404c:	add	x1, x1, #0xa80
  444050:	mov	x0, x19
  444054:	bl	419740 <BIO_printf@plt>
  444058:	mov	x0, x19
  44405c:	bl	41e7f0 <ERR_print_errors@plt>
  444060:	b	443654 <ASN1_generate_nconf@plt+0x24ce4>
  444064:	mov	x0, x19
  444068:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44406c:	add	x1, x1, #0x8a8
  444070:	bl	41a980 <BIO_puts@plt>
  444074:	b	443ef8 <ASN1_generate_nconf@plt+0x25588>
  444078:	b.ne	444004 <ASN1_generate_nconf@plt+0x25694>  // b.any
  44407c:	mov	x24, #0x5                   	// #5
  444080:	b	443fd4 <ASN1_generate_nconf@plt+0x25664>
  444084:	nop
  444088:	stp	x29, x30, [sp, #-96]!
  44408c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444090:	add	x1, x1, #0xb00
  444094:	mov	x29, sp
  444098:	stp	x19, x20, [sp, #16]
  44409c:	stp	x21, x22, [sp, #32]
  4440a0:	stp	x23, x24, [sp, #48]
  4440a4:	mov	w24, w0
  4440a8:	mov	w0, #0x4000                	// #16384
  4440ac:	stp	x25, x26, [sp, #64]
  4440b0:	mov	x25, x3
  4440b4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4440b8:	mov	x21, x0
  4440bc:	bl	41d230 <BIO_f_buffer@plt>
  4440c0:	bl	41b620 <BIO_new@plt>
  4440c4:	mov	x19, x0
  4440c8:	bl	41c5e0 <BIO_f_ssl@plt>
  4440cc:	bl	41b620 <BIO_new@plt>
  4440d0:	cmp	x19, #0x0
  4440d4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4440d8:	b.ne	444114 <ASN1_generate_nconf@plt+0x257a4>  // b.any
  4440dc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4440e0:	add	x1, x1, #0x558
  4440e4:	mov	w2, #0xd9d                 	// #3485
  4440e8:	mov	x0, x21
  4440ec:	bl	41b1e0 <CRYPTO_free@plt>
  4440f0:	mov	x0, x19
  4440f4:	bl	41ce30 <BIO_free_all@plt>
  4440f8:	mov	w0, #0x1                   	// #1
  4440fc:	ldp	x19, x20, [sp, #16]
  444100:	ldp	x21, x22, [sp, #32]
  444104:	ldp	x23, x24, [sp, #48]
  444108:	ldp	x25, x26, [sp, #64]
  44410c:	ldp	x29, x30, [sp], #96
  444110:	ret
  444114:	mov	x20, x0
  444118:	mov	w3, #0x1                   	// #1
  44411c:	mov	x0, x19
  444120:	mov	x2, #0x4000                	// #16384
  444124:	mov	w1, #0x75                  	// #117
  444128:	bl	41dcd0 <BIO_int_ctrl@plt>
  44412c:	cbz	x0, 4440dc <ASN1_generate_nconf@plt+0x2576c>
  444130:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444134:	add	x23, x23, #0x9b0
  444138:	ldr	x0, [x23, #32]
  44413c:	bl	41b2f0 <SSL_new@plt>
  444140:	mov	x22, x0
  444144:	cbz	x0, 4440dc <ASN1_generate_nconf@plt+0x2576c>
  444148:	ldr	w1, [x23, #40]
  44414c:	cbnz	w1, 444324 <ASN1_generate_nconf@plt+0x259b4>
  444150:	cbz	x25, 444170 <ASN1_generate_nconf@plt+0x25800>
  444154:	mov	x0, x25
  444158:	bl	41e440 <strlen@plt>
  44415c:	mov	x1, x25
  444160:	mov	w2, w0
  444164:	mov	x0, x22
  444168:	bl	41ca20 <SSL_set_session_id_context@plt>
  44416c:	cbz	w0, 444498 <ASN1_generate_nconf@plt+0x25b28>
  444170:	mov	w1, #0x0                   	// #0
  444174:	mov	w0, w24
  444178:	bl	41e350 <BIO_new_socket@plt>
  44417c:	mov	x2, x0
  444180:	mov	x1, x2
  444184:	mov	x0, x22
  444188:	bl	41d4c0 <SSL_set_bio@plt>
  44418c:	mov	x0, x22
  444190:	bl	41cca0 <SSL_set_accept_state@plt>
  444194:	mov	x3, x22
  444198:	mov	x2, #0x1                   	// #1
  44419c:	mov	w1, #0x6d                  	// #109
  4441a0:	mov	x0, x20
  4441a4:	bl	41de90 <BIO_ctrl@plt>
  4441a8:	mov	x1, x20
  4441ac:	mov	x0, x19
  4441b0:	bl	41aae0 <BIO_push@plt>
  4441b4:	ldr	w0, [x23, #60]
  4441b8:	cbnz	w0, 44442c <ASN1_generate_nconf@plt+0x25abc>
  4441bc:	ldr	w0, [x23, #64]
  4441c0:	cbnz	w0, 444454 <ASN1_generate_nconf@plt+0x25ae4>
  4441c4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4441c8:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  4441cc:	add	x24, x1, #0xb30
  4441d0:	add	x20, x0, #0x6e0
  4441d4:	b	4441f8 <ASN1_generate_nconf@plt+0x25888>
  4441d8:	mov	x0, x19
  4441dc:	mov	w1, #0x8                   	// #8
  4441e0:	bl	41d000 <BIO_test_flags@plt>
  4441e4:	cbz	w0, 44434c <ASN1_generate_nconf@plt+0x259dc>
  4441e8:	mov	x0, x19
  4441ec:	mov	w1, #0x4                   	// #4
  4441f0:	bl	41d000 <BIO_test_flags@plt>
  4441f4:	cbnz	w0, 444378 <ASN1_generate_nconf@plt+0x25a08>
  4441f8:	mov	x0, x19
  4441fc:	mov	x3, #0x0                   	// #0
  444200:	mov	x2, #0x0                   	// #0
  444204:	mov	w1, #0x65                  	// #101
  444208:	bl	41de90 <BIO_ctrl@plt>
  44420c:	cmp	w0, #0x0
  444210:	b.le	4441d8 <ASN1_generate_nconf@plt+0x25868>
  444214:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444218:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  44421c:	add	x1, x1, #0x380
  444220:	str	x27, [sp, #80]
  444224:	ldr	x0, [x26, #56]
  444228:	adrp	x25, 476000 <ASN1_generate_nconf@plt+0x57690>
  44422c:	adrp	x24, 473000 <ASN1_generate_nconf@plt+0x54690>
  444230:	add	x25, x25, #0xb50
  444234:	add	x24, x24, #0x458
  444238:	bl	419740 <BIO_printf@plt>
  44423c:	mov	x0, x22
  444240:	bl	45fa00 <ASN1_generate_nconf@plt+0x41090>
  444244:	mov	x1, x21
  444248:	mov	x0, x19
  44424c:	mov	w2, #0x3fff                	// #16383
  444250:	bl	41b120 <BIO_gets@plt>
  444254:	mov	w1, w0
  444258:	cmp	w0, #0x0
  44425c:	b.ge	4442c0 <ASN1_generate_nconf@plt+0x25950>  // b.tcont
  444260:	mov	x0, x19
  444264:	mov	w1, #0x8                   	// #8
  444268:	bl	41d000 <BIO_test_flags@plt>
  44426c:	cbz	w0, 44451c <ASN1_generate_nconf@plt+0x25bac>
  444270:	ldr	x0, [x23, #8]
  444274:	mov	x1, x24
  444278:	bl	419740 <BIO_printf@plt>
  44427c:	mov	x0, x19
  444280:	mov	w1, #0x4                   	// #4
  444284:	bl	41d000 <BIO_test_flags@plt>
  444288:	cbz	w0, 44429c <ASN1_generate_nconf@plt+0x2592c>
  44428c:	mov	x0, x19
  444290:	bl	41a290 <BIO_get_retry_reason@plt>
  444294:	cmp	w0, #0x1
  444298:	b.eq	4444b0 <ASN1_generate_nconf@plt+0x25b40>  // b.none
  44429c:	mov	w0, #0x1                   	// #1
  4442a0:	bl	41aef0 <sleep@plt>
  4442a4:	mov	x1, x21
  4442a8:	mov	x0, x19
  4442ac:	mov	w2, #0x3fff                	// #16383
  4442b0:	bl	41b120 <BIO_gets@plt>
  4442b4:	mov	w1, w0
  4442b8:	cmp	w0, #0x0
  4442bc:	b.lt	444260 <ASN1_generate_nconf@plt+0x258f0>  // b.tstop
  4442c0:	b.eq	444504 <ASN1_generate_nconf@plt+0x25b94>  // b.none
  4442c4:	sxtw	x0, w0
  4442c8:	sub	x0, x0, #0x1
  4442cc:	add	x0, x21, x0
  4442d0:	b	4442dc <ASN1_generate_nconf@plt+0x2596c>
  4442d4:	subs	w1, w1, #0x1
  4442d8:	b.eq	4443c8 <ASN1_generate_nconf@plt+0x25a58>  // b.none
  4442dc:	ldrb	w2, [x0]
  4442e0:	sub	x0, x0, #0x1
  4442e4:	cmp	w2, #0xa
  4442e8:	ccmp	w2, #0xd, #0x4, ne  // ne = any
  4442ec:	b.eq	4442d4 <ASN1_generate_nconf@plt+0x25964>  // b.none
  4442f0:	ldr	w0, [x23, #144]
  4442f4:	cbnz	w0, 444480 <ASN1_generate_nconf@plt+0x25b10>
  4442f8:	cmp	w1, #0x5
  4442fc:	b.ne	444480 <ASN1_generate_nconf@plt+0x25b10>  // b.any
  444300:	mov	x1, x25
  444304:	mov	x0, x21
  444308:	mov	x2, #0x5                   	// #5
  44430c:	bl	41b450 <strncmp@plt>
  444310:	cbz	w0, 444504 <ASN1_generate_nconf@plt+0x25b94>
  444314:	add	x27, x21, #0x5
  444318:	mov	w20, #0x6                   	// #6
  44431c:	mov	x2, #0x5                   	// #5
  444320:	b	4443d4 <ASN1_generate_nconf@plt+0x25a64>
  444324:	mov	w1, #0x38                  	// #56
  444328:	adrp	x2, 45f000 <ASN1_generate_nconf@plt+0x40690>
  44432c:	add	x2, x2, #0xc8
  444330:	bl	419790 <SSL_callback_ctrl@plt>
  444334:	ldr	x3, [x23, #8]
  444338:	mov	x0, x22
  44433c:	mov	x2, #0x0                   	// #0
  444340:	mov	w1, #0x39                  	// #57
  444344:	bl	41dad0 <SSL_ctrl@plt>
  444348:	b	444150 <ASN1_generate_nconf@plt+0x257e0>
  44434c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444350:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444354:	add	x1, x1, #0xb18
  444358:	ldr	x0, [x20, #56]
  44435c:	bl	41a980 <BIO_puts@plt>
  444360:	ldr	x0, [x20, #56]
  444364:	bl	41e7f0 <ERR_print_errors@plt>
  444368:	mov	x0, x22
  44436c:	mov	w1, #0x3                   	// #3
  444370:	bl	41a960 <SSL_set_shutdown@plt>
  444374:	b	4440dc <ASN1_generate_nconf@plt+0x2576c>
  444378:	mov	x0, x19
  44437c:	bl	41a290 <BIO_get_retry_reason@plt>
  444380:	cmp	w0, #0x1
  444384:	b.ne	4441f8 <ASN1_generate_nconf@plt+0x25888>  // b.any
  444388:	ldr	x0, [x23, #8]
  44438c:	mov	x1, x24
  444390:	bl	419740 <BIO_printf@plt>
  444394:	ldr	x0, [x23, #104]
  444398:	bl	419c80 <SRP_user_pwd_free@plt>
  44439c:	ldp	x1, x0, [x23, #88]
  4443a0:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4443a4:	mov	x2, x0
  4443a8:	str	x2, [x23, #104]
  4443ac:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4443b0:	add	x1, x1, #0x6d0
  4443b4:	ldr	x0, [x23, #8]
  4443b8:	cbz	x2, 44452c <ASN1_generate_nconf@plt+0x25bbc>
  4443bc:	ldr	x2, [x2, #40]
  4443c0:	bl	419740 <BIO_printf@plt>
  4443c4:	b	4441f8 <ASN1_generate_nconf@plt+0x25888>
  4443c8:	mov	x27, x21
  4443cc:	mov	w20, #0x1                   	// #1
  4443d0:	mov	x2, #0x0                   	// #0
  4443d4:	mov	x0, x21
  4443d8:	mov	x1, #0x0                   	// #0
  4443dc:	bl	41a810 <BUF_reverse@plt>
  4443e0:	mov	w0, #0xa                   	// #10
  4443e4:	strb	w0, [x27]
  4443e8:	mov	w2, w20
  4443ec:	mov	x1, x21
  4443f0:	mov	x0, x19
  4443f4:	bl	41cb90 <BIO_write@plt>
  4443f8:	mov	x0, x19
  4443fc:	mov	x3, #0x0                   	// #0
  444400:	mov	x2, #0x0                   	// #0
  444404:	mov	w1, #0xb                   	// #11
  444408:	bl	41de90 <BIO_ctrl@plt>
  44440c:	cmp	w0, #0x0
  444410:	b.gt	444244 <ASN1_generate_nconf@plt+0x258d4>
  444414:	mov	x0, x19
  444418:	mov	w1, #0x8                   	// #8
  44441c:	bl	41d000 <BIO_test_flags@plt>
  444420:	cbnz	w0, 4443f8 <ASN1_generate_nconf@plt+0x25a88>
  444424:	ldr	x27, [sp, #80]
  444428:	b	444368 <ASN1_generate_nconf@plt+0x259f8>
  44442c:	mov	x0, x22
  444430:	bl	419870 <SSL_get_rbio@plt>
  444434:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  444438:	add	x1, x1, #0xb38
  44443c:	bl	41aac0 <BIO_set_callback@plt>
  444440:	mov	x0, x22
  444444:	bl	419870 <SSL_get_rbio@plt>
  444448:	ldr	x1, [x23, #8]
  44444c:	bl	41d050 <BIO_set_callback_arg@plt>
  444450:	b	4441bc <ASN1_generate_nconf@plt+0x2584c>
  444454:	mov	x0, x22
  444458:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  44445c:	add	x1, x1, #0xd58
  444460:	bl	41db70 <SSL_set_msg_callback@plt>
  444464:	ldr	x3, [x23, #72]
  444468:	cbz	x3, 444490 <ASN1_generate_nconf@plt+0x25b20>
  44446c:	mov	x0, x22
  444470:	mov	x2, #0x0                   	// #0
  444474:	mov	w1, #0x10                  	// #16
  444478:	bl	41dad0 <SSL_ctrl@plt>
  44447c:	b	4441c4 <ASN1_generate_nconf@plt+0x25854>
  444480:	sxtw	x2, w1
  444484:	add	w20, w1, #0x1
  444488:	add	x27, x21, x2
  44448c:	b	4443d4 <ASN1_generate_nconf@plt+0x25a64>
  444490:	ldr	x3, [x23, #8]
  444494:	b	44446c <ASN1_generate_nconf@plt+0x25afc>
  444498:	mov	x0, x22
  44449c:	bl	41c800 <SSL_free@plt>
  4444a0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4444a4:	ldr	x0, [x0, #56]
  4444a8:	bl	41e7f0 <ERR_print_errors@plt>
  4444ac:	b	4440dc <ASN1_generate_nconf@plt+0x2576c>
  4444b0:	ldr	x0, [x23, #8]
  4444b4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4444b8:	add	x1, x1, #0x798
  4444bc:	bl	419740 <BIO_printf@plt>
  4444c0:	ldr	x0, [x23, #104]
  4444c4:	bl	419c80 <SRP_user_pwd_free@plt>
  4444c8:	ldp	x1, x0, [x23, #88]
  4444cc:	bl	41a4f0 <SRP_VBASE_get1_by_user@plt>
  4444d0:	mov	x2, x0
  4444d4:	str	x2, [x23, #104]
  4444d8:	ldr	x0, [x23, #8]
  4444dc:	cbz	x2, 4444f4 <ASN1_generate_nconf@plt+0x25b84>
  4444e0:	ldr	x2, [x2, #40]
  4444e4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4444e8:	add	x1, x1, #0x6d0
  4444ec:	bl	419740 <BIO_printf@plt>
  4444f0:	b	444244 <ASN1_generate_nconf@plt+0x258d4>
  4444f4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4444f8:	add	x1, x1, #0x6e0
  4444fc:	bl	419740 <BIO_printf@plt>
  444500:	b	444244 <ASN1_generate_nconf@plt+0x258d4>
  444504:	ldr	x0, [x26, #56]
  444508:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44450c:	add	x1, x1, #0x7e0
  444510:	bl	419740 <BIO_printf@plt>
  444514:	ldr	x27, [sp, #80]
  444518:	b	444368 <ASN1_generate_nconf@plt+0x259f8>
  44451c:	ldr	w0, [x23, #28]
  444520:	cbz	w0, 444538 <ASN1_generate_nconf@plt+0x25bc8>
  444524:	ldr	x27, [sp, #80]
  444528:	b	4440dc <ASN1_generate_nconf@plt+0x2576c>
  44452c:	mov	x1, x20
  444530:	bl	419740 <BIO_printf@plt>
  444534:	b	4441f8 <ASN1_generate_nconf@plt+0x25888>
  444538:	ldr	x0, [x26, #56]
  44453c:	bl	41e7f0 <ERR_print_errors@plt>
  444540:	ldr	x27, [sp, #80]
  444544:	b	4440dc <ASN1_generate_nconf@plt+0x2576c>
  444548:	stp	x29, x30, [sp, #-144]!
  44454c:	mov	x29, sp
  444550:	stp	x21, x22, [sp, #32]
  444554:	mov	x21, x0
  444558:	ldr	w0, [x1, #44]
  44455c:	stp	x19, x20, [sp, #16]
  444560:	mov	x20, x1
  444564:	stp	x23, x24, [sp, #48]
  444568:	str	xzr, [sp, #104]
  44456c:	cbnz	w0, 44460c <ASN1_generate_nconf@plt+0x25c9c>
  444570:	ldr	x19, [x20, #8]
  444574:	cbz	x19, 444628 <ASN1_generate_nconf@plt+0x25cb8>
  444578:	mov	x0, x19
  44457c:	mov	w2, #0x4                   	// #4
  444580:	mov	w1, #0x72                  	// #114
  444584:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  444588:	mov	x22, x0
  44458c:	cbz	x0, 44486c <ASN1_generate_nconf@plt+0x25efc>
  444590:	mov	x2, x0
  444594:	adrp	x1, 41b000 <strstr@plt>
  444598:	add	x1, x1, #0xd40
  44459c:	mov	x3, #0x0                   	// #0
  4445a0:	adrp	x0, 41b000 <strstr@plt>
  4445a4:	add	x0, x0, #0x520
  4445a8:	bl	419890 <ASN1_d2i_bio@plt>
  4445ac:	mov	x19, x0
  4445b0:	mov	x0, x22
  4445b4:	bl	41df00 <BIO_free@plt>
  4445b8:	cbz	x19, 444970 <ASN1_generate_nconf@plt+0x26000>
  4445bc:	add	x1, sp, #0x68
  4445c0:	mov	x0, x19
  4445c4:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  4445c8:	cmp	w0, #0x0
  4445cc:	b.le	4447f4 <ASN1_generate_nconf@plt+0x25e84>
  4445d0:	ldr	x3, [sp, #104]
  4445d4:	sxtw	x2, w0
  4445d8:	mov	w1, #0x47                  	// #71
  4445dc:	mov	x0, x21
  4445e0:	bl	41dad0 <SSL_ctrl@plt>
  4445e4:	ldr	w22, [x20, #44]
  4445e8:	cbnz	w22, 444824 <ASN1_generate_nconf@plt+0x25eb4>
  4445ec:	mov	x0, x19
  4445f0:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  4445f4:	mov	w0, w22
  4445f8:	ldp	x19, x20, [sp, #16]
  4445fc:	ldp	x21, x22, [sp, #32]
  444600:	ldp	x23, x24, [sp, #48]
  444604:	ldp	x29, x30, [sp], #144
  444608:	ret
  44460c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444610:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444614:	add	x1, x1, #0xb58
  444618:	ldr	x0, [x24, #56]
  44461c:	bl	41a980 <BIO_puts@plt>
  444620:	ldr	x19, [x20, #8]
  444624:	cbnz	x19, 444578 <ASN1_generate_nconf@plt+0x25c08>
  444628:	mov	x0, x21
  44462c:	stp	x25, x26, [sp, #64]
  444630:	str	x27, [sp, #80]
  444634:	stp	xzr, xzr, [sp, #112]
  444638:	str	xzr, [sp, #128]
  44463c:	bl	41d900 <SSL_get_certificate@plt>
  444640:	mov	x22, x0
  444644:	bl	41ce10 <X509_get1_ocsp@plt>
  444648:	mov	x26, x0
  44464c:	cbz	x0, 44479c <ASN1_generate_nconf@plt+0x25e2c>
  444650:	mov	w1, #0x0                   	// #0
  444654:	bl	419630 <OPENSSL_sk_value@plt>
  444658:	add	x4, sp, #0x64
  44465c:	add	x3, sp, #0x80
  444660:	add	x2, sp, #0x78
  444664:	add	x1, sp, #0x70
  444668:	bl	41beb0 <OCSP_parse_url@plt>
  44466c:	cbz	w0, 4449cc <ASN1_generate_nconf@plt+0x2605c>
  444670:	ldr	w0, [x20, #44]
  444674:	cbnz	w0, 44498c <ASN1_generate_nconf@plt+0x2601c>
  444678:	bl	41d400 <X509_STORE_CTX_new@plt>
  44467c:	mov	x25, x0
  444680:	cbz	x0, 4449b8 <ASN1_generate_nconf@plt+0x26048>
  444684:	mov	x0, x21
  444688:	bl	41da20 <SSL_get_SSL_CTX@plt>
  44468c:	bl	41b930 <SSL_CTX_get_cert_store@plt>
  444690:	mov	x1, x0
  444694:	mov	x3, #0x0                   	// #0
  444698:	mov	x0, x25
  44469c:	mov	x2, #0x0                   	// #0
  4446a0:	bl	41d490 <X509_STORE_CTX_init@plt>
  4446a4:	cbz	w0, 44488c <ASN1_generate_nconf@plt+0x25f1c>
  4446a8:	mov	x0, x22
  4446ac:	bl	419cf0 <X509_get_issuer_name@plt>
  4446b0:	mov	w1, #0x1                   	// #1
  4446b4:	mov	x2, x0
  4446b8:	mov	x0, x25
  4446bc:	bl	41e860 <X509_STORE_CTX_get_obj_by_subject@plt>
  4446c0:	mov	x23, x0
  4446c4:	cbz	x0, 4449f4 <ASN1_generate_nconf@plt+0x26084>
  4446c8:	bl	41a6c0 <X509_OBJECT_get0_X509@plt>
  4446cc:	mov	x2, x0
  4446d0:	mov	x1, x22
  4446d4:	mov	x0, #0x0                   	// #0
  4446d8:	bl	41d290 <OCSP_cert_to_id@plt>
  4446dc:	mov	x27, x0
  4446e0:	mov	x0, x23
  4446e4:	bl	41ccf0 <X509_OBJECT_free@plt>
  4446e8:	cbz	x27, 44488c <ASN1_generate_nconf@plt+0x25f1c>
  4446ec:	bl	419a50 <OCSP_REQUEST_new@plt>
  4446f0:	mov	x23, x0
  4446f4:	cbz	x0, 444968 <ASN1_generate_nconf@plt+0x25ff8>
  4446f8:	mov	x1, x27
  4446fc:	bl	41e6f0 <OCSP_request_add0_id@plt>
  444700:	cbz	x0, 444968 <ASN1_generate_nconf@plt+0x25ff8>
  444704:	add	x3, sp, #0x88
  444708:	mov	x0, x21
  44470c:	mov	x2, #0x0                   	// #0
  444710:	mov	w1, #0x42                  	// #66
  444714:	mov	w22, #0x0                   	// #0
  444718:	bl	41dad0 <SSL_ctrl@plt>
  44471c:	b	44473c <ASN1_generate_nconf@plt+0x25dcc>
  444720:	ldr	x0, [sp, #136]
  444724:	bl	419630 <OPENSSL_sk_value@plt>
  444728:	mov	x1, x0
  44472c:	mov	w2, #0xffffffff            	// #-1
  444730:	mov	x0, x23
  444734:	bl	4198f0 <OCSP_REQUEST_add_ext@plt>
  444738:	cbz	w0, 444964 <ASN1_generate_nconf@plt+0x25ff4>
  44473c:	ldr	x0, [sp, #136]
  444740:	bl	41dfd0 <OPENSSL_sk_num@plt>
  444744:	cmp	w22, w0
  444748:	mov	w1, w22
  44474c:	add	w22, w22, #0x1
  444750:	b.lt	444720 <ASN1_generate_nconf@plt+0x25db0>  // b.tstop
  444754:	ldp	x1, x3, [sp, #112]
  444758:	mov	x0, x23
  44475c:	ldr	w6, [x20]
  444760:	mov	x5, #0x0                   	// #0
  444764:	ldr	w4, [sp, #100]
  444768:	ldr	x2, [sp, #128]
  44476c:	bl	42ec98 <ASN1_generate_nconf@plt+0x10328>
  444770:	mov	x27, x0
  444774:	cbz	x0, 444a50 <ASN1_generate_nconf@plt+0x260e0>
  444778:	cbnz	x26, 444a7c <ASN1_generate_nconf@plt+0x2610c>
  44477c:	mov	x0, #0x0                   	// #0
  444780:	bl	419950 <OCSP_CERTID_free@plt>
  444784:	mov	x0, x23
  444788:	bl	41af00 <OCSP_REQUEST_free@plt>
  44478c:	mov	x19, x27
  444790:	mov	x0, x25
  444794:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  444798:	b	4448f8 <ASN1_generate_nconf@plt+0x25f88>
  44479c:	ldr	x0, [x20, #16]
  4447a0:	cbz	x0, 444a14 <ASN1_generate_nconf@plt+0x260a4>
  4447a4:	str	x0, [sp, #112]
  4447a8:	ldr	x0, [x20, #32]
  4447ac:	str	x0, [sp, #120]
  4447b0:	ldr	w0, [x20, #40]
  4447b4:	ldr	x1, [x20, #24]
  4447b8:	str	w0, [sp, #100]
  4447bc:	str	x1, [sp, #128]
  4447c0:	bl	41d400 <X509_STORE_CTX_new@plt>
  4447c4:	mov	x25, x0
  4447c8:	cbnz	x0, 444684 <ASN1_generate_nconf@plt+0x25d14>
  4447cc:	bl	419950 <OCSP_CERTID_free@plt>
  4447d0:	mov	w22, #0x2                   	// #2
  4447d4:	mov	x0, #0x0                   	// #0
  4447d8:	bl	41af00 <OCSP_REQUEST_free@plt>
  4447dc:	mov	x0, #0x0                   	// #0
  4447e0:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4447e4:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4447e8:	ldp	x25, x26, [sp, #64]
  4447ec:	ldr	x27, [sp, #80]
  4447f0:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  4447f4:	mov	w22, #0x2                   	// #2
  4447f8:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4447fc:	ldr	x0, [x24, #56]
  444800:	bl	41e7f0 <ERR_print_errors@plt>
  444804:	mov	x0, x19
  444808:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  44480c:	mov	w0, w22
  444810:	ldp	x19, x20, [sp, #16]
  444814:	ldp	x21, x22, [sp, #32]
  444818:	ldp	x23, x24, [sp, #48]
  44481c:	ldp	x29, x30, [sp], #144
  444820:	ret
  444824:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444828:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44482c:	add	x1, x1, #0xcb8
  444830:	mov	w22, #0x0                   	// #0
  444834:	ldr	x0, [x20, #56]
  444838:	bl	41a980 <BIO_puts@plt>
  44483c:	ldr	x0, [x20, #56]
  444840:	mov	x1, x19
  444844:	mov	x2, #0x2                   	// #2
  444848:	bl	41b460 <OCSP_RESPONSE_print@plt>
  44484c:	mov	x0, x19
  444850:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  444854:	mov	w0, w22
  444858:	ldp	x19, x20, [sp, #16]
  44485c:	ldp	x21, x22, [sp, #32]
  444860:	ldp	x23, x24, [sp, #48]
  444864:	ldp	x29, x30, [sp], #144
  444868:	ret
  44486c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444870:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444874:	mov	x19, #0x0                   	// #0
  444878:	add	x1, x1, #0xb78
  44487c:	ldr	x0, [x24, #56]
  444880:	mov	w22, #0x2                   	// #2
  444884:	bl	41a980 <BIO_puts@plt>
  444888:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  44488c:	mov	x27, #0x0                   	// #0
  444890:	mov	x23, #0x0                   	// #0
  444894:	mov	w22, #0x2                   	// #2
  444898:	cbz	x26, 444938 <ASN1_generate_nconf@plt+0x25fc8>
  44489c:	ldr	x0, [sp, #112]
  4448a0:	adrp	x24, 476000 <ASN1_generate_nconf@plt+0x57690>
  4448a4:	add	x24, x24, #0x558
  4448a8:	mov	w2, #0x256                 	// #598
  4448ac:	mov	x1, x24
  4448b0:	bl	41b1e0 <CRYPTO_free@plt>
  4448b4:	ldr	x0, [sp, #128]
  4448b8:	mov	x1, x24
  4448bc:	mov	w2, #0x257                 	// #599
  4448c0:	bl	41b1e0 <CRYPTO_free@plt>
  4448c4:	ldr	x0, [sp, #120]
  4448c8:	mov	x1, x24
  4448cc:	mov	w2, #0x258                 	// #600
  4448d0:	bl	41b1e0 <CRYPTO_free@plt>
  4448d4:	mov	x0, x26
  4448d8:	bl	41cc40 <X509_email_free@plt>
  4448dc:	mov	x0, x27
  4448e0:	bl	419950 <OCSP_CERTID_free@plt>
  4448e4:	mov	x0, x23
  4448e8:	bl	41af00 <OCSP_REQUEST_free@plt>
  4448ec:	mov	x0, x25
  4448f0:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4448f4:	cbnz	w22, 444a6c <ASN1_generate_nconf@plt+0x260fc>
  4448f8:	add	x1, sp, #0x68
  4448fc:	mov	x0, x19
  444900:	mov	w22, #0x0                   	// #0
  444904:	bl	41a1c0 <i2d_OCSP_RESPONSE@plt>
  444908:	cmp	w0, #0x0
  44490c:	ldp	x25, x26, [sp, #64]
  444910:	ldr	x27, [sp, #80]
  444914:	b.gt	4445d0 <ASN1_generate_nconf@plt+0x25c60>
  444918:	mov	x0, x19
  44491c:	bl	41cf40 <OCSP_RESPONSE_free@plt>
  444920:	mov	w0, w22
  444924:	ldp	x19, x20, [sp, #16]
  444928:	ldp	x21, x22, [sp, #32]
  44492c:	ldp	x23, x24, [sp, #48]
  444930:	ldp	x29, x30, [sp], #144
  444934:	ret
  444938:	mov	x0, x27
  44493c:	bl	419950 <OCSP_CERTID_free@plt>
  444940:	mov	x0, x23
  444944:	bl	41af00 <OCSP_REQUEST_free@plt>
  444948:	mov	x0, x25
  44494c:	mov	x19, #0x0                   	// #0
  444950:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  444954:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444958:	ldp	x25, x26, [sp, #64]
  44495c:	ldr	x27, [sp, #80]
  444960:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  444964:	mov	x27, #0x0                   	// #0
  444968:	mov	w22, #0x2                   	// #2
  44496c:	b	444898 <ASN1_generate_nconf@plt+0x25f28>
  444970:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444974:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444978:	mov	w22, #0x2                   	// #2
  44497c:	add	x1, x1, #0xba8
  444980:	ldr	x0, [x24, #56]
  444984:	bl	41a980 <BIO_puts@plt>
  444988:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  44498c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444990:	mov	x0, x26
  444994:	mov	w1, #0x0                   	// #0
  444998:	ldr	x23, [x24, #56]
  44499c:	bl	419630 <OPENSSL_sk_value@plt>
  4449a0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4449a4:	mov	x2, x0
  4449a8:	add	x1, x1, #0xc00
  4449ac:	mov	x0, x23
  4449b0:	bl	419740 <BIO_printf@plt>
  4449b4:	b	444678 <ASN1_generate_nconf@plt+0x25d08>
  4449b8:	mov	x19, #0x0                   	// #0
  4449bc:	mov	x23, #0x0                   	// #0
  4449c0:	mov	x27, #0x0                   	// #0
  4449c4:	mov	w22, #0x2                   	// #2
  4449c8:	b	44489c <ASN1_generate_nconf@plt+0x25f2c>
  4449cc:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4449d0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4449d4:	mov	x25, #0x0                   	// #0
  4449d8:	add	x1, x1, #0xbd8
  4449dc:	ldr	x0, [x24, #56]
  4449e0:	mov	x23, #0x0                   	// #0
  4449e4:	mov	x27, #0x0                   	// #0
  4449e8:	mov	w22, #0x2                   	// #2
  4449ec:	bl	41a980 <BIO_puts@plt>
  4449f0:	b	44489c <ASN1_generate_nconf@plt+0x25f2c>
  4449f4:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4449f8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4449fc:	mov	x27, #0x0                   	// #0
  444a00:	add	x1, x1, #0xc58
  444a04:	ldr	x0, [x24, #56]
  444a08:	mov	w22, #0x3                   	// #3
  444a0c:	bl	41a980 <BIO_puts@plt>
  444a10:	b	444898 <ASN1_generate_nconf@plt+0x25f28>
  444a14:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444a18:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444a1c:	add	x1, x1, #0xc20
  444a20:	mov	w22, #0x3                   	// #3
  444a24:	ldr	x0, [x24, #56]
  444a28:	bl	41a980 <BIO_puts@plt>
  444a2c:	mov	x0, #0x0                   	// #0
  444a30:	bl	419950 <OCSP_CERTID_free@plt>
  444a34:	mov	x0, #0x0                   	// #0
  444a38:	bl	41af00 <OCSP_REQUEST_free@plt>
  444a3c:	mov	x0, #0x0                   	// #0
  444a40:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  444a44:	ldp	x25, x26, [sp, #64]
  444a48:	ldr	x27, [sp, #80]
  444a4c:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  444a50:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444a54:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444a58:	mov	w22, #0x3                   	// #3
  444a5c:	add	x1, x1, #0xc90
  444a60:	ldr	x0, [x24, #56]
  444a64:	bl	41a980 <BIO_puts@plt>
  444a68:	b	444898 <ASN1_generate_nconf@plt+0x25f28>
  444a6c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444a70:	ldp	x25, x26, [sp, #64]
  444a74:	ldr	x27, [sp, #80]
  444a78:	b	4447fc <ASN1_generate_nconf@plt+0x25e8c>
  444a7c:	mov	x19, x27
  444a80:	mov	w22, #0x0                   	// #0
  444a84:	mov	x27, #0x0                   	// #0
  444a88:	b	44489c <ASN1_generate_nconf@plt+0x25f2c>
  444a8c:	nop
  444a90:	stp	x29, x30, [sp, #-48]!
  444a94:	mov	x4, x0
  444a98:	mov	x29, sp
  444a9c:	stp	x19, x20, [sp, #16]
  444aa0:	mov	x19, x2
  444aa4:	mov	x20, x1
  444aa8:	ldr	x2, [x2]
  444aac:	ldr	x5, [x19, #16]
  444ab0:	str	x21, [sp, #32]
  444ab4:	cbz	x2, 444b2c <ASN1_generate_nconf@plt+0x261bc>
  444ab8:	cbz	x5, 444b58 <ASN1_generate_nconf@plt+0x261e8>
  444abc:	mov	x0, x4
  444ac0:	ldp	x3, x4, [x5, #8]
  444ac4:	ldp	x2, x1, [x5, #24]
  444ac8:	ldr	x5, [x5, #40]
  444acc:	bl	41be40 <SSL_set_srp_server_param@plt>
  444ad0:	tbnz	w0, #31, 444b1c <ASN1_generate_nconf@plt+0x261ac>
  444ad4:	ldr	x3, [x19, #16]
  444ad8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444adc:	ldr	x2, [x19]
  444ae0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444ae4:	ldr	x0, [x0, #56]
  444ae8:	add	x1, x1, #0xd10
  444aec:	ldr	x3, [x3, #40]
  444af0:	mov	w21, #0x0                   	// #0
  444af4:	bl	419740 <BIO_printf@plt>
  444af8:	ldr	x0, [x19, #16]
  444afc:	bl	419c80 <SRP_user_pwd_free@plt>
  444b00:	str	xzr, [x19]
  444b04:	str	xzr, [x19, #16]
  444b08:	mov	w0, w21
  444b0c:	ldp	x19, x20, [sp, #16]
  444b10:	ldr	x21, [sp, #32]
  444b14:	ldp	x29, x30, [sp], #48
  444b18:	ret
  444b1c:	mov	w0, #0x50                  	// #80
  444b20:	mov	w21, #0x2                   	// #2
  444b24:	str	w0, [x20]
  444b28:	b	444af8 <ASN1_generate_nconf@plt+0x26188>
  444b2c:	cbnz	x5, 444abc <ASN1_generate_nconf@plt+0x2614c>
  444b30:	bl	419e70 <SSL_get_srp_username@plt>
  444b34:	mov	x2, x0
  444b38:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444b3c:	mov	w21, #0xffffffff            	// #-1
  444b40:	ldr	x0, [x1, #56]
  444b44:	str	x2, [x19]
  444b48:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444b4c:	add	x1, x1, #0xce0
  444b50:	bl	419740 <BIO_printf@plt>
  444b54:	b	444b08 <ASN1_generate_nconf@plt+0x26198>
  444b58:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444b5c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444b60:	mov	w21, #0x2                   	// #2
  444b64:	add	x1, x1, #0xcf8
  444b68:	ldr	x0, [x0, #56]
  444b6c:	bl	419740 <BIO_printf@plt>
  444b70:	b	444af8 <ASN1_generate_nconf@plt+0x26188>
  444b74:	nop
  444b78:	stp	x29, x30, [sp, #-80]!
  444b7c:	mov	w1, #0x0                   	// #0
  444b80:	mov	x29, sp
  444b84:	stp	x19, x20, [sp, #16]
  444b88:	mov	x20, x2
  444b8c:	stp	x25, x26, [sp, #64]
  444b90:	mov	x25, x0
  444b94:	bl	419600 <SSL_get_servername@plt>
  444b98:	cbz	x0, 444ca0 <ASN1_generate_nconf@plt+0x26330>
  444b9c:	stp	x23, x24, [sp, #48]
  444ba0:	mov	x24, x0
  444ba4:	ldr	x0, [x20, #8]
  444ba8:	stp	x21, x22, [sp, #32]
  444bac:	cbz	x0, 444c20 <ASN1_generate_nconf@plt+0x262b0>
  444bb0:	mov	x21, x24
  444bb4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444bb8:	add	x1, x1, #0xd48
  444bbc:	bl	419740 <BIO_printf@plt>
  444bc0:	ldrb	w19, [x21], #1
  444bc4:	cbz	w19, 444c10 <ASN1_generate_nconf@plt+0x262a0>
  444bc8:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  444bcc:	adrp	x26, 461000 <ASN1_generate_nconf@plt+0x42690>
  444bd0:	add	x23, x23, #0xd40
  444bd4:	add	x26, x26, #0x768
  444bd8:	mov	x1, x23
  444bdc:	ldr	x22, [x20, #8]
  444be0:	tbnz	w19, #7, 444bfc <ASN1_generate_nconf@plt+0x2628c>
  444be4:	bl	41a8c0 <__ctype_b_loc@plt>
  444be8:	ldr	x0, [x0]
  444bec:	ubfiz	x1, x19, #1, #8
  444bf0:	ldrh	w0, [x0, x1]
  444bf4:	tst	x0, #0x4000
  444bf8:	csel	x1, x23, x26, eq  // eq = none
  444bfc:	mov	w2, w19
  444c00:	mov	x0, x22
  444c04:	bl	419740 <BIO_printf@plt>
  444c08:	ldrb	w19, [x21], #1
  444c0c:	cbnz	w19, 444bd8 <ASN1_generate_nconf@plt+0x26268>
  444c10:	ldr	x0, [x20, #8]
  444c14:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  444c18:	add	x1, x1, #0x128
  444c1c:	bl	419740 <BIO_printf@plt>
  444c20:	ldr	x1, [x20]
  444c24:	cbz	x1, 444cc0 <ASN1_generate_nconf@plt+0x26350>
  444c28:	mov	x0, x24
  444c2c:	bl	41e540 <strcasecmp@plt>
  444c30:	mov	w19, w0
  444c34:	cbnz	w0, 444c80 <ASN1_generate_nconf@plt+0x26310>
  444c38:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444c3c:	add	x21, x21, #0x9b0
  444c40:	ldr	x0, [x21, #152]
  444c44:	cbz	x0, 444ce0 <ASN1_generate_nconf@plt+0x26370>
  444c48:	ldr	x0, [x20, #8]
  444c4c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444c50:	add	x1, x1, #0xd68
  444c54:	bl	419740 <BIO_printf@plt>
  444c58:	ldr	x1, [x21, #152]
  444c5c:	mov	x0, x25
  444c60:	bl	41a550 <SSL_set_SSL_CTX@plt>
  444c64:	mov	w0, w19
  444c68:	ldp	x19, x20, [sp, #16]
  444c6c:	ldp	x21, x22, [sp, #32]
  444c70:	ldp	x23, x24, [sp, #48]
  444c74:	ldp	x25, x26, [sp, #64]
  444c78:	ldp	x29, x30, [sp], #80
  444c7c:	ret
  444c80:	ldr	w19, [x20, #16]
  444c84:	ldp	x21, x22, [sp, #32]
  444c88:	mov	w0, w19
  444c8c:	ldp	x19, x20, [sp, #16]
  444c90:	ldp	x23, x24, [sp, #48]
  444c94:	ldp	x25, x26, [sp, #64]
  444c98:	ldp	x29, x30, [sp], #80
  444c9c:	ret
  444ca0:	ldr	x0, [x20]
  444ca4:	cbz	x0, 444cc8 <ASN1_generate_nconf@plt+0x26358>
  444ca8:	mov	w19, #0x0                   	// #0
  444cac:	mov	w0, w19
  444cb0:	ldp	x19, x20, [sp, #16]
  444cb4:	ldp	x25, x26, [sp, #64]
  444cb8:	ldp	x29, x30, [sp], #80
  444cbc:	ret
  444cc0:	ldp	x21, x22, [sp, #32]
  444cc4:	ldp	x23, x24, [sp, #48]
  444cc8:	mov	w19, #0x3                   	// #3
  444ccc:	mov	w0, w19
  444cd0:	ldp	x19, x20, [sp, #16]
  444cd4:	ldp	x25, x26, [sp, #64]
  444cd8:	ldp	x29, x30, [sp], #80
  444cdc:	ret
  444ce0:	mov	w19, #0x0                   	// #0
  444ce4:	ldp	x21, x22, [sp, #32]
  444ce8:	ldp	x23, x24, [sp, #48]
  444cec:	b	444cac <ASN1_generate_nconf@plt+0x2633c>
  444cf0:	stp	x29, x30, [sp, #-80]!
  444cf4:	mov	x29, sp
  444cf8:	stp	x19, x20, [sp, #16]
  444cfc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444d00:	add	x19, x19, #0x9b0
  444d04:	stp	x21, x22, [sp, #32]
  444d08:	mov	x20, x1
  444d0c:	mov	x22, x2
  444d10:	ldr	w0, [x19, #60]
  444d14:	mov	w21, w3
  444d18:	str	x23, [sp, #48]
  444d1c:	str	xzr, [sp, #72]
  444d20:	cbnz	w0, 444da0 <ASN1_generate_nconf@plt+0x26430>
  444d24:	cbz	x1, 444e8c <ASN1_generate_nconf@plt+0x2651c>
  444d28:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  444d2c:	mov	x0, x20
  444d30:	ldr	x23, [x1, #3984]
  444d34:	mov	x1, x23
  444d38:	bl	41d250 <strcmp@plt>
  444d3c:	cbnz	w0, 444df4 <ASN1_generate_nconf@plt+0x26484>
  444d40:	ldr	x0, [x19, #160]
  444d44:	add	x1, sp, #0x48
  444d48:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  444d4c:	mov	x20, x0
  444d50:	cbz	x0, 444ed8 <ASN1_generate_nconf@plt+0x26568>
  444d54:	ldr	x2, [sp, #72]
  444d58:	cmp	x2, w21, sxtw
  444d5c:	b.gt	444e10 <ASN1_generate_nconf@plt+0x264a0>
  444d60:	mov	x1, x20
  444d64:	mov	x0, x22
  444d68:	bl	41a800 <memcpy@plt>
  444d6c:	mov	x0, x20
  444d70:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444d74:	mov	w2, #0xa9                  	// #169
  444d78:	add	x1, x1, #0x558
  444d7c:	bl	41b1e0 <CRYPTO_free@plt>
  444d80:	ldr	w0, [x19, #60]
  444d84:	cbnz	w0, 444e74 <ASN1_generate_nconf@plt+0x26504>
  444d88:	ldr	w0, [sp, #72]
  444d8c:	ldp	x19, x20, [sp, #16]
  444d90:	ldp	x21, x22, [sp, #32]
  444d94:	ldr	x23, [sp, #48]
  444d98:	ldp	x29, x30, [sp], #80
  444d9c:	ret
  444da0:	ldr	x0, [x19, #8]
  444da4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444da8:	add	x1, x1, #0xd88
  444dac:	bl	419740 <BIO_printf@plt>
  444db0:	cbz	x20, 444e8c <ASN1_generate_nconf@plt+0x2651c>
  444db4:	ldr	w0, [x19, #60]
  444db8:	cbz	w0, 444d28 <ASN1_generate_nconf@plt+0x263b8>
  444dbc:	mov	x0, x20
  444dc0:	bl	41e440 <strlen@plt>
  444dc4:	mov	x2, x0
  444dc8:	mov	x3, x20
  444dcc:	ldr	x0, [x19, #8]
  444dd0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444dd4:	add	x1, x1, #0xdc8
  444dd8:	bl	419740 <BIO_printf@plt>
  444ddc:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  444de0:	mov	x0, x20
  444de4:	ldr	x23, [x1, #3984]
  444de8:	mov	x1, x23
  444dec:	bl	41d250 <strcmp@plt>
  444df0:	cbz	w0, 444e58 <ASN1_generate_nconf@plt+0x264e8>
  444df4:	ldr	x0, [x19, #8]
  444df8:	mov	x3, x23
  444dfc:	mov	x2, x20
  444e00:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444e04:	add	x1, x1, #0xde8
  444e08:	bl	419740 <BIO_printf@plt>
  444e0c:	b	444d40 <ASN1_generate_nconf@plt+0x263d0>
  444e10:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444e14:	mov	x3, x2
  444e18:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  444e1c:	mov	w2, w21
  444e20:	ldr	x0, [x0, #56]
  444e24:	add	x1, x1, #0xf60
  444e28:	bl	419740 <BIO_printf@plt>
  444e2c:	mov	x0, x20
  444e30:	mov	w2, #0xa4                  	// #164
  444e34:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444e38:	add	x1, x1, #0x558
  444e3c:	bl	41b1e0 <CRYPTO_free@plt>
  444e40:	mov	w0, #0x0                   	// #0
  444e44:	ldp	x19, x20, [sp, #16]
  444e48:	ldp	x21, x22, [sp, #32]
  444e4c:	ldr	x23, [sp, #48]
  444e50:	ldp	x29, x30, [sp], #80
  444e54:	ret
  444e58:	ldr	w0, [x19, #60]
  444e5c:	cbz	w0, 444d40 <ASN1_generate_nconf@plt+0x263d0>
  444e60:	ldr	x0, [x19, #8]
  444e64:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444e68:	add	x1, x1, #0xe38
  444e6c:	bl	419740 <BIO_printf@plt>
  444e70:	b	444d40 <ASN1_generate_nconf@plt+0x263d0>
  444e74:	ldr	x0, [x19, #8]
  444e78:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444e7c:	ldr	x2, [sp, #72]
  444e80:	add	x1, x1, #0xe58
  444e84:	bl	419740 <BIO_printf@plt>
  444e88:	b	444d88 <ASN1_generate_nconf@plt+0x26418>
  444e8c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444e90:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444e94:	add	x1, x1, #0xd98
  444e98:	ldr	x0, [x20, #56]
  444e9c:	bl	419740 <BIO_printf@plt>
  444ea0:	ldr	w0, [x19, #60]
  444ea4:	cbnz	w0, 444ef8 <ASN1_generate_nconf@plt+0x26588>
  444ea8:	ldr	x0, [x20, #56]
  444eac:	mov	x3, #0x0                   	// #0
  444eb0:	mov	x2, #0x0                   	// #0
  444eb4:	mov	w1, #0xb                   	// #11
  444eb8:	bl	41de90 <BIO_ctrl@plt>
  444ebc:	ldr	x0, [x19, #8]
  444ec0:	mov	x3, #0x0                   	// #0
  444ec4:	mov	x2, #0x0                   	// #0
  444ec8:	mov	w1, #0xb                   	// #11
  444ecc:	bl	41de90 <BIO_ctrl@plt>
  444ed0:	mov	w0, #0x0                   	// #0
  444ed4:	b	444d8c <ASN1_generate_nconf@plt+0x2641c>
  444ed8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444edc:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  444ee0:	ldr	x2, [x19, #160]
  444ee4:	add	x1, x1, #0xf30
  444ee8:	ldr	x0, [x0, #56]
  444eec:	bl	419740 <BIO_printf@plt>
  444ef0:	mov	w0, #0x0                   	// #0
  444ef4:	b	444d8c <ASN1_generate_nconf@plt+0x2641c>
  444ef8:	ldr	x0, [x20, #56]
  444efc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444f00:	add	x1, x1, #0xe70
  444f04:	bl	419740 <BIO_printf@plt>
  444f08:	b	444ea8 <ASN1_generate_nconf@plt+0x26538>
  444f0c:	nop
  444f10:	stp	x29, x30, [sp, #-80]!
  444f14:	mov	x29, sp
  444f18:	stp	x21, x22, [sp, #32]
  444f1c:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  444f20:	add	x21, x21, #0x9b0
  444f24:	stp	x19, x20, [sp, #16]
  444f28:	mov	w22, w4
  444f2c:	mov	x20, x3
  444f30:	ldr	w0, [x21, #28]
  444f34:	stp	x23, x24, [sp, #48]
  444f38:	mov	x24, x1
  444f3c:	mov	x23, x5
  444f40:	stp	x25, x26, [sp, #64]
  444f44:	mov	x25, x2
  444f48:	cbz	w0, 444ff0 <ASN1_generate_nconf@plt+0x26680>
  444f4c:	ldr	w3, [x23, #8]
  444f50:	mov	x4, x20
  444f54:	ldr	x2, [x23]
  444f58:	mov	w5, w22
  444f5c:	mov	x1, x25
  444f60:	mov	x0, x24
  444f64:	mov	w20, #0x3                   	// #3
  444f68:	bl	41b170 <SSL_select_next_proto@plt>
  444f6c:	mov	w19, w0
  444f70:	cmp	w0, #0x1
  444f74:	b.ne	444f84 <ASN1_generate_nconf@plt+0x26614>  // b.any
  444f78:	ldr	w20, [x21, #28]
  444f7c:	cbz	w20, 444fa0 <ASN1_generate_nconf@plt+0x26630>
  444f80:	mov	w20, #0x0                   	// #0
  444f84:	mov	w0, w20
  444f88:	ldp	x19, x20, [sp, #16]
  444f8c:	ldp	x21, x22, [sp, #32]
  444f90:	ldp	x23, x24, [sp, #48]
  444f94:	ldp	x25, x26, [sp, #64]
  444f98:	ldp	x29, x30, [sp], #80
  444f9c:	ret
  444fa0:	ldr	x0, [x21, #8]
  444fa4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444fa8:	add	x1, x1, #0xec0
  444fac:	bl	419740 <BIO_printf@plt>
  444fb0:	ldrb	w2, [x25]
  444fb4:	ldr	x1, [x24]
  444fb8:	ldr	x0, [x21, #8]
  444fbc:	bl	41cb90 <BIO_write@plt>
  444fc0:	ldr	x0, [x21, #8]
  444fc4:	mov	w2, w19
  444fc8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444fcc:	add	x1, x1, #0xa60
  444fd0:	bl	41cb90 <BIO_write@plt>
  444fd4:	mov	w0, w20
  444fd8:	ldp	x19, x20, [sp, #16]
  444fdc:	ldp	x21, x22, [sp, #32]
  444fe0:	ldp	x23, x24, [sp, #48]
  444fe4:	ldp	x25, x26, [sp, #64]
  444fe8:	ldp	x29, x30, [sp], #80
  444fec:	ret
  444ff0:	ldr	x0, [x21, #8]
  444ff4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  444ff8:	add	x1, x1, #0xe90
  444ffc:	bl	419740 <BIO_printf@plt>
  445000:	cbz	w22, 445058 <ASN1_generate_nconf@plt+0x266e8>
  445004:	ldr	x0, [x21, #8]
  445008:	adrp	x26, 469000 <ASN1_generate_nconf@plt+0x4a690>
  44500c:	add	x26, x26, #0xc20
  445010:	mov	w19, #0x0                   	// #0
  445014:	nop
  445018:	ldrb	w2, [x20, w19, uxtw]
  44501c:	add	w1, w19, #0x1
  445020:	add	x1, x20, x1
  445024:	bl	41cb90 <BIO_write@plt>
  445028:	ldrb	w0, [x20, w19, uxtw]
  44502c:	add	w0, w0, #0x1
  445030:	add	w19, w19, w0
  445034:	cmp	w22, w19
  445038:	b.ls	445058 <ASN1_generate_nconf@plt+0x266e8>  // b.plast
  44503c:	ldr	x0, [x21, #8]
  445040:	cbz	w19, 445018 <ASN1_generate_nconf@plt+0x266a8>
  445044:	mov	x1, x26
  445048:	mov	w2, #0x2                   	// #2
  44504c:	bl	41cb90 <BIO_write@plt>
  445050:	ldr	x0, [x21, #8]
  445054:	b	445018 <ASN1_generate_nconf@plt+0x266a8>
  445058:	ldr	x0, [x21, #8]
  44505c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445060:	mov	w2, #0x1                   	// #1
  445064:	add	x1, x1, #0xa60
  445068:	bl	41cb90 <BIO_write@plt>
  44506c:	b	444f4c <ASN1_generate_nconf@plt+0x265dc>
  445070:	stp	x29, x30, [sp, #-64]!
  445074:	mov	x29, sp
  445078:	stp	x19, x20, [sp, #16]
  44507c:	mov	x20, x1
  445080:	mov	x19, x2
  445084:	stp	x23, x24, [sp, #48]
  445088:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44508c:	mov	x24, x0
  445090:	add	x23, x23, #0x9b0
  445094:	stp	x21, x22, [sp, #32]
  445098:	mov	w21, #0xa                   	// #10
  44509c:	nop
  4450a0:	ldr	w1, [x19]
  4450a4:	mov	x0, x20
  4450a8:	bl	41d790 <RAND_bytes@plt>
  4450ac:	cmp	w0, #0x0
  4450b0:	b.le	4450f8 <ASN1_generate_nconf@plt+0x26788>
  4450b4:	ldr	x22, [x23, #168]
  4450b8:	mov	x0, x22
  4450bc:	bl	41e440 <strlen@plt>
  4450c0:	ldr	w2, [x19]
  4450c4:	mov	x3, x0
  4450c8:	mov	x1, x22
  4450cc:	mov	x0, x20
  4450d0:	cmp	x2, x3
  4450d4:	csel	x2, x2, x3, ls  // ls = plast
  4450d8:	bl	41a800 <memcpy@plt>
  4450dc:	ldr	w2, [x19]
  4450e0:	mov	x1, x20
  4450e4:	mov	x0, x24
  4450e8:	bl	41b6f0 <SSL_has_matching_session_id@plt>
  4450ec:	cbz	w0, 445110 <ASN1_generate_nconf@plt+0x267a0>
  4450f0:	subs	w21, w21, #0x1
  4450f4:	b.ne	4450a0 <ASN1_generate_nconf@plt+0x26730>  // b.any
  4450f8:	mov	w0, #0x0                   	// #0
  4450fc:	ldp	x19, x20, [sp, #16]
  445100:	ldp	x21, x22, [sp, #32]
  445104:	ldp	x23, x24, [sp, #48]
  445108:	ldp	x29, x30, [sp], #64
  44510c:	ret
  445110:	mov	w0, #0x1                   	// #1
  445114:	ldp	x19, x20, [sp, #16]
  445118:	ldp	x21, x22, [sp, #32]
  44511c:	ldp	x23, x24, [sp, #48]
  445120:	ldp	x29, x30, [sp], #64
  445124:	ret
  445128:	stp	x29, x30, [sp, #-32]!
  44512c:	mov	x3, #0x0                   	// #0
  445130:	mov	x2, #0x302                 	// #770
  445134:	mov	x29, sp
  445138:	mov	w1, #0x2c                  	// #44
  44513c:	str	x19, [sp, #16]
  445140:	mov	x19, x0
  445144:	bl	41ad80 <SSL_CTX_ctrl@plt>
  445148:	mov	x0, x19
  44514c:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  445150:	add	x1, x1, #0x338
  445154:	bl	419ee0 <SSL_CTX_sess_set_new_cb@plt>
  445158:	mov	x0, x19
  44515c:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  445160:	add	x1, x1, #0x278
  445164:	bl	41bd00 <SSL_CTX_sess_set_get_cb@plt>
  445168:	mov	x0, x19
  44516c:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  445170:	ldr	x19, [sp, #16]
  445174:	add	x1, x1, #0x180
  445178:	ldp	x29, x30, [sp], #32
  44517c:	b	41da90 <SSL_CTX_sess_set_remove_cb@plt>
  445180:	stp	x29, x30, [sp, #-96]!
  445184:	mov	x0, x1
  445188:	mov	x29, sp
  44518c:	stp	x23, x24, [sp, #48]
  445190:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445194:	add	x24, x24, #0x9b0
  445198:	add	x1, sp, #0x5c
  44519c:	stp	x19, x20, [sp, #16]
  4451a0:	bl	41de30 <SSL_SESSION_get_id@plt>
  4451a4:	ldr	x19, [x24, #176]
  4451a8:	cbz	x19, 445248 <ASN1_generate_nconf@plt+0x268d8>
  4451ac:	ldr	w20, [sp, #92]
  4451b0:	mov	x23, x0
  4451b4:	stp	x21, x22, [sp, #32]
  4451b8:	mov	x21, #0x0                   	// #0
  4451bc:	str	x25, [sp, #64]
  4451c0:	mov	w25, w20
  4451c4:	b	4451d8 <ASN1_generate_nconf@plt+0x26868>
  4451c8:	ldr	x3, [x19, #32]
  4451cc:	mov	x21, x19
  4451d0:	mov	x19, x3
  4451d4:	cbz	x3, 445258 <ASN1_generate_nconf@plt+0x268e8>
  4451d8:	ldr	w3, [x19, #8]
  4451dc:	cmp	w3, w20
  4451e0:	b.ne	4451c8 <ASN1_generate_nconf@plt+0x26858>  // b.any
  4451e4:	ldr	x22, [x19]
  4451e8:	mov	x2, x25
  4451ec:	mov	x1, x23
  4451f0:	mov	x0, x22
  4451f4:	bl	41c880 <memcmp@plt>
  4451f8:	cbnz	w0, 4451c8 <ASN1_generate_nconf@plt+0x26858>
  4451fc:	ldr	x0, [x19, #32]
  445200:	cbz	x21, 445270 <ASN1_generate_nconf@plt+0x26900>
  445204:	str	x0, [x21, #32]
  445208:	adrp	x20, 476000 <ASN1_generate_nconf@plt+0x57690>
  44520c:	add	x20, x20, #0x558
  445210:	mov	x0, x22
  445214:	mov	x1, x20
  445218:	mov	w2, #0xe10                 	// #3600
  44521c:	bl	41b1e0 <CRYPTO_free@plt>
  445220:	ldr	x0, [x19, #16]
  445224:	mov	x1, x20
  445228:	mov	w2, #0xe11                 	// #3601
  44522c:	bl	41b1e0 <CRYPTO_free@plt>
  445230:	mov	x1, x20
  445234:	mov	x0, x19
  445238:	mov	w2, #0xe12                 	// #3602
  44523c:	bl	41b1e0 <CRYPTO_free@plt>
  445240:	ldp	x21, x22, [sp, #32]
  445244:	ldr	x25, [sp, #64]
  445248:	ldp	x19, x20, [sp, #16]
  44524c:	ldp	x23, x24, [sp, #48]
  445250:	ldp	x29, x30, [sp], #96
  445254:	ret
  445258:	ldp	x19, x20, [sp, #16]
  44525c:	ldp	x21, x22, [sp, #32]
  445260:	ldp	x23, x24, [sp, #48]
  445264:	ldr	x25, [sp, #64]
  445268:	ldp	x29, x30, [sp], #96
  44526c:	ret
  445270:	str	x0, [x24, #176]
  445274:	b	445208 <ASN1_generate_nconf@plt+0x26898>
  445278:	stp	x29, x30, [sp, #-64]!
  44527c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445280:	mov	x29, sp
  445284:	stp	x19, x20, [sp, #16]
  445288:	ldr	x19, [x0, #2656]
  44528c:	str	wzr, [x3]
  445290:	cbz	x19, 445310 <ASN1_generate_nconf@plt+0x269a0>
  445294:	mov	w20, w2
  445298:	stp	x21, x22, [sp, #32]
  44529c:	mov	x21, x1
  4452a0:	sxtw	x22, w2
  4452a4:	b	4452b0 <ASN1_generate_nconf@plt+0x26940>
  4452a8:	ldr	x19, [x19, #32]
  4452ac:	cbz	x19, 44530c <ASN1_generate_nconf@plt+0x2699c>
  4452b0:	ldr	w0, [x19, #8]
  4452b4:	cmp	w0, w20
  4452b8:	b.ne	4452a8 <ASN1_generate_nconf@plt+0x26938>  // b.any
  4452bc:	ldr	x0, [x19]
  4452c0:	mov	x2, x22
  4452c4:	mov	x1, x21
  4452c8:	bl	41c880 <memcmp@plt>
  4452cc:	cbnz	w0, 4452a8 <ASN1_generate_nconf@plt+0x26938>
  4452d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4452d4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4452d8:	ldr	x2, [x19, #16]
  4452dc:	add	x1, x1, #0xee0
  4452e0:	ldr	x0, [x0, #56]
  4452e4:	str	x2, [sp, #56]
  4452e8:	bl	419740 <BIO_printf@plt>
  4452ec:	ldrsw	x2, [x19, #24]
  4452f0:	add	x1, sp, #0x38
  4452f4:	mov	x0, #0x0                   	// #0
  4452f8:	bl	41c0c0 <d2i_SSL_SESSION@plt>
  4452fc:	ldp	x19, x20, [sp, #16]
  445300:	ldp	x21, x22, [sp, #32]
  445304:	ldp	x29, x30, [sp], #64
  445308:	ret
  44530c:	ldp	x21, x22, [sp, #32]
  445310:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445314:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445318:	add	x1, x1, #0xf00
  44531c:	ldr	x0, [x0, #56]
  445320:	bl	419740 <BIO_printf@plt>
  445324:	mov	x0, #0x0                   	// #0
  445328:	ldp	x19, x20, [sp, #16]
  44532c:	ldp	x29, x30, [sp], #64
  445330:	ret
  445334:	nop
  445338:	stp	x29, x30, [sp, #-64]!
  44533c:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  445340:	mov	x29, sp
  445344:	stp	x19, x20, [sp, #16]
  445348:	mov	x20, x1
  44534c:	add	x1, x0, #0xf20
  445350:	mov	w0, #0x28                  	// #40
  445354:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  445358:	mov	x19, x0
  44535c:	mov	x0, x20
  445360:	add	x1, x19, #0x8
  445364:	bl	41de30 <SSL_SESSION_get_id@plt>
  445368:	mov	x0, x20
  44536c:	mov	x1, #0x0                   	// #0
  445370:	bl	41e0a0 <i2d_SSL_SESSION@plt>
  445374:	str	w0, [x19, #24]
  445378:	tbnz	w0, #31, 44547c <ASN1_generate_nconf@plt+0x26b0c>
  44537c:	mov	x1, #0x0                   	// #0
  445380:	mov	x0, x20
  445384:	str	x21, [sp, #32]
  445388:	bl	41de30 <SSL_SESSION_get_id@plt>
  44538c:	ldr	w1, [x19, #8]
  445390:	adrp	x21, 476000 <ASN1_generate_nconf@plt+0x57690>
  445394:	add	x21, x21, #0x558
  445398:	mov	w3, #0xdda                 	// #3546
  44539c:	mov	x2, x21
  4453a0:	bl	419d40 <CRYPTO_memdup@plt>
  4453a4:	mov	x2, x0
  4453a8:	ldr	w0, [x19, #24]
  4453ac:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4453b0:	str	x2, [x19]
  4453b4:	add	x1, x1, #0xf48
  4453b8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4453bc:	str	x0, [x19, #16]
  4453c0:	ldr	x1, [x19]
  4453c4:	mov	x2, x0
  4453c8:	cbz	x1, 4454b4 <ASN1_generate_nconf@plt+0x26b44>
  4453cc:	add	x1, sp, #0x38
  4453d0:	mov	x0, x20
  4453d4:	str	x2, [sp, #56]
  4453d8:	bl	41e0a0 <i2d_SSL_SESSION@plt>
  4453dc:	ldr	w1, [x19, #24]
  4453e0:	cmp	w0, w1
  4453e4:	b.ne	445424 <ASN1_generate_nconf@plt+0x26ab4>  // b.any
  4453e8:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4453ec:	add	x2, x2, #0x9b0
  4453f0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4453f4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4453f8:	add	x1, x1, #0xfb0
  4453fc:	ldr	x0, [x0, #56]
  445400:	ldr	x3, [x2, #176]
  445404:	str	x3, [x19, #32]
  445408:	str	x19, [x2, #176]
  44540c:	bl	419740 <BIO_printf@plt>
  445410:	mov	w0, #0x0                   	// #0
  445414:	ldp	x19, x20, [sp, #16]
  445418:	ldr	x21, [sp, #32]
  44541c:	ldp	x29, x30, [sp], #64
  445420:	ret
  445424:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445428:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44542c:	add	x1, x1, #0xf88
  445430:	ldr	x0, [x0, #56]
  445434:	bl	419740 <BIO_printf@plt>
  445438:	ldr	x0, [x19]
  44543c:	mov	x1, x21
  445440:	mov	w2, #0xde8                 	// #3560
  445444:	bl	41b1e0 <CRYPTO_free@plt>
  445448:	ldr	x0, [x19, #16]
  44544c:	mov	x1, x21
  445450:	mov	w2, #0xde9                 	// #3561
  445454:	bl	41b1e0 <CRYPTO_free@plt>
  445458:	mov	x1, x21
  44545c:	mov	x0, x19
  445460:	mov	w2, #0xdea                 	// #3562
  445464:	bl	41b1e0 <CRYPTO_free@plt>
  445468:	mov	w0, #0x0                   	// #0
  44546c:	ldp	x19, x20, [sp, #16]
  445470:	ldr	x21, [sp, #32]
  445474:	ldp	x29, x30, [sp], #64
  445478:	ret
  44547c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445480:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445484:	add	x1, x1, #0xf30
  445488:	ldr	x0, [x0, #56]
  44548c:	bl	419740 <BIO_printf@plt>
  445490:	mov	x0, x19
  445494:	mov	w2, #0xdd6                 	// #3542
  445498:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  44549c:	add	x1, x1, #0x558
  4454a0:	bl	41b1e0 <CRYPTO_free@plt>
  4454a4:	mov	w0, #0x0                   	// #0
  4454a8:	ldp	x19, x20, [sp, #16]
  4454ac:	ldp	x29, x30, [sp], #64
  4454b0:	ret
  4454b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4454b8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4454bc:	add	x1, x1, #0xf60
  4454c0:	ldr	x0, [x0, #56]
  4454c4:	bl	419740 <BIO_printf@plt>
  4454c8:	ldr	x0, [x19]
  4454cc:	mov	x1, x21
  4454d0:	mov	w2, #0xdde                 	// #3550
  4454d4:	bl	41b1e0 <CRYPTO_free@plt>
  4454d8:	ldr	x0, [x19, #16]
  4454dc:	mov	x1, x21
  4454e0:	mov	w2, #0xddf                 	// #3551
  4454e4:	bl	41b1e0 <CRYPTO_free@plt>
  4454e8:	mov	x1, x21
  4454ec:	mov	x0, x19
  4454f0:	mov	w2, #0xde0                 	// #3552
  4454f4:	bl	41b1e0 <CRYPTO_free@plt>
  4454f8:	mov	w0, #0x0                   	// #0
  4454fc:	ldp	x19, x20, [sp, #16]
  445500:	ldr	x21, [sp, #32]
  445504:	ldp	x29, x30, [sp], #64
  445508:	ret
  44550c:	nop
  445510:	stp	x29, x30, [sp, #-32]!
  445514:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  445518:	add	x1, x1, #0x170
  44551c:	mov	x29, sp
  445520:	stp	x19, x20, [sp, #16]
  445524:	bl	41b1c0 <BIO_new_file@plt>
  445528:	mov	x19, x0
  44552c:	cbz	x0, 44555c <ASN1_generate_nconf@plt+0x26bec>
  445530:	mov	x3, #0x0                   	// #0
  445534:	mov	x2, #0x0                   	// #0
  445538:	mov	x1, #0x0                   	// #0
  44553c:	bl	41d060 <PEM_read_bio_DHparams@plt>
  445540:	mov	x20, x0
  445544:	mov	x0, x19
  445548:	bl	41df00 <BIO_free@plt>
  44554c:	mov	x0, x20
  445550:	ldp	x19, x20, [sp, #16]
  445554:	ldp	x29, x30, [sp], #32
  445558:	ret
  44555c:	mov	x0, x19
  445560:	mov	x20, #0x0                   	// #0
  445564:	bl	41df00 <BIO_free@plt>
  445568:	mov	x0, x20
  44556c:	ldp	x19, x20, [sp, #16]
  445570:	ldp	x29, x30, [sp], #32
  445574:	ret
  445578:	stp	x29, x30, [sp, #-80]!
  44557c:	adrp	x4, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  445580:	mov	x29, sp
  445584:	stp	x21, x22, [sp, #32]
  445588:	mov	x21, x0
  44558c:	ldr	x22, [x4, #3984]
  445590:	stp	x19, x20, [sp, #16]
  445594:	mov	x19, x2
  445598:	mov	x20, x1
  44559c:	mov	x0, x22
  4455a0:	stp	x23, x24, [sp, #48]
  4455a4:	mov	x23, x3
  4455a8:	bl	41e440 <strlen@plt>
  4455ac:	cmp	x0, x19
  4455b0:	b.ne	445604 <ASN1_generate_nconf@plt+0x26c94>  // b.any
  4455b4:	mov	x2, x0
  4455b8:	mov	x1, x20
  4455bc:	mov	x0, x22
  4455c0:	bl	41c880 <memcmp@plt>
  4455c4:	mov	w19, w0
  4455c8:	cbnz	w0, 445604 <ASN1_generate_nconf@plt+0x26c94>
  4455cc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4455d0:	add	x20, x20, #0x9b0
  4455d4:	ldr	x0, [x20, #184]
  4455d8:	cbz	x0, 445624 <ASN1_generate_nconf@plt+0x26cb4>
  4455dc:	bl	41af10 <SSL_SESSION_up_ref@plt>
  4455e0:	mov	w19, #0x1                   	// #1
  4455e4:	ldr	x0, [x20, #184]
  4455e8:	str	x0, [x23]
  4455ec:	mov	w0, w19
  4455f0:	ldp	x19, x20, [sp, #16]
  4455f4:	ldp	x21, x22, [sp, #32]
  4455f8:	ldp	x23, x24, [sp, #48]
  4455fc:	ldp	x29, x30, [sp], #80
  445600:	ret
  445604:	mov	w19, #0x1                   	// #1
  445608:	str	xzr, [x23]
  44560c:	mov	w0, w19
  445610:	ldp	x19, x20, [sp, #16]
  445614:	ldp	x21, x22, [sp, #32]
  445618:	ldp	x23, x24, [sp, #48]
  44561c:	ldp	x29, x30, [sp], #80
  445620:	ret
  445624:	ldr	x0, [x20, #160]
  445628:	add	x1, sp, #0x48
  44562c:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  445630:	mov	x22, x0
  445634:	cbz	x0, 4456cc <ASN1_generate_nconf@plt+0x26d5c>
  445638:	mov	x0, x21
  44563c:	adrp	x1, 475000 <ASN1_generate_nconf@plt+0x56690>
  445640:	add	x1, x1, #0x1d0
  445644:	bl	41a6d0 <SSL_CIPHER_find@plt>
  445648:	mov	x20, x0
  44564c:	cbz	x0, 4456e8 <ASN1_generate_nconf@plt+0x26d78>
  445650:	bl	41a2e0 <SSL_SESSION_new@plt>
  445654:	mov	x24, x0
  445658:	cbz	x0, 44566c <ASN1_generate_nconf@plt+0x26cfc>
  44565c:	ldr	x2, [sp, #72]
  445660:	mov	x1, x22
  445664:	bl	41e000 <SSL_SESSION_set1_master_key@plt>
  445668:	cbnz	w0, 445684 <ASN1_generate_nconf@plt+0x26d14>
  44566c:	mov	x0, x22
  445670:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445674:	mov	w2, #0xe2                  	// #226
  445678:	add	x1, x1, #0x558
  44567c:	bl	41b1e0 <CRYPTO_free@plt>
  445680:	b	44560c <ASN1_generate_nconf@plt+0x26c9c>
  445684:	mov	x1, x20
  445688:	mov	x0, x24
  44568c:	bl	41dd90 <SSL_SESSION_set_cipher@plt>
  445690:	cbz	w0, 44566c <ASN1_generate_nconf@plt+0x26cfc>
  445694:	mov	x0, x21
  445698:	bl	41a0c0 <SSL_version@plt>
  44569c:	mov	w1, w0
  4456a0:	mov	x0, x24
  4456a4:	bl	41e020 <SSL_SESSION_set_protocol_version@plt>
  4456a8:	cbz	w0, 44566c <ASN1_generate_nconf@plt+0x26cfc>
  4456ac:	mov	x0, x22
  4456b0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4456b4:	mov	w2, #0xe5                  	// #229
  4456b8:	add	x1, x1, #0x558
  4456bc:	mov	w19, #0x1                   	// #1
  4456c0:	bl	41b1e0 <CRYPTO_free@plt>
  4456c4:	str	x24, [x23]
  4456c8:	b	44560c <ASN1_generate_nconf@plt+0x26c9c>
  4456cc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4456d0:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4456d4:	ldr	x2, [x20, #160]
  4456d8:	add	x1, x1, #0xf30
  4456dc:	ldr	x0, [x0, #56]
  4456e0:	bl	419740 <BIO_printf@plt>
  4456e4:	b	44560c <ASN1_generate_nconf@plt+0x26c9c>
  4456e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4456ec:	adrp	x1, 471000 <ASN1_generate_nconf@plt+0x52690>
  4456f0:	add	x1, x1, #0xfd0
  4456f4:	ldr	x0, [x0, #56]
  4456f8:	bl	419740 <BIO_printf@plt>
  4456fc:	mov	x0, x22
  445700:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445704:	mov	w2, #0xd9                  	// #217
  445708:	add	x1, x1, #0x558
  44570c:	bl	41b1e0 <CRYPTO_free@plt>
  445710:	b	44560c <ASN1_generate_nconf@plt+0x26c9c>
  445714:	nop
  445718:	sub	sp, sp, #0x290
  44571c:	stp	x29, x30, [sp, #16]
  445720:	add	x29, sp, #0x10
  445724:	stp	x19, x20, [sp, #32]
  445728:	adrp	x19, 476000 <ASN1_generate_nconf@plt+0x57690>
  44572c:	add	x19, x19, #0x558
  445730:	stp	x21, x22, [sp, #48]
  445734:	mov	w22, w0
  445738:	mov	w21, #0x1                   	// #1
  44573c:	stp	x23, x24, [sp, #64]
  445740:	mov	x23, x1
  445744:	stp	x25, x26, [sp, #80]
  445748:	stp	x27, x28, [sp, #96]
  44574c:	bl	41bb60 <TLS_server_method@plt>
  445750:	add	x4, sp, #0x210
  445754:	add	x5, sp, #0x220
  445758:	mov	w3, #0x8005                	// #32773
  44575c:	mov	w2, #0x3f1                 	// #1009
  445760:	mov	x1, x19
  445764:	stp	w3, w3, [x4, #-8]
  445768:	stp	w3, w3, [x4]
  44576c:	stp	xzr, xzr, [x5]
  445770:	stp	xzr, xzr, [x5, #16]
  445774:	str	x0, [sp, #168]
  445778:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  44577c:	add	x0, x0, #0x3b0
  445780:	str	w3, [sp, #536]
  445784:	str	xzr, [sp, #576]
  445788:	str	xzr, [sp, #584]
  44578c:	bl	41af90 <CRYPTO_strdup@plt>
  445790:	add	x6, sp, #0x250
  445794:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445798:	add	x20, x1, #0x9b0
  44579c:	str	w21, [sp, #540]
  4457a0:	str	wzr, [x1, #2480]
  4457a4:	stp	x0, xzr, [x6]
  4457a8:	str	xzr, [x20, #8]
  4457ac:	stp	xzr, xzr, [x6, #16]
  4457b0:	stp	wzr, wzr, [x20, #24]
  4457b4:	str	xzr, [x20, #32]
  4457b8:	stp	wzr, wzr, [x20, #56]
  4457bc:	str	wzr, [x20, #64]
  4457c0:	str	wzr, [x20, #84]
  4457c4:	stp	wzr, w22, [x20, #124]
  4457c8:	str	x23, [x20, #136]
  4457cc:	str	xzr, [x20, #152]
  4457d0:	str	xzr, [sp, #624]
  4457d4:	str	xzr, [sp, #632]
  4457d8:	str	xzr, [sp, #640]
  4457dc:	str	w21, [sp, #648]
  4457e0:	bl	41aaf0 <SSL_CONF_CTX_new@plt>
  4457e4:	mov	x24, x0
  4457e8:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  4457ec:	str	x0, [sp, #152]
  4457f0:	cmp	x24, #0x0
  4457f4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4457f8:	b.ne	4459e8 <ASN1_generate_nconf@plt+0x27078>  // b.any
  4457fc:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  445800:	mov	x26, #0x0                   	// #0
  445804:	add	x0, x0, #0xf88
  445808:	mov	x27, #0x0                   	// #0
  44580c:	mov	x28, #0x0                   	// #0
  445810:	mov	x25, #0x0                   	// #0
  445814:	stp	xzr, xzr, [sp, #112]
  445818:	stp	x0, xzr, [sp, #128]
  44581c:	str	xzr, [sp, #144]
  445820:	str	xzr, [sp, #160]
  445824:	ldr	x0, [x20, #32]
  445828:	adrp	x22, 41e000 <SSL_SESSION_set1_master_key@plt>
  44582c:	add	x22, x22, #0x260
  445830:	bl	419ba0 <SSL_CTX_free@plt>
  445834:	ldr	x0, [x20, #184]
  445838:	bl	419800 <SSL_SESSION_free@plt>
  44583c:	mov	x1, #0x0                   	// #0
  445840:	mov	x0, #0x0                   	// #0
  445844:	bl	460088 <ASN1_generate_nconf@plt+0x41718>
  445848:	mov	x0, x28
  44584c:	bl	41e260 <X509_free@plt>
  445850:	ldr	x0, [sp, #120]
  445854:	adrp	x1, 41d000 <BIO_test_flags@plt>
  445858:	add	x1, x1, #0x10
  44585c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  445860:	ldr	x0, [sp, #112]
  445864:	bl	41e260 <X509_free@plt>
  445868:	ldr	x0, [sp, #160]
  44586c:	bl	41d9c0 <EVP_PKEY_free@plt>
  445870:	mov	x0, x25
  445874:	bl	41d9c0 <EVP_PKEY_free@plt>
  445878:	ldr	x0, [sp, #552]
  44587c:	mov	x1, x22
  445880:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  445884:	ldr	x0, [sp, #560]
  445888:	mov	x1, x22
  44588c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  445890:	ldr	x0, [sp, #576]
  445894:	mov	x1, x19
  445898:	mov	w2, #0x87d                 	// #2173
  44589c:	bl	41b1e0 <CRYPTO_free@plt>
  4458a0:	ldr	x0, [sp, #568]
  4458a4:	mov	x1, x19
  4458a8:	mov	w2, #0x87e                 	// #2174
  4458ac:	bl	41b1e0 <CRYPTO_free@plt>
  4458b0:	ldr	x0, [sp, #584]
  4458b4:	mov	x1, x19
  4458b8:	mov	w2, #0x87f                 	// #2175
  4458bc:	bl	41b1e0 <CRYPTO_free@plt>
  4458c0:	ldr	x0, [sp, #592]
  4458c4:	mov	x1, x19
  4458c8:	mov	w2, #0x880                 	// #2176
  4458cc:	bl	41b1e0 <CRYPTO_free@plt>
  4458d0:	ldr	x0, [sp, #152]
  4458d4:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  4458d8:	ldr	x22, [x20, #176]
  4458dc:	cbz	x22, 445918 <ASN1_generate_nconf@plt+0x26fa8>
  4458e0:	ldr	x0, [x22]
  4458e4:	mov	x1, x19
  4458e8:	mov	w2, #0xe27                 	// #3623
  4458ec:	bl	41b1e0 <CRYPTO_free@plt>
  4458f0:	ldr	x0, [x22, #16]
  4458f4:	mov	x1, x19
  4458f8:	mov	w2, #0xe28                 	// #3624
  4458fc:	bl	41b1e0 <CRYPTO_free@plt>
  445900:	mov	x0, x22
  445904:	mov	x1, x19
  445908:	ldr	x22, [x22, #32]
  44590c:	mov	w2, #0xe2b                 	// #3627
  445910:	bl	41b1e0 <CRYPTO_free@plt>
  445914:	cbnz	x22, 4458e0 <ASN1_generate_nconf@plt+0x26f70>
  445918:	ldr	x0, [sp, #128]
  44591c:	mov	x1, x19
  445920:	mov	w2, #0x883                 	// #2179
  445924:	str	xzr, [x20, #176]
  445928:	add	x22, x0, #0x10
  44592c:	ldr	x0, [x0, #32]
  445930:	bl	41b1e0 <CRYPTO_free@plt>
  445934:	ldr	x0, [x22, #32]
  445938:	mov	x1, x19
  44593c:	mov	w2, #0x884                 	// #2180
  445940:	bl	41b1e0 <CRYPTO_free@plt>
  445944:	ldr	x0, [x22, #24]
  445948:	mov	x1, x19
  44594c:	mov	w2, #0x885                 	// #2181
  445950:	bl	41b1e0 <CRYPTO_free@plt>
  445954:	ldr	x0, [x20, #152]
  445958:	bl	419ba0 <SSL_CTX_free@plt>
  44595c:	mov	x0, x26
  445960:	bl	41e260 <X509_free@plt>
  445964:	mov	x0, x27
  445968:	bl	41d9c0 <EVP_PKEY_free@plt>
  44596c:	ldr	x0, [sp, #600]
  445970:	mov	x1, x19
  445974:	mov	w2, #0x88a                 	// #2186
  445978:	bl	41b1e0 <CRYPTO_free@plt>
  44597c:	ldr	x0, [sp, #616]
  445980:	mov	x1, x19
  445984:	mov	w2, #0x88c                 	// #2188
  445988:	bl	41b1e0 <CRYPTO_free@plt>
  44598c:	ldr	x0, [sp, #544]
  445990:	bl	45f440 <ASN1_generate_nconf@plt+0x40ad0>
  445994:	ldr	x0, [sp, #136]
  445998:	bl	41ddd0 <OPENSSL_sk_free@plt>
  44599c:	mov	x0, x24
  4459a0:	bl	41b220 <SSL_CONF_CTX_free@plt>
  4459a4:	ldr	x0, [sp, #144]
  4459a8:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4459ac:	ldr	x0, [x20, #8]
  4459b0:	bl	41df00 <BIO_free@plt>
  4459b4:	str	xzr, [x20, #8]
  4459b8:	ldr	x0, [x20, #72]
  4459bc:	bl	41df00 <BIO_free@plt>
  4459c0:	str	xzr, [x20, #72]
  4459c4:	mov	w0, w21
  4459c8:	ldp	x29, x30, [sp, #16]
  4459cc:	ldp	x19, x20, [sp, #32]
  4459d0:	ldp	x21, x22, [sp, #48]
  4459d4:	ldp	x23, x24, [sp, #64]
  4459d8:	ldp	x25, x26, [sp, #80]
  4459dc:	ldp	x27, x28, [sp, #96]
  4459e0:	add	sp, sp, #0x290
  4459e4:	ret
  4459e8:	mov	w1, #0x9                   	// #9
  4459ec:	mov	x0, x24
  4459f0:	adrp	x27, 478000 <ASN1_generate_nconf@plt+0x59690>
  4459f4:	bl	41a000 <SSL_CONF_CTX_set_flags@plt>
  4459f8:	add	x27, x27, #0x3c8
  4459fc:	mov	x1, x23
  445a00:	mov	w0, w22
  445a04:	mov	x2, x27
  445a08:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  445a0c:	stp	xzr, x0, [sp, #224]
  445a10:	mov	w1, #0xffffffff            	// #-1
  445a14:	adrp	x0, 476000 <ASN1_generate_nconf@plt+0x57690>
  445a18:	add	x0, x0, #0xfd8
  445a1c:	stp	wzr, w1, [sp, #208]
  445a20:	adrp	x25, 478000 <ASN1_generate_nconf@plt+0x59690>
  445a24:	str	w1, [sp, #404]
  445a28:	adrp	x28, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  445a2c:	str	w1, [sp, #496]
  445a30:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  445a34:	add	x1, x1, #0x660
  445a38:	stp	x1, x0, [sp, #240]
  445a3c:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  445a40:	add	x0, x0, #0xf88
  445a44:	str	x0, [sp, #128]
  445a48:	add	x0, sp, #0x170
  445a4c:	add	x25, x25, #0x2e0
  445a50:	add	x28, x28, #0x500
  445a54:	str	xzr, [sp, #112]
  445a58:	str	xzr, [sp, #160]
  445a5c:	mov	w26, #0x0                   	// #0
  445a60:	str	wzr, [sp, #176]
  445a64:	mov	w23, #0x0                   	// #0
  445a68:	stp	wzr, w21, [sp, #192]
  445a6c:	mov	w22, #0x0                   	// #0
  445a70:	str	xzr, [sp, #200]
  445a74:	mov	w21, #0x0                   	// #0
  445a78:	str	wzr, [sp, #220]
  445a7c:	stp	xzr, xzr, [sp, #288]
  445a80:	str	wzr, [sp, #304]
  445a84:	str	wzr, [sp, #308]
  445a88:	str	wzr, [sp, #312]
  445a8c:	stp	xzr, xzr, [sp, #320]
  445a90:	stp	xzr, xzr, [sp, #384]
  445a94:	str	wzr, [sp, #400]
  445a98:	stp	xzr, xzr, [sp, #408]
  445a9c:	str	xzr, [sp, #424]
  445aa0:	str	wzr, [sp, #464]
  445aa4:	stp	xzr, xzr, [sp, #480]
  445aa8:	str	xzr, [sp, #376]
  445aac:	stp	wzr, wzr, [x0, #-8]
  445ab0:	stp	wzr, wzr, [x0]
  445ab4:	str	xzr, [sp, #120]
  445ab8:	stp	xzr, xzr, [sp, #136]
  445abc:	str	wzr, [sp, #188]
  445ac0:	str	wzr, [sp, #216]
  445ac4:	str	wzr, [sp, #256]
  445ac8:	str	wzr, [sp, #260]
  445acc:	str	xzr, [sp, #264]
  445ad0:	stp	xzr, xzr, [sp, #272]
  445ad4:	str	wzr, [sp, #316]
  445ad8:	str	xzr, [sp, #336]
  445adc:	str	wzr, [sp, #344]
  445ae0:	str	wzr, [sp, #348]
  445ae4:	str	xzr, [sp, #352]
  445ae8:	stp	xzr, xzr, [sp, #432]
  445aec:	stp	xzr, xzr, [sp, #448]
  445af0:	str	wzr, [sp, #468]
  445af4:	str	xzr, [sp, #472]
  445af8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  445afc:	cbz	w0, 445bc4 <ASN1_generate_nconf@plt+0x27254>
  445b00:	and	w1, w0, #0xfffffffb
  445b04:	cmp	w1, #0x53
  445b08:	b.eq	445b64 <ASN1_generate_nconf@plt+0x271f4>  // b.none
  445b0c:	sub	w1, w0, #0x54
  445b10:	and	w1, w1, #0xfffffffb
  445b14:	cmp	w1, #0x2
  445b18:	b.ls	445b64 <ASN1_generate_nconf@plt+0x271f4>  // b.plast
  445b1c:	sub	w1, w0, #0xbb9
  445b20:	and	w2, w21, #0x1
  445b24:	cmp	w1, #0x4
  445b28:	b.hi	445b80 <ASN1_generate_nconf@plt+0x27210>  // b.pmore
  445b2c:	cbz	w21, 44662c <ASN1_generate_nconf@plt+0x27cbc>
  445b30:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  445b34:	add	x1, x1, #0x490
  445b38:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445b3c:	mov	x26, #0x0                   	// #0
  445b40:	ldr	x0, [x0, #56]
  445b44:	mov	x27, #0x0                   	// #0
  445b48:	mov	w21, #0x1                   	// #1
  445b4c:	mov	x28, #0x0                   	// #0
  445b50:	mov	x25, #0x0                   	// #0
  445b54:	stp	xzr, xzr, [sp, #112]
  445b58:	bl	419740 <BIO_printf@plt>
  445b5c:	str	xzr, [sp, #160]
  445b60:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  445b64:	cmp	w21, #0x1
  445b68:	b.eq	445d5c <ASN1_generate_nconf@plt+0x273ec>  // b.none
  445b6c:	sub	w1, w0, #0xbb9
  445b70:	cmp	w1, #0x4
  445b74:	b.ls	445b30 <ASN1_generate_nconf@plt+0x271c0>  // b.plast
  445b78:	mov	w21, #0x1                   	// #1
  445b7c:	mov	w2, w21
  445b80:	cmp	w26, #0x0
  445b84:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  445b88:	b.ne	445b30 <ASN1_generate_nconf@plt+0x271c0>  // b.any
  445b8c:	cmp	w0, #0x70
  445b90:	b.gt	445c90 <ASN1_generate_nconf@plt+0x27320>
  445b94:	cmn	w0, #0x1
  445b98:	b.lt	445af8 <ASN1_generate_nconf@plt+0x27188>  // b.tstop
  445b9c:	add	w0, w0, #0x1
  445ba0:	cmp	w0, #0x71
  445ba4:	b.hi	445af8 <ASN1_generate_nconf@plt+0x27188>  // b.pmore
  445ba8:	ldrh	w0, [x25, w0, uxtw #1]
  445bac:	adr	x1, 445bb8 <ASN1_generate_nconf@plt+0x27248>
  445bb0:	add	x0, x1, w0, sxth #2
  445bb4:	br	x0
  445bb8:	mov	w23, #0x1                   	// #1
  445bbc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  445bc0:	cbnz	w0, 445b00 <ASN1_generate_nconf@plt+0x27190>
  445bc4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  445bc8:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  445bcc:	ldr	w0, [sp, #176]
  445bd0:	cmp	w0, #0x304
  445bd4:	ldr	x0, [sp, #200]
  445bd8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  445bdc:	b.ne	446b68 <ASN1_generate_nconf@plt+0x281f8>  // b.any
  445be0:	ldr	w0, [x20, #124]
  445be4:	cbz	w0, 4465f0 <ASN1_generate_nconf@plt+0x27c80>
  445be8:	ldr	w1, [sp, #196]
  445bec:	cmp	w1, #0x2
  445bf0:	b.eq	446c28 <ASN1_generate_nconf@plt+0x282b8>  // b.none
  445bf4:	ldr	w1, [x20, #112]
  445bf8:	cbnz	w1, 446b88 <ASN1_generate_nconf@plt+0x28218>
  445bfc:	ldr	w1, [sp, #188]
  445c00:	cmp	w1, #0x1
  445c04:	cset	w1, eq  // eq = none
  445c08:	str	w1, [sp, #500]
  445c0c:	ldr	w1, [x20, #80]
  445c10:	cbz	w1, 446658 <ASN1_generate_nconf@plt+0x27ce8>
  445c14:	ldr	w1, [sp, #260]
  445c18:	cmp	w0, #0x0
  445c1c:	cset	w0, gt
  445c20:	orr	w0, w0, w1
  445c24:	cbz	w0, 446658 <ASN1_generate_nconf@plt+0x27ce8>
  445c28:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  445c2c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445c30:	add	x1, x1, #0x158
  445c34:	mov	x26, #0x0                   	// #0
  445c38:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  445c3c:	mov	w22, #0x1                   	// #1
  445c40:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445c44:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445c48:	add	x2, sp, #0x218
  445c4c:	mov	x1, #0x2                   	// #2
  445c50:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  445c54:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445c58:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445c5c:	ldr	x0, [x2, #56]
  445c60:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  445c64:	ldr	x2, [sp, #232]
  445c68:	add	x1, x1, #0xd68
  445c6c:	mov	x26, #0x0                   	// #0
  445c70:	mov	x27, #0x0                   	// #0
  445c74:	mov	w21, #0x1                   	// #1
  445c78:	bl	419740 <BIO_printf@plt>
  445c7c:	mov	x28, #0x0                   	// #0
  445c80:	mov	x25, #0x0                   	// #0
  445c84:	stp	xzr, xzr, [sp, #112]
  445c88:	str	xzr, [sp, #160]
  445c8c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  445c90:	cmp	w0, #0x5de
  445c94:	b.gt	445cbc <ASN1_generate_nconf@plt+0x2734c>
  445c98:	cmp	w0, #0x5dc
  445c9c:	b.gt	446634 <ASN1_generate_nconf@plt+0x27cc4>
  445ca0:	sub	w1, w0, #0x3e9
  445ca4:	cmp	w1, #0x5
  445ca8:	b.hi	445af8 <ASN1_generate_nconf@plt+0x27188>  // b.pmore
  445cac:	add	x1, sp, #0x220
  445cb0:	bl	45f600 <ASN1_generate_nconf@plt+0x40c90>
  445cb4:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445cb8:	b	445f6c <ASN1_generate_nconf@plt+0x275fc>
  445cbc:	cmp	w0, #0x7ee
  445cc0:	b.gt	445ce8 <ASN1_generate_nconf@plt+0x27378>
  445cc4:	cmp	w0, #0x7d0
  445cc8:	b.le	445af8 <ASN1_generate_nconf@plt+0x27188>
  445ccc:	ldr	x1, [sp, #152]
  445cd0:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  445cd4:	cbz	w0, 445f6c <ASN1_generate_nconf@plt+0x275fc>
  445cd8:	ldr	w0, [sp, #256]
  445cdc:	add	w0, w0, #0x1
  445ce0:	str	w0, [sp, #256]
  445ce4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445ce8:	cmp	w1, #0x1d
  445cec:	b.hi	445af8 <ASN1_generate_nconf@plt+0x27188>  // b.pmore
  445cf0:	ldr	x0, [sp, #136]
  445cf4:	cbz	x0, 446c04 <ASN1_generate_nconf@plt+0x28294>
  445cf8:	bl	45d1c0 <ASN1_generate_nconf@plt+0x3e850>
  445cfc:	mov	x1, x0
  445d00:	ldr	x0, [sp, #136]
  445d04:	bl	41cf70 <OPENSSL_sk_push@plt>
  445d08:	cbz	w0, 445d20 <ASN1_generate_nconf@plt+0x273b0>
  445d0c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445d10:	mov	x1, x0
  445d14:	ldr	x0, [sp, #136]
  445d18:	bl	41cf70 <OPENSSL_sk_push@plt>
  445d1c:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445d20:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445d24:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  445d28:	ldr	x2, [sp, #232]
  445d2c:	add	x1, x1, #0xd48
  445d30:	ldr	x0, [x0, #56]
  445d34:	mov	x26, #0x0                   	// #0
  445d38:	mov	x27, #0x0                   	// #0
  445d3c:	mov	w21, #0x1                   	// #1
  445d40:	mov	x28, #0x0                   	// #0
  445d44:	mov	x25, #0x0                   	// #0
  445d48:	str	xzr, [sp, #112]
  445d4c:	bl	419740 <BIO_printf@plt>
  445d50:	str	xzr, [sp, #120]
  445d54:	str	xzr, [sp, #160]
  445d58:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  445d5c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445d60:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  445d64:	mov	x26, #0x0                   	// #0
  445d68:	add	x1, x1, #0x468
  445d6c:	ldr	x0, [x0, #56]
  445d70:	mov	x27, #0x0                   	// #0
  445d74:	mov	x28, #0x0                   	// #0
  445d78:	mov	x25, #0x0                   	// #0
  445d7c:	stp	xzr, xzr, [sp, #112]
  445d80:	bl	419740 <BIO_printf@plt>
  445d84:	str	xzr, [sp, #160]
  445d88:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  445d8c:	mov	x0, x27
  445d90:	mov	x26, #0x0                   	// #0
  445d94:	mov	x27, #0x0                   	// #0
  445d98:	mov	w21, #0x0                   	// #0
  445d9c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  445da0:	b	445c7c <ASN1_generate_nconf@plt+0x2730c>
  445da4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445da8:	mov	w1, #0x1                   	// #1
  445dac:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  445db0:	str	x0, [sp, #144]
  445db4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445db8:	ldr	w0, [sp, #188]
  445dbc:	cmp	w0, #0x1
  445dc0:	b.eq	446b9c <ASN1_generate_nconf@plt+0x2822c>  // b.none
  445dc4:	mov	w0, #0x2                   	// #2
  445dc8:	str	w0, [sp, #188]
  445dcc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445dd0:	ldr	w0, [sp, #188]
  445dd4:	cmp	w0, #0x1
  445dd8:	b.eq	446bd0 <ASN1_generate_nconf@plt+0x28260>  // b.none
  445ddc:	mov	w0, #0xa                   	// #10
  445de0:	str	w0, [sp, #188]
  445de4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445de8:	ldr	w1, [sp, #188]
  445dec:	mov	w2, #0x47a                 	// #1146
  445df0:	ldr	x0, [sp, #592]
  445df4:	cmp	w1, #0x1
  445df8:	csel	w1, w1, wzr, ne  // ne = any
  445dfc:	str	w1, [sp, #188]
  445e00:	mov	x1, x19
  445e04:	bl	41b1e0 <CRYPTO_free@plt>
  445e08:	str	xzr, [sp, #592]
  445e0c:	ldr	x0, [sp, #584]
  445e10:	mov	x1, x19
  445e14:	mov	w2, #0x47b                 	// #1147
  445e18:	bl	41b1e0 <CRYPTO_free@plt>
  445e1c:	str	xzr, [sp, #584]
  445e20:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445e24:	add	x2, sp, #0x250
  445e28:	add	x1, sp, #0x248
  445e2c:	mov	w3, #0x1                   	// #1
  445e30:	bl	419a60 <BIO_parse_hostserv@plt>
  445e34:	cmp	w0, #0x0
  445e38:	b.gt	445af8 <ASN1_generate_nconf@plt+0x27188>
  445e3c:	ldr	x2, [sp, #592]
  445e40:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  445e44:	add	x1, x1, #0x18
  445e48:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445e4c:	ldr	x0, [x0, #56]
  445e50:	mov	x26, #0x0                   	// #0
  445e54:	b	445d38 <ASN1_generate_nconf@plt+0x273c8>
  445e58:	ldr	w1, [sp, #188]
  445e5c:	mov	w2, #0x46b                 	// #1131
  445e60:	ldr	x0, [sp, #592]
  445e64:	cmp	w1, #0x1
  445e68:	csel	w1, w1, wzr, ne  // ne = any
  445e6c:	str	w1, [sp, #188]
  445e70:	mov	x1, x19
  445e74:	bl	41b1e0 <CRYPTO_free@plt>
  445e78:	str	xzr, [sp, #592]
  445e7c:	ldr	x0, [sp, #584]
  445e80:	mov	x1, x19
  445e84:	mov	w2, #0x46c                 	// #1132
  445e88:	bl	41b1e0 <CRYPTO_free@plt>
  445e8c:	str	xzr, [sp, #584]
  445e90:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445e94:	add	x2, sp, #0x250
  445e98:	mov	w3, #0x1                   	// #1
  445e9c:	mov	x1, #0x0                   	// #0
  445ea0:	bl	419a60 <BIO_parse_hostserv@plt>
  445ea4:	cmp	w0, #0x0
  445ea8:	b.gt	445af8 <ASN1_generate_nconf@plt+0x27188>
  445eac:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  445eb0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445eb4:	add	x1, x1, #0xfe8
  445eb8:	ldr	x2, [sp, #592]
  445ebc:	b	445e4c <ASN1_generate_nconf@plt+0x274dc>
  445ec0:	ldr	x0, [sp, #584]
  445ec4:	mov	w3, #0x1                   	// #1
  445ec8:	mov	x1, x19
  445ecc:	mov	w2, #0x486                 	// #1158
  445ed0:	str	w3, [sp, #188]
  445ed4:	bl	41b1e0 <CRYPTO_free@plt>
  445ed8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445edc:	mov	x1, x19
  445ee0:	mov	w2, #0x486                 	// #1158
  445ee4:	bl	41af90 <CRYPTO_strdup@plt>
  445ee8:	mov	x1, x0
  445eec:	ldr	x0, [sp, #592]
  445ef0:	mov	w2, #0x487                 	// #1159
  445ef4:	str	x1, [sp, #584]
  445ef8:	mov	x1, x19
  445efc:	bl	41b1e0 <CRYPTO_free@plt>
  445f00:	str	xzr, [sp, #592]
  445f04:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445f08:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445f0c:	mov	w2, #0xa                   	// #10
  445f10:	mov	x1, #0x0                   	// #0
  445f14:	bl	41d2c0 <strtol@plt>
  445f18:	str	w0, [sp, #496]
  445f1c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445f20:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445f24:	mov	w1, #0x5                   	// #5
  445f28:	mov	w2, #0xa                   	// #10
  445f2c:	str	w1, [sp, #220]
  445f30:	mov	x1, #0x0                   	// #0
  445f34:	bl	41d2c0 <strtol@plt>
  445f38:	str	w0, [x28]
  445f3c:	ldr	w1, [x20, #28]
  445f40:	cbnz	w1, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445f44:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445f48:	mov	w2, w0
  445f4c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  445f50:	add	x1, x1, #0x4c8
  445f54:	ldr	x0, [x3, #56]
  445f58:	bl	419740 <BIO_printf@plt>
  445f5c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445f60:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445f64:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  445f68:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445f6c:	mov	x26, #0x0                   	// #0
  445f70:	mov	x27, #0x0                   	// #0
  445f74:	mov	w21, #0x1                   	// #1
  445f78:	b	445c7c <ASN1_generate_nconf@plt+0x2730c>
  445f7c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445f80:	mov	w1, #0x7                   	// #7
  445f84:	mov	w2, #0xa                   	// #10
  445f88:	str	w1, [sp, #220]
  445f8c:	mov	x1, #0x0                   	// #0
  445f90:	bl	41d2c0 <strtol@plt>
  445f94:	str	w0, [x28]
  445f98:	ldr	w1, [x20, #28]
  445f9c:	cbnz	w1, 445af8 <ASN1_generate_nconf@plt+0x27188>
  445fa0:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  445fa4:	mov	w2, w0
  445fa8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  445fac:	add	x1, x1, #0x48
  445fb0:	ldr	x0, [x3, #56]
  445fb4:	bl	419740 <BIO_printf@plt>
  445fb8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445fbc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445fc0:	str	x0, [sp, #472]
  445fc4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445fc8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445fcc:	str	x0, [sp, #240]
  445fd0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445fd4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445fd8:	str	x0, [sp, #120]
  445fdc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445fe0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445fe4:	str	x0, [sp, #408]
  445fe8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  445fec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  445ff0:	add	x2, sp, #0x208
  445ff4:	mov	x1, #0x2                   	// #2
  445ff8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  445ffc:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  446000:	b	445c58 <ASN1_generate_nconf@plt+0x272e8>
  446004:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446008:	str	x0, [sp, #160]
  44600c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446010:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446014:	add	x2, sp, #0x20c
  446018:	mov	x1, #0x7be                 	// #1982
  44601c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  446020:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  446024:	b	445c58 <ASN1_generate_nconf@plt+0x272e8>
  446028:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44602c:	str	x0, [sp, #280]
  446030:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446034:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446038:	str	x0, [sp, #328]
  44603c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446040:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446044:	str	x0, [sp, #352]
  446048:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44604c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446050:	add	x2, sp, #0x210
  446054:	mov	x1, #0x2                   	// #2
  446058:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  44605c:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  446060:	b	445c58 <ASN1_generate_nconf@plt+0x272e8>
  446064:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446068:	str	x0, [sp, #112]
  44606c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446070:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446074:	add	x2, sp, #0x214
  446078:	mov	x1, #0x2                   	// #2
  44607c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  446080:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  446084:	b	445c58 <ASN1_generate_nconf@plt+0x272e8>
  446088:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44608c:	str	x0, [sp, #272]
  446090:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446094:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446098:	str	x0, [sp, #424]
  44609c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460a0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4460a4:	str	x0, [sp, #416]
  4460a8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460ac:	mov	w0, #0x1                   	// #1
  4460b0:	str	w0, [sp, #344]
  4460b4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4460bc:	str	x0, [sp, #336]
  4460c0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460c4:	mov	w0, #0x1                   	// #1
  4460c8:	str	w0, [sp, #364]
  4460cc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4460d4:	str	x0, [sp, #432]
  4460d8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460dc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4460e0:	str	x0, [sp, #448]
  4460e4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460e8:	mov	w0, #0x1                   	// #1
  4460ec:	str	w0, [sp, #348]
  4460f0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4460f4:	mov	w0, #0x1                   	// #1
  4460f8:	str	w0, [sp, #360]
  4460fc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446100:	mov	w0, #0x1                   	// #1
  446104:	str	w0, [x28, #12]
  446108:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44610c:	mov	w0, #0x1                   	// #1
  446110:	str	w0, [x28, #4]
  446114:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446118:	mov	w0, #0x1                   	// #1
  44611c:	str	w0, [sp, #316]
  446120:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446124:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446128:	str	x0, [sp, #264]
  44612c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446130:	mov	w0, #0x1                   	// #1
  446134:	str	w0, [sp, #368]
  446138:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44613c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446140:	str	x0, [sp, #440]
  446144:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446148:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44614c:	str	x0, [sp, #456]
  446150:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446154:	mov	w0, #0x1                   	// #1
  446158:	str	w0, [x20, #24]
  44615c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446160:	mov	w0, #0x1                   	// #1
  446164:	str	w0, [x20, #24]
  446168:	str	w0, [x20, #56]
  44616c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446170:	mov	w0, #0x1                   	// #1
  446174:	str	w0, [x20, #144]
  446178:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44617c:	str	wzr, [x20, #144]
  446180:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446184:	mov	w0, #0x1                   	// #1
  446188:	str	w0, [x20, #60]
  44618c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446190:	mov	w0, #0x1                   	// #1
  446194:	str	w0, [x20, #40]
  446198:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44619c:	mov	w0, #0x1                   	// #1
  4461a0:	str	w0, [sp, #208]
  4461a4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4461a8:	ldr	x1, [sp, #128]
  4461ac:	mov	w0, #0x1                   	// #1
  4461b0:	str	w0, [sp, #208]
  4461b4:	str	w0, [x1, #60]
  4461b8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4461bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4461c0:	mov	w1, #0x1                   	// #1
  4461c4:	mov	w2, #0xa                   	// #10
  4461c8:	str	w1, [sp, #208]
  4461cc:	mov	x1, #0x0                   	// #0
  4461d0:	bl	41d2c0 <strtol@plt>
  4461d4:	ldr	x1, [sp, #128]
  4461d8:	str	w0, [x1, #16]
  4461dc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4461e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4461e4:	ldr	x1, [sp, #128]
  4461e8:	add	x4, x1, #0x38
  4461ec:	add	x3, x1, #0x28
  4461f0:	add	x2, x1, #0x30
  4461f4:	add	x1, x1, #0x20
  4461f8:	bl	41beb0 <OCSP_parse_url@plt>
  4461fc:	cbz	w0, 446e28 <ASN1_generate_nconf@plt+0x284b8>
  446200:	mov	w0, #0x1                   	// #1
  446204:	str	w0, [sp, #208]
  446208:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44620c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446210:	ldr	x1, [sp, #128]
  446214:	str	x0, [x1, #24]
  446218:	mov	w0, #0x1                   	// #1
  44621c:	str	w0, [sp, #208]
  446220:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446224:	mov	w0, #0x1                   	// #1
  446228:	str	w0, [x20, #64]
  44622c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446230:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446234:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  446238:	add	x1, x1, #0x8a8
  44623c:	bl	41b1c0 <BIO_new_file@plt>
  446240:	str	x0, [x20, #72]
  446244:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446248:	mov	w0, #0x1                   	// #1
  44624c:	str	w0, [sp, #216]
  446250:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446254:	mov	w0, #0x2                   	// #2
  446258:	str	w0, [sp, #216]
  44625c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446260:	mov	w0, #0x1                   	// #1
  446264:	str	w0, [sp, #372]
  446268:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44626c:	mov	w0, #0x1                   	// #1
  446270:	str	w0, [x20, #120]
  446274:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446278:	mov	w0, #0x1                   	// #1
  44627c:	str	w0, [x20, #28]
  446280:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446284:	mov	w0, #0x1                   	// #1
  446288:	str	w0, [x20]
  44628c:	str	w0, [x28, #4]
  446290:	str	w0, [x20, #28]
  446294:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446298:	mov	w0, #0x1                   	// #1
  44629c:	str	w0, [sp, #468]
  4462a0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4462a4:	mov	w0, #0x1                   	// #1
  4462a8:	str	w0, [sp, #464]
  4462ac:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4462b0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4462b4:	ldr	x1, [sp, #128]
  4462b8:	str	x0, [x1, #8]
  4462bc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4462c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4462c4:	str	x0, [sp, #480]
  4462c8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4462cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4462d0:	str	x0, [x20, #160]
  4462d4:	str	x0, [sp, #504]
  4462d8:	ldrb	w1, [x0]
  4462dc:	str	w1, [sp, #500]
  4462e0:	cbz	w1, 445af8 <ASN1_generate_nconf@plt+0x27188>
  4462e4:	bl	41a8c0 <__ctype_b_loc@plt>
  4462e8:	ldr	x2, [sp, #504]
  4462ec:	ldr	w1, [sp, #500]
  4462f0:	ldr	x4, [x0]
  4462f4:	mov	x3, x2
  4462f8:	ubfiz	x1, x1, #1, #8
  4462fc:	ldrh	w0, [x4, x1]
  446300:	tbz	w0, #12, 446640 <ASN1_generate_nconf@plt+0x27cd0>
  446304:	ldrb	w1, [x3, #1]!
  446308:	cbnz	w1, 4462f8 <ASN1_generate_nconf@plt+0x27988>
  44630c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446310:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446314:	str	x0, [sp, #320]
  446318:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44631c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446320:	str	x0, [sp, #296]
  446324:	ldr	w1, [sp, #176]
  446328:	mov	w0, #0x301                 	// #769
  44632c:	cmp	w1, #0x301
  446330:	csel	w0, w1, w0, ge  // ge = tcont
  446334:	str	w0, [sp, #176]
  446338:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44633c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446340:	str	x0, [sp, #384]
  446344:	ldr	w1, [sp, #176]
  446348:	mov	w0, #0x301                 	// #769
  44634c:	cmp	w1, #0x301
  446350:	csel	w0, w1, w0, ge  // ge = tcont
  446354:	str	w0, [sp, #176]
  446358:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44635c:	mov	w0, #0x1                   	// #1
  446360:	str	w0, [sp, #260]
  446364:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446368:	mov	w0, #0x1                   	// #1
  44636c:	str	w0, [x20, #124]
  446370:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446374:	mov	w0, #0x2                   	// #2
  446378:	str	w0, [x20, #124]
  44637c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446380:	mov	w0, #0x3                   	// #3
  446384:	str	w0, [x20, #124]
  446388:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44638c:	mov	w0, #0x1                   	// #1
  446390:	str	w0, [x20, #84]
  446394:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446398:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44639c:	str	x0, [sp, #376]
  4463a0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4463a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4463a8:	mov	w2, #0xa                   	// #10
  4463ac:	mov	x1, #0x0                   	// #0
  4463b0:	bl	41d2c0 <strtol@plt>
  4463b4:	str	w0, [sp, #312]
  4463b8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4463bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4463c0:	mov	w2, #0xa                   	// #10
  4463c4:	mov	x1, #0x0                   	// #0
  4463c8:	bl	41d2c0 <strtol@plt>
  4463cc:	str	w0, [sp, #308]
  4463d0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4463d4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4463d8:	mov	w2, #0xa                   	// #10
  4463dc:	mov	x1, #0x0                   	// #0
  4463e0:	bl	41d2c0 <strtol@plt>
  4463e4:	str	w0, [sp, #304]
  4463e8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4463ec:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4463f0:	mov	w2, #0xa                   	// #10
  4463f4:	mov	x1, #0x0                   	// #0
  4463f8:	bl	41d2c0 <strtol@plt>
  4463fc:	str	w0, [sp, #400]
  446400:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446404:	mov	w0, #0x300                 	// #768
  446408:	str	w0, [sp, #176]
  44640c:	str	w0, [sp, #192]
  446410:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446414:	mov	w0, #0x304                 	// #772
  446418:	str	w0, [sp, #176]
  44641c:	str	w0, [sp, #192]
  446420:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446424:	mov	w0, #0x303                 	// #771
  446428:	str	w0, [sp, #176]
  44642c:	str	w0, [sp, #192]
  446430:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446434:	mov	w0, #0x302                 	// #770
  446438:	str	w0, [sp, #176]
  44643c:	str	w0, [sp, #192]
  446440:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446444:	mov	w0, #0x301                 	// #769
  446448:	str	w0, [sp, #176]
  44644c:	str	w0, [sp, #192]
  446450:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446454:	bl	41ac30 <DTLS_server_method@plt>
  446458:	str	x0, [sp, #168]
  44645c:	mov	w0, #0x2                   	// #2
  446460:	str	w0, [sp, #196]
  446464:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446468:	bl	41ac30 <DTLS_server_method@plt>
  44646c:	str	x0, [sp, #168]
  446470:	mov	w1, #0x2                   	// #2
  446474:	mov	w0, #0xfeff                	// #65279
  446478:	str	w0, [sp, #176]
  44647c:	str	w0, [sp, #192]
  446480:	str	w1, [sp, #196]
  446484:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446488:	bl	41ac30 <DTLS_server_method@plt>
  44648c:	str	x0, [sp, #168]
  446490:	mov	w1, #0x2                   	// #2
  446494:	mov	w0, #0xfefd                	// #65277
  446498:	str	w0, [sp, #176]
  44649c:	str	w0, [sp, #192]
  4464a0:	str	w1, [sp, #196]
  4464a4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464a8:	mov	w0, #0x1                   	// #1
  4464ac:	str	w0, [x20, #44]
  4464b0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464b4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4464b8:	mov	w2, #0xa                   	// #10
  4464bc:	mov	x1, #0x0                   	// #0
  4464c0:	bl	41d2c0 <strtol@plt>
  4464c4:	str	x0, [x20, #48]
  4464c8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464cc:	mov	w0, #0x1                   	// #1
  4464d0:	str	w0, [x20, #112]
  4464d4:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464d8:	mov	w0, #0x1                   	// #1
  4464dc:	str	w0, [x20, #116]
  4464e0:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464e4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4464e8:	str	x0, [x20, #168]
  4464ec:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464f0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4464f4:	str	x0, [sp, #632]
  4464f8:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4464fc:	mov	w0, #0x2                   	// #2
  446500:	str	w0, [sp, #648]
  446504:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446508:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44650c:	str	x0, [sp, #248]
  446510:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446514:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446518:	str	x0, [sp, #224]
  44651c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446520:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446524:	str	x0, [sp, #200]
  446528:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44652c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446530:	str	x0, [sp, #288]
  446534:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446538:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44653c:	str	x0, [sp, #392]
  446540:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446544:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446548:	str	x0, [x20, #16]
  44654c:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446550:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446554:	mov	x1, #0x0                   	// #0
  446558:	mov	w2, #0xa                   	// #10
  44655c:	bl	41d2c0 <strtol@plt>
  446560:	ldr	x1, [sp, #128]
  446564:	str	w0, [x1]
  446568:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  44656c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  446570:	str	x0, [sp, #488]
  446574:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446578:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44657c:	mov	w2, #0xa                   	// #10
  446580:	mov	x1, #0x0                   	// #0
  446584:	bl	41d2c0 <strtol@plt>
  446588:	str	w0, [sp, #212]
  44658c:	tbz	w0, #31, 445af8 <ASN1_generate_nconf@plt+0x27188>
  446590:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446594:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446598:	add	x1, x1, #0x90
  44659c:	mov	x26, #0x0                   	// #0
  4465a0:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  4465a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4465a8:	mov	w2, #0xa                   	// #10
  4465ac:	mov	x1, #0x0                   	// #0
  4465b0:	bl	41d2c0 <strtol@plt>
  4465b4:	str	w0, [sp, #404]
  4465b8:	tbz	w0, #31, 445af8 <ASN1_generate_nconf@plt+0x27188>
  4465bc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  4465c0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4465c4:	add	x1, x1, #0xb8
  4465c8:	mov	x26, #0x0                   	// #0
  4465cc:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  4465d0:	ldr	w1, [sp, #212]
  4465d4:	mov	w0, #0x4000                	// #16384
  4465d8:	cmn	w1, #0x1
  4465dc:	csel	w0, w1, w0, ne  // ne = any
  4465e0:	str	w0, [sp, #212]
  4465e4:	mov	w0, #0x1                   	// #1
  4465e8:	str	w0, [x20, #80]
  4465ec:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  4465f0:	ldr	w1, [x20, #112]
  4465f4:	cmp	w1, #0x0
  4465f8:	ldr	w1, [sp, #196]
  4465fc:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  446600:	b.ne	446b88 <ASN1_generate_nconf@plt+0x28218>  // b.any
  446604:	ldr	w1, [x20, #116]
  446608:	cbz	w1, 446b34 <ASN1_generate_nconf@plt+0x281c4>
  44660c:	ldr	w1, [sp, #196]
  446610:	cmp	w1, #0x1
  446614:	b.eq	445bfc <ASN1_generate_nconf@plt+0x2728c>  // b.none
  446618:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  44661c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446620:	add	x1, x1, #0x130
  446624:	mov	x26, #0x0                   	// #0
  446628:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  44662c:	add	w26, w26, #0x1
  446630:	b	445cf0 <ASN1_generate_nconf@plt+0x27380>
  446634:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  446638:	cbnz	w0, 445af8 <ASN1_generate_nconf@plt+0x27188>
  44663c:	b	445f6c <ASN1_generate_nconf@plt+0x275fc>
  446640:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446644:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  446648:	mov	x26, #0x0                   	// #0
  44664c:	add	x1, x1, #0x508
  446650:	ldr	x0, [x0, #56]
  446654:	b	445d38 <ASN1_generate_nconf@plt+0x273c8>
  446658:	ldp	x1, x0, [sp, #272]
  44665c:	add	x3, sp, #0x238
  446660:	add	x2, sp, #0x240
  446664:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  446668:	cbz	w0, 446c14 <ASN1_generate_nconf@plt+0x282a4>
  44666c:	ldr	x1, [sp, #160]
  446670:	add	x0, sp, #0x220
  446674:	ldr	x2, [sp, #240]
  446678:	cmp	x1, #0x0
  44667c:	csel	x1, x1, x2, ne  // ne = any
  446680:	str	x1, [sp, #160]
  446684:	ldr	x1, [sp, #224]
  446688:	ldr	x2, [sp, #248]
  44668c:	cmp	x1, #0x0
  446690:	csel	x1, x1, x2, ne  // ne = any
  446694:	str	x1, [sp, #224]
  446698:	bl	45f4b0 <ASN1_generate_nconf@plt+0x40b40>
  44669c:	cbz	w0, 445f6c <ASN1_generate_nconf@plt+0x275fc>
  4466a0:	ldr	w0, [sp, #344]
  4466a4:	cbz	w0, 446c3c <ASN1_generate_nconf@plt+0x282cc>
  4466a8:	mov	x26, #0x0                   	// #0
  4466ac:	mov	x27, #0x0                   	// #0
  4466b0:	mov	x28, #0x0                   	// #0
  4466b4:	str	xzr, [sp, #160]
  4466b8:	ldr	x0, [sp, #200]
  4466bc:	cbz	x0, 4466d8 <ASN1_generate_nconf@plt+0x27d68>
  4466c0:	ldr	x1, [sp, #200]
  4466c4:	add	x0, sp, #0x260
  4466c8:	bl	459b78 <ASN1_generate_nconf@plt+0x3b208>
  4466cc:	str	x0, [sp, #600]
  4466d0:	mov	x25, x0
  4466d4:	cbz	x0, 446d14 <ASN1_generate_nconf@plt+0x283a4>
  4466d8:	ldr	x0, [sp, #288]
  4466dc:	str	xzr, [sp, #616]
  4466e0:	cbz	x0, 4466fc <ASN1_generate_nconf@plt+0x27d8c>
  4466e4:	ldr	x1, [sp, #288]
  4466e8:	add	x0, sp, #0x270
  4466ec:	bl	459b78 <ASN1_generate_nconf@plt+0x3b208>
  4466f0:	str	x0, [sp, #616]
  4466f4:	mov	x25, x0
  4466f8:	cbz	x0, 446d14 <ASN1_generate_nconf@plt+0x283a4>
  4466fc:	ldr	x0, [sp, #120]
  446700:	cbz	x0, 446730 <ASN1_generate_nconf@plt+0x27dc0>
  446704:	ldr	w1, [sp, #536]
  446708:	ldr	x0, [sp, #120]
  44670c:	bl	45a7d8 <ASN1_generate_nconf@plt+0x3be68>
  446710:	mov	x25, x0
  446714:	cbz	x0, 446dd8 <ASN1_generate_nconf@plt+0x28468>
  446718:	bl	41b100 <OPENSSL_sk_new_null@plt>
  44671c:	str	x0, [sp, #120]
  446720:	cbz	x0, 446d20 <ASN1_generate_nconf@plt+0x283b0>
  446724:	mov	x1, x25
  446728:	bl	41cf70 <OPENSSL_sk_push@plt>
  44672c:	cbz	w0, 446d20 <ASN1_generate_nconf@plt+0x283b0>
  446730:	ldr	x0, [sp, #112]
  446734:	cbz	x0, 446d54 <ASN1_generate_nconf@plt+0x283e4>
  446738:	ldr	x2, [sp, #424]
  44673c:	adrp	x5, 477000 <ASN1_generate_nconf@plt+0x58690>
  446740:	ldr	w1, [sp, #532]
  446744:	add	x5, x5, #0x250
  446748:	ldr	x4, [sp, #144]
  44674c:	cmp	x2, #0x0
  446750:	ldr	x3, [sp, #568]
  446754:	csel	x0, x2, x0, ne  // ne = any
  446758:	mov	w2, #0x0                   	// #0
  44675c:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  446760:	mov	x25, x0
  446764:	cbz	x0, 446dc0 <ASN1_generate_nconf@plt+0x28450>
  446768:	ldr	w1, [sp, #528]
  44676c:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  446770:	ldr	x0, [sp, #112]
  446774:	add	x2, x2, #0x230
  446778:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  44677c:	str	x0, [sp, #112]
  446780:	cbz	x0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  446784:	ldr	x0, [sp, #416]
  446788:	cbz	x0, 4467ac <ASN1_generate_nconf@plt+0x27e3c>
  44678c:	add	x1, sp, #0x230
  446790:	adrp	x4, 477000 <ASN1_generate_nconf@plt+0x58690>
  446794:	mov	x3, #0x0                   	// #0
  446798:	add	x4, x4, #0x278
  44679c:	mov	w2, #0x8005                	// #32773
  4467a0:	mov	w21, #0x1                   	// #1
  4467a4:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  4467a8:	cbz	w0, 445824 <ASN1_generate_nconf@plt+0x26eb4>
  4467ac:	ldr	x0, [x20, #8]
  4467b0:	cbz	x0, 446d80 <ASN1_generate_nconf@plt+0x28410>
  4467b4:	ldr	w1, [sp, #344]
  4467b8:	ldr	x0, [sp, #168]
  4467bc:	cmp	w1, #0x0
  4467c0:	ldp	x1, x2, [sp, #240]
  4467c4:	csel	x2, x2, xzr, eq  // eq = none
  4467c8:	csel	x1, x1, xzr, eq  // eq = none
  4467cc:	stp	x1, x2, [sp, #240]
  4467d0:	bl	41db50 <SSL_CTX_new@plt>
  4467d4:	str	x0, [x20, #32]
  4467d8:	cbz	x0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  4467dc:	mov	x3, #0x0                   	// #0
  4467e0:	mov	x2, #0x4                   	// #4
  4467e4:	mov	w1, #0x4e                  	// #78
  4467e8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4467ec:	ldr	w0, [sp, #216]
  4467f0:	cbnz	w0, 446d70 <ASN1_generate_nconf@plt+0x28400>
  4467f4:	ldr	x2, [x20, #32]
  4467f8:	mov	x0, x24
  4467fc:	ldr	x1, [sp, #136]
  446800:	mov	w21, #0x1                   	// #1
  446804:	bl	45fd70 <ASN1_generate_nconf@plt+0x41400>
  446808:	cbz	w0, 445824 <ASN1_generate_nconf@plt+0x26eb4>
  44680c:	ldr	x1, [sp, #376]
  446810:	cbz	x1, 446820 <ASN1_generate_nconf@plt+0x27eb0>
  446814:	ldr	x0, [x20, #32]
  446818:	bl	41e080 <SSL_CTX_config@plt>
  44681c:	cbz	w0, 447208 <ASN1_generate_nconf@plt+0x28898>
  446820:	ldr	w0, [sp, #176]
  446824:	cbnz	w0, 446da0 <ASN1_generate_nconf@plt+0x28430>
  446828:	ldr	w0, [sp, #192]
  44682c:	cbnz	w0, 447280 <ASN1_generate_nconf@plt+0x28910>
  446830:	ldr	x0, [x20, #168]
  446834:	cbz	x0, 446878 <ASN1_generate_nconf@plt+0x27f08>
  446838:	bl	41e440 <strlen@plt>
  44683c:	cmp	x0, #0x1f
  446840:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446844:	b.hi	4472e8 <ASN1_generate_nconf@plt+0x28978>  // b.pmore
  446848:	ldr	x0, [x20, #32]
  44684c:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  446850:	add	x1, x1, #0x70
  446854:	str	x2, [sp, #176]
  446858:	bl	41d760 <SSL_CTX_set_generate_session_id@plt>
  44685c:	ldr	x2, [sp, #176]
  446860:	cbz	w0, 4472c0 <ASN1_generate_nconf@plt+0x28950>
  446864:	ldr	x0, [x2, #56]
  446868:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  44686c:	ldr	x2, [x20, #168]
  446870:	add	x1, x1, #0x300
  446874:	bl	419740 <BIO_printf@plt>
  446878:	ldr	x0, [x20, #32]
  44687c:	mov	w1, #0x1                   	// #1
  446880:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  446884:	ldr	x1, [sp, #544]
  446888:	cbz	x1, 446894 <ASN1_generate_nconf@plt+0x27f24>
  44688c:	ldr	x0, [x20, #32]
  446890:	bl	45f430 <ASN1_generate_nconf@plt+0x40ac0>
  446894:	ldr	w1, [sp, #372]
  446898:	ldr	x0, [x20, #32]
  44689c:	cbnz	w1, 44726c <ASN1_generate_nconf@plt+0x288fc>
  4468a0:	ldr	w1, [sp, #348]
  4468a4:	cbnz	w1, 44738c <ASN1_generate_nconf@plt+0x28a1c>
  4468a8:	ldr	w1, [sp, #360]
  4468ac:	cbz	w1, 447378 <ASN1_generate_nconf@plt+0x28a08>
  4468b0:	bl	445128 <ASN1_generate_nconf@plt+0x267b8>
  4468b4:	ldr	w1, [x20, #84]
  4468b8:	ldr	x0, [x20, #32]
  4468bc:	cbnz	w1, 447254 <ASN1_generate_nconf@plt+0x288e4>
  4468c0:	ldr	w1, [sp, #312]
  4468c4:	cbnz	w1, 447238 <ASN1_generate_nconf@plt+0x288c8>
  4468c8:	ldr	w1, [sp, #308]
  4468cc:	cbnz	w1, 447340 <ASN1_generate_nconf@plt+0x289d0>
  4468d0:	ldr	w0, [sp, #304]
  4468d4:	cbnz	w0, 447304 <ASN1_generate_nconf@plt+0x28994>
  4468d8:	ldr	w1, [sp, #400]
  4468dc:	cmp	w1, #0x0
  4468e0:	b.le	4468f0 <ASN1_generate_nconf@plt+0x27f80>
  4468e4:	ldr	x0, [x20, #32]
  4468e8:	sxtw	x1, w1
  4468ec:	bl	41ae30 <SSL_CTX_set_default_read_buffer_len@plt>
  4468f0:	ldr	x1, [sp, #392]
  4468f4:	cbz	x1, 446904 <ASN1_generate_nconf@plt+0x27f94>
  4468f8:	ldr	x0, [x20, #32]
  4468fc:	bl	41a750 <SSL_CTX_set_tlsext_use_srtp@plt>
  446900:	cbnz	w0, 4473b8 <ASN1_generate_nconf@plt+0x28a48>
  446904:	ldr	w4, [sp, #364]
  446908:	ldr	w3, [sp, #368]
  44690c:	ldr	x0, [x20, #32]
  446910:	ldr	x1, [sp, #264]
  446914:	ldr	x2, [sp, #336]
  446918:	bl	457910 <ASN1_generate_nconf@plt+0x38fa0>
  44691c:	cbz	w0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  446920:	ldr	w0, [sp, #256]
  446924:	cbz	w0, 446938 <ASN1_generate_nconf@plt+0x27fc8>
  446928:	ldr	x0, [x20, #32]
  44692c:	ldr	x1, [sp, #152]
  446930:	bl	41bed0 <SSL_CTX_set1_param@plt>
  446934:	cbz	w0, 4473dc <ASN1_generate_nconf@plt+0x28a6c>
  446938:	ldr	x0, [x20, #32]
  44693c:	mov	w2, #0x0                   	// #0
  446940:	ldr	x21, [sp, #120]
  446944:	mov	x1, x21
  446948:	bl	45feb0 <ASN1_generate_nconf@plt+0x41540>
  44694c:	ldp	x3, x4, [sp, #432]
  446950:	mov	w6, w23
  446954:	ldp	x1, x2, [sp, #448]
  446958:	mov	x5, x21
  44695c:	ldr	x0, [x20, #32]
  446960:	bl	45ff00 <ASN1_generate_nconf@plt+0x41590>
  446964:	cbz	w0, 4473ec <ASN1_generate_nconf@plt+0x28a7c>
  446968:	cbz	x26, 44722c <ASN1_generate_nconf@plt+0x288bc>
  44696c:	ldr	x0, [sp, #168]
  446970:	bl	41db50 <SSL_CTX_new@plt>
  446974:	str	x0, [x20, #152]
  446978:	cbz	x0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  44697c:	ldr	x0, [x20, #8]
  446980:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446984:	add	x1, x1, #0x318
  446988:	bl	419740 <BIO_printf@plt>
  44698c:	ldr	w0, [sp, #216]
  446990:	cbnz	w0, 4475dc <ASN1_generate_nconf@plt+0x28c6c>
  446994:	ldr	x0, [x20, #168]
  446998:	cbz	x0, 4469dc <ASN1_generate_nconf@plt+0x2806c>
  44699c:	bl	41e440 <strlen@plt>
  4469a0:	cmp	x0, #0x1f
  4469a4:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4469a8:	b.hi	44756c <ASN1_generate_nconf@plt+0x28bfc>  // b.pmore
  4469ac:	ldr	x0, [x20, #152]
  4469b0:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  4469b4:	add	x1, x1, #0x70
  4469b8:	str	x2, [sp, #168]
  4469bc:	bl	41d760 <SSL_CTX_set_generate_session_id@plt>
  4469c0:	ldr	x2, [sp, #168]
  4469c4:	cbz	w0, 447564 <ASN1_generate_nconf@plt+0x28bf4>
  4469c8:	ldr	x0, [x2, #56]
  4469cc:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  4469d0:	ldr	x2, [x20, #168]
  4469d4:	add	x1, x1, #0x300
  4469d8:	bl	419740 <BIO_printf@plt>
  4469dc:	ldr	x0, [x20, #152]
  4469e0:	mov	w1, #0x1                   	// #1
  4469e4:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  4469e8:	ldr	x1, [sp, #544]
  4469ec:	cbz	x1, 4469f8 <ASN1_generate_nconf@plt+0x28088>
  4469f0:	ldr	x0, [x20, #152]
  4469f4:	bl	45f430 <ASN1_generate_nconf@plt+0x40ac0>
  4469f8:	ldr	w0, [sp, #372]
  4469fc:	cbnz	w0, 4475c8 <ASN1_generate_nconf@plt+0x28c58>
  446a00:	ldr	w1, [sp, #348]
  446a04:	ldr	x0, [x20, #152]
  446a08:	cbnz	w1, 4475b4 <ASN1_generate_nconf@plt+0x28c44>
  446a0c:	ldr	w1, [sp, #360]
  446a10:	cbz	w1, 4475a0 <ASN1_generate_nconf@plt+0x28c30>
  446a14:	bl	445128 <ASN1_generate_nconf@plt+0x267b8>
  446a18:	ldr	w0, [x20, #84]
  446a1c:	cbnz	w0, 4473a0 <ASN1_generate_nconf@plt+0x28a30>
  446a20:	ldr	w4, [sp, #364]
  446a24:	ldr	w3, [sp, #368]
  446a28:	ldr	x0, [x20, #152]
  446a2c:	ldr	x1, [sp, #264]
  446a30:	ldr	x2, [sp, #336]
  446a34:	bl	457910 <ASN1_generate_nconf@plt+0x38fa0>
  446a38:	cbz	w0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  446a3c:	ldr	w0, [sp, #256]
  446a40:	cbz	w0, 446a54 <ASN1_generate_nconf@plt+0x280e4>
  446a44:	ldr	x0, [x20, #152]
  446a48:	ldr	x1, [sp, #152]
  446a4c:	bl	41bed0 <SSL_CTX_set1_param@plt>
  446a50:	cbz	w0, 4473dc <ASN1_generate_nconf@plt+0x28a6c>
  446a54:	ldr	x1, [sp, #120]
  446a58:	mov	w2, #0x0                   	// #0
  446a5c:	ldr	x0, [x20, #152]
  446a60:	bl	45feb0 <ASN1_generate_nconf@plt+0x41540>
  446a64:	ldr	x1, [sp, #136]
  446a68:	mov	x0, x24
  446a6c:	ldr	x2, [x20, #152]
  446a70:	bl	45fd70 <ASN1_generate_nconf@plt+0x41400>
  446a74:	cbz	w0, 446db8 <ASN1_generate_nconf@plt+0x28448>
  446a78:	ldr	x0, [sp, #600]
  446a7c:	cbz	x0, 446a94 <ASN1_generate_nconf@plt+0x28124>
  446a80:	ldr	x0, [x20, #32]
  446a84:	adrp	x1, 441000 <ASN1_generate_nconf@plt+0x22690>
  446a88:	add	x2, sp, #0x258
  446a8c:	add	x1, x1, #0xec8
  446a90:	bl	41b9f0 <SSL_CTX_set_next_protos_advertised_cb@plt>
  446a94:	ldr	x0, [sp, #616]
  446a98:	cbz	x0, 446ab0 <ASN1_generate_nconf@plt+0x28140>
  446a9c:	ldr	x0, [x20, #32]
  446aa0:	adrp	x1, 444000 <ASN1_generate_nconf@plt+0x25690>
  446aa4:	add	x2, sp, #0x268
  446aa8:	add	x1, x1, #0xf10
  446aac:	bl	41cdd0 <SSL_CTX_set_alpn_select_cb@plt>
  446ab0:	ldr	w0, [sp, #468]
  446ab4:	cbnz	w0, 446ed8 <ASN1_generate_nconf@plt+0x28568>
  446ab8:	ldr	x0, [sp, #352]
  446abc:	cbz	x0, 447628 <ASN1_generate_nconf@plt+0x28cb8>
  446ac0:	bl	445510 <ASN1_generate_nconf@plt+0x26ba0>
  446ac4:	mov	x23, x0
  446ac8:	ldr	x0, [x20, #8]
  446acc:	cbz	x23, 447630 <ASN1_generate_nconf@plt+0x28cc0>
  446ad0:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446ad4:	add	x1, x1, #0x340
  446ad8:	bl	419740 <BIO_printf@plt>
  446adc:	ldr	x0, [x20, #8]
  446ae0:	mov	x3, #0x0                   	// #0
  446ae4:	mov	x2, #0x0                   	// #0
  446ae8:	mov	w1, #0xb                   	// #11
  446aec:	bl	41de90 <BIO_ctrl@plt>
  446af0:	ldr	x0, [x20, #32]
  446af4:	mov	x3, x23
  446af8:	mov	x2, #0x0                   	// #0
  446afc:	mov	w1, #0x3                   	// #3
  446b00:	bl	41ad80 <SSL_CTX_ctrl@plt>
  446b04:	cbz	x0, 447670 <ASN1_generate_nconf@plt+0x28d00>
  446b08:	ldr	x0, [x20, #152]
  446b0c:	cbz	x0, 446ed0 <ASN1_generate_nconf@plt+0x28560>
  446b10:	ldr	x0, [sp, #352]
  446b14:	cbz	x0, 446e78 <ASN1_generate_nconf@plt+0x28508>
  446b18:	cbnz	x23, 446eb8 <ASN1_generate_nconf@plt+0x28548>
  446b1c:	ldr	x0, [x20, #152]
  446b20:	mov	x3, #0x0                   	// #0
  446b24:	mov	x2, #0x1                   	// #1
  446b28:	mov	w1, #0x76                  	// #118
  446b2c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  446b30:	b	446ed0 <ASN1_generate_nconf@plt+0x28560>
  446b34:	ldr	w1, [sp, #188]
  446b38:	cmp	w1, #0x1
  446b3c:	cset	w1, eq  // eq = none
  446b40:	str	w1, [sp, #500]
  446b44:	cmp	w1, #0x0
  446b48:	ldr	w1, [sp, #196]
  446b4c:	ccmp	w1, #0x1, #0x4, ne  // ne = any
  446b50:	b.eq	445c0c <ASN1_generate_nconf@plt+0x2729c>  // b.none
  446b54:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  446b58:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446b5c:	add	x1, x1, #0x770
  446b60:	mov	x26, #0x0                   	// #0
  446b64:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  446b68:	adrp	x2, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446b6c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  446b70:	add	x1, x1, #0x650
  446b74:	str	x2, [sp, #112]
  446b78:	ldr	x0, [x2, #56]
  446b7c:	bl	419740 <BIO_printf@plt>
  446b80:	ldr	x2, [sp, #112]
  446b84:	b	445c5c <ASN1_generate_nconf@plt+0x272ec>
  446b88:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446b8c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446b90:	add	x1, x1, #0x110
  446b94:	mov	x26, #0x0                   	// #0
  446b98:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  446b9c:	ldr	x0, [sp, #584]
  446ba0:	mov	w3, #0x2                   	// #2
  446ba4:	mov	x1, x19
  446ba8:	mov	w2, #0x44f                 	// #1103
  446bac:	str	w3, [sp, #188]
  446bb0:	bl	41b1e0 <CRYPTO_free@plt>
  446bb4:	str	xzr, [sp, #584]
  446bb8:	ldr	x0, [sp, #592]
  446bbc:	mov	x1, x19
  446bc0:	mov	w2, #0x450                 	// #1104
  446bc4:	bl	41b1e0 <CRYPTO_free@plt>
  446bc8:	str	xzr, [sp, #592]
  446bcc:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446bd0:	ldr	x0, [sp, #584]
  446bd4:	mov	w3, #0xa                   	// #10
  446bd8:	mov	x1, x19
  446bdc:	mov	w2, #0x45a                 	// #1114
  446be0:	str	w3, [sp, #188]
  446be4:	bl	41b1e0 <CRYPTO_free@plt>
  446be8:	str	xzr, [sp, #584]
  446bec:	ldr	x0, [sp, #592]
  446bf0:	mov	x1, x19
  446bf4:	mov	w2, #0x45b                 	// #1115
  446bf8:	bl	41b1e0 <CRYPTO_free@plt>
  446bfc:	str	xzr, [sp, #592]
  446c00:	b	445af8 <ASN1_generate_nconf@plt+0x27188>
  446c04:	bl	41b100 <OPENSSL_sk_new_null@plt>
  446c08:	str	x0, [sp, #136]
  446c0c:	cbnz	x0, 445cf8 <ASN1_generate_nconf@plt+0x27388>
  446c10:	b	445d20 <ASN1_generate_nconf@plt+0x273b0>
  446c14:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  446c18:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446c1c:	add	x1, x1, #0x40
  446c20:	mov	x26, #0x0                   	// #0
  446c24:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  446c28:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446c2c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446c30:	add	x1, x1, #0xe0
  446c34:	mov	x26, #0x0                   	// #0
  446c38:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  446c3c:	ldr	w1, [sp, #524]
  446c40:	adrp	x5, 477000 <ASN1_generate_nconf@plt+0x58690>
  446c44:	ldr	x4, [sp, #144]
  446c48:	add	x5, x5, #0x1a0
  446c4c:	ldr	x0, [sp, #160]
  446c50:	mov	w2, #0x0                   	// #0
  446c54:	ldr	x3, [sp, #576]
  446c58:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  446c5c:	str	x0, [sp, #160]
  446c60:	cbz	x0, 446e00 <ASN1_generate_nconf@plt+0x28490>
  446c64:	ldr	w1, [sp, #520]
  446c68:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  446c6c:	ldr	x0, [sp, #240]
  446c70:	add	x2, x2, #0x1c8
  446c74:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  446c78:	mov	x28, x0
  446c7c:	cbz	x0, 446e3c <ASN1_generate_nconf@plt+0x284cc>
  446c80:	ldr	x0, [sp, #328]
  446c84:	cbz	x0, 446ca8 <ASN1_generate_nconf@plt+0x28338>
  446c88:	ldr	x0, [sp, #328]
  446c8c:	adrp	x4, 477000 <ASN1_generate_nconf@plt+0x58690>
  446c90:	add	x1, sp, #0x228
  446c94:	add	x4, x4, #0x1e0
  446c98:	mov	x3, #0x0                   	// #0
  446c9c:	mov	w2, #0x8005                	// #32773
  446ca0:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  446ca4:	cbz	w0, 446e60 <ASN1_generate_nconf@plt+0x284f0>
  446ca8:	ldr	x27, [sp, #632]
  446cac:	mov	x26, #0x0                   	// #0
  446cb0:	cbz	x27, 4466b8 <ASN1_generate_nconf@plt+0x27d48>
  446cb4:	ldr	w1, [sp, #524]
  446cb8:	adrp	x5, 477000 <ASN1_generate_nconf@plt+0x58690>
  446cbc:	ldr	x4, [sp, #144]
  446cc0:	add	x5, x5, #0x200
  446cc4:	ldr	x0, [sp, #224]
  446cc8:	mov	w2, #0x0                   	// #0
  446ccc:	ldr	x3, [sp, #576]
  446cd0:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  446cd4:	mov	x27, x0
  446cd8:	cbz	x0, 4472a0 <ASN1_generate_nconf@plt+0x28930>
  446cdc:	ldr	w1, [sp, #520]
  446ce0:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  446ce4:	ldr	x0, [sp, #248]
  446ce8:	add	x2, x2, #0x230
  446cec:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  446cf0:	mov	x26, x0
  446cf4:	cbnz	x0, 4466b8 <ASN1_generate_nconf@plt+0x27d48>
  446cf8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446cfc:	mov	x25, #0x0                   	// #0
  446d00:	mov	w21, #0x1                   	// #1
  446d04:	stp	xzr, xzr, [sp, #112]
  446d08:	ldr	x0, [x0, #56]
  446d0c:	bl	41e7f0 <ERR_print_errors@plt>
  446d10:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446d14:	mov	w21, #0x1                   	// #1
  446d18:	stp	xzr, xzr, [sp, #112]
  446d1c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446d20:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446d24:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  446d28:	add	x1, x1, #0x840
  446d2c:	str	xzr, [sp, #112]
  446d30:	ldr	x0, [x22, #56]
  446d34:	mov	w21, #0x1                   	// #1
  446d38:	bl	41a980 <BIO_puts@plt>
  446d3c:	ldr	x0, [x22, #56]
  446d40:	bl	41e7f0 <ERR_print_errors@plt>
  446d44:	mov	x0, x25
  446d48:	mov	x25, #0x0                   	// #0
  446d4c:	bl	41d010 <X509_CRL_free@plt>
  446d50:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446d54:	mov	x25, #0x0                   	// #0
  446d58:	b	4467ac <ASN1_generate_nconf@plt+0x27e3c>
  446d5c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446d60:	mov	w21, #0x1                   	// #1
  446d64:	ldr	x0, [x0, #56]
  446d68:	bl	41e7f0 <ERR_print_errors@plt>
  446d6c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446d70:	ldr	w1, [sp, #216]
  446d74:	ldr	x0, [x20, #32]
  446d78:	bl	460028 <ASN1_generate_nconf@plt+0x416b8>
  446d7c:	b	4467f4 <ASN1_generate_nconf@plt+0x27e84>
  446d80:	ldr	w0, [x20, #28]
  446d84:	cbz	w0, 446d90 <ASN1_generate_nconf@plt+0x28420>
  446d88:	ldr	w0, [x20, #60]
  446d8c:	cbz	w0, 4471dc <ASN1_generate_nconf@plt+0x2886c>
  446d90:	mov	w0, #0x8001                	// #32769
  446d94:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  446d98:	str	x0, [x20, #8]
  446d9c:	b	4467b4 <ASN1_generate_nconf@plt+0x27e44>
  446da0:	ldrsw	x2, [sp, #176]
  446da4:	mov	x3, #0x0                   	// #0
  446da8:	ldr	x0, [x20, #32]
  446dac:	mov	w1, #0x7b                  	// #123
  446db0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  446db4:	cbnz	x0, 446828 <ASN1_generate_nconf@plt+0x27eb8>
  446db8:	mov	w21, #0x1                   	// #1
  446dbc:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446dc0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446dc4:	mov	w21, #0x1                   	// #1
  446dc8:	str	xzr, [sp, #112]
  446dcc:	ldr	x0, [x0, #56]
  446dd0:	bl	41e7f0 <ERR_print_errors@plt>
  446dd4:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446dd8:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446ddc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  446de0:	add	x1, x1, #0x828
  446de4:	stp	xzr, xzr, [sp, #112]
  446de8:	mov	w21, #0x1                   	// #1
  446dec:	ldr	x0, [x22, #56]
  446df0:	bl	41a980 <BIO_puts@plt>
  446df4:	ldr	x0, [x22, #56]
  446df8:	bl	41e7f0 <ERR_print_errors@plt>
  446dfc:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446e00:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446e04:	mov	x26, #0x0                   	// #0
  446e08:	mov	x27, #0x0                   	// #0
  446e0c:	mov	x28, #0x0                   	// #0
  446e10:	ldr	x0, [x0, #56]
  446e14:	mov	x25, #0x0                   	// #0
  446e18:	mov	w21, #0x1                   	// #1
  446e1c:	stp	xzr, xzr, [sp, #112]
  446e20:	bl	41e7f0 <ERR_print_errors@plt>
  446e24:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446e28:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446e2c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446e30:	add	x1, x1, #0x78
  446e34:	mov	x26, #0x0                   	// #0
  446e38:	b	445b40 <ASN1_generate_nconf@plt+0x271d0>
  446e3c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  446e40:	mov	x26, #0x0                   	// #0
  446e44:	mov	x27, #0x0                   	// #0
  446e48:	mov	x25, #0x0                   	// #0
  446e4c:	ldr	x0, [x0, #56]
  446e50:	mov	w21, #0x1                   	// #1
  446e54:	stp	xzr, xzr, [sp, #112]
  446e58:	bl	41e7f0 <ERR_print_errors@plt>
  446e5c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446e60:	mov	x26, #0x0                   	// #0
  446e64:	mov	x27, #0x0                   	// #0
  446e68:	mov	w21, #0x1                   	// #1
  446e6c:	mov	x25, #0x0                   	// #0
  446e70:	stp	xzr, xzr, [sp, #112]
  446e74:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  446e78:	ldr	x0, [sp, #248]
  446e7c:	bl	445510 <ASN1_generate_nconf@plt+0x26ba0>
  446e80:	mov	x21, x0
  446e84:	cbz	x0, 446b18 <ASN1_generate_nconf@plt+0x281a8>
  446e88:	ldr	x0, [x20, #8]
  446e8c:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  446e90:	add	x1, x1, #0x340
  446e94:	bl	419740 <BIO_printf@plt>
  446e98:	ldr	x0, [x20, #8]
  446e9c:	mov	x3, #0x0                   	// #0
  446ea0:	mov	x2, #0x0                   	// #0
  446ea4:	mov	w1, #0xb                   	// #11
  446ea8:	bl	41de90 <BIO_ctrl@plt>
  446eac:	mov	x0, x23
  446eb0:	mov	x23, x21
  446eb4:	bl	41d220 <DH_free@plt>
  446eb8:	ldr	x0, [x20, #152]
  446ebc:	mov	x3, x23
  446ec0:	mov	x2, #0x0                   	// #0
  446ec4:	mov	w1, #0x3                   	// #3
  446ec8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  446ecc:	cbz	x0, 447670 <ASN1_generate_nconf@plt+0x28d00>
  446ed0:	mov	x0, x23
  446ed4:	bl	41d220 <DH_free@plt>
  446ed8:	ldr	w4, [sp, #316]
  446edc:	mov	x1, x28
  446ee0:	ldr	x0, [x20, #32]
  446ee4:	ldr	x2, [sp, #160]
  446ee8:	ldr	x3, [sp, #552]
  446eec:	bl	45e368 <ASN1_generate_nconf@plt+0x3f9f8>
  446ef0:	cbz	w0, 446db8 <ASN1_generate_nconf@plt+0x28448>
  446ef4:	ldr	x1, [sp, #408]
  446ef8:	cbz	x1, 446f08 <ASN1_generate_nconf@plt+0x28598>
  446efc:	ldr	x0, [x20, #32]
  446f00:	bl	419710 <SSL_CTX_use_serverinfo_file@plt>
  446f04:	cbz	w0, 446d5c <ASN1_generate_nconf@plt+0x283ec>
  446f08:	ldr	x0, [x20, #152]
  446f0c:	cbz	x0, 446f28 <ASN1_generate_nconf@plt+0x285b8>
  446f10:	ldr	w4, [sp, #316]
  446f14:	mov	x2, x27
  446f18:	mov	x1, x26
  446f1c:	mov	x3, #0x0                   	// #0
  446f20:	bl	45e368 <ASN1_generate_nconf@plt+0x3f9f8>
  446f24:	cbz	w0, 446db8 <ASN1_generate_nconf@plt+0x28448>
  446f28:	ldr	x0, [sp, #112]
  446f2c:	cbz	x0, 446f4c <ASN1_generate_nconf@plt+0x285dc>
  446f30:	ldr	w4, [sp, #316]
  446f34:	mov	x2, x25
  446f38:	ldr	x0, [x20, #32]
  446f3c:	ldr	x1, [sp, #112]
  446f40:	ldr	x3, [sp, #560]
  446f44:	bl	45e368 <ASN1_generate_nconf@plt+0x3f9f8>
  446f48:	cbz	w0, 446db8 <ASN1_generate_nconf@plt+0x28448>
  446f4c:	ldr	w0, [sp, #464]
  446f50:	cbnz	w0, 4475ec <ASN1_generate_nconf@plt+0x28c7c>
  446f54:	ldr	x0, [x20, #160]
  446f58:	cbz	x0, 446f74 <ASN1_generate_nconf@plt+0x28604>
  446f5c:	ldr	w0, [x20, #60]
  446f60:	cbnz	w0, 447614 <ASN1_generate_nconf@plt+0x28ca4>
  446f64:	ldr	x0, [x20, #32]
  446f68:	adrp	x1, 444000 <ASN1_generate_nconf@plt+0x25690>
  446f6c:	add	x1, x1, #0xcf0
  446f70:	bl	41a6b0 <SSL_CTX_set_psk_server_callback@plt>
  446f74:	ldr	x0, [x20, #32]
  446f78:	ldr	x1, [sp, #480]
  446f7c:	bl	41e0e0 <SSL_CTX_use_psk_identity_hint@plt>
  446f80:	cbz	w0, 447554 <ASN1_generate_nconf@plt+0x28be4>
  446f84:	ldr	x0, [sp, #320]
  446f88:	cbz	x0, 447540 <ASN1_generate_nconf@plt+0x28bd0>
  446f8c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  446f90:	add	x1, x1, #0x170
  446f94:	bl	41b1c0 <BIO_new_file@plt>
  446f98:	mov	x21, x0
  446f9c:	cbz	x0, 44752c <ASN1_generate_nconf@plt+0x28bbc>
  446fa0:	mov	x1, #0x0                   	// #0
  446fa4:	mov	x3, #0x0                   	// #0
  446fa8:	mov	x2, #0x0                   	// #0
  446fac:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  446fb0:	mov	x1, x0
  446fb4:	mov	x0, x21
  446fb8:	str	x1, [x20, #184]
  446fbc:	bl	41df00 <BIO_free@plt>
  446fc0:	ldr	x0, [x20, #184]
  446fc4:	cbz	x0, 447504 <ASN1_generate_nconf@plt+0x28b94>
  446fc8:	ldr	x0, [x20, #32]
  446fcc:	adrp	x1, 445000 <ASN1_generate_nconf@plt+0x26690>
  446fd0:	add	x1, x1, #0x578
  446fd4:	bl	41a490 <SSL_CTX_set_psk_find_session_callback@plt>
  446fd8:	adrp	x1, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  446fdc:	add	x23, x1, #0xf50
  446fe0:	ldr	w1, [sp, #220]
  446fe4:	mov	x2, x23
  446fe8:	ldr	x0, [x20, #32]
  446fec:	bl	41e790 <SSL_CTX_set_verify@plt>
  446ff0:	ldr	x0, [x20, #32]
  446ff4:	add	x1, sp, #0x21c
  446ff8:	mov	w2, #0x4                   	// #4
  446ffc:	bl	41d820 <SSL_CTX_set_session_id_context@plt>
  447000:	cbz	w0, 4474ec <ASN1_generate_nconf@plt+0x28b7c>
  447004:	ldr	x0, [x20, #32]
  447008:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40690>
  44700c:	add	x1, x1, #0x180
  447010:	bl	41e590 <SSL_CTX_set_cookie_generate_cb@plt>
  447014:	ldr	x0, [x20, #32]
  447018:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40690>
  44701c:	add	x1, x1, #0x378
  447020:	bl	41e170 <SSL_CTX_set_cookie_verify_cb@plt>
  447024:	ldr	x0, [x20, #32]
  447028:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40690>
  44702c:	add	x1, x1, #0x3f8
  447030:	bl	419c10 <SSL_CTX_set_stateless_cookie_generate_cb@plt>
  447034:	ldr	x0, [x20, #32]
  447038:	adrp	x1, 45f000 <ASN1_generate_nconf@plt+0x40690>
  44703c:	add	x1, x1, #0x428
  447040:	bl	41b860 <SSL_CTX_set_stateless_cookie_verify_cb@plt>
  447044:	ldr	x0, [x20, #152]
  447048:	cbz	x0, 4470c4 <ASN1_generate_nconf@plt+0x28754>
  44704c:	ldr	w1, [sp, #220]
  447050:	mov	x2, x23
  447054:	bl	41e790 <SSL_CTX_set_verify@plt>
  447058:	ldr	x0, [x20, #152]
  44705c:	add	x1, sp, #0x21c
  447060:	mov	w2, #0x4                   	// #4
  447064:	bl	41d820 <SSL_CTX_set_session_id_context@plt>
  447068:	cbz	w0, 4474ec <ASN1_generate_nconf@plt+0x28b7c>
  44706c:	ldr	x3, [x20, #8]
  447070:	adrp	x21, 444000 <ASN1_generate_nconf@plt+0x25690>
  447074:	ldr	x0, [x20, #152]
  447078:	add	x21, x21, #0xb78
  44707c:	mov	x2, x21
  447080:	mov	w1, #0x35                  	// #53
  447084:	str	x3, [sp, #640]
  447088:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  44708c:	ldr	x0, [x20, #152]
  447090:	add	x3, sp, #0x278
  447094:	mov	x2, #0x0                   	// #0
  447098:	mov	w1, #0x36                  	// #54
  44709c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4470a0:	ldr	x0, [x20, #32]
  4470a4:	mov	x2, x21
  4470a8:	mov	w1, #0x35                  	// #53
  4470ac:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  4470b0:	ldr	x0, [x20, #32]
  4470b4:	add	x3, sp, #0x278
  4470b8:	mov	x2, #0x0                   	// #0
  4470bc:	mov	w1, #0x36                  	// #54
  4470c0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4470c4:	ldr	x0, [sp, #296]
  4470c8:	cbz	x0, 4474a8 <ASN1_generate_nconf@plt+0x28b38>
  4470cc:	ldr	x0, [sp, #384]
  4470d0:	add	x21, x20, #0x58
  4470d4:	str	x21, [sp, #168]
  4470d8:	bl	41ce50 <SRP_VBASE_new@plt>
  4470dc:	stp	xzr, x0, [x20, #88]
  4470e0:	ldr	x1, [sp, #296]
  4470e4:	str	xzr, [x20, #104]
  4470e8:	bl	41e300 <SRP_VBASE_init@plt>
  4470ec:	mov	w21, w0
  4470f0:	cbnz	w0, 447488 <ASN1_generate_nconf@plt+0x28b18>
  4470f4:	ldr	x0, [x20, #32]
  4470f8:	mov	x2, x23
  4470fc:	mov	w1, #0x0                   	// #0
  447100:	bl	41e790 <SSL_CTX_set_verify@plt>
  447104:	ldr	x0, [x20, #32]
  447108:	ldr	x1, [sp, #168]
  44710c:	bl	41cfa0 <SSL_CTX_set_srp_cb_arg@plt>
  447110:	ldr	x0, [x20, #32]
  447114:	adrp	x1, 444000 <ASN1_generate_nconf@plt+0x25690>
  447118:	add	x1, x1, #0xa90
  44711c:	bl	41d1e0 <SSL_CTX_set_srp_username_callback@plt>
  447120:	ldr	w0, [sp, #208]
  447124:	cbnz	w0, 447420 <ASN1_generate_nconf@plt+0x28ab0>
  447128:	ldr	x0, [x20, #32]
  44712c:	ldr	x1, [sp, #488]
  447130:	bl	460088 <ASN1_generate_nconf@plt+0x41718>
  447134:	cbnz	w0, 445824 <ASN1_generate_nconf@plt+0x26eb4>
  447138:	ldr	w1, [sp, #212]
  44713c:	cmn	w1, #0x1
  447140:	b.eq	44714c <ASN1_generate_nconf@plt+0x287dc>  // b.none
  447144:	ldr	x0, [x20, #32]
  447148:	bl	41aec0 <SSL_CTX_set_max_early_data@plt>
  44714c:	ldr	w1, [sp, #404]
  447150:	cmn	w1, #0x1
  447154:	b.eq	447160 <ASN1_generate_nconf@plt+0x287f0>  // b.none
  447158:	ldr	x0, [x20, #32]
  44715c:	bl	41b090 <SSL_CTX_set_recv_max_early_data@plt>
  447160:	ldr	w0, [sp, #260]
  447164:	cbnz	w0, 447594 <ASN1_generate_nconf@plt+0x28c24>
  447168:	ldr	w1, [x20, #124]
  44716c:	adrp	x0, 442000 <ASN1_generate_nconf@plt+0x23690>
  447170:	adrp	x21, 443000 <ASN1_generate_nconf@plt+0x24690>
  447174:	add	x0, x0, #0x468
  447178:	add	x21, x21, #0x410
  44717c:	cmp	w1, #0x0
  447180:	csel	x21, x21, x0, ne  // ne = any
  447184:	ldr	w0, [sp, #500]
  447188:	tst	w0, w22
  44718c:	b.ne	447588 <ASN1_generate_nconf@plt+0x28c18>  // b.any
  447190:	ldr	w0, [sp, #496]
  447194:	mov	x6, x21
  447198:	ldr	w3, [sp, #188]
  44719c:	mov	w5, #0x0                   	// #0
  4471a0:	ldr	w4, [sp, #196]
  4471a4:	mov	w21, #0x0                   	// #0
  4471a8:	str	w0, [sp]
  4471ac:	ldr	x0, [x20, #8]
  4471b0:	str	x0, [sp, #8]
  4471b4:	ldr	x7, [sp, #472]
  4471b8:	ldr	x1, [sp, #584]
  4471bc:	ldr	x2, [sp, #592]
  4471c0:	ldr	x0, [sp, #128]
  4471c4:	add	x0, x0, #0x4
  4471c8:	bl	460690 <ASN1_generate_nconf@plt+0x41d20>
  4471cc:	ldr	x0, [x20, #8]
  4471d0:	ldr	x1, [x20, #32]
  4471d4:	bl	441ee8 <ASN1_generate_nconf@plt+0x23578>
  4471d8:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4471dc:	bl	41aa00 <BIO_s_null@plt>
  4471e0:	bl	41b620 <BIO_new@plt>
  4471e4:	str	x0, [x20, #8]
  4471e8:	ldr	w1, [x20, #64]
  4471ec:	cbz	w1, 4467b4 <ASN1_generate_nconf@plt+0x27e44>
  4471f0:	ldr	x0, [x20, #72]
  4471f4:	cbnz	x0, 4467b4 <ASN1_generate_nconf@plt+0x27e44>
  4471f8:	mov	w0, #0x8001                	// #32769
  4471fc:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  447200:	str	x0, [x20, #72]
  447204:	b	4467b4 <ASN1_generate_nconf@plt+0x27e44>
  447208:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44720c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  447210:	ldr	x2, [sp, #376]
  447214:	add	x1, x1, #0x858
  447218:	ldr	x0, [x22, #56]
  44721c:	bl	419740 <BIO_printf@plt>
  447220:	ldr	x0, [x22, #56]
  447224:	bl	41e7f0 <ERR_print_errors@plt>
  447228:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  44722c:	ldr	x0, [x20, #152]
  447230:	cbz	x0, 446a78 <ASN1_generate_nconf@plt+0x28108>
  447234:	b	44697c <ASN1_generate_nconf@plt+0x2800c>
  447238:	mov	x2, x1
  44723c:	mov	x3, #0x0                   	// #0
  447240:	mov	w1, #0x34                  	// #52
  447244:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447248:	cbz	x0, 4473fc <ASN1_generate_nconf@plt+0x28a8c>
  44724c:	ldr	x0, [x20, #32]
  447250:	b	4468c8 <ASN1_generate_nconf@plt+0x27f58>
  447254:	mov	x3, #0x0                   	// #0
  447258:	mov	x2, #0x100                 	// #256
  44725c:	mov	w1, #0x21                  	// #33
  447260:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447264:	ldr	x0, [x20, #32]
  447268:	b	4468c0 <ASN1_generate_nconf@plt+0x27f50>
  44726c:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  447270:	add	x1, x1, #0xc00
  447274:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  447278:	ldr	x0, [x20, #32]
  44727c:	b	4468a0 <ASN1_generate_nconf@plt+0x27f30>
  447280:	ldrsw	x2, [sp, #192]
  447284:	mov	x3, #0x0                   	// #0
  447288:	ldr	x0, [x20, #32]
  44728c:	mov	w1, #0x7c                  	// #124
  447290:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447294:	cbnz	x0, 446830 <ASN1_generate_nconf@plt+0x27ec0>
  447298:	mov	w21, #0x1                   	// #1
  44729c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4472a0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4472a4:	mov	x26, #0x0                   	// #0
  4472a8:	mov	x25, #0x0                   	// #0
  4472ac:	mov	w21, #0x1                   	// #1
  4472b0:	ldr	x0, [x0, #56]
  4472b4:	stp	xzr, xzr, [sp, #112]
  4472b8:	bl	41e7f0 <ERR_print_errors@plt>
  4472bc:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4472c0:	ldr	x0, [x2, #56]
  4472c4:	str	x2, [sp, #168]
  4472c8:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  4472cc:	add	x1, x1, #0x2e0
  4472d0:	bl	419740 <BIO_printf@plt>
  4472d4:	mov	w21, #0x1                   	// #1
  4472d8:	ldr	x2, [sp, #168]
  4472dc:	ldr	x0, [x2, #56]
  4472e0:	bl	41e7f0 <ERR_print_errors@plt>
  4472e4:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4472e8:	ldr	x0, [x2, #56]
  4472ec:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  4472f0:	add	x1, x1, #0x298
  4472f4:	str	x2, [sp, #176]
  4472f8:	bl	419740 <BIO_printf@plt>
  4472fc:	ldr	x2, [sp, #176]
  447300:	b	446848 <ASN1_generate_nconf@plt+0x27ed8>
  447304:	ldr	w2, [sp, #304]
  447308:	mov	x3, #0x0                   	// #0
  44730c:	ldr	x0, [x20, #32]
  447310:	mov	w1, #0x7e                  	// #126
  447314:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447318:	cbnz	x0, 4468d8 <ASN1_generate_nconf@plt+0x27f68>
  44731c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447320:	ldr	w3, [sp, #304]
  447324:	ldr	x2, [sp, #232]
  447328:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44732c:	ldr	x0, [x0, #56]
  447330:	add	x1, x1, #0x918
  447334:	mov	w21, #0x1                   	// #1
  447338:	bl	419740 <BIO_printf@plt>
  44733c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  447340:	mov	x2, x1
  447344:	mov	x3, #0x0                   	// #0
  447348:	mov	w1, #0x7d                  	// #125
  44734c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447350:	cbnz	x0, 4468d0 <ASN1_generate_nconf@plt+0x27f60>
  447354:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447358:	ldr	w3, [sp, #308]
  44735c:	ldr	x2, [sp, #232]
  447360:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  447364:	ldr	x0, [x0, #56]
  447368:	add	x1, x1, #0x8d8
  44736c:	mov	w21, #0x1                   	// #1
  447370:	bl	419740 <BIO_printf@plt>
  447374:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  447378:	mov	x3, #0x0                   	// #0
  44737c:	mov	x2, #0x80                  	// #128
  447380:	mov	w1, #0x2a                  	// #42
  447384:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447388:	b	4468b4 <ASN1_generate_nconf@plt+0x27f44>
  44738c:	mov	x3, #0x0                   	// #0
  447390:	mov	x2, #0x0                   	// #0
  447394:	mov	w1, #0x2c                  	// #44
  447398:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44739c:	b	4468b4 <ASN1_generate_nconf@plt+0x27f44>
  4473a0:	ldr	x0, [x20, #152]
  4473a4:	mov	x3, #0x0                   	// #0
  4473a8:	mov	x2, #0x100                 	// #256
  4473ac:	mov	w1, #0x21                  	// #33
  4473b0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4473b4:	b	446a20 <ASN1_generate_nconf@plt+0x280b0>
  4473b8:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4473bc:	add	x1, x1, #0xa50
  4473c0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4473c4:	ldr	x0, [x22, #56]
  4473c8:	mov	w21, #0x1                   	// #1
  4473cc:	bl	419740 <BIO_printf@plt>
  4473d0:	ldr	x0, [x22, #56]
  4473d4:	bl	41e7f0 <ERR_print_errors@plt>
  4473d8:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4473dc:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4473e0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4473e4:	add	x1, x1, #0x878
  4473e8:	b	4473c4 <ASN1_generate_nconf@plt+0x28a54>
  4473ec:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  4473f0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4473f4:	add	x1, x1, #0x988
  4473f8:	b	4473c4 <ASN1_generate_nconf@plt+0x28a54>
  4473fc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447400:	ldr	w3, [sp, #312]
  447404:	ldr	x2, [sp, #232]
  447408:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44740c:	ldr	x0, [x0, #56]
  447410:	add	x1, x1, #0x898
  447414:	mov	w21, #0x1                   	// #1
  447418:	bl	419740 <BIO_printf@plt>
  44741c:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  447420:	ldr	x0, [x20, #32]
  447424:	adrp	x4, 444000 <ASN1_generate_nconf@plt+0x25690>
  447428:	ldr	x3, [sp, #128]
  44742c:	add	x4, x4, #0x548
  447430:	mov	x2, x4
  447434:	mov	w1, #0x3f                  	// #63
  447438:	add	x23, x3, #0x10
  44743c:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  447440:	ldr	x0, [x20, #32]
  447444:	mov	x3, x23
  447448:	mov	x2, #0x0                   	// #0
  44744c:	mov	w1, #0x40                  	// #64
  447450:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447454:	ldr	x0, [x20, #152]
  447458:	cbz	x0, 447128 <ASN1_generate_nconf@plt+0x287b8>
  44745c:	adrp	x1, 444000 <ASN1_generate_nconf@plt+0x25690>
  447460:	add	x4, x1, #0x548
  447464:	mov	x2, x4
  447468:	mov	w1, #0x3f                  	// #63
  44746c:	bl	41b780 <SSL_CTX_callback_ctrl@plt>
  447470:	ldr	x0, [x20, #152]
  447474:	mov	x3, x23
  447478:	mov	x2, #0x0                   	// #0
  44747c:	mov	w1, #0x40                  	// #64
  447480:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447484:	b	447128 <ASN1_generate_nconf@plt+0x287b8>
  447488:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44748c:	mov	w3, w21
  447490:	ldr	x2, [sp, #296]
  447494:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  447498:	ldr	x0, [x0, #56]
  44749c:	add	x1, x1, #0x430
  4474a0:	bl	419740 <BIO_printf@plt>
  4474a4:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  4474a8:	ldr	x0, [sp, #264]
  4474ac:	cbz	x0, 4474fc <ASN1_generate_nconf@plt+0x28b8c>
  4474b0:	ldr	x0, [sp, #264]
  4474b4:	ldr	x21, [x20, #32]
  4474b8:	bl	41d110 <SSL_load_client_CA_file@plt>
  4474bc:	mov	x1, x0
  4474c0:	mov	x0, x21
  4474c4:	bl	41c8a0 <SSL_CTX_set_client_CA_list@plt>
  4474c8:	ldr	x23, [x20, #152]
  4474cc:	cbz	x23, 4474fc <ASN1_generate_nconf@plt+0x28b8c>
  4474d0:	ldr	x0, [sp, #264]
  4474d4:	mov	w21, #0x1                   	// #1
  4474d8:	bl	41d110 <SSL_load_client_CA_file@plt>
  4474dc:	mov	x1, x0
  4474e0:	mov	x0, x23
  4474e4:	bl	41c8a0 <SSL_CTX_set_client_CA_list@plt>
  4474e8:	b	447120 <ASN1_generate_nconf@plt+0x287b0>
  4474ec:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  4474f0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4474f4:	add	x1, x1, #0x408
  4474f8:	b	4473c4 <ASN1_generate_nconf@plt+0x28a54>
  4474fc:	mov	w21, #0x1                   	// #1
  447500:	b	447120 <ASN1_generate_nconf@plt+0x287b0>
  447504:	ldr	x2, [sp, #320]
  447508:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  44750c:	add	x1, x1, #0xa30
  447510:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447514:	ldr	x0, [x22, #56]
  447518:	mov	w21, #0x1                   	// #1
  44751c:	bl	419740 <BIO_printf@plt>
  447520:	ldr	x0, [x22, #56]
  447524:	bl	41e7f0 <ERR_print_errors@plt>
  447528:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  44752c:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  447530:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447534:	add	x1, x1, #0xa10
  447538:	ldr	x2, [sp, #320]
  44753c:	b	447514 <ASN1_generate_nconf@plt+0x28ba4>
  447540:	ldr	x0, [x20, #160]
  447544:	cbnz	x0, 446fc8 <ASN1_generate_nconf@plt+0x28658>
  447548:	ldr	x0, [x20, #184]
  44754c:	cbz	x0, 446fd8 <ASN1_generate_nconf@plt+0x28668>
  447550:	b	446fc8 <ASN1_generate_nconf@plt+0x28658>
  447554:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  447558:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44755c:	add	x1, x1, #0x3d8
  447560:	b	4473c4 <ASN1_generate_nconf@plt+0x28a54>
  447564:	ldr	x0, [x2, #56]
  447568:	b	4472c8 <ASN1_generate_nconf@plt+0x28958>
  44756c:	ldr	x0, [x2, #56]
  447570:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  447574:	add	x1, x1, #0x298
  447578:	str	x2, [sp, #168]
  44757c:	bl	419740 <BIO_printf@plt>
  447580:	ldr	x2, [sp, #168]
  447584:	b	4469ac <ASN1_generate_nconf@plt+0x2803c>
  447588:	ldr	x0, [sp, #584]
  44758c:	bl	419940 <unlink@plt>
  447590:	b	447190 <ASN1_generate_nconf@plt+0x28820>
  447594:	adrp	x21, 444000 <ASN1_generate_nconf@plt+0x25690>
  447598:	add	x21, x21, #0x88
  44759c:	b	447184 <ASN1_generate_nconf@plt+0x28814>
  4475a0:	mov	x3, #0x0                   	// #0
  4475a4:	mov	x2, #0x80                  	// #128
  4475a8:	mov	w1, #0x2a                  	// #42
  4475ac:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4475b0:	b	446a18 <ASN1_generate_nconf@plt+0x280a8>
  4475b4:	mov	x3, #0x0                   	// #0
  4475b8:	mov	x2, #0x0                   	// #0
  4475bc:	mov	w1, #0x2c                  	// #44
  4475c0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  4475c4:	b	446a18 <ASN1_generate_nconf@plt+0x280a8>
  4475c8:	ldr	x0, [x20, #152]
  4475cc:	adrp	x1, 45e000 <ASN1_generate_nconf@plt+0x3f690>
  4475d0:	add	x1, x1, #0xc00
  4475d4:	bl	41cb50 <SSL_CTX_set_info_callback@plt>
  4475d8:	b	446a00 <ASN1_generate_nconf@plt+0x28090>
  4475dc:	ldr	w1, [sp, #216]
  4475e0:	ldr	x0, [x20, #32]
  4475e4:	bl	460028 <ASN1_generate_nconf@plt+0x416b8>
  4475e8:	b	446994 <ASN1_generate_nconf@plt+0x28024>
  4475ec:	ldr	x0, [x20, #32]
  4475f0:	adrp	x21, 441000 <ASN1_generate_nconf@plt+0x22690>
  4475f4:	add	x21, x21, #0xee0
  4475f8:	mov	x1, x21
  4475fc:	bl	419f00 <SSL_CTX_set_not_resumable_session_callback@plt>
  447600:	ldr	x0, [x20, #152]
  447604:	cbz	x0, 446f54 <ASN1_generate_nconf@plt+0x285e4>
  447608:	mov	x1, x21
  44760c:	bl	419f00 <SSL_CTX_set_not_resumable_session_callback@plt>
  447610:	b	446f54 <ASN1_generate_nconf@plt+0x285e4>
  447614:	ldr	x0, [x20, #8]
  447618:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  44761c:	add	x1, x1, #0x3b0
  447620:	bl	419740 <BIO_printf@plt>
  447624:	b	446f64 <ASN1_generate_nconf@plt+0x285f4>
  447628:	ldr	x0, [sp, #240]
  44762c:	cbnz	x0, 446ac0 <ASN1_generate_nconf@plt+0x28150>
  447630:	ldr	x0, [x20, #8]
  447634:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  447638:	add	x1, x1, #0x360
  44763c:	mov	x23, #0x0                   	// #0
  447640:	bl	419740 <BIO_printf@plt>
  447644:	ldr	x0, [x20, #8]
  447648:	mov	x3, #0x0                   	// #0
  44764c:	mov	x2, #0x0                   	// #0
  447650:	mov	w1, #0xb                   	// #11
  447654:	bl	41de90 <BIO_ctrl@plt>
  447658:	ldr	x0, [x20, #32]
  44765c:	mov	x3, #0x0                   	// #0
  447660:	mov	x2, #0x1                   	// #1
  447664:	mov	w1, #0x76                  	// #118
  447668:	bl	41ad80 <SSL_CTX_ctrl@plt>
  44766c:	b	446b08 <ASN1_generate_nconf@plt+0x28198>
  447670:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447674:	adrp	x1, 477000 <ASN1_generate_nconf@plt+0x58690>
  447678:	add	x1, x1, #0x388
  44767c:	mov	w21, #0x1                   	// #1
  447680:	ldr	x0, [x22, #56]
  447684:	bl	41a980 <BIO_puts@plt>
  447688:	ldr	x0, [x22, #56]
  44768c:	bl	41e7f0 <ERR_print_errors@plt>
  447690:	mov	x0, x23
  447694:	bl	41d220 <DH_free@plt>
  447698:	b	445824 <ASN1_generate_nconf@plt+0x26eb4>
  44769c:	nop
  4476a0:	stp	x29, x30, [sp, #-64]!
  4476a4:	mov	x29, sp
  4476a8:	stp	x19, x20, [sp, #16]
  4476ac:	mov	x20, x0
  4476b0:	stp	x21, x22, [sp, #32]
  4476b4:	mov	x21, x1
  4476b8:	mov	x22, x2
  4476bc:	bl	41aa30 <BIO_s_connect@plt>
  4476c0:	bl	41b620 <BIO_new@plt>
  4476c4:	cbz	x0, 4477e0 <ASN1_generate_nconf@plt+0x28e70>
  4476c8:	mov	x19, x0
  4476cc:	mov	x3, x21
  4476d0:	mov	x2, #0x0                   	// #0
  4476d4:	mov	w1, #0x64                  	// #100
  4476d8:	bl	41de90 <BIO_ctrl@plt>
  4476dc:	mov	x0, x19
  4476e0:	mov	x3, #0x0                   	// #0
  4476e4:	mov	x2, #0x10                  	// #16
  4476e8:	mov	w1, #0x9b                  	// #155
  4476ec:	bl	41de90 <BIO_ctrl@plt>
  4476f0:	cbz	x20, 447770 <ASN1_generate_nconf@plt+0x28e00>
  4476f4:	mov	x0, x20
  4476f8:	bl	41dc70 <SSL_set_connect_state@plt>
  4476fc:	mov	x2, x19
  447700:	mov	x1, x19
  447704:	mov	x21, x20
  447708:	mov	x0, x21
  44770c:	bl	41d4c0 <SSL_set_bio@plt>
  447710:	mov	x0, x21
  447714:	bl	41c230 <SSL_connect@plt>
  447718:	cmp	w0, #0x0
  44771c:	b.le	44779c <ASN1_generate_nconf@plt+0x28e2c>
  447720:	mov	x19, #0x1                   	// #1
  447724:	mov	x0, x21
  447728:	str	x19, [sp, #56]
  44772c:	bl	41e310 <SSL_get_fd@plt>
  447730:	tbz	w0, #31, 447748 <ASN1_generate_nconf@plt+0x28dd8>
  447734:	mov	x0, x21
  447738:	ldp	x19, x20, [sp, #16]
  44773c:	ldp	x21, x22, [sp, #32]
  447740:	ldp	x29, x30, [sp], #64
  447744:	ret
  447748:	mov	w1, w19
  44774c:	add	x3, sp, #0x38
  447750:	mov	w4, #0x8                   	// #8
  447754:	mov	w2, #0xd                   	// #13
  447758:	bl	41d650 <setsockopt@plt>
  44775c:	mov	x0, x21
  447760:	ldp	x19, x20, [sp, #16]
  447764:	ldp	x21, x22, [sp, #32]
  447768:	ldp	x29, x30, [sp], #64
  44776c:	ret
  447770:	mov	x0, x22
  447774:	bl	41b2f0 <SSL_new@plt>
  447778:	mov	x2, x19
  44777c:	mov	x1, x19
  447780:	mov	x21, x0
  447784:	mov	x0, x21
  447788:	bl	41d4c0 <SSL_set_bio@plt>
  44778c:	mov	x0, x21
  447790:	bl	41c230 <SSL_connect@plt>
  447794:	cmp	w0, #0x0
  447798:	b.gt	447720 <ASN1_generate_nconf@plt+0x28db0>
  44779c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4477a0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4477a4:	add	x1, x1, #0x720
  4477a8:	ldr	x0, [x19, #56]
  4477ac:	bl	419740 <BIO_printf@plt>
  4477b0:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  4477b4:	ldr	w0, [x0, #1288]
  4477b8:	cbz	w0, 4477f8 <ASN1_generate_nconf@plt+0x28e88>
  4477bc:	ldr	x19, [x19, #56]
  4477c0:	sxtw	x0, w0
  4477c4:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  4477c8:	mov	x2, x0
  4477cc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4477d0:	mov	x0, x19
  4477d4:	add	x1, x1, #0x780
  4477d8:	bl	419740 <BIO_printf@plt>
  4477dc:	cbz	x20, 447804 <ASN1_generate_nconf@plt+0x28e94>
  4477e0:	mov	x21, #0x0                   	// #0
  4477e4:	mov	x0, x21
  4477e8:	ldp	x19, x20, [sp, #16]
  4477ec:	ldp	x21, x22, [sp, #32]
  4477f0:	ldp	x29, x30, [sp], #64
  4477f4:	ret
  4477f8:	ldr	x0, [x19, #56]
  4477fc:	bl	41e7f0 <ERR_print_errors@plt>
  447800:	cbnz	x20, 4477e0 <ASN1_generate_nconf@plt+0x28e70>
  447804:	mov	x0, x21
  447808:	mov	x21, #0x0                   	// #0
  44780c:	bl	41c800 <SSL_free@plt>
  447810:	b	447734 <ASN1_generate_nconf@plt+0x28dc4>
  447814:	nop
  447818:	mov	x12, #0x20c0                	// #8384
  44781c:	sub	sp, sp, x12
  447820:	stp	x29, x30, [sp]
  447824:	mov	x29, sp
  447828:	stp	x19, x20, [sp, #16]
  44782c:	mov	w19, w0
  447830:	mov	w0, #0x1e                  	// #30
  447834:	mov	x20, x1
  447838:	stp	x21, x22, [sp, #32]
  44783c:	adrp	x21, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447840:	add	x21, x21, #0x790
  447844:	stp	x23, x24, [sp, #48]
  447848:	adrp	x22, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44784c:	stp	x25, x26, [sp, #64]
  447850:	adrp	x24, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  447854:	add	x22, x22, #0x478
  447858:	stp	x27, x28, [sp, #80]
  44785c:	add	x24, x24, #0x500
  447860:	mov	w28, #0x0                   	// #0
  447864:	str	d8, [sp, #96]
  447868:	mov	x26, #0x0                   	// #0
  44786c:	str	w0, [sp, #188]
  447870:	bl	419a10 <TLS_client_method@plt>
  447874:	mov	x2, x0
  447878:	mov	x1, x20
  44787c:	mov	w0, w19
  447880:	adrp	x19, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447884:	add	x19, x19, #0x768
  447888:	str	x2, [sp, #168]
  44788c:	mov	x2, x21
  447890:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  447894:	mov	x23, x0
  447898:	mov	x27, #0x0                   	// #0
  44789c:	mov	x25, #0x0                   	// #0
  4478a0:	mov	w20, #0x3                   	// #3
  4478a4:	str	wzr, [sp, #120]
  4478a8:	stp	xzr, xzr, [sp, #128]
  4478ac:	stp	xzr, xzr, [sp, #144]
  4478b0:	stp	wzr, wzr, [sp, #160]
  4478b4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4478b8:	cbz	w0, 4478e4 <ASN1_generate_nconf@plt+0x28f74>
  4478bc:	add	w0, w0, #0x1
  4478c0:	cmp	w0, #0x13
  4478c4:	b.hi	4478b4 <ASN1_generate_nconf@plt+0x28f44>  // b.pmore
  4478c8:	ldrh	w0, [x19, w0, uxtw #1]
  4478cc:	adr	x1, 4478d8 <ASN1_generate_nconf@plt+0x28f68>
  4478d0:	add	x0, x1, w0, sxth #2
  4478d4:	br	x0
  4478d8:	mov	w20, #0x2                   	// #2
  4478dc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4478e0:	cbnz	w0, 4478bc <ASN1_generate_nconf@plt+0x28f4c>
  4478e4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4478e8:	cbnz	w0, 447abc <ASN1_generate_nconf@plt+0x2914c>
  4478ec:	cbz	x25, 447c90 <ASN1_generate_nconf@plt+0x29320>
  4478f0:	ldr	x0, [sp, #168]
  4478f4:	bl	41db50 <SSL_CTX_new@plt>
  4478f8:	mov	x19, x0
  4478fc:	cbz	x0, 447bf0 <ASN1_generate_nconf@plt+0x29280>
  447900:	mov	x3, #0x0                   	// #0
  447904:	mov	x2, #0x4                   	// #4
  447908:	mov	w1, #0x21                  	// #33
  44790c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447910:	mov	x0, x19
  447914:	mov	w1, #0x1                   	// #1
  447918:	bl	41bba0 <SSL_CTX_set_quiet_shutdown@plt>
  44791c:	sxtw	x2, w28
  447920:	mov	x0, x19
  447924:	mov	x3, #0x0                   	// #0
  447928:	mov	w1, #0x7c                  	// #124
  44792c:	bl	41ad80 <SSL_CTX_ctrl@plt>
  447930:	cbz	x0, 447c48 <ASN1_generate_nconf@plt+0x292d8>
  447934:	ldr	w0, [sp, #120]
  447938:	cbnz	w0, 447c54 <ASN1_generate_nconf@plt+0x292e4>
  44793c:	cbz	x25, 447950 <ASN1_generate_nconf@plt+0x28fe0>
  447940:	mov	x1, x25
  447944:	mov	x0, x19
  447948:	bl	419a40 <SSL_CTX_set_cipher_list@plt>
  44794c:	cbz	w0, 447c48 <ASN1_generate_nconf@plt+0x292d8>
  447950:	cbz	x27, 447964 <ASN1_generate_nconf@plt+0x28ff4>
  447954:	mov	x1, x27
  447958:	mov	x0, x19
  44795c:	bl	41a450 <SSL_CTX_set_ciphersuites@plt>
  447960:	cbz	w0, 447c48 <ASN1_generate_nconf@plt+0x292d8>
  447964:	ldp	x1, x2, [sp, #128]
  447968:	mov	x0, x19
  44796c:	bl	45e278 <ASN1_generate_nconf@plt+0x3f908>
  447970:	cbz	w0, 447c48 <ASN1_generate_nconf@plt+0x292d8>
  447974:	ldp	x2, x1, [sp, #144]
  447978:	mov	x0, x19
  44797c:	ldp	w4, w3, [sp, #160]
  447980:	bl	457910 <ASN1_generate_nconf@plt+0x38fa0>
  447984:	cbz	w0, 447ec8 <ASN1_generate_nconf@plt+0x29558>
  447988:	and	w23, w20, #0x1
  44798c:	tbz	w20, #0, 447d10 <ASN1_generate_nconf@plt+0x293a0>
  447990:	ldr	w1, [sp, #188]
  447994:	add	x2, x21, #0x1b0
  447998:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44799c:	add	x0, x0, #0x4d0
  4479a0:	str	x2, [sp, #128]
  4479a4:	mov	w25, #0x0                   	// #0
  4479a8:	mov	x24, #0x0                   	// #0
  4479ac:	bl	41e1d0 <printf@plt>
  4479b0:	mov	x0, #0x0                   	// #0
  4479b4:	bl	419f10 <time@plt>
  4479b8:	ldrsw	x27, [sp, #188]
  4479bc:	mov	x2, x0
  4479c0:	mov	w1, #0x1                   	// #1
  4479c4:	mov	w0, #0x0                   	// #0
  4479c8:	add	x2, x27, x2
  4479cc:	str	x2, [sp, #120]
  4479d0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  4479d4:	b	447a24 <ASN1_generate_nconf@plt+0x290b4>
  4479d8:	mov	w1, #0x3                   	// #3
  4479dc:	mov	x0, x28
  4479e0:	bl	41a960 <SSL_set_shutdown@plt>
  4479e4:	add	w25, w25, #0x1
  4479e8:	mov	x0, x28
  4479ec:	bl	41e310 <SSL_get_fd@plt>
  4479f0:	bl	41c050 <BIO_closesocket@plt>
  4479f4:	mov	x0, x28
  4479f8:	bl	41a830 <SSL_session_reused@plt>
  4479fc:	mov	w1, #0x72                  	// #114
  447a00:	cbz	w0, 447c68 <ASN1_generate_nconf@plt+0x292f8>
  447a04:	adrp	x27, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  447a08:	mov	w0, w1
  447a0c:	ldr	x1, [x27, #3952]
  447a10:	bl	41b360 <fputc@plt>
  447a14:	ldr	x0, [x27, #3952]
  447a18:	bl	41b970 <fflush@plt>
  447a1c:	mov	x0, x28
  447a20:	bl	41c800 <SSL_free@plt>
  447a24:	mov	x0, #0x0                   	// #0
  447a28:	bl	419f10 <time@plt>
  447a2c:	ldr	x1, [sp, #120]
  447a30:	cmp	x0, x1
  447a34:	b.gt	447ca4 <ASN1_generate_nconf@plt+0x29334>
  447a38:	mov	x2, x19
  447a3c:	mov	x1, x22
  447a40:	mov	x0, #0x0                   	// #0
  447a44:	bl	4476a0 <ASN1_generate_nconf@plt+0x28d30>
  447a48:	mov	x28, x0
  447a4c:	cbz	x0, 447ae0 <ASN1_generate_nconf@plt+0x29170>
  447a50:	cbz	x26, 4479d8 <ASN1_generate_nconf@plt+0x29068>
  447a54:	ldr	x2, [sp, #128]
  447a58:	mov	x3, x26
  447a5c:	add	x0, sp, #0xc0
  447a60:	mov	x1, #0x2000                	// #8192
  447a64:	bl	41d1c0 <BIO_snprintf@plt>
  447a68:	mov	w2, w0
  447a6c:	cmp	w0, #0x0
  447a70:	b.le	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447a74:	add	x1, sp, #0xc0
  447a78:	mov	x0, x28
  447a7c:	bl	41a730 <SSL_write@plt>
  447a80:	cmp	w0, #0x0
  447a84:	b.gt	447a90 <ASN1_generate_nconf@plt+0x29120>
  447a88:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447a8c:	add	x24, x24, w0, sxtw
  447a90:	add	x1, sp, #0xc0
  447a94:	mov	x0, x28
  447a98:	mov	w2, #0x2000                	// #8192
  447a9c:	bl	41b5f0 <SSL_read@plt>
  447aa0:	cmp	w0, #0x0
  447aa4:	b.gt	447a8c <ASN1_generate_nconf@plt+0x2911c>
  447aa8:	b	4479d8 <ASN1_generate_nconf@plt+0x29068>
  447aac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447ab0:	add	x1, sp, #0xbc
  447ab4:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  447ab8:	cbnz	w0, 4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447abc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447ac0:	mov	x2, x23
  447ac4:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  447ac8:	mov	w23, #0x1                   	// #1
  447acc:	ldr	x0, [x0, #56]
  447ad0:	add	x1, x1, #0xd68
  447ad4:	mov	x19, #0x0                   	// #0
  447ad8:	mov	x28, #0x0                   	// #0
  447adc:	bl	419740 <BIO_printf@plt>
  447ae0:	mov	x0, x28
  447ae4:	bl	41c800 <SSL_free@plt>
  447ae8:	mov	x0, x19
  447aec:	bl	419ba0 <SSL_CTX_free@plt>
  447af0:	mov	w0, w23
  447af4:	mov	x12, #0x20c0                	// #8384
  447af8:	ldp	x29, x30, [sp]
  447afc:	ldp	x19, x20, [sp, #16]
  447b00:	ldp	x21, x22, [sp, #32]
  447b04:	ldp	x23, x24, [sp, #48]
  447b08:	ldp	x25, x26, [sp, #64]
  447b0c:	ldp	x27, x28, [sp, #80]
  447b10:	ldr	d8, [sp, #96]
  447b14:	add	sp, sp, x12
  447b18:	ret
  447b1c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447b20:	mov	x26, x0
  447b24:	bl	41e440 <strlen@plt>
  447b28:	add	x0, x0, #0x12
  447b2c:	cmp	x0, #0x2, lsl #12
  447b30:	b.ls	4478b4 <ASN1_generate_nconf@plt+0x28f44>  // b.plast
  447b34:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447b38:	mov	x2, x23
  447b3c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447b40:	mov	w23, #0x1                   	// #1
  447b44:	ldr	x0, [x0, #56]
  447b48:	add	x1, x1, #0x4a0
  447b4c:	mov	x19, #0x0                   	// #0
  447b50:	mov	x28, #0x0                   	// #0
  447b54:	bl	419740 <BIO_printf@plt>
  447b58:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447b5c:	mov	w28, #0x300                 	// #768
  447b60:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447b64:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447b68:	mov	x1, x24
  447b6c:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  447b70:	cbz	w0, 447abc <ASN1_generate_nconf@plt+0x2914c>
  447b74:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447b78:	ldr	w3, [x24]
  447b7c:	mov	x2, x23
  447b80:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447b84:	ldr	x0, [x0, #56]
  447b88:	add	x1, x1, #0x488
  447b8c:	bl	419740 <BIO_printf@plt>
  447b90:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447b94:	mov	w0, #0x1                   	// #1
  447b98:	str	w0, [sp, #120]
  447b9c:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447ba0:	mov	w20, #0x1                   	// #1
  447ba4:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447ba8:	mov	w0, #0x1                   	// #1
  447bac:	str	w0, [sp, #164]
  447bb0:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447bb4:	mov	w0, #0x1                   	// #1
  447bb8:	str	w0, [sp, #160]
  447bbc:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447bc0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447bc4:	str	x0, [sp, #152]
  447bc8:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447bcc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447bd0:	str	x0, [sp, #144]
  447bd4:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447bd8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447bdc:	str	x0, [sp, #136]
  447be0:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447be4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447be8:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  447bec:	cbnz	w0, 4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447bf0:	mov	w23, #0x1                   	// #1
  447bf4:	mov	x19, #0x0                   	// #0
  447bf8:	mov	x28, #0x0                   	// #0
  447bfc:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447c00:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447c04:	str	x0, [sp, #128]
  447c08:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447c0c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447c10:	mov	x27, x0
  447c14:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447c18:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447c1c:	mov	x25, x0
  447c20:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447c24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447c28:	mov	x22, x0
  447c2c:	b	4478b4 <ASN1_generate_nconf@plt+0x28f44>
  447c30:	mov	x0, x21
  447c34:	mov	w23, #0x0                   	// #0
  447c38:	mov	x19, #0x0                   	// #0
  447c3c:	mov	x28, #0x0                   	// #0
  447c40:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  447c44:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447c48:	mov	w23, #0x1                   	// #1
  447c4c:	mov	x28, #0x0                   	// #0
  447c50:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447c54:	mov	x1, #0x854                 	// #2132
  447c58:	mov	x0, x19
  447c5c:	movk	x1, #0x8000, lsl #16
  447c60:	bl	41bfd0 <SSL_CTX_set_options@plt>
  447c64:	b	44793c <ASN1_generate_nconf@plt+0x28fcc>
  447c68:	mov	x0, x28
  447c6c:	bl	41a0c0 <SSL_version@plt>
  447c70:	mov	w1, #0x74                  	// #116
  447c74:	cmp	w0, #0x301
  447c78:	b.eq	447a04 <ASN1_generate_nconf@plt+0x29094>  // b.none
  447c7c:	cmp	w0, #0x300
  447c80:	mov	w1, #0x33                  	// #51
  447c84:	mov	w0, #0x2a                  	// #42
  447c88:	csel	w1, w1, w0, eq  // eq = none
  447c8c:	b	447a04 <ASN1_generate_nconf@plt+0x29094>
  447c90:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447c94:	add	x0, x0, #0x4c0
  447c98:	bl	41d590 <getenv@plt>
  447c9c:	mov	x25, x0
  447ca0:	b	4478f0 <ASN1_generate_nconf@plt+0x28f80>
  447ca4:	mov	w1, #0x1                   	// #1
  447ca8:	mov	w0, w1
  447cac:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  447cb0:	movi	d1, #0x0
  447cb4:	mov	x0, #0x0                   	// #0
  447cb8:	fadd	d8, d0, d1
  447cbc:	bl	419f10 <time@plt>
  447cc0:	fmov	d0, d8
  447cc4:	scvtf	d1, w25
  447cc8:	mov	x2, x24
  447ccc:	mov	w1, w25
  447cd0:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447cd4:	add	x0, x0, #0x508
  447cd8:	fdiv	d1, d1, d8
  447cdc:	bl	41e1d0 <printf@plt>
  447ce0:	mov	x0, #0x0                   	// #0
  447ce4:	bl	419f10 <time@plt>
  447ce8:	sxtw	x3, w25
  447cec:	ldrsw	x2, [sp, #188]
  447cf0:	ldr	x1, [sp, #120]
  447cf4:	udiv	x3, x24, x3
  447cf8:	sub	x27, x0, x1
  447cfc:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447d00:	mov	w1, w25
  447d04:	add	x2, x27, x2
  447d08:	add	x0, x0, #0x550
  447d0c:	bl	41e1d0 <printf@plt>
  447d10:	tbz	w20, #1, 447c48 <ASN1_generate_nconf@plt+0x292d8>
  447d14:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447d18:	add	x0, x0, #0x598
  447d1c:	bl	41dea0 <puts@plt>
  447d20:	mov	x2, x19
  447d24:	mov	x1, x22
  447d28:	mov	x0, #0x0                   	// #0
  447d2c:	bl	4476a0 <ASN1_generate_nconf@plt+0x28d30>
  447d30:	mov	x28, x0
  447d34:	cbz	x0, 447f4c <ASN1_generate_nconf@plt+0x295dc>
  447d38:	cbz	x26, 447d8c <ASN1_generate_nconf@plt+0x2941c>
  447d3c:	add	x2, x21, #0x1b0
  447d40:	mov	x3, x26
  447d44:	add	x0, sp, #0xc0
  447d48:	mov	x1, #0x2000                	// #8192
  447d4c:	mov	w23, #0x1                   	// #1
  447d50:	bl	41d1c0 <BIO_snprintf@plt>
  447d54:	mov	w2, w0
  447d58:	cmp	w0, #0x0
  447d5c:	b.le	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447d60:	add	x1, sp, #0xc0
  447d64:	mov	x0, x28
  447d68:	bl	41a730 <SSL_write@plt>
  447d6c:	cmp	w0, #0x0
  447d70:	b.le	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447d74:	add	x1, sp, #0xc0
  447d78:	mov	x0, x28
  447d7c:	mov	w2, #0x2000                	// #8192
  447d80:	bl	41b5f0 <SSL_read@plt>
  447d84:	cmp	w0, #0x0
  447d88:	b.gt	447d74 <ASN1_generate_nconf@plt+0x29404>
  447d8c:	mov	w1, #0x3                   	// #3
  447d90:	mov	x0, x28
  447d94:	bl	41a960 <SSL_set_shutdown@plt>
  447d98:	add	x21, x21, #0x1b0
  447d9c:	mov	x0, x28
  447da0:	bl	41e310 <SSL_get_fd@plt>
  447da4:	bl	41c050 <BIO_closesocket@plt>
  447da8:	mov	w24, #0x0                   	// #0
  447dac:	mov	x0, #0x0                   	// #0
  447db0:	bl	419f10 <time@plt>
  447db4:	ldrsw	x25, [sp, #188]
  447db8:	mov	x20, #0x0                   	// #0
  447dbc:	add	x25, x25, x0
  447dc0:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447dc4:	add	x0, x0, #0x5e0
  447dc8:	bl	41dea0 <puts@plt>
  447dcc:	mov	w1, #0x1                   	// #1
  447dd0:	mov	w0, #0x0                   	// #0
  447dd4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  447dd8:	b	447e20 <ASN1_generate_nconf@plt+0x294b0>
  447ddc:	mov	w1, #0x3                   	// #3
  447de0:	mov	x0, x28
  447de4:	bl	41a960 <SSL_set_shutdown@plt>
  447de8:	add	w24, w24, #0x1
  447dec:	mov	x0, x28
  447df0:	bl	41e310 <SSL_get_fd@plt>
  447df4:	bl	41c050 <BIO_closesocket@plt>
  447df8:	mov	x0, x28
  447dfc:	bl	41a830 <SSL_session_reused@plt>
  447e00:	mov	w1, #0x72                  	// #114
  447e04:	cbz	w0, 447ea0 <ASN1_generate_nconf@plt+0x29530>
  447e08:	adrp	x23, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  447e0c:	mov	w0, w1
  447e10:	ldr	x1, [x23, #3952]
  447e14:	bl	41b360 <fputc@plt>
  447e18:	ldr	x0, [x23, #3952]
  447e1c:	bl	41b970 <fflush@plt>
  447e20:	mov	x0, #0x0                   	// #0
  447e24:	bl	419f10 <time@plt>
  447e28:	cmp	x0, x25
  447e2c:	b.gt	447ee8 <ASN1_generate_nconf@plt+0x29578>
  447e30:	mov	x2, x19
  447e34:	mov	x1, x22
  447e38:	mov	x0, x28
  447e3c:	bl	4476a0 <ASN1_generate_nconf@plt+0x28d30>
  447e40:	cbz	x0, 447ee0 <ASN1_generate_nconf@plt+0x29570>
  447e44:	cbz	x26, 447ddc <ASN1_generate_nconf@plt+0x2946c>
  447e48:	mov	x2, x21
  447e4c:	mov	x3, x26
  447e50:	add	x0, sp, #0xc0
  447e54:	mov	x1, #0x2000                	// #8192
  447e58:	bl	41d1c0 <BIO_snprintf@plt>
  447e5c:	mov	w2, w0
  447e60:	cmp	w0, #0x0
  447e64:	b.le	447ee0 <ASN1_generate_nconf@plt+0x29570>
  447e68:	add	x1, sp, #0xc0
  447e6c:	mov	x0, x28
  447e70:	bl	41a730 <SSL_write@plt>
  447e74:	cmp	w0, #0x0
  447e78:	b.gt	447e84 <ASN1_generate_nconf@plt+0x29514>
  447e7c:	b	447ee0 <ASN1_generate_nconf@plt+0x29570>
  447e80:	add	x20, x20, w0, sxtw
  447e84:	add	x1, sp, #0xc0
  447e88:	mov	x0, x28
  447e8c:	mov	w2, #0x2000                	// #8192
  447e90:	bl	41b5f0 <SSL_read@plt>
  447e94:	cmp	w0, #0x0
  447e98:	b.gt	447e80 <ASN1_generate_nconf@plt+0x29510>
  447e9c:	b	447ddc <ASN1_generate_nconf@plt+0x2946c>
  447ea0:	mov	x0, x28
  447ea4:	bl	41a0c0 <SSL_version@plt>
  447ea8:	mov	w1, #0x74                  	// #116
  447eac:	cmp	w0, #0x301
  447eb0:	b.eq	447e08 <ASN1_generate_nconf@plt+0x29498>  // b.none
  447eb4:	cmp	w0, #0x300
  447eb8:	mov	w1, #0x33                  	// #51
  447ebc:	mov	w0, #0x2a                  	// #42
  447ec0:	csel	w1, w1, w0, eq  // eq = none
  447ec4:	b	447e08 <ASN1_generate_nconf@plt+0x29498>
  447ec8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447ecc:	mov	w23, #0x1                   	// #1
  447ed0:	mov	x28, #0x0                   	// #0
  447ed4:	ldr	x0, [x0, #56]
  447ed8:	bl	41e7f0 <ERR_print_errors@plt>
  447edc:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447ee0:	mov	w23, #0x1                   	// #1
  447ee4:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447ee8:	mov	w1, #0x1                   	// #1
  447eec:	mov	w0, w1
  447ef0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  447ef4:	mov	w23, #0x0                   	// #0
  447ef8:	movi	d2, #0x0
  447efc:	scvtf	d1, w24
  447f00:	mov	x2, x20
  447f04:	mov	w1, w24
  447f08:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447f0c:	add	x0, x0, #0x508
  447f10:	fadd	d0, d0, d2
  447f14:	fdiv	d1, d1, d0
  447f18:	bl	41e1d0 <printf@plt>
  447f1c:	mov	x0, #0x0                   	// #0
  447f20:	bl	419f10 <time@plt>
  447f24:	sxtw	x3, w24
  447f28:	ldrsw	x2, [sp, #188]
  447f2c:	sub	x25, x0, x25
  447f30:	mov	w1, w24
  447f34:	add	x2, x25, x2
  447f38:	adrp	x0, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447f3c:	udiv	x3, x20, x3
  447f40:	add	x0, x0, #0x550
  447f44:	bl	41e1d0 <printf@plt>
  447f48:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447f4c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  447f50:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447f54:	mov	w23, #0x1                   	// #1
  447f58:	add	x1, x1, #0x5c0
  447f5c:	ldr	x0, [x0, #56]
  447f60:	bl	419740 <BIO_printf@plt>
  447f64:	b	447ae0 <ASN1_generate_nconf@plt+0x29170>
  447f68:	stp	x29, x30, [sp, #-112]!
  447f6c:	mov	w3, #0x8005                	// #32773
  447f70:	mov	x29, sp
  447f74:	stp	x19, x20, [sp, #16]
  447f78:	adrp	x20, 479000 <ASN1_generate_nconf@plt+0x5a690>
  447f7c:	add	x20, x20, #0xab0
  447f80:	mov	x2, x20
  447f84:	stp	x21, x22, [sp, #32]
  447f88:	mov	w19, #0x0                   	// #0
  447f8c:	stp	x23, x24, [sp, #48]
  447f90:	mov	x22, #0x0                   	// #0
  447f94:	mov	x24, #0x0                   	// #0
  447f98:	stp	x25, x26, [sp, #64]
  447f9c:	mov	x23, #0x0                   	// #0
  447fa0:	mov	w26, #0x0                   	// #0
  447fa4:	str	x27, [sp, #80]
  447fa8:	mov	w25, #0x0                   	// #0
  447fac:	stp	w3, w3, [sp, #104]
  447fb0:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  447fb4:	mov	x21, x0
  447fb8:	mov	w27, #0x0                   	// #0
  447fbc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  447fc0:	cbz	w0, 447ff8 <ASN1_generate_nconf@plt+0x29688>
  447fc4:	cmp	w0, #0x5
  447fc8:	b.eq	4481e8 <ASN1_generate_nconf@plt+0x29878>  // b.none
  447fcc:	b.gt	448148 <ASN1_generate_nconf@plt+0x297d8>
  447fd0:	cmp	w0, #0x2
  447fd4:	b.eq	4481ac <ASN1_generate_nconf@plt+0x2983c>  // b.none
  447fd8:	b.le	448168 <ASN1_generate_nconf@plt+0x297f8>
  447fdc:	cmp	w0, #0x3
  447fe0:	b.eq	448200 <ASN1_generate_nconf@plt+0x29890>  // b.none
  447fe4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  447fe8:	mov	x23, x0
  447fec:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  447ff0:	cbnz	w0, 447fc4 <ASN1_generate_nconf@plt+0x29654>
  447ff4:	nop
  447ff8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  447ffc:	mov	w19, w0
  448000:	cbnz	w0, 4481c0 <ASN1_generate_nconf@plt+0x29850>
  448004:	ldr	w21, [sp, #104]
  448008:	mov	x0, x23
  44800c:	mov	w1, #0x72                  	// #114
  448010:	mov	w2, w21
  448014:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  448018:	mov	x20, x0
  44801c:	cbz	x0, 448224 <ASN1_generate_nconf@plt+0x298b4>
  448020:	cmp	w21, #0x4
  448024:	b.eq	448234 <ASN1_generate_nconf@plt+0x298c4>  // b.none
  448028:	mov	x3, #0x0                   	// #0
  44802c:	mov	x2, #0x0                   	// #0
  448030:	mov	x1, #0x0                   	// #0
  448034:	bl	41c550 <PEM_read_bio_SSL_SESSION@plt>
  448038:	mov	x21, x0
  44803c:	cbz	x21, 448334 <ASN1_generate_nconf@plt+0x299c4>
  448040:	mov	x0, x20
  448044:	bl	41df00 <BIO_free@plt>
  448048:	mov	x0, x21
  44804c:	bl	41a460 <SSL_SESSION_get0_peer@plt>
  448050:	mov	x23, x0
  448054:	cbz	x22, 44807c <ASN1_generate_nconf@plt+0x2970c>
  448058:	mov	x0, x22
  44805c:	bl	41e440 <strlen@plt>
  448060:	cmp	x0, #0x20
  448064:	b.hi	4482b0 <ASN1_generate_nconf@plt+0x29940>  // b.pmore
  448068:	mov	w2, w0
  44806c:	mov	x1, x22
  448070:	mov	x0, x21
  448074:	bl	419b20 <SSL_SESSION_set1_id_context@plt>
  448078:	cbz	w0, 4482ec <ASN1_generate_nconf@plt+0x2997c>
  44807c:	cmp	w26, #0x0
  448080:	mov	x20, #0x0                   	// #0
  448084:	cset	w22, eq  // eq = none
  448088:	cmp	w27, #0x0
  44808c:	ccmp	w22, #0x0, #0x0, eq  // eq = none
  448090:	b.eq	448118 <ASN1_generate_nconf@plt+0x297a8>  // b.none
  448094:	ldr	w2, [sp, #108]
  448098:	mov	x0, x24
  44809c:	mov	w1, #0x77                  	// #119
  4480a0:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4480a4:	mov	x20, x0
  4480a8:	cbz	x0, 448364 <ASN1_generate_nconf@plt+0x299f4>
  4480ac:	cbz	w27, 448258 <ASN1_generate_nconf@plt+0x298e8>
  4480b0:	mov	x1, x21
  4480b4:	bl	41ae00 <SSL_SESSION_print@plt>
  4480b8:	cbz	w25, 448258 <ASN1_generate_nconf@plt+0x298e8>
  4480bc:	cbz	x23, 44837c <ASN1_generate_nconf@plt+0x29a0c>
  4480c0:	mov	x1, x23
  4480c4:	mov	x0, x20
  4480c8:	bl	41d930 <X509_print@plt>
  4480cc:	cmp	x23, #0x0
  4480d0:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  4480d4:	b.eq	448118 <ASN1_generate_nconf@plt+0x297a8>  // b.none
  4480d8:	ldr	w0, [sp, #108]
  4480dc:	cmp	w0, #0x4
  4480e0:	b.eq	44836c <ASN1_generate_nconf@plt+0x299fc>  // b.none
  4480e4:	mov	w1, #0x8005                	// #32773
  4480e8:	cmp	w0, w1
  4480ec:	b.ne	4482d0 <ASN1_generate_nconf@plt+0x29960>  // b.any
  4480f0:	mov	x1, x23
  4480f4:	mov	x0, x20
  4480f8:	bl	41ab80 <PEM_write_bio_X509@plt>
  4480fc:	cbnz	w0, 448118 <ASN1_generate_nconf@plt+0x297a8>
  448100:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448104:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  448108:	mov	w19, #0x1                   	// #1
  44810c:	add	x1, x1, #0x9e8
  448110:	ldr	x0, [x0, #56]
  448114:	bl	419740 <BIO_printf@plt>
  448118:	mov	x0, x20
  44811c:	bl	41ce30 <BIO_free_all@plt>
  448120:	mov	x0, x21
  448124:	bl	419800 <SSL_SESSION_free@plt>
  448128:	mov	w0, w19
  44812c:	ldp	x19, x20, [sp, #16]
  448130:	ldp	x21, x22, [sp, #32]
  448134:	ldp	x23, x24, [sp, #48]
  448138:	ldp	x25, x26, [sp, #64]
  44813c:	ldr	x27, [sp, #80]
  448140:	ldp	x29, x30, [sp], #112
  448144:	ret
  448148:	cmp	w0, #0x8
  44814c:	b.eq	448218 <ASN1_generate_nconf@plt+0x298a8>  // b.none
  448150:	b.le	448190 <ASN1_generate_nconf@plt+0x29820>
  448154:	cmp	w0, #0x9
  448158:	b.ne	447fbc <ASN1_generate_nconf@plt+0x2964c>  // b.any
  44815c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448160:	mov	x22, x0
  448164:	b	447fbc <ASN1_generate_nconf@plt+0x2964c>
  448168:	cmn	w0, #0x1
  44816c:	b.eq	4481c0 <ASN1_generate_nconf@plt+0x29850>  // b.none
  448170:	cmp	w0, #0x1
  448174:	b.ne	447fbc <ASN1_generate_nconf@plt+0x2964c>  // b.any
  448178:	mov	x0, x20
  44817c:	mov	w19, #0x0                   	// #0
  448180:	mov	x20, #0x0                   	// #0
  448184:	mov	x21, #0x0                   	// #0
  448188:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  44818c:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  448190:	cmp	w0, #0x6
  448194:	b.eq	4481f4 <ASN1_generate_nconf@plt+0x29884>  // b.none
  448198:	cmp	w0, #0x7
  44819c:	b.ne	447fbc <ASN1_generate_nconf@plt+0x2964c>  // b.any
  4481a0:	add	w19, w19, #0x1
  4481a4:	mov	w25, w19
  4481a8:	b	447fbc <ASN1_generate_nconf@plt+0x2964c>
  4481ac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4481b0:	add	x2, sp, #0x68
  4481b4:	mov	x1, #0x2                   	// #2
  4481b8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4481bc:	cbnz	w0, 447fbc <ASN1_generate_nconf@plt+0x2964c>
  4481c0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4481c4:	mov	x2, x21
  4481c8:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4481cc:	mov	w19, #0x1                   	// #1
  4481d0:	ldr	x0, [x0, #56]
  4481d4:	add	x1, x1, #0xd68
  4481d8:	mov	x20, #0x0                   	// #0
  4481dc:	mov	x21, #0x0                   	// #0
  4481e0:	bl	419740 <BIO_printf@plt>
  4481e4:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  4481e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4481ec:	mov	x24, x0
  4481f0:	b	447fbc <ASN1_generate_nconf@plt+0x2964c>
  4481f4:	add	w19, w19, #0x1
  4481f8:	mov	w27, w19
  4481fc:	b	447fbc <ASN1_generate_nconf@plt+0x2964c>
  448200:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448204:	add	x2, sp, #0x6c
  448208:	mov	x1, #0x82                  	// #130
  44820c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  448210:	cbnz	w0, 447fbc <ASN1_generate_nconf@plt+0x2964c>
  448214:	b	4481c0 <ASN1_generate_nconf@plt+0x29850>
  448218:	add	w19, w19, #0x1
  44821c:	mov	w26, w19
  448220:	b	447fbc <ASN1_generate_nconf@plt+0x2964c>
  448224:	mov	x21, #0x0                   	// #0
  448228:	mov	w19, #0x1                   	// #1
  44822c:	bl	41df00 <BIO_free@plt>
  448230:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  448234:	mov	x2, x20
  448238:	adrp	x1, 41c000 <RSA_public_decrypt@plt>
  44823c:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  448240:	add	x1, x1, #0xc0
  448244:	add	x0, x0, #0x2e0
  448248:	mov	x3, #0x0                   	// #0
  44824c:	bl	419890 <ASN1_d2i_bio@plt>
  448250:	mov	x21, x0
  448254:	b	44803c <ASN1_generate_nconf@plt+0x296cc>
  448258:	orr	w25, w25, w26
  44825c:	cbnz	w25, 4480cc <ASN1_generate_nconf@plt+0x2975c>
  448260:	ldr	w0, [sp, #108]
  448264:	cmp	w0, #0x4
  448268:	b.eq	44830c <ASN1_generate_nconf@plt+0x2999c>  // b.none
  44826c:	mov	w1, #0x8005                	// #32773
  448270:	cmp	w0, w1
  448274:	b.eq	448324 <ASN1_generate_nconf@plt+0x299b4>  // b.none
  448278:	cmp	w0, #0xe
  44827c:	b.ne	4482d0 <ASN1_generate_nconf@plt+0x29960>  // b.any
  448280:	mov	x1, x21
  448284:	mov	x0, x20
  448288:	bl	41d570 <SSL_SESSION_print_keylog@plt>
  44828c:	mov	w19, #0x0                   	// #0
  448290:	cbnz	w0, 448118 <ASN1_generate_nconf@plt+0x297a8>
  448294:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448298:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44829c:	mov	w19, #0x1                   	// #1
  4482a0:	add	x1, x1, #0x9c8
  4482a4:	ldr	x0, [x0, #56]
  4482a8:	bl	419740 <BIO_printf@plt>
  4482ac:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  4482b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4482b4:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4482b8:	mov	w19, #0x1                   	// #1
  4482bc:	add	x1, x1, #0x978
  4482c0:	ldr	x0, [x0, #56]
  4482c4:	mov	x20, #0x0                   	// #0
  4482c8:	bl	419740 <BIO_printf@plt>
  4482cc:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  4482d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4482d4:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4482d8:	mov	w19, #0x1                   	// #1
  4482dc:	add	x1, x1, #0x888
  4482e0:	ldr	x0, [x0, #56]
  4482e4:	bl	419740 <BIO_printf@plt>
  4482e8:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  4482ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4482f0:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4482f4:	mov	w19, #0x1                   	// #1
  4482f8:	add	x1, x1, #0x990
  4482fc:	ldr	x0, [x0, #56]
  448300:	mov	x20, #0x0                   	// #0
  448304:	bl	419740 <BIO_printf@plt>
  448308:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  44830c:	mov	x2, x21
  448310:	mov	x1, x20
  448314:	adrp	x0, 41e000 <SSL_SESSION_set1_master_key@plt>
  448318:	add	x0, x0, #0xa0
  44831c:	bl	41d2e0 <ASN1_i2d_bio@plt>
  448320:	b	44828c <ASN1_generate_nconf@plt+0x2991c>
  448324:	mov	x1, x21
  448328:	mov	x0, x20
  44832c:	bl	41b580 <PEM_write_bio_SSL_SESSION@plt>
  448330:	b	44828c <ASN1_generate_nconf@plt+0x2991c>
  448334:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448338:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44833c:	add	x1, x1, #0x958
  448340:	mov	w19, #0x1                   	// #1
  448344:	ldr	x0, [x22, #56]
  448348:	bl	419740 <BIO_printf@plt>
  44834c:	ldr	x0, [x22, #56]
  448350:	bl	41e7f0 <ERR_print_errors@plt>
  448354:	mov	x0, x20
  448358:	mov	x20, #0x0                   	// #0
  44835c:	bl	41df00 <BIO_free@plt>
  448360:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  448364:	mov	w19, #0x1                   	// #1
  448368:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  44836c:	mov	x1, x23
  448370:	mov	x0, x20
  448374:	bl	41d330 <i2d_X509_bio@plt>
  448378:	b	4480fc <ASN1_generate_nconf@plt+0x2978c>
  44837c:	mov	x0, x20
  448380:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  448384:	add	x1, x1, #0x9b0
  448388:	bl	41a980 <BIO_puts@plt>
  44838c:	b	448118 <ASN1_generate_nconf@plt+0x297a8>
  448390:	stp	x29, x30, [sp, #-32]!
  448394:	mov	x29, sp
  448398:	stp	x19, x20, [sp, #16]
  44839c:	mov	x20, x1
  4483a0:	mov	w19, w0
  4483a4:	mov	x0, x1
  4483a8:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  4483ac:	cmp	w0, #0x2b
  4483b0:	b.eq	4483c0 <ASN1_generate_nconf@plt+0x29a50>  // b.none
  4483b4:	cmp	w0, #0x0
  4483b8:	ccmp	w19, #0x2, #0x0, eq  // eq = none
  4483bc:	b.ne	4483c8 <ASN1_generate_nconf@plt+0x29a58>  // b.any
  4483c0:	mov	x0, x20
  4483c4:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  4483c8:	mov	w0, w19
  4483cc:	ldp	x19, x20, [sp, #16]
  4483d0:	ldp	x29, x30, [sp], #32
  4483d4:	ret
  4483d8:	stp	x29, x30, [sp, #-320]!
  4483dc:	mov	x29, sp
  4483e0:	stp	x19, x20, [sp, #16]
  4483e4:	mov	w19, w0
  4483e8:	mov	x20, x1
  4483ec:	mov	w0, #0x8007                	// #32775
  4483f0:	mov	w1, #0x8005                	// #32773
  4483f4:	stp	x27, x28, [sp, #80]
  4483f8:	mov	w27, #0x1                   	// #1
  4483fc:	str	w0, [sp, #268]
  448400:	str	w0, [sp, #272]
  448404:	str	w1, [sp, #276]
  448408:	stp	xzr, xzr, [sp, #280]
  44840c:	stp	xzr, xzr, [sp, #296]
  448410:	str	xzr, [sp, #312]
  448414:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  448418:	cbnz	x0, 448430 <ASN1_generate_nconf@plt+0x29ac0>
  44841c:	mov	w0, w27
  448420:	ldp	x19, x20, [sp, #16]
  448424:	ldp	x27, x28, [sp, #80]
  448428:	ldp	x29, x30, [sp], #320
  44842c:	ret
  448430:	stp	x25, x26, [sp, #64]
  448434:	adrp	x26, 479000 <ASN1_generate_nconf@plt+0x5a690>
  448438:	add	x26, x26, #0xd78
  44843c:	mov	x1, x20
  448440:	mov	x2, x26
  448444:	adrp	x25, 479000 <ASN1_generate_nconf@plt+0x5a690>
  448448:	add	x25, x25, #0xd30
  44844c:	stp	x21, x22, [sp, #32]
  448450:	mov	x21, x0
  448454:	mov	w0, w19
  448458:	stp	x23, x24, [sp, #48]
  44845c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  448460:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  448464:	mov	w19, #0x0                   	// #0
  448468:	mov	w22, #0x40                  	// #64
  44846c:	mov	w23, #0x0                   	// #0
  448470:	mov	w20, #0x0                   	// #0
  448474:	mov	x24, #0x0                   	// #0
  448478:	mov	x28, #0x0                   	// #0
  44847c:	stp	xzr, xzr, [sp, #96]
  448480:	stp	xzr, xzr, [sp, #112]
  448484:	stp	xzr, x0, [sp, #128]
  448488:	add	x0, x1, #0xa60
  44848c:	str	xzr, [sp, #144]
  448490:	str	wzr, [sp, #152]
  448494:	str	wzr, [sp, #160]
  448498:	str	xzr, [sp, #168]
  44849c:	str	x0, [sp, #176]
  4484a0:	stp	xzr, xzr, [sp, #184]
  4484a4:	stp	xzr, xzr, [sp, #200]
  4484a8:	stp	xzr, xzr, [sp, #216]
  4484ac:	str	xzr, [sp, #232]
  4484b0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4484b4:	mov	w27, w0
  4484b8:	cbz	w0, 4488d4 <ASN1_generate_nconf@plt+0x29f64>
  4484bc:	cmp	w27, #0x22
  4484c0:	b.gt	4485f4 <ASN1_generate_nconf@plt+0x29c84>
  4484c4:	cmn	w27, #0x1
  4484c8:	b.lt	4484b0 <ASN1_generate_nconf@plt+0x29b40>  // b.tstop
  4484cc:	add	w27, w27, #0x1
  4484d0:	cmp	w27, #0x23
  4484d4:	b.hi	4484b0 <ASN1_generate_nconf@plt+0x29b40>  // b.pmore
  4484d8:	ldrh	w0, [x25, w27, uxtw #1]
  4484dc:	adr	x1, 4484e8 <ASN1_generate_nconf@plt+0x29b78>
  4484e0:	add	x0, x1, w0, sxth #2
  4484e4:	br	x0
  4484e8:	mov	w19, #0x22                  	// #34
  4484ec:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4484f0:	mov	w19, #0x11                  	// #17
  4484f4:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4484f8:	mov	x28, #0x0                   	// #0
  4484fc:	str	xzr, [sp, #104]
  448500:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448504:	ldr	x0, [x23, #56]
  448508:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  44850c:	ldr	x2, [sp, #136]
  448510:	add	x1, x1, #0xd68
  448514:	mov	w27, #0x0                   	// #0
  448518:	mov	x20, #0x0                   	// #0
  44851c:	bl	419740 <BIO_printf@plt>
  448520:	mov	x26, #0x0                   	// #0
  448524:	mov	x24, #0x0                   	// #0
  448528:	mov	x25, #0x0                   	// #0
  44852c:	str	xzr, [sp, #96]
  448530:	stp	xzr, xzr, [sp, #128]
  448534:	str	xzr, [sp, #144]
  448538:	ldr	x0, [sp, #144]
  44853c:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  448540:	add	x19, x19, #0x260
  448544:	mov	x1, x19
  448548:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  44854c:	ldr	x0, [sp, #288]
  448550:	mov	x1, x19
  448554:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  448558:	mov	x0, x21
  44855c:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  448560:	mov	x0, x28
  448564:	bl	41ddd0 <OPENSSL_sk_free@plt>
  448568:	ldr	x0, [sp, #104]
  44856c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  448570:	mov	x0, x20
  448574:	bl	41dbd0 <X509_STORE_free@plt>
  448578:	mov	x0, #0x0                   	// #0
  44857c:	bl	41e260 <X509_free@plt>
  448580:	ldr	x0, [sp, #136]
  448584:	bl	41e260 <X509_free@plt>
  448588:	mov	x0, x26
  44858c:	bl	41e260 <X509_free@plt>
  448590:	mov	x0, x24
  448594:	bl	41d9c0 <EVP_PKEY_free@plt>
  448598:	ldr	x0, [sp, #96]
  44859c:	bl	41dd20 <PKCS7_free@plt>
  4485a0:	ldr	x0, [sp, #120]
  4485a4:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4485a8:	mov	x0, x25
  4485ac:	bl	41df00 <BIO_free@plt>
  4485b0:	ldr	x0, [sp, #280]
  4485b4:	bl	41df00 <BIO_free@plt>
  4485b8:	ldr	x0, [sp, #128]
  4485bc:	bl	41ce30 <BIO_free_all@plt>
  4485c0:	ldr	x0, [sp, #312]
  4485c4:	mov	w2, #0x264                 	// #612
  4485c8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4485cc:	add	x1, x1, #0xc68
  4485d0:	bl	41b1e0 <CRYPTO_free@plt>
  4485d4:	mov	w0, w27
  4485d8:	ldp	x19, x20, [sp, #16]
  4485dc:	ldp	x21, x22, [sp, #32]
  4485e0:	ldp	x23, x24, [sp, #48]
  4485e4:	ldp	x25, x26, [sp, #64]
  4485e8:	ldp	x27, x28, [sp, #80]
  4485ec:	ldp	x29, x30, [sp], #320
  4485f0:	ret
  4485f4:	cmp	w27, #0x7f3
  4485f8:	b.eq	4488c8 <ASN1_generate_nconf@plt+0x29f58>  // b.none
  4485fc:	b.le	448620 <ASN1_generate_nconf@plt+0x29cb0>
  448600:	cmp	w27, #0x7f6
  448604:	b.eq	4488a4 <ASN1_generate_nconf@plt+0x29f34>  // b.none
  448608:	b.le	448640 <ASN1_generate_nconf@plt+0x29cd0>
  44860c:	cmp	w27, #0x7f7
  448610:	b.ne	4484b0 <ASN1_generate_nconf@plt+0x29b40>  // b.any
  448614:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448618:	str	x0, [sp, #184]
  44861c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448620:	cmp	w27, #0x7f0
  448624:	b.eq	4488bc <ASN1_generate_nconf@plt+0x29f4c>  // b.none
  448628:	b.le	44865c <ASN1_generate_nconf@plt+0x29cec>
  44862c:	cmp	w27, #0x7f1
  448630:	b.eq	4486a8 <ASN1_generate_nconf@plt+0x29d38>  // b.none
  448634:	cmp	w27, #0x7f2
  448638:	csinc	w20, w20, wzr, ne  // ne = any
  44863c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448640:	cmp	w27, #0x7f4
  448644:	b.eq	44888c <ASN1_generate_nconf@plt+0x29f1c>  // b.none
  448648:	cmp	w27, #0x7f5
  44864c:	b.ne	4484b0 <ASN1_generate_nconf@plt+0x29b40>  // b.any
  448650:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448654:	str	x0, [sp, #192]
  448658:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  44865c:	cmp	w27, #0x5de
  448660:	b.gt	448680 <ASN1_generate_nconf@plt+0x29d10>
  448664:	cmp	w27, #0x5dc
  448668:	b.le	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  44866c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  448670:	mov	w27, w0
  448674:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448678:	mov	x20, #0x0                   	// #0
  44867c:	b	448520 <ASN1_generate_nconf@plt+0x29bb0>
  448680:	sub	w27, w27, #0x7d1
  448684:	cmp	w27, #0x1d
  448688:	b.hi	4484b0 <ASN1_generate_nconf@plt+0x29b40>  // b.pmore
  44868c:	mov	x1, x21
  448690:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  448694:	cbz	w0, 448500 <ASN1_generate_nconf@plt+0x29b90>
  448698:	ldr	w0, [sp, #160]
  44869c:	add	w0, w0, #0x1
  4486a0:	str	w0, [sp, #160]
  4486a4:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4486a8:	mov	w23, #0x1                   	// #1
  4486ac:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4486b0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4486b4:	str	x0, [sp, #224]
  4486b8:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4486bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4486c0:	str	x0, [sp, #96]
  4486c4:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4486c8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4486cc:	add	x2, sp, #0x114
  4486d0:	mov	x1, #0x7be                 	// #1982
  4486d4:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4486d8:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4486dc:	b	448500 <ASN1_generate_nconf@plt+0x29b90>
  4486e0:	cbz	x24, 448714 <ASN1_generate_nconf@plt+0x29da4>
  4486e4:	ldr	x0, [sp, #112]
  4486e8:	cbz	x0, 4491e4 <ASN1_generate_nconf@plt+0x2a874>
  4486ec:	cbz	x28, 448d6c <ASN1_generate_nconf@plt+0x2a3fc>
  4486f0:	ldr	x1, [sp, #112]
  4486f4:	mov	x0, x28
  4486f8:	bl	41cf70 <OPENSSL_sk_push@plt>
  4486fc:	ldr	x0, [sp, #104]
  448700:	cbz	x0, 448d7c <ASN1_generate_nconf@plt+0x2a40c>
  448704:	ldr	x0, [sp, #104]
  448708:	mov	x1, x24
  44870c:	str	xzr, [sp, #112]
  448710:	bl	41cf70 <OPENSSL_sk_push@plt>
  448714:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448718:	mov	x24, x0
  44871c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448720:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  448724:	add	x1, sp, #0x128
  448728:	bl	45c568 <ASN1_generate_nconf@plt+0x3dbf8>
  44872c:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448730:	b	448500 <ASN1_generate_nconf@plt+0x29b90>
  448734:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448738:	add	x1, sp, #0x130
  44873c:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  448740:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448744:	b	448500 <ASN1_generate_nconf@plt+0x29b90>
  448748:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44874c:	str	x0, [sp, #144]
  448750:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448754:	ldr	x0, [sp, #112]
  448758:	cbz	x0, 448790 <ASN1_generate_nconf@plt+0x29e20>
  44875c:	cbz	x28, 448d5c <ASN1_generate_nconf@plt+0x2a3ec>
  448760:	ldr	x27, [sp, #112]
  448764:	mov	x0, x28
  448768:	mov	x1, x27
  44876c:	bl	41cf70 <OPENSSL_sk_push@plt>
  448770:	ldr	x0, [sp, #104]
  448774:	cmp	x24, #0x0
  448778:	csel	x24, x24, x27, ne  // ne = any
  44877c:	cbz	x0, 448d2c <ASN1_generate_nconf@plt+0x2a3bc>
  448780:	ldr	x0, [sp, #104]
  448784:	mov	x1, x24
  448788:	mov	x24, #0x0                   	// #0
  44878c:	bl	41cf70 <OPENSSL_sk_push@plt>
  448790:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448794:	str	x0, [sp, #112]
  448798:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  44879c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4487a0:	str	x0, [sp, #200]
  4487a4:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487a8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4487ac:	str	x0, [sp, #208]
  4487b0:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487b4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4487b8:	str	x0, [sp, #216]
  4487bc:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4487c4:	str	x0, [sp, #128]
  4487c8:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4487d0:	mov	w1, #0x0                   	// #0
  4487d4:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4487d8:	str	x0, [sp, #120]
  4487dc:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487e0:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  4487e4:	orr	w22, w22, #0x800
  4487e8:	add	x0, x0, #0xe48
  4487ec:	str	x0, [sp, #176]
  4487f0:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487f4:	str	wzr, [sp, #152]
  4487f8:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4487fc:	mov	w0, #0x1                   	// #1
  448800:	str	w0, [sp, #152]
  448804:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448808:	orr	w22, w22, #0x4
  44880c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448810:	orr	w22, w22, #0x80
  448814:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448818:	orr	w22, w22, #0x200
  44881c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448820:	and	w22, w22, #0xffffffbf
  448824:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448828:	orr	w22, w22, #0x100
  44882c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448830:	orr	w22, w22, #0x2
  448834:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448838:	orr	w22, w22, #0x8
  44883c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448840:	orr	w22, w22, #0x20
  448844:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448848:	orr	w22, w22, #0x10
  44884c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448850:	orr	w22, w22, #0x1
  448854:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448858:	mov	w19, #0x35                  	// #53
  44885c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448860:	mov	w19, #0x24                  	// #36
  448864:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448868:	mov	w19, #0x76                  	// #118
  44886c:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448870:	mov	w19, #0x53                  	// #83
  448874:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  448878:	mov	x0, x26
  44887c:	mov	w27, #0x0                   	// #0
  448880:	mov	x20, #0x0                   	// #0
  448884:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  448888:	b	448520 <ASN1_generate_nconf@plt+0x29bb0>
  44888c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  448890:	add	x2, sp, #0x10c
  448894:	mov	x1, #0xa                   	// #10
  448898:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  44889c:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4488a0:	b	448500 <ASN1_generate_nconf@plt+0x29b90>
  4488a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4488a8:	add	x2, sp, #0x110
  4488ac:	mov	x1, #0xa                   	// #10
  4488b0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4488b4:	cbnz	w0, 4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4488b8:	b	448500 <ASN1_generate_nconf@plt+0x29b90>
  4488bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4488c0:	str	x0, [sp, #232]
  4488c4:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4488c8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4488cc:	str	x0, [sp, #168]
  4488d0:	b	4484b0 <ASN1_generate_nconf@plt+0x29b40>
  4488d4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4488d8:	mov	w25, w0
  4488dc:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4488e0:	str	x0, [sp, #240]
  4488e4:	and	w1, w19, #0x40
  4488e8:	str	w1, [sp, #252]
  4488ec:	tbnz	w19, #6, 4489e4 <ASN1_generate_nconf@plt+0x2a074>
  4488f0:	ldr	x0, [sp, #104]
  4488f4:	orr	x26, x28, x0
  4488f8:	cbnz	x26, 448e38 <ASN1_generate_nconf@plt+0x2a4c8>
  4488fc:	cmp	w19, #0x22
  448900:	b.eq	448d9c <ASN1_generate_nconf@plt+0x2a42c>  // b.none
  448904:	cmp	w19, #0x11
  448908:	b.eq	448e50 <ASN1_generate_nconf@plt+0x2a4e0>  // b.none
  44890c:	cbz	w19, 4484f8 <ASN1_generate_nconf@plt+0x29b88>
  448910:	ldr	x0, [sp, #128]
  448914:	add	x2, sp, #0x138
  448918:	mov	x3, #0x0                   	// #0
  44891c:	mov	x1, #0x0                   	// #0
  448920:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  448924:	cbz	w0, 448e8c <ASN1_generate_nconf@plt+0x2a51c>
  448928:	and	w22, w22, #0xffffffbf
  44892c:	mov	x28, #0x0                   	// #0
  448930:	str	xzr, [sp, #104]
  448934:	and	w0, w19, #0x20
  448938:	str	w0, [sp, #128]
  44893c:	mov	w1, w0
  448940:	tbnz	w19, #4, 448d8c <ASN1_generate_nconf@plt+0x2a41c>
  448944:	tbz	w22, #7, 448a48 <ASN1_generate_nconf@plt+0x2a0d8>
  448948:	mov	w0, #0x2                   	// #2
  44894c:	str	w0, [sp, #272]
  448950:	cbnz	w1, 448a50 <ASN1_generate_nconf@plt+0x2a0e0>
  448954:	mov	w0, #0x2                   	// #2
  448958:	str	w0, [sp, #268]
  44895c:	cmp	w19, #0x11
  448960:	b.ne	448a50 <ASN1_generate_nconf@plt+0x2a0e0>  // b.any
  448964:	ldr	x0, [sp, #296]
  448968:	cbz	x0, 449180 <ASN1_generate_nconf@plt+0x2a810>
  44896c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448970:	str	x0, [sp, #144]
  448974:	mov	x25, x0
  448978:	cbz	x0, 44915c <ASN1_generate_nconf@plt+0x2a7ec>
  44897c:	ldr	x26, [sp, #240]
  448980:	ldr	x0, [x26]
  448984:	cbz	x0, 448ee4 <ASN1_generate_nconf@plt+0x2a574>
  448988:	adrp	x24, 463000 <ASN1_generate_nconf@plt+0x44690>
  44898c:	add	x24, x24, #0xdf0
  448990:	b	4489a4 <ASN1_generate_nconf@plt+0x2a034>
  448994:	mov	x0, x25
  448998:	bl	41cf70 <OPENSSL_sk_push@plt>
  44899c:	ldr	x0, [x26, #8]!
  4489a0:	cbz	x0, 448ee4 <ASN1_generate_nconf@plt+0x2a574>
  4489a4:	mov	w1, #0x8005                	// #32773
  4489a8:	mov	x2, x24
  4489ac:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  4489b0:	mov	x1, x0
  4489b4:	cbnz	x0, 448994 <ASN1_generate_nconf@plt+0x2a024>
  4489b8:	mov	x25, x0
  4489bc:	mov	x20, #0x0                   	// #0
  4489c0:	mov	x26, #0x0                   	// #0
  4489c4:	mov	x24, #0x0                   	// #0
  4489c8:	mov	w27, #0x2                   	// #2
  4489cc:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4489d0:	str	xzr, [sp, #96]
  4489d4:	stp	xzr, xzr, [sp, #128]
  4489d8:	ldr	x0, [x23, #56]
  4489dc:	bl	41e7f0 <ERR_print_errors@plt>
  4489e0:	b	448538 <ASN1_generate_nconf@plt+0x29bc8>
  4489e4:	ldr	x0, [sp, #112]
  4489e8:	cmp	x24, #0x0
  4489ec:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4489f0:	b.eq	448e74 <ASN1_generate_nconf@plt+0x2a504>  // b.none
  4489f4:	ldr	x0, [sp, #112]
  4489f8:	cbz	x0, 448e1c <ASN1_generate_nconf@plt+0x2a4ac>
  4489fc:	cbz	x28, 448f1c <ASN1_generate_nconf@plt+0x2a5ac>
  448a00:	ldr	x1, [sp, #112]
  448a04:	mov	x0, x28
  448a08:	bl	41cf70 <OPENSSL_sk_push@plt>
  448a0c:	ldr	x0, [sp, #104]
  448a10:	cbz	x0, 4490a0 <ASN1_generate_nconf@plt+0x2a730>
  448a14:	ldp	x0, x1, [sp, #104]
  448a18:	cmp	x24, #0x0
  448a1c:	csel	x1, x24, x1, ne  // ne = any
  448a20:	bl	41cf70 <OPENSSL_sk_push@plt>
  448a24:	ldr	x0, [sp, #128]
  448a28:	add	x2, sp, #0x138
  448a2c:	mov	x3, #0x0                   	// #0
  448a30:	mov	x1, #0x0                   	// #0
  448a34:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  448a38:	cbz	w0, 449068 <ASN1_generate_nconf@plt+0x2a6f8>
  448a3c:	mov	x24, #0x0                   	// #0
  448a40:	str	xzr, [sp, #112]
  448a44:	b	448934 <ASN1_generate_nconf@plt+0x29fc4>
  448a48:	ldr	w0, [sp, #128]
  448a4c:	cbz	w0, 44895c <ASN1_generate_nconf@plt+0x29fec>
  448a50:	ldr	x0, [sp, #96]
  448a54:	cbz	x0, 448a74 <ASN1_generate_nconf@plt+0x2a104>
  448a58:	adrp	x4, 463000 <ASN1_generate_nconf@plt+0x44690>
  448a5c:	add	x1, sp, #0x120
  448a60:	add	x4, x4, #0xfa0
  448a64:	mov	x3, #0x0                   	// #0
  448a68:	mov	w2, #0x8005                	// #32773
  448a6c:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  448a70:	cbz	w0, 449070 <ASN1_generate_nconf@plt+0x2a700>
  448a74:	ldr	x26, [sp, #144]
  448a78:	cmp	w19, #0x22
  448a7c:	cset	w25, eq  // eq = none
  448a80:	cmp	x26, #0x0
  448a84:	csel	w0, w25, wzr, ne  // ne = any
  448a88:	str	w0, [sp, #240]
  448a8c:	cbnz	w0, 448dc4 <ASN1_generate_nconf@plt+0x2a454>
  448a90:	cmp	w19, #0x22
  448a94:	b.eq	449334 <ASN1_generate_nconf@plt+0x2a9c4>  // b.none
  448a98:	cmp	w19, #0x53
  448a9c:	b.eq	448ec8 <ASN1_generate_nconf@plt+0x2a558>  // b.none
  448aa0:	mov	x24, #0x0                   	// #0
  448aa4:	stp	xzr, xzr, [sp, #136]
  448aa8:	ldr	w2, [sp, #268]
  448aac:	ldr	x0, [sp, #168]
  448ab0:	mov	w1, #0x72                  	// #114
  448ab4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  448ab8:	mov	x25, x0
  448abc:	cbz	x0, 448f64 <ASN1_generate_nconf@plt+0x2a5f4>
  448ac0:	ldr	w0, [sp, #128]
  448ac4:	cbz	w0, 448f30 <ASN1_generate_nconf@plt+0x2a5c0>
  448ac8:	ldr	w0, [sp, #268]
  448acc:	mov	w1, #0x8007                	// #32775
  448ad0:	cmp	w0, w1
  448ad4:	b.eq	4490f0 <ASN1_generate_nconf@plt+0x2a780>  // b.none
  448ad8:	mov	w1, #0x8005                	// #32773
  448adc:	cmp	w0, w1
  448ae0:	b.eq	449140 <ASN1_generate_nconf@plt+0x2a7d0>  // b.none
  448ae4:	cmp	w0, #0x4
  448ae8:	b.ne	448f38 <ASN1_generate_nconf@plt+0x2a5c8>  // b.any
  448aec:	mov	x0, x25
  448af0:	mov	x1, #0x0                   	// #0
  448af4:	bl	41b340 <d2i_PKCS7_bio@plt>
  448af8:	str	x0, [sp, #96]
  448afc:	ldr	x0, [sp, #96]
  448b00:	cbz	x0, 449388 <ASN1_generate_nconf@plt+0x2aa18>
  448b04:	ldr	x26, [sp, #184]
  448b08:	cbz	x26, 448b30 <ASN1_generate_nconf@plt+0x2a1c0>
  448b0c:	ldr	x0, [sp, #280]
  448b10:	bl	41df00 <BIO_free@plt>
  448b14:	mov	x0, x26
  448b18:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448b1c:	add	x1, x1, #0xd28
  448b20:	bl	41b1c0 <BIO_new_file@plt>
  448b24:	str	x0, [sp, #128]
  448b28:	str	x0, [sp, #280]
  448b2c:	cbz	x0, 4493c0 <ASN1_generate_nconf@plt+0x2aa50>
  448b30:	ldr	w2, [sp, #272]
  448b34:	mov	w1, #0x77                  	// #119
  448b38:	ldr	x0, [sp, #192]
  448b3c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  448b40:	str	x0, [sp, #128]
  448b44:	cbz	x0, 449104 <ASN1_generate_nconf@plt+0x2a794>
  448b48:	cmp	w19, #0x24
  448b4c:	b.eq	4490b4 <ASN1_generate_nconf@plt+0x2a744>  // b.none
  448b50:	cmp	w19, #0x11
  448b54:	b.eq	448f80 <ASN1_generate_nconf@plt+0x2a610>  // b.none
  448b58:	ldr	w0, [sp, #252]
  448b5c:	cbz	w0, 44918c <ASN1_generate_nconf@plt+0x2a81c>
  448b60:	cmp	w19, #0x53
  448b64:	b.eq	449280 <ASN1_generate_nconf@plt+0x2a910>  // b.none
  448b68:	orr	w22, w22, #0x8000
  448b6c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448b70:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  448b74:	add	x1, x1, #0x100
  448b78:	add	x0, x0, #0xfd8
  448b7c:	mov	w23, #0x0                   	// #0
  448b80:	stp	x1, x0, [sp, #152]
  448b84:	str	x21, [sp, #168]
  448b88:	str	x25, [sp, #184]
  448b8c:	str	w19, [sp, #192]
  448b90:	str	w27, [sp, #224]
  448b94:	ldr	x20, [sp, #96]
  448b98:	ldp	x25, x19, [sp, #104]
  448b9c:	ldr	x21, [sp, #120]
  448ba0:	b	448c34 <ASN1_generate_nconf@plt+0x2a2c4>
  448ba4:	mov	w1, w23
  448ba8:	mov	x0, x28
  448bac:	bl	419630 <OPENSSL_sk_value@plt>
  448bb0:	mov	x19, x0
  448bb4:	mov	w1, w23
  448bb8:	mov	x0, x25
  448bbc:	bl	419630 <OPENSSL_sk_value@plt>
  448bc0:	mov	x27, x0
  448bc4:	ldr	x2, [sp, #152]
  448bc8:	mov	x0, x19
  448bcc:	mov	w1, #0x8005                	// #32773
  448bd0:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  448bd4:	mov	x26, x0
  448bd8:	cbz	x0, 449194 <ASN1_generate_nconf@plt+0x2a824>
  448bdc:	ldr	w1, [sp, #276]
  448be0:	mov	x0, x27
  448be4:	ldr	x5, [sp, #160]
  448be8:	mov	x4, x21
  448bec:	ldr	x3, [sp, #312]
  448bf0:	mov	w2, #0x0                   	// #0
  448bf4:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  448bf8:	mov	x24, x0
  448bfc:	cbz	x0, 449194 <ASN1_generate_nconf@plt+0x2a824>
  448c00:	ldr	x3, [sp, #304]
  448c04:	mov	x2, x0
  448c08:	mov	w4, w22
  448c0c:	mov	x1, x26
  448c10:	mov	x0, x20
  448c14:	bl	41d5a0 <PKCS7_sign_add_signer@plt>
  448c18:	cbz	x0, 449370 <ASN1_generate_nconf@plt+0x2aa00>
  448c1c:	mov	x0, x26
  448c20:	bl	41e260 <X509_free@plt>
  448c24:	mov	x0, x24
  448c28:	add	w23, w23, #0x1
  448c2c:	mov	x24, #0x0                   	// #0
  448c30:	bl	41d9c0 <EVP_PKEY_free@plt>
  448c34:	mov	x0, x28
  448c38:	bl	41dfd0 <OPENSSL_sk_num@plt>
  448c3c:	cmp	w23, w0
  448c40:	b.lt	448ba4 <ASN1_generate_nconf@plt+0x2a234>  // b.tstop
  448c44:	str	x19, [sp, #112]
  448c48:	mov	x20, #0x0                   	// #0
  448c4c:	ldr	w19, [sp, #192]
  448c50:	ldr	w27, [sp, #224]
  448c54:	cmp	w19, #0x53
  448c58:	ldr	x21, [sp, #168]
  448c5c:	ldr	x25, [sp, #184]
  448c60:	b.eq	4494a8 <ASN1_generate_nconf@plt+0x2ab38>  // b.none
  448c64:	ldr	x0, [sp, #96]
  448c68:	cbz	x0, 449308 <ASN1_generate_nconf@plt+0x2a998>
  448c6c:	ldr	w0, [sp, #240]
  448c70:	cbnz	w0, 4491ac <ASN1_generate_nconf@plt+0x2a83c>
  448c74:	cmp	w19, #0x24
  448c78:	b.ne	449264 <ASN1_generate_nconf@plt+0x2a8f4>  // b.any
  448c7c:	ldp	x3, x1, [sp, #280]
  448c80:	mov	w5, w22
  448c84:	ldr	x4, [sp, #128]
  448c88:	mov	x2, x20
  448c8c:	ldr	x19, [sp, #96]
  448c90:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448c94:	mov	x0, x19
  448c98:	bl	419ed0 <PKCS7_verify@plt>
  448c9c:	cbz	w0, 449474 <ASN1_generate_nconf@plt+0x2ab04>
  448ca0:	ldr	x0, [x23, #56]
  448ca4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448ca8:	add	x1, x1, #0x1d0
  448cac:	bl	419740 <BIO_printf@plt>
  448cb0:	ldr	x1, [sp, #288]
  448cb4:	mov	x0, x19
  448cb8:	mov	w2, w22
  448cbc:	bl	41a5b0 <PKCS7_get0_signers@plt>
  448cc0:	mov	x19, x0
  448cc4:	ldr	x0, [sp, #112]
  448cc8:	cbz	x0, 448d1c <ASN1_generate_nconf@plt+0x2a3ac>
  448ccc:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448cd0:	add	x1, x1, #0x8a8
  448cd4:	bl	41b1c0 <BIO_new_file@plt>
  448cd8:	mov	x26, x0
  448cdc:	cbz	x0, 449458 <ASN1_generate_nconf@plt+0x2aae8>
  448ce0:	mov	w22, #0x0                   	// #0
  448ce4:	b	448d04 <ASN1_generate_nconf@plt+0x2a394>
  448ce8:	mov	w1, w22
  448cec:	mov	x0, x19
  448cf0:	bl	419630 <OPENSSL_sk_value@plt>
  448cf4:	add	w22, w22, #0x1
  448cf8:	mov	x1, x0
  448cfc:	mov	x0, x26
  448d00:	bl	41ab80 <PEM_write_bio_X509@plt>
  448d04:	mov	x0, x19
  448d08:	bl	41dfd0 <OPENSSL_sk_num@plt>
  448d0c:	cmp	w22, w0
  448d10:	b.lt	448ce8 <ASN1_generate_nconf@plt+0x2a378>  // b.tstop
  448d14:	mov	x0, x26
  448d18:	bl	41df00 <BIO_free@plt>
  448d1c:	mov	x0, x19
  448d20:	mov	x26, #0x0                   	// #0
  448d24:	bl	41ddd0 <OPENSSL_sk_free@plt>
  448d28:	b	448538 <ASN1_generate_nconf@plt+0x29bc8>
  448d2c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448d30:	str	x0, [sp, #104]
  448d34:	cbnz	x0, 448780 <ASN1_generate_nconf@plt+0x29e10>
  448d38:	mov	x20, #0x0                   	// #0
  448d3c:	mov	x26, #0x0                   	// #0
  448d40:	mov	x24, #0x0                   	// #0
  448d44:	mov	x25, #0x0                   	// #0
  448d48:	mov	w27, #0x0                   	// #0
  448d4c:	str	xzr, [sp, #96]
  448d50:	stp	xzr, xzr, [sp, #128]
  448d54:	str	xzr, [sp, #144]
  448d58:	b	448538 <ASN1_generate_nconf@plt+0x29bc8>
  448d5c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448d60:	mov	x28, x0
  448d64:	cbnz	x0, 448760 <ASN1_generate_nconf@plt+0x29df0>
  448d68:	b	448d38 <ASN1_generate_nconf@plt+0x2a3c8>
  448d6c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448d70:	mov	x28, x0
  448d74:	cbnz	x0, 4486f0 <ASN1_generate_nconf@plt+0x29d80>
  448d78:	b	448d38 <ASN1_generate_nconf@plt+0x2a3c8>
  448d7c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448d80:	str	x0, [sp, #104]
  448d84:	cbnz	x0, 448704 <ASN1_generate_nconf@plt+0x29d94>
  448d88:	b	448d38 <ASN1_generate_nconf@plt+0x2a3c8>
  448d8c:	ldr	w0, [sp, #128]
  448d90:	cbnz	w0, 448a50 <ASN1_generate_nconf@plt+0x2a0e0>
  448d94:	tbz	w22, #7, 44895c <ASN1_generate_nconf@plt+0x29fec>
  448d98:	b	448954 <ASN1_generate_nconf@plt+0x29fe4>
  448d9c:	ldr	x0, [sp, #144]
  448da0:	orr	x28, x24, x0
  448da4:	cbnz	x28, 448910 <ASN1_generate_nconf@plt+0x29fa0>
  448da8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448dac:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448db0:	add	x1, x1, #0xee0
  448db4:	str	xzr, [sp, #104]
  448db8:	ldr	x0, [x23, #56]
  448dbc:	bl	419740 <BIO_printf@plt>
  448dc0:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  448dc4:	mov	x0, x26
  448dc8:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  448dcc:	mov	w1, #0x8005                	// #32773
  448dd0:	add	x2, x2, #0xdf0
  448dd4:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  448dd8:	str	x0, [sp, #136]
  448ddc:	cmp	x24, #0x0
  448de0:	csel	x24, x24, x26, ne  // ne = any
  448de4:	cbz	x0, 449340 <ASN1_generate_nconf@plt+0x2a9d0>
  448de8:	ldr	w1, [sp, #276]
  448dec:	mov	x0, x24
  448df0:	ldr	x4, [sp, #120]
  448df4:	adrp	x5, 463000 <ASN1_generate_nconf@plt+0x44690>
  448df8:	ldr	x3, [sp, #312]
  448dfc:	add	x5, x5, #0xfd8
  448e00:	mov	w2, #0x0                   	// #0
  448e04:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  448e08:	mov	x24, x0
  448e0c:	cbz	x0, 449200 <ASN1_generate_nconf@plt+0x2a890>
  448e10:	str	xzr, [sp, #144]
  448e14:	str	w25, [sp, #240]
  448e18:	b	448aa8 <ASN1_generate_nconf@plt+0x2a138>
  448e1c:	cbnz	x28, 448a24 <ASN1_generate_nconf@plt+0x2a0b4>
  448e20:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448e24:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448e28:	add	x1, x1, #0xeb8
  448e2c:	ldr	x0, [x23, #56]
  448e30:	bl	419740 <BIO_printf@plt>
  448e34:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  448e38:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448e3c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448e40:	add	x1, x1, #0xe90
  448e44:	ldr	x0, [x23, #56]
  448e48:	bl	41a980 <BIO_puts@plt>
  448e4c:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  448e50:	cbnz	w25, 448910 <ASN1_generate_nconf@plt+0x29fa0>
  448e54:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448e58:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448e5c:	mov	x28, #0x0                   	// #0
  448e60:	add	x1, x1, #0xf10
  448e64:	ldr	x0, [x23, #56]
  448e68:	str	xzr, [sp, #104]
  448e6c:	bl	419740 <BIO_printf@plt>
  448e70:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  448e74:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448e78:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  448e7c:	add	x1, x1, #0xdd0
  448e80:	ldr	x0, [x23, #56]
  448e84:	bl	41a980 <BIO_puts@plt>
  448e88:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  448e8c:	str	xzr, [sp, #104]
  448e90:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448e94:	mov	x28, x26
  448e98:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  448e9c:	mov	x20, #0x0                   	// #0
  448ea0:	ldr	x0, [x0, #56]
  448ea4:	add	x1, x1, #0x40
  448ea8:	mov	x26, #0x0                   	// #0
  448eac:	mov	x24, #0x0                   	// #0
  448eb0:	mov	x25, #0x0                   	// #0
  448eb4:	str	xzr, [sp, #96]
  448eb8:	stp	xzr, xzr, [sp, #136]
  448ebc:	bl	419740 <BIO_printf@plt>
  448ec0:	str	xzr, [sp, #128]
  448ec4:	b	448538 <ASN1_generate_nconf@plt+0x29bc8>
  448ec8:	str	xzr, [sp, #136]
  448ecc:	cbnz	x24, 448de8 <ASN1_generate_nconf@plt+0x2a478>
  448ed0:	ldr	x0, [sp, #112]
  448ed4:	cbnz	x0, 4494f0 <ASN1_generate_nconf@plt+0x2ab80>
  448ed8:	ldr	x24, [sp, #112]
  448edc:	stp	x24, xzr, [sp, #136]
  448ee0:	b	448aa8 <ASN1_generate_nconf@plt+0x2a138>
  448ee4:	ldr	x0, [sp, #96]
  448ee8:	cbz	x0, 449118 <ASN1_generate_nconf@plt+0x2a7a8>
  448eec:	ldr	x0, [sp, #96]
  448ef0:	adrp	x4, 463000 <ASN1_generate_nconf@plt+0x44690>
  448ef4:	add	x1, sp, #0x120
  448ef8:	add	x4, x4, #0xfa0
  448efc:	mov	x3, #0x0                   	// #0
  448f00:	mov	w2, #0x8005                	// #32773
  448f04:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  448f08:	cbz	w0, 449074 <ASN1_generate_nconf@plt+0x2a704>
  448f0c:	mov	x24, #0x0                   	// #0
  448f10:	str	xzr, [sp, #136]
  448f14:	str	wzr, [sp, #240]
  448f18:	b	448aa8 <ASN1_generate_nconf@plt+0x2a138>
  448f1c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  448f20:	mov	x28, x0
  448f24:	cbnz	x0, 448a00 <ASN1_generate_nconf@plt+0x2a090>
  448f28:	mov	x20, #0x0                   	// #0
  448f2c:	b	448520 <ASN1_generate_nconf@plt+0x29bb0>
  448f30:	str	xzr, [sp, #96]
  448f34:	b	448b30 <ASN1_generate_nconf@plt+0x2a1c0>
  448f38:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448f3c:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  448f40:	mov	w27, #0x2                   	// #2
  448f44:	add	x1, x1, #0xbc8
  448f48:	ldr	x0, [x23, #56]
  448f4c:	mov	x20, #0x0                   	// #0
  448f50:	mov	x26, #0x0                   	// #0
  448f54:	str	xzr, [sp, #96]
  448f58:	str	xzr, [sp, #128]
  448f5c:	bl	419740 <BIO_printf@plt>
  448f60:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  448f64:	mov	x20, #0x0                   	// #0
  448f68:	mov	x26, #0x0                   	// #0
  448f6c:	mov	w27, #0x2                   	// #2
  448f70:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  448f74:	str	xzr, [sp, #96]
  448f78:	str	xzr, [sp, #128]
  448f7c:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  448f80:	ldr	w0, [sp, #152]
  448f84:	mov	x1, x25
  448f88:	ldr	x2, [sp, #296]
  448f8c:	orr	w22, w22, w0, lsl #12
  448f90:	ldr	x0, [sp, #144]
  448f94:	mov	w3, w22
  448f98:	bl	41b820 <PKCS7_encrypt@plt>
  448f9c:	str	x0, [sp, #96]
  448fa0:	ldr	x0, [sp, #96]
  448fa4:	cbz	x0, 44930c <ASN1_generate_nconf@plt+0x2a99c>
  448fa8:	mov	x20, #0x0                   	// #0
  448fac:	ldr	x0, [sp, #216]
  448fb0:	cbz	x0, 448fcc <ASN1_generate_nconf@plt+0x2a65c>
  448fb4:	mov	x2, x0
  448fb8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448fbc:	ldr	x0, [sp, #128]
  448fc0:	add	x1, x1, #0x2d8
  448fc4:	ldr	x3, [sp, #176]
  448fc8:	bl	419740 <BIO_printf@plt>
  448fcc:	ldr	x0, [sp, #208]
  448fd0:	cbz	x0, 448fec <ASN1_generate_nconf@plt+0x2a67c>
  448fd4:	mov	x2, x0
  448fd8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448fdc:	ldr	x0, [sp, #128]
  448fe0:	add	x1, x1, #0x2e8
  448fe4:	ldr	x3, [sp, #176]
  448fe8:	bl	419740 <BIO_printf@plt>
  448fec:	ldr	x0, [sp, #200]
  448ff0:	cbz	x0, 44900c <ASN1_generate_nconf@plt+0x2a69c>
  448ff4:	mov	x2, x0
  448ff8:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  448ffc:	ldr	x0, [sp, #128]
  449000:	add	x1, x1, #0x2f8
  449004:	ldr	x3, [sp, #176]
  449008:	bl	419740 <BIO_printf@plt>
  44900c:	ldr	w0, [sp, #272]
  449010:	mov	w1, #0x8007                	// #32775
  449014:	cmp	w0, w1
  449018:	b.eq	449224 <ASN1_generate_nconf@plt+0x2a8b4>  // b.none
  44901c:	mov	w1, #0x8005                	// #32773
  449020:	cmp	w0, w1
  449024:	b.eq	449440 <ASN1_generate_nconf@plt+0x2aad0>  // b.none
  449028:	cmp	w0, #0x4
  44902c:	b.ne	449244 <ASN1_generate_nconf@plt+0x2a8d4>  // b.any
  449030:	ldr	x1, [sp, #96]
  449034:	mov	w3, w22
  449038:	ldr	x0, [sp, #128]
  44903c:	mov	x2, x25
  449040:	bl	41d040 <i2d_PKCS7_bio_stream@plt>
  449044:	mov	x26, #0x0                   	// #0
  449048:	cbnz	w0, 448538 <ASN1_generate_nconf@plt+0x29bc8>
  44904c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449050:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  449054:	mov	w27, #0x3                   	// #3
  449058:	add	x1, x1, #0xe78
  44905c:	ldr	x0, [x23, #56]
  449060:	bl	419740 <BIO_printf@plt>
  449064:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449068:	mov	x26, x28
  44906c:	b	448e90 <ASN1_generate_nconf@plt+0x2a520>
  449070:	str	xzr, [sp, #144]
  449074:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449078:	mov	w27, #0x2                   	// #2
  44907c:	mov	x20, #0x0                   	// #0
  449080:	mov	x26, #0x0                   	// #0
  449084:	ldr	x0, [x23, #56]
  449088:	mov	x24, #0x0                   	// #0
  44908c:	mov	x25, #0x0                   	// #0
  449090:	str	xzr, [sp, #96]
  449094:	stp	xzr, xzr, [sp, #128]
  449098:	bl	41e7f0 <ERR_print_errors@plt>
  44909c:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4490a0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4490a4:	str	x0, [sp, #104]
  4490a8:	cbnz	x0, 448a14 <ASN1_generate_nconf@plt+0x2a0a4>
  4490ac:	mov	x20, #0x0                   	// #0
  4490b0:	b	448520 <ASN1_generate_nconf@plt+0x29bb0>
  4490b4:	ldp	x0, x1, [sp, #224]
  4490b8:	mov	w3, w20
  4490bc:	mov	w2, w23
  4490c0:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  4490c4:	mov	x20, x0
  4490c8:	cbz	x0, 4493b0 <ASN1_generate_nconf@plt+0x2aa40>
  4490cc:	adrp	x1, 448000 <ASN1_generate_nconf@plt+0x29690>
  4490d0:	add	x1, x1, #0x390
  4490d4:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  4490d8:	ldr	w0, [sp, #160]
  4490dc:	cbz	w0, 448c64 <ASN1_generate_nconf@plt+0x2a2f4>
  4490e0:	mov	x1, x21
  4490e4:	mov	x0, x20
  4490e8:	bl	41df70 <X509_STORE_set1_param@plt>
  4490ec:	b	448c64 <ASN1_generate_nconf@plt+0x2a2f4>
  4490f0:	add	x1, sp, #0x118
  4490f4:	mov	x0, x25
  4490f8:	bl	41da50 <SMIME_read_PKCS7@plt>
  4490fc:	str	x0, [sp, #96]
  449100:	b	448afc <ASN1_generate_nconf@plt+0x2a18c>
  449104:	mov	x20, #0x0                   	// #0
  449108:	mov	x26, #0x0                   	// #0
  44910c:	mov	w27, #0x2                   	// #2
  449110:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449114:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449118:	ldr	w2, [sp, #268]
  44911c:	mov	w1, #0x72                  	// #114
  449120:	ldr	x0, [sp, #168]
  449124:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  449128:	mov	x25, x0
  44912c:	cbz	x0, 4493e8 <ASN1_generate_nconf@plt+0x2aa78>
  449130:	mov	x24, #0x0                   	// #0
  449134:	str	xzr, [sp, #136]
  449138:	str	wzr, [sp, #240]
  44913c:	b	448b30 <ASN1_generate_nconf@plt+0x2a1c0>
  449140:	mov	x0, x25
  449144:	mov	x3, #0x0                   	// #0
  449148:	mov	x2, #0x0                   	// #0
  44914c:	mov	x1, #0x0                   	// #0
  449150:	bl	41af40 <PEM_read_bio_PKCS7@plt>
  449154:	str	x0, [sp, #96]
  449158:	b	448afc <ASN1_generate_nconf@plt+0x2a18c>
  44915c:	mov	x20, #0x0                   	// #0
  449160:	mov	x26, #0x0                   	// #0
  449164:	mov	x24, #0x0                   	// #0
  449168:	mov	x25, #0x0                   	// #0
  44916c:	mov	w27, #0x2                   	// #2
  449170:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449174:	str	xzr, [sp, #96]
  449178:	stp	xzr, xzr, [sp, #128]
  44917c:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449180:	bl	41c9e0 <EVP_des_ede3_cbc@plt>
  449184:	str	x0, [sp, #296]
  449188:	b	44896c <ASN1_generate_nconf@plt+0x29ffc>
  44918c:	mov	x20, #0x0                   	// #0
  449190:	b	448c64 <ASN1_generate_nconf@plt+0x2a2f4>
  449194:	mov	x20, #0x0                   	// #0
  449198:	mov	w27, #0x3                   	// #3
  44919c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4491a0:	ldr	x21, [sp, #168]
  4491a4:	ldr	x25, [sp, #184]
  4491a8:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4491ac:	ldp	x3, x2, [sp, #128]
  4491b0:	mov	w4, w22
  4491b4:	ldr	x0, [sp, #96]
  4491b8:	mov	x1, x24
  4491bc:	mov	x26, #0x0                   	// #0
  4491c0:	bl	41a4a0 <PKCS7_decrypt@plt>
  4491c4:	cbnz	w0, 448538 <ASN1_generate_nconf@plt+0x29bc8>
  4491c8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4491cc:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4491d0:	mov	w27, #0x4                   	// #4
  4491d4:	add	x1, x1, #0xc18
  4491d8:	ldr	x0, [x23, #56]
  4491dc:	bl	419740 <BIO_printf@plt>
  4491e0:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4491e4:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4491e8:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  4491ec:	ldr	x2, [sp, #136]
  4491f0:	add	x1, x1, #0xba0
  4491f4:	ldr	x0, [x23, #56]
  4491f8:	bl	419740 <BIO_printf@plt>
  4491fc:	b	448504 <ASN1_generate_nconf@plt+0x29b94>
  449200:	mov	x20, #0x0                   	// #0
  449204:	mov	x26, #0x0                   	// #0
  449208:	mov	x25, #0x0                   	// #0
  44920c:	mov	w27, #0x2                   	// #2
  449210:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449214:	str	xzr, [sp, #96]
  449218:	str	xzr, [sp, #128]
  44921c:	str	xzr, [sp, #144]
  449220:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449224:	cmp	w19, #0x76
  449228:	b.eq	449490 <ASN1_generate_nconf@plt+0x2ab20>  // b.none
  44922c:	ldr	x1, [sp, #96]
  449230:	mov	w3, w22
  449234:	ldr	x0, [sp, #128]
  449238:	mov	x2, x25
  44923c:	bl	41a660 <SMIME_write_PKCS7@plt>
  449240:	b	449044 <ASN1_generate_nconf@plt+0x2a6d4>
  449244:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449248:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  44924c:	mov	w27, #0x4                   	// #4
  449250:	add	x1, x1, #0xc40
  449254:	ldr	x0, [x23, #56]
  449258:	mov	x26, #0x0                   	// #0
  44925c:	bl	419740 <BIO_printf@plt>
  449260:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449264:	cmp	w19, #0x35
  449268:	b.ne	448fac <ASN1_generate_nconf@plt+0x2a63c>  // b.any
  44926c:	ldr	x1, [sp, #96]
  449270:	mov	x26, #0x0                   	// #0
  449274:	ldr	x0, [sp, #128]
  449278:	bl	41bc30 <PEM_write_bio_PKCS7@plt>
  44927c:	b	448538 <ASN1_generate_nconf@plt+0x29bc8>
  449280:	tbz	w22, #6, 4492f8 <ASN1_generate_nconf@plt+0x2a988>
  449284:	ldr	w1, [sp, #272]
  449288:	mov	w0, #0x8007                	// #32775
  44928c:	cmp	w1, w0
  449290:	b.eq	449300 <ASN1_generate_nconf@plt+0x2a990>  // b.none
  449294:	ldr	x2, [sp, #288]
  449298:	orr	w20, w22, #0x4000
  44929c:	mov	w4, w20
  4492a0:	mov	x3, x25
  4492a4:	mov	x1, #0x0                   	// #0
  4492a8:	mov	x0, #0x0                   	// #0
  4492ac:	bl	41d100 <PKCS7_sign@plt>
  4492b0:	str	x0, [sp, #96]
  4492b4:	cbz	x0, 449404 <ASN1_generate_nconf@plt+0x2aa94>
  4492b8:	tbz	w22, #1, 4492f0 <ASN1_generate_nconf@plt+0x2a980>
  4492bc:	mov	w22, #0x0                   	// #0
  4492c0:	b	4492e0 <ASN1_generate_nconf@plt+0x2a970>
  4492c4:	ldr	x0, [sp, #288]
  4492c8:	mov	w1, w22
  4492cc:	add	w22, w22, #0x1
  4492d0:	bl	419630 <OPENSSL_sk_value@plt>
  4492d4:	mov	x1, x0
  4492d8:	ldr	x0, [sp, #96]
  4492dc:	bl	41b630 <PKCS7_add_certificate@plt>
  4492e0:	ldr	x0, [sp, #288]
  4492e4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4492e8:	cmp	w22, w0
  4492ec:	b.lt	4492c4 <ASN1_generate_nconf@plt+0x2a954>  // b.tstop
  4492f0:	mov	w22, w20
  4492f4:	b	448b6c <ASN1_generate_nconf@plt+0x2a1fc>
  4492f8:	ldr	w0, [sp, #152]
  4492fc:	cbz	w0, 449294 <ASN1_generate_nconf@plt+0x2a924>
  449300:	orr	w22, w22, #0x1000
  449304:	b	449294 <ASN1_generate_nconf@plt+0x2a924>
  449308:	str	x20, [sp, #96]
  44930c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449310:	adrp	x1, 479000 <ASN1_generate_nconf@plt+0x5a690>
  449314:	mov	w27, #0x3                   	// #3
  449318:	add	x1, x1, #0xbf0
  44931c:	ldr	x0, [x23, #56]
  449320:	mov	x26, #0x0                   	// #0
  449324:	ldr	x20, [sp, #96]
  449328:	str	xzr, [sp, #96]
  44932c:	bl	419740 <BIO_printf@plt>
  449330:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449334:	cbz	x24, 449418 <ASN1_generate_nconf@plt+0x2aaa8>
  449338:	str	xzr, [sp, #136]
  44933c:	b	448de8 <ASN1_generate_nconf@plt+0x2a478>
  449340:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449344:	mov	x20, #0x0                   	// #0
  449348:	mov	x26, #0x0                   	// #0
  44934c:	mov	x24, #0x0                   	// #0
  449350:	ldr	x0, [x23, #56]
  449354:	mov	x25, #0x0                   	// #0
  449358:	mov	w27, #0x2                   	// #2
  44935c:	str	xzr, [sp, #96]
  449360:	str	xzr, [sp, #128]
  449364:	str	xzr, [sp, #144]
  449368:	bl	41e7f0 <ERR_print_errors@plt>
  44936c:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449370:	mov	x20, x0
  449374:	mov	w27, #0x3                   	// #3
  449378:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44937c:	ldr	x21, [sp, #168]
  449380:	ldr	x25, [sp, #184]
  449384:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449388:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44938c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  449390:	mov	x20, #0x0                   	// #0
  449394:	add	x1, x1, #0x10
  449398:	ldr	x0, [x23, #56]
  44939c:	mov	x26, #0x0                   	// #0
  4493a0:	mov	w27, #0x2                   	// #2
  4493a4:	str	xzr, [sp, #128]
  4493a8:	bl	419740 <BIO_printf@plt>
  4493ac:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4493b0:	mov	x26, #0x0                   	// #0
  4493b4:	mov	w27, #0x2                   	// #2
  4493b8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4493bc:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4493c0:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4493c4:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  4493c8:	ldr	x2, [sp, #184]
  4493cc:	add	x1, x1, #0x30
  4493d0:	ldr	x0, [x23, #56]
  4493d4:	mov	x20, #0x0                   	// #0
  4493d8:	mov	x26, #0x0                   	// #0
  4493dc:	mov	w27, #0x2                   	// #2
  4493e0:	bl	419740 <BIO_printf@plt>
  4493e4:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4493e8:	mov	x20, #0x0                   	// #0
  4493ec:	mov	x26, #0x0                   	// #0
  4493f0:	mov	x24, #0x0                   	// #0
  4493f4:	mov	w27, #0x2                   	// #2
  4493f8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4493fc:	stp	xzr, xzr, [sp, #128]
  449400:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449404:	mov	x20, #0x0                   	// #0
  449408:	mov	x26, #0x0                   	// #0
  44940c:	mov	w27, #0x3                   	// #3
  449410:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449414:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449418:	ldr	w2, [sp, #268]
  44941c:	mov	w1, #0x72                  	// #114
  449420:	ldr	x0, [sp, #168]
  449424:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  449428:	mov	x25, x0
  44942c:	cbz	x0, 4494d0 <ASN1_generate_nconf@plt+0x2ab60>
  449430:	mov	w0, #0x1                   	// #1
  449434:	stp	xzr, xzr, [sp, #136]
  449438:	str	w0, [sp, #240]
  44943c:	b	448ac8 <ASN1_generate_nconf@plt+0x2a158>
  449440:	ldr	x1, [sp, #96]
  449444:	mov	w3, w22
  449448:	ldr	x0, [sp, #128]
  44944c:	mov	x2, x25
  449450:	bl	41d4a0 <PEM_write_bio_PKCS7_stream@plt>
  449454:	b	449044 <ASN1_generate_nconf@plt+0x2a6d4>
  449458:	ldr	x0, [x23, #56]
  44945c:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  449460:	ldr	x2, [sp, #112]
  449464:	add	x1, x1, #0x208
  449468:	mov	w27, #0x5                   	// #5
  44946c:	bl	419740 <BIO_printf@plt>
  449470:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449474:	ldr	x0, [x23, #56]
  449478:	adrp	x1, 464000 <ASN1_generate_nconf@plt+0x45690>
  44947c:	mov	w27, #0x4                   	// #4
  449480:	add	x1, x1, #0x1f0
  449484:	mov	x26, #0x0                   	// #0
  449488:	bl	419740 <BIO_printf@plt>
  44948c:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  449490:	ldr	x1, [sp, #96]
  449494:	mov	w3, w22
  449498:	ldr	x0, [sp, #128]
  44949c:	ldr	x2, [sp, #280]
  4494a0:	bl	41a660 <SMIME_write_PKCS7@plt>
  4494a4:	b	449044 <ASN1_generate_nconf@plt+0x2a6d4>
  4494a8:	tbnz	w22, #12, 448fa0 <ASN1_generate_nconf@plt+0x2a630>
  4494ac:	ldr	x0, [sp, #96]
  4494b0:	mov	w2, w22
  4494b4:	mov	x1, x25
  4494b8:	bl	41e480 <PKCS7_final@plt>
  4494bc:	cbnz	w0, 448fa0 <ASN1_generate_nconf@plt+0x2a630>
  4494c0:	mov	w27, #0x3                   	// #3
  4494c4:	mov	x26, #0x0                   	// #0
  4494c8:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4494cc:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4494d0:	mov	x20, #0x0                   	// #0
  4494d4:	mov	x26, #0x0                   	// #0
  4494d8:	mov	w27, #0x2                   	// #2
  4494dc:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4494e0:	str	xzr, [sp, #96]
  4494e4:	stp	xzr, xzr, [sp, #128]
  4494e8:	str	xzr, [sp, #144]
  4494ec:	b	4489d8 <ASN1_generate_nconf@plt+0x2a068>
  4494f0:	str	x24, [sp, #136]
  4494f4:	mov	x24, x0
  4494f8:	b	448de8 <ASN1_generate_nconf@plt+0x2a478>
  4494fc:	nop
  449500:	stp	x29, x30, [sp, #-16]!
  449504:	adrp	x1, 449000 <ASN1_generate_nconf@plt+0x2a690>
  449508:	mov	w0, #0xe                   	// #14
  44950c:	mov	x29, sp
  449510:	add	x1, x1, #0x500
  449514:	bl	41bf30 <signal@plt>
  449518:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44951c:	ldp	x29, x30, [sp], #16
  449520:	str	wzr, [x0, #2672]
  449524:	ret
  449528:	stp	x29, x30, [sp, #-64]!
  44952c:	mov	x29, sp
  449530:	stp	x19, x20, [sp, #16]
  449534:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449538:	ldr	w19, [x20, #2672]
  44953c:	ldr	x0, [x0]
  449540:	stp	x21, x22, [sp, #32]
  449544:	ldr	x22, [x0, #16]
  449548:	cbz	w19, 449594 <ASN1_generate_nconf@plt+0x2ac24>
  44954c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449550:	add	x20, x20, #0xa70
  449554:	add	x21, x21, #0xfc8
  449558:	mov	w19, #0x0                   	// #0
  44955c:	str	x23, [sp, #48]
  449560:	mov	w23, #0x7fffffff            	// #2147483647
  449564:	b	44956c <ASN1_generate_nconf@plt+0x2abfc>
  449568:	b.eq	449590 <ASN1_generate_nconf@plt+0x2ac20>  // b.none
  44956c:	ldr	w2, [x20, #4]
  449570:	mov	x0, x22
  449574:	ldr	x1, [x21]
  449578:	add	w19, w19, #0x1
  44957c:	ldr	w1, [x1, x2, lsl #2]
  449580:	bl	41d790 <RAND_bytes@plt>
  449584:	ldr	w0, [x20]
  449588:	cmp	w19, w23
  44958c:	cbnz	w0, 449568 <ASN1_generate_nconf@plt+0x2abf8>
  449590:	ldr	x23, [sp, #48]
  449594:	mov	w0, w19
  449598:	ldp	x19, x20, [sp, #16]
  44959c:	ldp	x21, x22, [sp, #32]
  4495a0:	ldp	x29, x30, [sp], #64
  4495a4:	ret
  4495a8:	stp	x29, x30, [sp, #-64]!
  4495ac:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4495b0:	mov	x29, sp
  4495b4:	stp	x21, x22, [sp, #32]
  4495b8:	add	x21, x1, #0xa70
  4495bc:	stp	x19, x20, [sp, #16]
  4495c0:	ldr	w19, [x1, #2672]
  4495c4:	ldr	x1, [x0]
  4495c8:	stp	x23, x24, [sp, #48]
  4495cc:	ldr	w0, [x21, #4]
  4495d0:	add	x20, x0, #0x45
  4495d4:	add	x0, x1, x0, lsl #3
  4495d8:	add	x20, x1, x20, lsl #3
  4495dc:	ldr	x23, [x1, #536]
  4495e0:	ldr	x22, [x0, #328]
  4495e4:	cbz	w19, 449618 <ASN1_generate_nconf@plt+0x2aca8>
  4495e8:	mov	w19, #0x0                   	// #0
  4495ec:	mov	w24, #0x7fffffff            	// #2147483647
  4495f0:	b	4495f8 <ASN1_generate_nconf@plt+0x2ac88>
  4495f4:	b.eq	449618 <ASN1_generate_nconf@plt+0x2aca8>  // b.none
  4495f8:	mov	x2, x20
  4495fc:	mov	x1, x23
  449600:	mov	x0, x22
  449604:	bl	41b6b0 <EVP_PKEY_derive@plt>
  449608:	ldr	w0, [x21]
  44960c:	add	w19, w19, #0x1
  449610:	cmp	w19, w24
  449614:	cbnz	w0, 4495f4 <ASN1_generate_nconf@plt+0x2ac84>
  449618:	mov	w0, w19
  44961c:	ldp	x19, x20, [sp, #16]
  449620:	ldp	x21, x22, [sp, #32]
  449624:	ldp	x23, x24, [sp, #48]
  449628:	ldp	x29, x30, [sp], #64
  44962c:	ret
  449630:	stp	x29, x30, [sp, #-128]!
  449634:	mov	x29, sp
  449638:	stp	x19, x20, [sp, #16]
  44963c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449640:	ldr	w19, [x20, #2672]
  449644:	ldr	x0, [x0]
  449648:	stp	x21, x22, [sp, #32]
  44964c:	ldr	x22, [x0, #16]
  449650:	cbz	w19, 4496b4 <ASN1_generate_nconf@plt+0x2ad44>
  449654:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449658:	add	x20, x20, #0xa70
  44965c:	add	x21, x21, #0xfc8
  449660:	mov	w19, #0x0                   	// #0
  449664:	str	x23, [sp, #48]
  449668:	mov	w23, #0x7fffffff            	// #2147483647
  44966c:	b	449680 <ASN1_generate_nconf@plt+0x2ad10>
  449670:	ldr	w0, [x20]
  449674:	cmp	w19, w23
  449678:	cbz	w0, 4496c8 <ASN1_generate_nconf@plt+0x2ad58>
  44967c:	b.eq	4496c8 <ASN1_generate_nconf@plt+0x2ad58>  // b.none
  449680:	ldr	w1, [x20, #4]
  449684:	add	x2, sp, #0x40
  449688:	ldr	x0, [x21]
  44968c:	add	w19, w19, #0x1
  449690:	ldr	x4, [x20, #8]
  449694:	mov	x5, #0x0                   	// #0
  449698:	ldrsw	x1, [x0, x1, lsl #2]
  44969c:	mov	x3, #0x0                   	// #0
  4496a0:	mov	x0, x22
  4496a4:	bl	41c2c0 <EVP_Digest@plt>
  4496a8:	cbnz	w0, 449670 <ASN1_generate_nconf@plt+0x2ad00>
  4496ac:	ldr	x23, [sp, #48]
  4496b0:	mov	w19, #0xffffffff            	// #-1
  4496b4:	mov	w0, w19
  4496b8:	ldp	x19, x20, [sp, #16]
  4496bc:	ldp	x21, x22, [sp, #32]
  4496c0:	ldp	x29, x30, [sp], #128
  4496c4:	ret
  4496c8:	mov	w0, w19
  4496cc:	ldp	x19, x20, [sp, #16]
  4496d0:	ldp	x21, x22, [sp, #32]
  4496d4:	ldr	x23, [sp, #48]
  4496d8:	ldp	x29, x30, [sp], #128
  4496dc:	ret
  4496e0:	stp	x29, x30, [sp, #-144]!
  4496e4:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4496e8:	adrp	x2, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  4496ec:	mov	x29, sp
  4496f0:	stp	x23, x24, [sp, #48]
  4496f4:	add	x23, x1, #0xa70
  4496f8:	ldrh	w2, [x2, #3352]
  4496fc:	ldr	x0, [x0]
  449700:	stp	x19, x20, [sp, #16]
  449704:	ldr	w20, [x23, #16]
  449708:	mov	x4, #0xcc                  	// #204
  44970c:	mov	x5, #0x0                   	// #0
  449710:	stp	x21, x22, [sp, #32]
  449714:	strh	w2, [sp, #112]
  449718:	stur	xzr, [sp, #114]
  44971c:	stp	x4, x5, [sp, #128]
  449720:	ldr	x21, [x0, #16]
  449724:	strh	wzr, [sp, #122]
  449728:	strb	wzr, [sp, #124]
  44972c:	ldr	x19, [x0, #744]
  449730:	cbnz	w20, 4497f8 <ASN1_generate_nconf@plt+0x2ae88>
  449734:	ldr	w0, [x1, #2672]
  449738:	cbz	w0, 4497e0 <ASN1_generate_nconf@plt+0x2ae70>
  44973c:	adrp	x24, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449740:	add	x22, sp, #0x6c
  449744:	add	x24, x24, #0xfc8
  449748:	stp	x25, x26, [sp, #64]
  44974c:	add	x25, sp, #0x70
  449750:	mov	w26, #0x7fffffff            	// #2147483647
  449754:	str	x27, [sp, #80]
  449758:	add	x27, x23, #0x18
  44975c:	b	449764 <ASN1_generate_nconf@plt+0x2adf4>
  449760:	b.eq	4498c0 <ASN1_generate_nconf@plt+0x2af50>  // b.none
  449764:	mov	x4, x27
  449768:	mov	x3, #0x0                   	// #0
  44976c:	mov	x2, #0x0                   	// #0
  449770:	mov	x1, #0x0                   	// #0
  449774:	mov	x0, x19
  449778:	bl	41e720 <EVP_EncryptInit_ex@plt>
  44977c:	mov	x3, x25
  449780:	mov	x2, x22
  449784:	mov	w4, #0xd                   	// #13
  449788:	mov	x1, #0x0                   	// #0
  44978c:	mov	x0, x19
  449790:	bl	41e740 <EVP_EncryptUpdate@plt>
  449794:	ldr	w5, [x23, #4]
  449798:	mov	x3, x21
  44979c:	ldr	x4, [x24]
  4497a0:	mov	x2, x22
  4497a4:	mov	x1, x21
  4497a8:	mov	x0, x19
  4497ac:	add	w20, w20, #0x1
  4497b0:	ldr	w4, [x4, x5, lsl #2]
  4497b4:	bl	41e740 <EVP_EncryptUpdate@plt>
  4497b8:	ldrsw	x1, [sp, #108]
  4497bc:	mov	x2, x22
  4497c0:	mov	x0, x19
  4497c4:	add	x1, x21, x1
  4497c8:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  4497cc:	ldr	w0, [x23]
  4497d0:	cmp	w20, w26
  4497d4:	cbnz	w0, 449760 <ASN1_generate_nconf@plt+0x2adf0>
  4497d8:	ldp	x25, x26, [sp, #64]
  4497dc:	ldr	x27, [sp, #80]
  4497e0:	mov	w0, w20
  4497e4:	ldp	x19, x20, [sp, #16]
  4497e8:	ldp	x21, x22, [sp, #32]
  4497ec:	ldp	x23, x24, [sp, #48]
  4497f0:	ldp	x29, x30, [sp], #144
  4497f4:	ret
  4497f8:	ldr	w20, [x1, #2672]
  4497fc:	cbz	w20, 4497e0 <ASN1_generate_nconf@plt+0x2ae70>
  449800:	adrp	x24, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449804:	add	x22, sp, #0x6c
  449808:	add	x24, x24, #0xfc8
  44980c:	mov	w20, #0x0                   	// #0
  449810:	stp	x25, x26, [sp, #64]
  449814:	add	x25, sp, #0x70
  449818:	mov	w26, #0x7fffffff            	// #2147483647
  44981c:	str	x27, [sp, #80]
  449820:	add	x27, x23, #0x18
  449824:	b	44982c <ASN1_generate_nconf@plt+0x2aebc>
  449828:	b.eq	4498c0 <ASN1_generate_nconf@plt+0x2af50>  // b.none
  44982c:	mov	x4, x27
  449830:	mov	x3, #0x0                   	// #0
  449834:	mov	x2, #0x0                   	// #0
  449838:	mov	x1, #0x0                   	// #0
  44983c:	mov	x0, x19
  449840:	bl	41a950 <EVP_DecryptInit_ex@plt>
  449844:	add	x3, sp, #0x80
  449848:	mov	w2, #0x10                  	// #16
  44984c:	mov	w1, #0x11                  	// #17
  449850:	mov	x0, x19
  449854:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  449858:	add	w20, w20, #0x1
  44985c:	mov	x3, x25
  449860:	mov	x2, x22
  449864:	mov	w4, #0xd                   	// #13
  449868:	mov	x1, #0x0                   	// #0
  44986c:	mov	x0, x19
  449870:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  449874:	ldr	w5, [x23, #4]
  449878:	mov	x3, x21
  44987c:	ldr	x4, [x24]
  449880:	mov	x2, x22
  449884:	mov	x1, x21
  449888:	mov	x0, x19
  44988c:	ldr	w4, [x4, x5, lsl #2]
  449890:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  449894:	ldrsw	x1, [sp, #108]
  449898:	mov	x2, x22
  44989c:	mov	x0, x19
  4498a0:	add	x1, x21, x1
  4498a4:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  4498a8:	ldr	w0, [x23]
  4498ac:	cmp	w20, w26
  4498b0:	cbnz	w0, 449828 <ASN1_generate_nconf@plt+0x2aeb8>
  4498b4:	ldp	x25, x26, [sp, #64]
  4498b8:	ldr	x27, [sp, #80]
  4498bc:	b	4497e0 <ASN1_generate_nconf@plt+0x2ae70>
  4498c0:	mov	w20, #0x7fffffff            	// #2147483647
  4498c4:	mov	w0, w20
  4498c8:	ldp	x19, x20, [sp, #16]
  4498cc:	ldp	x21, x22, [sp, #32]
  4498d0:	ldp	x23, x24, [sp, #48]
  4498d4:	ldp	x25, x26, [sp, #64]
  4498d8:	ldr	x27, [sp, #80]
  4498dc:	ldp	x29, x30, [sp], #144
  4498e0:	ret
  4498e4:	nop
  4498e8:	stp	x29, x30, [sp, #-112]!
  4498ec:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4498f0:	mov	x29, sp
  4498f4:	stp	x19, x20, [sp, #16]
  4498f8:	add	x20, x1, #0xa70
  4498fc:	ldr	x0, [x0]
  449900:	stp	x21, x22, [sp, #32]
  449904:	ldr	w19, [x20, #16]
  449908:	stp	x23, x24, [sp, #48]
  44990c:	ldr	x22, [x0, #16]
  449910:	ldr	x21, [x0, #744]
  449914:	cbnz	w19, 4499c4 <ASN1_generate_nconf@plt+0x2b054>
  449918:	ldr	w0, [x1, #2672]
  44991c:	add	x24, sp, #0x5c
  449920:	cbz	w0, 44999c <ASN1_generate_nconf@plt+0x2b02c>
  449924:	adrp	x23, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449928:	add	x24, sp, #0x5c
  44992c:	add	x23, x23, #0xfc8
  449930:	stp	x25, x26, [sp, #64]
  449934:	mov	w25, #0x7fffffff            	// #2147483647
  449938:	b	449940 <ASN1_generate_nconf@plt+0x2afd0>
  44993c:	b.eq	449a84 <ASN1_generate_nconf@plt+0x2b114>  // b.none
  449940:	ldr	w5, [x20, #4]
  449944:	mov	x2, x24
  449948:	ldr	x4, [x23]
  44994c:	mov	x3, #0x0                   	// #0
  449950:	mov	x1, #0x0                   	// #0
  449954:	mov	x0, x21
  449958:	add	w19, w19, #0x1
  44995c:	ldr	w4, [x4, x5, lsl #2]
  449960:	bl	41e740 <EVP_EncryptUpdate@plt>
  449964:	ldr	w5, [x20, #4]
  449968:	mov	x3, x22
  44996c:	ldr	x4, [x23]
  449970:	mov	x2, x24
  449974:	mov	x1, x22
  449978:	mov	x0, x21
  44997c:	ldr	w4, [x4, x5, lsl #2]
  449980:	bl	41e740 <EVP_EncryptUpdate@plt>
  449984:	ldr	w0, [x20]
  449988:	cmp	w19, w25
  44998c:	cbnz	w0, 44993c <ASN1_generate_nconf@plt+0x2afcc>
  449990:	ldr	w0, [x20, #16]
  449994:	ldp	x25, x26, [sp, #64]
  449998:	cbnz	w0, 449a5c <ASN1_generate_nconf@plt+0x2b0ec>
  44999c:	mov	x2, x24
  4499a0:	mov	x1, x22
  4499a4:	mov	x0, x21
  4499a8:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  4499ac:	mov	w0, w19
  4499b0:	ldp	x19, x20, [sp, #16]
  4499b4:	ldp	x21, x22, [sp, #32]
  4499b8:	ldp	x23, x24, [sp, #48]
  4499bc:	ldp	x29, x30, [sp], #112
  4499c0:	ret
  4499c4:	ldr	w19, [x1, #2672]
  4499c8:	add	x24, sp, #0x5c
  4499cc:	cbz	w19, 449a5c <ASN1_generate_nconf@plt+0x2b0ec>
  4499d0:	adrp	x23, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4499d4:	add	x24, sp, #0x5c
  4499d8:	add	x23, x23, #0xfc8
  4499dc:	mov	w19, #0x0                   	// #0
  4499e0:	stp	x25, x26, [sp, #64]
  4499e4:	add	x26, x20, #0x18
  4499e8:	mov	w25, #0x7fffffff            	// #2147483647
  4499ec:	b	4499f4 <ASN1_generate_nconf@plt+0x2b084>
  4499f0:	b.eq	449a84 <ASN1_generate_nconf@plt+0x2b114>  // b.none
  4499f4:	add	x3, sp, #0x60
  4499f8:	mov	w2, #0xc                   	// #12
  4499fc:	mov	w1, #0x11                  	// #17
  449a00:	mov	x0, x21
  449a04:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  449a08:	add	w19, w19, #0x1
  449a0c:	mov	x4, x26
  449a10:	mov	x3, #0x0                   	// #0
  449a14:	mov	x2, #0x0                   	// #0
  449a18:	mov	x1, #0x0                   	// #0
  449a1c:	mov	x0, x21
  449a20:	bl	41a950 <EVP_DecryptInit_ex@plt>
  449a24:	ldr	w5, [x20, #4]
  449a28:	mov	x3, x22
  449a2c:	ldr	x4, [x23]
  449a30:	mov	x2, x24
  449a34:	mov	x1, x22
  449a38:	mov	x0, x21
  449a3c:	ldr	w4, [x4, x5, lsl #2]
  449a40:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  449a44:	ldr	w0, [x20]
  449a48:	cmp	w19, w25
  449a4c:	cbnz	w0, 4499f0 <ASN1_generate_nconf@plt+0x2b080>
  449a50:	ldr	w0, [x20, #16]
  449a54:	ldp	x25, x26, [sp, #64]
  449a58:	cbz	w0, 44999c <ASN1_generate_nconf@plt+0x2b02c>
  449a5c:	mov	x2, x24
  449a60:	mov	x1, x22
  449a64:	mov	x0, x21
  449a68:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  449a6c:	mov	w0, w19
  449a70:	ldp	x19, x20, [sp, #16]
  449a74:	ldp	x21, x22, [sp, #32]
  449a78:	ldp	x23, x24, [sp, #48]
  449a7c:	ldp	x29, x30, [sp], #112
  449a80:	ret
  449a84:	ldr	w0, [x20, #16]
  449a88:	mov	w19, #0x7fffffff            	// #2147483647
  449a8c:	ldp	x25, x26, [sp, #64]
  449a90:	cbz	w0, 44999c <ASN1_generate_nconf@plt+0x2b02c>
  449a94:	b	449a5c <ASN1_generate_nconf@plt+0x2b0ec>
  449a98:	stp	x29, x30, [sp, #-96]!
  449a9c:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449aa0:	mov	x29, sp
  449aa4:	stp	x19, x20, [sp, #16]
  449aa8:	add	x20, x1, #0xa70
  449aac:	ldr	x0, [x0]
  449ab0:	stp	x21, x22, [sp, #32]
  449ab4:	ldr	w19, [x20, #16]
  449ab8:	stp	x23, x24, [sp, #48]
  449abc:	ldr	x21, [x0, #16]
  449ac0:	ldr	x22, [x0, #744]
  449ac4:	cbnz	w19, 449b7c <ASN1_generate_nconf@plt+0x2b20c>
  449ac8:	ldr	w0, [x1, #2672]
  449acc:	add	x24, sp, #0x5c
  449ad0:	cbz	w0, 449b54 <ASN1_generate_nconf@plt+0x2b1e4>
  449ad4:	adrp	x23, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449ad8:	add	x24, sp, #0x5c
  449adc:	add	x23, x23, #0xfc8
  449ae0:	stp	x25, x26, [sp, #64]
  449ae4:	add	x26, x20, #0x18
  449ae8:	mov	w25, #0x7fffffff            	// #2147483647
  449aec:	b	449af4 <ASN1_generate_nconf@plt+0x2b184>
  449af0:	b.eq	449c34 <ASN1_generate_nconf@plt+0x2b2c4>  // b.none
  449af4:	ldr	w5, [x20, #4]
  449af8:	mov	x3, x21
  449afc:	ldr	x4, [x23]
  449b00:	mov	x2, x24
  449b04:	mov	x1, x21
  449b08:	mov	x0, x22
  449b0c:	add	w19, w19, #0x1
  449b10:	ldr	w4, [x4, x5, lsl #2]
  449b14:	bl	41e740 <EVP_EncryptUpdate@plt>
  449b18:	cmp	w0, #0x1
  449b1c:	b.eq	449b3c <ASN1_generate_nconf@plt+0x2b1cc>  // b.none
  449b20:	mov	x4, x26
  449b24:	mov	x0, x22
  449b28:	mov	w5, #0xffffffff            	// #-1
  449b2c:	mov	x3, #0x0                   	// #0
  449b30:	mov	x2, #0x0                   	// #0
  449b34:	mov	x1, #0x0                   	// #0
  449b38:	bl	419a90 <EVP_CipherInit_ex@plt>
  449b3c:	ldr	w0, [x20]
  449b40:	cmp	w19, w25
  449b44:	cbnz	w0, 449af0 <ASN1_generate_nconf@plt+0x2b180>
  449b48:	ldr	w0, [x20, #16]
  449b4c:	ldp	x25, x26, [sp, #64]
  449b50:	cbnz	w0, 449c0c <ASN1_generate_nconf@plt+0x2b29c>
  449b54:	mov	x2, x24
  449b58:	mov	x1, x21
  449b5c:	mov	x0, x22
  449b60:	bl	41e230 <EVP_EncryptFinal_ex@plt>
  449b64:	mov	w0, w19
  449b68:	ldp	x19, x20, [sp, #16]
  449b6c:	ldp	x21, x22, [sp, #32]
  449b70:	ldp	x23, x24, [sp, #48]
  449b74:	ldp	x29, x30, [sp], #96
  449b78:	ret
  449b7c:	ldr	w19, [x1, #2672]
  449b80:	add	x24, sp, #0x5c
  449b84:	cbz	w19, 449c0c <ASN1_generate_nconf@plt+0x2b29c>
  449b88:	adrp	x23, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449b8c:	add	x24, sp, #0x5c
  449b90:	add	x23, x23, #0xfc8
  449b94:	mov	w19, #0x0                   	// #0
  449b98:	stp	x25, x26, [sp, #64]
  449b9c:	add	x26, x20, #0x18
  449ba0:	mov	w25, #0x7fffffff            	// #2147483647
  449ba4:	b	449bac <ASN1_generate_nconf@plt+0x2b23c>
  449ba8:	b.eq	449c34 <ASN1_generate_nconf@plt+0x2b2c4>  // b.none
  449bac:	ldr	w5, [x20, #4]
  449bb0:	mov	x3, x21
  449bb4:	ldr	x4, [x23]
  449bb8:	mov	x2, x24
  449bbc:	mov	x1, x21
  449bc0:	mov	x0, x22
  449bc4:	add	w19, w19, #0x1
  449bc8:	ldr	w4, [x4, x5, lsl #2]
  449bcc:	bl	41e3d0 <EVP_DecryptUpdate@plt>
  449bd0:	cmp	w0, #0x1
  449bd4:	b.eq	449bf4 <ASN1_generate_nconf@plt+0x2b284>  // b.none
  449bd8:	mov	x4, x26
  449bdc:	mov	x0, x22
  449be0:	mov	w5, #0xffffffff            	// #-1
  449be4:	mov	x3, #0x0                   	// #0
  449be8:	mov	x2, #0x0                   	// #0
  449bec:	mov	x1, #0x0                   	// #0
  449bf0:	bl	419a90 <EVP_CipherInit_ex@plt>
  449bf4:	ldr	w0, [x20]
  449bf8:	cmp	w19, w25
  449bfc:	cbnz	w0, 449ba8 <ASN1_generate_nconf@plt+0x2b238>
  449c00:	ldr	w0, [x20, #16]
  449c04:	ldp	x25, x26, [sp, #64]
  449c08:	cbz	w0, 449b54 <ASN1_generate_nconf@plt+0x2b1e4>
  449c0c:	mov	x2, x24
  449c10:	mov	x1, x21
  449c14:	mov	x0, x22
  449c18:	bl	41bf00 <EVP_DecryptFinal_ex@plt>
  449c1c:	mov	w0, w19
  449c20:	ldp	x19, x20, [sp, #16]
  449c24:	ldp	x21, x22, [sp, #32]
  449c28:	ldp	x23, x24, [sp, #48]
  449c2c:	ldp	x29, x30, [sp], #96
  449c30:	ret
  449c34:	ldr	w0, [x20, #16]
  449c38:	mov	w19, #0x7fffffff            	// #2147483647
  449c3c:	ldp	x25, x26, [sp, #64]
  449c40:	cbz	w0, 449b54 <ASN1_generate_nconf@plt+0x2b1e4>
  449c44:	b	449c0c <ASN1_generate_nconf@plt+0x2b29c>
  449c48:	stp	x29, x30, [sp, #-64]!
  449c4c:	mov	x29, sp
  449c50:	stp	x19, x20, [sp, #16]
  449c54:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449c58:	ldr	w19, [x20, #2672]
  449c5c:	ldr	x0, [x0]
  449c60:	stp	x21, x22, [sp, #32]
  449c64:	stp	x23, x24, [sp, #48]
  449c68:	ldr	x22, [x0, #16]
  449c6c:	ldr	x23, [x0, #760]
  449c70:	cbz	w19, 449cb8 <ASN1_generate_nconf@plt+0x2b348>
  449c74:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449c78:	add	x20, x20, #0xa70
  449c7c:	add	x21, x21, #0xfc8
  449c80:	mov	w19, #0x0                   	// #0
  449c84:	mov	w24, #0x7fffffff            	// #2147483647
  449c88:	b	449c90 <ASN1_generate_nconf@plt+0x2b320>
  449c8c:	b.eq	449cb8 <ASN1_generate_nconf@plt+0x2b348>  // b.none
  449c90:	ldr	w3, [x20, #4]
  449c94:	mov	x1, x22
  449c98:	ldr	x2, [x21]
  449c9c:	mov	x0, x23
  449ca0:	add	w19, w19, #0x1
  449ca4:	ldrsw	x2, [x2, x3, lsl #2]
  449ca8:	bl	41b3f0 <CRYPTO_gcm128_aad@plt>
  449cac:	ldr	w0, [x20]
  449cb0:	cmp	w19, w24
  449cb4:	cbnz	w0, 449c8c <ASN1_generate_nconf@plt+0x2b31c>
  449cb8:	mov	w0, w19
  449cbc:	ldp	x19, x20, [sp, #16]
  449cc0:	ldp	x21, x22, [sp, #32]
  449cc4:	ldp	x23, x24, [sp, #48]
  449cc8:	ldp	x29, x30, [sp], #64
  449ccc:	ret
  449cd0:	stp	x29, x30, [sp, #-80]!
  449cd4:	mov	x29, sp
  449cd8:	stp	x19, x20, [sp, #16]
  449cdc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449ce0:	ldr	w19, [x20, #2672]
  449ce4:	ldr	x0, [x0]
  449ce8:	stp	x21, x22, [sp, #32]
  449cec:	stp	x23, x24, [sp, #48]
  449cf0:	ldp	x22, x23, [x0, #16]
  449cf4:	cbz	w19, 449d58 <ASN1_generate_nconf@plt+0x2b3e8>
  449cf8:	add	x20, x20, #0xa70
  449cfc:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449d00:	mov	w19, #0x0                   	// #0
  449d04:	add	x21, x21, #0xfc8
  449d08:	mov	w24, #0x7fffffff            	// #2147483647
  449d0c:	stp	x25, x26, [sp, #64]
  449d10:	add	x26, x20, #0x18
  449d14:	add	x25, x20, #0x38
  449d18:	b	449d20 <ASN1_generate_nconf@plt+0x2b3b0>
  449d1c:	b.eq	449d54 <ASN1_generate_nconf@plt+0x2b3e4>  // b.none
  449d20:	ldr	w6, [x20, #4]
  449d24:	mov	w5, #0x1                   	// #1
  449d28:	ldr	x2, [x21]
  449d2c:	add	w19, w19, w5
  449d30:	mov	x4, x26
  449d34:	mov	x3, x25
  449d38:	mov	x1, x23
  449d3c:	mov	x0, x22
  449d40:	ldrsw	x2, [x2, x6, lsl #2]
  449d44:	bl	41cab0 <AES_ige_encrypt@plt>
  449d48:	ldr	w2, [x20]
  449d4c:	cmp	w19, w24
  449d50:	cbnz	w2, 449d1c <ASN1_generate_nconf@plt+0x2b3ac>
  449d54:	ldp	x25, x26, [sp, #64]
  449d58:	mov	w0, w19
  449d5c:	ldp	x19, x20, [sp, #16]
  449d60:	ldp	x21, x22, [sp, #32]
  449d64:	ldp	x23, x24, [sp, #48]
  449d68:	ldp	x29, x30, [sp], #80
  449d6c:	ret
  449d70:	stp	x29, x30, [sp, #-80]!
  449d74:	mov	x29, sp
  449d78:	stp	x19, x20, [sp, #16]
  449d7c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449d80:	ldr	w19, [x20, #2672]
  449d84:	ldr	x0, [x0]
  449d88:	stp	x21, x22, [sp, #32]
  449d8c:	stp	x23, x24, [sp, #48]
  449d90:	ldp	x22, x23, [x0, #16]
  449d94:	cbz	w19, 449df8 <ASN1_generate_nconf@plt+0x2b488>
  449d98:	add	x20, x20, #0xa70
  449d9c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449da0:	mov	w19, #0x0                   	// #0
  449da4:	add	x21, x21, #0xfc8
  449da8:	mov	w24, #0x7fffffff            	// #2147483647
  449dac:	stp	x25, x26, [sp, #64]
  449db0:	add	x26, x20, #0x18
  449db4:	add	x25, x20, #0x130
  449db8:	b	449dc0 <ASN1_generate_nconf@plt+0x2b450>
  449dbc:	b.eq	449df4 <ASN1_generate_nconf@plt+0x2b484>  // b.none
  449dc0:	ldr	w6, [x20, #4]
  449dc4:	mov	w5, #0x1                   	// #1
  449dc8:	ldr	x2, [x21]
  449dcc:	add	w19, w19, w5
  449dd0:	mov	x4, x26
  449dd4:	mov	x3, x25
  449dd8:	mov	x1, x23
  449ddc:	mov	x0, x22
  449de0:	ldrsw	x2, [x2, x6, lsl #2]
  449de4:	bl	41cab0 <AES_ige_encrypt@plt>
  449de8:	ldr	w2, [x20]
  449dec:	cmp	w19, w24
  449df0:	cbnz	w2, 449dbc <ASN1_generate_nconf@plt+0x2b44c>
  449df4:	ldp	x25, x26, [sp, #64]
  449df8:	mov	w0, w19
  449dfc:	ldp	x19, x20, [sp, #16]
  449e00:	ldp	x21, x22, [sp, #32]
  449e04:	ldp	x23, x24, [sp, #48]
  449e08:	ldp	x29, x30, [sp], #80
  449e0c:	ret
  449e10:	stp	x29, x30, [sp, #-80]!
  449e14:	mov	x29, sp
  449e18:	stp	x19, x20, [sp, #16]
  449e1c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449e20:	ldr	w19, [x20, #2672]
  449e24:	ldr	x0, [x0]
  449e28:	stp	x21, x22, [sp, #32]
  449e2c:	stp	x23, x24, [sp, #48]
  449e30:	ldp	x22, x23, [x0, #16]
  449e34:	cbz	w19, 449e98 <ASN1_generate_nconf@plt+0x2b528>
  449e38:	add	x20, x20, #0xa70
  449e3c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449e40:	mov	w19, #0x0                   	// #0
  449e44:	add	x21, x21, #0xfc8
  449e48:	mov	w24, #0x7fffffff            	// #2147483647
  449e4c:	stp	x25, x26, [sp, #64]
  449e50:	add	x26, x20, #0x18
  449e54:	add	x25, x20, #0x228
  449e58:	b	449e60 <ASN1_generate_nconf@plt+0x2b4f0>
  449e5c:	b.eq	449e94 <ASN1_generate_nconf@plt+0x2b524>  // b.none
  449e60:	ldr	w6, [x20, #4]
  449e64:	mov	w5, #0x1                   	// #1
  449e68:	ldr	x2, [x21]
  449e6c:	add	w19, w19, w5
  449e70:	mov	x4, x26
  449e74:	mov	x3, x25
  449e78:	mov	x1, x23
  449e7c:	mov	x0, x22
  449e80:	ldrsw	x2, [x2, x6, lsl #2]
  449e84:	bl	41cab0 <AES_ige_encrypt@plt>
  449e88:	ldr	w2, [x20]
  449e8c:	cmp	w19, w24
  449e90:	cbnz	w2, 449e5c <ASN1_generate_nconf@plt+0x2b4ec>
  449e94:	ldp	x25, x26, [sp, #64]
  449e98:	mov	w0, w19
  449e9c:	ldp	x19, x20, [sp, #16]
  449ea0:	ldp	x21, x22, [sp, #32]
  449ea4:	ldp	x23, x24, [sp, #48]
  449ea8:	ldp	x29, x30, [sp], #80
  449eac:	ret
  449eb0:	stp	x29, x30, [sp, #-80]!
  449eb4:	mov	x29, sp
  449eb8:	stp	x19, x20, [sp, #16]
  449ebc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449ec0:	ldr	w19, [x20, #2672]
  449ec4:	ldr	x0, [x0]
  449ec8:	stp	x21, x22, [sp, #32]
  449ecc:	ldr	x21, [x0, #16]
  449ed0:	cbz	w19, 449f3c <ASN1_generate_nconf@plt+0x2b5cc>
  449ed4:	add	x20, x20, #0xa70
  449ed8:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449edc:	mov	w19, #0x0                   	// #0
  449ee0:	add	x22, x22, #0xfc8
  449ee4:	stp	x23, x24, [sp, #48]
  449ee8:	add	x24, x20, #0x38
  449eec:	mov	w23, #0x7fffffff            	// #2147483647
  449ef0:	str	x25, [sp, #64]
  449ef4:	add	x25, x20, #0x18
  449ef8:	b	449f00 <ASN1_generate_nconf@plt+0x2b590>
  449efc:	b.eq	449f34 <ASN1_generate_nconf@plt+0x2b5c4>  // b.none
  449f00:	ldr	w6, [x20, #4]
  449f04:	mov	x0, x21
  449f08:	ldr	x2, [x22]
  449f0c:	mov	w5, #0x1                   	// #1
  449f10:	mov	x4, x25
  449f14:	add	w19, w19, w5
  449f18:	mov	x3, x24
  449f1c:	mov	x1, x21
  449f20:	ldrsw	x2, [x2, x6, lsl #2]
  449f24:	bl	41d390 <AES_cbc_encrypt@plt>
  449f28:	ldr	w0, [x20]
  449f2c:	cmp	w19, w23
  449f30:	cbnz	w0, 449efc <ASN1_generate_nconf@plt+0x2b58c>
  449f34:	ldp	x23, x24, [sp, #48]
  449f38:	ldr	x25, [sp, #64]
  449f3c:	mov	w0, w19
  449f40:	ldp	x19, x20, [sp, #16]
  449f44:	ldp	x21, x22, [sp, #32]
  449f48:	ldp	x29, x30, [sp], #80
  449f4c:	ret
  449f50:	stp	x29, x30, [sp, #-80]!
  449f54:	mov	x29, sp
  449f58:	stp	x19, x20, [sp, #16]
  449f5c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  449f60:	ldr	w19, [x20, #2672]
  449f64:	ldr	x0, [x0]
  449f68:	stp	x21, x22, [sp, #32]
  449f6c:	ldr	x21, [x0, #16]
  449f70:	cbz	w19, 449fdc <ASN1_generate_nconf@plt+0x2b66c>
  449f74:	add	x20, x20, #0xa70
  449f78:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  449f7c:	mov	w19, #0x0                   	// #0
  449f80:	add	x22, x22, #0xfc8
  449f84:	stp	x23, x24, [sp, #48]
  449f88:	add	x24, x20, #0x130
  449f8c:	mov	w23, #0x7fffffff            	// #2147483647
  449f90:	str	x25, [sp, #64]
  449f94:	add	x25, x20, #0x18
  449f98:	b	449fa0 <ASN1_generate_nconf@plt+0x2b630>
  449f9c:	b.eq	449fd4 <ASN1_generate_nconf@plt+0x2b664>  // b.none
  449fa0:	ldr	w6, [x20, #4]
  449fa4:	mov	x0, x21
  449fa8:	ldr	x2, [x22]
  449fac:	mov	w5, #0x1                   	// #1
  449fb0:	mov	x4, x25
  449fb4:	add	w19, w19, w5
  449fb8:	mov	x3, x24
  449fbc:	mov	x1, x21
  449fc0:	ldrsw	x2, [x2, x6, lsl #2]
  449fc4:	bl	41d390 <AES_cbc_encrypt@plt>
  449fc8:	ldr	w0, [x20]
  449fcc:	cmp	w19, w23
  449fd0:	cbnz	w0, 449f9c <ASN1_generate_nconf@plt+0x2b62c>
  449fd4:	ldp	x23, x24, [sp, #48]
  449fd8:	ldr	x25, [sp, #64]
  449fdc:	mov	w0, w19
  449fe0:	ldp	x19, x20, [sp, #16]
  449fe4:	ldp	x21, x22, [sp, #32]
  449fe8:	ldp	x29, x30, [sp], #80
  449fec:	ret
  449ff0:	stp	x29, x30, [sp, #-80]!
  449ff4:	mov	x29, sp
  449ff8:	stp	x19, x20, [sp, #16]
  449ffc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a000:	ldr	w19, [x20, #2672]
  44a004:	ldr	x0, [x0]
  44a008:	stp	x21, x22, [sp, #32]
  44a00c:	ldr	x21, [x0, #16]
  44a010:	cbz	w19, 44a07c <ASN1_generate_nconf@plt+0x2b70c>
  44a014:	add	x20, x20, #0xa70
  44a018:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a01c:	mov	w19, #0x0                   	// #0
  44a020:	add	x22, x22, #0xfc8
  44a024:	stp	x23, x24, [sp, #48]
  44a028:	add	x24, x20, #0x228
  44a02c:	mov	w23, #0x7fffffff            	// #2147483647
  44a030:	str	x25, [sp, #64]
  44a034:	add	x25, x20, #0x18
  44a038:	b	44a040 <ASN1_generate_nconf@plt+0x2b6d0>
  44a03c:	b.eq	44a074 <ASN1_generate_nconf@plt+0x2b704>  // b.none
  44a040:	ldr	w6, [x20, #4]
  44a044:	mov	x0, x21
  44a048:	ldr	x2, [x22]
  44a04c:	mov	w5, #0x1                   	// #1
  44a050:	mov	x4, x25
  44a054:	add	w19, w19, w5
  44a058:	mov	x3, x24
  44a05c:	mov	x1, x21
  44a060:	ldrsw	x2, [x2, x6, lsl #2]
  44a064:	bl	41d390 <AES_cbc_encrypt@plt>
  44a068:	ldr	w0, [x20]
  44a06c:	cmp	w19, w23
  44a070:	cbnz	w0, 44a03c <ASN1_generate_nconf@plt+0x2b6cc>
  44a074:	ldp	x23, x24, [sp, #48]
  44a078:	ldr	x25, [sp, #64]
  44a07c:	mov	w0, w19
  44a080:	ldp	x19, x20, [sp, #16]
  44a084:	ldp	x21, x22, [sp, #32]
  44a088:	ldp	x29, x30, [sp], #80
  44a08c:	ret
  44a090:	stp	x29, x30, [sp, #-80]!
  44a094:	mov	x29, sp
  44a098:	stp	x19, x20, [sp, #16]
  44a09c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a0a0:	ldr	w19, [x20, #2672]
  44a0a4:	ldr	x0, [x0]
  44a0a8:	stp	x21, x22, [sp, #32]
  44a0ac:	ldr	x21, [x0, #16]
  44a0b0:	cbz	w19, 44a12c <ASN1_generate_nconf@plt+0x2b7bc>
  44a0b4:	add	x20, x20, #0xa70
  44a0b8:	mov	w19, #0x0                   	// #0
  44a0bc:	add	x22, x20, #0x428
  44a0c0:	stp	x23, x24, [sp, #48]
  44a0c4:	add	x24, x20, #0x328
  44a0c8:	add	x23, x20, #0x3a8
  44a0cc:	stp	x25, x26, [sp, #64]
  44a0d0:	adrp	x26, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a0d4:	add	x25, x20, #0x320
  44a0d8:	add	x26, x26, #0xfc8
  44a0dc:	b	44a0e4 <ASN1_generate_nconf@plt+0x2b774>
  44a0e0:	b.eq	44a124 <ASN1_generate_nconf@plt+0x2b7b4>  // b.none
  44a0e4:	ldr	w2, [x20, #4]
  44a0e8:	mov	x1, x21
  44a0ec:	ldr	x0, [x26]
  44a0f0:	mov	w7, #0x1                   	// #1
  44a0f4:	mov	x6, x25
  44a0f8:	add	w19, w19, w7
  44a0fc:	mov	x5, x24
  44a100:	mov	x4, x23
  44a104:	ldrsw	x2, [x0, x2, lsl #2]
  44a108:	mov	x3, x22
  44a10c:	mov	x0, x21
  44a110:	bl	41e4f0 <DES_ede3_cbc_encrypt@plt>
  44a114:	ldr	w0, [x20]
  44a118:	mov	w1, #0x7fffffff            	// #2147483647
  44a11c:	cmp	w19, w1
  44a120:	cbnz	w0, 44a0e0 <ASN1_generate_nconf@plt+0x2b770>
  44a124:	ldp	x23, x24, [sp, #48]
  44a128:	ldp	x25, x26, [sp, #64]
  44a12c:	mov	w0, w19
  44a130:	ldp	x19, x20, [sp, #16]
  44a134:	ldp	x21, x22, [sp, #32]
  44a138:	ldp	x29, x30, [sp], #80
  44a13c:	ret
  44a140:	stp	x29, x30, [sp, #-80]!
  44a144:	mov	x29, sp
  44a148:	stp	x19, x20, [sp, #16]
  44a14c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a150:	ldr	w19, [x20, #2672]
  44a154:	ldr	x0, [x0]
  44a158:	stp	x21, x22, [sp, #32]
  44a15c:	ldr	x21, [x0, #16]
  44a160:	cbz	w19, 44a1cc <ASN1_generate_nconf@plt+0x2b85c>
  44a164:	add	x20, x20, #0xa70
  44a168:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a16c:	mov	w19, #0x0                   	// #0
  44a170:	add	x22, x22, #0xfc8
  44a174:	stp	x23, x24, [sp, #48]
  44a178:	add	x24, x20, #0x428
  44a17c:	mov	w23, #0x7fffffff            	// #2147483647
  44a180:	str	x25, [sp, #64]
  44a184:	add	x25, x20, #0x320
  44a188:	b	44a190 <ASN1_generate_nconf@plt+0x2b820>
  44a18c:	b.eq	44a1c4 <ASN1_generate_nconf@plt+0x2b854>  // b.none
  44a190:	ldr	w6, [x20, #4]
  44a194:	mov	x0, x21
  44a198:	ldr	x2, [x22]
  44a19c:	mov	w5, #0x1                   	// #1
  44a1a0:	mov	x4, x25
  44a1a4:	add	w19, w19, w5
  44a1a8:	mov	x3, x24
  44a1ac:	mov	x1, x21
  44a1b0:	ldrsw	x2, [x2, x6, lsl #2]
  44a1b4:	bl	41b200 <DES_ncbc_encrypt@plt>
  44a1b8:	ldr	w0, [x20]
  44a1bc:	cmp	w19, w23
  44a1c0:	cbnz	w0, 44a18c <ASN1_generate_nconf@plt+0x2b81c>
  44a1c4:	ldp	x23, x24, [sp, #48]
  44a1c8:	ldr	x25, [sp, #64]
  44a1cc:	mov	w0, w19
  44a1d0:	ldp	x19, x20, [sp, #16]
  44a1d4:	ldp	x21, x22, [sp, #32]
  44a1d8:	ldp	x29, x30, [sp], #80
  44a1dc:	ret
  44a1e0:	stp	x29, x30, [sp, #-64]!
  44a1e4:	mov	x29, sp
  44a1e8:	stp	x19, x20, [sp, #16]
  44a1ec:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a1f0:	ldr	w19, [x20, #2672]
  44a1f4:	ldr	x0, [x0]
  44a1f8:	stp	x21, x22, [sp, #32]
  44a1fc:	ldr	x21, [x0, #16]
  44a200:	cbz	w19, 44a258 <ASN1_generate_nconf@plt+0x2b8e8>
  44a204:	add	x20, x20, #0xa70
  44a208:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a20c:	mov	w19, #0x0                   	// #0
  44a210:	add	x22, x22, #0xfc8
  44a214:	stp	x23, x24, [sp, #48]
  44a218:	add	x24, x20, #0x4a8
  44a21c:	mov	w23, #0x7fffffff            	// #2147483647
  44a220:	b	44a228 <ASN1_generate_nconf@plt+0x2b8b8>
  44a224:	b.eq	44a254 <ASN1_generate_nconf@plt+0x2b8e4>  // b.none
  44a228:	ldr	w4, [x20, #4]
  44a22c:	mov	x3, x21
  44a230:	ldr	x1, [x22]
  44a234:	mov	x2, x21
  44a238:	mov	x0, x24
  44a23c:	add	w19, w19, #0x1
  44a240:	ldrsw	x1, [x1, x4, lsl #2]
  44a244:	bl	41bc70 <RC4@plt>
  44a248:	ldr	w1, [x20]
  44a24c:	cmp	w19, w23
  44a250:	cbnz	w1, 44a224 <ASN1_generate_nconf@plt+0x2b8b4>
  44a254:	ldp	x23, x24, [sp, #48]
  44a258:	mov	w0, w19
  44a25c:	ldp	x19, x20, [sp, #16]
  44a260:	ldp	x21, x22, [sp, #32]
  44a264:	ldp	x29, x30, [sp], #64
  44a268:	ret
  44a26c:	nop
  44a270:	stp	x29, x30, [sp, #-96]!
  44a274:	mov	x29, sp
  44a278:	stp	x19, x20, [sp, #16]
  44a27c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a280:	ldr	w19, [x20, #2672]
  44a284:	ldr	x0, [x0]
  44a288:	stp	x21, x22, [sp, #32]
  44a28c:	ldr	x22, [x0, #16]
  44a290:	cbz	w19, 44a2fc <ASN1_generate_nconf@plt+0x2b98c>
  44a294:	add	x20, x20, #0xa70
  44a298:	mov	w19, #0x0                   	// #0
  44a29c:	stp	x23, x24, [sp, #48]
  44a2a0:	adrp	x24, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a2a4:	mov	w23, #0x7fffffff            	// #2147483647
  44a2a8:	add	x24, x24, #0xfc8
  44a2ac:	b	44a2c0 <ASN1_generate_nconf@plt+0x2b950>
  44a2b0:	ldr	w0, [x20]
  44a2b4:	cmp	w19, w23
  44a2b8:	cbz	w0, 44a310 <ASN1_generate_nconf@plt+0x2b9a0>
  44a2bc:	b.eq	44a310 <ASN1_generate_nconf@plt+0x2b9a0>  // b.none
  44a2c0:	ldr	w1, [x20, #4]
  44a2c4:	add	w19, w19, #0x1
  44a2c8:	ldr	x0, [x24]
  44a2cc:	ldrsw	x21, [x0, x1, lsl #2]
  44a2d0:	bl	41d3b0 <EVP_ripemd160@plt>
  44a2d4:	add	x2, sp, #0x48
  44a2d8:	mov	x4, x0
  44a2dc:	mov	x1, x21
  44a2e0:	mov	x0, x22
  44a2e4:	mov	x5, #0x0                   	// #0
  44a2e8:	mov	x3, #0x0                   	// #0
  44a2ec:	bl	41c2c0 <EVP_Digest@plt>
  44a2f0:	cbnz	w0, 44a2b0 <ASN1_generate_nconf@plt+0x2b940>
  44a2f4:	ldp	x23, x24, [sp, #48]
  44a2f8:	mov	w19, #0xffffffff            	// #-1
  44a2fc:	mov	w0, w19
  44a300:	ldp	x19, x20, [sp, #16]
  44a304:	ldp	x21, x22, [sp, #32]
  44a308:	ldp	x29, x30, [sp], #96
  44a30c:	ret
  44a310:	mov	w0, w19
  44a314:	ldp	x19, x20, [sp, #16]
  44a318:	ldp	x21, x22, [sp, #32]
  44a31c:	ldp	x23, x24, [sp, #48]
  44a320:	ldp	x29, x30, [sp], #96
  44a324:	ret
  44a328:	stp	x29, x30, [sp, #-128]!
  44a32c:	mov	x29, sp
  44a330:	stp	x19, x20, [sp, #16]
  44a334:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a338:	ldr	w19, [x20, #2672]
  44a33c:	ldr	x0, [x0]
  44a340:	stp	x21, x22, [sp, #32]
  44a344:	ldr	x22, [x0, #16]
  44a348:	cbz	w19, 44a398 <ASN1_generate_nconf@plt+0x2ba28>
  44a34c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a350:	add	x20, x20, #0xa70
  44a354:	add	x21, x21, #0xfc8
  44a358:	mov	w19, #0x0                   	// #0
  44a35c:	str	x23, [sp, #48]
  44a360:	mov	w23, #0x7fffffff            	// #2147483647
  44a364:	b	44a36c <ASN1_generate_nconf@plt+0x2b9fc>
  44a368:	b.eq	44a394 <ASN1_generate_nconf@plt+0x2ba24>  // b.none
  44a36c:	ldr	w3, [x20, #4]
  44a370:	add	x2, sp, #0x40
  44a374:	ldr	x1, [x21]
  44a378:	mov	x0, x22
  44a37c:	add	w19, w19, #0x1
  44a380:	ldrsw	x1, [x1, x3, lsl #2]
  44a384:	bl	41bad0 <WHIRLPOOL@plt>
  44a388:	ldr	w0, [x20]
  44a38c:	cmp	w19, w23
  44a390:	cbnz	w0, 44a368 <ASN1_generate_nconf@plt+0x2b9f8>
  44a394:	ldr	x23, [sp, #48]
  44a398:	mov	w0, w19
  44a39c:	ldp	x19, x20, [sp, #16]
  44a3a0:	ldp	x21, x22, [sp, #32]
  44a3a4:	ldp	x29, x30, [sp], #128
  44a3a8:	ret
  44a3ac:	nop
  44a3b0:	stp	x29, x30, [sp, #-128]!
  44a3b4:	mov	x29, sp
  44a3b8:	stp	x19, x20, [sp, #16]
  44a3bc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a3c0:	ldr	w19, [x20, #2672]
  44a3c4:	ldr	x0, [x0]
  44a3c8:	stp	x21, x22, [sp, #32]
  44a3cc:	ldr	x22, [x0, #16]
  44a3d0:	cbz	w19, 44a420 <ASN1_generate_nconf@plt+0x2bab0>
  44a3d4:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a3d8:	add	x20, x20, #0xa70
  44a3dc:	add	x21, x21, #0xfc8
  44a3e0:	mov	w19, #0x0                   	// #0
  44a3e4:	str	x23, [sp, #48]
  44a3e8:	mov	w23, #0x7fffffff            	// #2147483647
  44a3ec:	b	44a3f4 <ASN1_generate_nconf@plt+0x2ba84>
  44a3f0:	b.eq	44a41c <ASN1_generate_nconf@plt+0x2baac>  // b.none
  44a3f4:	ldr	w3, [x20, #4]
  44a3f8:	add	x2, sp, #0x40
  44a3fc:	ldr	x1, [x21]
  44a400:	mov	x0, x22
  44a404:	add	w19, w19, #0x1
  44a408:	ldrsw	x1, [x1, x3, lsl #2]
  44a40c:	bl	419b60 <SHA512@plt>
  44a410:	ldr	w0, [x20]
  44a414:	cmp	w19, w23
  44a418:	cbnz	w0, 44a3f0 <ASN1_generate_nconf@plt+0x2ba80>
  44a41c:	ldr	x23, [sp, #48]
  44a420:	mov	w0, w19
  44a424:	ldp	x19, x20, [sp, #16]
  44a428:	ldp	x21, x22, [sp, #32]
  44a42c:	ldp	x29, x30, [sp], #128
  44a430:	ret
  44a434:	nop
  44a438:	stp	x29, x30, [sp, #-96]!
  44a43c:	mov	x29, sp
  44a440:	stp	x19, x20, [sp, #16]
  44a444:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a448:	ldr	w19, [x20, #2672]
  44a44c:	ldr	x0, [x0]
  44a450:	stp	x21, x22, [sp, #32]
  44a454:	ldr	x22, [x0, #16]
  44a458:	cbz	w19, 44a4a8 <ASN1_generate_nconf@plt+0x2bb38>
  44a45c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a460:	add	x20, x20, #0xa70
  44a464:	add	x21, x21, #0xfc8
  44a468:	mov	w19, #0x0                   	// #0
  44a46c:	str	x23, [sp, #48]
  44a470:	mov	w23, #0x7fffffff            	// #2147483647
  44a474:	b	44a47c <ASN1_generate_nconf@plt+0x2bb0c>
  44a478:	b.eq	44a4a4 <ASN1_generate_nconf@plt+0x2bb34>  // b.none
  44a47c:	ldr	w3, [x20, #4]
  44a480:	add	x2, sp, #0x40
  44a484:	ldr	x1, [x21]
  44a488:	mov	x0, x22
  44a48c:	add	w19, w19, #0x1
  44a490:	ldrsw	x1, [x1, x3, lsl #2]
  44a494:	bl	41aa50 <SHA256@plt>
  44a498:	ldr	w0, [x20]
  44a49c:	cmp	w19, w23
  44a4a0:	cbnz	w0, 44a478 <ASN1_generate_nconf@plt+0x2bb08>
  44a4a4:	ldr	x23, [sp, #48]
  44a4a8:	mov	w0, w19
  44a4ac:	ldp	x19, x20, [sp, #16]
  44a4b0:	ldp	x21, x22, [sp, #32]
  44a4b4:	ldp	x29, x30, [sp], #96
  44a4b8:	ret
  44a4bc:	nop
  44a4c0:	stp	x29, x30, [sp, #-96]!
  44a4c4:	mov	x29, sp
  44a4c8:	stp	x19, x20, [sp, #16]
  44a4cc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a4d0:	ldr	w19, [x20, #2672]
  44a4d4:	ldr	x0, [x0]
  44a4d8:	stp	x21, x22, [sp, #32]
  44a4dc:	ldr	x22, [x0, #16]
  44a4e0:	cbz	w19, 44a530 <ASN1_generate_nconf@plt+0x2bbc0>
  44a4e4:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a4e8:	add	x20, x20, #0xa70
  44a4ec:	add	x21, x21, #0xfc8
  44a4f0:	mov	w19, #0x0                   	// #0
  44a4f4:	str	x23, [sp, #48]
  44a4f8:	mov	w23, #0x7fffffff            	// #2147483647
  44a4fc:	b	44a504 <ASN1_generate_nconf@plt+0x2bb94>
  44a500:	b.eq	44a52c <ASN1_generate_nconf@plt+0x2bbbc>  // b.none
  44a504:	ldr	w3, [x20, #4]
  44a508:	add	x2, sp, #0x48
  44a50c:	ldr	x1, [x21]
  44a510:	mov	x0, x22
  44a514:	add	w19, w19, #0x1
  44a518:	ldrsw	x1, [x1, x3, lsl #2]
  44a51c:	bl	41dbf0 <SHA1@plt>
  44a520:	ldr	w0, [x20]
  44a524:	cmp	w19, w23
  44a528:	cbnz	w0, 44a500 <ASN1_generate_nconf@plt+0x2bb90>
  44a52c:	ldr	x23, [sp, #48]
  44a530:	mov	w0, w19
  44a534:	ldp	x19, x20, [sp, #16]
  44a538:	ldp	x21, x22, [sp, #32]
  44a53c:	ldp	x29, x30, [sp], #96
  44a540:	ret
  44a544:	nop
  44a548:	stp	x29, x30, [sp, #-80]!
  44a54c:	mov	x29, sp
  44a550:	stp	x21, x22, [sp, #32]
  44a554:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a558:	stp	x19, x20, [sp, #16]
  44a55c:	ldr	w19, [x21, #2672]
  44a560:	ldr	x0, [x0]
  44a564:	stp	x23, x24, [sp, #48]
  44a568:	ldr	x23, [x0, #16]
  44a56c:	ldr	x20, [x0, #752]
  44a570:	cbz	w19, 44a5e0 <ASN1_generate_nconf@plt+0x2bc70>
  44a574:	adrp	x22, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a578:	add	x21, x21, #0xa70
  44a57c:	add	x22, x22, #0xfc8
  44a580:	mov	w19, #0x0                   	// #0
  44a584:	mov	w24, #0x7fffffff            	// #2147483647
  44a588:	b	44a590 <ASN1_generate_nconf@plt+0x2bc20>
  44a58c:	b.eq	44a5e0 <ASN1_generate_nconf@plt+0x2bc70>  // b.none
  44a590:	mov	x4, #0x0                   	// #0
  44a594:	mov	x3, #0x0                   	// #0
  44a598:	mov	w2, #0x0                   	// #0
  44a59c:	mov	x1, #0x0                   	// #0
  44a5a0:	mov	x0, x20
  44a5a4:	bl	41d240 <HMAC_Init_ex@plt>
  44a5a8:	ldr	w3, [x21, #4]
  44a5ac:	mov	x1, x23
  44a5b0:	ldr	x2, [x22]
  44a5b4:	mov	x0, x20
  44a5b8:	add	w19, w19, #0x1
  44a5bc:	ldrsw	x2, [x2, x3, lsl #2]
  44a5c0:	bl	41a5c0 <HMAC_Update@plt>
  44a5c4:	add	x1, sp, #0x40
  44a5c8:	mov	x0, x20
  44a5cc:	mov	x2, #0x0                   	// #0
  44a5d0:	bl	41db90 <HMAC_Final@plt>
  44a5d4:	ldr	w0, [x21]
  44a5d8:	cmp	w19, w24
  44a5dc:	cbnz	w0, 44a58c <ASN1_generate_nconf@plt+0x2bc1c>
  44a5e0:	mov	w0, w19
  44a5e4:	ldp	x19, x20, [sp, #16]
  44a5e8:	ldp	x21, x22, [sp, #32]
  44a5ec:	ldp	x23, x24, [sp, #48]
  44a5f0:	ldp	x29, x30, [sp], #80
  44a5f4:	ret
  44a5f8:	stp	x29, x30, [sp, #-80]!
  44a5fc:	mov	x29, sp
  44a600:	stp	x19, x20, [sp, #16]
  44a604:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a608:	ldr	w19, [x20, #2672]
  44a60c:	ldr	x0, [x0]
  44a610:	stp	x21, x22, [sp, #32]
  44a614:	ldr	x22, [x0, #16]
  44a618:	cbz	w19, 44a668 <ASN1_generate_nconf@plt+0x2bcf8>
  44a61c:	adrp	x21, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a620:	add	x20, x20, #0xa70
  44a624:	add	x21, x21, #0xfc8
  44a628:	mov	w19, #0x0                   	// #0
  44a62c:	str	x23, [sp, #48]
  44a630:	mov	w23, #0x7fffffff            	// #2147483647
  44a634:	b	44a63c <ASN1_generate_nconf@plt+0x2bccc>
  44a638:	b.eq	44a664 <ASN1_generate_nconf@plt+0x2bcf4>  // b.none
  44a63c:	ldr	w3, [x20, #4]
  44a640:	add	x2, sp, #0x40
  44a644:	ldr	x1, [x21]
  44a648:	mov	x0, x22
  44a64c:	add	w19, w19, #0x1
  44a650:	ldrsw	x1, [x1, x3, lsl #2]
  44a654:	bl	41b480 <MD5@plt>
  44a658:	ldr	w0, [x20]
  44a65c:	cmp	w19, w23
  44a660:	cbnz	w0, 44a638 <ASN1_generate_nconf@plt+0x2bcc8>
  44a664:	ldr	x23, [sp, #48]
  44a668:	mov	w0, w19
  44a66c:	ldp	x19, x20, [sp, #16]
  44a670:	ldp	x21, x22, [sp, #32]
  44a674:	ldp	x29, x30, [sp], #80
  44a678:	ret
  44a67c:	nop
  44a680:	stp	x29, x30, [sp, #-80]!
  44a684:	mov	x29, sp
  44a688:	stp	x19, x20, [sp, #16]
  44a68c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a690:	ldr	w19, [x20, #2672]
  44a694:	ldr	x0, [x0]
  44a698:	stp	x21, x22, [sp, #32]
  44a69c:	ldr	x22, [x0, #16]
  44a6a0:	cbz	w19, 44a70c <ASN1_generate_nconf@plt+0x2bd9c>
  44a6a4:	add	x20, x20, #0xa70
  44a6a8:	mov	w19, #0x0                   	// #0
  44a6ac:	stp	x23, x24, [sp, #48]
  44a6b0:	adrp	x24, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a6b4:	mov	w23, #0x7fffffff            	// #2147483647
  44a6b8:	add	x24, x24, #0xfc8
  44a6bc:	b	44a6d0 <ASN1_generate_nconf@plt+0x2bd60>
  44a6c0:	ldr	w0, [x20]
  44a6c4:	cmp	w19, w23
  44a6c8:	cbz	w0, 44a720 <ASN1_generate_nconf@plt+0x2bdb0>
  44a6cc:	b.eq	44a720 <ASN1_generate_nconf@plt+0x2bdb0>  // b.none
  44a6d0:	ldr	w1, [x20, #4]
  44a6d4:	add	w19, w19, #0x1
  44a6d8:	ldr	x0, [x24]
  44a6dc:	ldrsw	x21, [x0, x1, lsl #2]
  44a6e0:	bl	41ddc0 <EVP_md4@plt>
  44a6e4:	add	x2, sp, #0x40
  44a6e8:	mov	x4, x0
  44a6ec:	mov	x1, x21
  44a6f0:	mov	x0, x22
  44a6f4:	mov	x5, #0x0                   	// #0
  44a6f8:	mov	x3, #0x0                   	// #0
  44a6fc:	bl	41c2c0 <EVP_Digest@plt>
  44a700:	cbnz	w0, 44a6c0 <ASN1_generate_nconf@plt+0x2bd50>
  44a704:	ldp	x23, x24, [sp, #48]
  44a708:	mov	w19, #0xffffffff            	// #-1
  44a70c:	mov	w0, w19
  44a710:	ldp	x19, x20, [sp, #16]
  44a714:	ldp	x21, x22, [sp, #32]
  44a718:	ldp	x29, x30, [sp], #80
  44a71c:	ret
  44a720:	mov	w0, w19
  44a724:	ldp	x19, x20, [sp, #16]
  44a728:	ldp	x21, x22, [sp, #32]
  44a72c:	ldp	x23, x24, [sp, #48]
  44a730:	ldp	x29, x30, [sp], #80
  44a734:	ret
  44a738:	stp	x29, x30, [sp, #-80]!
  44a73c:	mov	x29, sp
  44a740:	stp	x19, x20, [sp, #16]
  44a744:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a748:	ldr	w19, [x20, #2672]
  44a74c:	ldr	x0, [x0]
  44a750:	stp	x21, x22, [sp, #32]
  44a754:	ldr	x22, [x0, #16]
  44a758:	cbz	w19, 44a7c4 <ASN1_generate_nconf@plt+0x2be54>
  44a75c:	add	x20, x20, #0xa70
  44a760:	mov	w19, #0x0                   	// #0
  44a764:	stp	x23, x24, [sp, #48]
  44a768:	adrp	x24, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44a76c:	mov	w23, #0x7fffffff            	// #2147483647
  44a770:	add	x24, x24, #0xfc8
  44a774:	b	44a788 <ASN1_generate_nconf@plt+0x2be18>
  44a778:	ldr	w0, [x20]
  44a77c:	cmp	w19, w23
  44a780:	cbz	w0, 44a7d8 <ASN1_generate_nconf@plt+0x2be68>
  44a784:	b.eq	44a7d8 <ASN1_generate_nconf@plt+0x2be68>  // b.none
  44a788:	ldr	w1, [x20, #4]
  44a78c:	add	w19, w19, #0x1
  44a790:	ldr	x0, [x24]
  44a794:	ldrsw	x21, [x0, x1, lsl #2]
  44a798:	bl	41c750 <EVP_mdc2@plt>
  44a79c:	add	x2, sp, #0x40
  44a7a0:	mov	x4, x0
  44a7a4:	mov	x1, x21
  44a7a8:	mov	x0, x22
  44a7ac:	mov	x5, #0x0                   	// #0
  44a7b0:	mov	x3, #0x0                   	// #0
  44a7b4:	bl	41c2c0 <EVP_Digest@plt>
  44a7b8:	cbnz	w0, 44a778 <ASN1_generate_nconf@plt+0x2be08>
  44a7bc:	ldp	x23, x24, [sp, #48]
  44a7c0:	mov	w19, #0xffffffff            	// #-1
  44a7c4:	mov	w0, w19
  44a7c8:	ldp	x19, x20, [sp, #16]
  44a7cc:	ldp	x21, x22, [sp, #32]
  44a7d0:	ldp	x29, x30, [sp], #80
  44a7d4:	ret
  44a7d8:	mov	w0, w19
  44a7dc:	ldp	x19, x20, [sp, #16]
  44a7e0:	ldp	x21, x22, [sp, #32]
  44a7e4:	ldp	x23, x24, [sp, #48]
  44a7e8:	ldp	x29, x30, [sp], #80
  44a7ec:	ret
  44a7f0:	stp	x29, x30, [sp, #-256]!
  44a7f4:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a7f8:	mov	w4, #0x1                   	// #1
  44a7fc:	mov	x29, sp
  44a800:	str	w4, [x3, #2672]
  44a804:	stp	x25, x26, [sp, #64]
  44a808:	mov	x25, x1
  44a80c:	stp	x27, x28, [sp, #80]
  44a810:	str	x2, [sp, #104]
  44a814:	stp	wzr, wzr, [sp, #112]
  44a818:	str	xzr, [sp, #120]
  44a81c:	cbz	w0, 44ac00 <ASN1_generate_nconf@plt+0x2c290>
  44a820:	cmp	w0, #0x0
  44a824:	mov	w27, #0x0                   	// #0
  44a828:	b.le	44aadc <ASN1_generate_nconf@plt+0x2c16c>
  44a82c:	sub	w0, w0, #0x1
  44a830:	stp	x19, x20, [sp, #16]
  44a834:	add	x0, x0, #0x1
  44a838:	add	x20, sp, #0x80
  44a83c:	stp	x21, x22, [sp, #32]
  44a840:	add	x0, x0, x0, lsl #1
  44a844:	mov	x19, #0x0                   	// #0
  44a848:	mov	w27, #0x0                   	// #0
  44a84c:	lsl	x21, x0, #8
  44a850:	stp	x23, x24, [sp, #48]
  44a854:	mov	w24, #0x0                   	// #0
  44a858:	ldr	x0, [sp, #104]
  44a85c:	mov	x4, x20
  44a860:	mov	x3, x25
  44a864:	add	x2, sp, #0x70
  44a868:	add	x0, x0, x19
  44a86c:	mov	x5, #0x8                   	// #8
  44a870:	ldr	x1, [x0, #8]
  44a874:	str	x0, [sp, #128]
  44a878:	bl	41bb00 <ASYNC_start_job@plt>
  44a87c:	cmp	w0, #0x2
  44a880:	b.eq	44abcc <ASN1_generate_nconf@plt+0x2c25c>  // b.none
  44a884:	b.gt	44aaf0 <ASN1_generate_nconf@plt+0x2c180>
  44a888:	cmp	w0, #0x1
  44a88c:	b.hi	44ab08 <ASN1_generate_nconf@plt+0x2c198>  // b.pmore
  44a890:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a894:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44a898:	add	x1, x1, #0x4c8
  44a89c:	ldr	x0, [x19, #56]
  44a8a0:	bl	419740 <BIO_printf@plt>
  44a8a4:	ldr	x0, [x19, #56]
  44a8a8:	bl	41e7f0 <ERR_print_errors@plt>
  44a8ac:	mov	w26, #0x1                   	// #1
  44a8b0:	cbz	w24, 44aba0 <ASN1_generate_nconf@plt+0x2c230>
  44a8b4:	add	x22, sp, #0x100
  44a8b8:	mov	x0, x20
  44a8bc:	nop
  44a8c0:	str	xzr, [x0], #8
  44a8c4:	cmp	x0, x22
  44a8c8:	b.ne	44a8c0 <ASN1_generate_nconf@plt+0x2bf50>  // b.any
  44a8cc:	mov	x28, #0x0                   	// #0
  44a8d0:	mov	w19, #0x0                   	// #0
  44a8d4:	mov	x23, #0x1                   	// #1
  44a8d8:	ldr	x0, [sp, #104]
  44a8dc:	add	x2, sp, #0x78
  44a8e0:	mov	x1, #0x0                   	// #0
  44a8e4:	add	x3, x0, x28
  44a8e8:	ldr	x0, [x0, x28]
  44a8ec:	cbz	x0, 44a960 <ASN1_generate_nconf@plt+0x2bff0>
  44a8f0:	ldr	x0, [x3, #8]
  44a8f4:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44a8f8:	add	x2, sp, #0x78
  44a8fc:	add	x1, sp, #0x74
  44a900:	cbz	w0, 44ab24 <ASN1_generate_nconf@plt+0x2c1b4>
  44a904:	ldr	x0, [sp, #120]
  44a908:	cmp	x0, #0x1
  44a90c:	b.hi	44ab24 <ASN1_generate_nconf@plt+0x2c1b4>  // b.pmore
  44a910:	ldr	x0, [sp, #104]
  44a914:	add	x0, x0, x28
  44a918:	ldr	x0, [x0, #8]
  44a91c:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44a920:	ldr	w2, [sp, #116]
  44a924:	cmp	w2, #0x0
  44a928:	add	w1, w2, #0x3f
  44a92c:	csel	w1, w1, w2, lt  // lt = tstop
  44a930:	negs	w0, w2
  44a934:	and	w3, w2, #0x3f
  44a938:	and	w0, w0, #0x3f
  44a93c:	asr	w1, w1, #6
  44a940:	csneg	w0, w3, w0, mi  // mi = first
  44a944:	cmp	w19, w2
  44a948:	sxtw	x1, w1
  44a94c:	csel	w19, w19, w2, ge  // ge = tcont
  44a950:	lsl	x0, x23, x0
  44a954:	ldr	x2, [x20, x1, lsl #3]
  44a958:	orr	x0, x0, x2
  44a95c:	str	x0, [x20, x1, lsl #3]
  44a960:	add	x28, x28, #0x300
  44a964:	cmp	x28, x21
  44a968:	b.ne	44a8d8 <ASN1_generate_nconf@plt+0x2bf68>  // b.any
  44a96c:	cmp	w19, #0x3ff
  44a970:	b.gt	44ab4c <ASN1_generate_nconf@plt+0x2c1dc>
  44a974:	add	w0, w19, #0x1
  44a978:	mov	x1, x20
  44a97c:	mov	x4, #0x0                   	// #0
  44a980:	mov	x3, #0x0                   	// #0
  44a984:	mov	x2, #0x0                   	// #0
  44a988:	bl	41ae70 <select@plt>
  44a98c:	cmn	w0, #0x1
  44a990:	b.eq	44ab74 <ASN1_generate_nconf@plt+0x2c204>  // b.none
  44a994:	cbz	w0, 44a8b8 <ASN1_generate_nconf@plt+0x2bf48>
  44a998:	adrp	x23, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44a99c:	mov	x19, #0x0                   	// #0
  44a9a0:	add	x23, x23, #0x4c8
  44a9a4:	b	44a9e4 <ASN1_generate_nconf@plt+0x2c074>
  44a9a8:	tbnz	w0, #31, 44a9d8 <ASN1_generate_nconf@plt+0x2c068>
  44a9ac:	adrp	x28, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44a9b0:	mov	x1, x23
  44a9b4:	ldr	x2, [sp, #104]
  44a9b8:	sub	w24, w24, #0x1
  44a9bc:	ldr	x0, [x28, #56]
  44a9c0:	mov	w26, #0x1                   	// #1
  44a9c4:	str	xzr, [x2, x19]
  44a9c8:	bl	419740 <BIO_printf@plt>
  44a9cc:	ldr	x0, [x28, #56]
  44a9d0:	bl	41e7f0 <ERR_print_errors@plt>
  44a9d4:	nop
  44a9d8:	add	x19, x19, #0x300
  44a9dc:	cmp	x19, x21
  44a9e0:	b.eq	44aac4 <ASN1_generate_nconf@plt+0x2c154>  // b.none
  44a9e4:	ldr	x0, [sp, #104]
  44a9e8:	add	x1, x0, x19
  44a9ec:	ldr	x0, [x0, x19]
  44a9f0:	cbz	x0, 44a9d8 <ASN1_generate_nconf@plt+0x2c068>
  44a9f4:	ldr	x0, [x1, #8]
  44a9f8:	add	x2, sp, #0x78
  44a9fc:	mov	x1, #0x0                   	// #0
  44aa00:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44aa04:	cbz	w0, 44abd4 <ASN1_generate_nconf@plt+0x2c264>
  44aa08:	ldr	x0, [sp, #120]
  44aa0c:	cmp	x0, #0x1
  44aa10:	b.hi	44abd4 <ASN1_generate_nconf@plt+0x2c264>  // b.pmore
  44aa14:	ldr	x0, [sp, #104]
  44aa18:	add	x1, sp, #0x74
  44aa1c:	add	x2, sp, #0x78
  44aa20:	add	x0, x0, x19
  44aa24:	ldr	x0, [x0, #8]
  44aa28:	bl	41d4d0 <ASYNC_WAIT_CTX_get_all_fds@plt>
  44aa2c:	ldr	x1, [sp, #120]
  44aa30:	cmp	x1, #0x1
  44aa34:	b.ne	44aa6c <ASN1_generate_nconf@plt+0x2c0fc>  // b.any
  44aa38:	ldr	w0, [sp, #116]
  44aa3c:	cmp	w0, #0x0
  44aa40:	add	w2, w0, #0x3f
  44aa44:	csel	w2, w2, w0, lt  // lt = tstop
  44aa48:	negs	w3, w0
  44aa4c:	and	w3, w3, #0x3f
  44aa50:	and	w0, w0, #0x3f
  44aa54:	asr	w2, w2, #6
  44aa58:	csneg	w0, w0, w3, mi  // mi = first
  44aa5c:	lsl	x1, x1, x0
  44aa60:	ldr	x0, [x20, w2, sxtw #3]
  44aa64:	tst	x1, x0
  44aa68:	b.eq	44a9d8 <ASN1_generate_nconf@plt+0x2c068>  // b.none
  44aa6c:	ldr	x4, [sp, #104]
  44aa70:	mov	x3, x25
  44aa74:	add	x2, sp, #0x70
  44aa78:	mov	x5, #0x300                 	// #768
  44aa7c:	add	x4, x4, x19
  44aa80:	mov	x0, x4
  44aa84:	ldr	x1, [x4, #8]
  44aa88:	bl	41bb00 <ASYNC_start_job@plt>
  44aa8c:	cmp	w0, #0x1
  44aa90:	b.le	44a9a8 <ASN1_generate_nconf@plt+0x2c038>
  44aa94:	cmp	w0, #0x3
  44aa98:	b.ne	44a9d8 <ASN1_generate_nconf@plt+0x2c068>  // b.any
  44aa9c:	ldr	w0, [sp, #112]
  44aaa0:	cmn	w0, #0x1
  44aaa4:	b.eq	44abc4 <ASN1_generate_nconf@plt+0x2c254>  // b.none
  44aaa8:	add	w27, w27, w0
  44aaac:	ldr	x0, [sp, #104]
  44aab0:	sub	w24, w24, #0x1
  44aab4:	str	xzr, [x0, x19]
  44aab8:	add	x19, x19, #0x300
  44aabc:	cmp	x19, x21
  44aac0:	b.ne	44a9e4 <ASN1_generate_nconf@plt+0x2c074>  // b.any
  44aac4:	cmp	w24, #0x0
  44aac8:	b.gt	44a8b8 <ASN1_generate_nconf@plt+0x2bf48>
  44aacc:	cbnz	w26, 44aba0 <ASN1_generate_nconf@plt+0x2c230>
  44aad0:	ldp	x19, x20, [sp, #16]
  44aad4:	ldp	x21, x22, [sp, #32]
  44aad8:	ldp	x23, x24, [sp, #48]
  44aadc:	mov	w0, w27
  44aae0:	ldp	x25, x26, [sp, #64]
  44aae4:	ldp	x27, x28, [sp, #80]
  44aae8:	ldp	x29, x30, [sp], #256
  44aaec:	ret
  44aaf0:	cmp	w0, #0x3
  44aaf4:	b.ne	44ab08 <ASN1_generate_nconf@plt+0x2c198>  // b.any
  44aaf8:	ldr	w0, [sp, #112]
  44aafc:	cmn	w0, #0x1
  44ab00:	b.eq	44a8ac <ASN1_generate_nconf@plt+0x2bf3c>  // b.none
  44ab04:	add	w27, w27, w0
  44ab08:	add	x19, x19, #0x300
  44ab0c:	cmp	x19, x21
  44ab10:	b.ne	44a858 <ASN1_generate_nconf@plt+0x2bee8>  // b.any
  44ab14:	cbz	w24, 44aad0 <ASN1_generate_nconf@plt+0x2c160>
  44ab18:	add	x22, sp, #0x100
  44ab1c:	mov	w26, #0x0                   	// #0
  44ab20:	b	44a8b8 <ASN1_generate_nconf@plt+0x2bf48>
  44ab24:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ab28:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ab2c:	add	x1, x1, #0x4e0
  44ab30:	mov	w26, #0x1                   	// #1
  44ab34:	ldr	x0, [x23, #56]
  44ab38:	bl	419740 <BIO_printf@plt>
  44ab3c:	ldr	x0, [x23, #56]
  44ab40:	bl	41e7f0 <ERR_print_errors@plt>
  44ab44:	cmp	w19, #0x3ff
  44ab48:	b.le	44a974 <ASN1_generate_nconf@plt+0x2c004>
  44ab4c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ab50:	mov	w2, w19
  44ab54:	mov	w3, #0x400                 	// #1024
  44ab58:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ab5c:	ldr	x0, [x20, #56]
  44ab60:	add	x1, x1, #0x500
  44ab64:	bl	419740 <BIO_printf@plt>
  44ab68:	ldr	x0, [x20, #56]
  44ab6c:	bl	41e7f0 <ERR_print_errors@plt>
  44ab70:	b	44aba0 <ASN1_generate_nconf@plt+0x2c230>
  44ab74:	bl	41bcb0 <__errno_location@plt>
  44ab78:	ldr	w0, [x0]
  44ab7c:	cmp	w0, #0x4
  44ab80:	b.eq	44a8b8 <ASN1_generate_nconf@plt+0x2bf48>  // b.none
  44ab84:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ab88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ab8c:	add	x1, x1, #0x560
  44ab90:	ldr	x0, [x19, #56]
  44ab94:	bl	419740 <BIO_printf@plt>
  44ab98:	ldr	x0, [x19, #56]
  44ab9c:	bl	41e7f0 <ERR_print_errors@plt>
  44aba0:	mov	w27, #0xffffffff            	// #-1
  44aba4:	mov	w0, w27
  44aba8:	ldp	x19, x20, [sp, #16]
  44abac:	ldp	x21, x22, [sp, #32]
  44abb0:	ldp	x23, x24, [sp, #48]
  44abb4:	ldp	x25, x26, [sp, #64]
  44abb8:	ldp	x27, x28, [sp, #80]
  44abbc:	ldp	x29, x30, [sp], #256
  44abc0:	ret
  44abc4:	mov	w26, #0x1                   	// #1
  44abc8:	b	44aaac <ASN1_generate_nconf@plt+0x2c13c>
  44abcc:	add	w24, w24, #0x1
  44abd0:	b	44ab08 <ASN1_generate_nconf@plt+0x2c198>
  44abd4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44abd8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44abdc:	add	x1, x1, #0x4e0
  44abe0:	mov	w26, #0x1                   	// #1
  44abe4:	ldr	x0, [x19, #56]
  44abe8:	bl	419740 <BIO_printf@plt>
  44abec:	ldr	x0, [x19, #56]
  44abf0:	bl	41e7f0 <ERR_print_errors@plt>
  44abf4:	cmp	w24, #0x0
  44abf8:	b.gt	44a8b8 <ASN1_generate_nconf@plt+0x2bf48>
  44abfc:	b	44aacc <ASN1_generate_nconf@plt+0x2c15c>
  44ac00:	add	x0, sp, #0x68
  44ac04:	blr	x1
  44ac08:	mov	w27, w0
  44ac0c:	mov	w0, w27
  44ac10:	ldp	x25, x26, [sp, #64]
  44ac14:	ldp	x27, x28, [sp, #80]
  44ac18:	ldp	x29, x30, [sp], #256
  44ac1c:	ret
  44ac20:	stp	x29, x30, [sp, #-80]!
  44ac24:	mov	x29, sp
  44ac28:	stp	x19, x20, [sp, #16]
  44ac2c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ac30:	ldr	w19, [x20, #2672]
  44ac34:	ldr	x0, [x0]
  44ac38:	stp	x21, x22, [sp, #32]
  44ac3c:	ldp	x21, x22, [x0, #16]
  44ac40:	cbz	w19, 44acc4 <ASN1_generate_nconf@plt+0x2c354>
  44ac44:	add	x20, x20, #0xa70
  44ac48:	mov	w19, #0x0                   	// #0
  44ac4c:	stp	x23, x24, [sp, #48]
  44ac50:	add	x23, x0, #0x38
  44ac54:	add	x24, x0, #0x48
  44ac58:	str	x25, [sp, #64]
  44ac5c:	mov	w25, #0x7fffffff            	// #2147483647
  44ac60:	b	44ac74 <ASN1_generate_nconf@plt+0x2c304>
  44ac64:	ldr	w0, [x20]
  44ac68:	cmp	w19, w25
  44ac6c:	cbz	w0, 44acd8 <ASN1_generate_nconf@plt+0x2c368>
  44ac70:	b.eq	44acd8 <ASN1_generate_nconf@plt+0x2c368>  // b.none
  44ac74:	ldr	w5, [x20, #4]
  44ac78:	mov	x4, x23
  44ac7c:	mov	x3, x22
  44ac80:	mov	x1, x21
  44ac84:	add	w19, w19, #0x1
  44ac88:	mov	w2, #0x24                  	// #36
  44ac8c:	mov	w0, #0x72                  	// #114
  44ac90:	ldr	x5, [x24, x5, lsl #3]
  44ac94:	bl	41d1b0 <RSA_sign@plt>
  44ac98:	cbnz	w0, 44ac64 <ASN1_generate_nconf@plt+0x2c2f4>
  44ac9c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44aca0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44aca4:	add	x1, x1, #0x578
  44aca8:	mov	w19, #0xffffffff            	// #-1
  44acac:	ldr	x0, [x20, #56]
  44acb0:	bl	419740 <BIO_printf@plt>
  44acb4:	ldr	x0, [x20, #56]
  44acb8:	bl	41e7f0 <ERR_print_errors@plt>
  44acbc:	ldp	x23, x24, [sp, #48]
  44acc0:	ldr	x25, [sp, #64]
  44acc4:	mov	w0, w19
  44acc8:	ldp	x19, x20, [sp, #16]
  44accc:	ldp	x21, x22, [sp, #32]
  44acd0:	ldp	x29, x30, [sp], #80
  44acd4:	ret
  44acd8:	mov	w0, w19
  44acdc:	ldp	x19, x20, [sp, #16]
  44ace0:	ldp	x21, x22, [sp, #32]
  44ace4:	ldp	x23, x24, [sp, #48]
  44ace8:	ldr	x25, [sp, #64]
  44acec:	ldp	x29, x30, [sp], #80
  44acf0:	ret
  44acf4:	nop
  44acf8:	stp	x29, x30, [sp, #-80]!
  44acfc:	mov	x29, sp
  44ad00:	stp	x19, x20, [sp, #16]
  44ad04:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ad08:	ldr	w19, [x20, #2672]
  44ad0c:	ldr	x0, [x0]
  44ad10:	stp	x21, x22, [sp, #32]
  44ad14:	stp	x23, x24, [sp, #48]
  44ad18:	ldr	w23, [x0, #56]
  44ad1c:	ldp	x21, x22, [x0, #16]
  44ad20:	cbz	w19, 44ad9c <ASN1_generate_nconf@plt+0x2c42c>
  44ad24:	add	x24, x0, #0x48
  44ad28:	add	x20, x20, #0xa70
  44ad2c:	mov	w19, #0x0                   	// #0
  44ad30:	str	x25, [sp, #64]
  44ad34:	mov	w25, #0x7fffffff            	// #2147483647
  44ad38:	b	44ad4c <ASN1_generate_nconf@plt+0x2c3dc>
  44ad3c:	ldr	w0, [x20]
  44ad40:	cmp	w19, w25
  44ad44:	cbz	w0, 44adb4 <ASN1_generate_nconf@plt+0x2c444>
  44ad48:	b.eq	44adb4 <ASN1_generate_nconf@plt+0x2c444>  // b.none
  44ad4c:	ldr	w5, [x20, #4]
  44ad50:	mov	w4, w23
  44ad54:	mov	x3, x22
  44ad58:	mov	x1, x21
  44ad5c:	mov	w2, #0x24                  	// #36
  44ad60:	mov	w0, #0x72                  	// #114
  44ad64:	add	w19, w19, #0x1
  44ad68:	ldr	x5, [x24, x5, lsl #3]
  44ad6c:	bl	41aed0 <RSA_verify@plt>
  44ad70:	cmp	w0, #0x0
  44ad74:	b.gt	44ad3c <ASN1_generate_nconf@plt+0x2c3cc>
  44ad78:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ad7c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ad80:	add	x1, x1, #0x590
  44ad84:	mov	w19, #0xffffffff            	// #-1
  44ad88:	ldr	x0, [x20, #56]
  44ad8c:	bl	419740 <BIO_printf@plt>
  44ad90:	ldr	x0, [x20, #56]
  44ad94:	bl	41e7f0 <ERR_print_errors@plt>
  44ad98:	ldr	x25, [sp, #64]
  44ad9c:	mov	w0, w19
  44ada0:	ldp	x19, x20, [sp, #16]
  44ada4:	ldp	x21, x22, [sp, #32]
  44ada8:	ldp	x23, x24, [sp, #48]
  44adac:	ldp	x29, x30, [sp], #80
  44adb0:	ret
  44adb4:	mov	w0, w19
  44adb8:	ldp	x19, x20, [sp, #16]
  44adbc:	ldp	x21, x22, [sp, #32]
  44adc0:	ldp	x23, x24, [sp, #48]
  44adc4:	ldr	x25, [sp, #64]
  44adc8:	ldp	x29, x30, [sp], #80
  44adcc:	ret
  44add0:	stp	x29, x30, [sp, #-80]!
  44add4:	mov	x29, sp
  44add8:	stp	x19, x20, [sp, #16]
  44addc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ade0:	ldr	w19, [x20, #2672]
  44ade4:	ldr	x0, [x0]
  44ade8:	stp	x21, x22, [sp, #32]
  44adec:	ldp	x21, x22, [x0, #16]
  44adf0:	cbz	w19, 44ae74 <ASN1_generate_nconf@plt+0x2c504>
  44adf4:	add	x20, x20, #0xa70
  44adf8:	mov	w19, #0x0                   	// #0
  44adfc:	stp	x23, x24, [sp, #48]
  44ae00:	add	x23, x0, #0x80
  44ae04:	add	x24, x0, #0x38
  44ae08:	str	x25, [sp, #64]
  44ae0c:	mov	w25, #0x7fffffff            	// #2147483647
  44ae10:	b	44ae24 <ASN1_generate_nconf@plt+0x2c4b4>
  44ae14:	ldr	w0, [x20]
  44ae18:	cmp	w19, w25
  44ae1c:	cbz	w0, 44ae88 <ASN1_generate_nconf@plt+0x2c518>
  44ae20:	b.eq	44ae88 <ASN1_generate_nconf@plt+0x2c518>  // b.none
  44ae24:	ldr	w5, [x20, #4]
  44ae28:	mov	x4, x24
  44ae2c:	mov	x3, x22
  44ae30:	mov	x1, x21
  44ae34:	add	w19, w19, #0x1
  44ae38:	mov	w2, #0x14                  	// #20
  44ae3c:	mov	w0, #0x0                   	// #0
  44ae40:	ldr	x5, [x23, x5, lsl #3]
  44ae44:	bl	419ad0 <DSA_sign@plt>
  44ae48:	cbnz	w0, 44ae14 <ASN1_generate_nconf@plt+0x2c4a4>
  44ae4c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44ae50:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ae54:	add	x1, x1, #0x5a8
  44ae58:	mov	w19, #0xffffffff            	// #-1
  44ae5c:	ldr	x0, [x20, #56]
  44ae60:	bl	419740 <BIO_printf@plt>
  44ae64:	ldr	x0, [x20, #56]
  44ae68:	bl	41e7f0 <ERR_print_errors@plt>
  44ae6c:	ldp	x23, x24, [sp, #48]
  44ae70:	ldr	x25, [sp, #64]
  44ae74:	mov	w0, w19
  44ae78:	ldp	x19, x20, [sp, #16]
  44ae7c:	ldp	x21, x22, [sp, #32]
  44ae80:	ldp	x29, x30, [sp], #80
  44ae84:	ret
  44ae88:	mov	w0, w19
  44ae8c:	ldp	x19, x20, [sp, #16]
  44ae90:	ldp	x21, x22, [sp, #32]
  44ae94:	ldp	x23, x24, [sp, #48]
  44ae98:	ldr	x25, [sp, #64]
  44ae9c:	ldp	x29, x30, [sp], #80
  44aea0:	ret
  44aea4:	nop
  44aea8:	stp	x29, x30, [sp, #-80]!
  44aeac:	mov	x29, sp
  44aeb0:	stp	x19, x20, [sp, #16]
  44aeb4:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44aeb8:	ldr	w19, [x20, #2672]
  44aebc:	ldr	x0, [x0]
  44aec0:	stp	x21, x22, [sp, #32]
  44aec4:	stp	x23, x24, [sp, #48]
  44aec8:	ldr	w24, [x0, #56]
  44aecc:	ldp	x21, x22, [x0, #16]
  44aed0:	cbz	w19, 44af4c <ASN1_generate_nconf@plt+0x2c5dc>
  44aed4:	add	x23, x0, #0x80
  44aed8:	add	x20, x20, #0xa70
  44aedc:	mov	w19, #0x0                   	// #0
  44aee0:	str	x25, [sp, #64]
  44aee4:	mov	w25, #0x7fffffff            	// #2147483647
  44aee8:	b	44aefc <ASN1_generate_nconf@plt+0x2c58c>
  44aeec:	ldr	w0, [x20]
  44aef0:	cmp	w19, w25
  44aef4:	cbz	w0, 44af64 <ASN1_generate_nconf@plt+0x2c5f4>
  44aef8:	b.eq	44af64 <ASN1_generate_nconf@plt+0x2c5f4>  // b.none
  44aefc:	ldr	w5, [x20, #4]
  44af00:	mov	w4, w24
  44af04:	mov	x3, x22
  44af08:	mov	x1, x21
  44af0c:	mov	w2, #0x14                  	// #20
  44af10:	mov	w0, #0x0                   	// #0
  44af14:	add	w19, w19, #0x1
  44af18:	ldr	x5, [x23, x5, lsl #3]
  44af1c:	bl	41dcf0 <DSA_verify@plt>
  44af20:	cmp	w0, #0x0
  44af24:	b.gt	44aeec <ASN1_generate_nconf@plt+0x2c57c>
  44af28:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44af2c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44af30:	add	x1, x1, #0x5c0
  44af34:	mov	w19, #0xffffffff            	// #-1
  44af38:	ldr	x0, [x20, #56]
  44af3c:	bl	419740 <BIO_printf@plt>
  44af40:	ldr	x0, [x20, #56]
  44af44:	bl	41e7f0 <ERR_print_errors@plt>
  44af48:	ldr	x25, [sp, #64]
  44af4c:	mov	w0, w19
  44af50:	ldp	x19, x20, [sp, #16]
  44af54:	ldp	x21, x22, [sp, #32]
  44af58:	ldp	x23, x24, [sp, #48]
  44af5c:	ldp	x29, x30, [sp], #80
  44af60:	ret
  44af64:	mov	w0, w19
  44af68:	ldp	x19, x20, [sp, #16]
  44af6c:	ldp	x21, x22, [sp, #32]
  44af70:	ldp	x23, x24, [sp, #48]
  44af74:	ldr	x25, [sp, #64]
  44af78:	ldp	x29, x30, [sp], #80
  44af7c:	ret
  44af80:	stp	x29, x30, [sp, #-80]!
  44af84:	mov	x29, sp
  44af88:	stp	x19, x20, [sp, #16]
  44af8c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44af90:	ldr	w19, [x20, #2672]
  44af94:	ldr	x0, [x0]
  44af98:	stp	x21, x22, [sp, #32]
  44af9c:	stp	x23, x24, [sp, #48]
  44afa0:	ldp	x21, x23, [x0, #16]
  44afa4:	cbz	w19, 44b020 <ASN1_generate_nconf@plt+0x2c6b0>
  44afa8:	add	x22, x0, #0x98
  44afac:	add	x24, x0, #0x38
  44afb0:	add	x20, x20, #0xa70
  44afb4:	mov	w19, #0x0                   	// #0
  44afb8:	str	x25, [sp, #64]
  44afbc:	mov	w25, #0x7fffffff            	// #2147483647
  44afc0:	b	44afd4 <ASN1_generate_nconf@plt+0x2c664>
  44afc4:	ldr	w0, [x20]
  44afc8:	cmp	w19, w25
  44afcc:	cbz	w0, 44b038 <ASN1_generate_nconf@plt+0x2c6c8>
  44afd0:	b.eq	44b038 <ASN1_generate_nconf@plt+0x2c6c8>  // b.none
  44afd4:	ldr	w5, [x20, #4]
  44afd8:	mov	x4, x24
  44afdc:	mov	x3, x23
  44afe0:	mov	x1, x21
  44afe4:	add	w19, w19, #0x1
  44afe8:	mov	w2, #0x14                  	// #20
  44afec:	mov	w0, #0x0                   	// #0
  44aff0:	ldr	x5, [x22, x5, lsl #3]
  44aff4:	bl	41bcd0 <ECDSA_sign@plt>
  44aff8:	cbnz	w0, 44afc4 <ASN1_generate_nconf@plt+0x2c654>
  44affc:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b000:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b004:	add	x1, x1, #0x5d8
  44b008:	mov	w19, #0xffffffff            	// #-1
  44b00c:	ldr	x0, [x20, #56]
  44b010:	bl	419740 <BIO_printf@plt>
  44b014:	ldr	x0, [x20, #56]
  44b018:	bl	41e7f0 <ERR_print_errors@plt>
  44b01c:	ldr	x25, [sp, #64]
  44b020:	mov	w0, w19
  44b024:	ldp	x19, x20, [sp, #16]
  44b028:	ldp	x21, x22, [sp, #32]
  44b02c:	ldp	x23, x24, [sp, #48]
  44b030:	ldp	x29, x30, [sp], #80
  44b034:	ret
  44b038:	mov	w0, w19
  44b03c:	ldp	x19, x20, [sp, #16]
  44b040:	ldp	x21, x22, [sp, #32]
  44b044:	ldp	x23, x24, [sp, #48]
  44b048:	ldr	x25, [sp, #64]
  44b04c:	ldp	x29, x30, [sp], #80
  44b050:	ret
  44b054:	nop
  44b058:	stp	x29, x30, [sp, #-80]!
  44b05c:	mov	x29, sp
  44b060:	stp	x19, x20, [sp, #16]
  44b064:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b068:	ldr	w19, [x20, #2672]
  44b06c:	ldr	x0, [x0]
  44b070:	stp	x21, x22, [sp, #32]
  44b074:	stp	x23, x24, [sp, #48]
  44b078:	ldr	w24, [x0, #56]
  44b07c:	ldp	x21, x23, [x0, #16]
  44b080:	cbz	w19, 44b0fc <ASN1_generate_nconf@plt+0x2c78c>
  44b084:	add	x22, x0, #0x98
  44b088:	add	x20, x20, #0xa70
  44b08c:	mov	w19, #0x0                   	// #0
  44b090:	str	x25, [sp, #64]
  44b094:	mov	w25, #0x7fffffff            	// #2147483647
  44b098:	b	44b0ac <ASN1_generate_nconf@plt+0x2c73c>
  44b09c:	ldr	w0, [x20]
  44b0a0:	cmp	w19, w25
  44b0a4:	cbz	w0, 44b114 <ASN1_generate_nconf@plt+0x2c7a4>
  44b0a8:	b.eq	44b114 <ASN1_generate_nconf@plt+0x2c7a4>  // b.none
  44b0ac:	ldr	w5, [x20, #4]
  44b0b0:	mov	w4, w24
  44b0b4:	mov	x3, x23
  44b0b8:	mov	x1, x21
  44b0bc:	mov	w2, #0x14                  	// #20
  44b0c0:	mov	w0, #0x0                   	// #0
  44b0c4:	add	w19, w19, #0x1
  44b0c8:	ldr	x5, [x22, x5, lsl #3]
  44b0cc:	bl	4195c0 <ECDSA_verify@plt>
  44b0d0:	cmp	w0, #0x1
  44b0d4:	b.eq	44b09c <ASN1_generate_nconf@plt+0x2c72c>  // b.none
  44b0d8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b0dc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b0e0:	add	x1, x1, #0x5f0
  44b0e4:	mov	w19, #0xffffffff            	// #-1
  44b0e8:	ldr	x0, [x20, #56]
  44b0ec:	bl	419740 <BIO_printf@plt>
  44b0f0:	ldr	x0, [x20, #56]
  44b0f4:	bl	41e7f0 <ERR_print_errors@plt>
  44b0f8:	ldr	x25, [sp, #64]
  44b0fc:	mov	w0, w19
  44b100:	ldp	x19, x20, [sp, #16]
  44b104:	ldp	x21, x22, [sp, #32]
  44b108:	ldp	x23, x24, [sp, #48]
  44b10c:	ldp	x29, x30, [sp], #80
  44b110:	ret
  44b114:	mov	w0, w19
  44b118:	ldp	x19, x20, [sp, #16]
  44b11c:	ldp	x21, x22, [sp, #32]
  44b120:	ldp	x23, x24, [sp, #48]
  44b124:	ldr	x25, [sp, #64]
  44b128:	ldp	x29, x30, [sp], #80
  44b12c:	ret
  44b130:	stp	x29, x30, [sp, #-80]!
  44b134:	mov	x29, sp
  44b138:	stp	x19, x20, [sp, #16]
  44b13c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b140:	ldr	w19, [x20, #2672]
  44b144:	ldr	x0, [x0]
  44b148:	stp	x21, x22, [sp, #32]
  44b14c:	stp	x23, x24, [sp, #48]
  44b150:	ldp	x21, x23, [x0, #16]
  44b154:	cbz	w19, 44b1cc <ASN1_generate_nconf@plt+0x2c85c>
  44b158:	add	x22, x0, #0x208
  44b15c:	add	x24, x0, #0x40
  44b160:	add	x20, x20, #0xa70
  44b164:	mov	w19, #0x0                   	// #0
  44b168:	str	x25, [sp, #64]
  44b16c:	mov	w25, #0x7fffffff            	// #2147483647
  44b170:	b	44b184 <ASN1_generate_nconf@plt+0x2c814>
  44b174:	ldr	w0, [x20]
  44b178:	cmp	w19, w25
  44b17c:	cbz	w0, 44b1e4 <ASN1_generate_nconf@plt+0x2c874>
  44b180:	b.eq	44b1e4 <ASN1_generate_nconf@plt+0x2c874>  // b.none
  44b184:	ldr	w0, [x20, #4]
  44b188:	mov	x3, x21
  44b18c:	mov	x2, x24
  44b190:	mov	x1, x23
  44b194:	add	w19, w19, #0x1
  44b198:	mov	x4, #0x14                  	// #20
  44b19c:	ldr	x0, [x22, x0, lsl #3]
  44b1a0:	bl	41c2f0 <EVP_DigestSign@plt>
  44b1a4:	cbnz	w0, 44b174 <ASN1_generate_nconf@plt+0x2c804>
  44b1a8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b1ac:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b1b0:	add	x1, x1, #0x608
  44b1b4:	mov	w19, #0xffffffff            	// #-1
  44b1b8:	ldr	x0, [x20, #56]
  44b1bc:	bl	419740 <BIO_printf@plt>
  44b1c0:	ldr	x0, [x20, #56]
  44b1c4:	bl	41e7f0 <ERR_print_errors@plt>
  44b1c8:	ldr	x25, [sp, #64]
  44b1cc:	mov	w0, w19
  44b1d0:	ldp	x19, x20, [sp, #16]
  44b1d4:	ldp	x21, x22, [sp, #32]
  44b1d8:	ldp	x23, x24, [sp, #48]
  44b1dc:	ldp	x29, x30, [sp], #80
  44b1e0:	ret
  44b1e4:	mov	w0, w19
  44b1e8:	ldp	x19, x20, [sp, #16]
  44b1ec:	ldp	x21, x22, [sp, #32]
  44b1f0:	ldp	x23, x24, [sp, #48]
  44b1f4:	ldr	x25, [sp, #64]
  44b1f8:	ldp	x29, x30, [sp], #80
  44b1fc:	ret
  44b200:	stp	x29, x30, [sp, #-80]!
  44b204:	mov	x29, sp
  44b208:	stp	x19, x20, [sp, #16]
  44b20c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b210:	ldr	w19, [x20, #2672]
  44b214:	ldr	x0, [x0]
  44b218:	stp	x21, x22, [sp, #32]
  44b21c:	stp	x23, x24, [sp, #48]
  44b220:	ldp	x21, x23, [x0, #16]
  44b224:	ldr	x24, [x0, #64]
  44b228:	cbz	w19, 44b2a0 <ASN1_generate_nconf@plt+0x2c930>
  44b22c:	add	x22, x0, #0x208
  44b230:	add	x20, x20, #0xa70
  44b234:	mov	w19, #0x0                   	// #0
  44b238:	str	x25, [sp, #64]
  44b23c:	mov	w25, #0x7fffffff            	// #2147483647
  44b240:	b	44b254 <ASN1_generate_nconf@plt+0x2c8e4>
  44b244:	ldr	w0, [x20]
  44b248:	cmp	w19, w25
  44b24c:	cbz	w0, 44b2b8 <ASN1_generate_nconf@plt+0x2c948>
  44b250:	b.eq	44b2b8 <ASN1_generate_nconf@plt+0x2c948>  // b.none
  44b254:	ldr	w0, [x20, #4]
  44b258:	mov	x3, x21
  44b25c:	mov	x2, x24
  44b260:	mov	x1, x23
  44b264:	mov	x4, #0x14                  	// #20
  44b268:	add	w19, w19, #0x1
  44b26c:	ldr	x0, [x22, x0, lsl #3]
  44b270:	bl	41e6d0 <EVP_DigestVerify@plt>
  44b274:	cmp	w0, #0x1
  44b278:	b.eq	44b244 <ASN1_generate_nconf@plt+0x2c8d4>  // b.none
  44b27c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b280:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b284:	add	x1, x1, #0x620
  44b288:	mov	w19, #0xffffffff            	// #-1
  44b28c:	ldr	x0, [x20, #56]
  44b290:	bl	419740 <BIO_printf@plt>
  44b294:	ldr	x0, [x20, #56]
  44b298:	bl	41e7f0 <ERR_print_errors@plt>
  44b29c:	ldr	x25, [sp, #64]
  44b2a0:	mov	w0, w19
  44b2a4:	ldp	x19, x20, [sp, #16]
  44b2a8:	ldp	x21, x22, [sp, #32]
  44b2ac:	ldp	x23, x24, [sp, #48]
  44b2b0:	ldp	x29, x30, [sp], #80
  44b2b4:	ret
  44b2b8:	mov	w0, w19
  44b2bc:	ldp	x19, x20, [sp, #16]
  44b2c0:	ldp	x21, x22, [sp, #32]
  44b2c4:	ldp	x23, x24, [sp, #48]
  44b2c8:	ldr	x25, [sp, #64]
  44b2cc:	ldp	x29, x30, [sp], #80
  44b2d0:	ret
  44b2d4:	nop
  44b2d8:	stp	x29, x30, [sp, #-32]!
  44b2dc:	adrp	x3, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  44b2e0:	mov	x4, x0
  44b2e4:	mov	x29, sp
  44b2e8:	stp	x19, x20, [sp, #16]
  44b2ec:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b2f0:	ldr	w3, [x3, #28]
  44b2f4:	ldr	x0, [x20, #56]
  44b2f8:	cmp	w3, #0x0
  44b2fc:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b300:	add	x5, x5, #0x638
  44b304:	mov	w19, w2
  44b308:	adrp	x3, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b30c:	add	x3, x3, #0x648
  44b310:	mov	x2, x4
  44b314:	mov	w4, w1
  44b318:	csel	x1, x5, x3, ne  // ne = any
  44b31c:	mov	w3, w19
  44b320:	bl	419740 <BIO_printf@plt>
  44b324:	ldr	x0, [x20, #56]
  44b328:	mov	x3, #0x0                   	// #0
  44b32c:	mov	x2, #0x0                   	// #0
  44b330:	mov	w1, #0xb                   	// #11
  44b334:	bl	41de90 <BIO_ctrl@plt>
  44b338:	mov	w0, w19
  44b33c:	ldp	x19, x20, [sp, #16]
  44b340:	ldp	x29, x30, [sp], #32
  44b344:	b	419c60 <alarm@plt>
  44b348:	stp	x29, x30, [sp, #-48]!
  44b34c:	adrp	x4, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  44b350:	mov	x7, x0
  44b354:	mov	x29, sp
  44b358:	stp	x19, x20, [sp, #16]
  44b35c:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b360:	adrp	x6, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b364:	str	w3, [sp, #44]
  44b368:	add	x6, x6, #0x670
  44b36c:	ldr	w3, [x4, #28]
  44b370:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b374:	ldr	x0, [x20, #56]
  44b378:	cmp	w3, #0x0
  44b37c:	ldr	w19, [sp, #44]
  44b380:	add	x5, x5, #0x688
  44b384:	mov	x3, x7
  44b388:	mov	x4, x1
  44b38c:	csel	x1, x6, x5, ne  // ne = any
  44b390:	mov	w5, w19
  44b394:	bl	419740 <BIO_printf@plt>
  44b398:	ldr	x0, [x20, #56]
  44b39c:	mov	x3, #0x0                   	// #0
  44b3a0:	mov	x2, #0x0                   	// #0
  44b3a4:	mov	w1, #0xb                   	// #11
  44b3a8:	bl	41de90 <BIO_ctrl@plt>
  44b3ac:	mov	w0, w19
  44b3b0:	ldp	x19, x20, [sp, #16]
  44b3b4:	ldp	x29, x30, [sp], #48
  44b3b8:	b	419c60 <alarm@plt>
  44b3bc:	nop
  44b3c0:	stp	x29, x30, [sp, #-64]!
  44b3c4:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b3c8:	cmn	w2, #0x1
  44b3cc:	mov	x29, sp
  44b3d0:	stp	x19, x20, [sp, #16]
  44b3d4:	sxtw	x19, w0
  44b3d8:	stp	x21, x22, [sp, #32]
  44b3dc:	str	x23, [sp, #48]
  44b3e0:	str	d8, [sp, #56]
  44b3e4:	ldr	x0, [x3, #56]
  44b3e8:	b.eq	44b474 <ASN1_generate_nconf@plt+0x2cb04>  // b.none
  44b3ec:	adrp	x23, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b3f0:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b3f4:	add	x3, x23, #0xfc8
  44b3f8:	add	x22, x22, #0xa70
  44b3fc:	add	x3, x3, #0x8
  44b400:	fmov	d8, d0
  44b404:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b408:	add	x4, x4, #0x6b8
  44b40c:	ldr	w5, [x22, #1452]
  44b410:	mov	w20, w2
  44b414:	ldr	x3, [x3, x19, lsl #3]
  44b418:	cmp	w5, #0x0
  44b41c:	mov	w21, w1
  44b420:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b424:	add	x1, x1, #0x6a8
  44b428:	add	x19, x19, x19, lsl #1
  44b42c:	csel	x1, x1, x4, ne  // ne = any
  44b430:	bl	419740 <BIO_printf@plt>
  44b434:	scvtf	d1, w20
  44b438:	sxtw	x1, w21
  44b43c:	ldr	x0, [x23, #4040]
  44b440:	add	x19, x1, x19, lsl #1
  44b444:	add	x22, x22, #0x5b0
  44b448:	fdiv	d0, d1, d8
  44b44c:	ldr	d8, [sp, #56]
  44b450:	ldr	w0, [x0, x1, lsl #2]
  44b454:	ldr	x23, [sp, #48]
  44b458:	scvtf	d1, w0
  44b45c:	fmul	d0, d1, d0
  44b460:	str	d0, [x22, x19, lsl #3]
  44b464:	ldp	x19, x20, [sp, #16]
  44b468:	ldp	x21, x22, [sp, #32]
  44b46c:	ldp	x29, x30, [sp], #64
  44b470:	ret
  44b474:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b478:	add	x1, x1, #0x6d0
  44b47c:	bl	41a980 <BIO_puts@plt>
  44b480:	mov	w0, #0x1                   	// #1
  44b484:	bl	41ac10 <exit@plt>
  44b488:	stp	x29, x30, [sp, #-304]!
  44b48c:	mov	x29, sp
  44b490:	stp	x19, x20, [sp, #16]
  44b494:	ldr	x20, [x0]
  44b498:	str	x21, [sp, #32]
  44b49c:	ldrb	w21, [x20]
  44b4a0:	cbz	w21, 44b550 <ASN1_generate_nconf@plt+0x2cbe0>
  44b4a4:	add	x3, sp, #0x30
  44b4a8:	mov	x2, #0x100                 	// #256
  44b4ac:	mov	w1, #0x0                   	// #0
  44b4b0:	mov	x19, x0
  44b4b4:	mov	x0, x3
  44b4b8:	bl	41e7a0 <memset@plt>
  44b4bc:	mov	x3, x0
  44b4c0:	adrp	x2, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b4c4:	add	x2, x2, #0xfc8
  44b4c8:	mov	w0, #0x1                   	// #1
  44b4cc:	strb	w0, [sp, #48]
  44b4d0:	ldrb	w1, [x2, #256]
  44b4d4:	cbz	w1, 44b4ec <ASN1_generate_nconf@plt+0x2cb7c>
  44b4d8:	add	x2, x2, #0x100
  44b4dc:	nop
  44b4e0:	strb	w0, [x3, w1, sxtw]
  44b4e4:	ldrb	w1, [x2, #1]!
  44b4e8:	cbnz	w1, 44b4e0 <ASN1_generate_nconf@plt+0x2cb70>
  44b4ec:	ldrb	w0, [x3, w21, sxtw]
  44b4f0:	cbnz	w0, 44b528 <ASN1_generate_nconf@plt+0x2cbb8>
  44b4f4:	add	x4, x20, #0x1
  44b4f8:	mov	x1, x4
  44b4fc:	str	x1, [x19]
  44b500:	add	x4, x4, #0x1
  44b504:	ldrb	w2, [x1]
  44b508:	ldrb	w5, [x3, w2, sxtw]
  44b50c:	cbz	w5, 44b4f8 <ASN1_generate_nconf@plt+0x2cb88>
  44b510:	cbnz	w2, 44b52c <ASN1_generate_nconf@plt+0x2cbbc>
  44b514:	mov	x0, x20
  44b518:	ldp	x19, x20, [sp, #16]
  44b51c:	ldr	x21, [sp, #32]
  44b520:	ldp	x29, x30, [sp], #304
  44b524:	ret
  44b528:	mov	x1, x20
  44b52c:	strb	wzr, [x1]
  44b530:	ldr	x0, [x19]
  44b534:	ldr	x21, [sp, #32]
  44b538:	add	x0, x0, #0x1
  44b53c:	str	x0, [x19]
  44b540:	mov	x0, x20
  44b544:	ldp	x19, x20, [sp, #16]
  44b548:	ldp	x29, x30, [sp], #304
  44b54c:	ret
  44b550:	mov	x20, #0x0                   	// #0
  44b554:	mov	x0, x20
  44b558:	ldp	x19, x20, [sp, #16]
  44b55c:	ldr	x21, [sp, #32]
  44b560:	ldp	x29, x30, [sp], #304
  44b564:	ret
  44b568:	stp	x29, x30, [sp, #-96]!
  44b56c:	cmp	w0, #0x400
  44b570:	mov	x29, sp
  44b574:	stp	x19, x20, [sp, #16]
  44b578:	stp	x21, x22, [sp, #32]
  44b57c:	stp	x23, x24, [sp, #48]
  44b580:	stp	x25, x26, [sp, #64]
  44b584:	str	x27, [sp, #80]
  44b588:	b.eq	44b718 <ASN1_generate_nconf@plt+0x2cda8>  // b.none
  44b58c:	cmp	w0, #0x800
  44b590:	b.eq	44b5c0 <ASN1_generate_nconf@plt+0x2cc50>  // b.none
  44b594:	cmp	w0, #0x200
  44b598:	mov	x20, #0x0                   	// #0
  44b59c:	b.eq	44b6f0 <ASN1_generate_nconf@plt+0x2cd80>  // b.none
  44b5a0:	mov	x0, x20
  44b5a4:	ldp	x19, x20, [sp, #16]
  44b5a8:	ldp	x21, x22, [sp, #32]
  44b5ac:	ldp	x23, x24, [sp, #48]
  44b5b0:	ldp	x25, x26, [sp, #64]
  44b5b4:	ldr	x27, [sp, #80]
  44b5b8:	ldp	x29, x30, [sp], #96
  44b5bc:	ret
  44b5c0:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b5c4:	add	x0, x0, #0xfc8
  44b5c8:	mov	w26, #0x100                 	// #256
  44b5cc:	add	x22, x0, #0x2b8
  44b5d0:	add	x21, x0, #0x2d0
  44b5d4:	add	x23, x0, #0x3d0
  44b5d8:	add	x24, x0, #0x4d0
  44b5dc:	add	x19, x0, #0x5d0
  44b5e0:	mov	w27, w26
  44b5e4:	bl	41e640 <DSA_new@plt>
  44b5e8:	mov	x20, x0
  44b5ec:	cbz	x0, 44b5a0 <ASN1_generate_nconf@plt+0x2cc30>
  44b5f0:	mov	x0, x19
  44b5f4:	mov	x2, #0x0                   	// #0
  44b5f8:	mov	w1, #0x14                  	// #20
  44b5fc:	bl	41a850 <BN_bin2bn@plt>
  44b600:	mov	w1, w27
  44b604:	mov	x25, x0
  44b608:	mov	x2, #0x0                   	// #0
  44b60c:	mov	x0, x24
  44b610:	bl	41a850 <BN_bin2bn@plt>
  44b614:	mov	x19, x0
  44b618:	mov	w1, w26
  44b61c:	mov	x0, x23
  44b620:	mov	x2, #0x0                   	// #0
  44b624:	bl	41a850 <BN_bin2bn@plt>
  44b628:	mov	x2, #0x0                   	// #0
  44b62c:	mov	w1, #0x14                  	// #20
  44b630:	mov	x23, x0
  44b634:	mov	x0, x22
  44b638:	bl	41a850 <BN_bin2bn@plt>
  44b63c:	mov	x22, x0
  44b640:	mov	w1, w26
  44b644:	mov	x0, x21
  44b648:	mov	x2, #0x0                   	// #0
  44b64c:	bl	41a850 <BN_bin2bn@plt>
  44b650:	cmp	x25, #0x0
  44b654:	mov	x21, x0
  44b658:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  44b65c:	b.eq	44b69c <ASN1_generate_nconf@plt+0x2cd2c>  // b.none
  44b660:	cmp	x23, #0x0
  44b664:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  44b668:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  44b66c:	b.eq	44b69c <ASN1_generate_nconf@plt+0x2cd2c>  // b.none
  44b670:	mov	x3, x0
  44b674:	mov	x2, x22
  44b678:	mov	x1, x23
  44b67c:	mov	x0, x20
  44b680:	bl	41b850 <DSA_set0_pqg@plt>
  44b684:	cbz	w0, 44b69c <ASN1_generate_nconf@plt+0x2cd2c>
  44b688:	mov	x2, x25
  44b68c:	mov	x1, x19
  44b690:	mov	x0, x20
  44b694:	bl	41b1b0 <DSA_set0_key@plt>
  44b698:	cbnz	w0, 44b5a0 <ASN1_generate_nconf@plt+0x2cc30>
  44b69c:	mov	x0, x20
  44b6a0:	bl	41cd80 <DSA_free@plt>
  44b6a4:	mov	x0, x25
  44b6a8:	bl	41e870 <BN_free@plt>
  44b6ac:	mov	x0, x19
  44b6b0:	bl	41e870 <BN_free@plt>
  44b6b4:	mov	x0, x23
  44b6b8:	bl	41e870 <BN_free@plt>
  44b6bc:	mov	x0, x22
  44b6c0:	bl	41e870 <BN_free@plt>
  44b6c4:	mov	x0, x21
  44b6c8:	mov	x20, #0x0                   	// #0
  44b6cc:	bl	41e870 <BN_free@plt>
  44b6d0:	mov	x0, x20
  44b6d4:	ldp	x19, x20, [sp, #16]
  44b6d8:	ldp	x21, x22, [sp, #32]
  44b6dc:	ldp	x23, x24, [sp, #48]
  44b6e0:	ldp	x25, x26, [sp, #64]
  44b6e4:	ldr	x27, [sp, #80]
  44b6e8:	ldp	x29, x30, [sp], #96
  44b6ec:	ret
  44b6f0:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b6f4:	add	x0, x0, #0xfc8
  44b6f8:	add	x22, x0, #0x5e8
  44b6fc:	add	x21, x0, #0x600
  44b700:	add	x23, x0, #0x640
  44b704:	add	x24, x0, #0x680
  44b708:	add	x19, x0, #0x6c8
  44b70c:	mov	w26, #0x40                  	// #64
  44b710:	mov	w27, #0x41                  	// #65
  44b714:	b	44b5e4 <ASN1_generate_nconf@plt+0x2cc74>
  44b718:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b71c:	add	x0, x0, #0xfc8
  44b720:	mov	w26, #0x80                  	// #128
  44b724:	add	x22, x0, #0x108
  44b728:	add	x21, x0, #0x120
  44b72c:	add	x23, x0, #0x1a0
  44b730:	add	x24, x0, #0x220
  44b734:	add	x19, x0, #0x2a0
  44b738:	mov	w27, w26
  44b73c:	b	44b5e4 <ASN1_generate_nconf@plt+0x2cc74>
  44b740:	mov	x12, #0x1990                	// #6544
  44b744:	sub	sp, sp, x12
  44b748:	adrp	x2, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44b74c:	add	x2, x2, #0xd18
  44b750:	add	x3, x2, #0x468
  44b754:	mov	w4, #0xa                   	// #10
  44b758:	stp	x29, x30, [sp]
  44b75c:	mov	x29, sp
  44b760:	mov	w6, #0x2                   	// #2
  44b764:	str	w4, [sp, #160]
  44b768:	ldp	x4, x5, [x3]
  44b76c:	stp	x19, x20, [sp, #16]
  44b770:	mov	w20, #0x1                   	// #1
  44b774:	ldr	x3, [x3, #16]
  44b778:	str	x3, [sp, #384]
  44b77c:	mov	w3, #0x6                   	// #6
  44b780:	str	w3, [sp, #120]
  44b784:	add	x3, sp, #0x200
  44b788:	stp	x21, x22, [sp, #32]
  44b78c:	mov	w21, #0x869f                	// #34463
  44b790:	stp	x23, x24, [sp, #48]
  44b794:	movk	w21, #0x1, lsl #16
  44b798:	mov	w24, #0x0                   	// #0
  44b79c:	stp	x25, x26, [sp, #64]
  44b7a0:	mov	w25, #0x3                   	// #3
  44b7a4:	stp	x27, x28, [sp, #80]
  44b7a8:	stp	xzr, xzr, [x3, #-120]
  44b7ac:	add	x3, sp, #0x2b0
  44b7b0:	stp	x2, xzr, [sp, #128]
  44b7b4:	add	x2, x2, #0x480
  44b7b8:	str	wzr, [sp, #144]
  44b7bc:	str	wzr, [sp, #176]
  44b7c0:	str	wzr, [sp, #280]
  44b7c4:	str	wzr, [sp, #296]
  44b7c8:	str	wzr, [sp, #300]
  44b7cc:	str	w6, [sp, #304]
  44b7d0:	str	xzr, [sp, #320]
  44b7d4:	str	wzr, [sp, #328]
  44b7d8:	stp	x4, x5, [sp, #368]
  44b7dc:	str	xzr, [sp, #408]
  44b7e0:	str	wzr, [sp, #416]
  44b7e4:	str	xzr, [sp, #192]
  44b7e8:	stp	xzr, xzr, [x3, #-200]
  44b7ec:	stp	xzr, xzr, [x3, #-184]
  44b7f0:	stp	xzr, xzr, [x3, #-168]
  44b7f4:	stp	xzr, xzr, [x3, #-152]
  44b7f8:	stp	xzr, xzr, [x3, #-136]
  44b7fc:	add	x3, sp, #0x200
  44b800:	str	xzr, [sp, #312]
  44b804:	stp	xzr, xzr, [x3, #64]
  44b808:	stp	xzr, xzr, [x3, #80]
  44b80c:	stp	xzr, xzr, [x3, #96]
  44b810:	stp	xzr, xzr, [x3, #112]
  44b814:	stp	xzr, xzr, [x3, #128]
  44b818:	stp	xzr, xzr, [x3, #160]
  44b81c:	add	x3, sp, #0x2b0
  44b820:	str	xzr, [sp, #568]
  44b824:	stp	xzr, xzr, [x3]
  44b828:	stp	xzr, xzr, [x3, #16]
  44b82c:	stp	xzr, xzr, [x3, #32]
  44b830:	stp	xzr, xzr, [x3, #48]
  44b834:	stp	xzr, xzr, [x3, #64]
  44b838:	stp	xzr, xzr, [x3, #80]
  44b83c:	add	x3, sp, #0x200
  44b840:	str	xzr, [sp, #784]
  44b844:	stp	xzr, xzr, [x3, #144]
  44b848:	str	wzr, [sp, #792]
  44b84c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  44b850:	mov	x23, x0
  44b854:	nop
  44b858:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  44b85c:	mov	w19, w0
  44b860:	cbz	w0, 44b8bc <ASN1_generate_nconf@plt+0x2cf4c>
  44b864:	cmp	w19, #0x8
  44b868:	b.eq	44da38 <ASN1_generate_nconf@plt+0x2f0c8>  // b.none
  44b86c:	b.gt	44d7e4 <ASN1_generate_nconf@plt+0x2ee74>
  44b870:	cmp	w19, #0x4
  44b874:	b.eq	44da2c <ASN1_generate_nconf@plt+0x2f0bc>  // b.none
  44b878:	b.gt	44d834 <ASN1_generate_nconf@plt+0x2eec4>
  44b87c:	cmp	w19, #0x2
  44b880:	b.eq	44da20 <ASN1_generate_nconf@plt+0x2f0b0>  // b.none
  44b884:	b.le	44d808 <ASN1_generate_nconf@plt+0x2ee98>
  44b888:	cmp	w19, #0x3
  44b88c:	b.ne	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.any
  44b890:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44b894:	add	x19, x19, #0xa70
  44b898:	str	xzr, [x19, #8]
  44b89c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44b8a0:	bl	41ce60 <EVP_get_cipherbyname@plt>
  44b8a4:	str	x0, [sp, #136]
  44b8a8:	cbz	x0, 44da44 <ASN1_generate_nconf@plt+0x2f0d4>
  44b8ac:	str	w20, [sp, #760]
  44b8b0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  44b8b4:	mov	w19, w0
  44b8b8:	cbnz	w0, 44b864 <ASN1_generate_nconf@plt+0x2cef4>
  44b8bc:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  44b8c0:	str	w0, [sp, #208]
  44b8c4:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  44b8c8:	mov	x22, x0
  44b8cc:	ldr	x20, [x0]
  44b8d0:	cbz	x20, 44ba3c <ASN1_generate_nconf@plt+0x2d0cc>
  44b8d4:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44b8d8:	add	x26, x0, #0xfc8
  44b8dc:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44b8e0:	add	x0, x0, #0xf78
  44b8e4:	str	x0, [sp, #112]
  44b8e8:	adrp	x27, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44b8ec:	ldr	x1, [x26, #2128]
  44b8f0:	str	x1, [sp, #224]
  44b8f4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b8f8:	add	x1, x1, #0x9f8
  44b8fc:	ldr	x0, [x26, #2112]
  44b900:	str	x1, [sp, #168]
  44b904:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b908:	add	x1, x1, #0x6e0
  44b90c:	str	x0, [sp, #216]
  44b910:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b914:	add	x0, x0, #0x9f0
  44b918:	str	x1, [sp, #240]
  44b91c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b920:	add	x1, x1, #0x6e8
  44b924:	str	x0, [sp, #152]
  44b928:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44b92c:	add	x0, x0, #0xbf0
  44b930:	str	x1, [sp, #256]
  44b934:	ldr	x1, [sp, #128]
  44b938:	str	x0, [sp, #232]
  44b93c:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44b940:	add	x0, x0, #0xb50
  44b944:	str	x0, [sp, #248]
  44b948:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b94c:	add	x0, x0, #0xa00
  44b950:	add	x27, x27, #0xd00
  44b954:	add	x21, x1, #0x230
  44b958:	add	x28, x1, #0x2a0
  44b95c:	str	x0, [sp, #264]
  44b960:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44b964:	add	x0, x0, #0xa08
  44b968:	str	x0, [sp, #272]
  44b96c:	add	x0, x1, #0x2d0
  44b970:	str	x0, [sp, #184]
  44b974:	str	w19, [sp, #284]
  44b978:	ldr	x0, [sp, #128]
  44b97c:	mov	x1, x27
  44b980:	add	x19, x0, #0x10
  44b984:	b	44b98c <ASN1_generate_nconf@plt+0x2d01c>
  44b988:	ldr	x1, [x19]
  44b98c:	mov	x0, x20
  44b990:	bl	41d250 <strcmp@plt>
  44b994:	cbz	w0, 44da84 <ASN1_generate_nconf@plt+0x2f114>
  44b998:	add	x19, x19, #0x10
  44b99c:	cmp	x19, x21
  44b9a0:	b.ne	44b988 <ASN1_generate_nconf@plt+0x2d018>  // b.any
  44b9a4:	ldr	x1, [sp, #112]
  44b9a8:	mov	x0, x20
  44b9ac:	bl	41d250 <strcmp@plt>
  44b9b0:	cbz	w0, 44da98 <ASN1_generate_nconf@plt+0x2f128>
  44b9b4:	ldr	x1, [sp, #152]
  44b9b8:	mov	x0, x20
  44b9bc:	bl	41d250 <strcmp@plt>
  44b9c0:	cbz	w0, 44daa4 <ASN1_generate_nconf@plt+0x2f134>
  44b9c4:	ldr	x1, [sp, #168]
  44b9c8:	mov	x0, x20
  44b9cc:	bl	41d250 <strcmp@plt>
  44b9d0:	cbz	w0, 44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44b9d4:	ldr	x1, [sp, #232]
  44b9d8:	mov	x0, x20
  44b9dc:	mov	x19, x21
  44b9e0:	bl	41d250 <strcmp@plt>
  44b9e4:	ldr	x1, [sp, #240]
  44b9e8:	cbnz	w0, 44b9f4 <ASN1_generate_nconf@plt+0x2d084>
  44b9ec:	b	44dabc <ASN1_generate_nconf@plt+0x2f14c>
  44b9f0:	ldr	x1, [x19]
  44b9f4:	mov	x0, x20
  44b9f8:	bl	41d250 <strcmp@plt>
  44b9fc:	cbz	w0, 44dad4 <ASN1_generate_nconf@plt+0x2f164>
  44ba00:	add	x19, x19, #0x10
  44ba04:	cmp	x19, x28
  44ba08:	b.ne	44b9f0 <ASN1_generate_nconf@plt+0x2d080>  // b.any
  44ba0c:	ldr	x1, [sp, #248]
  44ba10:	mov	x0, x20
  44ba14:	bl	41d250 <strcmp@plt>
  44ba18:	cbnz	w0, 44dae8 <ASN1_generate_nconf@plt+0x2f178>
  44ba1c:	mov	x0, #0x100000001           	// #4294967297
  44ba20:	str	x0, [sp, #320]
  44ba24:	mov	w0, #0x1                   	// #1
  44ba28:	str	w0, [sp, #328]
  44ba2c:	nop
  44ba30:	ldr	x20, [x22, #8]!
  44ba34:	cbnz	x20, 44b978 <ASN1_generate_nconf@plt+0x2d008>
  44ba38:	ldr	w19, [sp, #284]
  44ba3c:	cbz	w24, 44dc3c <ASN1_generate_nconf@plt+0x2f2cc>
  44ba40:	ldr	x0, [sp, #136]
  44ba44:	cbz	x0, 44e4ac <ASN1_generate_nconf@plt+0x2fb3c>
  44ba48:	ldr	x0, [sp, #136]
  44ba4c:	bl	419e40 <EVP_CIPHER_flags@plt>
  44ba50:	tbz	w0, #21, 44dc68 <ASN1_generate_nconf@plt+0x2f2f8>
  44ba54:	ldr	w0, [sp, #144]
  44ba58:	cbnz	w0, 44dc4c <ASN1_generate_nconf@plt+0x2f2dc>
  44ba5c:	ldr	w0, [sp, #280]
  44ba60:	cbz	w0, 44dc60 <ASN1_generate_nconf@plt+0x2f2f0>
  44ba64:	mov	w1, w0
  44ba68:	mov	x0, x1
  44ba6c:	bl	41e710 <ASYNC_init_thread@plt>
  44ba70:	str	w0, [sp, #152]
  44ba74:	cbz	w0, 44e570 <ASN1_generate_nconf@plt+0x2fc00>
  44ba78:	ldr	w27, [sp, #280]
  44ba7c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ba80:	add	x1, x1, #0xb50
  44ba84:	adrp	x22, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ba88:	cmp	w27, #0x0
  44ba8c:	add	x22, x22, #0xba0
  44ba90:	csinc	w20, w27, wzr, ne  // ne = any
  44ba94:	str	w20, [sp, #256]
  44ba98:	add	w0, w20, w20, lsl #1
  44ba9c:	lsl	w0, w0, #8
  44baa0:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44baa4:	mov	w2, #0x300                 	// #768
  44baa8:	add	x3, x0, #0x8
  44baac:	mov	x28, x0
  44bab0:	mov	x23, x3
  44bab4:	umull	x2, w20, w2
  44bab8:	mov	w1, #0x0                   	// #0
  44babc:	str	x2, [sp, #168]
  44bac0:	mov	x20, x2
  44bac4:	str	x3, [sp, #248]
  44bac8:	bl	41e7a0 <memset@plt>
  44bacc:	str	w19, [sp, #112]
  44bad0:	ldr	w0, [sp, #120]
  44bad4:	mov	x2, x20
  44bad8:	mov	x19, x23
  44badc:	adrp	x20, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44bae0:	sub	w21, w0, #0x1
  44bae4:	add	x20, x20, #0xb90
  44bae8:	add	x0, x2, #0x8
  44baec:	lsl	x21, x21, #2
  44baf0:	add	x0, x0, x28
  44baf4:	str	x0, [sp, #200]
  44baf8:	cbz	w27, 44bb08 <ASN1_generate_nconf@plt+0x2d198>
  44bafc:	bl	41b500 <ASYNC_WAIT_CTX_new@plt>
  44bb00:	str	x0, [x19]
  44bb04:	cbz	x0, 44e444 <ASN1_generate_nconf@plt+0x2fad4>
  44bb08:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44bb0c:	mov	w2, #0x24                  	// #36
  44bb10:	adrp	x3, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44bb14:	mov	x1, x20
  44bb18:	ldr	x0, [x0, #4040]
  44bb1c:	add	x26, x3, #0xfc8
  44bb20:	ldr	w0, [x0, x21]
  44bb24:	cmp	w0, w2
  44bb28:	csel	w0, w0, w2, ge  // ge = tcont
  44bb2c:	add	w23, w0, #0x40
  44bb30:	mov	w0, w23
  44bb34:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44bb38:	str	x0, [x19, #24]
  44bb3c:	mov	x1, x20
  44bb40:	mov	w0, w23
  44bb44:	sxtw	x23, w23
  44bb48:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44bb4c:	mov	x1, x0
  44bb50:	ldr	x0, [x19, #24]
  44bb54:	str	x1, [x19, #32]
  44bb58:	mov	x2, x23
  44bb5c:	mov	w1, #0x0                   	// #0
  44bb60:	bl	41e7a0 <memset@plt>
  44bb64:	ldr	x0, [x19, #32]
  44bb68:	mov	x2, x23
  44bb6c:	mov	w1, #0x0                   	// #0
  44bb70:	bl	41e7a0 <memset@plt>
  44bb74:	ldp	x0, x2, [x19, #24]
  44bb78:	mov	x1, x22
  44bb7c:	ldrsw	x4, [sp, #296]
  44bb80:	add	x2, x2, x4
  44bb84:	add	x0, x0, x4
  44bb88:	stp	x0, x2, [x19, #8]
  44bb8c:	mov	w0, #0x100                 	// #256
  44bb90:	add	x19, x19, #0x300
  44bb94:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44bb98:	stur	x0, [x19, #-240]
  44bb9c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44bba0:	mov	w0, #0x100                 	// #256
  44bba4:	add	x1, x1, #0xbb0
  44bba8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44bbac:	stur	x0, [x19, #-232]
  44bbb0:	ldr	x0, [sp, #200]
  44bbb4:	cmp	x0, x19
  44bbb8:	b.ne	44baf8 <ASN1_generate_nconf@plt+0x2d188>  // b.any
  44bbbc:	ldr	w0, [sp, #176]
  44bbc0:	ldr	w19, [sp, #112]
  44bbc4:	cbnz	w0, 44de6c <ASN1_generate_nconf@plt+0x2f4fc>
  44bbc8:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44bbcc:	add	x20, x20, #0xa70
  44bbd0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44bbd4:	str	x0, [sp, #112]
  44bbd8:	ldr	x0, [sp, #192]
  44bbdc:	mov	w1, #0x0                   	// #0
  44bbe0:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  44bbe4:	str	x0, [sp, #176]
  44bbe8:	ldr	w1, [sp, #760]
  44bbec:	ldr	w0, [sp, #208]
  44bbf0:	orr	w1, w0, w1
  44bbf4:	cbz	w1, 44dde4 <ASN1_generate_nconf@plt+0x2f474>
  44bbf8:	add	x0, sp, #0x2a0
  44bbfc:	str	x0, [sp, #224]
  44bc00:	ldr	x1, [sp, #224]
  44bc04:	mov	x0, x1
  44bc08:	add	x2, x1, #0x7c
  44bc0c:	mov	w1, #0x0                   	// #0
  44bc10:	ldr	w3, [x0], #4
  44bc14:	cmp	w3, #0x0
  44bc18:	cinc	w1, w1, ne  // ne = any
  44bc1c:	cmp	x2, x0
  44bc20:	b.ne	44bc10 <ASN1_generate_nconf@plt+0x2d2a0>  // b.any
  44bc24:	ldr	w0, [x26, #2464]
  44bc28:	str	w1, [sp, #240]
  44bc2c:	ldr	w1, [x20, #1452]
  44bc30:	orr	w0, w0, w1
  44bc34:	cbz	w0, 44e888 <ASN1_generate_nconf@plt+0x2ff18>
  44bc38:	ldr	x0, [sp, #168]
  44bc3c:	add	x22, x28, #0x48
  44bc40:	add	x27, sp, #0x948
  44bc44:	add	x21, x0, #0x48
  44bc48:	add	x0, x28, x21
  44bc4c:	str	x0, [sp, #192]
  44bc50:	ldr	x0, [sp, #128]
  44bc54:	add	x23, x0, #0x648
  44bc58:	add	x0, x0, #0x680
  44bc5c:	str	x0, [sp, #184]
  44bc60:	ldr	w0, [sp, #304]
  44bc64:	cmp	w0, #0x2
  44bc68:	b.gt	44bcc0 <ASN1_generate_nconf@plt+0x2d350>
  44bc6c:	add	x0, x26, #0x860
  44bc70:	mov	x21, #0x0                   	// #0
  44bc74:	mov	w2, #0x13e                 	// #318
  44bc78:	b	44bc88 <ASN1_generate_nconf@plt+0x2d318>
  44bc7c:	ldr	x1, [sp, #184]
  44bc80:	ldr	x0, [x23, x21, lsl #3]
  44bc84:	ldr	w2, [x1, x21, lsl #2]
  44bc88:	sxtw	x2, w2
  44bc8c:	mov	x1, x27
  44bc90:	str	x0, [sp, #2376]
  44bc94:	mov	x0, #0x0                   	// #0
  44bc98:	bl	41a160 <d2i_RSAPrivateKey@plt>
  44bc9c:	str	x0, [x22, x21, lsl #3]
  44bca0:	cbz	x0, 44dc9c <ASN1_generate_nconf@plt+0x2f32c>
  44bca4:	add	x21, x21, #0x1
  44bca8:	cmp	x21, #0x7
  44bcac:	b.ne	44bc7c <ASN1_generate_nconf@plt+0x2d30c>  // b.any
  44bcb0:	ldr	x0, [sp, #192]
  44bcb4:	add	x22, x22, #0x300
  44bcb8:	cmp	x0, x22
  44bcbc:	b.ne	44bc60 <ASN1_generate_nconf@plt+0x2d2f0>  // b.any
  44bcc0:	ldr	x0, [sp, #168]
  44bcc4:	add	x21, x28, #0x80
  44bcc8:	str	x21, [sp, #192]
  44bccc:	add	x22, x0, #0x80
  44bcd0:	add	x22, x28, x22
  44bcd4:	mov	w0, #0x200                 	// #512
  44bcd8:	bl	44b568 <ASN1_generate_nconf@plt+0x2cbf8>
  44bcdc:	str	x0, [x21]
  44bce0:	mov	w0, #0x400                 	// #1024
  44bce4:	bl	44b568 <ASN1_generate_nconf@plt+0x2cbf8>
  44bce8:	str	x0, [x21, #8]
  44bcec:	mov	w0, #0x800                 	// #2048
  44bcf0:	bl	44b568 <ASN1_generate_nconf@plt+0x2cbf8>
  44bcf4:	str	x0, [x21, #16]
  44bcf8:	add	x21, x21, #0x300
  44bcfc:	cmp	x22, x21
  44bd00:	b.ne	44bcd4 <ASN1_generate_nconf@plt+0x2d364>  // b.any
  44bd04:	add	x1, x20, #0x428
  44bd08:	add	x0, x26, #0x9a8
  44bd0c:	bl	41bb80 <DES_set_key_unchecked@plt>
  44bd10:	add	x23, sp, #0x718
  44bd14:	ldr	x22, [sp, #128]
  44bd18:	add	x1, x20, #0x3a8
  44bd1c:	add	x0, x26, #0x9b0
  44bd20:	bl	41bb80 <DES_set_key_unchecked@plt>
  44bd24:	add	x21, x22, #0x6a0
  44bd28:	add	x1, x20, #0x328
  44bd2c:	add	x0, x26, #0x9b8
  44bd30:	bl	41bb80 <DES_set_key_unchecked@plt>
  44bd34:	add	x2, x20, #0x228
  44bd38:	mov	w1, #0x80                  	// #128
  44bd3c:	mov	x0, x21
  44bd40:	bl	41b840 <AES_set_encrypt_key@plt>
  44bd44:	add	x2, x20, #0x130
  44bd48:	mov	w1, #0xc0                  	// #192
  44bd4c:	add	x0, x22, #0x6b0
  44bd50:	bl	41b840 <AES_set_encrypt_key@plt>
  44bd54:	add	x2, x20, #0x38
  44bd58:	mov	w1, #0x100                 	// #256
  44bd5c:	add	x0, x22, #0x6c8
  44bd60:	bl	41b840 <AES_set_encrypt_key@plt>
  44bd64:	add	x2, sp, #0x600
  44bd68:	mov	w1, #0x80                  	// #128
  44bd6c:	mov	x0, x21
  44bd70:	bl	419f70 <Camellia_set_key@plt>
  44bd74:	add	x3, sp, #0x830
  44bd78:	mov	x2, x23
  44bd7c:	mov	w1, #0xc0                  	// #192
  44bd80:	add	x0, x22, #0x6e8
  44bd84:	str	x3, [sp, #184]
  44bd88:	bl	419f70 <Camellia_set_key@plt>
  44bd8c:	ldr	x2, [sp, #184]
  44bd90:	mov	w1, #0x100                 	// #256
  44bd94:	add	x0, x22, #0x700
  44bd98:	bl	419f70 <Camellia_set_key@plt>
  44bd9c:	mov	x0, x21
  44bda0:	add	x1, sp, #0x428
  44bda4:	bl	41cf30 <IDEA_set_encrypt_key@plt>
  44bda8:	mov	x0, x21
  44bdac:	add	x1, sp, #0x320
  44bdb0:	bl	41e7e0 <SEED_set_key@plt>
  44bdb4:	mov	x2, x21
  44bdb8:	add	x0, x20, #0x4a8
  44bdbc:	mov	w1, #0x10                  	// #16
  44bdc0:	bl	41d7f0 <RC4_set_key@plt>
  44bdc4:	mov	w3, #0x80                  	// #128
  44bdc8:	mov	x2, x21
  44bdcc:	add	x0, sp, #0x500
  44bdd0:	mov	w1, #0x10                  	// #16
  44bdd4:	bl	41c1a0 <RC2_set_key@plt>
  44bdd8:	mov	x2, x21
  44bddc:	mov	x0, x27
  44bde0:	mov	w1, #0x10                  	// #16
  44bde4:	bl	419580 <BF_set_key@plt>
  44bde8:	mov	x2, x21
  44bdec:	add	x0, sp, #0x3a0
  44bdf0:	mov	w1, #0x10                  	// #16
  44bdf4:	bl	41db80 <CAST_set_key@plt>
  44bdf8:	mov	w0, #0xe                   	// #14
  44bdfc:	adrp	x1, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44be00:	add	x1, x1, #0x500
  44be04:	bl	41bf30 <signal@plt>
  44be08:	ldr	w0, [sp, #676]
  44be0c:	cbz	w0, 44bea4 <ASN1_generate_nconf@plt+0x2d534>
  44be10:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44be14:	add	x21, x21, #0x738
  44be18:	stp	d8, d9, [sp, #96]
  44be1c:	mov	w0, #0x0                   	// #0
  44be20:	str	wzr, [x20, #4]
  44be24:	mov	x3, x26
  44be28:	mov	w2, w25
  44be2c:	ldr	x1, [x3], #8
  44be30:	ldr	w1, [x1, w0, uxtw #2]
  44be34:	ldr	x0, [x3, #8]
  44be38:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44be3c:	ldr	w1, [x26, #2464]
  44be40:	mov	w0, #0x0                   	// #0
  44be44:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44be48:	ldr	w0, [sp, #280]
  44be4c:	mov	x2, x28
  44be50:	mov	x1, x21
  44be54:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44be58:	mov	w22, w0
  44be5c:	ldr	w1, [x26, #2464]
  44be60:	mov	w0, #0x1                   	// #1
  44be64:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44be68:	fmov	d8, d0
  44be6c:	mov	w0, #0x0                   	// #0
  44be70:	bl	419c60 <alarm@plt>
  44be74:	fmov	d0, d8
  44be78:	ldr	w1, [x20, #4]
  44be7c:	mov	w0, #0x1                   	// #1
  44be80:	mov	w2, w22
  44be84:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44be88:	ldr	w0, [x20, #4]
  44be8c:	ldr	w1, [sp, #120]
  44be90:	add	w0, w0, #0x1
  44be94:	str	w0, [x20, #4]
  44be98:	cmp	w0, w1
  44be9c:	b.cc	44be24 <ASN1_generate_nconf@plt+0x2d4b4>  // b.lo, b.ul, b.last
  44bea0:	ldp	d8, d9, [sp, #96]
  44bea4:	ldr	w0, [sp, #680]
  44bea8:	cbz	w0, 44bf40 <ASN1_generate_nconf@plt+0x2d5d0>
  44beac:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44beb0:	add	x21, x21, #0x680
  44beb4:	stp	d8, d9, [sp, #96]
  44beb8:	mov	w0, #0x0                   	// #0
  44bebc:	str	wzr, [x20, #4]
  44bec0:	mov	x3, x26
  44bec4:	mov	w2, w25
  44bec8:	ldr	x1, [x3], #8
  44becc:	ldr	w1, [x1, w0, uxtw #2]
  44bed0:	ldr	x0, [x3, #16]
  44bed4:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44bed8:	ldr	w1, [x26, #2464]
  44bedc:	mov	w0, #0x0                   	// #0
  44bee0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44bee4:	ldr	w0, [sp, #280]
  44bee8:	mov	x2, x28
  44beec:	mov	x1, x21
  44bef0:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44bef4:	mov	w22, w0
  44bef8:	ldr	w1, [x26, #2464]
  44befc:	mov	w0, #0x1                   	// #1
  44bf00:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44bf04:	fmov	d8, d0
  44bf08:	mov	w0, #0x0                   	// #0
  44bf0c:	bl	419c60 <alarm@plt>
  44bf10:	fmov	d0, d8
  44bf14:	ldr	w1, [x20, #4]
  44bf18:	mov	w0, #0x2                   	// #2
  44bf1c:	mov	w2, w22
  44bf20:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44bf24:	ldr	w0, [x20, #4]
  44bf28:	ldr	w1, [sp, #120]
  44bf2c:	add	w0, w0, #0x1
  44bf30:	str	w0, [x20, #4]
  44bf34:	cmp	w0, w1
  44bf38:	b.cc	44bec0 <ASN1_generate_nconf@plt+0x2d550>  // b.lo, b.ul, b.last
  44bf3c:	ldp	d8, d9, [sp, #96]
  44bf40:	ldr	w0, [sp, #684]
  44bf44:	cbz	w0, 44bfdc <ASN1_generate_nconf@plt+0x2d66c>
  44bf48:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44bf4c:	add	x21, x21, #0x5f8
  44bf50:	stp	d8, d9, [sp, #96]
  44bf54:	mov	w0, #0x0                   	// #0
  44bf58:	str	wzr, [x20, #4]
  44bf5c:	mov	x3, x26
  44bf60:	mov	w2, w25
  44bf64:	ldr	x1, [x3], #8
  44bf68:	ldr	w1, [x1, w0, uxtw #2]
  44bf6c:	ldr	x0, [x3, #24]
  44bf70:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44bf74:	ldr	w1, [x26, #2464]
  44bf78:	mov	w0, #0x0                   	// #0
  44bf7c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44bf80:	ldr	w0, [sp, #280]
  44bf84:	mov	x2, x28
  44bf88:	mov	x1, x21
  44bf8c:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44bf90:	mov	w22, w0
  44bf94:	ldr	w1, [x26, #2464]
  44bf98:	mov	w0, #0x1                   	// #1
  44bf9c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44bfa0:	fmov	d8, d0
  44bfa4:	mov	w0, #0x0                   	// #0
  44bfa8:	bl	419c60 <alarm@plt>
  44bfac:	fmov	d0, d8
  44bfb0:	ldr	w1, [x20, #4]
  44bfb4:	mov	w0, #0x3                   	// #3
  44bfb8:	mov	w2, w22
  44bfbc:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44bfc0:	ldr	w0, [x20, #4]
  44bfc4:	ldr	w1, [sp, #120]
  44bfc8:	add	w0, w0, #0x1
  44bfcc:	str	w0, [x20, #4]
  44bfd0:	cmp	w0, w1
  44bfd4:	b.cc	44bf5c <ASN1_generate_nconf@plt+0x2d5ec>  // b.lo, b.ul, b.last
  44bfd8:	ldp	d8, d9, [sp, #96]
  44bfdc:	ldr	w0, [sp, #688]
  44bfe0:	cbz	w0, 44c0f8 <ASN1_generate_nconf@plt+0x2d788>
  44bfe4:	ldr	x0, [sp, #168]
  44bfe8:	add	x21, x28, #0x2f0
  44bfec:	mov	x22, x21
  44bff0:	stp	d8, d9, [sp, #96]
  44bff4:	add	x0, x0, #0x2f0
  44bff8:	add	x0, x28, x0
  44bffc:	str	x0, [sp, #208]
  44c000:	ldr	x0, [sp, #128]
  44c004:	add	x0, x0, #0x720
  44c008:	str	x0, [sp, #216]
  44c00c:	bl	419650 <HMAC_CTX_new@plt>
  44c010:	str	x0, [x22]
  44c014:	cbz	x0, 44ebe8 <ASN1_generate_nconf@plt+0x30278>
  44c018:	str	x0, [sp, #232]
  44c01c:	bl	41aca0 <EVP_md5@plt>
  44c020:	ldr	x1, [sp, #232]
  44c024:	mov	x3, x0
  44c028:	mov	x4, #0x0                   	// #0
  44c02c:	mov	w2, #0x10                  	// #16
  44c030:	mov	x0, x1
  44c034:	add	x22, x22, #0x300
  44c038:	ldr	x1, [sp, #216]
  44c03c:	bl	41d240 <HMAC_Init_ex@plt>
  44c040:	ldr	x0, [sp, #208]
  44c044:	cmp	x0, x22
  44c048:	b.ne	44c00c <ASN1_generate_nconf@plt+0x2d69c>  // b.any
  44c04c:	adrp	x0, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c050:	add	x0, x0, #0x548
  44c054:	str	wzr, [x20, #4]
  44c058:	str	x0, [sp, #216]
  44c05c:	mov	w0, #0x0                   	// #0
  44c060:	mov	x3, x26
  44c064:	mov	w2, w25
  44c068:	ldr	x1, [x3], #8
  44c06c:	ldr	w1, [x1, w0, uxtw #2]
  44c070:	ldr	x0, [x3, #32]
  44c074:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c078:	ldr	w1, [x26, #2464]
  44c07c:	mov	w0, #0x0                   	// #0
  44c080:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c084:	ldr	w0, [sp, #280]
  44c088:	mov	x2, x28
  44c08c:	ldr	x1, [sp, #216]
  44c090:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c094:	mov	w22, w0
  44c098:	ldr	w1, [x26, #2464]
  44c09c:	mov	w0, #0x1                   	// #1
  44c0a0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c0a4:	fmov	d8, d0
  44c0a8:	mov	w0, #0x0                   	// #0
  44c0ac:	bl	419c60 <alarm@plt>
  44c0b0:	fmov	d0, d8
  44c0b4:	ldr	w1, [x20, #4]
  44c0b8:	mov	w0, #0x4                   	// #4
  44c0bc:	mov	w2, w22
  44c0c0:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c0c4:	ldr	w0, [x20, #4]
  44c0c8:	ldr	w1, [sp, #120]
  44c0cc:	add	w0, w0, #0x1
  44c0d0:	str	w0, [x20, #4]
  44c0d4:	cmp	w0, w1
  44c0d8:	b.cc	44c060 <ASN1_generate_nconf@plt+0x2d6f0>  // b.lo, b.ul, b.last
  44c0dc:	ldr	x0, [x21]
  44c0e0:	add	x21, x21, #0x300
  44c0e4:	bl	41c770 <HMAC_CTX_free@plt>
  44c0e8:	ldr	x0, [sp, #208]
  44c0ec:	cmp	x0, x21
  44c0f0:	b.ne	44c0dc <ASN1_generate_nconf@plt+0x2d76c>  // b.any
  44c0f4:	ldp	d8, d9, [sp, #96]
  44c0f8:	ldr	w0, [sp, #692]
  44c0fc:	cbz	w0, 44c194 <ASN1_generate_nconf@plt+0x2d824>
  44c100:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c104:	add	x21, x21, #0x4c0
  44c108:	stp	d8, d9, [sp, #96]
  44c10c:	mov	w0, #0x0                   	// #0
  44c110:	str	wzr, [x20, #4]
  44c114:	mov	x3, x26
  44c118:	mov	w2, w25
  44c11c:	ldr	x1, [x3], #8
  44c120:	ldr	w1, [x1, w0, uxtw #2]
  44c124:	ldr	x0, [x3, #40]
  44c128:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c12c:	ldr	w1, [x26, #2464]
  44c130:	mov	w0, #0x0                   	// #0
  44c134:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c138:	ldr	w0, [sp, #280]
  44c13c:	mov	x2, x28
  44c140:	mov	x1, x21
  44c144:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c148:	mov	w22, w0
  44c14c:	ldr	w1, [x26, #2464]
  44c150:	mov	w0, #0x1                   	// #1
  44c154:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c158:	fmov	d8, d0
  44c15c:	mov	w0, #0x0                   	// #0
  44c160:	bl	419c60 <alarm@plt>
  44c164:	fmov	d0, d8
  44c168:	ldr	w1, [x20, #4]
  44c16c:	mov	w0, #0x5                   	// #5
  44c170:	mov	w2, w22
  44c174:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c178:	ldr	w0, [x20, #4]
  44c17c:	ldr	w1, [sp, #120]
  44c180:	add	w0, w0, #0x1
  44c184:	str	w0, [x20, #4]
  44c188:	cmp	w0, w1
  44c18c:	b.cc	44c114 <ASN1_generate_nconf@plt+0x2d7a4>  // b.lo, b.ul, b.last
  44c190:	ldp	d8, d9, [sp, #96]
  44c194:	ldr	w0, [sp, #764]
  44c198:	cbz	w0, 44c230 <ASN1_generate_nconf@plt+0x2d8c0>
  44c19c:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c1a0:	add	x21, x21, #0x438
  44c1a4:	stp	d8, d9, [sp, #96]
  44c1a8:	mov	w0, #0x0                   	// #0
  44c1ac:	str	wzr, [x20, #4]
  44c1b0:	mov	x3, x26
  44c1b4:	mov	w2, w25
  44c1b8:	ldr	x1, [x3], #8
  44c1bc:	ldr	w1, [x1, w0, uxtw #2]
  44c1c0:	ldr	x0, [x3, #184]
  44c1c4:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c1c8:	ldr	w1, [x26, #2464]
  44c1cc:	mov	w0, #0x0                   	// #0
  44c1d0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c1d4:	ldr	w0, [sp, #280]
  44c1d8:	mov	x2, x28
  44c1dc:	mov	x1, x21
  44c1e0:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c1e4:	mov	w22, w0
  44c1e8:	ldr	w1, [x26, #2464]
  44c1ec:	mov	w0, #0x1                   	// #1
  44c1f0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c1f4:	fmov	d8, d0
  44c1f8:	mov	w0, #0x0                   	// #0
  44c1fc:	bl	419c60 <alarm@plt>
  44c200:	fmov	d0, d8
  44c204:	ldr	w1, [x20, #4]
  44c208:	mov	w0, #0x17                  	// #23
  44c20c:	mov	w2, w22
  44c210:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c214:	ldr	w0, [x20, #4]
  44c218:	ldr	w1, [sp, #120]
  44c21c:	add	w0, w0, #0x1
  44c220:	str	w0, [x20, #4]
  44c224:	cmp	w0, w1
  44c228:	b.cc	44c1b0 <ASN1_generate_nconf@plt+0x2d840>  // b.lo, b.ul, b.last
  44c22c:	ldp	d8, d9, [sp, #96]
  44c230:	ldr	w0, [sp, #768]
  44c234:	cbz	w0, 44c2cc <ASN1_generate_nconf@plt+0x2d95c>
  44c238:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c23c:	add	x21, x21, #0x3b0
  44c240:	stp	d8, d9, [sp, #96]
  44c244:	mov	w0, #0x0                   	// #0
  44c248:	str	wzr, [x20, #4]
  44c24c:	mov	x3, x26
  44c250:	mov	w2, w25
  44c254:	ldr	x1, [x3], #8
  44c258:	ldr	w1, [x1, w0, uxtw #2]
  44c25c:	ldr	x0, [x3, #192]
  44c260:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c264:	ldr	w1, [x26, #2464]
  44c268:	mov	w0, #0x0                   	// #0
  44c26c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c270:	ldr	w0, [sp, #280]
  44c274:	mov	x2, x28
  44c278:	mov	x1, x21
  44c27c:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c280:	mov	w22, w0
  44c284:	ldr	w1, [x26, #2464]
  44c288:	mov	w0, #0x1                   	// #1
  44c28c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c290:	fmov	d8, d0
  44c294:	mov	w0, #0x0                   	// #0
  44c298:	bl	419c60 <alarm@plt>
  44c29c:	fmov	d0, d8
  44c2a0:	ldr	w1, [x20, #4]
  44c2a4:	mov	w0, #0x18                  	// #24
  44c2a8:	mov	w2, w22
  44c2ac:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c2b0:	ldr	w0, [x20, #4]
  44c2b4:	ldr	w1, [sp, #120]
  44c2b8:	add	w0, w0, #0x1
  44c2bc:	str	w0, [x20, #4]
  44c2c0:	cmp	w0, w1
  44c2c4:	b.cc	44c24c <ASN1_generate_nconf@plt+0x2d8dc>  // b.lo, b.ul, b.last
  44c2c8:	ldp	d8, d9, [sp, #96]
  44c2cc:	ldr	w0, [sp, #772]
  44c2d0:	cbz	w0, 44c368 <ASN1_generate_nconf@plt+0x2d9f8>
  44c2d4:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c2d8:	add	x21, x21, #0x328
  44c2dc:	stp	d8, d9, [sp, #96]
  44c2e0:	mov	w0, #0x0                   	// #0
  44c2e4:	str	wzr, [x20, #4]
  44c2e8:	mov	x3, x26
  44c2ec:	mov	w2, w25
  44c2f0:	ldr	x1, [x3], #8
  44c2f4:	ldr	w1, [x1, w0, uxtw #2]
  44c2f8:	ldr	x0, [x3, #200]
  44c2fc:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c300:	ldr	w1, [x26, #2464]
  44c304:	mov	w0, #0x0                   	// #0
  44c308:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c30c:	ldr	w0, [sp, #280]
  44c310:	mov	x2, x28
  44c314:	mov	x1, x21
  44c318:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c31c:	mov	w22, w0
  44c320:	ldr	w1, [x26, #2464]
  44c324:	mov	w0, #0x1                   	// #1
  44c328:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c32c:	fmov	d8, d0
  44c330:	mov	w0, #0x0                   	// #0
  44c334:	bl	419c60 <alarm@plt>
  44c338:	fmov	d0, d8
  44c33c:	ldr	w1, [x20, #4]
  44c340:	mov	w0, #0x19                  	// #25
  44c344:	mov	w2, w22
  44c348:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c34c:	ldr	w0, [x20, #4]
  44c350:	ldr	w1, [sp, #120]
  44c354:	add	w0, w0, #0x1
  44c358:	str	w0, [x20, #4]
  44c35c:	cmp	w0, w1
  44c360:	b.cc	44c2e8 <ASN1_generate_nconf@plt+0x2d978>  // b.lo, b.ul, b.last
  44c364:	ldp	d8, d9, [sp, #96]
  44c368:	ldr	w0, [sp, #696]
  44c36c:	cbz	w0, 44c404 <ASN1_generate_nconf@plt+0x2da94>
  44c370:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c374:	add	x21, x21, #0x270
  44c378:	stp	d8, d9, [sp, #96]
  44c37c:	mov	w0, #0x0                   	// #0
  44c380:	str	wzr, [x20, #4]
  44c384:	mov	x3, x26
  44c388:	mov	w2, w25
  44c38c:	ldr	x1, [x3], #8
  44c390:	ldr	w1, [x1, w0, uxtw #2]
  44c394:	ldr	x0, [x3, #48]
  44c398:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c39c:	ldr	w1, [x26, #2464]
  44c3a0:	mov	w0, #0x0                   	// #0
  44c3a4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c3a8:	ldr	w0, [sp, #280]
  44c3ac:	mov	x2, x28
  44c3b0:	mov	x1, x21
  44c3b4:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c3b8:	mov	w22, w0
  44c3bc:	ldr	w1, [x26, #2464]
  44c3c0:	mov	w0, #0x1                   	// #1
  44c3c4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c3c8:	fmov	d8, d0
  44c3cc:	mov	w0, #0x0                   	// #0
  44c3d0:	bl	419c60 <alarm@plt>
  44c3d4:	fmov	d0, d8
  44c3d8:	ldr	w1, [x20, #4]
  44c3dc:	mov	w0, #0x6                   	// #6
  44c3e0:	mov	w2, w22
  44c3e4:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c3e8:	ldr	w0, [x20, #4]
  44c3ec:	ldr	w1, [sp, #120]
  44c3f0:	add	w0, w0, #0x1
  44c3f4:	str	w0, [x20, #4]
  44c3f8:	cmp	w0, w1
  44c3fc:	b.cc	44c384 <ASN1_generate_nconf@plt+0x2da14>  // b.lo, b.ul, b.last
  44c400:	ldp	d8, d9, [sp, #96]
  44c404:	ldr	w0, [sp, #700]
  44c408:	cbz	w0, 44c4a0 <ASN1_generate_nconf@plt+0x2db30>
  44c40c:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c410:	add	x21, x21, #0x1e0
  44c414:	stp	d8, d9, [sp, #96]
  44c418:	mov	w0, #0x0                   	// #0
  44c41c:	str	wzr, [x20, #4]
  44c420:	mov	x3, x26
  44c424:	mov	w2, w25
  44c428:	ldr	x1, [x3], #8
  44c42c:	ldr	w1, [x1, w0, uxtw #2]
  44c430:	ldr	x0, [x3, #56]
  44c434:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c438:	ldr	w1, [x26, #2464]
  44c43c:	mov	w0, #0x0                   	// #0
  44c440:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c444:	ldr	w0, [sp, #280]
  44c448:	mov	x2, x28
  44c44c:	mov	x1, x21
  44c450:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c454:	mov	w22, w0
  44c458:	ldr	w1, [x26, #2464]
  44c45c:	mov	w0, #0x1                   	// #1
  44c460:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c464:	fmov	d8, d0
  44c468:	mov	w0, #0x0                   	// #0
  44c46c:	bl	419c60 <alarm@plt>
  44c470:	fmov	d0, d8
  44c474:	ldr	w1, [x20, #4]
  44c478:	mov	w0, #0x7                   	// #7
  44c47c:	mov	w2, w22
  44c480:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c484:	ldr	w0, [x20, #4]
  44c488:	ldr	w1, [sp, #120]
  44c48c:	add	w0, w0, #0x1
  44c490:	str	w0, [x20, #4]
  44c494:	cmp	w0, w1
  44c498:	b.cc	44c420 <ASN1_generate_nconf@plt+0x2dab0>  // b.lo, b.ul, b.last
  44c49c:	ldp	d8, d9, [sp, #96]
  44c4a0:	ldr	w0, [sp, #704]
  44c4a4:	cbz	w0, 44c53c <ASN1_generate_nconf@plt+0x2dbcc>
  44c4a8:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c4ac:	add	x21, x21, #0x140
  44c4b0:	stp	d8, d9, [sp, #96]
  44c4b4:	mov	w0, #0x0                   	// #0
  44c4b8:	str	wzr, [x20, #4]
  44c4bc:	mov	x3, x26
  44c4c0:	mov	w2, w25
  44c4c4:	ldr	x1, [x3], #8
  44c4c8:	ldr	w1, [x1, w0, uxtw #2]
  44c4cc:	ldr	x0, [x3, #64]
  44c4d0:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c4d4:	ldr	w1, [x26, #2464]
  44c4d8:	mov	w0, #0x0                   	// #0
  44c4dc:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c4e0:	ldr	w0, [sp, #280]
  44c4e4:	mov	x2, x28
  44c4e8:	mov	x1, x21
  44c4ec:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c4f0:	mov	w22, w0
  44c4f4:	ldr	w1, [x26, #2464]
  44c4f8:	mov	w0, #0x1                   	// #1
  44c4fc:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c500:	fmov	d8, d0
  44c504:	mov	w0, #0x0                   	// #0
  44c508:	bl	419c60 <alarm@plt>
  44c50c:	fmov	d0, d8
  44c510:	ldr	w1, [x20, #4]
  44c514:	mov	w0, #0x8                   	// #8
  44c518:	mov	w2, w22
  44c51c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c520:	ldr	w0, [x20, #4]
  44c524:	ldr	w1, [sp, #120]
  44c528:	add	w0, w0, #0x1
  44c52c:	str	w0, [x20, #4]
  44c530:	cmp	w0, w1
  44c534:	b.cc	44c4bc <ASN1_generate_nconf@plt+0x2db4c>  // b.lo, b.ul, b.last
  44c538:	ldp	d8, d9, [sp, #96]
  44c53c:	ldr	w0, [sp, #708]
  44c540:	cbz	w0, 44c5d8 <ASN1_generate_nconf@plt+0x2dc68>
  44c544:	adrp	x21, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44c548:	add	x21, x21, #0x90
  44c54c:	stp	d8, d9, [sp, #96]
  44c550:	mov	w0, #0x0                   	// #0
  44c554:	str	wzr, [x20, #4]
  44c558:	mov	x3, x26
  44c55c:	mov	w2, w25
  44c560:	ldr	x1, [x3], #8
  44c564:	ldr	w1, [x1, w0, uxtw #2]
  44c568:	ldr	x0, [x3, #72]
  44c56c:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c570:	ldr	w1, [x26, #2464]
  44c574:	mov	w0, #0x0                   	// #0
  44c578:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c57c:	ldr	w0, [sp, #280]
  44c580:	mov	x2, x28
  44c584:	mov	x1, x21
  44c588:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c58c:	mov	w22, w0
  44c590:	ldr	w1, [x26, #2464]
  44c594:	mov	w0, #0x1                   	// #1
  44c598:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c59c:	fmov	d8, d0
  44c5a0:	mov	w0, #0x0                   	// #0
  44c5a4:	bl	419c60 <alarm@plt>
  44c5a8:	fmov	d0, d8
  44c5ac:	ldr	w1, [x20, #4]
  44c5b0:	mov	w0, #0x9                   	// #9
  44c5b4:	mov	w2, w22
  44c5b8:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c5bc:	ldr	w0, [x20, #4]
  44c5c0:	ldr	w1, [sp, #120]
  44c5c4:	add	w0, w0, #0x1
  44c5c8:	str	w0, [x20, #4]
  44c5cc:	cmp	w0, w1
  44c5d0:	b.cc	44c558 <ASN1_generate_nconf@plt+0x2dbe8>  // b.lo, b.ul, b.last
  44c5d4:	ldp	d8, d9, [sp, #96]
  44c5d8:	ldr	w0, [sp, #736]
  44c5dc:	cbz	w0, 44c674 <ASN1_generate_nconf@plt+0x2dd04>
  44c5e0:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c5e4:	add	x21, x21, #0xff0
  44c5e8:	stp	d8, d9, [sp, #96]
  44c5ec:	mov	w0, #0x0                   	// #0
  44c5f0:	str	wzr, [x20, #4]
  44c5f4:	mov	x3, x26
  44c5f8:	mov	w2, w25
  44c5fc:	ldr	x1, [x3], #8
  44c600:	ldr	w1, [x1, w0, uxtw #2]
  44c604:	ldr	x0, [x3, #128]
  44c608:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c60c:	ldr	w1, [x26, #2464]
  44c610:	mov	w0, #0x0                   	// #0
  44c614:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c618:	ldr	w0, [sp, #280]
  44c61c:	mov	x2, x28
  44c620:	mov	x1, x21
  44c624:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c628:	mov	w22, w0
  44c62c:	ldr	w1, [x26, #2464]
  44c630:	mov	w0, #0x1                   	// #1
  44c634:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c638:	fmov	d8, d0
  44c63c:	mov	w0, #0x0                   	// #0
  44c640:	bl	419c60 <alarm@plt>
  44c644:	fmov	d0, d8
  44c648:	ldr	w1, [x20, #4]
  44c64c:	mov	w0, #0x10                  	// #16
  44c650:	mov	w2, w22
  44c654:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c658:	ldr	w0, [x20, #4]
  44c65c:	ldr	w1, [sp, #120]
  44c660:	add	w0, w0, #0x1
  44c664:	str	w0, [x20, #4]
  44c668:	cmp	w0, w1
  44c66c:	b.cc	44c5f4 <ASN1_generate_nconf@plt+0x2dc84>  // b.lo, b.ul, b.last
  44c670:	ldp	d8, d9, [sp, #96]
  44c674:	ldr	w0, [sp, #740]
  44c678:	cbz	w0, 44c710 <ASN1_generate_nconf@plt+0x2dda0>
  44c67c:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c680:	add	x21, x21, #0xf50
  44c684:	stp	d8, d9, [sp, #96]
  44c688:	mov	w0, #0x0                   	// #0
  44c68c:	str	wzr, [x20, #4]
  44c690:	mov	x3, x26
  44c694:	mov	w2, w25
  44c698:	ldr	x1, [x3], #8
  44c69c:	ldr	w1, [x1, w0, uxtw #2]
  44c6a0:	ldr	x0, [x3, #136]
  44c6a4:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c6a8:	ldr	w1, [x26, #2464]
  44c6ac:	mov	w0, #0x0                   	// #0
  44c6b0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c6b4:	ldr	w0, [sp, #280]
  44c6b8:	mov	x2, x28
  44c6bc:	mov	x1, x21
  44c6c0:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c6c4:	mov	w22, w0
  44c6c8:	ldr	w1, [x26, #2464]
  44c6cc:	mov	w0, #0x1                   	// #1
  44c6d0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c6d4:	fmov	d8, d0
  44c6d8:	mov	w0, #0x0                   	// #0
  44c6dc:	bl	419c60 <alarm@plt>
  44c6e0:	fmov	d0, d8
  44c6e4:	ldr	w1, [x20, #4]
  44c6e8:	mov	w0, #0x11                  	// #17
  44c6ec:	mov	w2, w22
  44c6f0:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c6f4:	ldr	w0, [x20, #4]
  44c6f8:	ldr	w1, [sp, #120]
  44c6fc:	add	w0, w0, #0x1
  44c700:	str	w0, [x20, #4]
  44c704:	cmp	w0, w1
  44c708:	b.cc	44c690 <ASN1_generate_nconf@plt+0x2dd20>  // b.lo, b.ul, b.last
  44c70c:	ldp	d8, d9, [sp, #96]
  44c710:	ldr	w0, [sp, #744]
  44c714:	cbz	w0, 44c7ac <ASN1_generate_nconf@plt+0x2de3c>
  44c718:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c71c:	add	x21, x21, #0xeb0
  44c720:	stp	d8, d9, [sp, #96]
  44c724:	mov	w0, #0x0                   	// #0
  44c728:	str	wzr, [x20, #4]
  44c72c:	mov	x3, x26
  44c730:	mov	w2, w25
  44c734:	ldr	x1, [x3], #8
  44c738:	ldr	w1, [x1, w0, uxtw #2]
  44c73c:	ldr	x0, [x3, #144]
  44c740:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c744:	ldr	w1, [x26, #2464]
  44c748:	mov	w0, #0x0                   	// #0
  44c74c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c750:	ldr	w0, [sp, #280]
  44c754:	mov	x2, x28
  44c758:	mov	x1, x21
  44c75c:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c760:	mov	w22, w0
  44c764:	ldr	w1, [x26, #2464]
  44c768:	mov	w0, #0x1                   	// #1
  44c76c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c770:	fmov	d8, d0
  44c774:	mov	w0, #0x0                   	// #0
  44c778:	bl	419c60 <alarm@plt>
  44c77c:	fmov	d0, d8
  44c780:	ldr	w1, [x20, #4]
  44c784:	mov	w0, #0x12                  	// #18
  44c788:	mov	w2, w22
  44c78c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c790:	ldr	w0, [x20, #4]
  44c794:	ldr	w1, [sp, #120]
  44c798:	add	w0, w0, #0x1
  44c79c:	str	w0, [x20, #4]
  44c7a0:	cmp	w0, w1
  44c7a4:	b.cc	44c72c <ASN1_generate_nconf@plt+0x2ddbc>  // b.lo, b.ul, b.last
  44c7a8:	ldp	d8, d9, [sp, #96]
  44c7ac:	ldr	w0, [sp, #776]
  44c7b0:	cbz	w0, 44c848 <ASN1_generate_nconf@plt+0x2ded8>
  44c7b4:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c7b8:	add	x21, x21, #0xe10
  44c7bc:	stp	d8, d9, [sp, #96]
  44c7c0:	mov	w0, #0x0                   	// #0
  44c7c4:	str	wzr, [x20, #4]
  44c7c8:	mov	x3, x26
  44c7cc:	mov	w2, w25
  44c7d0:	ldr	x1, [x3], #8
  44c7d4:	ldr	w1, [x1, w0, uxtw #2]
  44c7d8:	ldr	x0, [x3, #208]
  44c7dc:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c7e0:	ldr	w1, [x26, #2464]
  44c7e4:	mov	w0, #0x0                   	// #0
  44c7e8:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c7ec:	ldr	w0, [sp, #280]
  44c7f0:	mov	x2, x28
  44c7f4:	mov	x1, x21
  44c7f8:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c7fc:	mov	w22, w0
  44c800:	ldr	w1, [x26, #2464]
  44c804:	mov	w0, #0x1                   	// #1
  44c808:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c80c:	fmov	d8, d0
  44c810:	mov	w0, #0x0                   	// #0
  44c814:	bl	419c60 <alarm@plt>
  44c818:	fmov	d0, d8
  44c81c:	ldr	w1, [x20, #4]
  44c820:	mov	w0, #0x1a                  	// #26
  44c824:	mov	w2, w22
  44c828:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c82c:	ldr	w0, [x20, #4]
  44c830:	ldr	w1, [sp, #120]
  44c834:	add	w0, w0, #0x1
  44c838:	str	w0, [x20, #4]
  44c83c:	cmp	w0, w1
  44c840:	b.cc	44c7c8 <ASN1_generate_nconf@plt+0x2de58>  // b.lo, b.ul, b.last
  44c844:	ldp	d8, d9, [sp, #96]
  44c848:	ldr	w0, [sp, #780]
  44c84c:	cbz	w0, 44c8e4 <ASN1_generate_nconf@plt+0x2df74>
  44c850:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c854:	add	x21, x21, #0xd70
  44c858:	stp	d8, d9, [sp, #96]
  44c85c:	mov	w0, #0x0                   	// #0
  44c860:	str	wzr, [x20, #4]
  44c864:	mov	x3, x26
  44c868:	mov	w2, w25
  44c86c:	ldr	x1, [x3], #8
  44c870:	ldr	w1, [x1, w0, uxtw #2]
  44c874:	ldr	x0, [x3, #216]
  44c878:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c87c:	ldr	w1, [x26, #2464]
  44c880:	mov	w0, #0x0                   	// #0
  44c884:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c888:	ldr	w0, [sp, #280]
  44c88c:	mov	x2, x28
  44c890:	mov	x1, x21
  44c894:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c898:	mov	w22, w0
  44c89c:	ldr	w1, [x26, #2464]
  44c8a0:	mov	w0, #0x1                   	// #1
  44c8a4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c8a8:	fmov	d8, d0
  44c8ac:	mov	w0, #0x0                   	// #0
  44c8b0:	bl	419c60 <alarm@plt>
  44c8b4:	fmov	d0, d8
  44c8b8:	ldr	w1, [x20, #4]
  44c8bc:	mov	w0, #0x1b                  	// #27
  44c8c0:	mov	w2, w22
  44c8c4:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c8c8:	ldr	w0, [x20, #4]
  44c8cc:	ldr	w1, [sp, #120]
  44c8d0:	add	w0, w0, #0x1
  44c8d4:	str	w0, [x20, #4]
  44c8d8:	cmp	w0, w1
  44c8dc:	b.cc	44c864 <ASN1_generate_nconf@plt+0x2def4>  // b.lo, b.ul, b.last
  44c8e0:	ldp	d8, d9, [sp, #96]
  44c8e4:	ldr	w0, [sp, #784]
  44c8e8:	cbz	w0, 44c980 <ASN1_generate_nconf@plt+0x2e010>
  44c8ec:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44c8f0:	add	x21, x21, #0xcd0
  44c8f4:	stp	d8, d9, [sp, #96]
  44c8f8:	mov	w0, #0x0                   	// #0
  44c8fc:	str	wzr, [x20, #4]
  44c900:	mov	x3, x26
  44c904:	mov	w2, w25
  44c908:	ldr	x1, [x3], #8
  44c90c:	ldr	w1, [x1, w0, uxtw #2]
  44c910:	ldr	x0, [x3, #224]
  44c914:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44c918:	ldr	w1, [x26, #2464]
  44c91c:	mov	w0, #0x0                   	// #0
  44c920:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c924:	ldr	w0, [sp, #280]
  44c928:	mov	x2, x28
  44c92c:	mov	x1, x21
  44c930:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44c934:	mov	w22, w0
  44c938:	ldr	w1, [x26, #2464]
  44c93c:	mov	w0, #0x1                   	// #1
  44c940:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44c944:	fmov	d8, d0
  44c948:	mov	w0, #0x0                   	// #0
  44c94c:	bl	419c60 <alarm@plt>
  44c950:	fmov	d0, d8
  44c954:	ldr	w1, [x20, #4]
  44c958:	mov	w0, #0x1c                  	// #28
  44c95c:	mov	w2, w22
  44c960:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44c964:	ldr	w0, [x20, #4]
  44c968:	ldr	w1, [sp, #120]
  44c96c:	add	w0, w0, #0x1
  44c970:	str	w0, [x20, #4]
  44c974:	cmp	w0, w1
  44c978:	b.cc	44c900 <ASN1_generate_nconf@plt+0x2df90>  // b.lo, b.ul, b.last
  44c97c:	ldp	d8, d9, [sp, #96]
  44c980:	ldr	w0, [sp, #788]
  44c984:	cbz	w0, 44cadc <ASN1_generate_nconf@plt+0x2e16c>
  44c988:	ldr	x0, [sp, #168]
  44c98c:	add	x3, x28, #0x2f8
  44c990:	add	x6, x20, #0x228
  44c994:	adrp	x5, 41a000 <SSL_CONF_CTX_set_flags@plt>
  44c998:	add	x21, x0, #0x2f8
  44c99c:	add	x5, x5, #0x440
  44c9a0:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44c9a4:	mov	x22, x3
  44c9a8:	add	x0, x0, #0xd50
  44c9ac:	add	x21, x28, x21
  44c9b0:	stp	x0, x26, [sp, #208]
  44c9b4:	mov	x26, x23
  44c9b8:	mov	w23, w19
  44c9bc:	mov	x19, x6
  44c9c0:	str	x27, [sp, #232]
  44c9c4:	mov	x27, x20
  44c9c8:	mov	x20, x3
  44c9cc:	stp	d8, d9, [sp, #96]
  44c9d0:	mov	x1, x5
  44c9d4:	mov	x0, x19
  44c9d8:	bl	41c810 <CRYPTO_gcm128_new@plt>
  44c9dc:	ldr	x1, [sp, #208]
  44c9e0:	str	x0, [x22]
  44c9e4:	mov	x2, #0xc                   	// #12
  44c9e8:	add	x22, x22, #0x300
  44c9ec:	bl	41b690 <CRYPTO_gcm128_setiv@plt>
  44c9f0:	adrp	x0, 41a000 <SSL_CONF_CTX_set_flags@plt>
  44c9f4:	cmp	x21, x22
  44c9f8:	add	x5, x0, #0x440
  44c9fc:	b.ne	44c9d0 <ASN1_generate_nconf@plt+0x2e060>  // b.any
  44ca00:	mov	x3, x20
  44ca04:	mov	x20, x27
  44ca08:	mov	w19, w23
  44ca0c:	mov	x23, x26
  44ca10:	ldr	x27, [sp, #232]
  44ca14:	adrp	x0, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44ca18:	add	x0, x0, #0xc48
  44ca1c:	str	wzr, [x20, #4]
  44ca20:	ldr	x26, [sp, #216]
  44ca24:	stp	x0, x27, [sp, #208]
  44ca28:	mov	x27, x23
  44ca2c:	mov	w23, w19
  44ca30:	mov	x19, x3
  44ca34:	mov	w0, #0x0                   	// #0
  44ca38:	mov	x4, x26
  44ca3c:	mov	w2, w25
  44ca40:	ldr	x1, [x4], #8
  44ca44:	ldr	w1, [x1, w0, uxtw #2]
  44ca48:	ldr	x0, [x4, #232]
  44ca4c:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44ca50:	ldr	w1, [x26, #2464]
  44ca54:	mov	w0, #0x0                   	// #0
  44ca58:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44ca5c:	ldr	w0, [sp, #280]
  44ca60:	mov	x2, x28
  44ca64:	ldr	x1, [sp, #208]
  44ca68:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44ca6c:	mov	w22, w0
  44ca70:	ldr	w1, [x26, #2464]
  44ca74:	mov	w0, #0x1                   	// #1
  44ca78:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44ca7c:	fmov	d8, d0
  44ca80:	mov	w0, #0x0                   	// #0
  44ca84:	bl	419c60 <alarm@plt>
  44ca88:	fmov	d0, d8
  44ca8c:	ldr	w1, [x20, #4]
  44ca90:	mov	w0, #0x1d                  	// #29
  44ca94:	mov	w2, w22
  44ca98:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44ca9c:	ldr	w0, [x20, #4]
  44caa0:	ldr	w1, [sp, #120]
  44caa4:	add	w0, w0, #0x1
  44caa8:	str	w0, [x20, #4]
  44caac:	cmp	w0, w1
  44cab0:	b.cc	44ca38 <ASN1_generate_nconf@plt+0x2e0c8>  // b.lo, b.ul, b.last
  44cab4:	mov	x22, x19
  44cab8:	mov	w19, w23
  44cabc:	mov	x23, x27
  44cac0:	ldr	x27, [sp, #216]
  44cac4:	ldr	x0, [x22]
  44cac8:	add	x22, x22, #0x300
  44cacc:	bl	41d7b0 <CRYPTO_gcm128_release@plt>
  44cad0:	cmp	x22, x21
  44cad4:	b.ne	44cac4 <ASN1_generate_nconf@plt+0x2e154>  // b.any
  44cad8:	ldp	d8, d9, [sp, #96]
  44cadc:	ldr	w0, [sp, #748]
  44cae0:	cbz	w0, 44cbc0 <ASN1_generate_nconf@plt+0x2e250>
  44cae4:	ldr	w0, [sp, #280]
  44cae8:	cbnz	w0, 450418 <ASN1_generate_nconf@plt+0x31aa8>
  44caec:	ldr	w0, [sp, #152]
  44caf0:	str	wzr, [x20, #4]
  44caf4:	cbnz	w0, 44cbc0 <ASN1_generate_nconf@plt+0x2e250>
  44caf8:	add	x21, x20, #0x18
  44cafc:	stp	d8, d9, [sp, #96]
  44cb00:	mov	x3, x26
  44cb04:	mov	w2, w25
  44cb08:	ldr	x1, [x3], #8
  44cb0c:	ldr	w1, [x1, w0, uxtw #2]
  44cb10:	ldr	x0, [x3, #152]
  44cb14:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44cb18:	ldr	w1, [x26, #2464]
  44cb1c:	mov	w0, #0x0                   	// #0
  44cb20:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cb24:	mov	w0, #0x1                   	// #1
  44cb28:	str	w0, [x20]
  44cb2c:	ldr	w22, [x20]
  44cb30:	cbz	w22, 44cb78 <ASN1_generate_nconf@plt+0x2e208>
  44cb34:	mov	x22, #0x0                   	// #0
  44cb38:	b	44cb48 <ASN1_generate_nconf@plt+0x2e1d8>
  44cb3c:	mov	x0, #0x7fffffff            	// #2147483647
  44cb40:	cmp	x22, x0
  44cb44:	b.eq	450438 <ASN1_generate_nconf@plt+0x31ac8>  // b.none
  44cb48:	ldr	w2, [x20, #4]
  44cb4c:	mov	x4, x21
  44cb50:	ldr	x0, [x26]
  44cb54:	add	x3, sp, #0x600
  44cb58:	ldr	x1, [x28, #16]
  44cb5c:	mov	w5, #0x1                   	// #1
  44cb60:	ldrsw	x2, [x0, x2, lsl #2]
  44cb64:	add	x22, x22, #0x1
  44cb68:	mov	x0, x1
  44cb6c:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44cb70:	ldr	w0, [x20]
  44cb74:	cbnz	w0, 44cb3c <ASN1_generate_nconf@plt+0x2e1cc>
  44cb78:	ldr	w1, [x26, #2464]
  44cb7c:	mov	w0, #0x1                   	// #1
  44cb80:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cb84:	fmov	d8, d0
  44cb88:	mov	w0, #0x0                   	// #0
  44cb8c:	bl	419c60 <alarm@plt>
  44cb90:	fmov	d0, d8
  44cb94:	ldr	w1, [x20, #4]
  44cb98:	mov	w0, #0x13                  	// #19
  44cb9c:	mov	w2, w22
  44cba0:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44cba4:	ldr	w0, [x20, #4]
  44cba8:	ldr	w1, [sp, #120]
  44cbac:	add	w0, w0, #0x1
  44cbb0:	str	w0, [x20, #4]
  44cbb4:	cmp	w0, w1
  44cbb8:	b.cc	44cb00 <ASN1_generate_nconf@plt+0x2e190>  // b.lo, b.ul, b.last
  44cbbc:	ldp	d8, d9, [sp, #96]
  44cbc0:	ldr	w0, [sp, #752]
  44cbc4:	cbz	w0, 4503c0 <ASN1_generate_nconf@plt+0x31a50>
  44cbc8:	ldr	w0, [sp, #280]
  44cbcc:	cbnz	w0, 450450 <ASN1_generate_nconf@plt+0x31ae0>
  44cbd0:	ldr	w0, [sp, #152]
  44cbd4:	str	wzr, [x20, #4]
  44cbd8:	cbnz	w0, 450440 <ASN1_generate_nconf@plt+0x31ad0>
  44cbdc:	add	x21, x20, #0x18
  44cbe0:	stp	d8, d9, [sp, #96]
  44cbe4:	mov	x3, x26
  44cbe8:	mov	w2, w25
  44cbec:	ldr	x1, [x3], #8
  44cbf0:	ldr	w1, [x1, w0, uxtw #2]
  44cbf4:	ldr	x0, [x3, #160]
  44cbf8:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44cbfc:	ldr	w1, [x26, #2464]
  44cc00:	mov	w0, #0x0                   	// #0
  44cc04:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cc08:	mov	w0, #0x1                   	// #1
  44cc0c:	str	w0, [x20]
  44cc10:	ldr	w22, [x20]
  44cc14:	cbz	w22, 44cc5c <ASN1_generate_nconf@plt+0x2e2ec>
  44cc18:	mov	x22, #0x0                   	// #0
  44cc1c:	b	44cc2c <ASN1_generate_nconf@plt+0x2e2bc>
  44cc20:	mov	x0, #0x7fffffff            	// #2147483647
  44cc24:	cmp	x22, x0
  44cc28:	b.eq	4503ec <ASN1_generate_nconf@plt+0x31a7c>  // b.none
  44cc2c:	ldr	w2, [x20, #4]
  44cc30:	mov	x4, x21
  44cc34:	ldr	x0, [x26]
  44cc38:	mov	x3, x23
  44cc3c:	ldr	x1, [x28, #16]
  44cc40:	mov	w5, #0x1                   	// #1
  44cc44:	ldrsw	x2, [x0, x2, lsl #2]
  44cc48:	add	x22, x22, #0x1
  44cc4c:	mov	x0, x1
  44cc50:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44cc54:	ldr	w0, [x20]
  44cc58:	cbnz	w0, 44cc20 <ASN1_generate_nconf@plt+0x2e2b0>
  44cc5c:	ldr	w1, [x26, #2464]
  44cc60:	mov	w0, #0x1                   	// #1
  44cc64:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cc68:	fmov	d8, d0
  44cc6c:	mov	w0, #0x0                   	// #0
  44cc70:	bl	419c60 <alarm@plt>
  44cc74:	fmov	d0, d8
  44cc78:	ldr	w1, [x20, #4]
  44cc7c:	mov	w0, #0x14                  	// #20
  44cc80:	mov	w2, w22
  44cc84:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44cc88:	ldr	w0, [x20, #4]
  44cc8c:	ldr	w1, [sp, #120]
  44cc90:	add	w0, w0, #0x1
  44cc94:	str	w0, [x20, #4]
  44cc98:	cmp	w0, w1
  44cc9c:	b.cc	44cbe4 <ASN1_generate_nconf@plt+0x2e274>  // b.lo, b.ul, b.last
  44cca0:	ldr	w0, [sp, #756]
  44cca4:	cbz	w0, 44fa64 <ASN1_generate_nconf@plt+0x310f4>
  44cca8:	str	wzr, [x20, #4]
  44ccac:	mov	x1, x20
  44ccb0:	add	x21, x20, #0x18
  44ccb4:	mov	w20, w19
  44ccb8:	mov	x19, x1
  44ccbc:	mov	w0, #0x0                   	// #0
  44ccc0:	mov	x23, #0x7fffffff            	// #2147483647
  44ccc4:	mov	x3, x26
  44ccc8:	mov	w2, w25
  44cccc:	ldr	x1, [x3], #8
  44ccd0:	ldr	w1, [x1, w0, uxtw #2]
  44ccd4:	ldr	x0, [x3, #168]
  44ccd8:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44ccdc:	ldr	w1, [x26, #2464]
  44cce0:	mov	w0, #0x0                   	// #0
  44cce4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cce8:	mov	w0, #0x1                   	// #1
  44ccec:	str	w0, [x19]
  44ccf0:	ldr	w22, [x19]
  44ccf4:	cbz	w22, 44cd50 <ASN1_generate_nconf@plt+0x2e3e0>
  44ccf8:	mov	x0, x21
  44ccfc:	mov	x22, #0x0                   	// #0
  44cd00:	mov	w21, w20
  44cd04:	mov	x20, x0
  44cd08:	b	44cd14 <ASN1_generate_nconf@plt+0x2e3a4>
  44cd0c:	cmp	x22, x23
  44cd10:	b.eq	44fa74 <ASN1_generate_nconf@plt+0x31104>  // b.none
  44cd14:	ldr	w2, [x19, #4]
  44cd18:	mov	x4, x20
  44cd1c:	ldr	x0, [x26]
  44cd20:	mov	w5, #0x1                   	// #1
  44cd24:	ldr	x1, [x28, #16]
  44cd28:	add	x22, x22, #0x1
  44cd2c:	ldrsw	x2, [x0, x2, lsl #2]
  44cd30:	ldr	x3, [sp, #184]
  44cd34:	mov	x0, x1
  44cd38:	bl	41a210 <Camellia_cbc_encrypt@plt>
  44cd3c:	ldr	w0, [x19]
  44cd40:	cbnz	w0, 44cd0c <ASN1_generate_nconf@plt+0x2e39c>
  44cd44:	mov	x0, x20
  44cd48:	mov	w20, w21
  44cd4c:	mov	x21, x0
  44cd50:	ldr	w1, [x26, #2464]
  44cd54:	mov	w0, #0x1                   	// #1
  44cd58:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cd5c:	fmov	d8, d0
  44cd60:	mov	w0, #0x0                   	// #0
  44cd64:	bl	419c60 <alarm@plt>
  44cd68:	fmov	d0, d8
  44cd6c:	ldr	w1, [x19, #4]
  44cd70:	mov	w0, #0x15                  	// #21
  44cd74:	mov	w2, w22
  44cd78:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44cd7c:	ldr	w0, [x19, #4]
  44cd80:	ldr	w1, [sp, #120]
  44cd84:	add	w0, w0, #0x1
  44cd88:	str	w0, [x19, #4]
  44cd8c:	cmp	w0, w1
  44cd90:	b.cc	44ccc4 <ASN1_generate_nconf@plt+0x2e354>  // b.lo, b.ul, b.last
  44cd94:	mov	x0, x19
  44cd98:	mov	w19, w20
  44cd9c:	ldp	d8, d9, [sp, #96]
  44cda0:	mov	x20, x0
  44cda4:	ldr	w0, [sp, #712]
  44cda8:	cbz	w0, 44ce88 <ASN1_generate_nconf@plt+0x2e518>
  44cdac:	ldr	w0, [sp, #280]
  44cdb0:	cbnz	w0, 44ec50 <ASN1_generate_nconf@plt+0x302e0>
  44cdb4:	ldr	w0, [sp, #152]
  44cdb8:	str	wzr, [x20, #4]
  44cdbc:	cbnz	w0, 44ce88 <ASN1_generate_nconf@plt+0x2e518>
  44cdc0:	add	x21, x20, #0x18
  44cdc4:	mov	x22, #0x7fffffff            	// #2147483647
  44cdc8:	stp	d8, d9, [sp, #96]
  44cdcc:	mov	x3, x26
  44cdd0:	mov	w2, w25
  44cdd4:	ldr	x1, [x3], #8
  44cdd8:	ldr	w1, [x1, w0, uxtw #2]
  44cddc:	ldr	x0, [x3, #80]
  44cde0:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44cde4:	ldr	w1, [x26, #2464]
  44cde8:	mov	w0, #0x0                   	// #0
  44cdec:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cdf0:	mov	w0, #0x1                   	// #1
  44cdf4:	str	w0, [x20]
  44cdf8:	ldr	w23, [x20]
  44cdfc:	cbz	w23, 44ce40 <ASN1_generate_nconf@plt+0x2e4d0>
  44ce00:	mov	x23, #0x0                   	// #0
  44ce04:	b	44ce10 <ASN1_generate_nconf@plt+0x2e4a0>
  44ce08:	cmp	x23, x22
  44ce0c:	b.eq	4502b4 <ASN1_generate_nconf@plt+0x31944>  // b.none
  44ce10:	ldr	w2, [x20, #4]
  44ce14:	mov	x4, x21
  44ce18:	ldr	x0, [x26]
  44ce1c:	add	x3, sp, #0x428
  44ce20:	ldr	x1, [x28, #16]
  44ce24:	mov	w5, #0x1                   	// #1
  44ce28:	ldrsw	x2, [x0, x2, lsl #2]
  44ce2c:	add	x23, x23, #0x1
  44ce30:	mov	x0, x1
  44ce34:	bl	41c7f0 <IDEA_cbc_encrypt@plt>
  44ce38:	ldr	w0, [x20]
  44ce3c:	cbnz	w0, 44ce08 <ASN1_generate_nconf@plt+0x2e498>
  44ce40:	ldr	w1, [x26, #2464]
  44ce44:	mov	w0, #0x1                   	// #1
  44ce48:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44ce4c:	fmov	d8, d0
  44ce50:	mov	w0, #0x0                   	// #0
  44ce54:	bl	419c60 <alarm@plt>
  44ce58:	fmov	d0, d8
  44ce5c:	ldr	w1, [x20, #4]
  44ce60:	mov	w0, #0xa                   	// #10
  44ce64:	mov	w2, w23
  44ce68:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44ce6c:	ldr	w0, [x20, #4]
  44ce70:	ldr	w1, [sp, #120]
  44ce74:	add	w0, w0, #0x1
  44ce78:	str	w0, [x20, #4]
  44ce7c:	cmp	w0, w1
  44ce80:	b.cc	44cdcc <ASN1_generate_nconf@plt+0x2e45c>  // b.lo, b.ul, b.last
  44ce84:	ldp	d8, d9, [sp, #96]
  44ce88:	ldr	w0, [sp, #716]
  44ce8c:	cbz	w0, 44cf88 <ASN1_generate_nconf@plt+0x2e618>
  44ce90:	ldr	w0, [sp, #280]
  44ce94:	cbz	w0, 44ceb4 <ASN1_generate_nconf@plt+0x2e544>
  44ce98:	ldr	x0, [sp, #112]
  44ce9c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44cea0:	ldr	x2, [x26, #96]
  44cea4:	add	x1, x1, #0xd60
  44cea8:	ldr	x0, [x0, #56]
  44ceac:	bl	419740 <BIO_printf@plt>
  44ceb0:	str	wzr, [sp, #716]
  44ceb4:	ldr	w0, [sp, #152]
  44ceb8:	str	wzr, [x20, #4]
  44cebc:	cbnz	w0, 44cf88 <ASN1_generate_nconf@plt+0x2e618>
  44cec0:	add	x21, x20, #0x18
  44cec4:	mov	x22, #0x7fffffff            	// #2147483647
  44cec8:	stp	d8, d9, [sp, #96]
  44cecc:	mov	x3, x26
  44ced0:	mov	w2, w25
  44ced4:	ldr	x1, [x3], #8
  44ced8:	ldr	w1, [x1, w0, uxtw #2]
  44cedc:	ldr	x0, [x3, #88]
  44cee0:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44cee4:	ldr	w1, [x26, #2464]
  44cee8:	mov	w0, #0x0                   	// #0
  44ceec:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cef0:	mov	w0, #0x1                   	// #1
  44cef4:	str	w0, [x20]
  44cef8:	ldr	w23, [x20]
  44cefc:	cbz	w23, 44cf40 <ASN1_generate_nconf@plt+0x2e5d0>
  44cf00:	mov	x23, #0x0                   	// #0
  44cf04:	b	44cf10 <ASN1_generate_nconf@plt+0x2e5a0>
  44cf08:	cmp	x23, x22
  44cf0c:	b.eq	4502bc <ASN1_generate_nconf@plt+0x3194c>  // b.none
  44cf10:	ldr	w2, [x20, #4]
  44cf14:	mov	x4, x21
  44cf18:	ldr	x0, [x26]
  44cf1c:	add	x3, sp, #0x320
  44cf20:	ldr	x1, [x28, #16]
  44cf24:	mov	w5, #0x1                   	// #1
  44cf28:	ldrsw	x2, [x0, x2, lsl #2]
  44cf2c:	add	x23, x23, #0x1
  44cf30:	mov	x0, x1
  44cf34:	bl	41e470 <SEED_cbc_encrypt@plt>
  44cf38:	ldr	w0, [x20]
  44cf3c:	cbnz	w0, 44cf08 <ASN1_generate_nconf@plt+0x2e598>
  44cf40:	ldr	w1, [x26, #2464]
  44cf44:	mov	w0, #0x1                   	// #1
  44cf48:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cf4c:	fmov	d8, d0
  44cf50:	mov	w0, #0x0                   	// #0
  44cf54:	bl	419c60 <alarm@plt>
  44cf58:	fmov	d0, d8
  44cf5c:	ldr	w1, [x20, #4]
  44cf60:	mov	w0, #0xb                   	// #11
  44cf64:	mov	w2, w23
  44cf68:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44cf6c:	ldr	w0, [x20, #4]
  44cf70:	ldr	w1, [sp, #120]
  44cf74:	add	w0, w0, #0x1
  44cf78:	str	w0, [x20, #4]
  44cf7c:	cmp	w0, w1
  44cf80:	b.cc	44cecc <ASN1_generate_nconf@plt+0x2e55c>  // b.lo, b.ul, b.last
  44cf84:	ldp	d8, d9, [sp, #96]
  44cf88:	ldr	w0, [sp, #720]
  44cf8c:	cbz	w0, 450330 <ASN1_generate_nconf@plt+0x319c0>
  44cf90:	ldr	w0, [sp, #280]
  44cf94:	cbnz	w0, 4502cc <ASN1_generate_nconf@plt+0x3195c>
  44cf98:	ldr	w0, [sp, #152]
  44cf9c:	str	wzr, [x20, #4]
  44cfa0:	cbnz	w0, 45039c <ASN1_generate_nconf@plt+0x31a2c>
  44cfa4:	add	x21, x20, #0x18
  44cfa8:	mov	x22, #0x7fffffff            	// #2147483647
  44cfac:	stp	d8, d9, [sp, #96]
  44cfb0:	mov	x3, x26
  44cfb4:	mov	w2, w25
  44cfb8:	ldr	x1, [x3], #8
  44cfbc:	ldr	w1, [x1, w0, uxtw #2]
  44cfc0:	ldr	x0, [x3, #96]
  44cfc4:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44cfc8:	ldr	w1, [x26, #2464]
  44cfcc:	mov	w0, #0x0                   	// #0
  44cfd0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44cfd4:	mov	w0, #0x1                   	// #1
  44cfd8:	str	w0, [x20]
  44cfdc:	ldr	w23, [x20]
  44cfe0:	cbz	w23, 44d024 <ASN1_generate_nconf@plt+0x2e6b4>
  44cfe4:	mov	x23, #0x0                   	// #0
  44cfe8:	b	44cff4 <ASN1_generate_nconf@plt+0x2e684>
  44cfec:	cmp	x23, x22
  44cff0:	b.eq	4502c4 <ASN1_generate_nconf@plt+0x31954>  // b.none
  44cff4:	ldr	w2, [x20, #4]
  44cff8:	mov	x4, x21
  44cffc:	ldr	x0, [x26]
  44d000:	add	x3, sp, #0x500
  44d004:	ldr	x1, [x28, #16]
  44d008:	mov	w5, #0x1                   	// #1
  44d00c:	ldrsw	x2, [x0, x2, lsl #2]
  44d010:	add	x23, x23, #0x1
  44d014:	mov	x0, x1
  44d018:	bl	41abc0 <RC2_cbc_encrypt@plt>
  44d01c:	ldr	w0, [x20]
  44d020:	cbnz	w0, 44cfec <ASN1_generate_nconf@plt+0x2e67c>
  44d024:	ldr	w1, [x26, #2464]
  44d028:	mov	w0, #0x1                   	// #1
  44d02c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d030:	fmov	d8, d0
  44d034:	mov	w0, #0x0                   	// #0
  44d038:	bl	419c60 <alarm@plt>
  44d03c:	fmov	d0, d8
  44d040:	ldr	w1, [x20, #4]
  44d044:	mov	w0, #0xc                   	// #12
  44d048:	mov	w2, w23
  44d04c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44d050:	ldr	w0, [x20, #4]
  44d054:	ldr	w1, [sp, #120]
  44d058:	add	w0, w0, #0x1
  44d05c:	str	w0, [x20, #4]
  44d060:	cmp	w0, w1
  44d064:	b.cc	44cfb0 <ASN1_generate_nconf@plt+0x2e640>  // b.lo, b.ul, b.last
  44d068:	ldr	w0, [sp, #728]
  44d06c:	cbz	w0, 44ec98 <ASN1_generate_nconf@plt+0x30328>
  44d070:	str	wzr, [x20, #4]
  44d074:	add	x21, x20, #0x18
  44d078:	mov	w0, #0x0                   	// #0
  44d07c:	mov	x22, #0x7fffffff            	// #2147483647
  44d080:	mov	x3, x26
  44d084:	mov	w2, w25
  44d088:	ldr	x1, [x3], #8
  44d08c:	ldr	w1, [x1, w0, uxtw #2]
  44d090:	ldr	x0, [x3, #112]
  44d094:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44d098:	ldr	w1, [x26, #2464]
  44d09c:	mov	w0, #0x0                   	// #0
  44d0a0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d0a4:	mov	w0, #0x1                   	// #1
  44d0a8:	str	w0, [x20]
  44d0ac:	ldr	w23, [x20]
  44d0b0:	cbz	w23, 44d0f4 <ASN1_generate_nconf@plt+0x2e784>
  44d0b4:	mov	x23, #0x0                   	// #0
  44d0b8:	b	44d0c4 <ASN1_generate_nconf@plt+0x2e754>
  44d0bc:	cmp	x23, x22
  44d0c0:	b.eq	4503ac <ASN1_generate_nconf@plt+0x31a3c>  // b.none
  44d0c4:	ldr	w2, [x20, #4]
  44d0c8:	mov	x4, x21
  44d0cc:	ldr	x0, [x26]
  44d0d0:	mov	x3, x27
  44d0d4:	ldr	x1, [x28, #16]
  44d0d8:	mov	w5, #0x1                   	// #1
  44d0dc:	ldrsw	x2, [x0, x2, lsl #2]
  44d0e0:	add	x23, x23, #0x1
  44d0e4:	mov	x0, x1
  44d0e8:	bl	41c130 <BF_cbc_encrypt@plt>
  44d0ec:	ldr	w0, [x20]
  44d0f0:	cbnz	w0, 44d0bc <ASN1_generate_nconf@plt+0x2e74c>
  44d0f4:	ldr	w1, [x26, #2464]
  44d0f8:	mov	w0, #0x1                   	// #1
  44d0fc:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d100:	fmov	d8, d0
  44d104:	mov	w0, #0x0                   	// #0
  44d108:	bl	419c60 <alarm@plt>
  44d10c:	fmov	d0, d8
  44d110:	ldr	w1, [x20, #4]
  44d114:	mov	w0, #0xe                   	// #14
  44d118:	mov	w2, w23
  44d11c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44d120:	ldr	w0, [x20, #4]
  44d124:	ldr	w1, [sp, #120]
  44d128:	add	w0, w0, #0x1
  44d12c:	str	w0, [x20, #4]
  44d130:	cmp	w0, w1
  44d134:	b.cc	44d080 <ASN1_generate_nconf@plt+0x2e710>  // b.lo, b.ul, b.last
  44d138:	ldp	d8, d9, [sp, #96]
  44d13c:	ldr	w0, [sp, #732]
  44d140:	cbz	w0, 44d220 <ASN1_generate_nconf@plt+0x2e8b0>
  44d144:	ldr	w0, [sp, #280]
  44d148:	cbnz	w0, 44ec74 <ASN1_generate_nconf@plt+0x30304>
  44d14c:	ldr	w0, [sp, #152]
  44d150:	str	wzr, [x20, #4]
  44d154:	cbnz	w0, 44d220 <ASN1_generate_nconf@plt+0x2e8b0>
  44d158:	add	x21, x20, #0x18
  44d15c:	mov	w23, #0x1                   	// #1
  44d160:	mov	x22, #0x7fffffff            	// #2147483647
  44d164:	stp	d8, d9, [sp, #96]
  44d168:	mov	x3, x26
  44d16c:	mov	w2, w25
  44d170:	ldr	x1, [x3], #8
  44d174:	ldr	w1, [x1, w0, uxtw #2]
  44d178:	ldr	x0, [x3, #120]
  44d17c:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44d180:	ldr	w1, [x26, #2464]
  44d184:	mov	w0, #0x0                   	// #0
  44d188:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d18c:	str	w23, [x20]
  44d190:	ldr	w27, [x20]
  44d194:	cbz	w27, 44d1d8 <ASN1_generate_nconf@plt+0x2e868>
  44d198:	mov	x27, #0x0                   	// #0
  44d19c:	b	44d1a8 <ASN1_generate_nconf@plt+0x2e838>
  44d1a0:	cmp	x27, x22
  44d1a4:	b.eq	44eca8 <ASN1_generate_nconf@plt+0x30338>  // b.none
  44d1a8:	ldr	w2, [x20, #4]
  44d1ac:	mov	x4, x21
  44d1b0:	ldr	x0, [x26]
  44d1b4:	add	x3, sp, #0x3a0
  44d1b8:	ldr	x1, [x28, #16]
  44d1bc:	mov	w5, #0x1                   	// #1
  44d1c0:	ldrsw	x2, [x0, x2, lsl #2]
  44d1c4:	add	x27, x27, #0x1
  44d1c8:	mov	x0, x1
  44d1cc:	bl	41bc10 <CAST_cbc_encrypt@plt>
  44d1d0:	ldr	w0, [x20]
  44d1d4:	cbnz	w0, 44d1a0 <ASN1_generate_nconf@plt+0x2e830>
  44d1d8:	ldr	w1, [x26, #2464]
  44d1dc:	mov	w0, #0x1                   	// #1
  44d1e0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d1e4:	fmov	d8, d0
  44d1e8:	mov	w0, #0x0                   	// #0
  44d1ec:	bl	419c60 <alarm@plt>
  44d1f0:	fmov	d0, d8
  44d1f4:	ldr	w1, [x20, #4]
  44d1f8:	mov	w0, #0xf                   	// #15
  44d1fc:	mov	w2, w27
  44d200:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44d204:	ldr	w0, [x20, #4]
  44d208:	ldr	w1, [sp, #120]
  44d20c:	add	w0, w0, #0x1
  44d210:	str	w0, [x20, #4]
  44d214:	cmp	w0, w1
  44d218:	b.cc	44d168 <ASN1_generate_nconf@plt+0x2e7f8>  // b.lo, b.ul, b.last
  44d21c:	ldp	d8, d9, [sp, #96]
  44d220:	ldr	w0, [sp, #792]
  44d224:	cbz	w0, 44d2bc <ASN1_generate_nconf@plt+0x2e94c>
  44d228:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44d22c:	add	x21, x21, #0x528
  44d230:	stp	d8, d9, [sp, #96]
  44d234:	mov	w0, #0x0                   	// #0
  44d238:	str	wzr, [x20, #4]
  44d23c:	mov	x3, x26
  44d240:	mov	w2, w25
  44d244:	ldr	x1, [x3], #8
  44d248:	ldr	w1, [x1, w0, uxtw #2]
  44d24c:	ldr	x0, [x3, #240]
  44d250:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44d254:	ldr	w1, [x26, #2464]
  44d258:	mov	w0, #0x0                   	// #0
  44d25c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d260:	ldr	w0, [sp, #280]
  44d264:	mov	x2, x28
  44d268:	mov	x1, x21
  44d26c:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44d270:	mov	w22, w0
  44d274:	ldr	w1, [x26, #2464]
  44d278:	mov	w0, #0x1                   	// #1
  44d27c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d280:	fmov	d8, d0
  44d284:	mov	w0, #0x0                   	// #0
  44d288:	bl	419c60 <alarm@plt>
  44d28c:	fmov	d0, d8
  44d290:	ldr	w1, [x20, #4]
  44d294:	mov	w0, #0x1e                  	// #30
  44d298:	mov	w2, w22
  44d29c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44d2a0:	ldr	w0, [x20, #4]
  44d2a4:	ldr	w1, [sp, #120]
  44d2a8:	add	w0, w0, #0x1
  44d2ac:	str	w0, [x20, #4]
  44d2b0:	cmp	w0, w1
  44d2b4:	b.cc	44d23c <ASN1_generate_nconf@plt+0x2e8cc>  // b.lo, b.ul, b.last
  44d2b8:	ldp	d8, d9, [sp, #96]
  44d2bc:	ldr	w0, [sp, #760]
  44d2c0:	cbz	w0, 44fb5c <ASN1_generate_nconf@plt+0x311ec>
  44d2c4:	ldr	x0, [sp, #136]
  44d2c8:	cbz	x0, 44faa8 <ASN1_generate_nconf@plt+0x31138>
  44d2cc:	ldr	w1, [sp, #144]
  44d2d0:	stp	d8, d9, [sp, #96]
  44d2d4:	cbz	w1, 44d2e0 <ASN1_generate_nconf@plt+0x2e970>
  44d2d8:	bl	419e40 <EVP_CIPHER_flags@plt>
  44d2dc:	tbnz	w0, #22, 44fb68 <ASN1_generate_nconf@plt+0x311f8>
  44d2e0:	ldr	x21, [sp, #136]
  44d2e4:	mov	x0, x21
  44d2e8:	bl	41df90 <EVP_CIPHER_nid@plt>
  44d2ec:	bl	41a220 <OBJ_nid2ln@plt>
  44d2f0:	str	x0, [x26, #184]
  44d2f4:	mov	x0, x21
  44d2f8:	bl	419e40 <EVP_CIPHER_flags@plt>
  44d2fc:	and	x0, x0, #0xfffff
  44d300:	and	x0, x0, #0xffffffffffff0007
  44d304:	cmp	x0, #0x7
  44d308:	b.eq	44fa98 <ASN1_generate_nconf@plt+0x31128>  // b.none
  44d30c:	adrp	x0, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44d310:	add	x0, x0, #0xa98
  44d314:	str	x0, [sp, #144]
  44d318:	cbnz	w24, 450010 <ASN1_generate_nconf@plt+0x316a0>
  44d31c:	ldr	x0, [sp, #168]
  44d320:	adrp	x27, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d324:	adrp	x23, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d328:	add	x27, x27, #0xdc0
  44d32c:	add	x1, x0, #0x30
  44d330:	add	x0, x0, #0x2e8
  44d334:	add	x0, x28, x0
  44d338:	add	x1, x28, x1
  44d33c:	add	x23, x23, #0xdd0
  44d340:	str	x0, [sp, #184]
  44d344:	add	x0, x28, #0x30
  44d348:	str	wzr, [x20, #4]
  44d34c:	ldr	x24, [sp, #136]
  44d350:	str	w25, [sp, #136]
  44d354:	mov	x25, x1
  44d358:	str	x0, [sp, #208]
  44d35c:	mov	w0, #0x0                   	// #0
  44d360:	str	w19, [sp, #216]
  44d364:	mov	x3, x26
  44d368:	ldr	w2, [sp, #136]
  44d36c:	add	x22, x20, #0x18
  44d370:	ldr	x19, [sp, #208]
  44d374:	ldr	x1, [x3], #8
  44d378:	ldr	w1, [x1, w0, uxtw #2]
  44d37c:	ldr	x0, [x3, #176]
  44d380:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44d384:	bl	41c570 <EVP_CIPHER_CTX_new@plt>
  44d388:	str	x0, [x19, #696]
  44d38c:	cbz	x0, 44fff4 <ASN1_generate_nconf@plt+0x31684>
  44d390:	ldr	w1, [x20, #16]
  44d394:	mov	x4, x22
  44d398:	mov	x3, #0x0                   	// #0
  44d39c:	mov	x2, #0x0                   	// #0
  44d3a0:	cmp	w1, #0x0
  44d3a4:	mov	x1, x24
  44d3a8:	cset	w5, eq  // eq = none
  44d3ac:	bl	419a90 <EVP_CipherInit_ex@plt>
  44d3b0:	cbz	w0, 44ecb0 <ASN1_generate_nconf@plt+0x30340>
  44d3b4:	ldr	x0, [x19, #696]
  44d3b8:	mov	w1, #0x0                   	// #0
  44d3bc:	bl	41dc00 <EVP_CIPHER_CTX_set_padding@plt>
  44d3c0:	ldr	x0, [x19, #696]
  44d3c4:	bl	419df0 <EVP_CIPHER_CTX_key_length@plt>
  44d3c8:	mov	w21, w0
  44d3cc:	mov	x1, x27
  44d3d0:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44d3d4:	mov	x1, x0
  44d3d8:	str	x1, [x19]
  44d3dc:	ldr	x0, [x19, #696]
  44d3e0:	bl	41d770 <EVP_CIPHER_CTX_rand_key@plt>
  44d3e4:	ldr	x3, [x19]
  44d3e8:	mov	w5, #0xffffffff            	// #-1
  44d3ec:	ldr	x0, [x19, #696]
  44d3f0:	mov	x4, #0x0                   	// #0
  44d3f4:	mov	x2, #0x0                   	// #0
  44d3f8:	mov	x1, #0x0                   	// #0
  44d3fc:	bl	419a90 <EVP_CipherInit_ex@plt>
  44d400:	cbz	w0, 44ecb0 <ASN1_generate_nconf@plt+0x30340>
  44d404:	ldr	x0, [x19]
  44d408:	sxtw	x1, w21
  44d40c:	mov	x2, x23
  44d410:	add	x19, x19, #0x300
  44d414:	mov	w3, #0xa5e                 	// #2654
  44d418:	mov	x21, x23
  44d41c:	bl	41e930 <CRYPTO_clear_free@plt>
  44d420:	cmp	x25, x19
  44d424:	b.ne	44d384 <ASN1_generate_nconf@plt+0x2ea14>  // b.any
  44d428:	ldr	w1, [x26, #2464]
  44d42c:	mov	w0, #0x0                   	// #0
  44d430:	add	x22, x28, #0x2e8
  44d434:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d438:	ldr	w0, [sp, #280]
  44d43c:	mov	x2, x28
  44d440:	ldr	x1, [sp, #144]
  44d444:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44d448:	mov	w19, w0
  44d44c:	ldr	w1, [x26, #2464]
  44d450:	mov	w0, #0x1                   	// #1
  44d454:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d458:	fmov	d8, d0
  44d45c:	mov	w0, #0x0                   	// #0
  44d460:	bl	419c60 <alarm@plt>
  44d464:	ldr	x0, [x22]
  44d468:	add	x22, x22, #0x300
  44d46c:	bl	41d640 <EVP_CIPHER_CTX_free@plt>
  44d470:	ldr	x0, [sp, #184]
  44d474:	cmp	x0, x22
  44d478:	b.ne	44d464 <ASN1_generate_nconf@plt+0x2eaf4>  // b.any
  44d47c:	ldr	w1, [x20, #4]
  44d480:	fmov	d0, d8
  44d484:	mov	w0, #0x16                  	// #22
  44d488:	mov	w2, w19
  44d48c:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44d490:	ldr	w0, [x20, #4]
  44d494:	ldr	w1, [sp, #120]
  44d498:	add	w0, w0, #0x1
  44d49c:	str	w0, [x20, #4]
  44d4a0:	cmp	w0, w1
  44d4a4:	b.cc	44d364 <ASN1_generate_nconf@plt+0x2e9f4>  // b.lo, b.ul, b.last
  44d4a8:	ldr	w19, [sp, #216]
  44d4ac:	ldp	d8, d9, [sp, #96]
  44d4b0:	add	x25, x28, #0x10
  44d4b4:	ldr	x0, [sp, #168]
  44d4b8:	mov	x22, x25
  44d4bc:	add	x0, x0, #0x10
  44d4c0:	add	x0, x28, x0
  44d4c4:	str	x0, [sp, #144]
  44d4c8:	ldr	x0, [x22]
  44d4cc:	mov	w1, #0x24                  	// #36
  44d4d0:	bl	41d790 <RAND_bytes@plt>
  44d4d4:	cmp	w0, #0x0
  44d4d8:	b.le	44ecd4 <ASN1_generate_nconf@plt+0x30364>
  44d4dc:	ldr	x0, [sp, #144]
  44d4e0:	add	x22, x22, #0x300
  44d4e4:	cmp	x0, x22
  44d4e8:	b.ne	44d4c8 <ASN1_generate_nconf@plt+0x2eb58>  // b.any
  44d4ec:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d4f0:	add	x0, x0, #0xf18
  44d4f4:	str	x0, [sp, #208]
  44d4f8:	mov	x23, x21
  44d4fc:	ldr	x0, [sp, #168]
  44d500:	adrp	x27, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d504:	ldr	x21, [sp, #112]
  44d508:	add	x0, x28, x0
  44d50c:	add	x27, x27, #0xeb8
  44d510:	str	x0, [sp, #136]
  44d514:	add	x0, sp, #0x188
  44d518:	str	wzr, [x20, #4]
  44d51c:	str	x0, [sp, #216]
  44d520:	mov	w0, #0x0                   	// #0
  44d524:	str	w19, [sp, #232]
  44d528:	ldr	x1, [sp, #216]
  44d52c:	ldr	w0, [x1, w0, uxtw #2]
  44d530:	cbnz	w0, 44ecdc <ASN1_generate_nconf@plt+0x3036c>
  44d534:	ldr	w0, [x20, #4]
  44d538:	add	w0, w0, #0x1
  44d53c:	str	w0, [x20, #4]
  44d540:	cmp	w0, #0x6
  44d544:	b.ls	44d528 <ASN1_generate_nconf@plt+0x2ebb8>  // b.plast
  44d548:	ldr	w19, [sp, #232]
  44d54c:	mov	x21, x23
  44d550:	ldr	x0, [x25]
  44d554:	mov	w1, #0x24                  	// #36
  44d558:	bl	41d790 <RAND_bytes@plt>
  44d55c:	cmp	w0, #0x0
  44d560:	b.le	44ecd4 <ASN1_generate_nconf@plt+0x30364>
  44d564:	ldr	x0, [sp, #144]
  44d568:	add	x25, x25, #0x300
  44d56c:	cmp	x0, x25
  44d570:	b.ne	44d550 <ASN1_generate_nconf@plt+0x2ebe0>  // b.any
  44d574:	add	x0, sp, #0x140
  44d578:	stp	d8, d9, [sp, #96]
  44d57c:	adrp	x24, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d580:	adrp	x23, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44d584:	add	x24, x24, #0xf80
  44d588:	add	x23, x23, #0xb50
  44d58c:	str	wzr, [x20, #4]
  44d590:	str	x0, [sp, #208]
  44d594:	mov	w0, #0x0                   	// #0
  44d598:	b	44d5b0 <ASN1_generate_nconf@plt+0x2ec40>
  44d59c:	ldr	w0, [x20, #4]
  44d5a0:	add	w0, w0, #0x1
  44d5a4:	str	w0, [x20, #4]
  44d5a8:	cmp	w0, #0x2
  44d5ac:	b.hi	44efe0 <ASN1_generate_nconf@plt+0x30670>  // b.pmore
  44d5b0:	ldr	x1, [sp, #208]
  44d5b4:	ldr	w0, [x1, w0, uxtw #2]
  44d5b8:	cbz	w0, 44d59c <ASN1_generate_nconf@plt+0x2ec2c>
  44d5bc:	mov	x22, x28
  44d5c0:	ldr	w0, [x20, #4]
  44d5c4:	add	x4, x22, #0x38
  44d5c8:	ldp	x1, x3, [x22, #16]
  44d5cc:	add	x0, x0, #0x10
  44d5d0:	mov	w2, #0x14                  	// #20
  44d5d4:	ldr	x5, [x22, x0, lsl #3]
  44d5d8:	mov	w0, #0x0                   	// #0
  44d5dc:	bl	419ad0 <DSA_sign@plt>
  44d5e0:	cbz	w0, 44fa38 <ASN1_generate_nconf@plt+0x310c8>
  44d5e4:	ldr	x0, [sp, #136]
  44d5e8:	add	x22, x22, #0x300
  44d5ec:	cmp	x0, x22
  44d5f0:	b.ne	44d5c0 <ASN1_generate_nconf@plt+0x2ec50>  // b.any
  44d5f4:	ldr	x0, [sp, #128]
  44d5f8:	mov	x1, x23
  44d5fc:	ldr	w2, [x20, #4]
  44d600:	add	x4, x0, #0x788
  44d604:	ldr	w3, [sp, #160]
  44d608:	ldr	x5, [sp, #112]
  44d60c:	mov	x27, x4
  44d610:	ldr	w2, [x4, x2, lsl #2]
  44d614:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44d618:	add	x6, x5, #0x38
  44d61c:	add	x0, x0, #0x448
  44d620:	str	x6, [sp, #184]
  44d624:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44d628:	ldr	w1, [x26, #2464]
  44d62c:	mov	w0, #0x0                   	// #0
  44d630:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d634:	ldr	w0, [sp, #280]
  44d638:	mov	x2, x28
  44d63c:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44d640:	add	x1, x1, #0xdd0
  44d644:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44d648:	sxtw	x22, w0
  44d64c:	ldr	w1, [x26, #2464]
  44d650:	mov	w0, #0x1                   	// #1
  44d654:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d658:	fmov	d8, d0
  44d65c:	mov	w0, #0x0                   	// #0
  44d660:	bl	419c60 <alarm@plt>
  44d664:	fmov	d0, d8
  44d668:	ldr	w0, [x20, #4]
  44d66c:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d670:	ldr	x5, [sp, #112]
  44d674:	add	x4, x4, #0x780
  44d678:	ldr	w2, [x20, #1452]
  44d67c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d680:	ldr	w3, [x27, x0, lsl #2]
  44d684:	add	x1, x1, #0x798
  44d688:	ldr	x0, [x5, #56]
  44d68c:	cmp	w2, #0x0
  44d690:	csel	x1, x4, x1, ne  // ne = any
  44d694:	mov	x2, x22
  44d698:	bl	419740 <BIO_printf@plt>
  44d69c:	scvtf	d1, w22
  44d6a0:	ldr	w0, [x20, #4]
  44d6a4:	add	x0, x20, x0, lsl #4
  44d6a8:	fdiv	d1, d1, d8
  44d6ac:	str	d1, [x0, #3056]
  44d6b0:	mov	x25, x28
  44d6b4:	ldr	w4, [x20, #4]
  44d6b8:	mov	w2, #0x14                  	// #20
  44d6bc:	ldp	x1, x3, [x25, #16]
  44d6c0:	add	x4, x4, #0x10
  44d6c4:	mov	w0, #0x0                   	// #0
  44d6c8:	ldr	x5, [x25, x4, lsl #3]
  44d6cc:	ldr	w4, [x25, #56]
  44d6d0:	bl	41dcf0 <DSA_verify@plt>
  44d6d4:	cmp	w0, #0x0
  44d6d8:	b.le	4504bc <ASN1_generate_nconf@plt+0x31b4c>
  44d6dc:	ldr	x0, [sp, #136]
  44d6e0:	add	x25, x25, #0x300
  44d6e4:	cmp	x0, x25
  44d6e8:	b.ne	44d6b4 <ASN1_generate_nconf@plt+0x2ed44>  // b.any
  44d6ec:	ldr	x0, [sp, #128]
  44d6f0:	mov	x1, x23
  44d6f4:	ldr	w2, [x20, #4]
  44d6f8:	add	x4, x0, #0x788
  44d6fc:	ldr	w3, [sp, #160]
  44d700:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44d704:	add	x0, x0, #0x7d0
  44d708:	str	x4, [sp, #144]
  44d70c:	ldr	w2, [x4, x2, lsl #2]
  44d710:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44d714:	ldr	w1, [x26, #2464]
  44d718:	mov	w0, #0x0                   	// #0
  44d71c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d720:	ldr	w0, [sp, #280]
  44d724:	mov	x2, x28
  44d728:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44d72c:	add	x1, x1, #0xea8
  44d730:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44d734:	sxtw	x27, w0
  44d738:	ldr	w1, [x26, #2464]
  44d73c:	mov	w0, #0x1                   	// #1
  44d740:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44d744:	fmov	d8, d0
  44d748:	mov	w0, #0x0                   	// #0
  44d74c:	bl	419c60 <alarm@plt>
  44d750:	fmov	d0, d8
  44d754:	ldr	w2, [x20, #4]
  44d758:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d75c:	ldr	x4, [sp, #144]
  44d760:	add	x1, x1, #0x7d0
  44d764:	ldr	x0, [sp, #184]
  44d768:	ldr	w3, [x20, #1452]
  44d76c:	cmp	w3, #0x0
  44d770:	ldr	w3, [x4, x2, lsl #2]
  44d774:	ldr	x0, [x0]
  44d778:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d77c:	add	x4, x4, #0x7b8
  44d780:	mov	x2, x27
  44d784:	csel	x1, x4, x1, ne  // ne = any
  44d788:	bl	419740 <BIO_printf@plt>
  44d78c:	scvtf	d1, w27
  44d790:	ldr	w0, [x20, #4]
  44d794:	add	x0, x20, x0, lsl #4
  44d798:	fdiv	d1, d1, d8
  44d79c:	str	d1, [x0, #3064]
  44d7a0:	cmp	x22, #0x1
  44d7a4:	b.gt	44d59c <ASN1_generate_nconf@plt+0x2ec2c>
  44d7a8:	ldr	w1, [x20, #4]
  44d7ac:	add	w0, w1, #0x1
  44d7b0:	str	w0, [x20, #4]
  44d7b4:	cmp	w0, #0x2
  44d7b8:	b.hi	44d59c <ASN1_generate_nconf@plt+0x2ec2c>  // b.pmore
  44d7bc:	ldr	x2, [sp, #208]
  44d7c0:	add	w1, w1, #0x2
  44d7c4:	add	x0, x2, w0, uxtw #2
  44d7c8:	str	wzr, [x0], #4
  44d7cc:	add	w1, w1, #0x1
  44d7d0:	cmp	w1, #0x4
  44d7d4:	b.ne	44d7c8 <ASN1_generate_nconf@plt+0x2ee58>  // b.any
  44d7d8:	mov	w0, #0x3                   	// #3
  44d7dc:	str	w0, [x20, #4]
  44d7e0:	b	44d59c <ASN1_generate_nconf@plt+0x2ec2c>
  44d7e4:	cmp	w19, #0x5e0
  44d7e8:	b.eq	44da0c <ASN1_generate_nconf@plt+0x2f09c>  // b.none
  44d7ec:	b.le	44d874 <ASN1_generate_nconf@plt+0x2ef04>
  44d7f0:	cmp	w19, #0x5e2
  44d7f4:	b.eq	44d9e0 <ASN1_generate_nconf@plt+0x2f070>  // b.none
  44d7f8:	cmp	w19, #0x5e3
  44d7fc:	b.ne	44d850 <ASN1_generate_nconf@plt+0x2eee0>  // b.any
  44d800:	mov	w24, #0x1                   	// #1
  44d804:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d808:	cmn	w19, #0x1
  44d80c:	b.eq	44d900 <ASN1_generate_nconf@plt+0x2ef90>  // b.none
  44d810:	cmp	w19, #0x1
  44d814:	b.ne	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.any
  44d818:	ldr	x0, [sp, #128]
  44d81c:	mov	w19, #0x0                   	// #0
  44d820:	add	x0, x0, #0x480
  44d824:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  44d828:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44d82c:	str	x0, [sp, #112]
  44d830:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44d834:	cmp	w19, #0x6
  44d838:	b.eq	44d9c8 <ASN1_generate_nconf@plt+0x2f058>  // b.none
  44d83c:	cmp	w19, #0x7
  44d840:	b.ne	44d8a4 <ASN1_generate_nconf@plt+0x2ef34>  // b.any
  44d844:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  44d848:	str	w20, [x19, #28]
  44d84c:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d850:	cmp	w19, #0x5e1
  44d854:	b.ne	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.any
  44d858:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d85c:	mov	w2, #0xa                   	// #10
  44d860:	mov	x1, #0x0                   	// #0
  44d864:	bl	41d2c0 <strtol@plt>
  44d868:	mov	w25, w0
  44d86c:	str	w0, [sp, #160]
  44d870:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d874:	cmp	w19, #0xa
  44d878:	b.eq	44d980 <ASN1_generate_nconf@plt+0x2f010>  // b.none
  44d87c:	b.le	44d8b8 <ASN1_generate_nconf@plt+0x2ef48>
  44d880:	sub	w19, w19, #0x5dd
  44d884:	cmp	w19, #0x1
  44d888:	b.hi	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.pmore
  44d88c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  44d890:	cbnz	w0, 44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d894:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44d898:	mov	w19, #0x1                   	// #1
  44d89c:	str	x0, [sp, #112]
  44d8a0:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44d8a4:	cmp	w19, #0x5
  44d8a8:	b.ne	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.any
  44d8ac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d8b0:	str	x0, [sp, #192]
  44d8b4:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d8b8:	cmp	w19, #0x9
  44d8bc:	b.ne	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.any
  44d8c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d8c4:	add	x1, sp, #0x128
  44d8c8:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  44d8cc:	cbz	w0, 44d894 <ASN1_generate_nconf@plt+0x2ef24>
  44d8d0:	ldr	w0, [sp, #296]
  44d8d4:	cmp	w0, #0x40
  44d8d8:	b.le	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d8dc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44d8e0:	str	x0, [sp, #112]
  44d8e4:	mov	x2, x23
  44d8e8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d8ec:	ldr	x0, [x0, #56]
  44d8f0:	add	x1, x1, #0x9d0
  44d8f4:	mov	w3, #0x40                  	// #64
  44d8f8:	bl	419740 <BIO_printf@plt>
  44d8fc:	b	44d908 <ASN1_generate_nconf@plt+0x2ef98>
  44d900:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44d904:	str	x0, [sp, #112]
  44d908:	ldr	x0, [sp, #112]
  44d90c:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  44d910:	mov	x2, x23
  44d914:	add	x1, x1, #0xd68
  44d918:	mov	w19, #0x1                   	// #1
  44d91c:	ldr	x0, [x0, #56]
  44d920:	bl	419740 <BIO_printf@plt>
  44d924:	ldr	x0, [sp, #112]
  44d928:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d92c:	mov	x28, #0x0                   	// #0
  44d930:	add	x21, x21, #0xdd0
  44d934:	str	xzr, [sp, #176]
  44d938:	ldr	x0, [x0, #56]
  44d93c:	bl	41e7f0 <ERR_print_errors@plt>
  44d940:	mov	x1, x21
  44d944:	mov	x0, x28
  44d948:	mov	w2, #0xd3a                 	// #3386
  44d94c:	bl	41b1e0 <CRYPTO_free@plt>
  44d950:	ldr	x0, [sp, #176]
  44d954:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  44d958:	mov	w0, w19
  44d95c:	mov	x12, #0x1990                	// #6544
  44d960:	ldp	x29, x30, [sp]
  44d964:	ldp	x19, x20, [sp, #16]
  44d968:	ldp	x21, x22, [sp, #32]
  44d96c:	ldp	x23, x24, [sp, #48]
  44d970:	ldp	x25, x26, [sp, #64]
  44d974:	ldp	x27, x28, [sp, #80]
  44d978:	add	sp, sp, x12
  44d97c:	ret
  44d980:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d984:	mov	w2, w19
  44d988:	mov	x1, #0x0                   	// #0
  44d98c:	bl	41d2c0 <strtol@plt>
  44d990:	mov	x19, x0
  44d994:	bl	41c8e0 <ASYNC_is_capable@plt>
  44d998:	str	w19, [sp, #280]
  44d99c:	cbz	w0, 44e4cc <ASN1_generate_nconf@plt+0x2fb5c>
  44d9a0:	cmp	w19, w21
  44d9a4:	b.ls	44b858 <ASN1_generate_nconf@plt+0x2cee8>  // b.plast
  44d9a8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44d9ac:	str	x0, [sp, #112]
  44d9b0:	mov	x2, x23
  44d9b4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44d9b8:	ldr	x0, [x0, #56]
  44d9bc:	add	x1, x1, #0x9b0
  44d9c0:	bl	419740 <BIO_printf@plt>
  44d9c4:	b	44d908 <ASN1_generate_nconf@plt+0x2ef98>
  44d9c8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d9cc:	mov	w2, #0xa                   	// #10
  44d9d0:	mov	x1, #0x0                   	// #0
  44d9d4:	bl	41d2c0 <strtol@plt>
  44d9d8:	str	w0, [sp, #176]
  44d9dc:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44d9e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44d9e4:	mov	w1, #0x1                   	// #1
  44d9e8:	mov	w2, #0xa                   	// #10
  44d9ec:	str	w1, [sp, #120]
  44d9f0:	mov	x1, #0x0                   	// #0
  44d9f4:	bl	41d2c0 <strtol@plt>
  44d9f8:	str	w0, [sp, #300]
  44d9fc:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  44da00:	add	x0, sp, #0x12c
  44da04:	str	x0, [x1, #4040]
  44da08:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44da0c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44da10:	add	x1, sp, #0x130
  44da14:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  44da18:	cbnz	w0, 44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44da1c:	b	44d894 <ASN1_generate_nconf@plt+0x2ef24>
  44da20:	adrp	x0, 49f000 <PBEPARAM_it@@OPENSSL_1_1_0+0x4300>
  44da24:	str	wzr, [x0, #2408]
  44da28:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44da2c:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44da30:	str	w20, [x19, #2688]
  44da34:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44da38:	mov	w0, #0x1                   	// #1
  44da3c:	str	w0, [sp, #144]
  44da40:	b	44b858 <ASN1_generate_nconf@plt+0x2cee8>
  44da44:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44da48:	bl	41a9b0 <EVP_get_digestbyname@plt>
  44da4c:	str	x0, [x19, #8]
  44da50:	cbnz	x0, 44b8ac <ASN1_generate_nconf@plt+0x2cf3c>
  44da54:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44da58:	str	x0, [sp, #112]
  44da5c:	mov	w19, #0x1                   	// #1
  44da60:	ldr	x20, [x0, #56]
  44da64:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  44da68:	mov	x2, x23
  44da6c:	mov	x3, x0
  44da70:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44da74:	mov	x0, x20
  44da78:	add	x1, x1, #0x950
  44da7c:	bl	419740 <BIO_printf@plt>
  44da80:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44da84:	ldr	w1, [x19, #8]
  44da88:	add	x0, sp, #0x2a0
  44da8c:	mov	w2, #0x1                   	// #1
  44da90:	str	w2, [x0, x1, lsl #2]
  44da94:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44da98:	mov	x0, #0x100000001           	// #4294967297
  44da9c:	str	x0, [sp, #704]
  44daa0:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44daa4:	add	x1, sp, #0x2b0
  44daa8:	mov	x0, #0x100000001           	// #4294967297
  44daac:	stur	x0, [x1, #76]
  44dab0:	mov	w0, #0x1                   	// #1
  44dab4:	str	w0, [sp, #692]
  44dab8:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44dabc:	mov	x0, #0x100000001           	// #4294967297
  44dac0:	mov	w1, #0x1                   	// #1
  44dac4:	stp	x0, x0, [sp, #392]
  44dac8:	str	x0, [sp, #408]
  44dacc:	str	w1, [sp, #416]
  44dad0:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44dad4:	ldr	w1, [x19, #8]
  44dad8:	add	x0, sp, #0x188
  44dadc:	mov	w2, #0x1                   	// #1
  44dae0:	str	w2, [x0, x1, lsl #2]
  44dae4:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44dae8:	mov	x19, x28
  44daec:	ldr	x1, [sp, #256]
  44daf0:	b	44daf8 <ASN1_generate_nconf@plt+0x2f188>
  44daf4:	ldr	x1, [x19]
  44daf8:	mov	x0, x20
  44dafc:	bl	41d250 <strcmp@plt>
  44db00:	cbz	w0, 44e478 <ASN1_generate_nconf@plt+0x2fb08>
  44db04:	ldr	x0, [sp, #184]
  44db08:	add	x19, x19, #0x10
  44db0c:	cmp	x19, x0
  44db10:	b.ne	44daf4 <ASN1_generate_nconf@plt+0x2f184>  // b.any
  44db14:	ldr	x1, [sp, #264]
  44db18:	mov	x0, x20
  44db1c:	bl	41d250 <strcmp@plt>
  44db20:	cbz	w0, 44e614 <ASN1_generate_nconf@plt+0x2fca4>
  44db24:	ldr	x1, [sp, #272]
  44db28:	mov	x0, x20
  44db2c:	bl	41d250 <strcmp@plt>
  44db30:	cbz	w0, 44e600 <ASN1_generate_nconf@plt+0x2fc90>
  44db34:	mov	x0, x20
  44db38:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44db3c:	add	x1, x1, #0xa18
  44db40:	bl	41d250 <strcmp@plt>
  44db44:	add	x19, x26, #0x6e0
  44db48:	add	x3, x26, #0x840
  44db4c:	cbz	w0, 44e5e4 <ASN1_generate_nconf@plt+0x2fc74>
  44db50:	str	x28, [sp, #200]
  44db54:	mov	x28, x21
  44db58:	mov	x21, x3
  44db5c:	ldr	x1, [x19]
  44db60:	mov	x0, x20
  44db64:	bl	41d250 <strcmp@plt>
  44db68:	cbz	w0, 44e5c8 <ASN1_generate_nconf@plt+0x2fc58>
  44db6c:	add	x19, x19, #0x10
  44db70:	cmp	x19, x21
  44db74:	b.ne	44db5c <ASN1_generate_nconf@plt+0x2f1ec>  // b.any
  44db78:	mov	x21, x28
  44db7c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44db80:	mov	x0, x20
  44db84:	add	x1, x1, #0xa20
  44db88:	ldr	x28, [sp, #200]
  44db8c:	bl	41d250 <strcmp@plt>
  44db90:	cbz	w0, 44e508 <ASN1_generate_nconf@plt+0x2fb98>
  44db94:	ldr	x0, [sp, #128]
  44db98:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44db9c:	add	x1, x1, #0x6f0
  44dba0:	str	x28, [sp, #200]
  44dba4:	add	x2, x0, #0x2d0
  44dba8:	add	x3, x0, #0x450
  44dbac:	mov	x28, x21
  44dbb0:	mov	x19, x2
  44dbb4:	mov	x21, x3
  44dbb8:	b	44dbc0 <ASN1_generate_nconf@plt+0x2f250>
  44dbbc:	ldr	x1, [x19]
  44dbc0:	mov	x0, x20
  44dbc4:	bl	41d250 <strcmp@plt>
  44dbc8:	cbz	w0, 44e4ec <ASN1_generate_nconf@plt+0x2fb7c>
  44dbcc:	add	x19, x19, #0x10
  44dbd0:	cmp	x19, x21
  44dbd4:	b.ne	44dbbc <ASN1_generate_nconf@plt+0x2f24c>  // b.any
  44dbd8:	mov	x21, x28
  44dbdc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dbe0:	mov	x0, x20
  44dbe4:	add	x1, x1, #0xa28
  44dbe8:	ldr	x28, [sp, #200]
  44dbec:	bl	41d250 <strcmp@plt>
  44dbf0:	cbz	w0, 44e544 <ASN1_generate_nconf@plt+0x2fbd4>
  44dbf4:	ldr	x1, [sp, #216]
  44dbf8:	mov	x0, x20
  44dbfc:	bl	41d250 <strcmp@plt>
  44dc00:	cbz	w0, 44e53c <ASN1_generate_nconf@plt+0x2fbcc>
  44dc04:	ldr	x1, [sp, #224]
  44dc08:	mov	x0, x20
  44dc0c:	bl	41d250 <strcmp@plt>
  44dc10:	cbz	w0, 44e524 <ASN1_generate_nconf@plt+0x2fbb4>
  44dc14:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44dc18:	str	x0, [sp, #112]
  44dc1c:	mov	x3, x20
  44dc20:	mov	x2, x23
  44dc24:	ldr	x0, [x0, #56]
  44dc28:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dc2c:	mov	w19, #0x1                   	// #1
  44dc30:	add	x1, x1, #0xa30
  44dc34:	bl	419740 <BIO_printf@plt>
  44dc38:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44dc3c:	ldr	w0, [sp, #144]
  44dc40:	cbz	w0, 44ba5c <ASN1_generate_nconf@plt+0x2d0ec>
  44dc44:	ldr	x0, [sp, #136]
  44dc48:	cbz	x0, 44e48c <ASN1_generate_nconf@plt+0x2fb1c>
  44dc4c:	ldr	x0, [sp, #136]
  44dc50:	bl	419e40 <EVP_CIPHER_flags@plt>
  44dc54:	tbz	w0, #22, 44e648 <ASN1_generate_nconf@plt+0x2fcd8>
  44dc58:	ldr	w0, [sp, #280]
  44dc5c:	cbnz	w0, 44e628 <ASN1_generate_nconf@plt+0x2fcb8>
  44dc60:	str	wzr, [sp, #152]
  44dc64:	b	44ba78 <ASN1_generate_nconf@plt+0x2d108>
  44dc68:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44dc6c:	str	x1, [sp, #112]
  44dc70:	ldr	x0, [sp, #136]
  44dc74:	mov	w19, w24
  44dc78:	ldr	x20, [x1, #56]
  44dc7c:	bl	41df90 <EVP_CIPHER_nid@plt>
  44dc80:	bl	41a220 <OBJ_nid2ln@plt>
  44dc84:	mov	x2, x0
  44dc88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dc8c:	mov	x0, x20
  44dc90:	add	x1, x1, #0xa80
  44dc94:	bl	419740 <BIO_printf@plt>
  44dc98:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44dc9c:	ldr	x0, [sp, #112]
  44dca0:	add	x3, x28, #0x80
  44dca4:	mov	w2, w21
  44dca8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dcac:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dcb0:	add	x1, x1, #0xd00
  44dcb4:	ldr	x0, [x0, #56]
  44dcb8:	add	x21, x21, #0xdd0
  44dcbc:	mov	w19, #0x1                   	// #1
  44dcc0:	str	x3, [sp, #192]
  44dcc4:	bl	419740 <BIO_printf@plt>
  44dcc8:	ldr	x0, [sp, #112]
  44dccc:	add	x20, x28, #0x148
  44dcd0:	ldr	x23, [sp, #192]
  44dcd4:	add	x22, x28, #0x208
  44dcd8:	ldr	x0, [x0, #56]
  44dcdc:	bl	41e7f0 <ERR_print_errors@plt>
  44dce0:	ldr	x0, [sp, #168]
  44dce4:	add	x24, x0, #0x148
  44dce8:	add	x24, x28, x24
  44dcec:	nop
  44dcf0:	ldur	x0, [x23, #-96]
  44dcf4:	mov	x1, x21
  44dcf8:	mov	w2, #0xd1b                 	// #3355
  44dcfc:	sub	x25, x20, #0x100
  44dd00:	bl	41b1e0 <CRYPTO_free@plt>
  44dd04:	ldur	x0, [x23, #-88]
  44dd08:	mov	x1, x21
  44dd0c:	mov	w2, #0xd1c                 	// #3356
  44dd10:	bl	41b1e0 <CRYPTO_free@plt>
  44dd14:	nop
  44dd18:	ldr	x0, [x25], #8
  44dd1c:	bl	41dd00 <RSA_free@plt>
  44dd20:	cmp	x23, x25
  44dd24:	b.ne	44dd18 <ASN1_generate_nconf@plt+0x2f3a8>  // b.any
  44dd28:	ldr	x0, [x23]
  44dd2c:	sub	x25, x20, #0xb0
  44dd30:	bl	41cd80 <DSA_free@plt>
  44dd34:	ldr	x0, [x23, #8]
  44dd38:	bl	41cd80 <DSA_free@plt>
  44dd3c:	ldr	x0, [x23, #16]
  44dd40:	bl	41cd80 <DSA_free@plt>
  44dd44:	nop
  44dd48:	ldr	x0, [x25], #8
  44dd4c:	bl	419930 <EC_KEY_free@plt>
  44dd50:	cmp	x20, x25
  44dd54:	b.ne	44dd48 <ASN1_generate_nconf@plt+0x2f3d8>  // b.any
  44dd58:	ldr	x0, [x25], #8
  44dd5c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  44dd60:	cmp	x22, x25
  44dd64:	b.ne	44dd58 <ASN1_generate_nconf@plt+0x2f3e8>  // b.any
  44dd68:	ldr	x0, [x23, #392]
  44dd6c:	add	x20, x20, #0x300
  44dd70:	add	x22, x22, #0x300
  44dd74:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  44dd78:	ldr	x0, [x23, #400]
  44dd7c:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  44dd80:	ldr	x0, [x23, #408]
  44dd84:	mov	x1, x21
  44dd88:	mov	w2, #0xd2d                 	// #3373
  44dd8c:	bl	41b1e0 <CRYPTO_free@plt>
  44dd90:	ldr	x0, [x23, #416]
  44dd94:	mov	x1, x21
  44dd98:	mov	w2, #0xd2e                 	// #3374
  44dd9c:	add	x23, x23, #0x300
  44dda0:	bl	41b1e0 <CRYPTO_free@plt>
  44dda4:	cmp	x24, x20
  44dda8:	b.ne	44dcf0 <ASN1_generate_nconf@plt+0x2f380>  // b.any
  44ddac:	ldr	w0, [sp, #280]
  44ddb0:	cbz	w0, 44ddd4 <ASN1_generate_nconf@plt+0x2f464>
  44ddb4:	ldr	x22, [sp, #200]
  44ddb8:	ldr	x20, [sp, #248]
  44ddbc:	nop
  44ddc0:	ldr	x0, [x20]
  44ddc4:	add	x20, x20, #0x300
  44ddc8:	bl	41a860 <ASYNC_WAIT_CTX_free@plt>
  44ddcc:	cmp	x20, x22
  44ddd0:	b.ne	44ddc0 <ASN1_generate_nconf@plt+0x2f450>  // b.any
  44ddd4:	ldr	w0, [sp, #152]
  44ddd8:	cbz	w0, 44d940 <ASN1_generate_nconf@plt+0x2efd0>
  44dddc:	bl	41d7d0 <ASYNC_cleanup_thread@plt>
  44dde0:	b	44d940 <ASN1_generate_nconf@plt+0x2efd0>
  44dde4:	mov	x0, #0x1                   	// #1
  44dde8:	mov	w2, w0
  44ddec:	add	x1, sp, #0x2a0
  44ddf0:	str	x1, [sp, #224]
  44ddf4:	cmp	w0, #0x17
  44ddf8:	b.eq	44de10 <ASN1_generate_nconf@plt+0x2f4a0>  // b.none
  44ddfc:	ldr	x1, [sp, #224]
  44de00:	cmp	w0, #0x1f
  44de04:	add	x1, x1, x0, lsl #2
  44de08:	stur	w2, [x1, #-4]
  44de0c:	b.eq	44de18 <ASN1_generate_nconf@plt+0x2f4a8>  // b.none
  44de10:	add	x0, x0, #0x1
  44de14:	b	44ddf4 <ASN1_generate_nconf@plt+0x2f484>
  44de18:	add	x1, sp, #0x1e8
  44de1c:	mov	x0, #0x100000001           	// #4294967297
  44de20:	add	x3, x1, #0x58
  44de24:	str	x0, [sp, #320]
  44de28:	str	w2, [sp, #328]
  44de2c:	stp	x0, x0, [sp, #392]
  44de30:	str	x0, [sp, #408]
  44de34:	mov	w0, #0x1                   	// #1
  44de38:	str	w2, [sp, #416]
  44de3c:	str	w0, [x1], #4
  44de40:	cmp	x3, x1
  44de44:	b.ne	44de3c <ASN1_generate_nconf@plt+0x2f4cc>  // b.any
  44de48:	add	x0, sp, #0x240
  44de4c:	mov	w2, #0x1                   	// #1
  44de50:	add	x1, x0, #0x60
  44de54:	str	w2, [x0], #4
  44de58:	cmp	x1, x0
  44de5c:	b.ne	44de54 <ASN1_generate_nconf@plt+0x2f4e4>  // b.any
  44de60:	mov	x0, #0x100000001           	// #4294967297
  44de64:	str	x0, [sp, #312]
  44de68:	b	44bc00 <ASN1_generate_nconf@plt+0x2d290>
  44de6c:	ldr	w20, [sp, #176]
  44de70:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44de74:	add	x1, x1, #0xbc0
  44de78:	lsl	w0, w20, #2
  44de7c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44de80:	cmp	w20, #0x0
  44de84:	mov	x22, x0
  44de88:	b.le	44e590 <ASN1_generate_nconf@plt+0x2fc20>
  44de8c:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44de90:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44de94:	add	x23, sp, #0x718
  44de98:	add	x21, x21, #0xbe8
  44de9c:	mov	x20, #0x0                   	// #0
  44dea0:	adrp	x27, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  44dea4:	str	x0, [sp, #112]
  44dea8:	b	44ded8 <ASN1_generate_nconf@plt+0x2f568>
  44deac:	ldr	w0, [sp, #1820]
  44deb0:	bl	41e250 <close@plt>
  44deb4:	ldr	w0, [sp, #1816]
  44deb8:	mov	w1, w20
  44debc:	str	w0, [x22, x20, lsl #2]
  44dec0:	mov	x0, x21
  44dec4:	add	x20, x20, #0x1
  44dec8:	bl	41e1d0 <printf@plt>
  44decc:	ldr	w0, [sp, #176]
  44ded0:	cmp	w0, w20
  44ded4:	b.le	44df64 <ASN1_generate_nconf@plt+0x2f5f4>
  44ded8:	mov	x0, x23
  44dedc:	bl	419b00 <pipe@plt>
  44dee0:	cmn	w0, #0x1
  44dee4:	b.eq	44e550 <ASN1_generate_nconf@plt+0x2fbe0>  // b.none
  44dee8:	ldr	x1, [sp, #112]
  44deec:	ldr	x0, [x27, #3952]
  44def0:	add	x2, x1, #0x38
  44def4:	str	x2, [sp, #184]
  44def8:	bl	41b970 <fflush@plt>
  44defc:	ldr	x1, [sp, #112]
  44df00:	mov	x3, #0x0                   	// #0
  44df04:	mov	x2, #0x0                   	// #0
  44df08:	ldr	x0, [x1, #56]
  44df0c:	mov	w1, #0xb                   	// #11
  44df10:	bl	41de90 <BIO_ctrl@plt>
  44df14:	bl	41c060 <fork@plt>
  44df18:	cbnz	w0, 44deac <ASN1_generate_nconf@plt+0x2f53c>
  44df1c:	ldr	w0, [sp, #1816]
  44df20:	bl	41e250 <close@plt>
  44df24:	mov	w0, #0x1                   	// #1
  44df28:	bl	41e250 <close@plt>
  44df2c:	ldr	w0, [sp, #1820]
  44df30:	bl	41b210 <dup@plt>
  44df34:	cmn	w0, #0x1
  44df38:	b.eq	44e5a8 <ASN1_generate_nconf@plt+0x2fc38>  // b.none
  44df3c:	ldr	w0, [sp, #1820]
  44df40:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44df44:	add	x20, x20, #0xa70
  44df48:	bl	41e250 <close@plt>
  44df4c:	str	wzr, [x26, #2464]
  44df50:	mov	w1, #0x1                   	// #1
  44df54:	mov	x0, x22
  44df58:	str	w1, [x20, #1452]
  44df5c:	bl	41de70 <free@plt>
  44df60:	b	44bbd8 <ASN1_generate_nconf@plt+0x2d268>
  44df64:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44df68:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  44df6c:	add	x20, x20, #0xa70
  44df70:	add	x0, x0, #0x170
  44df74:	add	x27, sp, #0x948
  44df78:	adrp	x25, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44df7c:	mov	x23, #0x0                   	// #0
  44df80:	str	x0, [sp, #144]
  44df84:	add	x0, x25, #0xc40
  44df88:	str	x0, [sp, #136]
  44df8c:	str	w19, [sp, #160]
  44df90:	str	x26, [sp, #192]
  44df94:	stp	d8, d9, [sp, #96]
  44df98:	ldr	w0, [x22, x23, lsl #2]
  44df9c:	ldr	x1, [sp, #144]
  44dfa0:	mov	w24, w23
  44dfa4:	bl	419ca0 <fdopen@plt>
  44dfa8:	mov	x21, x0
  44dfac:	mov	x2, x21
  44dfb0:	mov	x0, x27
  44dfb4:	mov	w1, #0x400                 	// #1024
  44dfb8:	bl	419a80 <fgets@plt>
  44dfbc:	cbz	x0, 44e014 <ASN1_generate_nconf@plt+0x2f6a4>
  44dfc0:	mov	x0, x27
  44dfc4:	mov	w1, #0xa                   	// #10
  44dfc8:	bl	41d830 <strchr@plt>
  44dfcc:	str	x0, [sp, #2096]
  44dfd0:	cbz	x0, 44dfd8 <ASN1_generate_nconf@plt+0x2f668>
  44dfd4:	strb	wzr, [x0]
  44dfd8:	ldrb	w0, [sp, #2376]
  44dfdc:	cmp	w0, #0x2b
  44dfe0:	b.eq	44e17c <ASN1_generate_nconf@plt+0x2f80c>  // b.none
  44dfe4:	ldr	x0, [sp, #184]
  44dfe8:	mov	w3, w24
  44dfec:	mov	x2, x27
  44dff0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44dff4:	add	x1, x1, #0xc10
  44dff8:	ldr	x0, [x0]
  44dffc:	bl	419740 <BIO_printf@plt>
  44e000:	mov	x2, x21
  44e004:	mov	x0, x27
  44e008:	mov	w1, #0x400                 	// #1024
  44e00c:	bl	419a80 <fgets@plt>
  44e010:	cbnz	x0, 44dfc0 <ASN1_generate_nconf@plt+0x2f650>
  44e014:	mov	x0, x21
  44e018:	bl	41cd70 <fclose@plt>
  44e01c:	ldr	w0, [sp, #176]
  44e020:	add	x23, x23, #0x1
  44e024:	cmp	w0, w23
  44e028:	b.gt	44df98 <ASN1_generate_nconf@plt+0x2f628>
  44e02c:	ldr	w19, [sp, #160]
  44e030:	ldr	x26, [sp, #192]
  44e034:	mov	x0, x22
  44e038:	bl	41de70 <free@plt>
  44e03c:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e040:	ldr	w0, [x20, #1452]
  44e044:	str	w0, [sp, #240]
  44e048:	cbz	w0, 44e67c <ASN1_generate_nconf@plt+0x2fd0c>
  44e04c:	add	x0, sp, #0x2a0
  44e050:	str	x0, [sp, #224]
  44e054:	add	x0, sp, #0x188
  44e058:	str	x0, [sp, #216]
  44e05c:	add	x0, sp, #0x140
  44e060:	str	x0, [sp, #208]
  44e064:	add	x0, sp, #0x1e8
  44e068:	str	x0, [sp, #184]
  44e06c:	add	x0, sp, #0x240
  44e070:	add	x21, x21, #0xdd0
  44e074:	str	x0, [sp, #232]
  44e078:	add	x0, sp, #0x138
  44e07c:	str	x0, [sp, #144]
  44e080:	add	x0, x28, #0x80
  44e084:	str	xzr, [sp, #176]
  44e088:	str	x0, [sp, #192]
  44e08c:	mov	x0, #0x880000000000        	// #149533581377536
  44e090:	adrp	x24, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e094:	movk	x0, #0x40c3, lsl #48
  44e098:	fmov	d8, x0
  44e09c:	mov	x0, #0x400000000000        	// #70368744177664
  44e0a0:	ldr	w25, [sp, #120]
  44e0a4:	movk	x0, #0x408f, lsl #48
  44e0a8:	add	x24, x24, #0x940
  44e0ac:	fmov	d9, x0
  44e0b0:	mov	x23, #0x1                   	// #1
  44e0b4:	b	44e0c4 <ASN1_generate_nconf@plt+0x2f754>
  44e0b8:	add	x23, x23, #0x1
  44e0bc:	cmp	x23, #0x20
  44e0c0:	b.eq	44e7dc <ASN1_generate_nconf@plt+0x2fe6c>  // b.none
  44e0c4:	ldr	x0, [sp, #224]
  44e0c8:	sub	w22, w23, #0x1
  44e0cc:	add	x0, x0, x23, lsl #2
  44e0d0:	ldur	w0, [x0, #-4]
  44e0d4:	cbz	w0, 44e0b8 <ASN1_generate_nconf@plt+0x2f748>
  44e0d8:	ldr	w0, [x20, #1452]
  44e0dc:	ldr	x1, [x26, x23, lsl #3]
  44e0e0:	cbz	w0, 44e390 <ASN1_generate_nconf@plt+0x2fa20>
  44e0e4:	mov	x2, x1
  44e0e8:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e0ec:	mov	w1, w22
  44e0f0:	add	x0, x0, #0x1b8
  44e0f4:	bl	41e1d0 <printf@plt>
  44e0f8:	ubfiz	x0, x22, #1, #32
  44e0fc:	str	wzr, [x20, #4]
  44e100:	add	x22, x0, w22, uxtw
  44e104:	mov	w0, #0x0                   	// #0
  44e108:	lsl	x22, x22, #1
  44e10c:	add	x0, x22, w0, uxtw
  44e110:	add	x1, x20, #0x5b0
  44e114:	ldr	w2, [x20, #1452]
  44e118:	ldr	d0, [x1, x0, lsl #3]
  44e11c:	fcmpe	d0, d8
  44e120:	b.le	44e168 <ASN1_generate_nconf@plt+0x2f7f8>
  44e124:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e128:	add	x0, x0, #0x938
  44e12c:	cbz	w2, 44e154 <ASN1_generate_nconf@plt+0x2f7e4>
  44e130:	bl	41e1d0 <printf@plt>
  44e134:	ldr	w0, [x20, #4]
  44e138:	add	w0, w0, #0x1
  44e13c:	str	w0, [x20, #4]
  44e140:	cmp	w0, w25
  44e144:	b.cc	44e10c <ASN1_generate_nconf@plt+0x2f79c>  // b.lo, b.ul, b.last
  44e148:	mov	w0, #0xa                   	// #10
  44e14c:	bl	41a5a0 <putchar@plt>
  44e150:	b	44e0b8 <ASN1_generate_nconf@plt+0x2f748>
  44e154:	fdiv	d0, d0, d9
  44e158:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e15c:	add	x0, x0, #0xe68
  44e160:	bl	41e1d0 <printf@plt>
  44e164:	b	44e134 <ASN1_generate_nconf@plt+0x2f7c4>
  44e168:	cmp	w2, #0x0
  44e16c:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e170:	add	x0, x0, #0x938
  44e174:	csel	x0, x0, x24, ne  // ne = any
  44e178:	b	44e130 <ASN1_generate_nconf@plt+0x2f7c0>
  44e17c:	ldr	x0, [sp, #136]
  44e180:	mov	x1, x27
  44e184:	mov	w2, w24
  44e188:	bl	41e1d0 <printf@plt>
  44e18c:	ldrh	w1, [x27]
  44e190:	mov	w0, #0x462b                	// #17963
  44e194:	cmp	w1, w0
  44e198:	b.eq	44e220 <ASN1_generate_nconf@plt+0x2f8b0>  // b.none
  44e19c:	ldr	w0, [x27]
  44e1a0:	mov	w1, #0x462b                	// #17963
  44e1a4:	movk	w1, #0x3a32, lsl #16
  44e1a8:	cmp	w0, w1
  44e1ac:	b.eq	44e298 <ASN1_generate_nconf@plt+0x2f928>  // b.none
  44e1b0:	mov	w1, #0x462b                	// #17963
  44e1b4:	movk	w1, #0x3a33, lsl #16
  44e1b8:	cmp	w0, w1
  44e1bc:	b.eq	44e308 <ASN1_generate_nconf@plt+0x2f998>  // b.none
  44e1c0:	mov	w1, #0x462b                	// #17963
  44e1c4:	movk	w1, #0x3a34, lsl #16
  44e1c8:	cmp	w0, w1
  44e1cc:	b.eq	44e34c <ASN1_generate_nconf@plt+0x2f9dc>  // b.none
  44e1d0:	mov	w1, #0x462b                	// #17963
  44e1d4:	movk	w1, #0x3a35, lsl #16
  44e1d8:	cmp	w0, w1
  44e1dc:	b.eq	44e3a0 <ASN1_generate_nconf@plt+0x2fa30>  // b.none
  44e1e0:	mov	w1, #0x462b                	// #17963
  44e1e4:	movk	w1, #0x3a36, lsl #16
  44e1e8:	cmp	w0, w1
  44e1ec:	b.eq	44e400 <ASN1_generate_nconf@plt+0x2fa90>  // b.none
  44e1f0:	ldrh	w1, [x27]
  44e1f4:	mov	w0, #0x482b                	// #18475
  44e1f8:	cmp	w1, w0
  44e1fc:	b.eq	44e3f0 <ASN1_generate_nconf@plt+0x2fa80>  // b.none
  44e200:	ldr	x0, [sp, #184]
  44e204:	mov	w3, w24
  44e208:	mov	x2, x27
  44e20c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e210:	add	x1, x1, #0xc90
  44e214:	ldr	x0, [x0]
  44e218:	bl	419740 <BIO_printf@plt>
  44e21c:	b	44dfac <ASN1_generate_nconf@plt+0x2f63c>
  44e220:	ldrb	w0, [x27, #2]
  44e224:	cmp	w0, #0x3a
  44e228:	b.ne	44e19c <ASN1_generate_nconf@plt+0x2f82c>  // b.any
  44e22c:	add	x1, x27, #0x3
  44e230:	add	x26, sp, #0x830
  44e234:	mov	x0, x26
  44e238:	str	x1, [sp, #2096]
  44e23c:	mov	w25, #0x0                   	// #0
  44e240:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e244:	mov	x1, #0x0                   	// #0
  44e248:	mov	w2, #0xa                   	// #10
  44e24c:	bl	41d2c0 <strtol@plt>
  44e250:	mov	x19, x0
  44e254:	mov	x0, x26
  44e258:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e25c:	add	x0, x20, #0x5b0
  44e260:	mov	w1, #0x30                  	// #48
  44e264:	smaddl	x19, w19, w1, x0
  44e268:	mov	x0, x26
  44e26c:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e270:	mov	x1, #0x0                   	// #0
  44e274:	bl	41a140 <strtod@plt>
  44e278:	ldr	d1, [x19]
  44e27c:	add	w25, w25, #0x1
  44e280:	ldr	w0, [sp, #120]
  44e284:	fadd	d1, d1, d0
  44e288:	cmp	w0, w25
  44e28c:	str	d1, [x19], #8
  44e290:	b.gt	44e268 <ASN1_generate_nconf@plt+0x2f8f8>
  44e294:	b	44dfac <ASN1_generate_nconf@plt+0x2f63c>
  44e298:	add	x1, x27, #0x4
  44e29c:	add	x0, sp, #0x830
  44e2a0:	str	x1, [sp, #2096]
  44e2a4:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e2a8:	mov	w2, #0xa                   	// #10
  44e2ac:	mov	x1, #0x0                   	// #0
  44e2b0:	bl	41d2c0 <strtol@plt>
  44e2b4:	mov	x19, x0
  44e2b8:	add	x0, sp, #0x830
  44e2bc:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e2c0:	add	x0, sp, #0x830
  44e2c4:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e2c8:	mov	x1, #0x0                   	// #0
  44e2cc:	bl	41a140 <strtod@plt>
  44e2d0:	sbfiz	x1, x19, #4, #32
  44e2d4:	add	x2, x20, #0xb80
  44e2d8:	ldr	d1, [x2, x1]
  44e2dc:	add	x19, x2, x1
  44e2e0:	add	x0, sp, #0x830
  44e2e4:	fadd	d1, d1, d0
  44e2e8:	str	d1, [x2, x1]
  44e2ec:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e2f0:	mov	x1, #0x0                   	// #0
  44e2f4:	bl	41a140 <strtod@plt>
  44e2f8:	ldr	d1, [x19, #8]
  44e2fc:	fadd	d1, d1, d0
  44e300:	str	d1, [x19, #8]
  44e304:	b	44dfac <ASN1_generate_nconf@plt+0x2f63c>
  44e308:	add	x1, x27, #0x4
  44e30c:	add	x0, sp, #0x830
  44e310:	str	x1, [sp, #2096]
  44e314:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e318:	mov	w2, #0xa                   	// #10
  44e31c:	mov	x1, #0x0                   	// #0
  44e320:	bl	41d2c0 <strtol@plt>
  44e324:	mov	x19, x0
  44e328:	add	x0, sp, #0x830
  44e32c:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e330:	add	x0, sp, #0x830
  44e334:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e338:	mov	x1, #0x0                   	// #0
  44e33c:	bl	41a140 <strtod@plt>
  44e340:	sbfiz	x1, x19, #4, #32
  44e344:	add	x2, x20, #0xbf0
  44e348:	b	44e2d8 <ASN1_generate_nconf@plt+0x2f968>
  44e34c:	add	x1, x27, #0x4
  44e350:	add	x0, sp, #0x830
  44e354:	str	x1, [sp, #2096]
  44e358:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e35c:	mov	w2, #0xa                   	// #10
  44e360:	mov	x1, #0x0                   	// #0
  44e364:	bl	41d2c0 <strtol@plt>
  44e368:	mov	x19, x0
  44e36c:	add	x0, sp, #0x830
  44e370:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e374:	add	x0, sp, #0x830
  44e378:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e37c:	mov	x1, #0x0                   	// #0
  44e380:	bl	41a140 <strtod@plt>
  44e384:	sbfiz	x1, x19, #4, #32
  44e388:	add	x2, x20, #0xc20
  44e38c:	b	44e2d8 <ASN1_generate_nconf@plt+0x2f968>
  44e390:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e394:	add	x0, x0, #0x1c8
  44e398:	bl	41e1d0 <printf@plt>
  44e39c:	b	44e0f8 <ASN1_generate_nconf@plt+0x2f788>
  44e3a0:	add	x1, x27, #0x4
  44e3a4:	add	x0, sp, #0x830
  44e3a8:	str	x1, [sp, #2096]
  44e3ac:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e3b0:	mov	w2, #0xa                   	// #10
  44e3b4:	mov	x1, #0x0                   	// #0
  44e3b8:	bl	41d2c0 <strtol@plt>
  44e3bc:	mov	x19, x0
  44e3c0:	add	x0, sp, #0x830
  44e3c4:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e3c8:	add	x0, sp, #0x830
  44e3cc:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e3d0:	mov	x1, #0x0                   	// #0
  44e3d4:	bl	41a140 <strtod@plt>
  44e3d8:	sxtw	x0, w19
  44e3dc:	add	x1, x20, #0xd80
  44e3e0:	ldr	d1, [x1, x0, lsl #3]
  44e3e4:	fadd	d1, d1, d0
  44e3e8:	str	d1, [x1, x0, lsl #3]
  44e3ec:	b	44dfac <ASN1_generate_nconf@plt+0x2f63c>
  44e3f0:	ldrb	w0, [x27, #2]
  44e3f4:	cmp	w0, #0x3a
  44e3f8:	b.ne	44e200 <ASN1_generate_nconf@plt+0x2f890>  // b.any
  44e3fc:	b	44dfac <ASN1_generate_nconf@plt+0x2f63c>
  44e400:	add	x1, x27, #0x4
  44e404:	add	x0, sp, #0x830
  44e408:	str	x1, [sp, #2096]
  44e40c:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e410:	mov	w2, #0xa                   	// #10
  44e414:	mov	x1, #0x0                   	// #0
  44e418:	bl	41d2c0 <strtol@plt>
  44e41c:	mov	x19, x0
  44e420:	add	x0, sp, #0x830
  44e424:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e428:	add	x0, sp, #0x830
  44e42c:	bl	44b488 <ASN1_generate_nconf@plt+0x2cb18>
  44e430:	mov	x1, #0x0                   	// #0
  44e434:	bl	41a140 <strtod@plt>
  44e438:	sbfiz	x1, x19, #4, #32
  44e43c:	add	x2, x20, #0xe40
  44e440:	b	44e2d8 <ASN1_generate_nconf@plt+0x2f968>
  44e444:	str	x0, [sp, #176]
  44e448:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e44c:	str	x0, [sp, #112]
  44e450:	add	x2, x28, #0x80
  44e454:	ldr	x0, [x0, #56]
  44e458:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e45c:	mov	w19, #0x1                   	// #1
  44e460:	add	x1, x1, #0xb68
  44e464:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e468:	add	x21, x21, #0xdd0
  44e46c:	str	x2, [sp, #192]
  44e470:	bl	419740 <BIO_printf@plt>
  44e474:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  44e478:	ldr	w1, [x19, #8]
  44e47c:	add	x0, sp, #0x140
  44e480:	mov	w2, #0x2                   	// #2
  44e484:	str	w2, [x0, x1, lsl #2]
  44e488:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e48c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e490:	str	x0, [sp, #112]
  44e494:	ldr	w19, [sp, #144]
  44e498:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e49c:	ldr	x0, [x0, #56]
  44e4a0:	add	x1, x1, #0xaa0
  44e4a4:	bl	419740 <BIO_printf@plt>
  44e4a8:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44e4ac:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e4b0:	str	x0, [sp, #112]
  44e4b4:	mov	w19, w24
  44e4b8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e4bc:	ldr	x0, [x0, #56]
  44e4c0:	add	x1, x1, #0xa50
  44e4c4:	bl	419740 <BIO_printf@plt>
  44e4c8:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44e4cc:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e4d0:	str	x0, [sp, #112]
  44e4d4:	mov	x2, x23
  44e4d8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e4dc:	ldr	x0, [x0, #56]
  44e4e0:	add	x1, x1, #0x978
  44e4e4:	bl	419740 <BIO_printf@plt>
  44e4e8:	b	44d908 <ASN1_generate_nconf@plt+0x2ef98>
  44e4ec:	ldr	w1, [x19, #8]
  44e4f0:	add	x0, sp, #0x240
  44e4f4:	mov	x21, x28
  44e4f8:	mov	w2, #0x2                   	// #2
  44e4fc:	ldr	x28, [sp, #200]
  44e500:	str	w2, [x0, x1, lsl #2]
  44e504:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e508:	add	x0, sp, #0x240
  44e50c:	mov	w2, #0x1                   	// #1
  44e510:	add	x1, x0, #0x60
  44e514:	str	w2, [x0], #4
  44e518:	cmp	x0, x1
  44e51c:	b.ne	44e514 <ASN1_generate_nconf@plt+0x2fba4>  // b.any
  44e520:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e524:	add	x0, x26, #0x850
  44e528:	ldr	w0, [x0, #8]
  44e52c:	add	x2, sp, #0x138
  44e530:	mov	w1, #0x2                   	// #2
  44e534:	str	w1, [x2, x0, lsl #2]
  44e538:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e53c:	add	x0, x26, #0x840
  44e540:	b	44e528 <ASN1_generate_nconf@plt+0x2fbb8>
  44e544:	mov	x0, #0x100000001           	// #4294967297
  44e548:	str	x0, [sp, #312]
  44e54c:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e550:	ldr	x0, [sp, #112]
  44e554:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e558:	add	x1, x1, #0xbd8
  44e55c:	stp	d8, d9, [sp, #96]
  44e560:	ldr	x0, [x0, #56]
  44e564:	bl	419740 <BIO_printf@plt>
  44e568:	mov	w0, #0x1                   	// #1
  44e56c:	bl	41ac10 <exit@plt>
  44e570:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e574:	str	x0, [sp, #112]
  44e578:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e57c:	mov	w19, #0x1                   	// #1
  44e580:	ldr	x0, [x0, #56]
  44e584:	add	x1, x1, #0xb28
  44e588:	bl	419740 <BIO_printf@plt>
  44e58c:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44e590:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e594:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e598:	add	x20, x20, #0xa70
  44e59c:	stp	d8, d9, [sp, #96]
  44e5a0:	str	x0, [sp, #112]
  44e5a4:	b	44e034 <ASN1_generate_nconf@plt+0x2f6c4>
  44e5a8:	ldr	x0, [sp, #184]
  44e5ac:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e5b0:	add	x1, x1, #0xc00
  44e5b4:	stp	d8, d9, [sp, #96]
  44e5b8:	ldr	x0, [x0]
  44e5bc:	bl	419740 <BIO_printf@plt>
  44e5c0:	mov	w0, #0x1                   	// #1
  44e5c4:	bl	41ac10 <exit@plt>
  44e5c8:	ldr	w1, [x19, #8]
  44e5cc:	add	x0, sp, #0x1e8
  44e5d0:	mov	x21, x28
  44e5d4:	mov	w2, #0x2                   	// #2
  44e5d8:	ldr	x28, [sp, #200]
  44e5dc:	str	w2, [x0, x1, lsl #2]
  44e5e0:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e5e4:	add	x0, sp, #0x1e8
  44e5e8:	mov	w2, #0x1                   	// #1
  44e5ec:	add	x1, x0, #0x58
  44e5f0:	str	w2, [x0], #4
  44e5f4:	cmp	x1, x0
  44e5f8:	b.ne	44e5f0 <ASN1_generate_nconf@plt+0x2fc80>  // b.any
  44e5fc:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e600:	mov	w0, #0x1                   	// #1
  44e604:	str	w0, [sp, #748]
  44e608:	mov	x0, #0x100000001           	// #4294967297
  44e60c:	str	x0, [sp, #752]
  44e610:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e614:	mov	x0, #0x100000001           	// #4294967297
  44e618:	str	x0, [sp, #736]
  44e61c:	mov	w0, #0x1                   	// #1
  44e620:	str	w0, [sp, #744]
  44e624:	b	44ba30 <ASN1_generate_nconf@plt+0x2d0c0>
  44e628:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e62c:	str	x0, [sp, #112]
  44e630:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e634:	mov	w19, #0x1                   	// #1
  44e638:	ldr	x0, [x0, #56]
  44e63c:	add	x1, x1, #0xb00
  44e640:	bl	419740 <BIO_printf@plt>
  44e644:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44e648:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44e64c:	str	x1, [sp, #112]
  44e650:	ldr	x0, [sp, #136]
  44e654:	mov	w19, #0x1                   	// #1
  44e658:	ldr	x20, [x1, #56]
  44e65c:	bl	41df90 <EVP_CIPHER_nid@plt>
  44e660:	bl	41a220 <OBJ_nid2ln@plt>
  44e664:	mov	x2, x0
  44e668:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e66c:	mov	x0, x20
  44e670:	add	x1, x1, #0xad8
  44e674:	bl	419740 <BIO_printf@plt>
  44e678:	b	44d924 <ASN1_generate_nconf@plt+0x2efb4>
  44e67c:	add	x0, sp, #0x2a0
  44e680:	str	x0, [sp, #224]
  44e684:	add	x0, sp, #0x188
  44e688:	str	x0, [sp, #216]
  44e68c:	add	x0, sp, #0x140
  44e690:	str	x0, [sp, #208]
  44e694:	add	x0, sp, #0x1e8
  44e698:	str	x0, [sp, #184]
  44e69c:	add	x0, sp, #0x240
  44e6a0:	add	x21, x21, #0xdd0
  44e6a4:	str	x0, [sp, #232]
  44e6a8:	add	x0, sp, #0x138
  44e6ac:	str	x0, [sp, #144]
  44e6b0:	add	x0, x28, #0x80
  44e6b4:	str	xzr, [sp, #176]
  44e6b8:	str	x0, [sp, #192]
  44e6bc:	mov	w0, #0x0                   	// #0
  44e6c0:	bl	41e2f0 <OpenSSL_version@plt>
  44e6c4:	bl	41dea0 <puts@plt>
  44e6c8:	adrp	x22, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e6cc:	mov	w0, #0x2                   	// #2
  44e6d0:	bl	41e2f0 <OpenSSL_version@plt>
  44e6d4:	bl	41dea0 <puts@plt>
  44e6d8:	add	x22, x22, #0x158
  44e6dc:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e6e0:	add	x0, x0, #0x148
  44e6e4:	bl	41e1d0 <printf@plt>
  44e6e8:	bl	41b4b0 <BN_options@plt>
  44e6ec:	mov	x1, x0
  44e6f0:	mov	x0, x22
  44e6f4:	bl	41e1d0 <printf@plt>
  44e6f8:	bl	41df20 <RC4_options@plt>
  44e6fc:	mov	x1, x0
  44e700:	mov	x0, x22
  44e704:	bl	41e1d0 <printf@plt>
  44e708:	bl	41d540 <DES_options@plt>
  44e70c:	mov	x1, x0
  44e710:	mov	x0, x22
  44e714:	bl	41e1d0 <printf@plt>
  44e718:	bl	41cbf0 <AES_options@plt>
  44e71c:	mov	x1, x0
  44e720:	mov	x0, x22
  44e724:	bl	41e1d0 <printf@plt>
  44e728:	bl	41da60 <IDEA_options@plt>
  44e72c:	mov	x1, x0
  44e730:	mov	x0, x22
  44e734:	bl	41e1d0 <printf@plt>
  44e738:	bl	41e2e0 <BF_options@plt>
  44e73c:	mov	x1, x0
  44e740:	mov	x0, x22
  44e744:	bl	41e1d0 <printf@plt>
  44e748:	mov	w0, #0x1                   	// #1
  44e74c:	bl	41e2f0 <OpenSSL_version@plt>
  44e750:	mov	x1, x0
  44e754:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e758:	add	x0, x0, #0x160
  44e75c:	bl	41e1d0 <printf@plt>
  44e760:	ldr	w0, [sp, #240]
  44e764:	cbz	w0, 44e08c <ASN1_generate_nconf@plt+0x2f71c>
  44e768:	ldr	w0, [x20, #1452]
  44e76c:	cbnz	w0, 44e8b0 <ASN1_generate_nconf@plt+0x2ff40>
  44e770:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e774:	add	x0, x0, #0x168
  44e778:	bl	41dea0 <puts@plt>
  44e77c:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e780:	add	x0, x0, #0x1a8
  44e784:	bl	41e1d0 <printf@plt>
  44e788:	adrp	x23, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e78c:	adrp	x22, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e790:	add	x23, x23, #0x928
  44e794:	add	x22, x22, #0x920
  44e798:	mov	w0, #0x0                   	// #0
  44e79c:	str	wzr, [x20, #4]
  44e7a0:	ldr	x1, [x26]
  44e7a4:	ldr	w2, [x20, #1452]
  44e7a8:	ldr	w1, [x1, w0, uxtw #2]
  44e7ac:	cmp	w2, #0x0
  44e7b0:	csel	x0, x22, x23, ne  // ne = any
  44e7b4:	bl	41e1d0 <printf@plt>
  44e7b8:	ldr	w0, [x20, #4]
  44e7bc:	ldr	w1, [sp, #120]
  44e7c0:	add	w0, w0, #0x1
  44e7c4:	str	w0, [x20, #4]
  44e7c8:	cmp	w0, w1
  44e7cc:	b.cc	44e7a0 <ASN1_generate_nconf@plt+0x2fe30>  // b.lo, b.ul, b.last
  44e7d0:	mov	w0, #0xa                   	// #10
  44e7d4:	bl	41a5a0 <putchar@plt>
  44e7d8:	b	44e08c <ASN1_generate_nconf@plt+0x2f71c>
  44e7dc:	ldr	x0, [sp, #128]
  44e7e0:	adrp	x23, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e7e4:	adrp	x22, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e7e8:	add	x23, x23, #0x1f8
  44e7ec:	add	x24, x0, #0x768
  44e7f0:	add	x22, x22, #0x210
  44e7f4:	mov	w0, #0x1                   	// #1
  44e7f8:	add	x25, x20, #0xb80
  44e7fc:	mov	x26, #0x1                   	// #1
  44e800:	str	w0, [x20, #4]
  44e804:	b	44e834 <ASN1_generate_nconf@plt+0x2fec4>
  44e808:	cbz	w1, 44e8c0 <ASN1_generate_nconf@plt+0x2ff50>
  44e80c:	ldp	d2, d1, [x25]
  44e810:	fmov	d0, d2
  44e814:	mov	w2, w27
  44e818:	mov	w1, w3
  44e81c:	mov	x0, x23
  44e820:	bl	41e1d0 <printf@plt>
  44e824:	add	x26, x26, #0x1
  44e828:	add	x25, x25, #0x10
  44e82c:	cmp	x26, #0x8
  44e830:	b.eq	44e8e8 <ASN1_generate_nconf@plt+0x2ff78>  // b.none
  44e834:	ldr	x1, [sp, #216]
  44e838:	lsl	x0, x26, #2
  44e83c:	sub	w3, w26, #0x1
  44e840:	add	x1, x1, x0
  44e844:	ldur	w1, [x1, #-4]
  44e848:	cbz	w1, 44e824 <ASN1_generate_nconf@plt+0x2feb4>
  44e84c:	ldr	w2, [x20, #4]
  44e850:	add	x0, x24, x0
  44e854:	ldr	w1, [x20, #1452]
  44e858:	ldur	w27, [x0, #-4]
  44e85c:	cbnz	w2, 44e808 <ASN1_generate_nconf@plt+0x2fe98>
  44e860:	ldp	d2, d1, [x25]
  44e864:	cbnz	w1, 44e810 <ASN1_generate_nconf@plt+0x2fea0>
  44e868:	fmov	d0, #1.000000000000000000e+00
  44e86c:	fmov	d3, d1
  44e870:	mov	w1, w27
  44e874:	mov	x0, x22
  44e878:	fdiv	d1, d0, d1
  44e87c:	fdiv	d0, d0, d2
  44e880:	bl	41e1d0 <printf@plt>
  44e884:	b	44e824 <ASN1_generate_nconf@plt+0x2feb4>
  44e888:	ldr	x0, [sp, #112]
  44e88c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e890:	add	x1, x1, #0xcb8
  44e894:	ldr	x0, [x0, #56]
  44e898:	bl	419740 <BIO_printf@plt>
  44e89c:	b	44bc38 <ASN1_generate_nconf@plt+0x2d2c8>
  44e8a0:	ldr	w0, [x20, #1452]
  44e8a4:	cbz	w0, 44e6bc <ASN1_generate_nconf@plt+0x2fd4c>
  44e8a8:	ldr	w0, [sp, #240]
  44e8ac:	cbz	w0, 44e08c <ASN1_generate_nconf@plt+0x2f71c>
  44e8b0:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44e8b4:	add	x0, x0, #0xde8
  44e8b8:	bl	41e1d0 <printf@plt>
  44e8bc:	b	44e788 <ASN1_generate_nconf@plt+0x2fe18>
  44e8c0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  44e8c4:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e8c8:	add	x1, x1, #0x918
  44e8cc:	add	x0, x0, #0x1d0
  44e8d0:	str	w3, [sp, #120]
  44e8d4:	bl	41e1d0 <printf@plt>
  44e8d8:	ldr	w1, [x20, #1452]
  44e8dc:	ldr	w3, [sp, #120]
  44e8e0:	str	wzr, [x20, #4]
  44e8e4:	b	44e860 <ASN1_generate_nconf@plt+0x2fef0>
  44e8e8:	ldr	x0, [sp, #128]
  44e8ec:	adrp	x23, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e8f0:	adrp	x22, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e8f4:	add	x23, x23, #0x238
  44e8f8:	add	x22, x22, #0x250
  44e8fc:	add	x26, x20, #0xbf0
  44e900:	add	x24, x0, #0x788
  44e904:	mov	x25, #0x0                   	// #0
  44e908:	mov	w0, #0x1                   	// #1
  44e90c:	str	w0, [x20, #4]
  44e910:	ldr	x0, [sp, #208]
  44e914:	mov	w3, w25
  44e918:	ldr	w0, [x0, x25, lsl #2]
  44e91c:	cbz	w0, 44e94c <ASN1_generate_nconf@plt+0x2ffdc>
  44e920:	ldr	w1, [x20, #4]
  44e924:	ldr	w27, [x24, x25, lsl #2]
  44e928:	ldr	w0, [x20, #1452]
  44e92c:	cbz	w1, 44ea30 <ASN1_generate_nconf@plt+0x300c0>
  44e930:	cbz	w0, 44ea0c <ASN1_generate_nconf@plt+0x3009c>
  44e934:	ldp	d2, d1, [x26]
  44e938:	fmov	d0, d2
  44e93c:	mov	w2, w27
  44e940:	mov	w1, w3
  44e944:	mov	x0, x23
  44e948:	bl	41e1d0 <printf@plt>
  44e94c:	add	x25, x25, #0x1
  44e950:	add	x26, x26, #0x10
  44e954:	cmp	x25, #0x3
  44e958:	b.ne	44e910 <ASN1_generate_nconf@plt+0x2ffa0>  // b.any
  44e95c:	ldr	x0, [sp, #128]
  44e960:	adrp	x25, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e964:	adrp	x26, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44e968:	fmov	d8, #1.000000000000000000e+00
  44e96c:	add	x22, x0, #0x798
  44e970:	add	x0, x25, #0x2b8
  44e974:	add	x26, x26, #0x2a0
  44e978:	mov	x24, x22
  44e97c:	add	x25, x20, #0xc20
  44e980:	mov	w23, #0x0                   	// #0
  44e984:	str	x0, [sp, #120]
  44e988:	mov	w0, #0x1                   	// #1
  44e98c:	str	w0, [x20, #4]
  44e990:	ldr	x27, [sp, #184]
  44e994:	b	44e9d0 <ASN1_generate_nconf@plt+0x30060>
  44e998:	cbz	w0, 44ea58 <ASN1_generate_nconf@plt+0x300e8>
  44e99c:	ldp	d2, d3, [x25]
  44e9a0:	fmov	d1, d3
  44e9a4:	fmov	d0, d2
  44e9a8:	mov	w2, w3
  44e9ac:	mov	w1, w23
  44e9b0:	mov	x0, x26
  44e9b4:	bl	41e1d0 <printf@plt>
  44e9b8:	add	w23, w23, #0x1
  44e9bc:	add	x27, x27, #0x4
  44e9c0:	cmp	w23, #0x16
  44e9c4:	add	x24, x24, #0x10
  44e9c8:	add	x25, x25, #0x10
  44e9cc:	b.eq	44ea80 <ASN1_generate_nconf@plt+0x30110>  // b.none
  44e9d0:	ldr	w0, [x27]
  44e9d4:	cbz	w0, 44e9b8 <ASN1_generate_nconf@plt+0x30048>
  44e9d8:	ldr	w1, [x20, #4]
  44e9dc:	ldr	w0, [x20, #1452]
  44e9e0:	ldr	w3, [x24, #12]
  44e9e4:	cbnz	w1, 44e998 <ASN1_generate_nconf@plt+0x30028>
  44e9e8:	ldp	d2, d3, [x25]
  44e9ec:	cbnz	w0, 44e9a0 <ASN1_generate_nconf@plt+0x30030>
  44e9f0:	fdiv	d1, d8, d3
  44e9f4:	mov	w1, w3
  44e9f8:	fdiv	d0, d8, d2
  44e9fc:	ldr	x2, [x24]
  44ea00:	ldr	x0, [sp, #120]
  44ea04:	bl	41e1d0 <printf@plt>
  44ea08:	b	44e9b8 <ASN1_generate_nconf@plt+0x30048>
  44ea0c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  44ea10:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44ea14:	add	x1, x1, #0x918
  44ea18:	add	x0, x0, #0x1d0
  44ea1c:	str	w25, [sp, #120]
  44ea20:	bl	41e1d0 <printf@plt>
  44ea24:	ldr	w0, [x20, #1452]
  44ea28:	ldr	w3, [sp, #120]
  44ea2c:	str	wzr, [x20, #4]
  44ea30:	ldp	d2, d1, [x26]
  44ea34:	cbnz	w0, 44e938 <ASN1_generate_nconf@plt+0x2ffc8>
  44ea38:	fmov	d0, #1.000000000000000000e+00
  44ea3c:	fmov	d3, d1
  44ea40:	mov	w1, w27
  44ea44:	mov	x0, x22
  44ea48:	fdiv	d1, d0, d1
  44ea4c:	fdiv	d0, d0, d2
  44ea50:	bl	41e1d0 <printf@plt>
  44ea54:	b	44e94c <ASN1_generate_nconf@plt+0x2ffdc>
  44ea58:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  44ea5c:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44ea60:	add	x1, x1, #0x918
  44ea64:	add	x0, x0, #0x278
  44ea68:	str	w3, [sp, #136]
  44ea6c:	bl	41e1d0 <printf@plt>
  44ea70:	ldr	w0, [x20, #1452]
  44ea74:	ldr	w3, [sp, #136]
  44ea78:	str	wzr, [x20, #4]
  44ea7c:	b	44e9e8 <ASN1_generate_nconf@plt+0x30078>
  44ea80:	adrp	x24, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44ea84:	adrp	x23, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44ea88:	mov	w0, #0x1                   	// #1
  44ea8c:	add	x24, x24, #0x300
  44ea90:	add	x23, x23, #0x318
  44ea94:	add	x25, x20, #0xd80
  44ea98:	mov	x26, #0x1                   	// #1
  44ea9c:	str	w0, [x20, #4]
  44eaa0:	b	44eae0 <ASN1_generate_nconf@plt+0x30170>
  44eaa4:	cbz	w0, 44eb30 <ASN1_generate_nconf@plt+0x301c0>
  44eaa8:	add	x0, x25, x26, lsl #3
  44eaac:	fmov	d1, #1.000000000000000000e+00
  44eab0:	ldur	d2, [x0, #-8]
  44eab4:	fdiv	d0, d1, d2
  44eab8:	fmov	d1, d0
  44eabc:	fmov	d0, d2
  44eac0:	mov	w2, w27
  44eac4:	mov	w1, w3
  44eac8:	mov	x0, x24
  44eacc:	bl	41e1d0 <printf@plt>
  44ead0:	add	x26, x26, #0x1
  44ead4:	add	x22, x22, #0x10
  44ead8:	cmp	x26, #0x19
  44eadc:	b.eq	44eb58 <ASN1_generate_nconf@plt+0x301e8>  // b.none
  44eae0:	ldr	x0, [sp, #232]
  44eae4:	sub	w3, w26, #0x1
  44eae8:	add	x0, x0, x26, lsl #2
  44eaec:	ldur	w0, [x0, #-4]
  44eaf0:	cbz	w0, 44ead0 <ASN1_generate_nconf@plt+0x30160>
  44eaf4:	ldr	w1, [x20, #4]
  44eaf8:	ldr	w0, [x20, #1452]
  44eafc:	ldr	w27, [x22, #12]
  44eb00:	cbnz	w1, 44eaa4 <ASN1_generate_nconf@plt+0x30134>
  44eb04:	add	x1, x25, x26, lsl #3
  44eb08:	fmov	d1, #1.000000000000000000e+00
  44eb0c:	ldur	d2, [x1, #-8]
  44eb10:	fdiv	d0, d1, d2
  44eb14:	cbnz	w0, 44eab8 <ASN1_generate_nconf@plt+0x30148>
  44eb18:	fmov	d1, d2
  44eb1c:	mov	w1, w27
  44eb20:	ldr	x2, [x22]
  44eb24:	mov	x0, x23
  44eb28:	bl	41e1d0 <printf@plt>
  44eb2c:	b	44ead0 <ASN1_generate_nconf@plt+0x30160>
  44eb30:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  44eb34:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44eb38:	add	x1, x1, #0x918
  44eb3c:	add	x0, x0, #0x2e8
  44eb40:	str	w3, [sp, #120]
  44eb44:	bl	41e1d0 <printf@plt>
  44eb48:	ldr	w0, [x20, #1452]
  44eb4c:	ldr	w3, [sp, #120]
  44eb50:	str	wzr, [x20, #4]
  44eb54:	b	44eb04 <ASN1_generate_nconf@plt+0x30194>
  44eb58:	ldr	x0, [sp, #128]
  44eb5c:	adrp	x24, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44eb60:	adrp	x23, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44eb64:	add	x24, x24, #0x340
  44eb68:	add	x23, x23, #0x358
  44eb6c:	add	x25, x20, #0xe40
  44eb70:	add	x22, x0, #0x918
  44eb74:	mov	x26, #0x0                   	// #0
  44eb78:	mov	w0, #0x1                   	// #1
  44eb7c:	fmov	d8, #1.000000000000000000e+00
  44eb80:	str	w0, [x20, #4]
  44eb84:	ldr	x0, [sp, #144]
  44eb88:	mov	w5, w26
  44eb8c:	ldr	w0, [x0, x26, lsl #2]
  44eb90:	cbz	w0, 44ebcc <ASN1_generate_nconf@plt+0x3025c>
  44eb94:	ldr	w1, [x20, #4]
  44eb98:	ldr	w0, [x20, #1452]
  44eb9c:	ldr	w27, [x22, #12]
  44eba0:	ldr	x2, [x22]
  44eba4:	cbz	w1, 44ec30 <ASN1_generate_nconf@plt+0x302c0>
  44eba8:	cbz	w0, 44ec04 <ASN1_generate_nconf@plt+0x30294>
  44ebac:	ldp	d2, d3, [x25]
  44ebb0:	fmov	d1, d3
  44ebb4:	fmov	d0, d2
  44ebb8:	mov	x3, x2
  44ebbc:	mov	w1, w5
  44ebc0:	mov	w2, w27
  44ebc4:	mov	x0, x24
  44ebc8:	bl	41e1d0 <printf@plt>
  44ebcc:	add	x25, x25, #0x10
  44ebd0:	add	x22, x22, #0x18
  44ebd4:	cbz	x26, 44ebe0 <ASN1_generate_nconf@plt+0x30270>
  44ebd8:	ldp	d8, d9, [sp, #96]
  44ebdc:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  44ebe0:	mov	x26, #0x1                   	// #1
  44ebe4:	b	44eb84 <ASN1_generate_nconf@plt+0x30214>
  44ebe8:	ldr	x0, [sp, #112]
  44ebec:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ebf0:	add	x1, x1, #0xd30
  44ebf4:	ldr	x0, [x0, #56]
  44ebf8:	bl	419740 <BIO_printf@plt>
  44ebfc:	mov	w0, #0x1                   	// #1
  44ec00:	bl	41ac10 <exit@plt>
  44ec04:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  44ec08:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44ec0c:	add	x1, x1, #0x918
  44ec10:	add	x0, x0, #0x278
  44ec14:	str	w26, [sp, #120]
  44ec18:	str	x2, [sp, #128]
  44ec1c:	bl	41e1d0 <printf@plt>
  44ec20:	ldr	w0, [x20, #1452]
  44ec24:	ldr	w5, [sp, #120]
  44ec28:	ldr	x2, [sp, #128]
  44ec2c:	str	wzr, [x20, #4]
  44ec30:	ldp	d2, d3, [x25]
  44ec34:	cbnz	w0, 44ebb0 <ASN1_generate_nconf@plt+0x30240>
  44ec38:	fdiv	d1, d8, d3
  44ec3c:	mov	w1, w27
  44ec40:	fdiv	d0, d8, d2
  44ec44:	mov	x0, x23
  44ec48:	bl	41e1d0 <printf@plt>
  44ec4c:	b	44ebcc <ASN1_generate_nconf@plt+0x3025c>
  44ec50:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ec54:	add	x21, x21, #0xd60
  44ec58:	ldr	x0, [sp, #112]
  44ec5c:	mov	x1, x21
  44ec60:	ldr	x2, [x26, #88]
  44ec64:	ldr	x0, [x0, #56]
  44ec68:	bl	419740 <BIO_printf@plt>
  44ec6c:	str	wzr, [sp, #712]
  44ec70:	b	44cdb4 <ASN1_generate_nconf@plt+0x2e444>
  44ec74:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ec78:	add	x21, x21, #0xd60
  44ec7c:	ldr	x0, [sp, #112]
  44ec80:	mov	x1, x21
  44ec84:	ldr	x2, [x26, #128]
  44ec88:	ldr	x0, [x0, #56]
  44ec8c:	bl	419740 <BIO_printf@plt>
  44ec90:	str	wzr, [sp, #732]
  44ec94:	b	44d14c <ASN1_generate_nconf@plt+0x2e7dc>
  44ec98:	ldr	w0, [sp, #732]
  44ec9c:	cbz	w0, 44d21c <ASN1_generate_nconf@plt+0x2e8ac>
  44eca0:	ldp	d8, d9, [sp, #96]
  44eca4:	b	44d14c <ASN1_generate_nconf@plt+0x2e7dc>
  44eca8:	mov	w27, w22
  44ecac:	b	44d1d8 <ASN1_generate_nconf@plt+0x2e868>
  44ecb0:	ldr	x19, [sp, #112]
  44ecb4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ecb8:	add	x1, x1, #0xe98
  44ecbc:	ldr	x0, [x19, #56]
  44ecc0:	bl	419740 <BIO_printf@plt>
  44ecc4:	ldr	x0, [x19, #56]
  44ecc8:	bl	41e7f0 <ERR_print_errors@plt>
  44eccc:	mov	w0, #0x1                   	// #1
  44ecd0:	bl	41ac10 <exit@plt>
  44ecd4:	mov	w19, #0x1                   	// #1
  44ecd8:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  44ecdc:	ldr	x0, [sp, #128]
  44ece0:	mov	x22, x28
  44ece4:	add	x24, x0, #0x768
  44ece8:	add	x1, x0, #0x230
  44ecec:	str	x1, [sp, #184]
  44ecf0:	ldr	w0, [sp, #304]
  44ecf4:	cmp	w0, #0x2
  44ecf8:	b.le	44ed78 <ASN1_generate_nconf@plt+0x30408>
  44ecfc:	bl	41c240 <BN_new@plt>
  44ed00:	mov	x19, x0
  44ed04:	cbz	x0, 450068 <ASN1_generate_nconf@plt+0x316f8>
  44ed08:	mov	w1, #0x10001               	// #65537
  44ed0c:	bl	41a7a0 <BN_set_word@plt>
  44ed10:	cbz	w0, 450044 <ASN1_generate_nconf@plt+0x316d4>
  44ed14:	ldr	w2, [x20, #4]
  44ed18:	mov	x1, x27
  44ed1c:	ldr	x3, [sp, #184]
  44ed20:	lsl	x2, x2, #4
  44ed24:	ldr	x0, [x21, #56]
  44ed28:	ldr	x2, [x3, x2]
  44ed2c:	bl	419740 <BIO_printf@plt>
  44ed30:	ldr	w1, [x20, #4]
  44ed34:	str	w1, [sp, #264]
  44ed38:	bl	41b720 <RSA_new@plt>
  44ed3c:	ldr	w1, [sp, #264]
  44ed40:	ldr	w3, [x20, #4]
  44ed44:	add	x1, x22, w1, uxtw #3
  44ed48:	add	x2, x22, x3, lsl #3
  44ed4c:	str	x0, [x1, #72]
  44ed50:	ldr	x0, [x2, #72]
  44ed54:	cbz	x0, 450044 <ASN1_generate_nconf@plt+0x316d4>
  44ed58:	ldr	w1, [x24, x3, lsl #2]
  44ed5c:	mov	x4, #0x0                   	// #0
  44ed60:	ldr	w2, [sp, #304]
  44ed64:	mov	x3, x19
  44ed68:	bl	41d0f0 <RSA_generate_multi_prime_key@plt>
  44ed6c:	cbz	w0, 450044 <ASN1_generate_nconf@plt+0x316d4>
  44ed70:	mov	x0, x19
  44ed74:	bl	41e870 <BN_free@plt>
  44ed78:	ldr	w5, [x20, #4]
  44ed7c:	add	x4, x22, #0x38
  44ed80:	ldp	x1, x3, [x22, #16]
  44ed84:	mov	w2, #0x24                  	// #36
  44ed88:	add	x5, x22, x5, lsl #3
  44ed8c:	mov	w0, #0x72                  	// #114
  44ed90:	ldr	x5, [x5, #72]
  44ed94:	bl	41d1b0 <RSA_sign@plt>
  44ed98:	cbz	w0, 44efb8 <ASN1_generate_nconf@plt+0x30648>
  44ed9c:	ldr	x0, [sp, #136]
  44eda0:	add	x22, x22, #0x300
  44eda4:	cmp	x0, x22
  44eda8:	b.ne	44ecf0 <ASN1_generate_nconf@plt+0x30380>  // b.any
  44edac:	ldr	x0, [sp, #128]
  44edb0:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44edb4:	ldr	w2, [x20, #4]
  44edb8:	add	x1, x1, #0xbf0
  44edbc:	add	x4, x0, #0x768
  44edc0:	ldr	w3, [sp, #160]
  44edc4:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44edc8:	add	x0, x0, #0xf10
  44edcc:	stp	d8, d9, [sp, #96]
  44edd0:	add	x19, x21, #0x38
  44edd4:	ldr	w2, [x4, x2, lsl #2]
  44edd8:	str	x4, [sp, #184]
  44eddc:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44ede0:	ldr	w1, [x26, #2464]
  44ede4:	mov	w0, #0x0                   	// #0
  44ede8:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44edec:	ldr	w0, [sp, #280]
  44edf0:	mov	x2, x28
  44edf4:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44edf8:	add	x1, x1, #0xc20
  44edfc:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44ee00:	sxtw	x22, w0
  44ee04:	ldr	w1, [x26, #2464]
  44ee08:	mov	w0, #0x1                   	// #1
  44ee0c:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44ee10:	fmov	d8, d0
  44ee14:	mov	w0, #0x0                   	// #0
  44ee18:	bl	419c60 <alarm@plt>
  44ee1c:	fmov	d0, d8
  44ee20:	ldr	w2, [x20, #4]
  44ee24:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ee28:	ldr	x4, [sp, #184]
  44ee2c:	add	x1, x1, #0x718
  44ee30:	ldr	w0, [x20, #1452]
  44ee34:	cmp	w0, #0x0
  44ee38:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ee3c:	ldr	w3, [x4, x2, lsl #2]
  44ee40:	add	x4, x0, #0x700
  44ee44:	ldr	x0, [x21, #56]
  44ee48:	csel	x1, x4, x1, ne  // ne = any
  44ee4c:	mov	x2, x22
  44ee50:	bl	419740 <BIO_printf@plt>
  44ee54:	scvtf	d0, w22
  44ee58:	ldr	w0, [x20, #4]
  44ee5c:	add	x1, x20, x0, lsl #4
  44ee60:	fdiv	d0, d0, d8
  44ee64:	ldp	d8, d9, [sp, #96]
  44ee68:	str	d0, [x1, #2944]
  44ee6c:	mov	x24, x28
  44ee70:	b	44ee78 <ASN1_generate_nconf@plt+0x30508>
  44ee74:	mov	w0, w2
  44ee78:	add	x5, x24, x0, lsl #3
  44ee7c:	ldr	w4, [x24, #56]
  44ee80:	ldp	x1, x3, [x24, #16]
  44ee84:	mov	w2, #0x24                  	// #36
  44ee88:	ldr	x5, [x5, #72]
  44ee8c:	mov	w0, #0x72                  	// #114
  44ee90:	bl	41aed0 <RSA_verify@plt>
  44ee94:	cmp	w0, #0x0
  44ee98:	b.le	44fa0c <ASN1_generate_nconf@plt+0x3109c>
  44ee9c:	ldr	x0, [sp, #136]
  44eea0:	add	x24, x24, #0x300
  44eea4:	ldr	w2, [x20, #4]
  44eea8:	cmp	x0, x24
  44eeac:	b.ne	44ee74 <ASN1_generate_nconf@plt+0x30504>  // b.any
  44eeb0:	ldr	x0, [sp, #128]
  44eeb4:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  44eeb8:	ldr	w3, [sp, #160]
  44eebc:	add	x1, x1, #0xbf0
  44eec0:	add	x4, x0, #0x768
  44eec4:	adrp	x0, 471000 <ASN1_generate_nconf@plt+0x52690>
  44eec8:	add	x0, x0, #0x930
  44eecc:	stp	d8, d9, [sp, #96]
  44eed0:	ldr	w2, [x4, w2, uxtw #2]
  44eed4:	str	x4, [sp, #264]
  44eed8:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44eedc:	ldr	w1, [x26, #2464]
  44eee0:	mov	w0, #0x0                   	// #0
  44eee4:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44eee8:	ldr	w0, [sp, #280]
  44eeec:	mov	x2, x28
  44eef0:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44eef4:	add	x1, x1, #0xcf8
  44eef8:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44eefc:	sxtw	x2, w0
  44ef00:	ldr	w1, [x26, #2464]
  44ef04:	mov	x24, x2
  44ef08:	mov	w0, #0x1                   	// #1
  44ef0c:	str	x2, [sp, #184]
  44ef10:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44ef14:	fmov	d8, d0
  44ef18:	mov	w0, #0x0                   	// #0
  44ef1c:	bl	419c60 <alarm@plt>
  44ef20:	fmov	d0, d8
  44ef24:	ldr	w3, [x20, #4]
  44ef28:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ef2c:	ldr	x4, [sp, #264]
  44ef30:	add	x1, x1, #0x758
  44ef34:	ldr	w5, [x20, #1452]
  44ef38:	ldr	x0, [x19]
  44ef3c:	cmp	w5, #0x0
  44ef40:	ldr	w3, [x4, x3, lsl #2]
  44ef44:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ef48:	ldr	x2, [sp, #184]
  44ef4c:	add	x4, x4, #0x740
  44ef50:	csel	x1, x4, x1, ne  // ne = any
  44ef54:	bl	419740 <BIO_printf@plt>
  44ef58:	scvtf	d0, w24
  44ef5c:	ldr	w1, [x20, #4]
  44ef60:	ubfiz	x0, x1, #4, #32
  44ef64:	fdiv	d0, d0, d8
  44ef68:	add	x0, x20, x0
  44ef6c:	ldp	d8, d9, [sp, #96]
  44ef70:	str	d0, [x0, #2952]
  44ef74:	cmp	x22, #0x1
  44ef78:	add	w0, w1, #0x1
  44ef7c:	b.gt	44d53c <ASN1_generate_nconf@plt+0x2ebcc>
  44ef80:	str	w0, [x20, #4]
  44ef84:	cmp	w0, #0x6
  44ef88:	b.hi	44fa30 <ASN1_generate_nconf@plt+0x310c0>  // b.pmore
  44ef8c:	ldr	x2, [sp, #216]
  44ef90:	add	x0, x2, w0, uxtw #2
  44ef94:	mov	w2, #0x5                   	// #5
  44ef98:	sub	w2, w2, w1
  44ef9c:	mov	x1, #0x0                   	// #0
  44efa0:	str	wzr, [x0, x1, lsl #2]
  44efa4:	cmp	x2, x1
  44efa8:	add	x1, x1, #0x1
  44efac:	b.ne	44efa0 <ASN1_generate_nconf@plt+0x30630>  // b.any
  44efb0:	mov	w0, #0x8                   	// #8
  44efb4:	b	44d53c <ASN1_generate_nconf@plt+0x2ebcc>
  44efb8:	ldr	x0, [x21, #56]
  44efbc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44efc0:	add	x1, x1, #0xee0
  44efc4:	add	x19, x21, #0x38
  44efc8:	mov	x22, #0x1                   	// #1
  44efcc:	bl	419740 <BIO_printf@plt>
  44efd0:	ldr	x0, [x21, #56]
  44efd4:	bl	41e7f0 <ERR_print_errors@plt>
  44efd8:	ldr	w0, [x20, #4]
  44efdc:	b	44ee6c <ASN1_generate_nconf@plt+0x304fc>
  44efe0:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44efe4:	add	x0, x0, #0x388
  44efe8:	str	x0, [sp, #232]
  44efec:	add	x0, sp, #0x1e8
  44eff0:	str	x0, [sp, #184]
  44eff4:	adrp	x25, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44eff8:	ldr	x0, [sp, #128]
  44effc:	add	x25, x25, #0x3c0
  44f000:	mov	x22, #0x0                   	// #0
  44f004:	str	wzr, [x20, #4]
  44f008:	add	x24, x0, #0x798
  44f00c:	mov	x0, x20
  44f010:	mov	w20, w19
  44f014:	mov	x19, x0
  44f018:	ldr	x23, [sp, #112]
  44f01c:	b	44f034 <ASN1_generate_nconf@plt+0x306c4>
  44f020:	ldr	w22, [x19, #4]
  44f024:	add	w22, w22, #0x1
  44f028:	str	w22, [x19, #4]
  44f02c:	cmp	w22, #0x15
  44f030:	b.hi	44f0f8 <ASN1_generate_nconf@plt+0x30788>  // b.pmore
  44f034:	ldr	x0, [sp, #184]
  44f038:	ldr	w0, [x0, x22, lsl #2]
  44f03c:	cbz	w0, 44f020 <ASN1_generate_nconf@plt+0x306b0>
  44f040:	mov	x27, x28
  44f044:	add	x0, x24, x22, lsl #4
  44f048:	ldr	w0, [x0, #8]
  44f04c:	bl	41bca0 <EC_KEY_new_by_curve_name@plt>
  44f050:	add	x1, x27, x22, lsl #3
  44f054:	ldr	w22, [x19, #4]
  44f058:	str	x0, [x1, #152]
  44f05c:	add	x0, x27, x22, lsl #3
  44f060:	ldr	x0, [x0, #152]
  44f064:	cbz	x0, 44f770 <ASN1_generate_nconf@plt+0x30e00>
  44f068:	ldr	x0, [sp, #136]
  44f06c:	add	x27, x27, #0x300
  44f070:	cmp	x0, x27
  44f074:	b.ne	44f044 <ASN1_generate_nconf@plt+0x306d4>  // b.any
  44f078:	mov	x22, x28
  44f07c:	b	44f090 <ASN1_generate_nconf@plt+0x30720>
  44f080:	ldr	x0, [sp, #136]
  44f084:	add	x22, x22, #0x300
  44f088:	cmp	x0, x22
  44f08c:	b.eq	44f788 <ASN1_generate_nconf@plt+0x30e18>  // b.none
  44f090:	ldr	w0, [x19, #4]
  44f094:	mov	x1, #0x0                   	// #0
  44f098:	add	x0, x22, x0, lsl #3
  44f09c:	ldr	x0, [x0, #152]
  44f0a0:	bl	41a760 <EC_KEY_precompute_mult@plt>
  44f0a4:	ldr	w0, [x19, #4]
  44f0a8:	add	x0, x22, x0, lsl #3
  44f0ac:	ldr	x0, [x0, #152]
  44f0b0:	bl	41b4a0 <EC_KEY_generate_key@plt>
  44f0b4:	ldr	w5, [x19, #4]
  44f0b8:	add	x4, x22, #0x38
  44f0bc:	ldp	x1, x3, [x22, #16]
  44f0c0:	mov	w2, #0x14                  	// #20
  44f0c4:	add	x5, x22, x5, lsl #3
  44f0c8:	mov	w0, #0x0                   	// #0
  44f0cc:	ldr	x5, [x5, #152]
  44f0d0:	bl	41bcd0 <ECDSA_sign@plt>
  44f0d4:	cbnz	w0, 44f080 <ASN1_generate_nconf@plt+0x30710>
  44f0d8:	ldr	x0, [x23, #56]
  44f0dc:	add	x22, x23, #0x38
  44f0e0:	ldr	x1, [sp, #232]
  44f0e4:	mov	x27, #0x1                   	// #1
  44f0e8:	bl	419740 <BIO_printf@plt>
  44f0ec:	ldr	x0, [x23, #56]
  44f0f0:	bl	41e7f0 <ERR_print_errors@plt>
  44f0f4:	b	44f840 <ASN1_generate_nconf@plt+0x30ed0>
  44f0f8:	mov	x0, x19
  44f0fc:	mov	w19, w20
  44f100:	mov	x20, x0
  44f104:	add	x0, sp, #0x240
  44f108:	str	w19, [sp, #144]
  44f10c:	str	x0, [sp, #232]
  44f110:	mov	w0, #0x0                   	// #0
  44f114:	str	wzr, [x20, #4]
  44f118:	str	x21, [sp, #264]
  44f11c:	b	44f134 <ASN1_generate_nconf@plt+0x307c4>
  44f120:	ldr	w0, [x20, #4]
  44f124:	add	w0, w0, #0x1
  44f128:	str	w0, [x20, #4]
  44f12c:	cmp	w0, #0x17
  44f130:	b.hi	44f3cc <ASN1_generate_nconf@plt+0x30a5c>  // b.pmore
  44f134:	ldr	x1, [sp, #232]
  44f138:	ldr	w0, [x1, w0, uxtw #2]
  44f13c:	cbz	w0, 44f120 <ASN1_generate_nconf@plt+0x307b0>
  44f140:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44f144:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f148:	add	x21, x22, #0x38
  44f14c:	add	x19, x0, #0xff0
  44f150:	mov	x24, x28
  44f154:	str	xzr, [sp, #336]
  44f158:	str	xzr, [sp, #352]
  44f15c:	bl	41ca60 <ERR_peek_error@plt>
  44f160:	cbnz	x0, 450238 <ASN1_generate_nconf@plt+0x318c8>
  44f164:	ldr	x2, [sp, #128]
  44f168:	mov	x1, #0x0                   	// #0
  44f16c:	ldr	w0, [x20, #4]
  44f170:	add	x0, x2, x0, lsl #4
  44f174:	ldr	w0, [x0, #1952]
  44f178:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  44f17c:	mov	x23, x0
  44f180:	cbz	x0, 45017c <ASN1_generate_nconf@plt+0x3180c>
  44f184:	mov	x0, x23
  44f188:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  44f18c:	cbz	w0, 45021c <ASN1_generate_nconf@plt+0x318ac>
  44f190:	add	x1, sp, #0x150
  44f194:	mov	x0, x23
  44f198:	bl	41c900 <EVP_PKEY_keygen@plt>
  44f19c:	cbz	w0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1a0:	add	x1, sp, #0x160
  44f1a4:	mov	x0, x23
  44f1a8:	bl	41c900 <EVP_PKEY_keygen@plt>
  44f1ac:	cbz	w0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1b0:	ldr	x0, [sp, #336]
  44f1b4:	mov	x1, #0x0                   	// #0
  44f1b8:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  44f1bc:	mov	x27, x0
  44f1c0:	cbz	x0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1c4:	bl	41d550 <EVP_PKEY_derive_init@plt>
  44f1c8:	cbz	w0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1cc:	ldr	x1, [sp, #352]
  44f1d0:	mov	x0, x27
  44f1d4:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  44f1d8:	cbz	w0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1dc:	add	x2, sp, #0x1a8
  44f1e0:	mov	x0, x27
  44f1e4:	mov	x1, #0x0                   	// #0
  44f1e8:	bl	41b6b0 <EVP_PKEY_derive@plt>
  44f1ec:	cbz	w0, 450160 <ASN1_generate_nconf@plt+0x317f0>
  44f1f0:	ldr	x0, [sp, #424]
  44f1f4:	sub	x0, x0, #0x1
  44f1f8:	cmp	x0, #0xff
  44f1fc:	b.hi	450160 <ASN1_generate_nconf@plt+0x317f0>  // b.pmore
  44f200:	ldr	x0, [sp, #352]
  44f204:	mov	x1, #0x0                   	// #0
  44f208:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  44f20c:	mov	x25, x0
  44f210:	cbz	x0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f214:	bl	41d550 <EVP_PKEY_derive_init@plt>
  44f218:	cbz	w0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f21c:	ldr	x1, [sp, #336]
  44f220:	mov	x0, x25
  44f224:	bl	41ba50 <EVP_PKEY_derive_set_peer@plt>
  44f228:	cbz	w0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f22c:	add	x2, sp, #0x1c8
  44f230:	mov	x0, x25
  44f234:	mov	x1, #0x0                   	// #0
  44f238:	bl	41b6b0 <EVP_PKEY_derive@plt>
  44f23c:	cbz	w0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f240:	ldr	x1, [x24, #536]
  44f244:	add	x2, sp, #0x1a8
  44f248:	mov	x0, x27
  44f24c:	bl	41b6b0 <EVP_PKEY_derive@plt>
  44f250:	cbz	w0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f254:	ldr	x1, [x24, #544]
  44f258:	add	x2, sp, #0x1c8
  44f25c:	mov	x0, x25
  44f260:	bl	41b6b0 <EVP_PKEY_derive@plt>
  44f264:	cbz	w0, 450144 <ASN1_generate_nconf@plt+0x317d4>
  44f268:	ldr	x0, [sp, #424]
  44f26c:	ldr	x2, [sp, #456]
  44f270:	cmp	x2, x0
  44f274:	b.ne	450144 <ASN1_generate_nconf@plt+0x317d4>  // b.any
  44f278:	ldr	x0, [x24, #536]
  44f27c:	ldr	x1, [x24, #544]
  44f280:	bl	41e660 <CRYPTO_memcmp@plt>
  44f284:	cbnz	w0, 450128 <ASN1_generate_nconf@plt+0x317b8>
  44f288:	ldr	w1, [x20, #4]
  44f28c:	ldr	x0, [sp, #336]
  44f290:	add	x1, x24, x1, lsl #3
  44f294:	add	x24, x24, #0x300
  44f298:	str	x27, [x1, #328]
  44f29c:	ldr	x2, [sp, #424]
  44f2a0:	str	x2, [x1, #552]
  44f2a4:	bl	41d9c0 <EVP_PKEY_free@plt>
  44f2a8:	ldr	x0, [sp, #352]
  44f2ac:	bl	41d9c0 <EVP_PKEY_free@plt>
  44f2b0:	mov	x0, x23
  44f2b4:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  44f2b8:	mov	x0, x25
  44f2bc:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  44f2c0:	ldr	x0, [sp, #136]
  44f2c4:	cmp	x0, x24
  44f2c8:	b.ne	44f154 <ASN1_generate_nconf@plt+0x307e4>  // b.any
  44f2cc:	ldr	x0, [sp, #128]
  44f2d0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f2d4:	ldr	w2, [x20, #4]
  44f2d8:	add	x1, x1, #0xa20
  44f2dc:	add	x24, x0, #0x798
  44f2e0:	ldr	w3, [sp, #160]
  44f2e4:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  44f2e8:	add	x0, x0, #0x948
  44f2ec:	add	x2, x24, x2, lsl #4
  44f2f0:	ldr	w2, [x2, #12]
  44f2f4:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44f2f8:	ldr	w1, [x26, #2464]
  44f2fc:	mov	w0, #0x0                   	// #0
  44f300:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f304:	ldr	w0, [sp, #280]
  44f308:	mov	x2, x28
  44f30c:	adrp	x1, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44f310:	add	x1, x1, #0x5a8
  44f314:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44f318:	sxtw	x25, w0
  44f31c:	ldr	w1, [x26, #2464]
  44f320:	mov	w0, #0x1                   	// #1
  44f324:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f328:	fmov	d8, d0
  44f32c:	mov	w0, #0x0                   	// #0
  44f330:	bl	419c60 <alarm@plt>
  44f334:	fmov	d0, d8
  44f338:	ldr	w2, [x20, #4]
  44f33c:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f340:	ldr	w3, [x20, #1452]
  44f344:	add	x4, x4, #0x878
  44f348:	ldr	x0, [x22, #56]
  44f34c:	add	x24, x24, x2, lsl #4
  44f350:	cmp	w3, #0x0
  44f354:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f358:	add	x1, x1, #0x890
  44f35c:	mov	x2, x25
  44f360:	ldr	w3, [x24, #12]
  44f364:	csel	x1, x4, x1, ne  // ne = any
  44f368:	bl	419740 <BIO_printf@plt>
  44f36c:	scvtf	d0, w25
  44f370:	ldr	w1, [x20, #4]
  44f374:	add	x0, x20, #0xd80
  44f378:	cmp	x25, #0x1
  44f37c:	fdiv	d0, d0, d8
  44f380:	str	d0, [x0, x1, lsl #3]
  44f384:	b.gt	44f120 <ASN1_generate_nconf@plt+0x307b0>
  44f388:	ldr	w1, [x20, #4]
  44f38c:	add	w0, w1, #0x1
  44f390:	str	w0, [x20, #4]
  44f394:	cmp	w0, #0x17
  44f398:	b.hi	44f120 <ASN1_generate_nconf@plt+0x307b0>  // b.pmore
  44f39c:	ldr	x2, [sp, #232]
  44f3a0:	add	x0, x2, w0, uxtw #2
  44f3a4:	mov	w2, #0x16                  	// #22
  44f3a8:	sub	w2, w2, w1
  44f3ac:	mov	x1, #0x0                   	// #0
  44f3b0:	str	wzr, [x0, x1, lsl #2]
  44f3b4:	cmp	x2, x1
  44f3b8:	add	x1, x1, #0x1
  44f3bc:	b.ne	44f3b0 <ASN1_generate_nconf@plt+0x30a40>  // b.any
  44f3c0:	mov	w0, #0x18                  	// #24
  44f3c4:	str	w0, [x20, #4]
  44f3c8:	b	44f120 <ASN1_generate_nconf@plt+0x307b0>
  44f3cc:	add	x0, sp, #0x138
  44f3d0:	ldr	w19, [sp, #144]
  44f3d4:	str	x0, [sp, #144]
  44f3d8:	adrp	x25, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  44f3dc:	ldr	x0, [sp, #128]
  44f3e0:	add	x25, x25, #0x100
  44f3e4:	str	wzr, [x20, #4]
  44f3e8:	add	x24, x0, #0x918
  44f3ec:	mov	w0, #0x0                   	// #0
  44f3f0:	ldr	x22, [sp, #112]
  44f3f4:	ldr	x21, [sp, #264]
  44f3f8:	b	44f410 <ASN1_generate_nconf@plt+0x30aa0>
  44f3fc:	ldr	w0, [x20, #4]
  44f400:	add	w0, w0, #0x1
  44f404:	str	w0, [x20, #4]
  44f408:	cmp	w0, #0x1
  44f40c:	b.hi	44e8a0 <ASN1_generate_nconf@plt+0x2ff30>  // b.pmore
  44f410:	ldr	x1, [sp, #144]
  44f414:	str	xzr, [sp, #456]
  44f418:	ldr	w0, [x1, w0, uxtw #2]
  44f41c:	cbz	w0, 44f3fc <ASN1_generate_nconf@plt+0x30a8c>
  44f420:	mov	x23, x28
  44f424:	ldr	w27, [x20, #4]
  44f428:	bl	41bea0 <EVP_MD_CTX_new@plt>
  44f42c:	ldr	w1, [x20, #4]
  44f430:	add	x27, x23, w27, uxtw #3
  44f434:	add	x2, x23, x1, lsl #3
  44f438:	str	x0, [x27, #520]
  44f43c:	ldr	x0, [x2, #520]
  44f440:	cbz	x0, 4500a4 <ASN1_generate_nconf@plt+0x31734>
  44f444:	add	x0, x1, x1, lsl #1
  44f448:	mov	x1, #0x0                   	// #0
  44f44c:	add	x0, x24, x0, lsl #3
  44f450:	ldr	w0, [x0, #8]
  44f454:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  44f458:	mov	x27, x0
  44f45c:	cbz	x0, 45011c <ASN1_generate_nconf@plt+0x317ac>
  44f460:	bl	41b410 <EVP_PKEY_keygen_init@plt>
  44f464:	cbz	w0, 45011c <ASN1_generate_nconf@plt+0x317ac>
  44f468:	add	x1, sp, #0x1c8
  44f46c:	mov	x0, x27
  44f470:	bl	41c900 <EVP_PKEY_keygen@plt>
  44f474:	cbz	w0, 45011c <ASN1_generate_nconf@plt+0x317ac>
  44f478:	mov	x0, x27
  44f47c:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  44f480:	ldr	w0, [x20, #4]
  44f484:	mov	x3, #0x0                   	// #0
  44f488:	ldr	x4, [sp, #456]
  44f48c:	mov	x2, #0x0                   	// #0
  44f490:	add	x0, x23, x0, lsl #3
  44f494:	mov	x1, #0x0                   	// #0
  44f498:	ldr	x0, [x0, #520]
  44f49c:	bl	41a7d0 <EVP_DigestSignInit@plt>
  44f4a0:	cbz	w0, 45009c <ASN1_generate_nconf@plt+0x3172c>
  44f4a4:	ldr	x0, [sp, #456]
  44f4a8:	add	x23, x23, #0x300
  44f4ac:	bl	41d9c0 <EVP_PKEY_free@plt>
  44f4b0:	ldr	x0, [sp, #136]
  44f4b4:	cmp	x0, x23
  44f4b8:	b.ne	44f424 <ASN1_generate_nconf@plt+0x30ab4>  // b.any
  44f4bc:	add	x23, x28, #0x40
  44f4c0:	mov	w27, #0x0                   	// #0
  44f4c4:	mov	x6, #0x18                  	// #24
  44f4c8:	ldr	w0, [x20, #4]
  44f4cc:	mov	x5, x23
  44f4d0:	ldp	x3, x1, [x23, #-48]
  44f4d4:	mov	x2, x23
  44f4d8:	mov	x4, #0x14                  	// #20
  44f4dc:	madd	x7, x0, x6, x24
  44f4e0:	ldr	x7, [x7, #16]
  44f4e4:	str	x7, [x5], #-64
  44f4e8:	add	x0, x5, x0, lsl #3
  44f4ec:	ldr	x0, [x0, #520]
  44f4f0:	bl	41c2f0 <EVP_DigestSign@plt>
  44f4f4:	cbz	w0, 4500bc <ASN1_generate_nconf@plt+0x3174c>
  44f4f8:	ldr	w0, [sp, #256]
  44f4fc:	add	w27, w27, #0x1
  44f500:	add	x23, x23, #0x300
  44f504:	mov	x6, #0x18                  	// #24
  44f508:	cmp	w27, w0
  44f50c:	b.ne	44f4c8 <ASN1_generate_nconf@plt+0x30b58>  // b.any
  44f510:	ldr	w1, [x20, #4]
  44f514:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44f518:	ldr	w3, [sp, #160]
  44f51c:	add	x0, x0, #0x448
  44f520:	add	x23, x22, #0x38
  44f524:	mul	x1, x1, x6
  44f528:	add	x2, x24, x1
  44f52c:	ldr	x1, [x24, x1]
  44f530:	ldr	w2, [x2, #12]
  44f534:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44f538:	ldr	w1, [x26, #2464]
  44f53c:	mov	w0, #0x0                   	// #0
  44f540:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f544:	ldr	w0, [sp, #280]
  44f548:	mov	x2, x28
  44f54c:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44f550:	add	x1, x1, #0x130
  44f554:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44f558:	sxtw	x27, w0
  44f55c:	ldr	w1, [x26, #2464]
  44f560:	mov	w0, #0x1                   	// #1
  44f564:	str	w27, [sp, #264]
  44f568:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f56c:	fmov	d8, d0
  44f570:	mov	w0, #0x0                   	// #0
  44f574:	bl	419c60 <alarm@plt>
  44f578:	fmov	d0, d8
  44f57c:	ldr	w3, [x20, #4]
  44f580:	mov	x2, #0x18                  	// #24
  44f584:	ldr	w1, [x20, #1452]
  44f588:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f58c:	add	x0, x0, #0x8c8
  44f590:	cmp	w1, #0x0
  44f594:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f598:	mul	x3, x3, x2
  44f59c:	add	x1, x1, #0x8b0
  44f5a0:	csel	x1, x1, x0, ne  // ne = any
  44f5a4:	mov	x2, x27
  44f5a8:	add	x6, x24, x3
  44f5ac:	ldr	x0, [x22, #56]
  44f5b0:	ldr	x4, [x24, x3]
  44f5b4:	ldr	w3, [x6, #12]
  44f5b8:	bl	419740 <BIO_printf@plt>
  44f5bc:	ldr	w5, [sp, #264]
  44f5c0:	ldr	w0, [x20, #4]
  44f5c4:	scvtf	d0, w5
  44f5c8:	add	x0, x20, x0, lsl #4
  44f5cc:	fdiv	d0, d0, d8
  44f5d0:	str	d0, [x0, #3648]
  44f5d4:	mov	w6, #0x0                   	// #0
  44f5d8:	stp	x22, x24, [sp, #264]
  44f5dc:	mov	w22, w19
  44f5e0:	mov	x24, x23
  44f5e4:	mov	x19, x28
  44f5e8:	mov	x23, x21
  44f5ec:	mov	x21, x20
  44f5f0:	mov	w20, w6
  44f5f4:	ldr	w0, [x21, #4]
  44f5f8:	mov	x4, #0x14                  	// #20
  44f5fc:	ldp	x3, x1, [x19, #16]
  44f600:	add	x0, x19, x0, lsl #3
  44f604:	ldr	x2, [x19, #64]
  44f608:	ldr	x0, [x0, #520]
  44f60c:	bl	41e6d0 <EVP_DigestVerify@plt>
  44f610:	mov	w4, w0
  44f614:	cmp	w0, #0x1
  44f618:	b.ne	4500e0 <ASN1_generate_nconf@plt+0x31770>  // b.any
  44f61c:	ldr	w0, [sp, #256]
  44f620:	add	w20, w20, #0x1
  44f624:	add	x19, x19, #0x300
  44f628:	cmp	w20, w0
  44f62c:	b.ne	44f5f4 <ASN1_generate_nconf@plt+0x30c84>  // b.any
  44f630:	mov	x20, x21
  44f634:	mov	w19, w22
  44f638:	mov	x21, x23
  44f63c:	mov	x23, x24
  44f640:	ldp	x22, x24, [sp, #264]
  44f644:	mov	x6, #0x18                  	// #24
  44f648:	ldr	w1, [x20, #4]
  44f64c:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44f650:	ldr	w3, [sp, #160]
  44f654:	add	x0, x0, #0x7d0
  44f658:	str	w4, [sp, #264]
  44f65c:	mul	x1, x1, x6
  44f660:	add	x2, x24, x1
  44f664:	ldr	x1, [x24, x1]
  44f668:	ldr	w2, [x2, #12]
  44f66c:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44f670:	ldr	w1, [x26, #2464]
  44f674:	mov	w0, #0x0                   	// #0
  44f678:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f67c:	ldr	w0, [sp, #280]
  44f680:	mov	x2, x28
  44f684:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44f688:	add	x1, x1, #0x200
  44f68c:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44f690:	sxtw	x2, w0
  44f694:	ldr	w4, [sp, #264]
  44f698:	ldr	w1, [x26, #2464]
  44f69c:	mov	w0, w4
  44f6a0:	str	x2, [sp, #264]
  44f6a4:	str	w2, [sp, #272]
  44f6a8:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f6ac:	fmov	d8, d0
  44f6b0:	mov	w0, #0x0                   	// #0
  44f6b4:	bl	419c60 <alarm@plt>
  44f6b8:	fmov	d0, d8
  44f6bc:	ldr	w3, [x20, #4]
  44f6c0:	mov	x6, #0x18                  	// #24
  44f6c4:	ldr	w4, [x20, #1452]
  44f6c8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f6cc:	add	x1, x1, #0x900
  44f6d0:	cmp	w4, #0x0
  44f6d4:	adrp	x4, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f6d8:	mul	x3, x3, x6
  44f6dc:	add	x4, x4, #0x8e8
  44f6e0:	csel	x1, x4, x1, ne  // ne = any
  44f6e4:	add	x6, x24, x3
  44f6e8:	ldr	x0, [x23]
  44f6ec:	ldr	x4, [x24, x3]
  44f6f0:	ldr	w3, [x6, #12]
  44f6f4:	ldr	x2, [sp, #264]
  44f6f8:	bl	419740 <BIO_printf@plt>
  44f6fc:	ldr	w5, [sp, #272]
  44f700:	ldr	w0, [x20, #4]
  44f704:	scvtf	d0, w5
  44f708:	add	x0, x20, x0, lsl #4
  44f70c:	fdiv	d0, d0, d8
  44f710:	str	d0, [x0, #3656]
  44f714:	cmp	x27, #0x1
  44f718:	b.gt	44f3fc <ASN1_generate_nconf@plt+0x30a8c>
  44f71c:	ldr	w3, [x20, #4]
  44f720:	mov	w2, #0x0                   	// #0
  44f724:	ldr	x4, [sp, #144]
  44f728:	add	w1, w3, #0x1
  44f72c:	mov	w0, w1
  44f730:	str	w1, [x20, #4]
  44f734:	add	x4, x4, w1, uxtw #2
  44f738:	b	44f748 <ASN1_generate_nconf@plt+0x30dd8>
  44f73c:	add	w0, w0, #0x1
  44f740:	mov	w2, #0x1                   	// #1
  44f744:	str	wzr, [x4], #4
  44f748:	cmp	w0, #0x1
  44f74c:	b.ls	44f73c <ASN1_generate_nconf@plt+0x30dcc>  // b.plast
  44f750:	cmp	w1, #0x2
  44f754:	mov	w0, #0x1                   	// #1
  44f758:	sub	w0, w0, w3
  44f75c:	csel	w0, w0, wzr, ls  // ls = plast
  44f760:	add	w0, w0, w1
  44f764:	cbz	w2, 44f3fc <ASN1_generate_nconf@plt+0x30a8c>
  44f768:	str	w0, [x20, #4]
  44f76c:	b	44f3fc <ASN1_generate_nconf@plt+0x30a8c>
  44f770:	ldr	x0, [x23, #56]
  44f774:	mov	x1, x25
  44f778:	bl	419740 <BIO_printf@plt>
  44f77c:	ldr	x0, [x23, #56]
  44f780:	bl	41e7f0 <ERR_print_errors@plt>
  44f784:	b	44f020 <ASN1_generate_nconf@plt+0x306b0>
  44f788:	ldr	w2, [x19, #4]
  44f78c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f790:	ldr	w3, [sp, #160]
  44f794:	add	x1, x1, #0xa18
  44f798:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44f79c:	add	x0, x0, #0x448
  44f7a0:	add	x2, x24, x2, lsl #4
  44f7a4:	add	x22, x23, #0x38
  44f7a8:	ldr	w2, [x2, #12]
  44f7ac:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44f7b0:	ldr	w1, [x26, #2464]
  44f7b4:	mov	w0, #0x0                   	// #0
  44f7b8:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f7bc:	ldr	w0, [sp, #280]
  44f7c0:	mov	x2, x28
  44f7c4:	adrp	x1, 44a000 <ASN1_generate_nconf@plt+0x2b690>
  44f7c8:	add	x1, x1, #0xf80
  44f7cc:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44f7d0:	sxtw	x27, w0
  44f7d4:	ldr	w1, [x26, #2464]
  44f7d8:	mov	w0, #0x1                   	// #1
  44f7dc:	str	w27, [sp, #144]
  44f7e0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f7e4:	fmov	d8, d0
  44f7e8:	mov	w0, #0x0                   	// #0
  44f7ec:	bl	419c60 <alarm@plt>
  44f7f0:	fmov	d0, d8
  44f7f4:	ldr	w3, [x19, #4]
  44f7f8:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f7fc:	ldr	w0, [x19, #1452]
  44f800:	add	x5, x5, #0x7f8
  44f804:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f808:	add	x1, x1, #0x810
  44f80c:	add	x3, x24, x3, lsl #4
  44f810:	cmp	w0, #0x0
  44f814:	ldr	x0, [x23, #56]
  44f818:	mov	x2, x27
  44f81c:	ldr	w3, [x3, #12]
  44f820:	csel	x1, x5, x1, ne  // ne = any
  44f824:	bl	419740 <BIO_printf@plt>
  44f828:	ldr	w4, [sp, #144]
  44f82c:	ldr	w0, [x19, #4]
  44f830:	scvtf	d0, w4
  44f834:	add	x0, x19, x0, lsl #4
  44f838:	fdiv	d0, d0, d8
  44f83c:	str	d0, [x0, #3104]
  44f840:	str	x24, [sp, #144]
  44f844:	mov	x24, x23
  44f848:	mov	x23, x22
  44f84c:	mov	x22, x21
  44f850:	mov	w21, w20
  44f854:	mov	x20, x19
  44f858:	mov	x19, x28
  44f85c:	ldr	w5, [x20, #4]
  44f860:	mov	w2, #0x14                  	// #20
  44f864:	ldp	x1, x3, [x19, #16]
  44f868:	mov	w0, #0x0                   	// #0
  44f86c:	add	x5, x19, x5, lsl #3
  44f870:	ldr	w4, [x19, #56]
  44f874:	ldr	x5, [x5, #152]
  44f878:	bl	4195c0 <ECDSA_verify@plt>
  44f87c:	mov	w5, w0
  44f880:	cmp	w0, #0x1
  44f884:	b.ne	44f9cc <ASN1_generate_nconf@plt+0x3105c>  // b.any
  44f888:	ldr	x0, [sp, #136]
  44f88c:	add	x19, x19, #0x300
  44f890:	cmp	x0, x19
  44f894:	b.ne	44f85c <ASN1_generate_nconf@plt+0x30eec>  // b.any
  44f898:	mov	x19, x20
  44f89c:	mov	w20, w21
  44f8a0:	mov	x21, x22
  44f8a4:	mov	x22, x23
  44f8a8:	mov	x23, x24
  44f8ac:	ldr	w3, [sp, #160]
  44f8b0:	ldr	x24, [sp, #144]
  44f8b4:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f8b8:	ldr	w2, [x19, #4]
  44f8bc:	add	x1, x1, #0xa18
  44f8c0:	adrp	x0, 464000 <ASN1_generate_nconf@plt+0x45690>
  44f8c4:	add	x0, x0, #0x7d0
  44f8c8:	str	w5, [sp, #144]
  44f8cc:	add	x2, x24, x2, lsl #4
  44f8d0:	ldr	w2, [x2, #12]
  44f8d4:	bl	44b348 <ASN1_generate_nconf@plt+0x2c9d8>
  44f8d8:	ldr	w1, [x26, #2464]
  44f8dc:	mov	w0, #0x0                   	// #0
  44f8e0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f8e4:	ldr	w0, [sp, #280]
  44f8e8:	mov	x2, x28
  44f8ec:	adrp	x1, 44b000 <ASN1_generate_nconf@plt+0x2c690>
  44f8f0:	add	x1, x1, #0x58
  44f8f4:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44f8f8:	sxtw	x2, w0
  44f8fc:	ldr	w5, [sp, #144]
  44f900:	ldr	w1, [x26, #2464]
  44f904:	mov	w0, w5
  44f908:	str	x2, [sp, #144]
  44f90c:	str	w2, [sp, #264]
  44f910:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44f914:	fmov	d8, d0
  44f918:	mov	w0, #0x0                   	// #0
  44f91c:	bl	419c60 <alarm@plt>
  44f920:	fmov	d0, d8
  44f924:	ldr	w3, [x19, #4]
  44f928:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f92c:	ldr	w5, [x19, #1452]
  44f930:	add	x1, x1, #0x850
  44f934:	ldr	x0, [x22]
  44f938:	add	x3, x24, x3, lsl #4
  44f93c:	ldr	x2, [sp, #144]
  44f940:	cmp	w5, #0x0
  44f944:	ldr	w3, [x3, #12]
  44f948:	adrp	x5, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f94c:	add	x5, x5, #0x838
  44f950:	csel	x1, x5, x1, ne  // ne = any
  44f954:	bl	419740 <BIO_printf@plt>
  44f958:	ldr	w4, [sp, #264]
  44f95c:	ldr	w0, [x19, #4]
  44f960:	scvtf	d0, w4
  44f964:	add	x0, x19, x0, lsl #4
  44f968:	fdiv	d0, d0, d8
  44f96c:	str	d0, [x0, #3112]
  44f970:	cmp	x27, #0x1
  44f974:	b.gt	44f020 <ASN1_generate_nconf@plt+0x306b0>
  44f978:	ldr	w3, [x19, #4]
  44f97c:	mov	w2, #0x0                   	// #0
  44f980:	ldr	x4, [sp, #184]
  44f984:	add	w1, w3, #0x1
  44f988:	mov	w0, w1
  44f98c:	str	w1, [x19, #4]
  44f990:	add	x4, x4, w1, uxtw #2
  44f994:	b	44f9a4 <ASN1_generate_nconf@plt+0x31034>
  44f998:	add	w0, w0, #0x1
  44f99c:	mov	w2, #0x1                   	// #1
  44f9a0:	str	wzr, [x4], #4
  44f9a4:	cmp	w0, #0x15
  44f9a8:	b.ls	44f998 <ASN1_generate_nconf@plt+0x31028>  // b.plast
  44f9ac:	cmp	w1, #0x16
  44f9b0:	mov	w0, #0x15                  	// #21
  44f9b4:	sub	w0, w0, w3
  44f9b8:	csel	w0, w0, wzr, ls  // ls = plast
  44f9bc:	add	w0, w0, w1
  44f9c0:	cbz	w2, 44f020 <ASN1_generate_nconf@plt+0x306b0>
  44f9c4:	str	w0, [x19, #4]
  44f9c8:	b	44f020 <ASN1_generate_nconf@plt+0x306b0>
  44f9cc:	mov	x19, x20
  44f9d0:	mov	w20, w21
  44f9d4:	mov	x21, x22
  44f9d8:	mov	x22, x23
  44f9dc:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44f9e0:	mov	x23, x24
  44f9e4:	add	x1, x1, #0xfb8
  44f9e8:	ldr	x0, [x22]
  44f9ec:	ldr	x24, [sp, #144]
  44f9f0:	bl	419740 <BIO_printf@plt>
  44f9f4:	ldr	x0, [x22]
  44f9f8:	bl	41e7f0 <ERR_print_errors@plt>
  44f9fc:	ldr	w0, [x19, #4]
  44fa00:	ldr	x1, [sp, #184]
  44fa04:	str	wzr, [x1, x0, lsl #2]
  44fa08:	b	44f970 <ASN1_generate_nconf@plt+0x31000>
  44fa0c:	ldr	x0, [x19]
  44fa10:	ldr	x1, [sp, #208]
  44fa14:	bl	419740 <BIO_printf@plt>
  44fa18:	ldr	x0, [x19]
  44fa1c:	bl	41e7f0 <ERR_print_errors@plt>
  44fa20:	ldr	w1, [x20, #4]
  44fa24:	ldr	x0, [sp, #216]
  44fa28:	str	wzr, [x0, w1, uxtw #2]
  44fa2c:	b	44ef74 <ASN1_generate_nconf@plt+0x30604>
  44fa30:	add	w0, w1, #0x2
  44fa34:	b	44d53c <ASN1_generate_nconf@plt+0x2ebcc>
  44fa38:	ldr	x25, [sp, #112]
  44fa3c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fa40:	add	x1, x1, #0xf50
  44fa44:	mov	x22, #0x1                   	// #1
  44fa48:	add	x2, x25, #0x38
  44fa4c:	str	x2, [sp, #184]
  44fa50:	ldr	x0, [x25, #56]
  44fa54:	bl	419740 <BIO_printf@plt>
  44fa58:	ldr	x0, [x25, #56]
  44fa5c:	bl	41e7f0 <ERR_print_errors@plt>
  44fa60:	b	44d6b0 <ASN1_generate_nconf@plt+0x2ed40>
  44fa64:	ldr	w0, [sp, #712]
  44fa68:	cbz	w0, 44fa88 <ASN1_generate_nconf@plt+0x31118>
  44fa6c:	ldp	d8, d9, [sp, #96]
  44fa70:	b	44cdb4 <ASN1_generate_nconf@plt+0x2e444>
  44fa74:	mov	x0, x20
  44fa78:	mov	w22, w23
  44fa7c:	mov	w20, w21
  44fa80:	mov	x21, x0
  44fa84:	b	44cd50 <ASN1_generate_nconf@plt+0x2e3e0>
  44fa88:	ldr	w0, [sp, #716]
  44fa8c:	cbz	w0, 44cf84 <ASN1_generate_nconf@plt+0x2e614>
  44fa90:	ldp	d8, d9, [sp, #96]
  44fa94:	b	44ceb4 <ASN1_generate_nconf@plt+0x2e544>
  44fa98:	adrp	x0, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44fa9c:	add	x0, x0, #0x8e8
  44faa0:	str	x0, [sp, #144]
  44faa4:	b	44d31c <ASN1_generate_nconf@plt+0x2e9ac>
  44faa8:	ldr	x0, [x20, #8]
  44faac:	cbz	x0, 44fb5c <ASN1_generate_nconf@plt+0x311ec>
  44fab0:	adrp	x21, 449000 <ASN1_generate_nconf@plt+0x2a690>
  44fab4:	add	x21, x21, #0x630
  44fab8:	stp	d8, d9, [sp, #96]
  44fabc:	bl	419660 <EVP_MD_type@plt>
  44fac0:	bl	41a220 <OBJ_nid2ln@plt>
  44fac4:	mov	w1, #0x0                   	// #0
  44fac8:	str	wzr, [x20, #4]
  44facc:	str	x0, [x26, #184]
  44fad0:	mov	x0, x26
  44fad4:	mov	w2, w25
  44fad8:	ldr	x3, [x0], #8
  44fadc:	ldr	w1, [x3, w1, uxtw #2]
  44fae0:	ldr	x0, [x0, #176]
  44fae4:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44fae8:	ldr	w1, [x26, #2464]
  44faec:	mov	w0, #0x0                   	// #0
  44faf0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44faf4:	ldr	w0, [sp, #280]
  44faf8:	mov	x2, x28
  44fafc:	mov	x1, x21
  44fb00:	bl	44a7f0 <ASN1_generate_nconf@plt+0x2be80>
  44fb04:	mov	w22, w0
  44fb08:	ldr	w1, [x26, #2464]
  44fb0c:	mov	w0, #0x1                   	// #1
  44fb10:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44fb14:	fmov	d8, d0
  44fb18:	mov	w0, #0x0                   	// #0
  44fb1c:	bl	419c60 <alarm@plt>
  44fb20:	fmov	d0, d8
  44fb24:	ldr	w1, [x20, #4]
  44fb28:	mov	w0, #0x16                  	// #22
  44fb2c:	mov	w2, w22
  44fb30:	bl	44b3c0 <ASN1_generate_nconf@plt+0x2ca50>
  44fb34:	ldr	w1, [x20, #4]
  44fb38:	ldr	w0, [sp, #120]
  44fb3c:	add	w1, w1, #0x1
  44fb40:	str	w1, [x20, #4]
  44fb44:	cmp	w1, w0
  44fb48:	b.cc	44fad0 <ASN1_generate_nconf@plt+0x31160>  // b.lo, b.ul, b.last
  44fb4c:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fb50:	add	x21, x21, #0xdd0
  44fb54:	ldp	d8, d9, [sp, #96]
  44fb58:	b	44d4b0 <ASN1_generate_nconf@plt+0x2eb40>
  44fb5c:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fb60:	add	x21, x21, #0xdd0
  44fb64:	b	44d4b0 <ASN1_generate_nconf@plt+0x2eb40>
  44fb68:	ldr	w0, [sp, #300]
  44fb6c:	str	w0, [sp, #308]
  44fb70:	cbz	w0, 44fef0 <ASN1_generate_nconf@plt+0x31580>
  44fb74:	add	x0, sp, #0x134
  44fb78:	str	x0, [sp, #120]
  44fb7c:	ldr	w0, [sp, #144]
  44fb80:	mov	x21, #0xfffffffffffffffc    	// #-4
  44fb84:	ldr	x22, [sp, #120]
  44fb88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fb8c:	add	x21, x21, w0, sxtw #2
  44fb90:	add	x1, x1, #0xd88
  44fb94:	mov	x24, #0x0                   	// #0
  44fb98:	ldr	w0, [x22, x21]
  44fb9c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44fba0:	str	x0, [sp, #128]
  44fba4:	ldr	w2, [x22, x21]
  44fba8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fbac:	add	x1, x1, #0xda0
  44fbb0:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fbb4:	add	w0, w2, #0x400
  44fbb8:	add	x21, x21, #0xdd0
  44fbbc:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44fbc0:	str	x0, [sp, #160]
  44fbc4:	bl	41c570 <EVP_CIPHER_CTX_new@plt>
  44fbc8:	mov	x27, x0
  44fbcc:	ldr	x1, [sp, #136]
  44fbd0:	add	x4, sp, #0x160
  44fbd4:	mov	x3, #0x0                   	// #0
  44fbd8:	mov	x2, #0x0                   	// #0
  44fbdc:	bl	41e720 <EVP_EncryptInit_ex@plt>
  44fbe0:	mov	x0, x27
  44fbe4:	bl	419df0 <EVP_CIPHER_CTX_key_length@plt>
  44fbe8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fbec:	mov	w23, w0
  44fbf0:	add	x1, x1, #0xdc0
  44fbf4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  44fbf8:	mov	x22, x0
  44fbfc:	mov	x0, x27
  44fc00:	mov	x1, x22
  44fc04:	bl	41d770 <EVP_CIPHER_CTX_rand_key@plt>
  44fc08:	mov	x4, #0x0                   	// #0
  44fc0c:	mov	x3, x22
  44fc10:	mov	x2, #0x0                   	// #0
  44fc14:	mov	x1, #0x0                   	// #0
  44fc18:	mov	x0, x27
  44fc1c:	bl	41e720 <EVP_EncryptInit_ex@plt>
  44fc20:	sxtw	x1, w23
  44fc24:	mov	x0, x22
  44fc28:	mov	x2, x21
  44fc2c:	mov	w3, #0xe34                 	// #3636
  44fc30:	bl	41e930 <CRYPTO_clear_free@plt>
  44fc34:	mov	w1, #0x17                  	// #23
  44fc38:	add	x3, sp, #0x1a8
  44fc3c:	mov	w2, #0x20                  	// #32
  44fc40:	mov	x0, x27
  44fc44:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44fc48:	ldr	x0, [sp, #136]
  44fc4c:	bl	41df90 <EVP_CIPHER_nid@plt>
  44fc50:	bl	41a220 <OBJ_nid2ln@plt>
  44fc54:	str	w19, [sp, #224]
  44fc58:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  44fc5c:	add	x1, x1, #0x38
  44fc60:	ldr	x19, [sp, #160]
  44fc64:	str	x0, [sp, #136]
  44fc68:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fc6c:	str	x1, [sp, #184]
  44fc70:	add	x1, x0, #0xde0
  44fc74:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fc78:	str	x1, [sp, #208]
  44fc7c:	add	x1, x0, #0x6b8
  44fc80:	str	x1, [sp, #216]
  44fc84:	ldr	x0, [sp, #120]
  44fc88:	mov	w2, w25
  44fc8c:	ldr	w1, [x0, x24, lsl #2]
  44fc90:	ldr	x0, [sp, #136]
  44fc94:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  44fc98:	ldr	w1, [x26, #2464]
  44fc9c:	mov	w0, #0x0                   	// #0
  44fca0:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44fca4:	mov	w0, #0x1                   	// #1
  44fca8:	str	w0, [x20]
  44fcac:	ldr	w22, [x20]
  44fcb0:	cbz	w22, 44fd8c <ASN1_generate_nconf@plt+0x3141c>
  44fcb4:	mov	w22, #0x0                   	// #0
  44fcb8:	b	44fcf4 <ASN1_generate_nconf@plt+0x31384>
  44fcbc:	ldr	x0, [sp, #128]
  44fcc0:	add	x3, sp, #0x1c8
  44fcc4:	mov	w2, #0x20                  	// #32
  44fcc8:	mov	w1, #0x1a                  	// #26
  44fccc:	stp	x19, x0, [sp, #456]
  44fcd0:	mov	x0, x27
  44fcd4:	str	x23, [sp, #472]
  44fcd8:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44fcdc:	ldr	w0, [x20]
  44fce0:	add	w22, w22, #0x1
  44fce4:	cbz	w0, 44fd8c <ASN1_generate_nconf@plt+0x3141c>
  44fce8:	mov	w0, #0x7fffffff            	// #2147483647
  44fcec:	cmp	w22, w0
  44fcf0:	b.eq	44fd8c <ASN1_generate_nconf@plt+0x3141c>  // b.none
  44fcf4:	mov	w4, #0x317                 	// #791
  44fcf8:	add	x3, sp, #0x1c8
  44fcfc:	ldr	x0, [sp, #120]
  44fd00:	movk	w4, #0x2, lsl #16
  44fd04:	str	w4, [sp, #344]
  44fd08:	add	x4, sp, #0x150
  44fd0c:	str	x4, [sp, #464]
  44fd10:	mov	w4, #0x8                   	// #8
  44fd14:	ldrsw	x23, [x0, x24, lsl #2]
  44fd18:	mov	w2, #0x20                  	// #32
  44fd1c:	mov	x0, x27
  44fd20:	mov	w1, #0x19                  	// #25
  44fd24:	str	xzr, [sp, #336]
  44fd28:	strb	wzr, [sp, #348]
  44fd2c:	str	xzr, [sp, #456]
  44fd30:	str	x23, [sp, #472]
  44fd34:	str	w4, [sp, #480]
  44fd38:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44fd3c:	cmp	w0, #0x0
  44fd40:	b.gt	44fcbc <ASN1_generate_nconf@plt+0x3134c>
  44fd44:	mov	x0, x19
  44fd48:	mov	w1, #0x10                  	// #16
  44fd4c:	bl	41d790 <RAND_bytes@plt>
  44fd50:	add	x23, x23, #0x10
  44fd54:	add	x4, sp, #0x200
  44fd58:	rev16	w0, w23
  44fd5c:	add	x3, sp, #0x150
  44fd60:	mov	w2, #0xd                   	// #13
  44fd64:	mov	w1, #0x16                  	// #22
  44fd68:	sturh	w0, [x4, #-165]
  44fd6c:	mov	x0, x27
  44fd70:	bl	41a8f0 <EVP_CIPHER_CTX_ctrl@plt>
  44fd74:	add	w3, w0, w23
  44fd78:	ldr	x2, [sp, #128]
  44fd7c:	mov	x1, x19
  44fd80:	mov	x0, x27
  44fd84:	bl	41d880 <EVP_Cipher@plt>
  44fd88:	b	44fcdc <ASN1_generate_nconf@plt+0x3136c>
  44fd8c:	ldr	w1, [x26, #2464]
  44fd90:	mov	w0, #0x1                   	// #1
  44fd94:	bl	459d98 <ASN1_generate_nconf@plt+0x3b428>
  44fd98:	fmov	d8, d0
  44fd9c:	mov	w0, #0x0                   	// #0
  44fda0:	bl	419c60 <alarm@plt>
  44fda4:	fmov	d0, d8
  44fda8:	ldr	w2, [x20, #1452]
  44fdac:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fdb0:	ldr	x0, [sp, #184]
  44fdb4:	cmp	w2, #0x0
  44fdb8:	ldp	x3, x2, [sp, #208]
  44fdbc:	add	x1, x1, #0x6a8
  44fdc0:	ldr	x0, [x0]
  44fdc4:	csel	x1, x1, x2, ne  // ne = any
  44fdc8:	mov	w2, w22
  44fdcc:	bl	419740 <BIO_printf@plt>
  44fdd0:	scvtf	d0, w22
  44fdd4:	ldr	w2, [sp, #144]
  44fdd8:	ldr	x0, [sp, #120]
  44fddc:	fdiv	d0, d0, d8
  44fde0:	ldr	w1, [x0, x24, lsl #2]
  44fde4:	add	x0, x20, x24, lsl #3
  44fde8:	add	x24, x24, #0x1
  44fdec:	cmp	w2, w24
  44fdf0:	scvtf	d1, w1
  44fdf4:	fmul	d0, d0, d1
  44fdf8:	str	d0, [x0, #2512]
  44fdfc:	b.gt	44fc84 <ASN1_generate_nconf@plt+0x31314>
  44fe00:	ldr	w0, [x20, #1452]
  44fe04:	adrp	x23, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  44fe08:	ldr	w19, [sp, #224]
  44fe0c:	ldr	x3, [x23, #3952]
  44fe10:	cbz	w0, 44ff08 <ASN1_generate_nconf@plt+0x31598>
  44fe14:	adrp	x24, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fe18:	add	x24, x24, #0x920
  44fe1c:	add	x22, x23, #0xf70
  44fe20:	mov	x23, #0x0                   	// #0
  44fe24:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fe28:	mov	x2, #0x2                   	// #2
  44fe2c:	add	x0, x0, #0xde8
  44fe30:	mov	x1, #0x1                   	// #1
  44fe34:	bl	41e0f0 <fwrite@plt>
  44fe38:	ldr	x0, [sp, #120]
  44fe3c:	mov	x1, x24
  44fe40:	ldr	w2, [x0, x23, lsl #2]
  44fe44:	add	x23, x23, #0x1
  44fe48:	ldr	x0, [x22]
  44fe4c:	bl	41a710 <fprintf@plt>
  44fe50:	ldr	w0, [sp, #144]
  44fe54:	cmp	w0, w23
  44fe58:	b.gt	44fe38 <ASN1_generate_nconf@plt+0x314c8>
  44fe5c:	ldr	x1, [x22]
  44fe60:	mov	w0, #0xa                   	// #10
  44fe64:	adrp	x24, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fe68:	add	x20, x20, #0x5b0
  44fe6c:	add	x24, x24, #0x938
  44fe70:	mov	x23, #0x0                   	// #0
  44fe74:	bl	41b360 <fputc@plt>
  44fe78:	ldr	x0, [x22]
  44fe7c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fe80:	ldr	x3, [sp, #136]
  44fe84:	add	x1, x1, #0xdf0
  44fe88:	mov	w2, #0x16                  	// #22
  44fe8c:	bl	41a710 <fprintf@plt>
  44fe90:	add	x2, x20, x23, lsl #3
  44fe94:	mov	x1, x24
  44fe98:	ldr	x0, [x22]
  44fe9c:	add	x23, x23, #0x1
  44fea0:	ldr	d0, [x2, #1056]
  44fea4:	bl	41a710 <fprintf@plt>
  44fea8:	ldr	w0, [sp, #144]
  44feac:	cmp	w0, w23
  44feb0:	b.gt	44fe90 <ASN1_generate_nconf@plt+0x31520>
  44feb4:	ldr	x1, [x22]
  44feb8:	mov	w0, #0xa                   	// #10
  44febc:	bl	41b360 <fputc@plt>
  44fec0:	ldr	x0, [sp, #128]
  44fec4:	mov	x1, x21
  44fec8:	mov	w2, #0xe83                 	// #3715
  44fecc:	bl	41b1e0 <CRYPTO_free@plt>
  44fed0:	ldr	x0, [sp, #160]
  44fed4:	mov	x1, x21
  44fed8:	mov	w2, #0xe84                 	// #3716
  44fedc:	bl	41b1e0 <CRYPTO_free@plt>
  44fee0:	mov	x0, x27
  44fee4:	bl	41d640 <EVP_CIPHER_CTX_free@plt>
  44fee8:	ldp	d8, d9, [sp, #96]
  44feec:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  44fef0:	ldr	x0, [sp, #128]
  44fef4:	add	x0, x0, #0x450
  44fef8:	str	x0, [sp, #120]
  44fefc:	mov	w0, #0x5                   	// #5
  44ff00:	str	w0, [sp, #144]
  44ff04:	b	44fb7c <ASN1_generate_nconf@plt+0x3120c>
  44ff08:	mov	x2, #0x3a                  	// #58
  44ff0c:	mov	x1, #0x1                   	// #1
  44ff10:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ff14:	add	x0, x0, #0xe00
  44ff18:	bl	41e0f0 <fwrite@plt>
  44ff1c:	adrp	x25, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ff20:	ldr	x3, [x23, #3952]
  44ff24:	add	x22, x23, #0xf70
  44ff28:	add	x25, x25, #0x928
  44ff2c:	mov	x24, #0x0                   	// #0
  44ff30:	adrp	x0, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ff34:	mov	x2, #0x18                  	// #24
  44ff38:	add	x0, x0, #0xe40
  44ff3c:	mov	x1, #0x1                   	// #1
  44ff40:	bl	41e0f0 <fwrite@plt>
  44ff44:	ldr	x0, [sp, #120]
  44ff48:	mov	x1, x25
  44ff4c:	ldr	w2, [x0, x24, lsl #2]
  44ff50:	add	x24, x24, #0x1
  44ff54:	ldr	x0, [x22]
  44ff58:	bl	41a710 <fprintf@plt>
  44ff5c:	ldr	w0, [sp, #144]
  44ff60:	cmp	w0, w24
  44ff64:	b.gt	44ff44 <ASN1_generate_nconf@plt+0x315d4>
  44ff68:	ldr	x1, [x22]
  44ff6c:	mov	w0, #0xa                   	// #10
  44ff70:	adrp	x25, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ff74:	add	x20, x20, #0x5b0
  44ff78:	add	x25, x25, #0x940
  44ff7c:	mov	x24, #0x0                   	// #0
  44ff80:	bl	41b360 <fputc@plt>
  44ff84:	ldr	x0, [x22]
  44ff88:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ff8c:	ldr	x2, [sp, #136]
  44ff90:	add	x1, x1, #0xe60
  44ff94:	bl	41a710 <fprintf@plt>
  44ff98:	mov	x0, #0x880000000000        	// #149533581377536
  44ff9c:	movk	x0, #0x40c3, lsl #48
  44ffa0:	fmov	d9, x0
  44ffa4:	mov	x0, #0x400000000000        	// #70368744177664
  44ffa8:	movk	x0, #0x408f, lsl #48
  44ffac:	fmov	d8, x0
  44ffb0:	b	44ffd4 <ASN1_generate_nconf@plt+0x31664>
  44ffb4:	fdiv	d0, d0, d8
  44ffb8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44ffbc:	add	x1, x1, #0xe68
  44ffc0:	bl	41a710 <fprintf@plt>
  44ffc4:	ldr	w0, [sp, #144]
  44ffc8:	add	x24, x24, #0x1
  44ffcc:	cmp	w0, w24
  44ffd0:	b.le	450058 <ASN1_generate_nconf@plt+0x316e8>
  44ffd4:	add	x1, x20, x24, lsl #3
  44ffd8:	ldr	x0, [x22]
  44ffdc:	ldr	d0, [x1, #1056]
  44ffe0:	fcmpe	d0, d9
  44ffe4:	b.gt	44ffb4 <ASN1_generate_nconf@plt+0x31644>
  44ffe8:	mov	x1, x25
  44ffec:	bl	41a710 <fprintf@plt>
  44fff0:	b	44ffc4 <ASN1_generate_nconf@plt+0x31654>
  44fff4:	ldr	x0, [sp, #112]
  44fff8:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  44fffc:	add	x1, x1, #0xe78
  450000:	ldr	x0, [x0, #56]
  450004:	bl	419740 <BIO_printf@plt>
  450008:	mov	w0, #0x1                   	// #1
  45000c:	bl	41ac10 <exit@plt>
  450010:	ldr	x0, [sp, #136]
  450014:	bl	419e40 <EVP_CIPHER_flags@plt>
  450018:	tbz	w0, #21, 44d31c <ASN1_generate_nconf@plt+0x2e9ac>
  45001c:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  450020:	ldr	x1, [x0, #4040]
  450024:	ldr	x0, [sp, #128]
  450028:	add	x0, x0, #0x738
  45002c:	cmp	x1, x0
  450030:	b.eq	450074 <ASN1_generate_nconf@plt+0x31704>  // b.none
  450034:	adrp	x0, 449000 <ASN1_generate_nconf@plt+0x2a690>
  450038:	add	x0, x0, #0x6e0
  45003c:	str	x0, [sp, #144]
  450040:	b	44d31c <ASN1_generate_nconf@plt+0x2e9ac>
  450044:	mov	x0, x19
  450048:	mov	x21, x23
  45004c:	mov	w19, #0x1                   	// #1
  450050:	bl	41e870 <BN_free@plt>
  450054:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  450058:	ldr	x1, [x23, #3952]
  45005c:	mov	w0, #0xa                   	// #10
  450060:	bl	41b360 <fputc@plt>
  450064:	b	44fec0 <ASN1_generate_nconf@plt+0x31550>
  450068:	mov	x21, x23
  45006c:	mov	w19, #0x1                   	// #1
  450070:	b	44dcc8 <ASN1_generate_nconf@plt+0x2f358>
  450074:	ldr	x0, [sp, #128]
  450078:	adrp	x1, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  45007c:	add	x0, x0, #0x750
  450080:	str	x0, [x1, #4040]
  450084:	adrp	x0, 449000 <ASN1_generate_nconf@plt+0x2a690>
  450088:	mov	w1, #0x6                   	// #6
  45008c:	add	x0, x0, #0x6e0
  450090:	str	w1, [sp, #120]
  450094:	str	x0, [sp, #144]
  450098:	b	44d31c <ASN1_generate_nconf@plt+0x2e9ac>
  45009c:	ldr	x0, [sp, #456]
  4500a0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4500a4:	ldr	x0, [x22, #56]
  4500a8:	mov	x1, x25
  4500ac:	bl	419740 <BIO_printf@plt>
  4500b0:	ldr	x0, [x22, #56]
  4500b4:	bl	41e7f0 <ERR_print_errors@plt>
  4500b8:	b	44f3fc <ASN1_generate_nconf@plt+0x30a8c>
  4500bc:	ldr	x0, [x22, #56]
  4500c0:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  4500c4:	add	x1, x1, #0x3d0
  4500c8:	add	x23, x22, #0x38
  4500cc:	mov	x27, #0x1                   	// #1
  4500d0:	bl	419740 <BIO_printf@plt>
  4500d4:	ldr	x0, [x22, #56]
  4500d8:	bl	41e7f0 <ERR_print_errors@plt>
  4500dc:	b	44f5d4 <ASN1_generate_nconf@plt+0x30c64>
  4500e0:	ldr	x0, [x24]
  4500e4:	mov	x20, x21
  4500e8:	mov	x21, x23
  4500ec:	mov	x23, x24
  4500f0:	mov	w19, w22
  4500f4:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  4500f8:	add	x1, x1, #0x110
  4500fc:	ldp	x22, x24, [sp, #264]
  450100:	bl	419740 <BIO_printf@plt>
  450104:	ldr	x0, [x23]
  450108:	bl	41e7f0 <ERR_print_errors@plt>
  45010c:	ldr	w0, [x20, #4]
  450110:	ldr	x1, [sp, #144]
  450114:	str	wzr, [x1, x0, lsl #2]
  450118:	b	44f714 <ASN1_generate_nconf@plt+0x30da4>
  45011c:	mov	x0, x27
  450120:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  450124:	b	4500a4 <ASN1_generate_nconf@plt+0x31734>
  450128:	ldr	x0, [x22, #56]
  45012c:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450130:	add	x1, x1, #0xe0
  450134:	bl	419740 <BIO_printf@plt>
  450138:	ldr	x0, [x22, #56]
  45013c:	bl	41e7f0 <ERR_print_errors@plt>
  450140:	b	44f388 <ASN1_generate_nconf@plt+0x30a18>
  450144:	ldr	x0, [x22, #56]
  450148:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  45014c:	add	x1, x1, #0xc0
  450150:	bl	419740 <BIO_printf@plt>
  450154:	ldr	x0, [x22, #56]
  450158:	bl	41e7f0 <ERR_print_errors@plt>
  45015c:	b	44f388 <ASN1_generate_nconf@plt+0x30a18>
  450160:	ldr	x0, [x22, #56]
  450164:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450168:	add	x1, x1, #0xa0
  45016c:	bl	419740 <BIO_printf@plt>
  450170:	ldr	x0, [x22, #56]
  450174:	bl	41e7f0 <ERR_print_errors@plt>
  450178:	b	44f388 <ASN1_generate_nconf@plt+0x30a18>
  45017c:	str	xzr, [sp, #456]
  450180:	bl	41ca60 <ERR_peek_error@plt>
  450184:	mov	x23, x0
  450188:	bl	41c910 <ERR_peek_last_error@plt>
  45018c:	cmp	x0, x23
  450190:	b.eq	450288 <ASN1_generate_nconf@plt+0x31918>  // b.none
  450194:	bl	41ca60 <ERR_peek_error@plt>
  450198:	cbnz	x0, 45026c <ASN1_generate_nconf@plt+0x318fc>
  45019c:	mov	x1, #0x0                   	// #0
  4501a0:	mov	w0, #0x198                 	// #408
  4501a4:	bl	41dfb0 <EVP_PKEY_CTX_new_id@plt>
  4501a8:	mov	x25, x0
  4501ac:	cbz	x0, 450250 <ASN1_generate_nconf@plt+0x318e0>
  4501b0:	bl	419da0 <EVP_PKEY_paramgen_init@plt>
  4501b4:	cbz	w0, 450250 <ASN1_generate_nconf@plt+0x318e0>
  4501b8:	ldr	x6, [sp, #128]
  4501bc:	mov	x0, x25
  4501c0:	ldr	w4, [x20, #4]
  4501c4:	mov	x5, #0x0                   	// #0
  4501c8:	mov	w3, #0x1001                	// #4097
  4501cc:	mov	w2, #0x6                   	// #6
  4501d0:	mov	w1, #0x198                 	// #408
  4501d4:	add	x4, x6, x4, lsl #4
  4501d8:	ldr	w4, [x4, #1952]
  4501dc:	bl	41e4c0 <EVP_PKEY_CTX_ctrl@plt>
  4501e0:	cbz	w0, 450250 <ASN1_generate_nconf@plt+0x318e0>
  4501e4:	add	x1, sp, #0x1c8
  4501e8:	mov	x0, x25
  4501ec:	bl	419780 <EVP_PKEY_paramgen@plt>
  4501f0:	cbz	w0, 450250 <ASN1_generate_nconf@plt+0x318e0>
  4501f4:	ldr	x0, [sp, #456]
  4501f8:	mov	x1, #0x0                   	// #0
  4501fc:	bl	41a2f0 <EVP_PKEY_CTX_new@plt>
  450200:	mov	x23, x0
  450204:	ldr	x0, [sp, #456]
  450208:	bl	41d9c0 <EVP_PKEY_free@plt>
  45020c:	str	xzr, [sp, #456]
  450210:	mov	x0, x25
  450214:	bl	41c3d0 <EVP_PKEY_CTX_free@plt>
  450218:	cbnz	x23, 44f184 <ASN1_generate_nconf@plt+0x30814>
  45021c:	ldr	x0, [x22, #56]
  450220:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450224:	add	x1, x1, #0x88
  450228:	bl	419740 <BIO_printf@plt>
  45022c:	ldr	x0, [x22, #56]
  450230:	bl	41e7f0 <ERR_print_errors@plt>
  450234:	b	44f388 <ASN1_generate_nconf@plt+0x30a18>
  450238:	ldr	x0, [x21]
  45023c:	mov	x1, x19
  450240:	bl	419740 <BIO_printf@plt>
  450244:	ldr	x0, [x21]
  450248:	bl	41e7f0 <ERR_print_errors@plt>
  45024c:	b	44f164 <ASN1_generate_nconf@plt+0x307f4>
  450250:	ldr	x0, [x22, #56]
  450254:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450258:	add	x1, x1, #0x68
  45025c:	bl	419740 <BIO_printf@plt>
  450260:	ldr	x0, [x22, #56]
  450264:	bl	41e7f0 <ERR_print_errors@plt>
  450268:	b	44f388 <ASN1_generate_nconf@plt+0x30a18>
  45026c:	ldr	x0, [x22, #56]
  450270:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450274:	add	x1, x1, #0x30
  450278:	bl	419740 <BIO_printf@plt>
  45027c:	ldr	x0, [x22, #56]
  450280:	bl	41e7f0 <ERR_print_errors@plt>
  450284:	b	44f2cc <ASN1_generate_nconf@plt+0x3095c>
  450288:	lsr	w1, w0, #24
  45028c:	cmp	w1, #0x6
  450290:	b.ne	450194 <ASN1_generate_nconf@plt+0x31824>  // b.any
  450294:	ubfx	w1, w0, #12, #12
  450298:	cmp	w1, #0x9d
  45029c:	b.ne	450194 <ASN1_generate_nconf@plt+0x31824>  // b.any
  4502a0:	and	w0, w0, #0xfff
  4502a4:	cmp	w0, #0x9c
  4502a8:	b.ne	450194 <ASN1_generate_nconf@plt+0x31824>  // b.any
  4502ac:	bl	419a70 <ERR_get_error@plt>
  4502b0:	b	450194 <ASN1_generate_nconf@plt+0x31824>
  4502b4:	mov	w23, w22
  4502b8:	b	44ce40 <ASN1_generate_nconf@plt+0x2e4d0>
  4502bc:	mov	w23, w22
  4502c0:	b	44cf40 <ASN1_generate_nconf@plt+0x2e5d0>
  4502c4:	mov	w23, w22
  4502c8:	b	44d024 <ASN1_generate_nconf@plt+0x2e6b4>
  4502cc:	ldr	x0, [sp, #112]
  4502d0:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4502d4:	ldr	x2, [x26, #104]
  4502d8:	add	x21, x1, #0xd60
  4502dc:	ldr	x0, [x0, #56]
  4502e0:	mov	x1, x21
  4502e4:	add	x22, x26, #0x8
  4502e8:	bl	419740 <BIO_printf@plt>
  4502ec:	str	wzr, [x20, #4]
  4502f0:	ldr	w0, [sp, #152]
  4502f4:	str	wzr, [sp, #720]
  4502f8:	cbz	w0, 450364 <ASN1_generate_nconf@plt+0x319f4>
  4502fc:	ldr	w0, [sp, #728]
  450300:	cbz	w0, 450358 <ASN1_generate_nconf@plt+0x319e8>
  450304:	mov	w22, #0x0                   	// #0
  450308:	ldr	x0, [sp, #112]
  45030c:	mov	x1, x21
  450310:	ldr	x2, [x26, #120]
  450314:	ldr	x0, [x0, #56]
  450318:	bl	419740 <BIO_printf@plt>
  45031c:	str	wzr, [sp, #728]
  450320:	str	wzr, [x20, #4]
  450324:	cbz	w22, 44d13c <ASN1_generate_nconf@plt+0x2e7cc>
  450328:	stp	d8, d9, [sp, #96]
  45032c:	b	44d074 <ASN1_generate_nconf@plt+0x2e704>
  450330:	ldr	w0, [sp, #728]
  450334:	cbz	w0, 44d13c <ASN1_generate_nconf@plt+0x2e7cc>
  450338:	ldr	w0, [sp, #152]
  45033c:	cmp	w0, #0x0
  450340:	ldr	w0, [sp, #280]
  450344:	cset	w22, eq  // eq = none
  450348:	cbz	w0, 450320 <ASN1_generate_nconf@plt+0x319b0>
  45034c:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  450350:	add	x21, x21, #0xd60
  450354:	b	450308 <ASN1_generate_nconf@plt+0x31998>
  450358:	ldr	w0, [sp, #732]
  45035c:	cbnz	w0, 44ec7c <ASN1_generate_nconf@plt+0x3030c>
  450360:	b	44d220 <ASN1_generate_nconf@plt+0x2e8b0>
  450364:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  450368:	mov	w2, w25
  45036c:	stp	d8, d9, [sp, #96]
  450370:	ldr	x1, [x0, #4040]
  450374:	ldr	x0, [x22, #96]
  450378:	ldr	w1, [x1]
  45037c:	bl	44b2d8 <ASN1_generate_nconf@plt+0x2c968>
  450380:	ldr	x0, [sp, #112]
  450384:	adrp	x1, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  450388:	add	x1, x1, #0x408
  45038c:	ldr	x0, [x0, #56]
  450390:	bl	419740 <BIO_printf@plt>
  450394:	mov	w0, #0x1                   	// #1
  450398:	bl	41ac10 <exit@plt>
  45039c:	ldr	w0, [sp, #728]
  4503a0:	cbz	w0, 4503b4 <ASN1_generate_nconf@plt+0x31a44>
  4503a4:	mov	w22, #0x0                   	// #0
  4503a8:	b	450320 <ASN1_generate_nconf@plt+0x319b0>
  4503ac:	mov	w23, w22
  4503b0:	b	44d0f4 <ASN1_generate_nconf@plt+0x2e784>
  4503b4:	ldr	w0, [sp, #732]
  4503b8:	cbnz	w0, 44d14c <ASN1_generate_nconf@plt+0x2e7dc>
  4503bc:	b	44d220 <ASN1_generate_nconf@plt+0x2e8b0>
  4503c0:	ldr	w0, [sp, #756]
  4503c4:	cbz	w0, 44cda4 <ASN1_generate_nconf@plt+0x2e434>
  4503c8:	ldr	w0, [sp, #152]
  4503cc:	cmp	w0, #0x0
  4503d0:	ldr	w0, [sp, #280]
  4503d4:	cset	w23, eq  // eq = none
  4503d8:	cbnz	w0, 4503f4 <ASN1_generate_nconf@plt+0x31a84>
  4503dc:	str	wzr, [x20, #4]
  4503e0:	cbz	w23, 44cda4 <ASN1_generate_nconf@plt+0x2e434>
  4503e4:	stp	d8, d9, [sp, #96]
  4503e8:	b	44ccac <ASN1_generate_nconf@plt+0x2e33c>
  4503ec:	mov	w22, #0x7fffffff            	// #2147483647
  4503f0:	b	44cc5c <ASN1_generate_nconf@plt+0x2e2ec>
  4503f4:	adrp	x21, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  4503f8:	add	x21, x21, #0xd60
  4503fc:	ldr	x0, [sp, #112]
  450400:	mov	x1, x21
  450404:	ldr	x2, [x26, #176]
  450408:	ldr	x0, [x0, #56]
  45040c:	bl	419740 <BIO_printf@plt>
  450410:	str	wzr, [sp, #756]
  450414:	b	4503dc <ASN1_generate_nconf@plt+0x31a6c>
  450418:	ldr	x0, [sp, #112]
  45041c:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  450420:	ldr	x2, [x26, #160]
  450424:	add	x1, x1, #0xd60
  450428:	ldr	x0, [x0, #56]
  45042c:	bl	419740 <BIO_printf@plt>
  450430:	str	wzr, [sp, #748]
  450434:	b	44caec <ASN1_generate_nconf@plt+0x2e17c>
  450438:	mov	w22, #0x7fffffff            	// #2147483647
  45043c:	b	44cb78 <ASN1_generate_nconf@plt+0x2e208>
  450440:	ldr	w0, [sp, #756]
  450444:	cbz	w0, 450498 <ASN1_generate_nconf@plt+0x31b28>
  450448:	mov	w23, #0x0                   	// #0
  45044c:	b	4503dc <ASN1_generate_nconf@plt+0x31a6c>
  450450:	ldr	x0, [sp, #112]
  450454:	adrp	x1, 47a000 <ASN1_generate_nconf@plt+0x5b690>
  450458:	ldr	x2, [x26, #168]
  45045c:	add	x21, x1, #0xd60
  450460:	ldr	x0, [x0, #56]
  450464:	mov	x1, x21
  450468:	add	x23, x26, #0x8
  45046c:	bl	419740 <BIO_printf@plt>
  450470:	str	wzr, [x20, #4]
  450474:	ldr	w0, [sp, #152]
  450478:	str	wzr, [sp, #752]
  45047c:	cbz	w0, 4504a4 <ASN1_generate_nconf@plt+0x31b34>
  450480:	ldr	w0, [sp, #756]
  450484:	mov	w23, #0x0                   	// #0
  450488:	cbnz	w0, 4503fc <ASN1_generate_nconf@plt+0x31a8c>
  45048c:	ldr	w0, [sp, #712]
  450490:	cbnz	w0, 44ec58 <ASN1_generate_nconf@plt+0x302e8>
  450494:	b	44ce88 <ASN1_generate_nconf@plt+0x2e518>
  450498:	ldr	w0, [sp, #712]
  45049c:	cbnz	w0, 44cdb4 <ASN1_generate_nconf@plt+0x2e444>
  4504a0:	b	44ce88 <ASN1_generate_nconf@plt+0x2e518>
  4504a4:	adrp	x0, 49e000 <PBEPARAM_it@@OPENSSL_1_1_0+0x3300>
  4504a8:	mov	w2, w25
  4504ac:	stp	d8, d9, [sp, #96]
  4504b0:	ldr	x1, [x0, #4040]
  4504b4:	ldr	x0, [x23, #160]
  4504b8:	b	450378 <ASN1_generate_nconf@plt+0x31a08>
  4504bc:	ldr	x25, [sp, #184]
  4504c0:	mov	x1, x24
  4504c4:	ldr	x0, [x25]
  4504c8:	bl	419740 <BIO_printf@plt>
  4504cc:	ldr	x0, [x25]
  4504d0:	bl	41e7f0 <ERR_print_errors@plt>
  4504d4:	ldr	w0, [x20, #4]
  4504d8:	ldr	x1, [sp, #208]
  4504dc:	str	wzr, [x1, x0, lsl #2]
  4504e0:	b	44d7a0 <ASN1_generate_nconf@plt+0x2ee30>
  4504e4:	nop
  4504e8:	stp	x29, x30, [sp, #-144]!
  4504ec:	mov	w3, #0x8005                	// #32773
  4504f0:	mov	x29, sp
  4504f4:	stp	x21, x22, [sp, #32]
  4504f8:	adrp	x22, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4504fc:	add	x22, x22, #0x7f8
  450500:	mov	x2, x22
  450504:	stp	x19, x20, [sp, #16]
  450508:	mov	w21, #0x1                   	// #1
  45050c:	stp	x23, x24, [sp, #48]
  450510:	mov	w20, #0x0                   	// #0
  450514:	mov	w19, #0x0                   	// #0
  450518:	stp	x25, x26, [sp, #64]
  45051c:	mov	x24, #0x0                   	// #0
  450520:	mov	x26, #0x0                   	// #0
  450524:	stp	x27, x28, [sp, #80]
  450528:	mov	x25, #0x0                   	// #0
  45052c:	mov	w28, #0x0                   	// #0
  450530:	str	w3, [sp, #132]
  450534:	mov	x27, #0x0                   	// #0
  450538:	str	xzr, [sp, #136]
  45053c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  450540:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  450544:	mov	x23, x0
  450548:	add	x0, x1, #0xde0
  45054c:	str	xzr, [sp, #96]
  450550:	stp	xzr, x0, [sp, #112]
  450554:	adrp	x0, 462000 <ASN1_generate_nconf@plt+0x43690>
  450558:	add	x0, x0, #0x678
  45055c:	str	x0, [sp, #104]
  450560:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  450564:	cbz	w0, 4505a0 <ASN1_generate_nconf@plt+0x31c30>
  450568:	cmp	w0, #0x7
  45056c:	b.eq	4507c4 <ASN1_generate_nconf@plt+0x31e54>  // b.none
  450570:	b.gt	4506a0 <ASN1_generate_nconf@plt+0x31d30>
  450574:	cmp	w0, #0x3
  450578:	b.eq	4507bc <ASN1_generate_nconf@plt+0x31e4c>  // b.none
  45057c:	b.le	450784 <ASN1_generate_nconf@plt+0x31e14>
  450580:	cmp	w0, #0x5
  450584:	b.eq	450824 <ASN1_generate_nconf@plt+0x31eb4>  // b.none
  450588:	cmp	w0, #0x6
  45058c:	b.ne	450778 <ASN1_generate_nconf@plt+0x31e08>  // b.any
  450590:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  450594:	str	x0, [sp, #96]
  450598:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  45059c:	cbnz	w0, 450568 <ASN1_generate_nconf@plt+0x31bf8>
  4505a0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4505a4:	mov	w21, w0
  4505a8:	cbnz	w0, 4506d0 <ASN1_generate_nconf@plt+0x31d60>
  4505ac:	mov	x0, x26
  4505b0:	add	x2, sp, #0x88
  4505b4:	mov	x3, #0x0                   	// #0
  4505b8:	mov	x1, #0x0                   	// #0
  4505bc:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  4505c0:	cbz	w0, 450860 <ASN1_generate_nconf@plt+0x31ef0>
  4505c4:	cbz	x25, 450894 <ASN1_generate_nconf@plt+0x31f24>
  4505c8:	ldrb	w0, [x25]
  4505cc:	cmp	w0, #0x2d
  4505d0:	b.eq	450830 <ASN1_generate_nconf@plt+0x31ec0>  // b.none
  4505d4:	ldr	w1, [sp, #132]
  4505d8:	mov	x0, x25
  4505dc:	ldr	x3, [sp, #136]
  4505e0:	mov	x4, x24
  4505e4:	adrp	x5, 46f000 <ASN1_generate_nconf@plt+0x50690>
  4505e8:	mov	w2, #0x1                   	// #1
  4505ec:	add	x5, x5, #0x590
  4505f0:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  4505f4:	mov	x20, x0
  4505f8:	cbz	x0, 450840 <ASN1_generate_nconf@plt+0x31ed0>
  4505fc:	bl	41d9b0 <NETSCAPE_SPKI_new@plt>
  450600:	mov	x22, x0
  450604:	cbz	x0, 450948 <ASN1_generate_nconf@plt+0x31fd8>
  450608:	cbz	x27, 450628 <ASN1_generate_nconf@plt+0x31cb8>
  45060c:	mov	x0, x27
  450610:	bl	41e440 <strlen@plt>
  450614:	ldr	x3, [x22]
  450618:	mov	w2, w0
  45061c:	mov	x1, x27
  450620:	ldr	x0, [x3, #8]
  450624:	bl	419e10 <ASN1_STRING_set@plt>
  450628:	mov	x1, x20
  45062c:	mov	x0, x22
  450630:	bl	41e730 <NETSCAPE_SPKI_set_pubkey@plt>
  450634:	bl	41aca0 <EVP_md5@plt>
  450638:	mov	x2, x0
  45063c:	mov	x1, x20
  450640:	mov	x0, x22
  450644:	bl	41ad30 <NETSCAPE_SPKI_sign@plt>
  450648:	mov	x0, x22
  45064c:	bl	41cd40 <NETSCAPE_SPKI_b64_encode@plt>
  450650:	mov	x25, x0
  450654:	cbz	x0, 450934 <ASN1_generate_nconf@plt+0x31fc4>
  450658:	ldr	x0, [sp, #96]
  45065c:	mov	w2, #0x8001                	// #32769
  450660:	mov	w1, #0x77                  	// #119
  450664:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  450668:	mov	x23, x0
  45066c:	cbz	x0, 450960 <ASN1_generate_nconf@plt+0x31ff0>
  450670:	mov	x2, x25
  450674:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450678:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45067c:	add	x1, x1, #0x670
  450680:	add	x19, x19, #0x660
  450684:	bl	419740 <BIO_printf@plt>
  450688:	mov	x0, x25
  45068c:	mov	x1, x19
  450690:	mov	w2, #0x94                  	// #148
  450694:	mov	x25, #0x0                   	// #0
  450698:	bl	41b1e0 <CRYPTO_free@plt>
  45069c:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  4506a0:	cmp	w0, #0xb
  4506a4:	b.eq	450818 <ASN1_generate_nconf@plt+0x31ea8>  // b.none
  4506a8:	b.le	45075c <ASN1_generate_nconf@plt+0x31dec>
  4506ac:	cmp	w0, #0xc
  4506b0:	b.eq	4507d8 <ASN1_generate_nconf@plt+0x31e68>  // b.none
  4506b4:	cmp	w0, #0xd
  4506b8:	b.ne	450560 <ASN1_generate_nconf@plt+0x31bf0>  // b.any
  4506bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4506c0:	add	x2, sp, #0x84
  4506c4:	mov	x1, #0x7be                 	// #1982
  4506c8:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  4506cc:	cbnz	w0, 450560 <ASN1_generate_nconf@plt+0x31bf0>
  4506d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4506d4:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4506d8:	add	x19, x19, #0x660
  4506dc:	mov	x2, x23
  4506e0:	ldr	x0, [x0, #56]
  4506e4:	mov	w21, #0x1                   	// #1
  4506e8:	mov	x22, #0x0                   	// #0
  4506ec:	mov	x20, #0x0                   	// #0
  4506f0:	mov	x25, #0x0                   	// #0
  4506f4:	mov	x23, #0x0                   	// #0
  4506f8:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4506fc:	add	x1, x1, #0xd68
  450700:	bl	419740 <BIO_printf@plt>
  450704:	mov	x0, x25
  450708:	bl	419f60 <NCONF_free@plt>
  45070c:	mov	x0, x22
  450710:	bl	41c0f0 <NETSCAPE_SPKI_free@plt>
  450714:	mov	x0, x23
  450718:	bl	41ce30 <BIO_free_all@plt>
  45071c:	mov	x0, x20
  450720:	bl	41d9c0 <EVP_PKEY_free@plt>
  450724:	mov	x0, x24
  450728:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  45072c:	ldr	x0, [sp, #136]
  450730:	mov	x1, x19
  450734:	mov	w2, #0xc8                  	// #200
  450738:	bl	41b1e0 <CRYPTO_free@plt>
  45073c:	mov	w0, w21
  450740:	ldp	x19, x20, [sp, #16]
  450744:	ldp	x21, x22, [sp, #32]
  450748:	ldp	x23, x24, [sp, #48]
  45074c:	ldp	x25, x26, [sp, #64]
  450750:	ldp	x27, x28, [sp, #80]
  450754:	ldp	x29, x30, [sp], #144
  450758:	ret
  45075c:	cmp	w0, #0x9
  450760:	b.eq	45080c <ASN1_generate_nconf@plt+0x31e9c>  // b.none
  450764:	cmp	w0, #0xa
  450768:	b.ne	45079c <ASN1_generate_nconf@plt+0x31e2c>  // b.any
  45076c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  450770:	mov	x26, x0
  450774:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450778:	cmp	w0, #0x4
  45077c:	csel	w19, w19, w21, ne  // ne = any
  450780:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450784:	cmp	w0, #0x1
  450788:	b.eq	4507e4 <ASN1_generate_nconf@plt+0x31e74>  // b.none
  45078c:	cmp	w0, #0x2
  450790:	b.ne	4507b0 <ASN1_generate_nconf@plt+0x31e40>  // b.any
  450794:	mov	w20, #0x1                   	// #1
  450798:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  45079c:	cmp	w0, #0x8
  4507a0:	b.ne	450560 <ASN1_generate_nconf@plt+0x31bf0>  // b.any
  4507a4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4507a8:	mov	x25, x0
  4507ac:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  4507b0:	cmn	w0, #0x1
  4507b4:	b.eq	4506d0 <ASN1_generate_nconf@plt+0x31d60>  // b.none
  4507b8:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  4507bc:	mov	w28, #0x1                   	// #1
  4507c0:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  4507c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4507c8:	mov	w1, #0x0                   	// #0
  4507cc:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4507d0:	mov	x24, x0
  4507d4:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  4507d8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4507dc:	str	x0, [sp, #120]
  4507e0:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  4507e4:	mov	x0, x22
  4507e8:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4507ec:	mov	w21, #0x0                   	// #0
  4507f0:	add	x19, x19, #0x660
  4507f4:	mov	x22, #0x0                   	// #0
  4507f8:	mov	x20, #0x0                   	// #0
  4507fc:	mov	x25, #0x0                   	// #0
  450800:	mov	x23, #0x0                   	// #0
  450804:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  450808:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  45080c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  450810:	mov	x27, x0
  450814:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450818:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45081c:	str	x0, [sp, #104]
  450820:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450824:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  450828:	str	x0, [sp, #112]
  45082c:	b	450560 <ASN1_generate_nconf@plt+0x31bf0>
  450830:	ldrb	w0, [x25, #1]
  450834:	cmp	w0, #0x0
  450838:	csel	x25, x25, xzr, ne  // ne = any
  45083c:	b	4505d4 <ASN1_generate_nconf@plt+0x31c64>
  450840:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450844:	mov	w21, #0x1                   	// #1
  450848:	add	x19, x19, #0x660
  45084c:	mov	x22, #0x0                   	// #0
  450850:	mov	x20, #0x0                   	// #0
  450854:	mov	x25, #0x0                   	// #0
  450858:	mov	x23, #0x0                   	// #0
  45085c:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450860:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450864:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  450868:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45086c:	add	x1, x1, #0x40
  450870:	ldr	x0, [x0, #56]
  450874:	add	x19, x19, #0x660
  450878:	mov	w21, #0x1                   	// #1
  45087c:	mov	x22, #0x0                   	// #0
  450880:	mov	x20, #0x0                   	// #0
  450884:	mov	x25, #0x0                   	// #0
  450888:	mov	x23, #0x0                   	// #0
  45088c:	bl	419740 <BIO_printf@plt>
  450890:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450894:	ldr	x0, [sp, #112]
  450898:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  45089c:	mov	x25, x0
  4508a0:	cbz	x0, 450840 <ASN1_generate_nconf@plt+0x31ed0>
  4508a4:	ldr	x2, [sp, #104]
  4508a8:	ldr	x1, [sp, #120]
  4508ac:	bl	41d030 <NCONF_get_string@plt>
  4508b0:	mov	x23, x0
  4508b4:	cbz	x0, 450984 <ASN1_generate_nconf@plt+0x32014>
  4508b8:	mov	w1, #0xffffffff            	// #-1
  4508bc:	bl	41af20 <NETSCAPE_SPKI_b64_decode@plt>
  4508c0:	mov	x22, x0
  4508c4:	cbz	x0, 4509d0 <ASN1_generate_nconf@plt+0x32060>
  4508c8:	ldr	x0, [sp, #96]
  4508cc:	mov	w2, #0x8001                	// #32769
  4508d0:	mov	w1, #0x77                  	// #119
  4508d4:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4508d8:	mov	x23, x0
  4508dc:	cbz	x0, 4509bc <ASN1_generate_nconf@plt+0x3204c>
  4508e0:	cbz	w20, 450a04 <ASN1_generate_nconf@plt+0x32094>
  4508e4:	mov	x0, x22
  4508e8:	bl	41ae80 <NETSCAPE_SPKI_get_pubkey@plt>
  4508ec:	mov	x20, x0
  4508f0:	cbnz	w19, 450908 <ASN1_generate_nconf@plt+0x31f98>
  4508f4:	cbnz	w28, 450a10 <ASN1_generate_nconf@plt+0x320a0>
  4508f8:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4508fc:	mov	w21, #0x0                   	// #0
  450900:	add	x19, x19, #0x660
  450904:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450908:	mov	x1, x0
  45090c:	mov	x0, x22
  450910:	bl	41c0e0 <NETSCAPE_SPKI_verify@plt>
  450914:	cmp	w0, #0x0
  450918:	b.le	450a28 <ASN1_generate_nconf@plt+0x320b8>
  45091c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450920:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450924:	add	x1, x1, #0x6b8
  450928:	ldr	x0, [x0, #56]
  45092c:	bl	419740 <BIO_printf@plt>
  450930:	b	4508f4 <ASN1_generate_nconf@plt+0x31f84>
  450934:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450938:	mov	x23, #0x0                   	// #0
  45093c:	add	x19, x19, #0x660
  450940:	mov	w21, #0x1                   	// #1
  450944:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450948:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45094c:	mov	x25, #0x0                   	// #0
  450950:	add	x19, x19, #0x660
  450954:	mov	x23, #0x0                   	// #0
  450958:	mov	w21, #0x1                   	// #1
  45095c:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450960:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450964:	add	x19, x19, #0x660
  450968:	mov	x0, x25
  45096c:	mov	x1, x19
  450970:	mov	w2, #0x90                  	// #144
  450974:	mov	x25, #0x0                   	// #0
  450978:	mov	w21, #0x1                   	// #1
  45097c:	bl	41b1e0 <CRYPTO_free@plt>
  450980:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450984:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450988:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45098c:	ldr	x2, [sp, #104]
  450990:	add	x1, x1, #0x680
  450994:	ldr	x0, [x19, #56]
  450998:	mov	x22, #0x0                   	// #0
  45099c:	mov	x20, #0x0                   	// #0
  4509a0:	mov	w21, #0x1                   	// #1
  4509a4:	bl	419740 <BIO_printf@plt>
  4509a8:	ldr	x0, [x19, #56]
  4509ac:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4509b0:	add	x19, x19, #0x660
  4509b4:	bl	41e7f0 <ERR_print_errors@plt>
  4509b8:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  4509bc:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4509c0:	mov	x20, #0x0                   	// #0
  4509c4:	add	x19, x19, #0x660
  4509c8:	mov	w21, #0x1                   	// #1
  4509cc:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  4509d0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4509d4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4509d8:	add	x1, x1, #0x6a0
  4509dc:	mov	x20, #0x0                   	// #0
  4509e0:	ldr	x0, [x19, #56]
  4509e4:	mov	x23, #0x0                   	// #0
  4509e8:	mov	w21, #0x1                   	// #1
  4509ec:	bl	419740 <BIO_printf@plt>
  4509f0:	ldr	x0, [x19, #56]
  4509f4:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4509f8:	add	x19, x19, #0x660
  4509fc:	bl	41e7f0 <ERR_print_errors@plt>
  450a00:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450a04:	mov	x1, x22
  450a08:	bl	41d980 <NETSCAPE_SPKI_print@plt>
  450a0c:	b	4508e4 <ASN1_generate_nconf@plt+0x31f74>
  450a10:	mov	x1, x20
  450a14:	mov	x0, x23
  450a18:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450a1c:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  450a20:	add	x19, x19, #0x660
  450a24:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450a28:	adrp	x26, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450a2c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450a30:	add	x1, x1, #0x6c8
  450a34:	mov	w21, w19
  450a38:	ldr	x0, [x26, #56]
  450a3c:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450a40:	add	x19, x19, #0x660
  450a44:	bl	419740 <BIO_printf@plt>
  450a48:	ldr	x0, [x26, #56]
  450a4c:	bl	41e7f0 <ERR_print_errors@plt>
  450a50:	b	450704 <ASN1_generate_nconf@plt+0x31d94>
  450a54:	nop
  450a58:	sub	sp, sp, #0x480
  450a5c:	stp	x29, x30, [sp]
  450a60:	mov	x29, sp
  450a64:	stp	x19, x20, [sp, #16]
  450a68:	mov	x19, x0
  450a6c:	add	x0, sp, #0x78
  450a70:	stp	x21, x22, [sp, #32]
  450a74:	mov	x21, x4
  450a78:	mov	w22, w6
  450a7c:	stp	x23, x24, [sp, #48]
  450a80:	mov	x24, x1
  450a84:	mov	x23, x3
  450a88:	mov	w1, #0x400                 	// #1024
  450a8c:	add	x3, sp, #0x68
  450a90:	stp	x2, xzr, [sp, #88]
  450a94:	mov	w2, #0x0                   	// #0
  450a98:	stp	x5, x19, [sp, #104]
  450a9c:	bl	457eb8 <ASN1_generate_nconf@plt+0x39548>
  450aa0:	cmp	w0, #0x0
  450aa4:	b.le	450b88 <ASN1_generate_nconf@plt+0x32218>
  450aa8:	mov	w20, w0
  450aac:	add	x0, sp, #0x78
  450ab0:	ldr	x4, [sp, #88]
  450ab4:	strb	wzr, [x0, w20, sxtw]
  450ab8:	cbnz	w22, 450b38 <ASN1_generate_nconf@plt+0x321c8>
  450abc:	cbz	x4, 450bc0 <ASN1_generate_nconf@plt+0x32250>
  450ac0:	mov	x0, x19
  450ac4:	mov	x5, x23
  450ac8:	mov	x4, x21
  450acc:	add	x3, sp, #0x60
  450ad0:	add	x2, sp, #0x58
  450ad4:	add	x1, sp, #0x78
  450ad8:	bl	41d420 <SRP_create_verifier@plt>
  450adc:	mov	x19, x0
  450ae0:	cbz	x0, 450ba8 <ASN1_generate_nconf@plt+0x32238>
  450ae4:	ldr	x21, [sp, #96]
  450ae8:	mov	x1, x24
  450aec:	mov	x0, x21
  450af0:	bl	41d250 <strcmp@plt>
  450af4:	cmp	w0, #0x0
  450af8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450afc:	mov	x0, x21
  450b00:	csel	x19, x19, xzr, eq  // eq = none
  450b04:	add	x1, x1, #0x9a8
  450b08:	mov	w2, #0x98                  	// #152
  450b0c:	bl	41b1e0 <CRYPTO_free@plt>
  450b10:	sxtw	x1, w20
  450b14:	add	x0, sp, #0x78
  450b18:	bl	41d470 <OPENSSL_cleanse@plt>
  450b1c:	mov	x0, x19
  450b20:	ldp	x29, x30, [sp]
  450b24:	ldp	x19, x20, [sp, #16]
  450b28:	ldp	x21, x22, [sp, #32]
  450b2c:	ldp	x23, x24, [sp, #48]
  450b30:	add	sp, sp, #0x480
  450b34:	ret
  450b38:	str	x25, [sp, #64]
  450b3c:	adrp	x25, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450b40:	mov	x6, x21
  450b44:	mov	x5, x23
  450b48:	ldr	x0, [x25, #56]
  450b4c:	mov	x3, x24
  450b50:	mov	x2, x19
  450b54:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450b58:	add	x1, x1, #0x948
  450b5c:	bl	419740 <BIO_printf@plt>
  450b60:	cmp	w22, #0x1
  450b64:	b.le	450b7c <ASN1_generate_nconf@plt+0x3220c>
  450b68:	ldr	x0, [x25, #56]
  450b6c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450b70:	add	x2, sp, #0x78
  450b74:	add	x1, x1, #0x998
  450b78:	bl	419740 <BIO_printf@plt>
  450b7c:	ldr	x25, [sp, #64]
  450b80:	ldr	x4, [sp, #88]
  450b84:	b	450abc <ASN1_generate_nconf@plt+0x3214c>
  450b88:	mov	x19, #0x0                   	// #0
  450b8c:	mov	x0, x19
  450b90:	ldp	x29, x30, [sp]
  450b94:	ldp	x19, x20, [sp, #16]
  450b98:	ldp	x21, x22, [sp, #32]
  450b9c:	ldp	x23, x24, [sp, #48]
  450ba0:	add	sp, sp, #0x480
  450ba4:	ret
  450ba8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450bac:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450bb0:	add	x1, x1, #0x9e0
  450bb4:	ldr	x0, [x0, #56]
  450bb8:	bl	419740 <BIO_printf@plt>
  450bbc:	b	450b10 <ASN1_generate_nconf@plt+0x321a0>
  450bc0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450bc4:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450bc8:	add	x1, x1, #0x9a8
  450bcc:	add	x0, x0, #0x9b8
  450bd0:	mov	w2, #0x91                  	// #145
  450bd4:	str	x25, [sp, #64]
  450bd8:	bl	41aba0 <OPENSSL_die@plt>
  450bdc:	nop
  450be0:	sub	sp, sp, #0x470
  450be4:	stp	x29, x30, [sp]
  450be8:	mov	x29, sp
  450bec:	stp	x19, x20, [sp, #16]
  450bf0:	mov	x20, x0
  450bf4:	add	x0, sp, #0x68
  450bf8:	stp	x21, x22, [sp, #32]
  450bfc:	mov	x22, x1
  450c00:	mov	w21, w6
  450c04:	mov	w1, #0x400                 	// #1024
  450c08:	stp	x23, x24, [sp, #48]
  450c0c:	mov	x24, x2
  450c10:	mov	x23, x4
  450c14:	mov	w2, #0x1                   	// #1
  450c18:	str	x25, [sp, #64]
  450c1c:	mov	x25, x3
  450c20:	add	x3, sp, #0x58
  450c24:	stp	xzr, x5, [sp, #80]
  450c28:	str	x20, [sp, #96]
  450c2c:	bl	457eb8 <ASN1_generate_nconf@plt+0x39548>
  450c30:	cmp	w0, #0x0
  450c34:	b.le	450d0c <ASN1_generate_nconf@plt+0x3239c>
  450c38:	mov	w19, w0
  450c3c:	add	x0, sp, #0x68
  450c40:	strb	wzr, [x0, w19, sxtw]
  450c44:	cbnz	w21, 450ce8 <ASN1_generate_nconf@plt+0x32378>
  450c48:	mov	x0, x20
  450c4c:	mov	x5, x25
  450c50:	mov	x4, x23
  450c54:	mov	x3, x22
  450c58:	add	x2, sp, #0x50
  450c5c:	add	x1, sp, #0x68
  450c60:	bl	41d420 <SRP_create_verifier@plt>
  450c64:	mov	x20, x0
  450c68:	cbz	x0, 450d30 <ASN1_generate_nconf@plt+0x323c0>
  450c6c:	ldr	x0, [sp, #80]
  450c70:	str	x0, [x24]
  450c74:	sxtw	x1, w19
  450c78:	add	x0, sp, #0x68
  450c7c:	bl	41d470 <OPENSSL_cleanse@plt>
  450c80:	cmp	w21, #0x1
  450c84:	b.gt	450ca8 <ASN1_generate_nconf@plt+0x32338>
  450c88:	mov	x0, x20
  450c8c:	ldp	x29, x30, [sp]
  450c90:	ldp	x19, x20, [sp, #16]
  450c94:	ldp	x21, x22, [sp, #32]
  450c98:	ldp	x23, x24, [sp, #48]
  450c9c:	ldr	x25, [sp, #64]
  450ca0:	add	sp, sp, #0x470
  450ca4:	ret
  450ca8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450cac:	mov	x2, x20
  450cb0:	ldr	x4, [x22]
  450cb4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450cb8:	ldr	x0, [x0, #56]
  450cbc:	add	x1, x1, #0xa58
  450cc0:	ldr	x3, [sp, #80]
  450cc4:	bl	419740 <BIO_printf@plt>
  450cc8:	mov	x0, x20
  450ccc:	ldp	x29, x30, [sp]
  450cd0:	ldp	x19, x20, [sp, #16]
  450cd4:	ldp	x21, x22, [sp, #32]
  450cd8:	ldp	x23, x24, [sp, #48]
  450cdc:	ldr	x25, [sp, #64]
  450ce0:	add	sp, sp, #0x470
  450ce4:	ret
  450ce8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450cec:	mov	x4, x23
  450cf0:	mov	x3, x25
  450cf4:	mov	x2, x20
  450cf8:	ldr	x0, [x0, #56]
  450cfc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450d00:	add	x1, x1, #0xa08
  450d04:	bl	419740 <BIO_printf@plt>
  450d08:	b	450c48 <ASN1_generate_nconf@plt+0x322d8>
  450d0c:	mov	x20, #0x0                   	// #0
  450d10:	mov	x0, x20
  450d14:	ldp	x29, x30, [sp]
  450d18:	ldp	x19, x20, [sp, #16]
  450d1c:	ldp	x21, x22, [sp, #32]
  450d20:	ldp	x23, x24, [sp, #48]
  450d24:	ldr	x25, [sp, #64]
  450d28:	add	sp, sp, #0x470
  450d2c:	ret
  450d30:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450d34:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450d38:	add	x1, x1, #0xa30
  450d3c:	ldr	x0, [x0, #56]
  450d40:	bl	419740 <BIO_printf@plt>
  450d44:	b	450c74 <ASN1_generate_nconf@plt+0x32304>
  450d48:	stp	x29, x30, [sp, #-64]!
  450d4c:	mov	x29, sp
  450d50:	ldr	x0, [x0]
  450d54:	stp	x19, x20, [sp, #16]
  450d58:	mov	x19, #0x0                   	// #0
  450d5c:	stp	x21, x22, [sp, #32]
  450d60:	mov	x21, x2
  450d64:	ldr	x0, [x0, #8]
  450d68:	str	x23, [sp, #48]
  450d6c:	adrp	x23, 4a5000 <stdin@@GLIBC_2.17+0x88>
  450d70:	add	x22, x23, #0x38
  450d74:	bl	419630 <OPENSSL_sk_value@plt>
  450d78:	mov	x20, x0
  450d7c:	ldr	x0, [x23, #56]
  450d80:	mov	x2, x21
  450d84:	ldr	x3, [x20, #24]
  450d88:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450d8c:	adrp	x21, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450d90:	add	x1, x1, #0xa80
  450d94:	add	x21, x21, #0xa90
  450d98:	bl	419740 <BIO_printf@plt>
  450d9c:	nop
  450da0:	ldr	x3, [x20, x19, lsl #3]
  450da4:	mov	w2, w19
  450da8:	ldr	x0, [x22]
  450dac:	add	x19, x19, #0x1
  450db0:	mov	x1, x21
  450db4:	bl	419740 <BIO_printf@plt>
  450db8:	cmp	x19, #0x6
  450dbc:	b.ne	450da0 <ASN1_generate_nconf@plt+0x32430>  // b.any
  450dc0:	ldp	x19, x20, [sp, #16]
  450dc4:	ldp	x21, x22, [sp, #32]
  450dc8:	ldr	x23, [sp, #48]
  450dcc:	ldp	x29, x30, [sp], #64
  450dd0:	ret
  450dd4:	nop
  450dd8:	stp	x29, x30, [sp, #-48]!
  450ddc:	mov	x29, sp
  450de0:	stp	x19, x20, [sp, #16]
  450de4:	mov	x20, x0
  450de8:	mov	w19, #0x0                   	// #0
  450dec:	str	x21, [sp, #32]
  450df0:	mov	x21, x1
  450df4:	ldr	x0, [x20]
  450df8:	ldr	x0, [x0, #8]
  450dfc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  450e00:	cmp	w19, w0
  450e04:	mov	w1, w19
  450e08:	b.ge	450e48 <ASN1_generate_nconf@plt+0x324d8>  // b.tcont
  450e0c:	nop
  450e10:	ldr	x0, [x20]
  450e14:	ldr	x0, [x0, #8]
  450e18:	bl	419630 <OPENSSL_sk_value@plt>
  450e1c:	ldr	x2, [x0]
  450e20:	ldrb	w2, [x2]
  450e24:	cmp	w2, #0x49
  450e28:	b.eq	450e60 <ASN1_generate_nconf@plt+0x324f0>  // b.none
  450e2c:	add	w19, w19, #0x1
  450e30:	ldr	x0, [x20]
  450e34:	ldr	x0, [x0, #8]
  450e38:	bl	41dfd0 <OPENSSL_sk_num@plt>
  450e3c:	cmp	w19, w0
  450e40:	mov	w1, w19
  450e44:	b.lt	450e10 <ASN1_generate_nconf@plt+0x324a0>  // b.tstop
  450e48:	mov	w19, #0xffffffff            	// #-1
  450e4c:	mov	w0, w19
  450e50:	ldp	x19, x20, [sp, #16]
  450e54:	ldr	x21, [sp, #32]
  450e58:	ldp	x29, x30, [sp], #48
  450e5c:	ret
  450e60:	ldr	x1, [x0, #24]
  450e64:	mov	x0, x21
  450e68:	bl	41d250 <strcmp@plt>
  450e6c:	cbz	w0, 450e4c <ASN1_generate_nconf@plt+0x324dc>
  450e70:	add	w19, w19, #0x1
  450e74:	b	450e30 <ASN1_generate_nconf@plt+0x324c0>
  450e78:	stp	x29, x30, [sp, #-48]!
  450e7c:	mov	x29, sp
  450e80:	stp	x19, x20, [sp, #16]
  450e84:	mov	x19, x0
  450e88:	ldr	x0, [x0, #8]
  450e8c:	ldr	x0, [x0, #8]
  450e90:	str	x21, [sp, #32]
  450e94:	mov	w21, w1
  450e98:	bl	419630 <OPENSSL_sk_value@plt>
  450e9c:	mov	x20, x0
  450ea0:	ldr	x0, [x0]
  450ea4:	ldrb	w0, [x0]
  450ea8:	cmp	w0, #0x49
  450eac:	b.eq	450ecc <ASN1_generate_nconf@plt+0x3255c>  // b.none
  450eb0:	add	x19, x19, #0x8
  450eb4:	tbz	w21, #31, 450efc <ASN1_generate_nconf@plt+0x3258c>
  450eb8:	ldr	x1, [x20, #32]
  450ebc:	cbz	x1, 450ecc <ASN1_generate_nconf@plt+0x3255c>
  450ec0:	mov	x0, x19
  450ec4:	bl	450dd8 <ASN1_generate_nconf@plt+0x32468>
  450ec8:	tbz	w0, #31, 450edc <ASN1_generate_nconf@plt+0x3256c>
  450ecc:	ldp	x19, x20, [sp, #16]
  450ed0:	ldr	x21, [sp, #32]
  450ed4:	ldp	x29, x30, [sp], #48
  450ed8:	ret
  450edc:	mov	w1, w0
  450ee0:	mov	x0, x19
  450ee4:	ldp	x19, x20, [sp, #16]
  450ee8:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450eec:	ldr	x21, [sp, #32]
  450ef0:	add	x2, x2, #0xab0
  450ef4:	ldp	x29, x30, [sp], #48
  450ef8:	b	450d48 <ASN1_generate_nconf@plt+0x323d8>
  450efc:	mov	w1, w21
  450f00:	mov	x0, x19
  450f04:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  450f08:	add	x2, x2, #0xaa0
  450f0c:	bl	450d48 <ASN1_generate_nconf@plt+0x323d8>
  450f10:	b	450eb8 <ASN1_generate_nconf@plt+0x32548>
  450f14:	nop
  450f18:	stp	x29, x30, [sp, #-240]!
  450f1c:	mov	x29, sp
  450f20:	stp	x21, x22, [sp, #32]
  450f24:	adrp	x21, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  450f28:	add	x21, x21, #0x158
  450f2c:	mov	x2, x21
  450f30:	stp	x19, x20, [sp, #16]
  450f34:	mov	w22, #0x0                   	// #0
  450f38:	stp	x23, x24, [sp, #48]
  450f3c:	mov	x20, #0x0                   	// #0
  450f40:	mov	w24, #0xffffffff            	// #-1
  450f44:	stp	x25, x26, [sp, #64]
  450f48:	mov	x23, #0x0                   	// #0
  450f4c:	mov	x25, #0x0                   	// #0
  450f50:	stp	x27, x28, [sp, #80]
  450f54:	mov	x26, #0x0                   	// #0
  450f58:	mov	x27, #0x0                   	// #0
  450f5c:	stp	xzr, xzr, [sp, #176]
  450f60:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  450f64:	mov	x19, x0
  450f68:	stp	xzr, xzr, [sp, #104]
  450f6c:	str	xzr, [sp, #120]
  450f70:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  450f74:	mov	w28, w0
  450f78:	cbz	w0, 450fb8 <ASN1_generate_nconf@plt+0x32648>
  450f7c:	cmp	w28, #0x9
  450f80:	b.gt	4510a0 <ASN1_generate_nconf@plt+0x32730>
  450f84:	cmp	w28, #0x5
  450f88:	b.gt	45124c <ASN1_generate_nconf@plt+0x328dc>
  450f8c:	cmp	w28, #0x3
  450f90:	b.eq	451240 <ASN1_generate_nconf@plt+0x328d0>  // b.none
  450f94:	b.gt	451160 <ASN1_generate_nconf@plt+0x327f0>
  450f98:	cmp	w28, #0x1
  450f9c:	b.eq	4511fc <ASN1_generate_nconf@plt+0x3288c>  // b.none
  450fa0:	cmp	w28, #0x2
  450fa4:	b.ne	4510c8 <ASN1_generate_nconf@plt+0x32758>  // b.any
  450fa8:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  450fac:	add	w22, w22, #0x1
  450fb0:	mov	w28, w0
  450fb4:	cbnz	w0, 450f7c <ASN1_generate_nconf@plt+0x3260c>
  450fb8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  450fbc:	str	w0, [sp, #96]
  450fc0:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  450fc4:	str	x0, [sp, #128]
  450fc8:	ldr	x1, [sp, #104]
  450fcc:	cmp	x1, #0x0
  450fd0:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  450fd4:	b.ne	451984 <ASN1_generate_nconf@plt+0x33014>  // b.any
  450fd8:	cmn	w24, #0x1
  450fdc:	b.eq	451a90 <ASN1_generate_nconf@plt+0x33120>  // b.none
  450fe0:	sub	w0, w24, #0x6
  450fe4:	cmp	w0, #0x2
  450fe8:	b.ls	451308 <ASN1_generate_nconf@plt+0x32998>  // b.plast
  450fec:	mov	x21, #0x0                   	// #0
  450ff0:	orr	x0, x27, x26
  450ff4:	cmp	x0, #0x0
  450ff8:	ldr	w0, [sp, #96]
  450ffc:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  451000:	b.ne	4519b0 <ASN1_generate_nconf@plt+0x33040>  // b.any
  451004:	mov	x1, x26
  451008:	mov	x0, x27
  45100c:	add	x3, sp, #0xb8
  451010:	add	x2, sp, #0xb0
  451014:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  451018:	cbz	w0, 451a70 <ASN1_generate_nconf@plt+0x33100>
  45101c:	ldr	x0, [sp, #104]
  451020:	cbz	x0, 4519c8 <ASN1_generate_nconf@plt+0x33058>
  451024:	str	xzr, [sp, #96]
  451028:	cbnz	w22, 451b1c <ASN1_generate_nconf@plt+0x331ac>
  45102c:	ldr	x0, [sp, #104]
  451030:	mov	x1, #0x0                   	// #0
  451034:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  451038:	mov	x20, x0
  45103c:	cbz	x0, 451c40 <ASN1_generate_nconf@plt+0x332d0>
  451040:	mov	w25, #0xffffffff            	// #-1
  451044:	adrp	x26, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451048:	mov	w19, w25
  45104c:	add	x26, x26, #0xab0
  451050:	add	x0, x20, #0x8
  451054:	mov	w27, #0x0                   	// #0
  451058:	str	x0, [sp, #136]
  45105c:	nop
  451060:	ldr	x0, [x20, #8]
  451064:	ldr	x0, [x0, #8]
  451068:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45106c:	cmp	w27, w0
  451070:	mov	w1, w27
  451074:	b.ge	451320 <ASN1_generate_nconf@plt+0x329b0>  // b.tcont
  451078:	ldr	x0, [x20, #8]
  45107c:	ldr	x0, [x0, #8]
  451080:	bl	419630 <OPENSSL_sk_value@plt>
  451084:	mov	x1, x0
  451088:	ldr	x0, [x0]
  45108c:	ldrb	w0, [x0]
  451090:	cmp	w0, #0x49
  451094:	b.eq	4512c4 <ASN1_generate_nconf@plt+0x32954>  // b.none
  451098:	add	w27, w27, #0x1
  45109c:	b	451060 <ASN1_generate_nconf@plt+0x326f0>
  4510a0:	cmp	w28, #0xd
  4510a4:	b.eq	4511f0 <ASN1_generate_nconf@plt+0x32880>  // b.none
  4510a8:	b.gt	451188 <ASN1_generate_nconf@plt+0x32818>
  4510ac:	cmp	w28, #0xb
  4510b0:	b.eq	4511c4 <ASN1_generate_nconf@plt+0x32854>  // b.none
  4510b4:	cmp	w28, #0xc
  4510b8:	b.ne	451174 <ASN1_generate_nconf@plt+0x32804>  // b.any
  4510bc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4510c0:	mov	x27, x0
  4510c4:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  4510c8:	cmn	w28, #0x1
  4510cc:	b.ne	450f70 <ASN1_generate_nconf@plt+0x32600>  // b.any
  4510d0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4510d4:	ldr	x0, [x27, #56]
  4510d8:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  4510dc:	mov	x2, x19
  4510e0:	add	x1, x1, #0xd68
  4510e4:	mov	x20, #0x0                   	// #0
  4510e8:	str	xzr, [sp, #96]
  4510ec:	bl	419740 <BIO_printf@plt>
  4510f0:	cbnz	w22, 45125c <ASN1_generate_nconf@plt+0x328ec>
  4510f4:	ldr	x0, [sp, #176]
  4510f8:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4510fc:	add	x19, x19, #0x9a8
  451100:	mov	w2, #0x25c                 	// #604
  451104:	mov	x1, x19
  451108:	bl	41b1e0 <CRYPTO_free@plt>
  45110c:	ldr	x0, [sp, #184]
  451110:	mov	x1, x19
  451114:	mov	w2, #0x25d                 	// #605
  451118:	bl	41b1e0 <CRYPTO_free@plt>
  45111c:	ldr	x0, [x27, #56]
  451120:	mov	w26, #0x1                   	// #1
  451124:	bl	41e7f0 <ERR_print_errors@plt>
  451128:	ldr	x0, [sp, #96]
  45112c:	bl	419f60 <NCONF_free@plt>
  451130:	mov	x0, x20
  451134:	bl	459590 <ASN1_generate_nconf@plt+0x3ac20>
  451138:	mov	x0, x23
  45113c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  451140:	mov	w0, w26
  451144:	ldp	x19, x20, [sp, #16]
  451148:	ldp	x21, x22, [sp, #32]
  45114c:	ldp	x23, x24, [sp, #48]
  451150:	ldp	x25, x26, [sp, #64]
  451154:	ldp	x27, x28, [sp, #80]
  451158:	ldp	x29, x30, [sp], #240
  45115c:	ret
  451160:	cmp	w28, #0x4
  451164:	b.eq	4511d0 <ASN1_generate_nconf@plt+0x32860>  // b.none
  451168:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45116c:	str	x0, [sp, #104]
  451170:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  451174:	cmp	w28, #0xa
  451178:	b.ne	450f70 <ASN1_generate_nconf@plt+0x32600>  // b.any
  45117c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  451180:	str	x0, [sp, #112]
  451184:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  451188:	cmp	w28, #0xe
  45118c:	b.eq	4511dc <ASN1_generate_nconf@plt+0x3286c>  // b.none
  451190:	sub	w7, w28, #0x5dd
  451194:	cmp	w7, #0x1
  451198:	b.hi	450f70 <ASN1_generate_nconf@plt+0x32600>  // b.pmore
  45119c:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  4511a0:	cbnz	w0, 450f70 <ASN1_generate_nconf@plt+0x32600>
  4511a4:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4511a8:	add	x25, x25, #0x9a8
  4511ac:	mov	w26, #0x1                   	// #1
  4511b0:	mov	x20, #0x0                   	// #0
  4511b4:	str	xzr, [sp, #96]
  4511b8:	cbz	w22, 45127c <ASN1_generate_nconf@plt+0x3290c>
  4511bc:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4511c0:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  4511c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4511c8:	str	x0, [sp, #120]
  4511cc:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  4511d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4511d4:	mov	x20, x0
  4511d8:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  4511dc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4511e0:	mov	w1, #0x0                   	// #0
  4511e4:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4511e8:	mov	x23, x0
  4511ec:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  4511f0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4511f4:	mov	x26, x0
  4511f8:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  4511fc:	mov	x0, x21
  451200:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  451204:	cbnz	w22, 4512a8 <ASN1_generate_nconf@plt+0x32938>
  451208:	ldr	x0, [sp, #176]
  45120c:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451210:	add	x19, x19, #0x9a8
  451214:	mov	w2, #0x25c                 	// #604
  451218:	mov	x1, x19
  45121c:	mov	w26, #0x0                   	// #0
  451220:	bl	41b1e0 <CRYPTO_free@plt>
  451224:	mov	x20, #0x0                   	// #0
  451228:	ldr	x0, [sp, #184]
  45122c:	mov	x1, x19
  451230:	mov	w2, #0x25d                 	// #605
  451234:	str	xzr, [sp, #96]
  451238:	bl	41b1e0 <CRYPTO_free@plt>
  45123c:	b	451128 <ASN1_generate_nconf@plt+0x327b8>
  451240:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  451244:	mov	x25, x0
  451248:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  45124c:	cmn	w24, #0x1
  451250:	b.ne	451bf8 <ASN1_generate_nconf@plt+0x33288>  // b.any
  451254:	mov	w24, w28
  451258:	b	450f70 <ASN1_generate_nconf@plt+0x32600>
  45125c:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451260:	add	x25, x25, #0x9a8
  451264:	mov	w26, #0x1                   	// #1
  451268:	ldr	x0, [x27, #56]
  45126c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451270:	mov	w2, w26
  451274:	add	x1, x1, #0xfd0
  451278:	bl	419740 <BIO_printf@plt>
  45127c:	ldr	x0, [sp, #176]
  451280:	mov	x1, x25
  451284:	mov	w2, #0x25c                 	// #604
  451288:	bl	41b1e0 <CRYPTO_free@plt>
  45128c:	ldr	x0, [sp, #184]
  451290:	mov	x1, x25
  451294:	mov	w2, #0x25d                 	// #605
  451298:	bl	41b1e0 <CRYPTO_free@plt>
  45129c:	cbz	w26, 451128 <ASN1_generate_nconf@plt+0x327b8>
  4512a0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4512a4:	b	45111c <ASN1_generate_nconf@plt+0x327ac>
  4512a8:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4512ac:	mov	w26, #0x0                   	// #0
  4512b0:	add	x25, x25, #0x9a8
  4512b4:	mov	x20, #0x0                   	// #0
  4512b8:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4512bc:	str	xzr, [sp, #96]
  4512c0:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  4512c4:	ldr	x0, [sp, #112]
  4512c8:	cmp	w19, #0x0
  4512cc:	ccmp	x0, #0x0, #0x4, lt  // lt = tstop
  4512d0:	b.eq	4512e4 <ASN1_generate_nconf@plt+0x32974>  // b.none
  4512d4:	ldr	x1, [x1, #24]
  4512d8:	bl	41d250 <strcmp@plt>
  4512dc:	cmp	w0, #0x0
  4512e0:	csel	w19, w19, w27, ne  // ne = any
  4512e4:	cmp	w22, #0x1
  4512e8:	mov	w25, w27
  4512ec:	b.le	451098 <ASN1_generate_nconf@plt+0x32728>
  4512f0:	ldr	x0, [sp, #136]
  4512f4:	mov	w1, w27
  4512f8:	mov	x2, x26
  4512fc:	add	w27, w27, #0x1
  451300:	bl	450d48 <ASN1_generate_nconf@plt+0x323d8>
  451304:	b	451060 <ASN1_generate_nconf@plt+0x326f0>
  451308:	ldr	w0, [sp, #96]
  45130c:	cbz	w0, 451be0 <ASN1_generate_nconf@plt+0x33270>
  451310:	ldr	x0, [sp, #128]
  451314:	ldr	x21, [x0], #8
  451318:	str	x0, [sp, #128]
  45131c:	b	450ff0 <ASN1_generate_nconf@plt+0x32680>
  451320:	cbnz	w22, 451acc <ASN1_generate_nconf@plt+0x3315c>
  451324:	tbz	w19, #31, 451b68 <ASN1_generate_nconf@plt+0x331f8>
  451328:	cmp	w25, #0x0
  45132c:	b.gt	451534 <ASN1_generate_nconf@plt+0x32bc4>
  451330:	str	xzr, [sp, #144]
  451334:	cmp	w24, #0x9
  451338:	add	x0, sp, #0xd0
  45133c:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451340:	cset	w27, eq  // eq = none
  451344:	add	x25, x25, #0x9a8
  451348:	mov	w26, #0x0                   	// #0
  45134c:	str	wzr, [sp, #136]
  451350:	str	x0, [sp, #152]
  451354:	adrp	x0, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451358:	add	x0, x0, #0xe10
  45135c:	str	x0, [sp, #168]
  451360:	cmp	x21, #0x0
  451364:	cset	w0, ne  // ne = any
  451368:	cmp	w0, #0x0
  45136c:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  451370:	b.eq	4514a0 <ASN1_generate_nconf@plt+0x32b30>  // b.none
  451374:	cmp	w0, #0x0
  451378:	ccmp	w22, #0x1, #0x4, ne  // ne = any
  45137c:	b.gt	4515a8 <ASN1_generate_nconf@plt+0x32c38>
  451380:	cbz	x21, 45155c <ASN1_generate_nconf@plt+0x32bec>
  451384:	ldr	x0, [x20, #8]
  451388:	mov	w19, #0x0                   	// #0
  45138c:	ldr	x0, [x0, #8]
  451390:	bl	41dfd0 <OPENSSL_sk_num@plt>
  451394:	cmp	w19, w0
  451398:	mov	w1, w19
  45139c:	b.ge	4513ec <ASN1_generate_nconf@plt+0x32a7c>  // b.tcont
  4513a0:	ldr	x0, [x20, #8]
  4513a4:	ldr	x0, [x0, #8]
  4513a8:	bl	419630 <OPENSSL_sk_value@plt>
  4513ac:	mov	x1, x0
  4513b0:	mov	x0, x21
  4513b4:	ldr	x2, [x1]
  4513b8:	ldrb	w2, [x2]
  4513bc:	cmp	w2, #0x49
  4513c0:	b.eq	4513d0 <ASN1_generate_nconf@plt+0x32a60>  // b.none
  4513c4:	ldr	x1, [x1, #24]
  4513c8:	bl	41d250 <strcmp@plt>
  4513cc:	cbz	w0, 451430 <ASN1_generate_nconf@plt+0x32ac0>
  4513d0:	ldr	x0, [x20, #8]
  4513d4:	add	w19, w19, #0x1
  4513d8:	ldr	x0, [x0, #8]
  4513dc:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4513e0:	cmp	w19, w0
  4513e4:	mov	w1, w19
  4513e8:	b.lt	4513a0 <ASN1_generate_nconf@plt+0x32a30>  // b.tstop
  4513ec:	cmp	w24, #0x9
  4513f0:	b.eq	451934 <ASN1_generate_nconf@plt+0x32fc4>  // b.none
  4513f4:	cmp	w24, #0x6
  4513f8:	b.eq	4515dc <ASN1_generate_nconf@plt+0x32c6c>  // b.none
  4513fc:	cmp	w24, #0x8
  451400:	b.eq	45195c <ASN1_generate_nconf@plt+0x32fec>  // b.none
  451404:	cmp	w24, #0x7
  451408:	b.ne	451490 <ASN1_generate_nconf@plt+0x32b20>  // b.any
  45140c:	ldr	w1, [sp, #136]
  451410:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451414:	mov	x2, x21
  451418:	add	w1, w1, #0x1
  45141c:	str	w1, [sp, #136]
  451420:	ldr	x0, [x0, #56]
  451424:	ldr	x1, [sp, #168]
  451428:	bl	419740 <BIO_printf@plt>
  45142c:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  451430:	cmp	w22, #0x0
  451434:	ccmp	w27, #0x0, #0x0, le
  451438:	b.ne	4515c4 <ASN1_generate_nconf@plt+0x32c54>  // b.any
  45143c:	cmp	w24, #0x6
  451440:	b.eq	451798 <ASN1_generate_nconf@plt+0x32e28>  // b.none
  451444:	cmp	w24, #0x8
  451448:	b.eq	4517d8 <ASN1_generate_nconf@plt+0x32e68>  // b.none
  45144c:	cmp	w24, #0x7
  451450:	b.ne	451490 <ASN1_generate_nconf@plt+0x32b20>  // b.any
  451454:	ldr	x0, [x20, #8]
  451458:	mov	w1, w19
  45145c:	mov	w26, #0x1                   	// #1
  451460:	ldr	x0, [x0, #8]
  451464:	bl	419630 <OPENSSL_sk_value@plt>
  451468:	mov	x19, x0
  45146c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451470:	mov	x2, x21
  451474:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451478:	add	x1, x1, #0xf30
  45147c:	ldr	x0, [x0, #56]
  451480:	bl	419740 <BIO_printf@plt>
  451484:	ldr	x0, [x19]
  451488:	mov	w1, #0x52                  	// #82
  45148c:	strb	w1, [x0]
  451490:	ldr	x0, [sp, #128]
  451494:	ldr	x21, [x0], #8
  451498:	str	x0, [sp, #128]
  45149c:	cbnz	x21, 451360 <ASN1_generate_nconf@plt+0x329f0>
  4514a0:	cbnz	w22, 451c48 <ASN1_generate_nconf@plt+0x332d8>
  4514a4:	mov	w19, #0x56                  	// #86
  4514a8:	cbnz	w26, 4514f8 <ASN1_generate_nconf@plt+0x32b88>
  4514ac:	ldr	w0, [sp, #136]
  4514b0:	cmp	w0, #0x0
  4514b4:	cset	w26, ne  // ne = any
  4514b8:	ldr	w0, [sp, #136]
  4514bc:	cbz	w0, 4511b8 <ASN1_generate_nconf@plt+0x32848>
  4514c0:	cbz	w22, 45127c <ASN1_generate_nconf@plt+0x3290c>
  4514c4:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4514c8:	ldr	x0, [x27, #56]
  4514cc:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4514d0:	ldr	w2, [sp, #136]
  4514d4:	add	x1, x1, #0xfb8
  4514d8:	bl	419740 <BIO_printf@plt>
  4514dc:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  4514e0:	strb	w19, [x0]
  4514e4:	mov	w1, w28
  4514e8:	mov	x0, x20
  4514ec:	cbz	w22, 4514f4 <ASN1_generate_nconf@plt+0x32b84>
  4514f0:	bl	450e78 <ASN1_generate_nconf@plt+0x32508>
  4514f4:	add	w28, w28, #0x1
  4514f8:	ldr	x0, [x20, #8]
  4514fc:	ldr	x0, [x0, #8]
  451500:	bl	41dfd0 <OPENSSL_sk_num@plt>
  451504:	cmp	w28, w0
  451508:	mov	w1, w28
  45150c:	b.ge	451b80 <ASN1_generate_nconf@plt+0x33210>  // b.tcont
  451510:	ldr	x0, [x20, #8]
  451514:	ldr	x0, [x0, #8]
  451518:	bl	419630 <OPENSSL_sk_value@plt>
  45151c:	ldr	x0, [x0]
  451520:	ldrb	w1, [x0]
  451524:	cmp	w1, #0x76
  451528:	b.eq	4514e0 <ASN1_generate_nconf@plt+0x32b70>  // b.none
  45152c:	add	w28, w28, #0x1
  451530:	b	4514f8 <ASN1_generate_nconf@plt+0x32b88>
  451534:	ldr	x0, [sp, #112]
  451538:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45153c:	bl	41ab20 <SRP_get_default_gN@plt>
  451540:	cbnz	x0, 451330 <ASN1_generate_nconf@plt+0x329c0>
  451544:	ldr	x0, [x27, #56]
  451548:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45154c:	ldr	x2, [sp, #112]
  451550:	add	x1, x1, #0xc90
  451554:	bl	419740 <BIO_printf@plt>
  451558:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  45155c:	cmp	w24, #0x9
  451560:	b.ne	4513f4 <ASN1_generate_nconf@plt+0x32a84>  // b.any
  451564:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451568:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45156c:	mov	w19, #0x0                   	// #0
  451570:	add	x1, x1, #0xd18
  451574:	ldr	x0, [x0, #56]
  451578:	bl	419740 <BIO_printf@plt>
  45157c:	b	451588 <ASN1_generate_nconf@plt+0x32c18>
  451580:	mov	x0, x20
  451584:	bl	450e78 <ASN1_generate_nconf@plt+0x32508>
  451588:	ldr	x0, [x20, #8]
  45158c:	ldr	x0, [x0, #8]
  451590:	bl	41dfd0 <OPENSSL_sk_num@plt>
  451594:	cmp	w19, w0
  451598:	mov	w1, w19
  45159c:	add	w19, w19, #0x1
  4515a0:	b.lt	451580 <ASN1_generate_nconf@plt+0x32c10>  // b.tstop
  4515a4:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  4515a8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4515ac:	mov	x2, x21
  4515b0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4515b4:	add	x1, x1, #0xd00
  4515b8:	ldr	x0, [x0, #56]
  4515bc:	bl	419740 <BIO_printf@plt>
  4515c0:	b	451384 <ASN1_generate_nconf@plt+0x32a14>
  4515c4:	mov	w1, w19
  4515c8:	mov	x0, x20
  4515cc:	bl	450e78 <ASN1_generate_nconf@plt+0x32508>
  4515d0:	cmp	w24, #0x9
  4515d4:	b.eq	451490 <ASN1_generate_nconf@plt+0x32b20>  // b.none
  4515d8:	b	45143c <ASN1_generate_nconf@plt+0x32acc>
  4515dc:	ldr	x0, [sp, #144]
  4515e0:	stp	xzr, xzr, [sp, #200]
  4515e4:	str	xzr, [sp, #232]
  4515e8:	cbz	x0, 4519a4 <ASN1_generate_nconf@plt+0x33034>
  4515ec:	ldp	x4, x3, [x0, #8]
  4515f0:	mov	w6, w22
  4515f4:	ldr	x2, [sp, #152]
  4515f8:	add	x1, sp, #0xc8
  4515fc:	ldr	x5, [sp, #184]
  451600:	mov	x0, x21
  451604:	bl	450be0 <ASN1_generate_nconf@plt+0x32270>
  451608:	mov	x19, x0
  45160c:	cbz	x0, 451e74 <ASN1_generate_nconf@plt+0x33504>
  451610:	mov	x1, x25
  451614:	mov	w2, #0x1be                 	// #446
  451618:	mov	x0, x21
  45161c:	bl	41af90 <CRYPTO_strdup@plt>
  451620:	mov	x1, x0
  451624:	mov	w2, #0x1bf                 	// #447
  451628:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  45162c:	add	x0, x0, #0xa10
  451630:	str	x1, [sp, #216]
  451634:	mov	x1, x25
  451638:	bl	41af90 <CRYPTO_strdup@plt>
  45163c:	mov	x3, x0
  451640:	mov	x1, x25
  451644:	mov	x0, x19
  451648:	mov	w2, #0x1c0                 	// #448
  45164c:	str	x3, [sp, #192]
  451650:	bl	41af90 <CRYPTO_strdup@plt>
  451654:	str	x0, [sp, #224]
  451658:	ldr	x1, [sp, #216]
  45165c:	cmp	x0, #0x0
  451660:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  451664:	b.eq	451730 <ASN1_generate_nconf@plt+0x32dc0>  // b.none
  451668:	ldr	x0, [sp, #192]
  45166c:	cbz	x0, 451730 <ASN1_generate_nconf@plt+0x32dc0>
  451670:	ldr	x0, [sp, #200]
  451674:	cbz	x0, 451730 <ASN1_generate_nconf@plt+0x32dc0>
  451678:	ldr	x0, [sp, #208]
  45167c:	cbz	x0, 451730 <ASN1_generate_nconf@plt+0x32dc0>
  451680:	ldr	x0, [sp, #120]
  451684:	cbz	x0, 45169c <ASN1_generate_nconf@plt+0x32d2c>
  451688:	mov	x1, x25
  45168c:	mov	w2, #0x1c8                 	// #456
  451690:	bl	41af90 <CRYPTO_strdup@plt>
  451694:	str	x0, [sp, #232]
  451698:	cbz	x0, 45172c <ASN1_generate_nconf@plt+0x32dbc>
  45169c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4516a0:	mov	w0, #0x38                  	// #56
  4516a4:	add	x1, x1, #0xdb0
  4516a8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4516ac:	mov	x19, x0
  4516b0:	sub	x3, x0, #0x8
  4516b4:	mov	x1, #0x1                   	// #1
  4516b8:	add	x0, sp, #0xc0
  4516bc:	add	x2, x0, x1, lsl #3
  4516c0:	ldur	x2, [x2, #-8]
  4516c4:	str	x2, [x3, x1, lsl #3]
  4516c8:	add	x1, x1, #0x1
  4516cc:	cmp	x1, #0x7
  4516d0:	b.ne	4516b8 <ASN1_generate_nconf@plt+0x32d48>  // b.any
  4516d4:	ldr	x0, [x20, #8]
  4516d8:	str	xzr, [x19, #48]
  4516dc:	mov	x1, x19
  4516e0:	bl	41b140 <TXT_DB_insert@plt>
  4516e4:	cbz	w0, 4516f0 <ASN1_generate_nconf@plt+0x32d80>
  4516e8:	mov	w26, #0x1                   	// #1
  4516ec:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  4516f0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4516f4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4516f8:	add	x1, x1, #0xdc0
  4516fc:	ldr	x0, [x27, #56]
  451700:	bl	419740 <BIO_printf@plt>
  451704:	ldr	x2, [x20, #8]
  451708:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  45170c:	ldr	x0, [x27, #56]
  451710:	add	x1, x1, #0x488
  451714:	ldr	x2, [x2, #32]
  451718:	bl	419740 <BIO_printf@plt>
  45171c:	mov	x0, x19
  451720:	mov	x1, x25
  451724:	mov	w2, #0x6c                  	// #108
  451728:	bl	41b1e0 <CRYPTO_free@plt>
  45172c:	ldr	x1, [sp, #216]
  451730:	mov	x0, x1
  451734:	mov	w2, #0x1ca                 	// #458
  451738:	mov	x1, x25
  45173c:	bl	41b1e0 <CRYPTO_free@plt>
  451740:	ldr	x0, [sp, #224]
  451744:	mov	x1, x25
  451748:	mov	w2, #0x1cb                 	// #459
  45174c:	bl	41b1e0 <CRYPTO_free@plt>
  451750:	ldr	x0, [sp, #232]
  451754:	mov	x1, x25
  451758:	mov	w2, #0x1cc                 	// #460
  45175c:	bl	41b1e0 <CRYPTO_free@plt>
  451760:	ldr	x0, [sp, #192]
  451764:	mov	x1, x25
  451768:	mov	w2, #0x1cd                 	// #461
  45176c:	bl	41b1e0 <CRYPTO_free@plt>
  451770:	ldr	x0, [sp, #200]
  451774:	mov	x1, x25
  451778:	mov	w2, #0x1ce                 	// #462
  45177c:	bl	41b1e0 <CRYPTO_free@plt>
  451780:	ldr	x0, [sp, #208]
  451784:	mov	x1, x25
  451788:	mov	w2, #0x1cf                 	// #463
  45178c:	bl	41b1e0 <CRYPTO_free@plt>
  451790:	mov	w26, #0x1                   	// #1
  451794:	b	4514b8 <ASN1_generate_nconf@plt+0x32b48>
  451798:	ldr	x0, [x20, #8]
  45179c:	mov	w1, w19
  4517a0:	mov	w26, #0x1                   	// #1
  4517a4:	ldr	x0, [x0, #8]
  4517a8:	bl	419630 <OPENSSL_sk_value@plt>
  4517ac:	mov	x19, x0
  4517b0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4517b4:	mov	x2, x21
  4517b8:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4517bc:	add	x1, x1, #0xd50
  4517c0:	ldr	x0, [x0, #56]
  4517c4:	bl	419740 <BIO_printf@plt>
  4517c8:	ldr	x0, [x19]
  4517cc:	mov	w1, #0x56                  	// #86
  4517d0:	strb	w1, [x0]
  4517d4:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  4517d8:	ldr	x0, [x20, #8]
  4517dc:	mov	w1, w19
  4517e0:	ldr	x0, [x0, #8]
  4517e4:	bl	419630 <OPENSSL_sk_value@plt>
  4517e8:	mov	x8, x0
  4517ec:	ldr	x0, [x0]
  4517f0:	ldrb	w0, [x0]
  4517f4:	cmp	w0, #0x76
  4517f8:	b.eq	451c14 <ASN1_generate_nconf@plt+0x332a4>  // b.none
  4517fc:	cmp	w0, #0x56
  451800:	b.eq	4518ac <ASN1_generate_nconf@plt+0x32f3c>  // b.none
  451804:	cbnz	w22, 451aa8 <ASN1_generate_nconf@plt+0x33138>
  451808:	ldr	x0, [sp, #144]
  45180c:	add	x1, x8, #0x8
  451810:	add	x2, x8, #0x10
  451814:	cbz	x0, 451b5c <ASN1_generate_nconf@plt+0x331ec>
  451818:	ldp	x4, x3, [x0, #8]
  45181c:	mov	w6, w22
  451820:	ldr	x5, [sp, #184]
  451824:	mov	x0, x21
  451828:	str	x8, [sp, #160]
  45182c:	bl	450be0 <ASN1_generate_nconf@plt+0x32270>
  451830:	ldr	x8, [sp, #160]
  451834:	cbz	x0, 451ea8 <ASN1_generate_nconf@plt+0x33538>
  451838:	ldr	x3, [x8]
  45183c:	mov	w4, #0x76                  	// #118
  451840:	mov	x1, x25
  451844:	mov	w2, #0x213                 	// #531
  451848:	str	x8, [sp, #160]
  45184c:	strb	w4, [x3]
  451850:	bl	41af90 <CRYPTO_strdup@plt>
  451854:	ldr	x8, [sp, #160]
  451858:	ldr	x1, [x8, #24]
  45185c:	str	x0, [x8, #32]
  451860:	cmp	x1, #0x0
  451864:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  451868:	b.eq	451790 <ASN1_generate_nconf@plt+0x32e20>  // b.none
  45186c:	ldr	x0, [x8]
  451870:	cbz	x0, 451790 <ASN1_generate_nconf@plt+0x32e20>
  451874:	ldr	x0, [x8, #8]
  451878:	cbz	x0, 451790 <ASN1_generate_nconf@plt+0x32e20>
  45187c:	ldr	x0, [x8, #16]
  451880:	cbz	x0, 451790 <ASN1_generate_nconf@plt+0x32e20>
  451884:	ldr	x0, [sp, #120]
  451888:	cbz	x0, 4516e8 <ASN1_generate_nconf@plt+0x32d78>
  45188c:	mov	x1, x25
  451890:	mov	w2, #0x21b                 	// #539
  451894:	bl	41af90 <CRYPTO_strdup@plt>
  451898:	mov	w26, #0x1                   	// #1
  45189c:	ldr	x8, [sp, #160]
  4518a0:	str	x0, [x8, #40]
  4518a4:	cbnz	x0, 451490 <ASN1_generate_nconf@plt+0x32b20>
  4518a8:	b	4514b8 <ASN1_generate_nconf@plt+0x32b48>
  4518ac:	cbnz	w22, 451d3c <ASN1_generate_nconf@plt+0x333cc>
  4518b0:	ldr	x3, [x8, #32]
  4518b4:	cbz	x3, 451eec <ASN1_generate_nconf@plt+0x3357c>
  4518b8:	mov	x1, x3
  4518bc:	add	x0, x20, #0x8
  4518c0:	str	x8, [sp, #160]
  4518c4:	bl	450dd8 <ASN1_generate_nconf@plt+0x32468>
  4518c8:	ldr	x8, [sp, #160]
  4518cc:	tbz	w0, #31, 451c60 <ASN1_generate_nconf@plt+0x332f0>
  4518d0:	ldp	x1, x2, [x8, #8]
  4518d4:	ldr	x3, [x8, #32]
  4518d8:	mov	x4, #0x0                   	// #0
  4518dc:	ldr	x5, [sp, #176]
  4518e0:	mov	w6, w22
  4518e4:	mov	x0, x21
  4518e8:	str	x8, [sp, #160]
  4518ec:	bl	450a58 <ASN1_generate_nconf@plt+0x320e8>
  4518f0:	ldr	x8, [sp, #160]
  4518f4:	cbnz	x0, 451804 <ASN1_generate_nconf@plt+0x32e94>
  4518f8:	ldr	w0, [sp, #136]
  4518fc:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451900:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451904:	mov	x2, x21
  451908:	add	w0, w0, #0x1
  45190c:	str	w0, [sp, #136]
  451910:	ldr	x0, [x27, #56]
  451914:	add	x1, x1, #0xe98
  451918:	bl	419740 <BIO_printf@plt>
  45191c:	mov	w26, #0x1                   	// #1
  451920:	cbnz	w22, 4514c8 <ASN1_generate_nconf@plt+0x32b58>
  451924:	mov	x1, x25
  451928:	mov	w2, #0x25c                 	// #604
  45192c:	ldr	x0, [sp, #176]
  451930:	b	451bc8 <ASN1_generate_nconf@plt+0x33258>
  451934:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451938:	ldr	w1, [sp, #136]
  45193c:	mov	x2, x21
  451940:	ldr	x0, [x0, #56]
  451944:	add	w1, w1, #0x1
  451948:	str	w1, [sp, #136]
  45194c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451950:	add	x1, x1, #0xd28
  451954:	bl	419740 <BIO_printf@plt>
  451958:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  45195c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451960:	ldr	w1, [sp, #136]
  451964:	mov	x2, x21
  451968:	ldr	x0, [x0, #56]
  45196c:	add	w1, w1, #0x1
  451970:	str	w1, [sp, #136]
  451974:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451978:	add	x1, x1, #0xde0
  45197c:	bl	419740 <BIO_printf@plt>
  451980:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  451984:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451988:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  45198c:	mov	x20, #0x0                   	// #0
  451990:	add	x1, x1, #0xaf0
  451994:	ldr	x0, [x27, #56]
  451998:	str	xzr, [sp, #96]
  45199c:	bl	419740 <BIO_printf@plt>
  4519a0:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  4519a4:	mov	x4, #0x0                   	// #0
  4519a8:	ldr	x3, [sp, #112]
  4519ac:	b	4515f0 <ASN1_generate_nconf@plt+0x32c80>
  4519b0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4519b4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  4519b8:	add	x1, x1, #0xba0
  4519bc:	ldr	x0, [x27, #56]
  4519c0:	bl	419740 <BIO_printf@plt>
  4519c4:	b	4510d4 <ASN1_generate_nconf@plt+0x32764>
  4519c8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4519cc:	cmp	x25, #0x0
  4519d0:	ldr	x0, [x0, #80]
  4519d4:	csel	x25, x0, x25, eq  // eq = none
  4519d8:	cbnz	w22, 451c88 <ASN1_generate_nconf@plt+0x33318>
  4519dc:	mov	x0, x25
  4519e0:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  4519e4:	str	x0, [sp, #96]
  4519e8:	cbz	x0, 451c3c <ASN1_generate_nconf@plt+0x332cc>
  4519ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4519f0:	ldr	x0, [x0, #80]
  4519f4:	cmp	x0, x25
  4519f8:	b.eq	451a08 <ASN1_generate_nconf@plt+0x33098>  // b.none
  4519fc:	ldr	x0, [sp, #96]
  451a00:	bl	45b530 <ASN1_generate_nconf@plt+0x3cbc0>
  451a04:	cbz	w0, 451a64 <ASN1_generate_nconf@plt+0x330f4>
  451a08:	cbz	x20, 451cc4 <ASN1_generate_nconf@plt+0x33354>
  451a0c:	ldr	x0, [sp, #96]
  451a10:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451a14:	add	x1, x1, #0xc08
  451a18:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  451a1c:	cbnz	w22, 451e60 <ASN1_generate_nconf@plt+0x334f0>
  451a20:	ldr	x0, [sp, #96]
  451a24:	adrp	x19, 477000 <ASN1_generate_nconf@plt+0x58690>
  451a28:	add	x19, x19, #0xee0
  451a2c:	mov	x1, x20
  451a30:	mov	x2, x19
  451a34:	bl	41d030 <NCONF_get_string@plt>
  451a38:	str	x0, [sp, #104]
  451a3c:	cbnz	x0, 45102c <ASN1_generate_nconf@plt+0x326bc>
  451a40:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451a44:	ldr	x0, [x27, #56]
  451a48:	mov	x2, x20
  451a4c:	mov	x3, x19
  451a50:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  451a54:	mov	x20, #0x0                   	// #0
  451a58:	add	x1, x1, #0x5f0
  451a5c:	bl	419740 <BIO_printf@plt>
  451a60:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  451a64:	mov	x20, #0x0                   	// #0
  451a68:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451a6c:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  451a70:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451a74:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  451a78:	mov	x20, #0x0                   	// #0
  451a7c:	add	x1, x1, #0x7c8
  451a80:	ldr	x0, [x27, #56]
  451a84:	str	xzr, [sp, #96]
  451a88:	bl	419740 <BIO_printf@plt>
  451a8c:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  451a90:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451a94:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451a98:	add	x1, x1, #0xb30
  451a9c:	ldr	x0, [x27, #56]
  451aa0:	bl	419740 <BIO_printf@plt>
  451aa4:	b	4510d4 <ASN1_generate_nconf@plt+0x32764>
  451aa8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451aac:	mov	x2, x21
  451ab0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451ab4:	add	x1, x1, #0xed0
  451ab8:	ldr	x0, [x0, #56]
  451abc:	str	x8, [sp, #160]
  451ac0:	bl	419740 <BIO_printf@plt>
  451ac4:	ldr	x8, [sp, #160]
  451ac8:	b	451808 <ASN1_generate_nconf@plt+0x32e98>
  451acc:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451ad0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451ad4:	add	x1, x1, #0xc68
  451ad8:	ldr	x0, [x27, #56]
  451adc:	bl	419740 <BIO_printf@plt>
  451ae0:	tbz	w19, #31, 451d04 <ASN1_generate_nconf@plt+0x33394>
  451ae4:	cmp	w25, #0x0
  451ae8:	b.gt	451dd0 <ASN1_generate_nconf@plt+0x33460>
  451aec:	ldr	x0, [x27, #56]
  451af0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451af4:	add	x1, x1, #0xcb8
  451af8:	bl	419740 <BIO_printf@plt>
  451afc:	cmp	w22, #0x1
  451b00:	b.le	451330 <ASN1_generate_nconf@plt+0x329c0>
  451b04:	str	xzr, [sp, #144]
  451b08:	ldr	x0, [x27, #56]
  451b0c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451b10:	add	x1, x1, #0xce0
  451b14:	bl	419740 <BIO_printf@plt>
  451b18:	b	451334 <ASN1_generate_nconf@plt+0x329c4>
  451b1c:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451b20:	ldr	x19, [sp, #104]
  451b24:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451b28:	ldr	x0, [x27, #56]
  451b2c:	mov	x2, x19
  451b30:	add	x1, x1, #0xc40
  451b34:	bl	419740 <BIO_printf@plt>
  451b38:	mov	x0, x19
  451b3c:	mov	x1, #0x0                   	// #0
  451b40:	bl	45b5e0 <ASN1_generate_nconf@plt+0x3cc70>
  451b44:	mov	x20, x0
  451b48:	cbnz	x0, 451040 <ASN1_generate_nconf@plt+0x326d0>
  451b4c:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451b50:	mov	w26, #0x1                   	// #1
  451b54:	add	x25, x25, #0x9a8
  451b58:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  451b5c:	mov	x3, #0x0                   	// #0
  451b60:	mov	x4, #0x0                   	// #0
  451b64:	b	45181c <ASN1_generate_nconf@plt+0x32eac>
  451b68:	ldr	x0, [x20, #8]
  451b6c:	mov	w1, w19
  451b70:	ldr	x0, [x0, #8]
  451b74:	bl	419630 <OPENSSL_sk_value@plt>
  451b78:	str	x0, [sp, #144]
  451b7c:	b	451334 <ASN1_generate_nconf@plt+0x329c4>
  451b80:	cbnz	w22, 451d60 <ASN1_generate_nconf@plt+0x333f0>
  451b84:	ldr	x0, [sp, #104]
  451b88:	adrp	x19, 462000 <ASN1_generate_nconf@plt+0x43690>
  451b8c:	add	x19, x19, #0x368
  451b90:	mov	x2, x20
  451b94:	mov	x1, x19
  451b98:	bl	4590a8 <ASN1_generate_nconf@plt+0x3a738>
  451b9c:	cbz	w0, 451bb8 <ASN1_generate_nconf@plt+0x33248>
  451ba0:	ldr	x0, [sp, #104]
  451ba4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  451ba8:	mov	x1, x19
  451bac:	add	x2, x2, #0x370
  451bb0:	bl	4592b8 <ASN1_generate_nconf@plt+0x3a948>
  451bb4:	cbnz	w0, 4514ac <ASN1_generate_nconf@plt+0x32b3c>
  451bb8:	ldr	x0, [sp, #176]
  451bbc:	mov	x1, x25
  451bc0:	mov	w2, #0x25c                 	// #604
  451bc4:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451bc8:	bl	41b1e0 <CRYPTO_free@plt>
  451bcc:	ldr	x0, [sp, #184]
  451bd0:	mov	x1, x25
  451bd4:	mov	w2, #0x25d                 	// #605
  451bd8:	bl	41b1e0 <CRYPTO_free@plt>
  451bdc:	b	45111c <ASN1_generate_nconf@plt+0x327ac>
  451be0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451be4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451be8:	add	x1, x1, #0xb80
  451bec:	ldr	x0, [x27, #56]
  451bf0:	bl	419740 <BIO_printf@plt>
  451bf4:	b	4510d4 <ASN1_generate_nconf@plt+0x32764>
  451bf8:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451bfc:	mov	x2, x19
  451c00:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451c04:	add	x1, x1, #0xac0
  451c08:	ldr	x0, [x27, #56]
  451c0c:	bl	419740 <BIO_printf@plt>
  451c10:	b	4510d4 <ASN1_generate_nconf@plt+0x32764>
  451c14:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451c18:	ldr	w1, [sp, #136]
  451c1c:	mov	x2, x21
  451c20:	ldr	x0, [x0, #56]
  451c24:	add	w1, w1, #0x1
  451c28:	str	w1, [sp, #136]
  451c2c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451c30:	add	x1, x1, #0xe40
  451c34:	bl	419740 <BIO_printf@plt>
  451c38:	b	451490 <ASN1_generate_nconf@plt+0x32b20>
  451c3c:	mov	x20, #0x0                   	// #0
  451c40:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451c44:	b	4510f4 <ASN1_generate_nconf@plt+0x32784>
  451c48:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451c4c:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451c50:	add	x1, x1, #0xf48
  451c54:	ldr	x0, [x27, #56]
  451c58:	bl	419740 <BIO_printf@plt>
  451c5c:	b	4514a4 <ASN1_generate_nconf@plt+0x32b34>
  451c60:	ldr	x0, [x20, #8]
  451c64:	mov	w1, w19
  451c68:	str	x8, [sp, #160]
  451c6c:	ldr	x0, [x0, #8]
  451c70:	bl	419630 <OPENSSL_sk_value@plt>
  451c74:	ldr	x8, [sp, #160]
  451c78:	ldp	x1, x2, [x8, #8]
  451c7c:	cbz	x0, 451ea0 <ASN1_generate_nconf@plt+0x33530>
  451c80:	ldp	x4, x3, [x0, #8]
  451c84:	b	4518dc <ASN1_generate_nconf@plt+0x32f6c>
  451c88:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451c8c:	mov	x2, x25
  451c90:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  451c94:	add	x1, x1, #0xec8
  451c98:	ldr	x0, [x27, #56]
  451c9c:	bl	419740 <BIO_printf@plt>
  451ca0:	mov	x0, x25
  451ca4:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  451ca8:	str	x0, [sp, #96]
  451cac:	cbnz	x0, 4519ec <ASN1_generate_nconf@plt+0x3307c>
  451cb0:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451cb4:	mov	x20, #0x0                   	// #0
  451cb8:	add	x25, x25, #0x9a8
  451cbc:	mov	w26, #0x1                   	// #1
  451cc0:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  451cc4:	cbnz	w22, 451de0 <ASN1_generate_nconf@plt+0x33470>
  451cc8:	ldr	x0, [sp, #96]
  451ccc:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451cd0:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451cd4:	add	x25, x25, #0xc00
  451cd8:	add	x19, x19, #0xc08
  451cdc:	mov	x2, x25
  451ce0:	mov	x1, x19
  451ce4:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451ce8:	bl	41d030 <NCONF_get_string@plt>
  451cec:	cbz	x0, 451ed0 <ASN1_generate_nconf@plt+0x33560>
  451cf0:	mov	x20, x0
  451cf4:	mov	x1, x19
  451cf8:	ldr	x0, [sp, #96]
  451cfc:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  451d00:	b	451a20 <ASN1_generate_nconf@plt+0x330b0>
  451d04:	mov	x25, x20
  451d08:	mov	w1, w19
  451d0c:	ldr	x0, [x25, #8]!
  451d10:	ldr	x0, [x0, #8]
  451d14:	bl	419630 <OPENSSL_sk_value@plt>
  451d18:	str	x0, [sp, #144]
  451d1c:	cmp	w22, #0x1
  451d20:	b.eq	451334 <ASN1_generate_nconf@plt+0x329c4>  // b.none
  451d24:	mov	w1, w19
  451d28:	mov	x0, x25
  451d2c:	adrp	x2, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451d30:	add	x2, x2, #0xc80
  451d34:	bl	450d48 <ASN1_generate_nconf@plt+0x323d8>
  451d38:	b	451b08 <ASN1_generate_nconf@plt+0x33198>
  451d3c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451d40:	mov	x2, x21
  451d44:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451d48:	add	x1, x1, #0xe70
  451d4c:	ldr	x0, [x0, #56]
  451d50:	str	x8, [sp, #160]
  451d54:	bl	419740 <BIO_printf@plt>
  451d58:	ldr	x8, [sp, #160]
  451d5c:	b	4518b0 <ASN1_generate_nconf@plt+0x32f40>
  451d60:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451d64:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451d68:	add	x1, x1, #0xf60
  451d6c:	adrp	x19, 462000 <ASN1_generate_nconf@plt+0x43690>
  451d70:	ldr	x0, [x27, #56]
  451d74:	add	x19, x19, #0x368
  451d78:	bl	419740 <BIO_printf@plt>
  451d7c:	ldr	x21, [sp, #104]
  451d80:	mov	x2, x20
  451d84:	mov	x1, x19
  451d88:	mov	x0, x21
  451d8c:	bl	4590a8 <ASN1_generate_nconf@plt+0x3a738>
  451d90:	cbz	w0, 451e68 <ASN1_generate_nconf@plt+0x334f8>
  451d94:	ldr	x0, [x27, #56]
  451d98:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451d9c:	add	x1, x1, #0xf80
  451da0:	bl	419740 <BIO_printf@plt>
  451da4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  451da8:	mov	x1, x19
  451dac:	mov	x0, x21
  451db0:	add	x2, x2, #0x370
  451db4:	bl	4592b8 <ASN1_generate_nconf@plt+0x3a948>
  451db8:	cbz	w0, 451e68 <ASN1_generate_nconf@plt+0x334f8>
  451dbc:	ldr	x0, [x27, #56]
  451dc0:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451dc4:	add	x1, x1, #0xfa0
  451dc8:	bl	419740 <BIO_printf@plt>
  451dcc:	b	4514ac <ASN1_generate_nconf@plt+0x32b3c>
  451dd0:	ldr	x0, [sp, #112]
  451dd4:	bl	41ab20 <SRP_get_default_gN@plt>
  451dd8:	cbnz	x0, 451aec <ASN1_generate_nconf@plt+0x3317c>
  451ddc:	b	451544 <ASN1_generate_nconf@plt+0x32bd4>
  451de0:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451de4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451de8:	add	x1, x1, #0xbd8
  451dec:	adrp	x25, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451df0:	ldr	x0, [x27, #56]
  451df4:	add	x25, x25, #0xc00
  451df8:	adrp	x19, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451dfc:	add	x19, x19, #0xc08
  451e00:	bl	419740 <BIO_printf@plt>
  451e04:	ldr	x0, [sp, #96]
  451e08:	mov	x2, x25
  451e0c:	mov	x1, x19
  451e10:	bl	41d030 <NCONF_get_string@plt>
  451e14:	cbz	x0, 451ed0 <ASN1_generate_nconf@plt+0x33560>
  451e18:	mov	x20, x0
  451e1c:	mov	x1, x19
  451e20:	ldr	x0, [sp, #96]
  451e24:	bl	456e78 <ASN1_generate_nconf@plt+0x38508>
  451e28:	ldr	x0, [x27, #56]
  451e2c:	mov	x2, x20
  451e30:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451e34:	add	x1, x1, #0xc10
  451e38:	adrp	x19, 477000 <ASN1_generate_nconf@plt+0x58690>
  451e3c:	add	x19, x19, #0xee0
  451e40:	bl	419740 <BIO_printf@plt>
  451e44:	ldr	x0, [sp, #96]
  451e48:	mov	x1, x20
  451e4c:	mov	x2, x19
  451e50:	bl	41d030 <NCONF_get_string@plt>
  451e54:	cbz	x0, 451a44 <ASN1_generate_nconf@plt+0x330d4>
  451e58:	str	x0, [sp, #104]
  451e5c:	b	451b20 <ASN1_generate_nconf@plt+0x331b0>
  451e60:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451e64:	b	451e28 <ASN1_generate_nconf@plt+0x334b8>
  451e68:	ldr	w0, [sp, #136]
  451e6c:	cbnz	w0, 4514c8 <ASN1_generate_nconf@plt+0x32b58>
  451e70:	b	451268 <ASN1_generate_nconf@plt+0x328f8>
  451e74:	ldr	w0, [sp, #136]
  451e78:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451e7c:	mov	x2, x21
  451e80:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451e84:	add	w0, w0, #0x1
  451e88:	str	w0, [sp, #136]
  451e8c:	ldr	x0, [x27, #56]
  451e90:	add	x1, x1, #0xd68
  451e94:	mov	w26, #0x1                   	// #1
  451e98:	bl	419740 <BIO_printf@plt>
  451e9c:	b	4514b8 <ASN1_generate_nconf@plt+0x32b48>
  451ea0:	ldr	x3, [x8, #32]
  451ea4:	b	4518d8 <ASN1_generate_nconf@plt+0x32f68>
  451ea8:	ldr	w0, [sp, #136]
  451eac:	adrp	x27, 4a5000 <stdin@@GLIBC_2.17+0x88>
  451eb0:	mov	x2, x21
  451eb4:	adrp	x1, 47c000 <ASN1_generate_nconf@plt+0x5d690>
  451eb8:	add	w0, w0, #0x1
  451ebc:	str	w0, [sp, #136]
  451ec0:	ldr	x0, [x27, #56]
  451ec4:	add	x1, x1, #0xef0
  451ec8:	bl	419740 <BIO_printf@plt>
  451ecc:	b	45191c <ASN1_generate_nconf@plt+0x32fac>
  451ed0:	ldr	x0, [x27, #56]
  451ed4:	mov	x3, x25
  451ed8:	mov	x2, x19
  451edc:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  451ee0:	add	x1, x1, #0x5f0
  451ee4:	bl	419740 <BIO_printf@plt>
  451ee8:	b	4510f0 <ASN1_generate_nconf@plt+0x32780>
  451eec:	ldp	x1, x2, [x8, #8]
  451ef0:	b	4518d8 <ASN1_generate_nconf@plt+0x32f68>
  451ef4:	nop
  451ef8:	stp	x29, x30, [sp, #-272]!
  451efc:	adrp	x8, 468000 <ASN1_generate_nconf@plt+0x49690>
  451f00:	mov	w9, #0xffffffd8            	// #-40
  451f04:	mov	x29, sp
  451f08:	add	x10, sp, #0xe0
  451f0c:	stp	x3, x4, [sp, #232]
  451f10:	add	x4, sp, #0x110
  451f14:	add	x3, x8, #0x948
  451f18:	mov	w8, #0xffffff80            	// #-128
  451f1c:	stp	x19, x20, [sp, #16]
  451f20:	mov	x19, x1
  451f24:	mov	w1, w0
  451f28:	mov	x20, x2
  451f2c:	mov	x0, x19
  451f30:	mov	w2, w1
  451f34:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  451f38:	add	x1, x1, #0x2f0
  451f3c:	stp	x4, x4, [sp, #64]
  451f40:	str	x10, [sp, #80]
  451f44:	str	w9, [sp, #88]
  451f48:	str	w8, [sp, #92]
  451f4c:	str	q0, [sp, #96]
  451f50:	str	q1, [sp, #112]
  451f54:	str	q2, [sp, #128]
  451f58:	str	q3, [sp, #144]
  451f5c:	str	q4, [sp, #160]
  451f60:	str	q5, [sp, #176]
  451f64:	str	q6, [sp, #192]
  451f68:	str	q7, [sp, #208]
  451f6c:	stp	x5, x6, [sp, #248]
  451f70:	str	x7, [sp, #264]
  451f74:	bl	419740 <BIO_printf@plt>
  451f78:	ldp	x6, x7, [sp, #64]
  451f7c:	mov	w3, w0
  451f80:	ldp	x4, x5, [sp, #80]
  451f84:	mov	x1, x20
  451f88:	add	x2, sp, #0x20
  451f8c:	mov	x0, x19
  451f90:	mov	w19, w3
  451f94:	stp	x6, x7, [sp, #32]
  451f98:	stp	x4, x5, [sp, #48]
  451f9c:	bl	41e510 <BIO_vprintf@plt>
  451fa0:	add	w0, w19, w0
  451fa4:	ldp	x19, x20, [sp, #16]
  451fa8:	ldp	x29, x30, [sp], #272
  451fac:	ret
  451fb0:	sub	sp, sp, #0xb0
  451fb4:	stp	x29, x30, [sp, #32]
  451fb8:	add	x29, sp, #0x20
  451fbc:	stp	x19, x20, [sp, #48]
  451fc0:	mov	x19, x0
  451fc4:	stp	x21, x22, [sp, #64]
  451fc8:	stp	x23, x24, [sp, #80]
  451fcc:	mov	w24, w6
  451fd0:	ldr	w23, [sp, #184]
  451fd4:	stp	x25, x26, [sp, #96]
  451fd8:	mov	w25, w7
  451fdc:	stp	x27, x28, [sp, #112]
  451fe0:	mov	w27, w3
  451fe4:	mov	x3, #0x0                   	// #0
  451fe8:	str	w4, [sp, #132]
  451fec:	mov	x4, #0x0                   	// #0
  451ff0:	str	x5, [sp, #144]
  451ff4:	stp	x1, x2, [sp, #160]
  451ff8:	bl	41b290 <OSSL_STORE_open@plt>
  451ffc:	cbz	x0, 452408 <ASN1_generate_nconf@plt+0x33a98>
  452000:	mov	x20, x0
  452004:	cbnz	w27, 452300 <ASN1_generate_nconf@plt+0x33990>
  452008:	ldr	w0, [sp, #132]
  45200c:	cbnz	w0, 452320 <ASN1_generate_nconf@plt+0x339b0>
  452010:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452014:	add	x26, x26, #0x3e8
  452018:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45201c:	mov	w21, #0x0                   	// #0
  452020:	add	x0, x0, #0x3f0
  452024:	mov	w22, #0x0                   	// #0
  452028:	str	x0, [sp, #152]
  45202c:	mov	x0, x20
  452030:	bl	41dcc0 <OSSL_STORE_load@plt>
  452034:	mov	x19, x0
  452038:	cbz	x0, 4520ac <ASN1_generate_nconf@plt+0x3373c>
  45203c:	bl	41e0d0 <OSSL_STORE_INFO_get_type@plt>
  452040:	mov	w28, w0
  452044:	bl	419ac0 <OSSL_STORE_INFO_type_string@plt>
  452048:	mov	x4, x0
  45204c:	cmp	w28, #0x1
  452050:	b.eq	45210c <ASN1_generate_nconf@plt+0x3379c>  // b.none
  452054:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452058:	mov	w3, w21
  45205c:	mov	x2, x26
  452060:	ldr	x1, [x0, #48]
  452064:	mov	w0, w23
  452068:	bl	451ef8 <ASN1_generate_nconf@plt+0x33588>
  45206c:	cmp	w28, #0x4
  452070:	b.eq	4522c0 <ASN1_generate_nconf@plt+0x33950>  // b.none
  452074:	b.gt	4520d8 <ASN1_generate_nconf@plt+0x33768>
  452078:	cmp	w28, #0x3
  45207c:	b.eq	452280 <ASN1_generate_nconf@plt+0x33910>  // b.none
  452080:	cmp	w28, #0x2
  452084:	b.ne	45225c <ASN1_generate_nconf@plt+0x338ec>  // b.any
  452088:	cbnz	w24, 452384 <ASN1_generate_nconf@plt+0x33a14>
  45208c:	cbz	w25, 4523c4 <ASN1_generate_nconf@plt+0x33a54>
  452090:	add	w21, w21, #0x1
  452094:	mov	x0, x19
  452098:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  45209c:	mov	x0, x20
  4520a0:	bl	41dcc0 <OSSL_STORE_load@plt>
  4520a4:	mov	x19, x0
  4520a8:	cbnz	x0, 45203c <ASN1_generate_nconf@plt+0x336cc>
  4520ac:	mov	x0, x20
  4520b0:	bl	41d940 <OSSL_STORE_eof@plt>
  4520b4:	cbnz	w0, 452200 <ASN1_generate_nconf@plt+0x33890>
  4520b8:	mov	x0, x20
  4520bc:	bl	41e5a0 <OSSL_STORE_error@plt>
  4520c0:	cbz	w0, 4521d0 <ASN1_generate_nconf@plt+0x33860>
  4520c4:	ldr	w0, [sp, #176]
  4520c8:	cbz	w0, 452248 <ASN1_generate_nconf@plt+0x338d8>
  4520cc:	add	w22, w22, #0x1
  4520d0:	bl	41a2a0 <ERR_clear_error@plt>
  4520d4:	b	45202c <ASN1_generate_nconf@plt+0x336bc>
  4520d8:	cmp	w28, #0x5
  4520dc:	b.ne	45225c <ASN1_generate_nconf@plt+0x338ec>  // b.any
  4520e0:	cbnz	w24, 4523a8 <ASN1_generate_nconf@plt+0x33a38>
  4520e4:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  4520e8:	mov	x0, x19
  4520ec:	bl	419db0 <OSSL_STORE_INFO_get0_CRL@plt>
  4520f0:	mov	x1, x0
  4520f4:	add	w21, w21, #0x1
  4520f8:	ldr	x0, [sp, #192]
  4520fc:	bl	41a4d0 <PEM_write_bio_X509_CRL@plt>
  452100:	mov	x0, x19
  452104:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  452108:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  45210c:	mov	x0, x19
  452110:	str	x4, [sp, #136]
  452114:	bl	41adc0 <OSSL_STORE_INFO_get0_NAME@plt>
  452118:	mov	x28, x0
  45211c:	mov	x0, x19
  452120:	bl	41ab30 <OSSL_STORE_INFO_get0_NAME_description@plt>
  452124:	adrp	x1, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452128:	mov	x5, x28
  45212c:	ldr	x4, [sp, #136]
  452130:	mov	x28, x0
  452134:	ldr	x1, [x1, #48]
  452138:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45213c:	mov	w3, w21
  452140:	add	x2, x2, #0x3d8
  452144:	mov	w0, w23
  452148:	bl	451ef8 <ASN1_generate_nconf@plt+0x33588>
  45214c:	cbz	x28, 45216c <ASN1_generate_nconf@plt+0x337fc>
  452150:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452154:	adrp	x2, 466000 <ASN1_generate_nconf@plt+0x47690>
  452158:	mov	x3, x28
  45215c:	add	x2, x2, #0x5c8
  452160:	ldr	x1, [x0, #48]
  452164:	mov	w0, w23
  452168:	bl	451ef8 <ASN1_generate_nconf@plt+0x33588>
  45216c:	ldr	w0, [sp, #176]
  452170:	cbz	w0, 452090 <ASN1_generate_nconf@plt+0x33720>
  452174:	mov	x0, x19
  452178:	bl	41adc0 <OSSL_STORE_INFO_get0_NAME@plt>
  45217c:	add	w1, w23, #0x2
  452180:	str	w1, [sp, #8]
  452184:	ldr	x1, [sp, #192]
  452188:	mov	w2, #0x1                   	// #1
  45218c:	str	x1, [sp, #16]
  452190:	mov	w7, w25
  452194:	ldr	x1, [sp, #200]
  452198:	str	w2, [sp]
  45219c:	ldr	w4, [sp, #132]
  4521a0:	mov	w6, w24
  4521a4:	str	x1, [sp, #24]
  4521a8:	mov	w3, w27
  4521ac:	ldr	x5, [sp, #144]
  4521b0:	add	w21, w21, #0x1
  4521b4:	ldr	x1, [sp, #160]
  4521b8:	ldr	x2, [sp, #168]
  4521bc:	bl	451fb0 <ASN1_generate_nconf@plt+0x33640>
  4521c0:	add	w22, w22, w0
  4521c4:	mov	x0, x19
  4521c8:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4521cc:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  4521d0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4521d4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4521d8:	add	x1, x1, #0x360
  4521dc:	add	w22, w22, #0x1
  4521e0:	ldr	x0, [x19, #56]
  4521e4:	bl	419740 <BIO_printf@plt>
  4521e8:	ldr	x0, [x19, #56]
  4521ec:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4521f0:	add	x1, x1, #0x3b0
  4521f4:	bl	419740 <BIO_printf@plt>
  4521f8:	ldr	x0, [x19, #56]
  4521fc:	bl	41e7f0 <ERR_print_errors@plt>
  452200:	ldr	x1, [sp, #192]
  452204:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452208:	mov	w3, w21
  45220c:	mov	w0, w23
  452210:	add	x2, x2, #0x408
  452214:	bl	451ef8 <ASN1_generate_nconf@plt+0x33588>
  452218:	mov	x0, x20
  45221c:	bl	41b810 <OSSL_STORE_close@plt>
  452220:	cbz	w0, 4522ec <ASN1_generate_nconf@plt+0x3397c>
  452224:	mov	w0, w22
  452228:	ldp	x29, x30, [sp, #32]
  45222c:	ldp	x19, x20, [sp, #48]
  452230:	ldp	x21, x22, [sp, #64]
  452234:	ldp	x23, x24, [sp, #80]
  452238:	ldp	x25, x26, [sp, #96]
  45223c:	ldp	x27, x28, [sp, #112]
  452240:	add	sp, sp, #0xb0
  452244:	ret
  452248:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45224c:	add	w22, w22, #0x1
  452250:	ldr	x0, [x0, #56]
  452254:	bl	41e7f0 <ERR_print_errors@plt>
  452258:	b	45202c <ASN1_generate_nconf@plt+0x336bc>
  45225c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452260:	add	w22, w22, #0x1
  452264:	ldr	x1, [sp, #152]
  452268:	add	w21, w21, #0x1
  45226c:	ldr	x0, [x0, #56]
  452270:	bl	419740 <BIO_printf@plt>
  452274:	mov	x0, x19
  452278:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  45227c:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  452280:	cbnz	w24, 452360 <ASN1_generate_nconf@plt+0x339f0>
  452284:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  452288:	mov	x0, x19
  45228c:	bl	41bc90 <OSSL_STORE_INFO_get0_PKEY@plt>
  452290:	mov	x1, x0
  452294:	mov	x6, #0x0                   	// #0
  452298:	ldr	x0, [sp, #192]
  45229c:	mov	x5, #0x0                   	// #0
  4522a0:	mov	w4, #0x0                   	// #0
  4522a4:	mov	x3, #0x0                   	// #0
  4522a8:	mov	x2, #0x0                   	// #0
  4522ac:	add	w21, w21, #0x1
  4522b0:	bl	41e8f0 <PEM_write_bio_PrivateKey@plt>
  4522b4:	mov	x0, x19
  4522b8:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4522bc:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  4522c0:	cbnz	w24, 452344 <ASN1_generate_nconf@plt+0x339d4>
  4522c4:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  4522c8:	mov	x0, x19
  4522cc:	bl	41bd20 <OSSL_STORE_INFO_get0_CERT@plt>
  4522d0:	mov	x1, x0
  4522d4:	add	w21, w21, #0x1
  4522d8:	ldr	x0, [sp, #192]
  4522dc:	bl	41ab80 <PEM_write_bio_X509@plt>
  4522e0:	mov	x0, x19
  4522e4:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4522e8:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  4522ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4522f0:	add	w22, w22, #0x1
  4522f4:	ldr	x0, [x0, #56]
  4522f8:	bl	41e7f0 <ERR_print_errors@plt>
  4522fc:	b	452224 <ASN1_generate_nconf@plt+0x338b4>
  452300:	mov	w1, w27
  452304:	bl	41a1d0 <OSSL_STORE_expect@plt>
  452308:	cbnz	w0, 452008 <ASN1_generate_nconf@plt+0x33698>
  45230c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452310:	mov	w22, #0x1                   	// #1
  452314:	ldr	x0, [x0, #56]
  452318:	bl	41e7f0 <ERR_print_errors@plt>
  45231c:	b	452218 <ASN1_generate_nconf@plt+0x338a8>
  452320:	ldr	w1, [sp, #132]
  452324:	mov	x0, x20
  452328:	bl	41ce20 <OSSL_STORE_supports_search@plt>
  45232c:	cbz	w0, 4523e8 <ASN1_generate_nconf@plt+0x33a78>
  452330:	ldr	x1, [sp, #144]
  452334:	mov	x0, x20
  452338:	bl	419bc0 <OSSL_STORE_find@plt>
  45233c:	cbnz	w0, 452010 <ASN1_generate_nconf@plt+0x336a0>
  452340:	b	45230c <ASN1_generate_nconf@plt+0x3399c>
  452344:	mov	x0, x19
  452348:	bl	41bd20 <OSSL_STORE_INFO_get0_CERT@plt>
  45234c:	mov	x1, x0
  452350:	ldr	x0, [sp, #192]
  452354:	bl	41d930 <X509_print@plt>
  452358:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  45235c:	b	4522c8 <ASN1_generate_nconf@plt+0x33958>
  452360:	mov	x0, x19
  452364:	bl	41bc90 <OSSL_STORE_INFO_get0_PKEY@plt>
  452368:	mov	x1, x0
  45236c:	mov	x3, #0x0                   	// #0
  452370:	ldr	x0, [sp, #192]
  452374:	mov	w2, #0x0                   	// #0
  452378:	bl	41acd0 <EVP_PKEY_print_private@plt>
  45237c:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  452380:	b	452288 <ASN1_generate_nconf@plt+0x33918>
  452384:	mov	x0, x19
  452388:	bl	41c420 <OSSL_STORE_INFO_get0_PARAMS@plt>
  45238c:	mov	x1, x0
  452390:	mov	x3, #0x0                   	// #0
  452394:	ldr	x0, [sp, #192]
  452398:	mov	w2, #0x0                   	// #0
  45239c:	bl	41c120 <EVP_PKEY_print_params@plt>
  4523a0:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  4523a4:	b	4523c4 <ASN1_generate_nconf@plt+0x33a54>
  4523a8:	mov	x0, x19
  4523ac:	bl	419db0 <OSSL_STORE_INFO_get0_CRL@plt>
  4523b0:	mov	x1, x0
  4523b4:	ldr	x0, [sp, #192]
  4523b8:	bl	41d690 <X509_CRL_print@plt>
  4523bc:	cbnz	w25, 452090 <ASN1_generate_nconf@plt+0x33720>
  4523c0:	b	4520e8 <ASN1_generate_nconf@plt+0x33778>
  4523c4:	mov	x0, x19
  4523c8:	bl	41c420 <OSSL_STORE_INFO_get0_PARAMS@plt>
  4523cc:	mov	x1, x0
  4523d0:	add	w21, w21, #0x1
  4523d4:	ldr	x0, [sp, #192]
  4523d8:	bl	41e090 <PEM_write_bio_Parameters@plt>
  4523dc:	mov	x0, x19
  4523e0:	bl	41c3a0 <OSSL_STORE_INFO_free@plt>
  4523e4:	b	45209c <ASN1_generate_nconf@plt+0x3372c>
  4523e8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4523ec:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4523f0:	ldr	x2, [sp, #200]
  4523f4:	add	x1, x1, #0x318
  4523f8:	ldr	x0, [x0, #56]
  4523fc:	mov	w22, #0x1                   	// #1
  452400:	bl	419740 <BIO_printf@plt>
  452404:	b	452218 <ASN1_generate_nconf@plt+0x338a8>
  452408:	adrp	x20, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45240c:	mov	x2, x19
  452410:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452414:	add	x1, x1, #0x2f8
  452418:	ldr	x0, [x20, #56]
  45241c:	mov	w22, #0x1                   	// #1
  452420:	bl	419740 <BIO_printf@plt>
  452424:	ldr	x0, [x20, #56]
  452428:	bl	41e7f0 <ERR_print_errors@plt>
  45242c:	b	452224 <ASN1_generate_nconf@plt+0x338b4>
  452430:	sub	sp, sp, #0xe0
  452434:	stp	x29, x30, [sp, #32]
  452438:	add	x29, sp, #0x20
  45243c:	stp	x27, x28, [sp, #112]
  452440:	adrp	x28, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452444:	add	x28, x28, #0x818
  452448:	mov	x2, x28
  45244c:	mov	x27, #0x0                   	// #0
  452450:	stp	x19, x20, [sp, #48]
  452454:	adrp	x20, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452458:	mov	w19, #0x0                   	// #0
  45245c:	add	x20, x20, #0x5b8
  452460:	stp	x21, x22, [sp, #64]
  452464:	mov	x22, #0x0                   	// #0
  452468:	mov	w21, #0x0                   	// #0
  45246c:	stp	x23, x24, [sp, #80]
  452470:	mov	x23, #0x0                   	// #0
  452474:	mov	x24, #0x0                   	// #0
  452478:	stp	x25, x26, [sp, #96]
  45247c:	mov	x25, #0x0                   	// #0
  452480:	mov	x26, #0x0                   	// #0
  452484:	str	xzr, [sp, #192]
  452488:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  45248c:	str	wzr, [sp, #140]
  452490:	stp	xzr, x0, [sp, #144]
  452494:	stp	xzr, xzr, [sp, #160]
  452498:	stp	wzr, wzr, [sp, #176]
  45249c:	str	xzr, [sp, #200]
  4524a0:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  4524a4:	cmp	w0, #0x3
  4524a8:	b.eq	45281c <ASN1_generate_nconf@plt+0x33eac>  // b.none
  4524ac:	b.le	452754 <ASN1_generate_nconf@plt+0x33de4>
  4524b0:	cmp	w0, #0x5
  4524b4:	b.eq	452784 <ASN1_generate_nconf@plt+0x33e14>  // b.none
  4524b8:	cmp	w0, #0x6
  4524bc:	b.ne	452714 <ASN1_generate_nconf@plt+0x33da4>  // b.any
  4524c0:	mov	w19, #0x1                   	// #1
  4524c4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4524c8:	cbz	w0, 4525f8 <ASN1_generate_nconf@plt+0x33c88>
  4524cc:	cmp	w0, #0x7
  4524d0:	b.eq	452828 <ASN1_generate_nconf@plt+0x33eb8>  // b.none
  4524d4:	b.le	4524a4 <ASN1_generate_nconf@plt+0x33b34>
  4524d8:	cmp	w0, #0xd
  4524dc:	b.eq	4527e0 <ASN1_generate_nconf@plt+0x33e70>  // b.none
  4524e0:	b.le	4526d8 <ASN1_generate_nconf@plt+0x33d68>
  4524e4:	cmp	w0, #0xf
  4524e8:	b.eq	4527b8 <ASN1_generate_nconf@plt+0x33e48>  // b.none
  4524ec:	cmp	w0, #0x10
  4524f0:	b.ne	4525b8 <ASN1_generate_nconf@plt+0x33c48>  // b.any
  4524f4:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  4524f8:	add	x1, sp, #0xc8
  4524fc:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  452500:	cbnz	w0, 4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452504:	nop
  452508:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45250c:	ldr	x0, [x19, #56]
  452510:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  452514:	ldr	x2, [sp, #152]
  452518:	add	x1, x1, #0xd68
  45251c:	str	xzr, [sp, #144]
  452520:	mov	x28, #0x0                   	// #0
  452524:	bl	419740 <BIO_printf@plt>
  452528:	mov	w3, #0x1                   	// #1
  45252c:	mov	x0, x26
  452530:	mov	x1, x20
  452534:	mov	w2, #0x137                 	// #311
  452538:	str	w3, [sp, #140]
  45253c:	bl	41b1e0 <CRYPTO_free@plt>
  452540:	mov	x1, x20
  452544:	mov	w2, #0x138                 	// #312
  452548:	mov	x0, x25
  45254c:	bl	41b1e0 <CRYPTO_free@plt>
  452550:	mov	x0, x23
  452554:	bl	41b800 <ASN1_INTEGER_free@plt>
  452558:	mov	x0, x24
  45255c:	bl	41c6e0 <X509_NAME_free@plt>
  452560:	mov	x0, x22
  452564:	bl	41c6e0 <X509_NAME_free@plt>
  452568:	ldr	x0, [sp, #144]
  45256c:	bl	41ba20 <OSSL_STORE_SEARCH_free@plt>
  452570:	mov	x0, x28
  452574:	bl	41ce30 <BIO_free_all@plt>
  452578:	ldr	x0, [sp, #192]
  45257c:	mov	x1, x20
  452580:	mov	w2, #0x13e                 	// #318
  452584:	bl	41b1e0 <CRYPTO_free@plt>
  452588:	mov	x0, x27
  45258c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  452590:	ldr	w3, [sp, #140]
  452594:	ldp	x29, x30, [sp, #32]
  452598:	mov	w0, w3
  45259c:	ldp	x19, x20, [sp, #48]
  4525a0:	ldp	x21, x22, [sp, #64]
  4525a4:	ldp	x23, x24, [sp, #80]
  4525a8:	ldp	x25, x26, [sp, #96]
  4525ac:	ldp	x27, x28, [sp, #112]
  4525b0:	add	sp, sp, #0xe0
  4525b4:	ret
  4525b8:	cmp	w0, #0xe
  4525bc:	b.ne	4524c4 <ASN1_generate_nconf@plt+0x33b54>  // b.any
  4525c0:	cbnz	w21, 452854 <ASN1_generate_nconf@plt+0x33ee4>
  4525c4:	cbnz	x26, 4529d0 <ASN1_generate_nconf@plt+0x34060>
  4525c8:	str	xzr, [sp, #208]
  4525cc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4525d0:	add	x1, sp, #0xd0
  4525d4:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  4525d8:	mov	x26, x0
  4525dc:	cbz	x0, 4529ec <ASN1_generate_nconf@plt+0x3407c>
  4525e0:	ldr	x0, [sp, #208]
  4525e4:	mov	w21, #0x3                   	// #3
  4525e8:	str	x0, [sp, #144]
  4525ec:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4525f0:	cbnz	w0, 4524cc <ASN1_generate_nconf@plt+0x33b5c>
  4525f4:	nop
  4525f8:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4525fc:	mov	w28, w0
  452600:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  452604:	str	x0, [sp, #184]
  452608:	cbz	w28, 4528d8 <ASN1_generate_nconf@plt+0x33f68>
  45260c:	cmp	w28, #0x1
  452610:	b.gt	4528bc <ASN1_generate_nconf@plt+0x33f4c>
  452614:	cbz	w21, 45284c <ASN1_generate_nconf@plt+0x33edc>
  452618:	cmp	w21, #0x3
  45261c:	b.eq	45297c <ASN1_generate_nconf@plt+0x3400c>  // b.none
  452620:	cmp	w21, #0x4
  452624:	b.eq	452968 <ASN1_generate_nconf@plt+0x33ff8>  // b.none
  452628:	cmp	w21, #0x2
  45262c:	b.eq	452928 <ASN1_generate_nconf@plt+0x33fb8>  // b.none
  452630:	mov	x0, x24
  452634:	bl	41a250 <OSSL_STORE_SEARCH_by_name@plt>
  452638:	str	x0, [sp, #144]
  45263c:	cbz	x0, 452948 <ASN1_generate_nconf@plt+0x33fd8>
  452640:	ldr	x0, [sp, #160]
  452644:	add	x2, sp, #0xc0
  452648:	mov	x3, #0x0                   	// #0
  45264c:	mov	x1, #0x0                   	// #0
  452650:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  452654:	cbz	w0, 4528f4 <ASN1_generate_nconf@plt+0x33f84>
  452658:	ldp	x1, x0, [sp, #184]
  45265c:	str	x0, [sp, #208]
  452660:	ldr	x0, [sp, #168]
  452664:	mov	w2, #0x8001                	// #32769
  452668:	ldr	x3, [x1]
  45266c:	mov	w1, #0x77                  	// #119
  452670:	str	x3, [sp, #216]
  452674:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  452678:	mov	x28, x0
  45267c:	mov	w3, #0x1                   	// #1
  452680:	cbz	x0, 45252c <ASN1_generate_nconf@plt+0x33bbc>
  452684:	ldr	x1, [sp, #184]
  452688:	ldr	x2, [x1]
  45268c:	str	x2, [sp, #160]
  452690:	bl	457a68 <ASN1_generate_nconf@plt+0x390f8>
  452694:	str	wzr, [sp, #8]
  452698:	ldr	x2, [sp, #160]
  45269c:	str	x28, [sp, #16]
  4526a0:	ldp	w3, w1, [sp, #176]
  4526a4:	str	w1, [sp]
  4526a8:	ldr	w7, [sp, #140]
  4526ac:	mov	x1, x0
  4526b0:	ldr	x5, [sp, #144]
  4526b4:	mov	x0, x2
  4526b8:	ldr	x2, [sp, #152]
  4526bc:	str	x2, [sp, #24]
  4526c0:	mov	w6, w19
  4526c4:	mov	w4, w21
  4526c8:	add	x2, sp, #0xd0
  4526cc:	bl	451fb0 <ASN1_generate_nconf@plt+0x33640>
  4526d0:	mov	w3, w0
  4526d4:	b	45252c <ASN1_generate_nconf@plt+0x33bbc>
  4526d8:	cmp	w0, #0xb
  4526dc:	b.eq	452790 <ASN1_generate_nconf@plt+0x33e20>  // b.none
  4526e0:	b.le	452728 <ASN1_generate_nconf@plt+0x33db8>
  4526e4:	cmp	w0, #0xc
  4526e8:	b.ne	4524c4 <ASN1_generate_nconf@plt+0x33b54>  // b.any
  4526ec:	cbnz	w21, 452854 <ASN1_generate_nconf@plt+0x33ee4>
  4526f0:	cbnz	x22, 452a40 <ASN1_generate_nconf@plt+0x340d0>
  4526f4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4526f8:	mov	w2, #0x1                   	// #1
  4526fc:	mov	x1, #0x1000                	// #4096
  452700:	bl	459658 <ASN1_generate_nconf@plt+0x3ace8>
  452704:	mov	x22, x0
  452708:	cbz	x0, 452884 <ASN1_generate_nconf@plt+0x33f14>
  45270c:	mov	w21, #0x2                   	// #2
  452710:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452714:	cmp	w0, #0x4
  452718:	b.ne	4524c4 <ASN1_generate_nconf@plt+0x33b54>  // b.any
  45271c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  452720:	str	x0, [sp, #160]
  452724:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452728:	b.eq	4524c4 <ASN1_generate_nconf@plt+0x33b54>  // b.none
  45272c:	ldr	w1, [sp, #176]
  452730:	cbnz	w1, 4528a0 <ASN1_generate_nconf@plt+0x33f30>
  452734:	cmp	w0, #0x8
  452738:	b.eq	45291c <ASN1_generate_nconf@plt+0x33fac>  // b.none
  45273c:	cmp	w0, #0x9
  452740:	mov	w1, #0x3                   	// #3
  452744:	mov	w0, #0x5                   	// #5
  452748:	csel	w0, w1, w0, eq  // eq = none
  45274c:	str	w0, [sp, #176]
  452750:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452754:	cmp	w0, #0x1
  452758:	b.eq	452834 <ASN1_generate_nconf@plt+0x33ec4>  // b.none
  45275c:	cmp	w0, #0x2
  452760:	b.ne	452778 <ASN1_generate_nconf@plt+0x33e08>  // b.any
  452764:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  452768:	mov	w1, #0x0                   	// #0
  45276c:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  452770:	mov	x27, x0
  452774:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452778:	cmn	w0, #0x1
  45277c:	b.eq	452508 <ASN1_generate_nconf@plt+0x33b98>  // b.none
  452780:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452784:	mov	w0, #0x1                   	// #1
  452788:	str	w0, [sp, #140]
  45278c:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452790:	cbnz	w21, 452854 <ASN1_generate_nconf@plt+0x33ee4>
  452794:	cbnz	x24, 452a5c <ASN1_generate_nconf@plt+0x340ec>
  452798:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45279c:	mov	w2, #0x1                   	// #1
  4527a0:	mov	x1, #0x1000                	// #4096
  4527a4:	bl	459658 <ASN1_generate_nconf@plt+0x3ace8>
  4527a8:	mov	x24, x0
  4527ac:	cbz	x0, 452a08 <ASN1_generate_nconf@plt+0x34098>
  4527b0:	mov	w21, #0x1                   	// #1
  4527b4:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  4527b8:	cbnz	w21, 452854 <ASN1_generate_nconf@plt+0x33ee4>
  4527bc:	cbnz	x25, 452a24 <ASN1_generate_nconf@plt+0x340b4>
  4527c0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4527c4:	mov	x1, x20
  4527c8:	mov	w2, #0xe6                  	// #230
  4527cc:	bl	41af90 <CRYPTO_strdup@plt>
  4527d0:	mov	x25, x0
  4527d4:	cbz	x0, 452998 <ASN1_generate_nconf@plt+0x34028>
  4527d8:	mov	w21, #0x4                   	// #4
  4527dc:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  4527e0:	cbnz	w21, 452854 <ASN1_generate_nconf@plt+0x33ee4>
  4527e4:	cbnz	x23, 4529b4 <ASN1_generate_nconf@plt+0x34044>
  4527e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4527ec:	mov	x1, x0
  4527f0:	mov	x0, #0x0                   	// #0
  4527f4:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  4527f8:	mov	x23, x0
  4527fc:	cbnz	x0, 45270c <ASN1_generate_nconf@plt+0x33d9c>
  452800:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452804:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452808:	add	x1, x1, #0x520
  45280c:	str	xzr, [sp, #144]
  452810:	ldr	x0, [x0, #56]
  452814:	ldr	x2, [sp, #152]
  452818:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  45281c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  452820:	str	x0, [sp, #168]
  452824:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452828:	mov	w0, #0x1                   	// #1
  45282c:	str	w0, [sp, #180]
  452830:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452834:	mov	x0, x28
  452838:	str	xzr, [sp, #144]
  45283c:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  452840:	mov	x28, #0x0                   	// #0
  452844:	mov	w3, #0x0                   	// #0
  452848:	b	45252c <ASN1_generate_nconf@plt+0x33bbc>
  45284c:	str	xzr, [sp, #144]
  452850:	b	452640 <ASN1_generate_nconf@plt+0x33cd0>
  452854:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452858:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45285c:	ldr	x2, [sp, #152]
  452860:	add	x1, x1, #0x448
  452864:	ldr	x0, [x0, #56]
  452868:	str	xzr, [sp, #144]
  45286c:	mov	w3, #0x1                   	// #1
  452870:	str	w3, [sp, #140]
  452874:	mov	x28, #0x0                   	// #0
  452878:	bl	419740 <BIO_printf@plt>
  45287c:	ldr	w3, [sp, #140]
  452880:	b	45252c <ASN1_generate_nconf@plt+0x33bbc>
  452884:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452888:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45288c:	add	x1, x1, #0x4d0
  452890:	str	xzr, [sp, #144]
  452894:	ldr	x0, [x0, #56]
  452898:	ldr	x2, [sp, #152]
  45289c:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  4528a0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4528a4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4528a8:	add	x1, x1, #0x420
  4528ac:	str	xzr, [sp, #144]
  4528b0:	ldr	x0, [x0, #56]
  4528b4:	ldr	x2, [sp, #152]
  4528b8:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  4528bc:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4528c0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4528c4:	ldr	x2, [sp, #152]
  4528c8:	add	x1, x1, #0x618
  4528cc:	ldr	x0, [x19, #56]
  4528d0:	bl	419740 <BIO_printf@plt>
  4528d4:	b	45250c <ASN1_generate_nconf@plt+0x33b9c>
  4528d8:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4528dc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4528e0:	ldr	x2, [sp, #152]
  4528e4:	add	x1, x1, #0x5f0
  4528e8:	ldr	x0, [x19, #56]
  4528ec:	bl	419740 <BIO_printf@plt>
  4528f0:	b	45250c <ASN1_generate_nconf@plt+0x33b9c>
  4528f4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4528f8:	mov	w3, #0x1                   	// #1
  4528fc:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  452900:	add	x1, x1, #0x7c8
  452904:	ldr	x0, [x0, #56]
  452908:	str	w3, [sp, #140]
  45290c:	mov	x28, #0x0                   	// #0
  452910:	bl	419740 <BIO_printf@plt>
  452914:	ldr	w3, [sp, #140]
  452918:	b	45252c <ASN1_generate_nconf@plt+0x33bbc>
  45291c:	mov	w0, #0x4                   	// #4
  452920:	str	w0, [sp, #176]
  452924:	b	4524c4 <ASN1_generate_nconf@plt+0x33b54>
  452928:	cmp	x22, #0x0
  45292c:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  452930:	b.eq	452a78 <ASN1_generate_nconf@plt+0x34108>  // b.none
  452934:	mov	x1, x23
  452938:	mov	x0, x22
  45293c:	bl	41b740 <OSSL_STORE_SEARCH_by_issuer_serial@plt>
  452940:	str	x0, [sp, #144]
  452944:	cbnz	x0, 452640 <ASN1_generate_nconf@plt+0x33cd0>
  452948:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45294c:	mov	w3, #0x1                   	// #1
  452950:	str	w3, [sp, #140]
  452954:	mov	x28, #0x0                   	// #0
  452958:	ldr	x0, [x0, #56]
  45295c:	bl	41e7f0 <ERR_print_errors@plt>
  452960:	ldr	w3, [sp, #140]
  452964:	b	45252c <ASN1_generate_nconf@plt+0x33bbc>
  452968:	mov	x0, x25
  45296c:	bl	41c170 <OSSL_STORE_SEARCH_by_alias@plt>
  452970:	str	x0, [sp, #144]
  452974:	cbnz	x0, 452640 <ASN1_generate_nconf@plt+0x33cd0>
  452978:	b	452948 <ASN1_generate_nconf@plt+0x33fd8>
  45297c:	ldr	x2, [sp, #144]
  452980:	mov	x1, x26
  452984:	ldr	x0, [sp, #200]
  452988:	bl	41ad50 <OSSL_STORE_SEARCH_by_key_fingerprint@plt>
  45298c:	str	x0, [sp, #144]
  452990:	cbnz	x0, 452640 <ASN1_generate_nconf@plt+0x33cd0>
  452994:	b	452948 <ASN1_generate_nconf@plt+0x33fd8>
  452998:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45299c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4529a0:	add	x1, x1, #0x5c8
  4529a4:	str	xzr, [sp, #144]
  4529a8:	ldr	x0, [x0, #56]
  4529ac:	ldr	x2, [sp, #152]
  4529b0:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  4529b4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4529b8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4529bc:	add	x1, x1, #0x4f8
  4529c0:	str	xzr, [sp, #144]
  4529c4:	ldr	x0, [x0, #56]
  4529c8:	ldr	x2, [sp, #152]
  4529cc:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  4529d0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4529d4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4529d8:	add	x1, x1, #0x550
  4529dc:	str	xzr, [sp, #144]
  4529e0:	ldr	x0, [x0, #56]
  4529e4:	ldr	x2, [sp, #152]
  4529e8:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  4529ec:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4529f0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4529f4:	add	x1, x1, #0x570
  4529f8:	str	xzr, [sp, #144]
  4529fc:	ldr	x0, [x0, #56]
  452a00:	ldr	x2, [sp, #152]
  452a04:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a08:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452a0c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a10:	add	x1, x1, #0x488
  452a14:	str	xzr, [sp, #144]
  452a18:	ldr	x0, [x0, #56]
  452a1c:	ldr	x2, [sp, #152]
  452a20:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a24:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452a28:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a2c:	add	x1, x1, #0x598
  452a30:	str	xzr, [sp, #144]
  452a34:	ldr	x0, [x0, #56]
  452a38:	ldr	x2, [sp, #152]
  452a3c:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a40:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452a44:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a48:	add	x1, x1, #0x4b0
  452a4c:	str	xzr, [sp, #144]
  452a50:	ldr	x0, [x0, #56]
  452a54:	ldr	x2, [sp, #152]
  452a58:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a5c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452a60:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a64:	add	x1, x1, #0x468
  452a68:	str	xzr, [sp, #144]
  452a6c:	ldr	x0, [x0, #56]
  452a70:	ldr	x2, [sp, #152]
  452a74:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a78:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452a7c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452a80:	add	x1, x1, #0x640
  452a84:	str	xzr, [sp, #144]
  452a88:	ldr	x0, [x0, #56]
  452a8c:	ldr	x2, [sp, #152]
  452a90:	b	45286c <ASN1_generate_nconf@plt+0x33efc>
  452a94:	nop
  452a98:	ret
  452a9c:	nop
  452aa0:	mov	x12, #0x1040                	// #4160
  452aa4:	sub	sp, sp, x12
  452aa8:	stp	x29, x30, [sp]
  452aac:	mov	x29, sp
  452ab0:	stp	x19, x20, [sp, #16]
  452ab4:	mov	x20, x0
  452ab8:	mov	x0, x2
  452abc:	stp	x21, x22, [sp, #32]
  452ac0:	mov	x22, x2
  452ac4:	mov	x21, x1
  452ac8:	str	x23, [sp, #48]
  452acc:	mov	x23, x3
  452ad0:	bl	41acf0 <EVP_MD_size@plt>
  452ad4:	tbnz	w0, #31, 452b60 <ASN1_generate_nconf@plt+0x341f0>
  452ad8:	mov	w19, w0
  452adc:	cbz	x20, 452bb0 <ASN1_generate_nconf@plt+0x34240>
  452ae0:	bl	41bea0 <EVP_MD_CTX_new@plt>
  452ae4:	mov	x21, x0
  452ae8:	cbz	x0, 452b60 <ASN1_generate_nconf@plt+0x341f0>
  452aec:	mov	w0, w19
  452af0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452af4:	add	x1, x1, #0x9c8
  452af8:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  452afc:	str	x0, [x23]
  452b00:	mov	x1, x22
  452b04:	mov	x0, x21
  452b08:	bl	41e050 <EVP_DigestInit@plt>
  452b0c:	cbnz	w0, 452b1c <ASN1_generate_nconf@plt+0x341ac>
  452b10:	b	452b84 <ASN1_generate_nconf@plt+0x34214>
  452b14:	bl	41afc0 <EVP_DigestUpdate@plt>
  452b18:	cbz	w0, 452b84 <ASN1_generate_nconf@plt+0x34214>
  452b1c:	mov	w2, #0x1000                	// #4096
  452b20:	add	x1, sp, #0x40
  452b24:	mov	x0, x20
  452b28:	bl	41cf00 <BIO_read@plt>
  452b2c:	sxtw	x2, w0
  452b30:	add	x1, sp, #0x40
  452b34:	mov	x0, x21
  452b38:	cmp	w2, #0x0
  452b3c:	b.gt	452b14 <ASN1_generate_nconf@plt+0x341a4>
  452b40:	ldr	x1, [x23]
  452b44:	mov	x2, #0x0                   	// #0
  452b48:	bl	41b5a0 <EVP_DigestFinal@plt>
  452b4c:	cbz	w0, 452b84 <ASN1_generate_nconf@plt+0x34214>
  452b50:	mov	x0, x22
  452b54:	bl	41acf0 <EVP_MD_size@plt>
  452b58:	mov	w19, w0
  452b5c:	b	452b88 <ASN1_generate_nconf@plt+0x34218>
  452b60:	mov	w19, #0x0                   	// #0
  452b64:	mov	x12, #0x1040                	// #4160
  452b68:	mov	w0, w19
  452b6c:	ldp	x29, x30, [sp]
  452b70:	ldp	x19, x20, [sp, #16]
  452b74:	ldp	x21, x22, [sp, #32]
  452b78:	ldr	x23, [sp, #48]
  452b7c:	add	sp, sp, x12
  452b80:	ret
  452b84:	mov	w19, #0x0                   	// #0
  452b88:	mov	x0, x21
  452b8c:	bl	41d6a0 <EVP_MD_CTX_free@plt>
  452b90:	mov	w0, w19
  452b94:	mov	x12, #0x1040                	// #4160
  452b98:	ldp	x29, x30, [sp]
  452b9c:	ldp	x19, x20, [sp, #16]
  452ba0:	ldp	x21, x22, [sp, #32]
  452ba4:	ldr	x23, [sp, #48]
  452ba8:	add	sp, sp, x12
  452bac:	ret
  452bb0:	mov	x0, x21
  452bb4:	add	x1, sp, #0x40
  452bb8:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  452bbc:	str	x0, [x23]
  452bc0:	cbz	x0, 452bd8 <ASN1_generate_nconf@plt+0x34268>
  452bc4:	ldr	x1, [sp, #64]
  452bc8:	cmp	x1, w19, sxtw
  452bcc:	b.ne	452bd8 <ASN1_generate_nconf@plt+0x34268>  // b.any
  452bd0:	mov	x21, #0x0                   	// #0
  452bd4:	b	452b88 <ASN1_generate_nconf@plt+0x34218>
  452bd8:	mov	w2, #0x200                 	// #512
  452bdc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452be0:	add	x1, x1, #0x9d8
  452be4:	bl	41b1e0 <CRYPTO_free@plt>
  452be8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452bec:	mov	w2, w19
  452bf0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452bf4:	mov	w19, #0x0                   	// #0
  452bf8:	ldr	x0, [x0, #56]
  452bfc:	str	xzr, [x23]
  452c00:	add	x1, x1, #0x9e8
  452c04:	bl	419740 <BIO_printf@plt>
  452c08:	mov	w0, w19
  452c0c:	mov	x12, #0x1040                	// #4160
  452c10:	ldp	x29, x30, [sp]
  452c14:	ldp	x19, x20, [sp, #16]
  452c18:	ldp	x21, x22, [sp, #32]
  452c1c:	ldr	x23, [sp, #48]
  452c20:	add	sp, sp, x12
  452c24:	ret
  452c28:	sub	sp, sp, #0x430
  452c2c:	stp	x29, x30, [sp]
  452c30:	mov	x29, sp
  452c34:	stp	x19, x20, [sp, #16]
  452c38:	str	x21, [sp, #32]
  452c3c:	mov	x21, x0
  452c40:	bl	41b960 <ASN1_INTEGER_new@plt>
  452c44:	mov	x19, x0
  452c48:	cbz	x0, 452d18 <ASN1_generate_nconf@plt+0x343a8>
  452c4c:	mov	x0, x21
  452c50:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  452c54:	add	x1, x1, #0x170
  452c58:	bl	41b1c0 <BIO_new_file@plt>
  452c5c:	mov	x20, x0
  452c60:	cbz	x0, 452ce4 <ASN1_generate_nconf@plt+0x34374>
  452c64:	add	x2, sp, #0x30
  452c68:	mov	x1, x19
  452c6c:	mov	w3, #0x400                 	// #1024
  452c70:	bl	41d160 <a2i_ASN1_INTEGER@plt>
  452c74:	cbz	w0, 452d30 <ASN1_generate_nconf@plt+0x343c0>
  452c78:	mov	x0, x19
  452c7c:	mov	x1, #0x0                   	// #0
  452c80:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  452c84:	mov	x21, x0
  452c88:	cbz	x0, 452d20 <ASN1_generate_nconf@plt+0x343b0>
  452c8c:	mov	x0, x19
  452c90:	bl	41b800 <ASN1_INTEGER_free@plt>
  452c94:	mov	x0, x21
  452c98:	mov	x1, #0x1                   	// #1
  452c9c:	mov	x19, #0x0                   	// #0
  452ca0:	bl	41b260 <BN_add_word@plt>
  452ca4:	cbz	w0, 452d20 <ASN1_generate_nconf@plt+0x343b0>
  452ca8:	mov	x0, x21
  452cac:	mov	x1, #0x0                   	// #0
  452cb0:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  452cb4:	mov	x19, x0
  452cb8:	cbz	x0, 452d20 <ASN1_generate_nconf@plt+0x343b0>
  452cbc:	mov	x0, x20
  452cc0:	bl	41ce30 <BIO_free_all@plt>
  452cc4:	mov	x0, x21
  452cc8:	bl	41e870 <BN_free@plt>
  452ccc:	mov	x0, x19
  452cd0:	ldp	x29, x30, [sp]
  452cd4:	ldp	x19, x20, [sp, #16]
  452cd8:	ldr	x21, [sp, #32]
  452cdc:	add	sp, sp, #0x430
  452ce0:	ret
  452ce4:	bl	41a2a0 <ERR_clear_error@plt>
  452ce8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452cec:	mov	x2, x21
  452cf0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452cf4:	add	x1, x1, #0xa10
  452cf8:	ldr	x0, [x0, #56]
  452cfc:	mov	x21, #0x0                   	// #0
  452d00:	bl	419740 <BIO_printf@plt>
  452d04:	mov	x0, x19
  452d08:	mov	x1, #0x1                   	// #1
  452d0c:	bl	41ddb0 <ASN1_INTEGER_set@plt>
  452d10:	cbnz	w0, 452cbc <ASN1_generate_nconf@plt+0x3434c>
  452d14:	b	452d20 <ASN1_generate_nconf@plt+0x343b0>
  452d18:	mov	x21, #0x0                   	// #0
  452d1c:	mov	x20, #0x0                   	// #0
  452d20:	mov	x0, x19
  452d24:	mov	x19, #0x0                   	// #0
  452d28:	bl	41b800 <ASN1_INTEGER_free@plt>
  452d2c:	b	452cbc <ASN1_generate_nconf@plt+0x3434c>
  452d30:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452d34:	mov	x2, x21
  452d38:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452d3c:	mov	x21, #0x0                   	// #0
  452d40:	ldr	x0, [x0, #56]
  452d44:	add	x1, x1, #0xa58
  452d48:	bl	419740 <BIO_printf@plt>
  452d4c:	b	452d20 <ASN1_generate_nconf@plt+0x343b0>
  452d50:	stp	x29, x30, [sp, #-48]!
  452d54:	mov	x29, sp
  452d58:	stp	x19, x20, [sp, #16]
  452d5c:	mov	x20, x1
  452d60:	str	x21, [sp, #32]
  452d64:	mov	x21, x0
  452d68:	mov	x0, x1
  452d6c:	bl	452c28 <ASN1_generate_nconf@plt+0x342b8>
  452d70:	mov	x19, x0
  452d74:	cbz	x0, 452df0 <ASN1_generate_nconf@plt+0x34480>
  452d78:	mov	x0, x20
  452d7c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  452d80:	add	x1, x1, #0x8a8
  452d84:	bl	41b1c0 <BIO_new_file@plt>
  452d88:	mov	x21, x0
  452d8c:	cbz	x0, 452dd4 <ASN1_generate_nconf@plt+0x34464>
  452d90:	mov	x1, x19
  452d94:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  452d98:	cmp	w0, #0x0
  452d9c:	b.le	452dd4 <ASN1_generate_nconf@plt+0x34464>
  452da0:	mov	x0, x21
  452da4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  452da8:	add	x1, x1, #0xa60
  452dac:	bl	41a980 <BIO_puts@plt>
  452db0:	cmp	w0, #0x0
  452db4:	b.le	452dd4 <ASN1_generate_nconf@plt+0x34464>
  452db8:	mov	x0, x21
  452dbc:	bl	41ce30 <BIO_free_all@plt>
  452dc0:	mov	x0, x19
  452dc4:	ldp	x19, x20, [sp, #16]
  452dc8:	ldr	x21, [sp, #32]
  452dcc:	ldp	x29, x30, [sp], #48
  452dd0:	ret
  452dd4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452dd8:	mov	x2, x20
  452ddc:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452de0:	add	x1, x1, #0xaa0
  452de4:	ldr	x0, [x0, #56]
  452de8:	bl	419740 <BIO_printf@plt>
  452dec:	b	452db8 <ASN1_generate_nconf@plt+0x34448>
  452df0:	adrp	x2, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452df4:	add	x2, x2, #0xa78
  452df8:	mov	x0, x21
  452dfc:	mov	w1, #0x2                   	// #2
  452e00:	bl	41d730 <TS_RESP_CTX_set_status_info@plt>
  452e04:	mov	x0, x21
  452e08:	mov	w1, #0x11                  	// #17
  452e0c:	bl	41c710 <TS_RESP_CTX_add_failure_info@plt>
  452e10:	mov	x0, x19
  452e14:	ldp	x19, x20, [sp, #16]
  452e18:	ldr	x21, [sp, #32]
  452e1c:	ldp	x29, x30, [sp], #48
  452e20:	ret
  452e24:	nop
  452e28:	stp	x29, x30, [sp, #-288]!
  452e2c:	mov	x29, sp
  452e30:	stp	x23, x24, [sp, #48]
  452e34:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452e38:	stp	x19, x20, [sp, #16]
  452e3c:	mov	w19, w0
  452e40:	mov	x20, x1
  452e44:	stp	x21, x22, [sp, #32]
  452e48:	stp	x25, x26, [sp, #64]
  452e4c:	ldr	x25, [x24, #80]
  452e50:	stp	xzr, xzr, [sp, #240]
  452e54:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  452e58:	mov	x21, x0
  452e5c:	cbz	x0, 453000 <ASN1_generate_nconf@plt+0x34690>
  452e60:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452e64:	add	x22, x22, #0x1a0
  452e68:	mov	x1, x20
  452e6c:	mov	w0, w19
  452e70:	mov	x2, x22
  452e74:	adrp	x19, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  452e78:	add	x19, x19, #0x168
  452e7c:	stp	x27, x28, [sp, #80]
  452e80:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  452e84:	mov	x23, x0
  452e88:	mov	w28, #0x0                   	// #0
  452e8c:	mov	w20, #0x0                   	// #0
  452e90:	mov	w27, #0xffffffff            	// #-1
  452e94:	mov	x26, #0x0                   	// #0
  452e98:	stp	xzr, xzr, [sp, #104]
  452e9c:	stp	xzr, xzr, [sp, #120]
  452ea0:	stp	xzr, xzr, [sp, #136]
  452ea4:	stp	xzr, xzr, [sp, #152]
  452ea8:	stp	wzr, wzr, [sp, #168]
  452eac:	stp	xzr, xzr, [sp, #176]
  452eb0:	stp	xzr, xzr, [sp, #192]
  452eb4:	stp	xzr, xzr, [sp, #208]
  452eb8:	stp	wzr, wzr, [sp, #224]
  452ebc:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  452ec0:	mov	w1, w0
  452ec4:	cbz	w0, 452f04 <ASN1_generate_nconf@plt+0x34594>
  452ec8:	cmp	w1, #0x1a
  452ecc:	b.gt	452fe0 <ASN1_generate_nconf@plt+0x34670>
  452ed0:	cmn	w1, #0x1
  452ed4:	b.lt	452ebc <ASN1_generate_nconf@plt+0x3454c>  // b.tstop
  452ed8:	add	w2, w1, #0x1
  452edc:	cmp	w2, #0x1b
  452ee0:	b.hi	452ebc <ASN1_generate_nconf@plt+0x3454c>  // b.pmore
  452ee4:	ldrh	w0, [x19, w2, uxtw #1]
  452ee8:	adr	x2, 452ef4 <ASN1_generate_nconf@plt+0x34584>
  452eec:	add	x0, x2, w0, sxth #2
  452ef0:	br	x0
  452ef4:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  452ef8:	mov	w20, #0x1                   	// #1
  452efc:	mov	w1, w0
  452f00:	cbnz	w0, 452ec8 <ASN1_generate_nconf@plt+0x34558>
  452f04:	cmn	w27, #0x1
  452f08:	b.eq	452fb0 <ASN1_generate_nconf@plt+0x34640>  // b.none
  452f0c:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  452f10:	mov	w19, w0
  452f14:	cbnz	w0, 452fb0 <ASN1_generate_nconf@plt+0x34640>
  452f18:	cmp	x26, #0x0
  452f1c:	ccmp	w27, #0x10, #0x0, ne  // ne = any
  452f20:	b.ne	45318c <ASN1_generate_nconf@plt+0x3481c>  // b.any
  452f24:	mov	x0, x26
  452f28:	add	x2, sp, #0xf0
  452f2c:	mov	x3, #0x0                   	// #0
  452f30:	mov	x1, #0x0                   	// #0
  452f34:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  452f38:	cbnz	w0, 45318c <ASN1_generate_nconf@plt+0x3481c>
  452f3c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452f40:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452f44:	add	x1, x1, #0xac8
  452f48:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452f4c:	ldr	x0, [x0, #56]
  452f50:	add	x26, x26, #0x9d8
  452f54:	mov	w19, #0x1                   	// #1
  452f58:	mov	x22, #0x0                   	// #0
  452f5c:	bl	419740 <BIO_printf@plt>
  452f60:	ldp	x27, x28, [sp, #80]
  452f64:	mov	x0, x21
  452f68:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  452f6c:	mov	x0, x22
  452f70:	bl	419f60 <NCONF_free@plt>
  452f74:	ldr	x0, [sp, #240]
  452f78:	mov	x1, x26
  452f7c:	mov	w2, #0x143                 	// #323
  452f80:	bl	41b1e0 <CRYPTO_free@plt>
  452f84:	mov	w0, w19
  452f88:	ldp	x19, x20, [sp, #16]
  452f8c:	ldp	x21, x22, [sp, #32]
  452f90:	ldp	x23, x24, [sp, #48]
  452f94:	ldp	x25, x26, [sp, #64]
  452f98:	ldp	x29, x30, [sp], #288
  452f9c:	ret
  452fa0:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  452fa4:	add	x1, sp, #0xf8
  452fa8:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  452fac:	cbnz	w0, 452ebc <ASN1_generate_nconf@plt+0x3454c>
  452fb0:	mov	x22, #0x0                   	// #0
  452fb4:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  452fb8:	mov	x2, x23
  452fbc:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  452fc0:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  452fc4:	ldr	x0, [x0, #56]
  452fc8:	add	x1, x1, #0xd68
  452fcc:	add	x26, x26, #0x9d8
  452fd0:	mov	w19, #0x1                   	// #1
  452fd4:	bl	419740 <BIO_printf@plt>
  452fd8:	ldp	x27, x28, [sp, #80]
  452fdc:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  452fe0:	cmp	w1, #0x5de
  452fe4:	b.gt	453014 <ASN1_generate_nconf@plt+0x346a4>
  452fe8:	cmp	w1, #0x5dc
  452fec:	b.le	452ebc <ASN1_generate_nconf@plt+0x3454c>
  452ff0:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  452ff4:	cbnz	w0, 452ebc <ASN1_generate_nconf@plt+0x3454c>
  452ff8:	ldp	x27, x28, [sp, #80]
  452ffc:	nop
  453000:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453004:	mov	w19, #0x1                   	// #1
  453008:	add	x26, x26, #0x9d8
  45300c:	mov	x22, #0x0                   	// #0
  453010:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  453014:	sub	w1, w1, #0x7d1
  453018:	cmp	w1, #0x1d
  45301c:	b.hi	452ebc <ASN1_generate_nconf@plt+0x3454c>  // b.pmore
  453020:	mov	x1, x21
  453024:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  453028:	cbz	w0, 452ff8 <ASN1_generate_nconf@plt+0x34688>
  45302c:	add	w28, w28, #0x1
  453030:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453034:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453038:	str	x0, [sp, #176]
  45303c:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453040:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453044:	str	x0, [sp, #144]
  453048:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  45304c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453050:	str	x0, [sp, #160]
  453054:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453058:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45305c:	str	x0, [sp, #216]
  453060:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453064:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453068:	str	x0, [sp, #208]
  45306c:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453070:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453074:	str	x0, [sp, #200]
  453078:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  45307c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453080:	mov	x26, x0
  453084:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453088:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45308c:	str	x0, [sp, #128]
  453090:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453094:	mov	w0, #0x1                   	// #1
  453098:	str	w0, [sp, #172]
  45309c:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530a0:	mov	w0, #0x1                   	// #1
  4530a4:	str	w0, [sp, #224]
  4530a8:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530ac:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4530b0:	str	x0, [sp, #136]
  4530b4:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530b8:	mov	w0, #0x1                   	// #1
  4530bc:	str	w0, [sp, #168]
  4530c0:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530c4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4530c8:	str	x0, [sp, #112]
  4530cc:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530d0:	mov	w0, #0x1                   	// #1
  4530d4:	str	w0, [sp, #228]
  4530d8:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530dc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4530e0:	str	x0, [sp, #152]
  4530e4:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4530ec:	str	x0, [sp, #120]
  4530f0:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  4530f4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4530f8:	str	x0, [sp, #104]
  4530fc:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453100:	cmn	w27, #0x1
  453104:	b.ne	452fb0 <ASN1_generate_nconf@plt+0x34640>  // b.any
  453108:	mov	w27, w1
  45310c:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453110:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453114:	str	x0, [sp, #192]
  453118:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  45311c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  453120:	mov	x25, x0
  453124:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453128:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45312c:	str	x0, [sp, #184]
  453130:	b	452ebc <ASN1_generate_nconf@plt+0x3454c>
  453134:	mov	x0, x22
  453138:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  45313c:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  453140:	add	x19, x0, #0x3a8
  453144:	ldr	x2, [x0, #936]
  453148:	cbz	x2, 453174 <ASN1_generate_nconf@plt+0x34804>
  45314c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453150:	adrp	x20, 466000 <ASN1_generate_nconf@plt+0x47690>
  453154:	add	x22, x3, #0x38
  453158:	add	x20, x20, #0x5c8
  45315c:	nop
  453160:	ldr	x0, [x22]
  453164:	mov	x1, x20
  453168:	bl	419740 <BIO_printf@plt>
  45316c:	ldr	x2, [x19, #8]!
  453170:	cbnz	x2, 453160 <ASN1_generate_nconf@plt+0x347f0>
  453174:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453178:	mov	w19, #0x0                   	// #0
  45317c:	add	x26, x26, #0x9d8
  453180:	mov	x22, #0x0                   	// #0
  453184:	ldp	x27, x28, [sp, #80]
  453188:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  45318c:	mov	x0, x25
  453190:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  453194:	mov	x22, x0
  453198:	cbz	x0, 45321c <ASN1_generate_nconf@plt+0x348ac>
  45319c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4531a0:	mov	x2, x25
  4531a4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4531a8:	add	x1, x1, #0xec8
  4531ac:	ldr	x0, [x3, #56]
  4531b0:	str	x3, [sp, #232]
  4531b4:	bl	419740 <BIO_printf@plt>
  4531b8:	mov	x0, x22
  4531bc:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4531c0:	mov	x1, #0x0                   	// #0
  4531c4:	add	x2, x2, #0xef8
  4531c8:	bl	41d030 <NCONF_get_string@plt>
  4531cc:	ldr	x3, [sp, #232]
  4531d0:	cbz	x0, 453644 <ASN1_generate_nconf@plt+0x34cd4>
  4531d4:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  4531d8:	add	x1, x1, #0x170
  4531dc:	bl	41b1c0 <BIO_new_file@plt>
  4531e0:	mov	x26, x0
  4531e4:	ldr	x3, [sp, #232]
  4531e8:	cbz	x0, 453654 <ASN1_generate_nconf@plt+0x34ce4>
  4531ec:	str	x3, [sp, #232]
  4531f0:	bl	41ce90 <OBJ_create_objects@plt>
  4531f4:	mov	x0, x26
  4531f8:	bl	41ce30 <BIO_free_all@plt>
  4531fc:	ldr	x3, [sp, #232]
  453200:	mov	x0, x22
  453204:	str	x3, [sp, #232]
  453208:	bl	457b70 <ASN1_generate_nconf@plt+0x39200>
  45320c:	ldr	x3, [sp, #232]
  453210:	cbnz	w0, 45321c <ASN1_generate_nconf@plt+0x348ac>
  453214:	ldr	x0, [x3, #56]
  453218:	bl	41e7f0 <ERR_print_errors@plt>
  45321c:	ldr	x0, [x24, #80]
  453220:	cmp	x0, x25
  453224:	b.eq	453234 <ASN1_generate_nconf@plt+0x348c4>  // b.none
  453228:	mov	x0, x22
  45322c:	bl	45b530 <ASN1_generate_nconf@plt+0x3cbc0>
  453230:	cbz	w0, 453524 <ASN1_generate_nconf@plt+0x34bb4>
  453234:	cmp	w27, #0x5
  453238:	b.eq	453460 <ASN1_generate_nconf@plt+0x34af0>  // b.none
  45323c:	cmp	w27, #0x10
  453240:	b.eq	453538 <ASN1_generate_nconf@plt+0x34bc8>  // b.none
  453244:	ldr	x0, [sp, #112]
  453248:	cmp	x0, #0x0
  45324c:	ccmp	w27, #0x16, #0x0, ne  // ne = any
  453250:	b.ne	452fb4 <ASN1_generate_nconf@plt+0x34644>  // b.any
  453254:	ldr	x0, [sp, #128]
  453258:	ldr	x1, [sp, #104]
  45325c:	cmp	x0, #0x0
  453260:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  453264:	b.eq	453664 <ASN1_generate_nconf@plt+0x34cf4>  // b.none
  453268:	cmp	x1, #0x0
  45326c:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  453270:	b.eq	453664 <ASN1_generate_nconf@plt+0x34cf4>  // b.none
  453274:	ldr	x0, [sp, #104]
  453278:	ldr	x1, [sp, #128]
  45327c:	orr	x0, x0, x1
  453280:	cmp	x0, #0x0
  453284:	ldr	x0, [sp, #120]
  453288:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  45328c:	b.eq	452fb4 <ASN1_generate_nconf@plt+0x34644>  // b.none
  453290:	ldr	x0, [sp, #112]
  453294:	cmp	w28, #0x0
  453298:	adrp	x23, 463000 <ASN1_generate_nconf@plt+0x44690>
  45329c:	add	x23, x23, #0xd28
  4532a0:	mov	x1, x23
  4532a4:	csel	x25, x21, xzr, ne  // ne = any
  4532a8:	bl	41b1c0 <BIO_new_file@plt>
  4532ac:	mov	x24, x0
  4532b0:	cbz	x0, 453b34 <ASN1_generate_nconf@plt+0x351c4>
  4532b4:	ldr	w1, [sp, #168]
  4532b8:	cbz	w1, 453b1c <ASN1_generate_nconf@plt+0x351ac>
  4532bc:	mov	x1, #0x0                   	// #0
  4532c0:	bl	41b340 <d2i_PKCS7_bio@plt>
  4532c4:	mov	x20, x0
  4532c8:	cbz	x0, 453b34 <ASN1_generate_nconf@plt+0x351c4>
  4532cc:	mov	x28, #0x0                   	// #0
  4532d0:	ldr	x0, [sp, #104]
  4532d4:	ldr	x1, [sp, #120]
  4532d8:	orr	x0, x0, x1
  4532dc:	cbnz	x0, 453b54 <ASN1_generate_nconf@plt+0x351e4>
  4532e0:	ldr	x0, [sp, #128]
  4532e4:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4532e8:	cbz	x0, 453a60 <ASN1_generate_nconf@plt+0x350f0>
  4532ec:	ldr	x0, [sp, #128]
  4532f0:	mov	x1, x23
  4532f4:	bl	41b1c0 <BIO_new_file@plt>
  4532f8:	str	x0, [sp, #104]
  4532fc:	cbz	x0, 453a30 <ASN1_generate_nconf@plt+0x350c0>
  453300:	mov	x1, #0x0                   	// #0
  453304:	bl	4199a0 <d2i_TS_REQ_bio@plt>
  453308:	mov	x23, x0
  45330c:	cbz	x0, 453c40 <ASN1_generate_nconf@plt+0x352d0>
  453310:	mov	x1, #0x0                   	// #0
  453314:	bl	41a1a0 <TS_REQ_to_TS_VERIFY_CTX@plt>
  453318:	mov	x26, x0
  45331c:	cbz	x0, 453c44 <ASN1_generate_nconf@plt+0x352d4>
  453320:	mov	w1, #0x0                   	// #0
  453324:	orr	w1, w1, #0x1
  453328:	mov	x0, x26
  45332c:	bl	419ef0 <TS_VERIFY_CTX_add_flags@plt>
  453330:	bl	41add0 <X509_STORE_new@plt>
  453334:	mov	x27, x0
  453338:	adrp	x1, 452000 <ASN1_generate_nconf@plt+0x33690>
  45333c:	add	x1, x1, #0xa98
  453340:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  453344:	ldr	x0, [sp, #160]
  453348:	cbz	x0, 453378 <ASN1_generate_nconf@plt+0x34a08>
  45334c:	bl	41c2a0 <X509_LOOKUP_hash_dir@plt>
  453350:	mov	x1, x0
  453354:	mov	x0, x27
  453358:	bl	41c740 <X509_STORE_add_lookup@plt>
  45335c:	cbz	x0, 453f70 <ASN1_generate_nconf@plt+0x35600>
  453360:	ldr	x2, [sp, #160]
  453364:	mov	x4, #0x0                   	// #0
  453368:	mov	x3, #0x1                   	// #1
  45336c:	mov	w1, #0x2                   	// #2
  453370:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  453374:	cbz	w0, 453f54 <ASN1_generate_nconf@plt+0x355e4>
  453378:	ldr	x0, [sp, #144]
  45337c:	cbz	x0, 4533ac <ASN1_generate_nconf@plt+0x34a3c>
  453380:	bl	41b1a0 <X509_LOOKUP_file@plt>
  453384:	mov	x1, x0
  453388:	mov	x0, x27
  45338c:	bl	41c740 <X509_STORE_add_lookup@plt>
  453390:	cbz	x0, 453f70 <ASN1_generate_nconf@plt+0x35600>
  453394:	ldr	x2, [sp, #144]
  453398:	mov	x3, #0x1                   	// #1
  45339c:	mov	x4, #0x0                   	// #0
  4533a0:	mov	w1, w3
  4533a4:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  4533a8:	cbz	w0, 453dac <ASN1_generate_nconf@plt+0x3543c>
  4533ac:	cbz	x25, 4533bc <ASN1_generate_nconf@plt+0x34a4c>
  4533b0:	mov	x1, x25
  4533b4:	mov	x0, x27
  4533b8:	bl	41df70 <X509_STORE_set1_param@plt>
  4533bc:	mov	x1, x27
  4533c0:	mov	x0, x26
  4533c4:	bl	41ca10 <TS_VERIFY_CTX_set_store@plt>
  4533c8:	cbz	x0, 453c44 <ASN1_generate_nconf@plt+0x352d4>
  4533cc:	ldr	x0, [sp, #176]
  4533d0:	cbz	x0, 4533e8 <ASN1_generate_nconf@plt+0x34a78>
  4533d4:	bl	41d180 <TS_CONF_load_certs@plt>
  4533d8:	mov	x1, x0
  4533dc:	mov	x0, x26
  4533e0:	bl	41d460 <TS_VERIFY_CTS_set_certs@plt>
  4533e4:	cbz	x0, 453c44 <ASN1_generate_nconf@plt+0x352d4>
  4533e8:	ldr	x0, [sp, #104]
  4533ec:	bl	41ce30 <BIO_free_all@plt>
  4533f0:	mov	x0, x23
  4533f4:	bl	41a700 <TS_REQ_free@plt>
  4533f8:	ldr	w0, [sp, #168]
  4533fc:	cbz	w0, 453d54 <ASN1_generate_nconf@plt+0x353e4>
  453400:	mov	x1, x20
  453404:	mov	x0, x26
  453408:	bl	41b2e0 <TS_RESP_verify_token@plt>
  45340c:	mov	w23, w0
  453410:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453414:	add	x0, x0, #0xb88
  453418:	bl	41e1d0 <printf@plt>
  45341c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453420:	cbz	w23, 453a78 <ASN1_generate_nconf@plt+0x35108>
  453424:	adrp	x0, 473000 <ASN1_generate_nconf@plt+0x54690>
  453428:	add	x0, x0, #0x220
  45342c:	bl	41dea0 <puts@plt>
  453430:	mov	x0, x24
  453434:	bl	41ce30 <BIO_free_all@plt>
  453438:	mov	x0, x20
  45343c:	bl	41dd20 <PKCS7_free@plt>
  453440:	mov	x0, x28
  453444:	bl	41e1a0 <TS_RESP_free@plt>
  453448:	mov	x0, x26
  45344c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453450:	bl	41e180 <TS_VERIFY_CTX_free@plt>
  453454:	add	x26, x26, #0x9d8
  453458:	ldp	x27, x28, [sp, #80]
  45345c:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  453460:	cbnz	w28, 452fb4 <ASN1_generate_nconf@plt+0x34644>
  453464:	ldr	x0, [sp, #104]
  453468:	cmp	x0, #0x0
  45346c:	ldr	x0, [sp, #120]
  453470:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  453474:	b.ne	452fb4 <ASN1_generate_nconf@plt+0x34644>  // b.any
  453478:	ldr	x0, [sp, #112]
  45347c:	cbz	x0, 45389c <ASN1_generate_nconf@plt+0x34f2c>
  453480:	mov	w2, #0x4                   	// #4
  453484:	mov	w1, #0x72                  	// #114
  453488:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45348c:	str	x0, [sp, #112]
  453490:	cbz	x0, 453c20 <ASN1_generate_nconf@plt+0x352b0>
  453494:	mov	x1, #0x0                   	// #0
  453498:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45349c:	bl	4199a0 <d2i_TS_REQ_bio@plt>
  4534a0:	add	x26, x26, #0x9d8
  4534a4:	mov	x23, x0
  4534a8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4534ac:	str	xzr, [sp, #128]
  4534b0:	cbz	x23, 453c00 <ASN1_generate_nconf@plt+0x35290>
  4534b4:	ldr	w0, [sp, #172]
  4534b8:	str	x3, [sp, #104]
  4534bc:	cbz	w0, 453a9c <ASN1_generate_nconf@plt+0x3512c>
  4534c0:	ldr	x0, [sp, #136]
  4534c4:	mov	w2, #0x8001                	// #32769
  4534c8:	mov	w1, #0x77                  	// #119
  4534cc:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  4534d0:	mov	x20, x0
  4534d4:	ldr	x3, [sp, #104]
  4534d8:	cbz	x0, 4534f0 <ASN1_generate_nconf@plt+0x34b80>
  4534dc:	mov	x1, x23
  4534e0:	bl	41d750 <TS_REQ_print_bio@plt>
  4534e4:	cmp	w0, #0x0
  4534e8:	ldr	x3, [sp, #104]
  4534ec:	cset	w28, ne  // ne = any
  4534f0:	ldr	x0, [x3, #56]
  4534f4:	eor	w19, w28, #0x1
  4534f8:	bl	41e7f0 <ERR_print_errors@plt>
  4534fc:	ldr	x0, [sp, #112]
  453500:	bl	41ce30 <BIO_free_all@plt>
  453504:	ldr	x0, [sp, #128]
  453508:	bl	41ce30 <BIO_free_all@plt>
  45350c:	mov	x0, x20
  453510:	bl	41ce30 <BIO_free_all@plt>
  453514:	mov	x0, x23
  453518:	bl	41a700 <TS_REQ_free@plt>
  45351c:	ldp	x27, x28, [sp, #80]
  453520:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  453524:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453528:	mov	w19, #0x1                   	// #1
  45352c:	add	x26, x26, #0x9d8
  453530:	ldp	x27, x28, [sp, #80]
  453534:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  453538:	cbnz	w28, 452fb4 <ASN1_generate_nconf@plt+0x34644>
  45353c:	ldr	x0, [sp, #112]
  453540:	ldr	x1, [sp, #128]
  453544:	cmp	x0, #0x0
  453548:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  45354c:	b.ne	452fb4 <ASN1_generate_nconf@plt+0x34644>  // b.any
  453550:	cbz	x0, 453670 <ASN1_generate_nconf@plt+0x34d00>
  453554:	ldr	x0, [sp, #112]
  453558:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45355c:	add	x1, x1, #0xd28
  453560:	bl	41b1c0 <BIO_new_file@plt>
  453564:	str	x0, [sp, #112]
  453568:	cbz	x0, 453ca0 <ASN1_generate_nconf@plt+0x35330>
  45356c:	ldr	w1, [sp, #168]
  453570:	cbz	w1, 453cb0 <ASN1_generate_nconf@plt+0x35340>
  453574:	mov	x1, #0x0                   	// #0
  453578:	bl	41b340 <d2i_PKCS7_bio@plt>
  45357c:	mov	x24, x0
  453580:	cbz	x0, 453df0 <ASN1_generate_nconf@plt+0x35480>
  453584:	bl	41b060 <PKCS7_to_TS_TST_INFO@plt>
  453588:	mov	x19, x0
  45358c:	cbz	x0, 453f88 <ASN1_generate_nconf@plt+0x35618>
  453590:	bl	41ca70 <TS_RESP_new@plt>
  453594:	mov	x20, x0
  453598:	cbz	x0, 453f4c <ASN1_generate_nconf@plt+0x355dc>
  45359c:	bl	41a6f0 <TS_STATUS_INFO_new@plt>
  4535a0:	mov	x23, x0
  4535a4:	cbz	x0, 4535c4 <ASN1_generate_nconf@plt+0x34c54>
  4535a8:	mov	w1, #0x0                   	// #0
  4535ac:	bl	41c370 <TS_STATUS_INFO_set_status@plt>
  4535b0:	cbz	w0, 4535c4 <ASN1_generate_nconf@plt+0x34c54>
  4535b4:	mov	x1, x23
  4535b8:	mov	x0, x20
  4535bc:	bl	41da40 <TS_RESP_set_status_info@plt>
  4535c0:	cbnz	w0, 453c68 <ASN1_generate_nconf@plt+0x352f8>
  4535c4:	mov	x0, x24
  4535c8:	bl	41dd20 <PKCS7_free@plt>
  4535cc:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4535d0:	mov	x0, x19
  4535d4:	str	x3, [sp, #104]
  4535d8:	mov	x24, #0x0                   	// #0
  4535dc:	bl	41a790 <TS_TST_INFO_free@plt>
  4535e0:	mov	x0, x20
  4535e4:	bl	41e1a0 <TS_RESP_free@plt>
  4535e8:	mov	x0, x23
  4535ec:	bl	41b700 <TS_STATUS_INFO_free@plt>
  4535f0:	ldr	x3, [sp, #104]
  4535f4:	mov	x20, #0x0                   	// #0
  4535f8:	ldr	x0, [x3, #56]
  4535fc:	eor	w19, w28, #0x1
  453600:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453604:	add	x26, x26, #0x9d8
  453608:	bl	41e7f0 <ERR_print_errors@plt>
  45360c:	ldr	x0, [sp, #112]
  453610:	bl	41ce30 <BIO_free_all@plt>
  453614:	mov	x0, #0x0                   	// #0
  453618:	bl	41ce30 <BIO_free_all@plt>
  45361c:	mov	x0, #0x0                   	// #0
  453620:	bl	41ce30 <BIO_free_all@plt>
  453624:	mov	x0, #0x0                   	// #0
  453628:	bl	41ce30 <BIO_free_all@plt>
  45362c:	mov	x0, x24
  453630:	bl	41ce30 <BIO_free_all@plt>
  453634:	mov	x0, x20
  453638:	bl	41e1a0 <TS_RESP_free@plt>
  45363c:	ldp	x27, x28, [sp, #80]
  453640:	b	452f64 <ASN1_generate_nconf@plt+0x345f4>
  453644:	str	x3, [sp, #232]
  453648:	bl	41a2a0 <ERR_clear_error@plt>
  45364c:	ldr	x3, [sp, #232]
  453650:	b	453200 <ASN1_generate_nconf@plt+0x34890>
  453654:	ldr	x0, [x3, #56]
  453658:	bl	41e7f0 <ERR_print_errors@plt>
  45365c:	ldr	x3, [sp, #232]
  453660:	b	453200 <ASN1_generate_nconf@plt+0x34890>
  453664:	ldr	x0, [sp, #120]
  453668:	cbnz	x0, 452fb4 <ASN1_generate_nconf@plt+0x34644>
  45366c:	b	453290 <ASN1_generate_nconf@plt+0x34920>
  453670:	ldr	w0, [sp, #168]
  453674:	cmp	x22, #0x0
  453678:	csinc	w0, w0, wzr, ne  // ne = any
  45367c:	cbnz	w0, 452fb4 <ASN1_generate_nconf@plt+0x34644>
  453680:	ldr	x0, [sp, #128]
  453684:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  453688:	add	x1, x1, #0xd28
  45368c:	ldp	x24, x23, [sp, #240]
  453690:	bl	41b1c0 <BIO_new_file@plt>
  453694:	mov	x25, x0
  453698:	cbz	x0, 453bb8 <ASN1_generate_nconf@plt+0x35248>
  45369c:	ldr	x1, [sp, #192]
  4536a0:	mov	x0, x22
  4536a4:	bl	41df60 <TS_CONF_get_tsa_section@plt>
  4536a8:	mov	x20, x0
  4536ac:	cbz	x0, 453bb8 <ASN1_generate_nconf@plt+0x35248>
  4536b0:	bl	41ac40 <TS_RESP_CTX_new@plt>
  4536b4:	mov	x19, x0
  4536b8:	cbz	x0, 453bb8 <ASN1_generate_nconf@plt+0x35248>
  4536bc:	mov	x3, x0
  4536c0:	adrp	x2, 452000 <ASN1_generate_nconf@plt+0x33690>
  4536c4:	mov	x1, x20
  4536c8:	add	x2, x2, #0xd50
  4536cc:	mov	x0, x22
  4536d0:	bl	41d430 <TS_CONF_set_serial@plt>
  4536d4:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4536d8:	ldr	x2, [sp, #184]
  4536dc:	mov	x1, x20
  4536e0:	mov	x0, x22
  4536e4:	bl	41d9f0 <TS_CONF_set_crypto_device@plt>
  4536e8:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4536ec:	ldr	x2, [sp, #208]
  4536f0:	mov	x3, x19
  4536f4:	mov	x1, x20
  4536f8:	mov	x0, x22
  4536fc:	bl	419bf0 <TS_CONF_set_signer_cert@plt>
  453700:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453704:	ldr	x2, [sp, #216]
  453708:	mov	x3, x19
  45370c:	mov	x1, x20
  453710:	mov	x0, x22
  453714:	bl	41a370 <TS_CONF_set_certs@plt>
  453718:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  45371c:	ldr	x2, [sp, #200]
  453720:	mov	x3, x24
  453724:	mov	x4, x19
  453728:	mov	x1, x20
  45372c:	mov	x0, x22
  453730:	bl	41d450 <TS_CONF_set_signer_key@plt>
  453734:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453738:	cbz	x23, 453dd4 <ASN1_generate_nconf@plt+0x35464>
  45373c:	mov	x1, x23
  453740:	mov	x0, x19
  453744:	bl	41d780 <TS_RESP_CTX_set_signer_digest@plt>
  453748:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  45374c:	mov	x2, x19
  453750:	mov	x1, x20
  453754:	mov	x0, x22
  453758:	bl	41a3c0 <TS_CONF_set_ess_cert_id_digest@plt>
  45375c:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453760:	ldr	x2, [sp, #152]
  453764:	mov	x3, x19
  453768:	mov	x1, x20
  45376c:	mov	x0, x22
  453770:	bl	41d150 <TS_CONF_set_def_policy@plt>
  453774:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453778:	mov	x2, x19
  45377c:	mov	x1, x20
  453780:	mov	x0, x22
  453784:	bl	41c2d0 <TS_CONF_set_policies@plt>
  453788:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  45378c:	mov	x2, x19
  453790:	mov	x1, x20
  453794:	mov	x0, x22
  453798:	bl	41d3d0 <TS_CONF_set_digests@plt>
  45379c:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4537a0:	mov	x2, x19
  4537a4:	mov	x1, x20
  4537a8:	mov	x0, x22
  4537ac:	bl	41cbc0 <TS_CONF_set_accuracy@plt>
  4537b0:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4537b4:	mov	x2, x19
  4537b8:	mov	x1, x20
  4537bc:	mov	x0, x22
  4537c0:	bl	41c2e0 <TS_CONF_set_clock_precision_digits@plt>
  4537c4:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4537c8:	mov	x2, x19
  4537cc:	mov	x1, x20
  4537d0:	mov	x0, x22
  4537d4:	bl	41d860 <TS_CONF_set_ordering@plt>
  4537d8:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4537dc:	mov	x2, x19
  4537e0:	mov	x1, x20
  4537e4:	mov	x0, x22
  4537e8:	bl	41c8f0 <TS_CONF_set_tsa_name@plt>
  4537ec:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  4537f0:	mov	x1, x20
  4537f4:	mov	x2, x19
  4537f8:	mov	x0, x22
  4537fc:	bl	41cce0 <TS_CONF_set_ess_cert_id_chain@plt>
  453800:	cbz	w0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453804:	mov	x1, x25
  453808:	mov	x0, x19
  45380c:	bl	41e0c0 <TS_RESP_create_response@plt>
  453810:	mov	x20, x0
  453814:	cbz	x0, 453bbc <ASN1_generate_nconf@plt+0x3524c>
  453818:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45381c:	mov	x0, x19
  453820:	str	x3, [sp, #104]
  453824:	bl	41c330 <TS_RESP_CTX_free@plt>
  453828:	mov	x0, x25
  45382c:	bl	41ce30 <BIO_free_all@plt>
  453830:	ldr	x3, [sp, #104]
  453834:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453838:	add	x1, x1, #0xb48
  45383c:	ldr	x0, [x3, #56]
  453840:	bl	419740 <BIO_printf@plt>
  453844:	ldr	x3, [sp, #104]
  453848:	str	x3, [sp, #104]
  45384c:	ldr	w0, [sp, #172]
  453850:	cbz	w0, 453ad4 <ASN1_generate_nconf@plt+0x35164>
  453854:	ldr	x0, [sp, #136]
  453858:	mov	w2, #0x8001                	// #32769
  45385c:	mov	w1, #0x77                  	// #119
  453860:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  453864:	mov	x24, x0
  453868:	ldr	x3, [sp, #104]
  45386c:	cbz	x0, 4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453870:	ldr	w1, [sp, #224]
  453874:	cbz	w1, 453c4c <ASN1_generate_nconf@plt+0x352dc>
  453878:	mov	x0, x20
  45387c:	bl	419690 <TS_RESP_get_tst_info@plt>
  453880:	mov	x1, x0
  453884:	mov	x0, x24
  453888:	bl	41cb60 <TS_TST_INFO_print_bio@plt>
  45388c:	cmp	w0, #0x0
  453890:	cset	w28, ne  // ne = any
  453894:	ldr	x3, [sp, #104]
  453898:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  45389c:	ldr	x0, [sp, #120]
  4538a0:	str	xzr, [sp, #128]
  4538a4:	ldr	x24, [sp, #248]
  4538a8:	cbz	x0, 453c08 <ASN1_generate_nconf@plt+0x35298>
  4538ac:	str	xzr, [sp, #256]
  4538b0:	cbz	x24, 453d68 <ASN1_generate_nconf@plt+0x353f8>
  4538b4:	bl	41d840 <TS_REQ_new@plt>
  4538b8:	mov	x23, x0
  4538bc:	cbz	x0, 453d7c <ASN1_generate_nconf@plt+0x3540c>
  4538c0:	mov	x1, #0x1                   	// #1
  4538c4:	bl	41aff0 <TS_REQ_set_version@plt>
  4538c8:	cbz	w0, 453cc8 <ASN1_generate_nconf@plt+0x35358>
  4538cc:	bl	41a270 <TS_MSG_IMPRINT_new@plt>
  4538d0:	mov	x25, x0
  4538d4:	cbz	x0, 453ed0 <ASN1_generate_nconf@plt+0x35560>
  4538d8:	bl	41c630 <X509_ALGOR_new@plt>
  4538dc:	str	x0, [sp, #104]
  4538e0:	mov	x26, x0
  4538e4:	cbz	x0, 453eb8 <ASN1_generate_nconf@plt+0x35548>
  4538e8:	mov	x0, x24
  4538ec:	bl	419660 <EVP_MD_type@plt>
  4538f0:	bl	41dd60 <OBJ_nid2obj@plt>
  4538f4:	str	x0, [x26]
  4538f8:	mov	x19, x0
  4538fc:	cbz	x0, 453ea4 <ASN1_generate_nconf@plt+0x35534>
  453900:	bl	41d740 <ASN1_TYPE_new@plt>
  453904:	str	x0, [x26, #8]
  453908:	mov	x19, x0
  45390c:	mov	x1, x26
  453910:	cbz	x0, 453ea4 <ASN1_generate_nconf@plt+0x35534>
  453914:	mov	w0, #0x5                   	// #5
  453918:	str	w0, [x19]
  45391c:	mov	x0, x25
  453920:	bl	41daf0 <TS_MSG_IMPRINT_set_algo@plt>
  453924:	cbz	w0, 453eb8 <ASN1_generate_nconf@plt+0x35548>
  453928:	ldp	x1, x0, [sp, #120]
  45392c:	mov	x2, x24
  453930:	add	x3, sp, #0x100
  453934:	bl	452aa0 <ASN1_generate_nconf@plt+0x34130>
  453938:	mov	w2, w0
  45393c:	cbz	w0, 453eb8 <ASN1_generate_nconf@plt+0x35548>
  453940:	ldr	x1, [sp, #256]
  453944:	mov	x0, x25
  453948:	bl	4198d0 <TS_MSG_IMPRINT_set_msg@plt>
  45394c:	cbz	w0, 453eb8 <ASN1_generate_nconf@plt+0x35548>
  453950:	mov	x1, x25
  453954:	mov	x0, x23
  453958:	bl	4196b0 <TS_REQ_set_msg_imprint@plt>
  45395c:	cbz	w0, 453eb8 <ASN1_generate_nconf@plt+0x35548>
  453960:	ldr	x0, [sp, #152]
  453964:	cbz	x0, 453e9c <ASN1_generate_nconf@plt+0x3552c>
  453968:	mov	w1, #0x0                   	// #0
  45396c:	bl	41c4a0 <OBJ_txt2obj@plt>
  453970:	mov	x19, x0
  453974:	cbz	x0, 453e14 <ASN1_generate_nconf@plt+0x354a4>
  453978:	mov	x1, x0
  45397c:	mov	x0, x23
  453980:	bl	41d1f0 <TS_REQ_set_policy_id@plt>
  453984:	cbz	w0, 453e00 <ASN1_generate_nconf@plt+0x35490>
  453988:	cbnz	w20, 453e8c <ASN1_generate_nconf@plt+0x3551c>
  45398c:	add	x24, sp, #0x108
  453990:	mov	w1, #0x8                   	// #8
  453994:	mov	x0, x24
  453998:	bl	41d790 <RAND_bytes@plt>
  45399c:	cmp	w0, #0x0
  4539a0:	b.le	453e58 <ASN1_generate_nconf@plt+0x354e8>
  4539a4:	mov	x0, #0x0                   	// #0
  4539a8:	ldrb	w1, [x24, x0]
  4539ac:	mov	w20, w0
  4539b0:	cbz	w1, 453e44 <ASN1_generate_nconf@plt+0x354d4>
  4539b4:	bl	41b960 <ASN1_INTEGER_new@plt>
  4539b8:	mov	x27, x0
  4539bc:	cbz	x0, 453e58 <ASN1_generate_nconf@plt+0x354e8>
  4539c0:	ldr	x0, [x0, #8]
  4539c4:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4539c8:	add	x26, x26, #0x9d8
  4539cc:	mov	w2, #0x21e                 	// #542
  4539d0:	mov	x1, x26
  4539d4:	bl	41b1e0 <CRYPTO_free@plt>
  4539d8:	mov	w0, #0x8                   	// #8
  4539dc:	sub	w0, w0, w20
  4539e0:	str	w0, [x27]
  4539e4:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  4539e8:	mov	w0, #0x9                   	// #9
  4539ec:	add	x1, x1, #0xb08
  4539f0:	sub	w0, w0, w20
  4539f4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  4539f8:	ldrsw	x2, [x27]
  4539fc:	add	x1, x24, w20, sxtw
  453a00:	str	x0, [x27, #8]
  453a04:	bl	41a800 <memcpy@plt>
  453a08:	mov	x1, x27
  453a0c:	mov	x0, x23
  453a10:	bl	41b490 <TS_REQ_set_nonce@plt>
  453a14:	cbz	w0, 453e0c <ASN1_generate_nconf@plt+0x3549c>
  453a18:	ldr	w1, [sp, #228]
  453a1c:	mov	x0, x23
  453a20:	bl	41e3f0 <TS_REQ_set_cert_req@plt>
  453a24:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453a28:	cbnz	w0, 453d18 <ASN1_generate_nconf@plt+0x353a8>
  453a2c:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453a30:	mov	x23, #0x0                   	// #0
  453a34:	mov	x26, #0x0                   	// #0
  453a38:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453a3c:	str	xzr, [sp, #104]
  453a40:	mov	x0, x26
  453a44:	str	x3, [sp, #112]
  453a48:	bl	41e180 <TS_VERIFY_CTX_free@plt>
  453a4c:	ldr	x0, [sp, #104]
  453a50:	bl	41ce30 <BIO_free_all@plt>
  453a54:	mov	x0, x23
  453a58:	bl	41a700 <TS_REQ_free@plt>
  453a5c:	ldr	x3, [sp, #112]
  453a60:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453a64:	add	x0, x0, #0xb88
  453a68:	str	x3, [sp, #104]
  453a6c:	bl	41e1d0 <printf@plt>
  453a70:	mov	x26, #0x0                   	// #0
  453a74:	ldr	x3, [sp, #104]
  453a78:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453a7c:	add	x0, x0, #0xbe8
  453a80:	str	x3, [sp, #104]
  453a84:	bl	41dea0 <puts@plt>
  453a88:	mov	w19, #0x1                   	// #1
  453a8c:	ldr	x3, [sp, #104]
  453a90:	ldr	x0, [x3, #56]
  453a94:	bl	41e7f0 <ERR_print_errors@plt>
  453a98:	b	453430 <ASN1_generate_nconf@plt+0x34ac0>
  453a9c:	ldr	x0, [sp, #136]
  453aa0:	mov	w2, #0x4                   	// #4
  453aa4:	mov	w1, #0x77                  	// #119
  453aa8:	mov	w28, #0x0                   	// #0
  453aac:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  453ab0:	mov	x20, x0
  453ab4:	ldr	x3, [sp, #104]
  453ab8:	cbz	x0, 4534f0 <ASN1_generate_nconf@plt+0x34b80>
  453abc:	mov	x1, x23
  453ac0:	bl	41ac80 <i2d_TS_REQ_bio@plt>
  453ac4:	cmp	w0, #0x0
  453ac8:	cset	w28, ne  // ne = any
  453acc:	ldr	x3, [sp, #104]
  453ad0:	b	4534f0 <ASN1_generate_nconf@plt+0x34b80>
  453ad4:	ldr	x0, [sp, #136]
  453ad8:	mov	w2, #0x4                   	// #4
  453adc:	mov	w1, #0x77                  	// #119
  453ae0:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  453ae4:	mov	x24, x0
  453ae8:	ldr	x3, [sp, #104]
  453aec:	cbz	x0, 453eec <ASN1_generate_nconf@plt+0x3557c>
  453af0:	ldr	w1, [sp, #224]
  453af4:	cbz	w1, 453b9c <ASN1_generate_nconf@plt+0x3522c>
  453af8:	mov	x0, x20
  453afc:	bl	41e580 <TS_RESP_get_token@plt>
  453b00:	mov	x1, x0
  453b04:	mov	x0, x24
  453b08:	bl	41dca0 <i2d_PKCS7_bio@plt>
  453b0c:	cmp	w0, #0x0
  453b10:	cset	w28, ne  // ne = any
  453b14:	ldr	x3, [sp, #104]
  453b18:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453b1c:	mov	x1, #0x0                   	// #0
  453b20:	bl	41be20 <d2i_TS_RESP_bio@plt>
  453b24:	mov	x28, x0
  453b28:	cbz	x0, 453b34 <ASN1_generate_nconf@plt+0x351c4>
  453b2c:	mov	x20, #0x0                   	// #0
  453b30:	b	4532d0 <ASN1_generate_nconf@plt+0x34960>
  453b34:	adrp	x0, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453b38:	add	x0, x0, #0xb88
  453b3c:	bl	41e1d0 <printf@plt>
  453b40:	mov	x26, #0x0                   	// #0
  453b44:	mov	x28, #0x0                   	// #0
  453b48:	mov	x20, #0x0                   	// #0
  453b4c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453b50:	b	453a78 <ASN1_generate_nconf@plt+0x35108>
  453b54:	bl	419fa0 <TS_VERIFY_CTX_new@plt>
  453b58:	mov	x26, x0
  453b5c:	cbz	x0, 453a30 <ASN1_generate_nconf@plt+0x350c0>
  453b60:	ldr	x0, [sp, #104]
  453b64:	cbz	x0, 453f1c <ASN1_generate_nconf@plt+0x355ac>
  453b68:	mov	x1, x23
  453b6c:	bl	41b1c0 <BIO_new_file@plt>
  453b70:	str	x0, [sp, #104]
  453b74:	cbz	x0, 453f10 <ASN1_generate_nconf@plt+0x355a0>
  453b78:	mov	x1, x0
  453b7c:	mov	x0, x26
  453b80:	bl	41b300 <TS_VERIFY_CTX_set_data@plt>
  453b84:	mov	x23, x0
  453b88:	cbz	x0, 453ef4 <ASN1_generate_nconf@plt+0x35584>
  453b8c:	mov	w1, #0x52                  	// #82
  453b90:	mov	x23, #0x0                   	// #0
  453b94:	str	xzr, [sp, #104]
  453b98:	b	453324 <ASN1_generate_nconf@plt+0x349b4>
  453b9c:	mov	x1, x20
  453ba0:	str	x3, [sp, #104]
  453ba4:	bl	419b70 <i2d_TS_RESP_bio@plt>
  453ba8:	cmp	w0, #0x0
  453bac:	cset	w28, ne  // ne = any
  453bb0:	ldr	x3, [sp, #104]
  453bb4:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453bb8:	mov	x19, #0x0                   	// #0
  453bbc:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453bc0:	mov	x0, #0x0                   	// #0
  453bc4:	str	x3, [sp, #104]
  453bc8:	mov	x24, #0x0                   	// #0
  453bcc:	bl	41e1a0 <TS_RESP_free@plt>
  453bd0:	mov	x20, #0x0                   	// #0
  453bd4:	mov	x0, x19
  453bd8:	bl	41c330 <TS_RESP_CTX_free@plt>
  453bdc:	mov	x0, x25
  453be0:	bl	41ce30 <BIO_free_all@plt>
  453be4:	ldr	x3, [sp, #104]
  453be8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453bec:	add	x1, x1, #0xb68
  453bf0:	ldr	x0, [x3, #56]
  453bf4:	bl	419740 <BIO_printf@plt>
  453bf8:	ldr	x3, [sp, #104]
  453bfc:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453c00:	mov	x20, #0x0                   	// #0
  453c04:	b	4534f0 <ASN1_generate_nconf@plt+0x34b80>
  453c08:	ldr	x0, [sp, #104]
  453c0c:	mov	w2, #0x4                   	// #4
  453c10:	mov	w1, #0x72                  	// #114
  453c14:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  453c18:	str	x0, [sp, #128]
  453c1c:	cbnz	x0, 4538ac <ASN1_generate_nconf@plt+0x34f3c>
  453c20:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453c24:	mov	x20, #0x0                   	// #0
  453c28:	add	x26, x26, #0x9d8
  453c2c:	mov	x23, #0x0                   	// #0
  453c30:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453c34:	str	xzr, [sp, #112]
  453c38:	str	xzr, [sp, #128]
  453c3c:	b	4534f0 <ASN1_generate_nconf@plt+0x34b80>
  453c40:	mov	x26, #0x0                   	// #0
  453c44:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453c48:	b	453a40 <ASN1_generate_nconf@plt+0x350d0>
  453c4c:	mov	x1, x20
  453c50:	str	x3, [sp, #104]
  453c54:	bl	41a510 <TS_RESP_print_bio@plt>
  453c58:	cmp	w0, #0x0
  453c5c:	cset	w28, ne  // ne = any
  453c60:	ldr	x3, [sp, #104]
  453c64:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453c68:	mov	x2, x19
  453c6c:	mov	x1, x24
  453c70:	mov	x0, x20
  453c74:	bl	41b660 <TS_RESP_set_tst_info@plt>
  453c78:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453c7c:	mov	x0, #0x0                   	// #0
  453c80:	str	x3, [sp, #104]
  453c84:	bl	41dd20 <PKCS7_free@plt>
  453c88:	mov	x0, #0x0                   	// #0
  453c8c:	bl	41a790 <TS_TST_INFO_free@plt>
  453c90:	mov	x0, x23
  453c94:	bl	41b700 <TS_STATUS_INFO_free@plt>
  453c98:	ldr	x3, [sp, #104]
  453c9c:	b	453848 <ASN1_generate_nconf@plt+0x34ed8>
  453ca0:	mov	x24, #0x0                   	// #0
  453ca4:	mov	x20, #0x0                   	// #0
  453ca8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453cac:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453cb0:	mov	x1, #0x0                   	// #0
  453cb4:	bl	41be20 <d2i_TS_RESP_bio@plt>
  453cb8:	mov	x20, x0
  453cbc:	cbz	x0, 453da0 <ASN1_generate_nconf@plt+0x35430>
  453cc0:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453cc4:	b	453848 <ASN1_generate_nconf@plt+0x34ed8>
  453cc8:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453ccc:	add	x26, x26, #0x9d8
  453cd0:	mov	x27, #0x0                   	// #0
  453cd4:	mov	x19, #0x0                   	// #0
  453cd8:	mov	x25, #0x0                   	// #0
  453cdc:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453ce0:	str	xzr, [sp, #104]
  453ce4:	mov	x0, x23
  453ce8:	str	x3, [sp, #120]
  453cec:	bl	41a700 <TS_REQ_free@plt>
  453cf0:	mov	x23, #0x0                   	// #0
  453cf4:	ldr	x3, [sp, #120]
  453cf8:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453cfc:	add	x1, x1, #0xb30
  453d00:	ldr	x0, [x3, #56]
  453d04:	bl	419740 <BIO_printf@plt>
  453d08:	ldr	x3, [sp, #120]
  453d0c:	ldr	x0, [x3, #56]
  453d10:	bl	41e7f0 <ERR_print_errors@plt>
  453d14:	ldr	x3, [sp, #120]
  453d18:	mov	x0, x25
  453d1c:	str	x3, [sp, #120]
  453d20:	bl	41a560 <TS_MSG_IMPRINT_free@plt>
  453d24:	ldr	x0, [sp, #104]
  453d28:	bl	41b9a0 <X509_ALGOR_free@plt>
  453d2c:	ldr	x0, [sp, #256]
  453d30:	mov	x1, x26
  453d34:	mov	w2, #0x1da                 	// #474
  453d38:	bl	41b1e0 <CRYPTO_free@plt>
  453d3c:	mov	x0, x19
  453d40:	bl	41d500 <ASN1_OBJECT_free@plt>
  453d44:	mov	x0, x27
  453d48:	bl	41b800 <ASN1_INTEGER_free@plt>
  453d4c:	ldr	x3, [sp, #120]
  453d50:	b	4534b0 <ASN1_generate_nconf@plt+0x34b40>
  453d54:	mov	x1, x28
  453d58:	mov	x0, x26
  453d5c:	bl	41d700 <TS_RESP_verify_response@plt>
  453d60:	mov	w23, w0
  453d64:	b	453410 <ASN1_generate_nconf@plt+0x34aa0>
  453d68:	adrp	x0, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  453d6c:	add	x0, x0, #0xc70
  453d70:	bl	41a9b0 <EVP_get_digestbyname@plt>
  453d74:	mov	x24, x0
  453d78:	cbnz	x0, 4538b4 <ASN1_generate_nconf@plt+0x34f44>
  453d7c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453d80:	mov	x27, #0x0                   	// #0
  453d84:	add	x26, x26, #0x9d8
  453d88:	mov	x19, #0x0                   	// #0
  453d8c:	mov	x25, #0x0                   	// #0
  453d90:	mov	x23, #0x0                   	// #0
  453d94:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453d98:	str	xzr, [sp, #104]
  453d9c:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453da0:	mov	x24, #0x0                   	// #0
  453da4:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453da8:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453dac:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453db0:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453db4:	ldr	x2, [sp, #144]
  453db8:	add	x1, x1, #0xbd0
  453dbc:	ldr	x0, [x3, #56]
  453dc0:	bl	419740 <BIO_printf@plt>
  453dc4:	mov	x0, x27
  453dc8:	mov	x27, #0x0                   	// #0
  453dcc:	bl	41dbd0 <X509_STORE_free@plt>
  453dd0:	b	4533bc <ASN1_generate_nconf@plt+0x34a4c>
  453dd4:	mov	x3, x19
  453dd8:	mov	x1, x20
  453ddc:	mov	x0, x22
  453de0:	mov	x2, #0x0                   	// #0
  453de4:	bl	419730 <TS_CONF_set_signer_digest@plt>
  453de8:	cbnz	w0, 45374c <ASN1_generate_nconf@plt+0x34ddc>
  453dec:	b	453bbc <ASN1_generate_nconf@plt+0x3524c>
  453df0:	mov	x23, #0x0                   	// #0
  453df4:	mov	x20, #0x0                   	// #0
  453df8:	mov	x19, #0x0                   	// #0
  453dfc:	b	4535c4 <ASN1_generate_nconf@plt+0x34c54>
  453e00:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e04:	add	x26, x26, #0x9d8
  453e08:	mov	x27, #0x0                   	// #0
  453e0c:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453e10:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453e14:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453e18:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e1c:	ldr	x2, [sp, #152]
  453e20:	add	x1, x1, #0xae8
  453e24:	ldr	x0, [x3, #56]
  453e28:	str	x3, [sp, #120]
  453e2c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e30:	mov	x27, #0x0                   	// #0
  453e34:	add	x26, x26, #0x9d8
  453e38:	bl	419740 <BIO_printf@plt>
  453e3c:	ldr	x3, [sp, #120]
  453e40:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453e44:	add	x0, x0, #0x1
  453e48:	cmp	x0, #0x8
  453e4c:	b.ne	4539a8 <ASN1_generate_nconf@plt+0x35038>  // b.any
  453e50:	mov	w20, w0
  453e54:	b	4539b4 <ASN1_generate_nconf@plt+0x35044>
  453e58:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453e5c:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e60:	add	x1, x1, #0xb18
  453e64:	str	x3, [sp, #120]
  453e68:	ldr	x0, [x3, #56]
  453e6c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e70:	mov	x27, #0x0                   	// #0
  453e74:	add	x26, x26, #0x9d8
  453e78:	bl	419740 <BIO_printf@plt>
  453e7c:	mov	x0, #0x0                   	// #0
  453e80:	bl	41b800 <ASN1_INTEGER_free@plt>
  453e84:	ldr	x3, [sp, #120]
  453e88:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453e8c:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453e90:	mov	x27, #0x0                   	// #0
  453e94:	add	x26, x26, #0x9d8
  453e98:	b	453a18 <ASN1_generate_nconf@plt+0x350a8>
  453e9c:	mov	x19, #0x0                   	// #0
  453ea0:	b	453988 <ASN1_generate_nconf@plt+0x35018>
  453ea4:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453ea8:	mov	x27, #0x0                   	// #0
  453eac:	add	x26, x26, #0x9d8
  453eb0:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453eb4:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453eb8:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453ebc:	mov	x27, #0x0                   	// #0
  453ec0:	add	x26, x26, #0x9d8
  453ec4:	mov	x19, #0x0                   	// #0
  453ec8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453ecc:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453ed0:	adrp	x26, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453ed4:	mov	x27, #0x0                   	// #0
  453ed8:	add	x26, x26, #0x9d8
  453edc:	mov	x19, #0x0                   	// #0
  453ee0:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453ee4:	str	xzr, [sp, #104]
  453ee8:	b	453ce4 <ASN1_generate_nconf@plt+0x35374>
  453eec:	mov	w28, #0x0                   	// #0
  453ef0:	b	4535f8 <ASN1_generate_nconf@plt+0x34c88>
  453ef4:	ldr	x0, [sp, #104]
  453ef8:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453efc:	str	x3, [sp, #112]
  453f00:	bl	41ce30 <BIO_free_all@plt>
  453f04:	str	xzr, [sp, #104]
  453f08:	ldr	x3, [sp, #112]
  453f0c:	b	453a40 <ASN1_generate_nconf@plt+0x350d0>
  453f10:	mov	x23, #0x0                   	// #0
  453f14:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453f18:	b	453a40 <ASN1_generate_nconf@plt+0x350d0>
  453f1c:	ldr	x0, [sp, #120]
  453f20:	add	x1, sp, #0x108
  453f24:	bl	41d080 <OPENSSL_hexstr2buf@plt>
  453f28:	mov	x1, x0
  453f2c:	ldr	x2, [sp, #264]
  453f30:	mov	x0, x26
  453f34:	bl	41c100 <TS_VERIFY_CTX_set_imprint@plt>
  453f38:	mov	x23, x0
  453f3c:	cbz	x0, 453f94 <ASN1_generate_nconf@plt+0x35624>
  453f40:	mov	x23, #0x0                   	// #0
  453f44:	mov	w1, #0x4a                  	// #74
  453f48:	b	453324 <ASN1_generate_nconf@plt+0x349b4>
  453f4c:	mov	x23, #0x0                   	// #0
  453f50:	b	4535c4 <ASN1_generate_nconf@plt+0x34c54>
  453f54:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453f58:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453f5c:	ldr	x2, [sp, #160]
  453f60:	add	x1, x1, #0xbb0
  453f64:	ldr	x0, [x3, #56]
  453f68:	bl	419740 <BIO_printf@plt>
  453f6c:	b	453dc4 <ASN1_generate_nconf@plt+0x35454>
  453f70:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453f74:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  453f78:	add	x1, x1, #0xde8
  453f7c:	ldr	x0, [x3, #56]
  453f80:	bl	419740 <BIO_printf@plt>
  453f84:	b	453dc4 <ASN1_generate_nconf@plt+0x35454>
  453f88:	mov	x23, #0x0                   	// #0
  453f8c:	mov	x20, #0x0                   	// #0
  453f90:	b	4535c4 <ASN1_generate_nconf@plt+0x34c54>
  453f94:	adrp	x3, 4a5000 <stdin@@GLIBC_2.17+0x88>
  453f98:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  453f9c:	add	x1, x1, #0xb98
  453fa0:	str	x3, [sp, #112]
  453fa4:	ldr	x0, [x3, #56]
  453fa8:	bl	419740 <BIO_printf@plt>
  453fac:	ldr	x3, [sp, #112]
  453fb0:	b	453a40 <ASN1_generate_nconf@plt+0x350d0>
  453fb4:	nop
  453fb8:	stp	x29, x30, [sp, #-64]!
  453fbc:	mov	x29, sp
  453fc0:	stp	x19, x20, [sp, #16]
  453fc4:	mov	w20, w0
  453fc8:	mov	x0, x1
  453fcc:	stp	x21, x22, [sp, #32]
  453fd0:	mov	x21, x1
  453fd4:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  453fd8:	mov	w19, w0
  453fdc:	mov	x0, x21
  453fe0:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  453fe4:	cbz	w20, 454044 <ASN1_generate_nconf@plt+0x356d4>
  453fe8:	cmp	w19, #0x0
  453fec:	ccmp	w20, #0x2, #0x0, eq  // eq = none
  453ff0:	b.eq	45402c <ASN1_generate_nconf@plt+0x356bc>  // b.none
  453ff4:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  453ff8:	ldr	w0, [x0, #2256]
  453ffc:	cbz	w0, 454014 <ASN1_generate_nconf@plt+0x356a4>
  454000:	mov	w0, w20
  454004:	ldp	x19, x20, [sp, #16]
  454008:	ldp	x21, x22, [sp, #32]
  45400c:	ldp	x29, x30, [sp], #64
  454010:	ret
  454014:	bl	41a2a0 <ERR_clear_error@plt>
  454018:	mov	w0, w20
  45401c:	ldp	x19, x20, [sp, #16]
  454020:	ldp	x21, x22, [sp, #32]
  454024:	ldp	x29, x30, [sp], #64
  454028:	ret
  45402c:	mov	x0, x21
  454030:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  454034:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  454038:	ldr	w0, [x0, #2256]
  45403c:	cbnz	w0, 454000 <ASN1_generate_nconf@plt+0x35690>
  454040:	b	454014 <ASN1_generate_nconf@plt+0x356a4>
  454044:	adrp	x22, 4a5000 <stdin@@GLIBC_2.17+0x88>
  454048:	stp	x23, x24, [sp, #48]
  45404c:	ldr	x24, [x22, #56]
  454050:	cbz	x0, 454088 <ASN1_generate_nconf@plt+0x35718>
  454054:	bl	41d620 <X509_get_subject_name@plt>
  454058:	mov	x23, x0
  45405c:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  454060:	mov	x3, x0
  454064:	mov	x1, x23
  454068:	mov	x0, x24
  45406c:	mov	w2, #0x0                   	// #0
  454070:	bl	41e120 <X509_NAME_print_ex@plt>
  454074:	ldr	x0, [x22, #56]
  454078:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45407c:	add	x1, x1, #0xa60
  454080:	bl	419740 <BIO_printf@plt>
  454084:	ldr	x24, [x22, #56]
  454088:	mov	x0, x21
  45408c:	bl	41b940 <X509_STORE_CTX_get0_parent_ctx@plt>
  454090:	cmp	x0, #0x0
  454094:	adrp	x2, 468000 <ASN1_generate_nconf@plt+0x49690>
  454098:	add	x2, x2, #0x948
  45409c:	adrp	x22, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4540a0:	add	x22, x22, #0x758
  4540a4:	csel	x22, x22, x2, ne  // ne = any
  4540a8:	mov	x0, x21
  4540ac:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  4540b0:	mov	w23, w0
  4540b4:	sxtw	x0, w19
  4540b8:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  4540bc:	mov	x2, x22
  4540c0:	mov	x5, x0
  4540c4:	mov	w4, w23
  4540c8:	mov	x0, x24
  4540cc:	mov	w3, w19
  4540d0:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4540d4:	add	x1, x1, #0x768
  4540d8:	bl	419740 <BIO_printf@plt>
  4540dc:	cmp	w19, #0x2b
  4540e0:	b.hi	454104 <ASN1_generate_nconf@plt+0x35794>  // b.pmore
  4540e4:	mov	x0, #0x1c00                	// #7168
  4540e8:	mov	x1, #0x1                   	// #1
  4540ec:	movk	x0, #0x704, lsl #16
  4540f0:	lsl	x19, x1, x19
  4540f4:	movk	x0, #0x24, lsl #32
  4540f8:	tst	x19, x0
  4540fc:	b.ne	45411c <ASN1_generate_nconf@plt+0x357ac>  // b.any
  454100:	tbnz	x19, #43, 454138 <ASN1_generate_nconf@plt+0x357c8>
  454104:	mov	w0, w20
  454108:	ldp	x19, x20, [sp, #16]
  45410c:	ldp	x21, x22, [sp, #32]
  454110:	ldp	x23, x24, [sp, #48]
  454114:	ldp	x29, x30, [sp], #64
  454118:	ret
  45411c:	mov	w20, w1
  454120:	mov	w0, w20
  454124:	ldp	x19, x20, [sp, #16]
  454128:	ldp	x21, x22, [sp, #32]
  45412c:	ldp	x23, x24, [sp, #48]
  454130:	ldp	x29, x30, [sp], #64
  454134:	ret
  454138:	mov	w20, w1
  45413c:	mov	x0, x21
  454140:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  454144:	mov	w0, w20
  454148:	ldp	x19, x20, [sp, #16]
  45414c:	ldp	x21, x22, [sp, #32]
  454150:	ldp	x23, x24, [sp, #48]
  454154:	ldp	x29, x30, [sp], #64
  454158:	ret
  45415c:	nop
  454160:	stp	x29, x30, [sp, #-96]!
  454164:	mov	x29, sp
  454168:	stp	x19, x20, [sp, #16]
  45416c:	stp	x21, x22, [sp, #32]
  454170:	mov	x21, x1
  454174:	mov	x22, x0
  454178:	mov	x0, x1
  45417c:	mov	w1, #0x8005                	// #32773
  454180:	stp	x23, x24, [sp, #48]
  454184:	mov	x24, x3
  454188:	mov	x23, x4
  45418c:	stp	x25, x26, [sp, #64]
  454190:	mov	x25, x2
  454194:	mov	w26, w5
  454198:	adrp	x2, 463000 <ASN1_generate_nconf@plt+0x44690>
  45419c:	add	x2, x2, #0xfa0
  4541a0:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  4541a4:	mov	x19, x0
  4541a8:	cbz	x0, 454228 <ASN1_generate_nconf@plt+0x358b8>
  4541ac:	bl	41d400 <X509_STORE_CTX_new@plt>
  4541b0:	mov	x20, x0
  4541b4:	cbz	x0, 45425c <ASN1_generate_nconf@plt+0x358ec>
  4541b8:	mov	x1, #0x0                   	// #0
  4541bc:	mov	x0, x22
  4541c0:	bl	41c720 <X509_STORE_set_flags@plt>
  4541c4:	mov	x3, x25
  4541c8:	mov	x2, x19
  4541cc:	mov	x1, x22
  4541d0:	mov	x0, x20
  4541d4:	bl	41d490 <X509_STORE_CTX_init@plt>
  4541d8:	cbz	w0, 4542c8 <ASN1_generate_nconf@plt+0x35958>
  4541dc:	cbz	x24, 4541ec <ASN1_generate_nconf@plt+0x3587c>
  4541e0:	mov	x1, x24
  4541e4:	mov	x0, x20
  4541e8:	bl	41d6f0 <X509_STORE_CTX_set0_trusted_stack@plt>
  4541ec:	cbz	x23, 4541fc <ASN1_generate_nconf@plt+0x3588c>
  4541f0:	mov	x1, x23
  4541f4:	mov	x0, x20
  4541f8:	bl	41e4d0 <X509_STORE_CTX_set0_crls@plt>
  4541fc:	mov	x0, x20
  454200:	bl	419760 <X509_verify_cert@plt>
  454204:	cmp	w0, #0x0
  454208:	b.gt	454288 <ASN1_generate_nconf@plt+0x35918>
  45420c:	mov	x1, x21
  454210:	cbz	x21, 45427c <ASN1_generate_nconf@plt+0x3590c>
  454214:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454218:	add	x0, x0, #0x830
  45421c:	bl	41e1d0 <printf@plt>
  454220:	mov	x0, x20
  454224:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  454228:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45422c:	mov	w21, #0x0                   	// #0
  454230:	ldr	x0, [x0, #56]
  454234:	bl	41e7f0 <ERR_print_errors@plt>
  454238:	mov	x0, x19
  45423c:	bl	41e260 <X509_free@plt>
  454240:	mov	w0, w21
  454244:	ldp	x19, x20, [sp, #16]
  454248:	ldp	x21, x22, [sp, #32]
  45424c:	ldp	x23, x24, [sp, #48]
  454250:	ldp	x25, x26, [sp, #64]
  454254:	ldp	x29, x30, [sp], #96
  454258:	ret
  45425c:	cmp	x21, #0x0
  454260:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  454264:	add	x1, x1, #0x9f0
  454268:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45426c:	csel	x1, x1, x21, eq  // eq = none
  454270:	add	x0, x0, #0x790
  454274:	bl	41e1d0 <printf@plt>
  454278:	b	454228 <ASN1_generate_nconf@plt+0x358b8>
  45427c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  454280:	add	x1, x1, #0x9f0
  454284:	b	454214 <ASN1_generate_nconf@plt+0x358a4>
  454288:	mov	x0, x20
  45428c:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  454290:	mov	w22, w0
  454294:	cbnz	w0, 4542f0 <ASN1_generate_nconf@plt+0x35980>
  454298:	cmp	x21, #0x0
  45429c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4542a0:	add	x1, x1, #0x9f0
  4542a4:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4542a8:	csel	x1, x1, x21, eq  // eq = none
  4542ac:	add	x0, x0, #0x800
  4542b0:	bl	41e1d0 <printf@plt>
  4542b4:	cbnz	w26, 454314 <ASN1_generate_nconf@plt+0x359a4>
  4542b8:	mov	x0, x20
  4542bc:	mov	w21, #0x1                   	// #1
  4542c0:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4542c4:	b	454238 <ASN1_generate_nconf@plt+0x358c8>
  4542c8:	mov	x0, x20
  4542cc:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4542d0:	cmp	x21, #0x0
  4542d4:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4542d8:	add	x1, x1, #0x9f0
  4542dc:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4542e0:	csel	x1, x1, x21, eq  // eq = none
  4542e4:	add	x0, x0, #0x7c8
  4542e8:	bl	41e1d0 <printf@plt>
  4542ec:	b	454228 <ASN1_generate_nconf@plt+0x358b8>
  4542f0:	cbz	x21, 4543e0 <ASN1_generate_nconf@plt+0x35a70>
  4542f4:	mov	x1, x21
  4542f8:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4542fc:	add	x0, x0, #0x830
  454300:	bl	41e1d0 <printf@plt>
  454304:	mov	x0, x20
  454308:	mov	w21, #0x0                   	// #0
  45430c:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  454310:	b	454238 <ASN1_generate_nconf@plt+0x358c8>
  454314:	mov	x0, x20
  454318:	stp	x27, x28, [sp, #80]
  45431c:	bl	41bcc0 <X509_STORE_CTX_get1_chain@plt>
  454320:	mov	x23, x0
  454324:	mov	x0, x20
  454328:	bl	41a200 <X509_STORE_CTX_get_num_untrusted@plt>
  45432c:	adrp	x24, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454330:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454334:	mov	w25, w0
  454338:	adrp	x27, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45433c:	add	x0, x1, #0x808
  454340:	add	x24, x24, #0x810
  454344:	add	x27, x27, #0x820
  454348:	adrp	x26, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45434c:	bl	41dea0 <puts@plt>
  454350:	b	45435c <ASN1_generate_nconf@plt+0x359ec>
  454354:	mov	w0, #0xa                   	// #10
  454358:	bl	41a5a0 <putchar@plt>
  45435c:	mov	x0, x23
  454360:	bl	41dfd0 <OPENSSL_sk_num@plt>
  454364:	mov	w2, w0
  454368:	mov	w1, w22
  45436c:	mov	x0, x23
  454370:	cmp	w22, w2
  454374:	b.ge	4543cc <ASN1_generate_nconf@plt+0x35a5c>  // b.tcont
  454378:	bl	419630 <OPENSSL_sk_value@plt>
  45437c:	mov	x21, x0
  454380:	mov	w1, w22
  454384:	mov	x0, x24
  454388:	bl	41e1d0 <printf@plt>
  45438c:	ldr	x28, [x26, #3952]
  454390:	mov	x0, x21
  454394:	bl	41d620 <X509_get_subject_name@plt>
  454398:	mov	x21, x0
  45439c:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4543a0:	mov	x3, x0
  4543a4:	mov	x1, x21
  4543a8:	mov	x0, x28
  4543ac:	mov	w2, #0x0                   	// #0
  4543b0:	bl	41c1c0 <X509_NAME_print_ex_fp@plt>
  4543b4:	cmp	w22, w25
  4543b8:	add	w22, w22, #0x1
  4543bc:	b.ge	454354 <ASN1_generate_nconf@plt+0x359e4>  // b.tcont
  4543c0:	mov	x0, x27
  4543c4:	bl	41e1d0 <printf@plt>
  4543c8:	b	454354 <ASN1_generate_nconf@plt+0x359e4>
  4543cc:	adrp	x1, 41e000 <SSL_SESSION_set1_master_key@plt>
  4543d0:	add	x1, x1, #0x260
  4543d4:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4543d8:	ldp	x27, x28, [sp, #80]
  4543dc:	b	4542b8 <ASN1_generate_nconf@plt+0x35948>
  4543e0:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  4543e4:	add	x1, x1, #0x9f0
  4543e8:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4543ec:	add	x0, x0, #0x830
  4543f0:	bl	41e1d0 <printf@plt>
  4543f4:	mov	x0, x20
  4543f8:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4543fc:	b	454238 <ASN1_generate_nconf@plt+0x358c8>
  454400:	stp	x29, x30, [sp, #-160]!
  454404:	mov	x29, sp
  454408:	stp	x19, x20, [sp, #16]
  45440c:	mov	w19, w0
  454410:	stp	x21, x22, [sp, #32]
  454414:	mov	x21, x1
  454418:	stp	x25, x26, [sp, #64]
  45441c:	stp	xzr, xzr, [sp, #136]
  454420:	str	xzr, [sp, #152]
  454424:	bl	419c40 <X509_VERIFY_PARAM_new@plt>
  454428:	mov	x20, x0
  45442c:	cbz	x0, 454570 <ASN1_generate_nconf@plt+0x35c00>
  454430:	stp	x23, x24, [sp, #48]
  454434:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454438:	add	x23, x23, #0xa98
  45443c:	mov	x1, x21
  454440:	mov	w0, w19
  454444:	mov	x2, x23
  454448:	stp	x27, x28, [sp, #80]
  45444c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  454450:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454454:	mov	x25, x0
  454458:	add	x0, x1, #0x8a0
  45445c:	mov	w27, #0x0                   	// #0
  454460:	mov	w21, #0x0                   	// #0
  454464:	mov	w28, #0x0                   	// #0
  454468:	mov	w19, #0x0                   	// #0
  45446c:	mov	w24, #0x0                   	// #0
  454470:	mov	x22, #0x0                   	// #0
  454474:	stp	xzr, xzr, [sp, #96]
  454478:	str	x0, [sp, #112]
  45447c:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  454480:	add	x0, x0, #0x8d0
  454484:	str	x0, [sp, #120]
  454488:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  45448c:	cmp	w26, #0x3
  454490:	b.eq	454774 <ASN1_generate_nconf@plt+0x35e04>  // b.none
  454494:	b.le	454540 <ASN1_generate_nconf@plt+0x35bd0>
  454498:	cmp	w26, #0x5
  45449c:	b.eq	454644 <ASN1_generate_nconf@plt+0x35cd4>  // b.none
  4544a0:	cmp	w26, #0x6
  4544a4:	b.ne	4544f4 <ASN1_generate_nconf@plt+0x35b84>  // b.any
  4544a8:	mov	w19, #0x1                   	// #1
  4544ac:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4544b0:	mov	w26, w0
  4544b4:	cbz	w0, 4547a0 <ASN1_generate_nconf@plt+0x35e30>
  4544b8:	cmp	w26, #0x7
  4544bc:	b.eq	454780 <ASN1_generate_nconf@plt+0x35e10>  // b.none
  4544c0:	b.le	45448c <ASN1_generate_nconf@plt+0x35b1c>
  4544c4:	cmp	w26, #0xb
  4544c8:	b.eq	45464c <ASN1_generate_nconf@plt+0x35cdc>  // b.none
  4544cc:	b.le	454528 <ASN1_generate_nconf@plt+0x35bb8>
  4544d0:	cmp	w26, #0x7f0
  4544d4:	b.eq	454688 <ASN1_generate_nconf@plt+0x35d18>  // b.none
  4544d8:	b.le	454508 <ASN1_generate_nconf@plt+0x35b98>
  4544dc:	cmp	w26, #0x7f1
  4544e0:	b.ne	4544ac <ASN1_generate_nconf@plt+0x35b3c>  // b.any
  4544e4:	ldr	x1, [sp, #120]
  4544e8:	mov	w0, #0x1                   	// #1
  4544ec:	str	w0, [x1]
  4544f0:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  4544f4:	cmp	w26, #0x4
  4544f8:	b.ne	4544ac <ASN1_generate_nconf@plt+0x35b3c>  // b.any
  4544fc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  454500:	str	x0, [sp, #104]
  454504:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454508:	sub	w6, w26, #0x7d1
  45450c:	cmp	w6, #0x1d
  454510:	b.hi	4544ac <ASN1_generate_nconf@plt+0x35b3c>  // b.pmore
  454514:	mov	x1, x20
  454518:	bl	45cdd0 <ASN1_generate_nconf@plt+0x3e460>
  45451c:	cbz	w0, 454674 <ASN1_generate_nconf@plt+0x35d04>
  454520:	add	w28, w28, #0x1
  454524:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454528:	cmp	w26, #0x9
  45452c:	b.eq	454654 <ASN1_generate_nconf@plt+0x35ce4>  // b.none
  454530:	cmp	w26, #0xa
  454534:	b.ne	4545dc <ASN1_generate_nconf@plt+0x35c6c>  // b.any
  454538:	mov	w21, #0x1                   	// #1
  45453c:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454540:	cmp	w26, #0x1
  454544:	b.eq	454698 <ASN1_generate_nconf@plt+0x35d28>  // b.none
  454548:	cmp	w26, #0x2
  45454c:	b.ne	454610 <ASN1_generate_nconf@plt+0x35ca0>  // b.any
  454550:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  454554:	mov	w1, #0x0                   	// #0
  454558:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  45455c:	mov	x22, x0
  454560:	cbnz	x0, 4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454564:	ldp	x23, x24, [sp, #48]
  454568:	ldp	x27, x28, [sp, #80]
  45456c:	nop
  454570:	mov	w26, #0x1                   	// #1
  454574:	mov	x19, #0x0                   	// #0
  454578:	mov	x22, #0x0                   	// #0
  45457c:	mov	x0, x20
  454580:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  454584:	mov	x0, x19
  454588:	bl	41dbd0 <X509_STORE_free@plt>
  45458c:	ldr	x0, [sp, #136]
  454590:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  454594:	add	x19, x19, #0x260
  454598:	mov	x1, x19
  45459c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4545a0:	ldr	x0, [sp, #144]
  4545a4:	mov	x1, x19
  4545a8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4545ac:	ldr	x0, [sp, #152]
  4545b0:	adrp	x1, 41d000 <BIO_test_flags@plt>
  4545b4:	add	x1, x1, #0x10
  4545b8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4545bc:	mov	x0, x22
  4545c0:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  4545c4:	mov	w0, w26
  4545c8:	ldp	x19, x20, [sp, #16]
  4545cc:	ldp	x21, x22, [sp, #32]
  4545d0:	ldp	x25, x26, [sp, #64]
  4545d4:	ldp	x29, x30, [sp], #160
  4545d8:	ret
  4545dc:	cmp	w26, #0x8
  4545e0:	b.ne	4544ac <ASN1_generate_nconf@plt+0x35b3c>  // b.any
  4545e4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4545e8:	adrp	x4, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4545ec:	add	x1, sp, #0x90
  4545f0:	add	x4, x4, #0x8b8
  4545f4:	mov	x3, #0x0                   	// #0
  4545f8:	mov	w2, #0x8005                	// #32773
  4545fc:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  454600:	cbz	w0, 454674 <ASN1_generate_nconf@plt+0x35d04>
  454604:	mov	w19, #0x1                   	// #1
  454608:	mov	w24, w19
  45460c:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454610:	cmn	w26, #0x1
  454614:	b.ne	4544ac <ASN1_generate_nconf@plt+0x35b3c>  // b.any
  454618:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45461c:	mov	x2, x25
  454620:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  454624:	mov	w26, #0x1                   	// #1
  454628:	ldr	x0, [x0, #56]
  45462c:	add	x1, x1, #0xd68
  454630:	mov	x19, #0x0                   	// #0
  454634:	bl	419740 <BIO_printf@plt>
  454638:	ldp	x23, x24, [sp, #48]
  45463c:	ldp	x27, x28, [sp, #80]
  454640:	b	45457c <ASN1_generate_nconf@plt+0x35c0c>
  454644:	mov	w24, #0x1                   	// #1
  454648:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  45464c:	mov	w27, #0x1                   	// #1
  454650:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454654:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  454658:	adrp	x4, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45465c:	add	x1, sp, #0x98
  454660:	add	x4, x4, #0x8d0
  454664:	mov	x3, #0x0                   	// #0
  454668:	mov	w2, #0x8005                	// #32773
  45466c:	bl	45b2d8 <ASN1_generate_nconf@plt+0x3c968>
  454670:	cbnz	w0, 4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454674:	mov	w26, #0x1                   	// #1
  454678:	mov	x19, #0x0                   	// #0
  45467c:	ldp	x23, x24, [sp, #48]
  454680:	ldp	x27, x28, [sp, #80]
  454684:	b	45457c <ASN1_generate_nconf@plt+0x35c0c>
  454688:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45468c:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  454690:	cbnz	w0, 4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454694:	b	454674 <ASN1_generate_nconf@plt+0x35d04>
  454698:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45469c:	mov	x0, x23
  4546a0:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  4546a4:	adrp	x25, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4546a8:	ldr	x0, [x24, #56]
  4546ac:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  4546b0:	add	x25, x25, #0x868
  4546b4:	add	x1, x1, #0x850
  4546b8:	mov	w19, #0x0                   	// #0
  4546bc:	bl	419740 <BIO_printf@plt>
  4546c0:	b	4546f4 <ASN1_generate_nconf@plt+0x35d84>
  4546c4:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  4546c8:	mov	x23, x0
  4546cc:	ldr	x26, [x24, #56]
  4546d0:	bl	41be60 <X509_PURPOSE_get0_sname@plt>
  4546d4:	mov	x21, x0
  4546d8:	mov	x0, x23
  4546dc:	bl	41bb40 <X509_PURPOSE_get0_name@plt>
  4546e0:	mov	x3, x0
  4546e4:	mov	x2, x21
  4546e8:	mov	x1, x25
  4546ec:	mov	x0, x26
  4546f0:	bl	419740 <BIO_printf@plt>
  4546f4:	bl	41ca90 <X509_PURPOSE_get_count@plt>
  4546f8:	mov	w1, w0
  4546fc:	cmp	w1, w19
  454700:	mov	w0, w19
  454704:	add	w19, w19, #0x1
  454708:	b.gt	4546c4 <ASN1_generate_nconf@plt+0x35d54>
  45470c:	ldr	x0, [x24, #56]
  454710:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454714:	adrp	x23, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454718:	add	x1, x1, #0x878
  45471c:	add	x23, x23, #0x898
  454720:	mov	w19, #0x0                   	// #0
  454724:	bl	419740 <BIO_printf@plt>
  454728:	b	454748 <ASN1_generate_nconf@plt+0x35dd8>
  45472c:	bl	41b7a0 <X509_VERIFY_PARAM_get0@plt>
  454730:	ldr	x21, [x24, #56]
  454734:	bl	41a360 <X509_VERIFY_PARAM_get0_name@plt>
  454738:	mov	x1, x23
  45473c:	mov	x2, x0
  454740:	mov	x0, x21
  454744:	bl	419740 <BIO_printf@plt>
  454748:	bl	419c00 <X509_VERIFY_PARAM_get_count@plt>
  45474c:	mov	w1, w0
  454750:	cmp	w1, w19
  454754:	mov	w0, w19
  454758:	add	w19, w19, #0x1
  45475c:	b.gt	45472c <ASN1_generate_nconf@plt+0x35dbc>
  454760:	mov	w26, #0x0                   	// #0
  454764:	mov	x19, #0x0                   	// #0
  454768:	ldp	x23, x24, [sp, #48]
  45476c:	ldp	x27, x28, [sp, #80]
  454770:	b	45457c <ASN1_generate_nconf@plt+0x35c0c>
  454774:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  454778:	str	x0, [sp, #96]
  45477c:	b	4544ac <ASN1_generate_nconf@plt+0x35b3c>
  454780:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  454784:	ldr	x4, [sp, #112]
  454788:	add	x1, sp, #0x88
  45478c:	mov	x3, #0x0                   	// #0
  454790:	mov	w2, #0x8005                	// #32773
  454794:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  454798:	cbnz	w0, 4544ac <ASN1_generate_nconf@plt+0x35b3c>
  45479c:	b	454674 <ASN1_generate_nconf@plt+0x35d04>
  4547a0:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  4547a4:	mov	w23, w0
  4547a8:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  4547ac:	str	x0, [sp, #112]
  4547b0:	ldr	x1, [sp, #144]
  4547b4:	cbz	x1, 4547c4 <ASN1_generate_nconf@plt+0x35e54>
  4547b8:	ldp	x0, x1, [sp, #96]
  4547bc:	orr	x0, x0, x1
  4547c0:	cbnz	x0, 454958 <ASN1_generate_nconf@plt+0x35fe8>
  4547c4:	ldp	x1, x0, [sp, #96]
  4547c8:	mov	w2, w19
  4547cc:	mov	w3, w24
  4547d0:	bl	458760 <ASN1_generate_nconf@plt+0x39df0>
  4547d4:	mov	x19, x0
  4547d8:	cbz	x0, 454948 <ASN1_generate_nconf@plt+0x35fd8>
  4547dc:	adrp	x1, 453000 <ASN1_generate_nconf@plt+0x34690>
  4547e0:	add	x1, x1, #0xfb8
  4547e4:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  4547e8:	cbnz	w28, 4548c8 <ASN1_generate_nconf@plt+0x35f58>
  4547ec:	bl	41a2a0 <ERR_clear_error@plt>
  4547f0:	cbnz	w21, 4548bc <ASN1_generate_nconf@plt+0x35f4c>
  4547f4:	cmp	w23, #0x0
  4547f8:	ldp	x2, x3, [sp, #136]
  4547fc:	ldr	x4, [sp, #152]
  454800:	b.le	4548d8 <ASN1_generate_nconf@plt+0x35f68>
  454804:	ldr	x21, [sp, #112]
  454808:	sub	w23, w23, #0x1
  45480c:	mov	w24, #0x0                   	// #0
  454810:	mov	w25, #0xffffffff            	// #-1
  454814:	add	x23, x21, w23, uxtw #3
  454818:	b	454828 <ASN1_generate_nconf@plt+0x35eb8>
  45481c:	ldp	x2, x3, [sp, #136]
  454820:	add	x21, x21, #0x8
  454824:	ldr	x4, [sp, #152]
  454828:	mov	w5, w27
  45482c:	ldr	x1, [x21]
  454830:	mov	x0, x19
  454834:	bl	454160 <ASN1_generate_nconf@plt+0x357f0>
  454838:	cmp	w0, #0x1
  45483c:	csel	w24, w24, w25, eq  // eq = none
  454840:	cmp	x23, x21
  454844:	b.ne	45481c <ASN1_generate_nconf@plt+0x35eac>  // b.any
  454848:	mov	x0, x20
  45484c:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  454850:	mov	x0, x19
  454854:	bl	41dbd0 <X509_STORE_free@plt>
  454858:	ldr	x0, [sp, #136]
  45485c:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  454860:	add	x19, x19, #0x260
  454864:	mov	x1, x19
  454868:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45486c:	ldr	x0, [sp, #144]
  454870:	mov	x1, x19
  454874:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  454878:	ldr	x0, [sp, #152]
  45487c:	adrp	x1, 41d000 <BIO_test_flags@plt>
  454880:	add	x1, x1, #0x10
  454884:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  454888:	mov	x0, x22
  45488c:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  454890:	cmn	w24, #0x1
  454894:	mov	w6, #0x2                   	// #2
  454898:	csel	w26, wzr, w6, ne  // ne = any
  45489c:	mov	w0, w26
  4548a0:	ldp	x19, x20, [sp, #16]
  4548a4:	ldp	x21, x22, [sp, #32]
  4548a8:	ldp	x23, x24, [sp, #48]
  4548ac:	ldp	x25, x26, [sp, #64]
  4548b0:	ldp	x27, x28, [sp, #80]
  4548b4:	ldp	x29, x30, [sp], #160
  4548b8:	ret
  4548bc:	mov	x0, x19
  4548c0:	bl	459d88 <ASN1_generate_nconf@plt+0x3b418>
  4548c4:	b	4547f4 <ASN1_generate_nconf@plt+0x35e84>
  4548c8:	mov	x1, x20
  4548cc:	mov	x0, x19
  4548d0:	bl	41df70 <X509_STORE_set1_param@plt>
  4548d4:	b	4547ec <ASN1_generate_nconf@plt+0x35e7c>
  4548d8:	mov	w5, w27
  4548dc:	mov	x0, x19
  4548e0:	mov	x1, #0x0                   	// #0
  4548e4:	bl	454160 <ASN1_generate_nconf@plt+0x357f0>
  4548e8:	cmp	w0, #0x1
  4548ec:	b.eq	45494c <ASN1_generate_nconf@plt+0x35fdc>  // b.none
  4548f0:	mov	x0, x20
  4548f4:	bl	419e20 <X509_VERIFY_PARAM_free@plt>
  4548f8:	mov	x0, x19
  4548fc:	bl	41dbd0 <X509_STORE_free@plt>
  454900:	ldr	x0, [sp, #136]
  454904:	adrp	x19, 41e000 <SSL_SESSION_set1_master_key@plt>
  454908:	add	x19, x19, #0x260
  45490c:	mov	w26, #0x2                   	// #2
  454910:	mov	x1, x19
  454914:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  454918:	ldr	x0, [sp, #144]
  45491c:	mov	x1, x19
  454920:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  454924:	ldr	x0, [sp, #152]
  454928:	adrp	x1, 41d000 <BIO_test_flags@plt>
  45492c:	add	x1, x1, #0x10
  454930:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  454934:	mov	x0, x22
  454938:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  45493c:	ldp	x23, x24, [sp, #48]
  454940:	ldp	x27, x28, [sp, #80]
  454944:	b	4545c4 <ASN1_generate_nconf@plt+0x35c54>
  454948:	mov	w26, #0x1                   	// #1
  45494c:	ldp	x23, x24, [sp, #48]
  454950:	ldp	x27, x28, [sp, #80]
  454954:	b	45457c <ASN1_generate_nconf@plt+0x35c0c>
  454958:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45495c:	mov	x2, x25
  454960:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454964:	mov	w26, #0x1                   	// #1
  454968:	ldr	x0, [x0, #56]
  45496c:	add	x1, x1, #0x8e0
  454970:	mov	x19, #0x0                   	// #0
  454974:	bl	419740 <BIO_printf@plt>
  454978:	ldp	x23, x24, [sp, #48]
  45497c:	ldp	x27, x28, [sp, #80]
  454980:	b	45457c <ASN1_generate_nconf@plt+0x35c0c>
  454984:	nop
  454988:	stp	x29, x30, [sp, #-112]!
  45498c:	mov	x29, sp
  454990:	stp	x23, x24, [sp, #48]
  454994:	adrp	x24, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454998:	add	x24, x24, #0x70
  45499c:	mov	x2, x24
  4549a0:	mov	w23, #0x0                   	// #0
  4549a4:	stp	x19, x20, [sp, #16]
  4549a8:	mov	w19, #0x0                   	// #0
  4549ac:	mov	w20, #0x0                   	// #0
  4549b0:	stp	x21, x22, [sp, #32]
  4549b4:	mov	w21, #0x0                   	// #0
  4549b8:	mov	w22, #0x0                   	// #0
  4549bc:	stp	x25, x26, [sp, #64]
  4549c0:	mov	w26, #0x0                   	// #0
  4549c4:	mov	w25, #0x0                   	// #0
  4549c8:	stp	x27, x28, [sp, #80]
  4549cc:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  4549d0:	mov	w28, #0x0                   	// #0
  4549d4:	mov	w27, #0x0                   	// #0
  4549d8:	str	x0, [sp, #104]
  4549dc:	nop
  4549e0:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  4549e4:	cbz	w0, 454a18 <ASN1_generate_nconf@plt+0x360a8>
  4549e8:	cmp	w0, #0x5
  4549ec:	b.eq	454bb4 <ASN1_generate_nconf@plt+0x36244>  // b.none
  4549f0:	b.gt	454aa4 <ASN1_generate_nconf@plt+0x36134>
  4549f4:	cmp	w0, #0x2
  4549f8:	b.eq	454b9c <ASN1_generate_nconf@plt+0x3622c>  // b.none
  4549fc:	b.le	454acc <ASN1_generate_nconf@plt+0x3615c>
  454a00:	cmp	w0, #0x3
  454a04:	b.eq	454b24 <ASN1_generate_nconf@plt+0x361b4>  // b.none
  454a08:	mov	w19, #0x1                   	// #1
  454a0c:	mov	w27, w19
  454a10:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  454a14:	cbnz	w0, 4549e8 <ASN1_generate_nconf@plt+0x36078>
  454a18:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  454a1c:	cbnz	w0, 454c98 <ASN1_generate_nconf@plt+0x36328>
  454a20:	eor	w27, w27, #0x1
  454a24:	orr	w23, w27, w23
  454a28:	cbz	w23, 454a60 <ASN1_generate_nconf@plt+0x360f0>
  454a2c:	bl	41b0d0 <OpenSSL_version_num@plt>
  454a30:	mov	x1, #0x104f                	// #4175
  454a34:	movk	x1, #0x1010, lsl #16
  454a38:	cmp	x0, x1
  454a3c:	mov	w0, #0x0                   	// #0
  454a40:	b.eq	454cb0 <ASN1_generate_nconf@plt+0x36340>  // b.none
  454a44:	bl	41e2f0 <OpenSSL_version@plt>
  454a48:	mov	x2, x0
  454a4c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454a50:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454a54:	add	x1, x1, #0xf08
  454a58:	add	x0, x0, #0xf28
  454a5c:	bl	41e1d0 <printf@plt>
  454a60:	cbnz	w22, 454c84 <ASN1_generate_nconf@plt+0x36314>
  454a64:	cbnz	w26, 454c70 <ASN1_generate_nconf@plt+0x36300>
  454a68:	cbnz	w21, 454bfc <ASN1_generate_nconf@plt+0x3628c>
  454a6c:	cbnz	w25, 454be8 <ASN1_generate_nconf@plt+0x36278>
  454a70:	cbnz	w20, 454bd4 <ASN1_generate_nconf@plt+0x36264>
  454a74:	cbnz	w19, 454bc0 <ASN1_generate_nconf@plt+0x36250>
  454a78:	cbz	w28, 454ae8 <ASN1_generate_nconf@plt+0x36178>
  454a7c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454a80:	add	x0, x0, #0xf50
  454a84:	bl	41e1d0 <printf@plt>
  454a88:	mov	w28, #0x0                   	// #0
  454a8c:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454a90:	add	x0, x0, #0xf60
  454a94:	bl	41e1d0 <printf@plt>
  454a98:	mov	w0, #0xa                   	// #10
  454a9c:	bl	41a5a0 <putchar@plt>
  454aa0:	b	454ae8 <ASN1_generate_nconf@plt+0x36178>
  454aa4:	cmp	w0, #0x8
  454aa8:	b.eq	454ba8 <ASN1_generate_nconf@plt+0x36238>  // b.none
  454aac:	b.le	454b08 <ASN1_generate_nconf@plt+0x36198>
  454ab0:	cmp	w0, #0x9
  454ab4:	b.eq	454b3c <ASN1_generate_nconf@plt+0x361cc>  // b.none
  454ab8:	cmp	w0, #0xa
  454abc:	b.ne	4549e0 <ASN1_generate_nconf@plt+0x36070>  // b.any
  454ac0:	mov	w28, #0x1                   	// #1
  454ac4:	mov	w27, w28
  454ac8:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454acc:	cmn	w0, #0x1
  454ad0:	b.eq	454b60 <ASN1_generate_nconf@plt+0x361f0>  // b.none
  454ad4:	cmp	w0, #0x1
  454ad8:	b.ne	4549e0 <ASN1_generate_nconf@plt+0x36070>  // b.any
  454adc:	mov	x0, x24
  454ae0:	mov	w28, #0x0                   	// #0
  454ae4:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  454ae8:	mov	w0, w28
  454aec:	ldp	x19, x20, [sp, #16]
  454af0:	ldp	x21, x22, [sp, #32]
  454af4:	ldp	x23, x24, [sp, #48]
  454af8:	ldp	x25, x26, [sp, #64]
  454afc:	ldp	x27, x28, [sp, #80]
  454b00:	ldp	x29, x30, [sp], #112
  454b04:	ret
  454b08:	cmp	w0, #0x6
  454b0c:	b.eq	454b30 <ASN1_generate_nconf@plt+0x361c0>  // b.none
  454b10:	cmp	w0, #0x7
  454b14:	b.ne	4549e0 <ASN1_generate_nconf@plt+0x36070>  // b.any
  454b18:	mov	w26, #0x1                   	// #1
  454b1c:	mov	w27, w26
  454b20:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454b24:	mov	w20, #0x1                   	// #1
  454b28:	mov	w27, w20
  454b2c:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454b30:	mov	w21, #0x1                   	// #1
  454b34:	mov	w27, w21
  454b38:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454b3c:	mov	w19, #0x1                   	// #1
  454b40:	mov	w20, w19
  454b44:	mov	w26, w19
  454b48:	mov	w21, w19
  454b4c:	mov	w22, w19
  454b50:	mov	w23, w19
  454b54:	mov	w25, w19
  454b58:	mov	w28, w19
  454b5c:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454b60:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  454b64:	ldr	x0, [x19, #56]
  454b68:	mov	w28, #0x1                   	// #1
  454b6c:	ldr	x2, [sp, #104]
  454b70:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  454b74:	add	x1, x1, #0xd68
  454b78:	bl	419740 <BIO_printf@plt>
  454b7c:	mov	w0, w28
  454b80:	ldp	x19, x20, [sp, #16]
  454b84:	ldp	x21, x22, [sp, #32]
  454b88:	ldp	x23, x24, [sp, #48]
  454b8c:	ldp	x25, x26, [sp, #64]
  454b90:	ldp	x27, x28, [sp, #80]
  454b94:	ldp	x29, x30, [sp], #112
  454b98:	ret
  454b9c:	mov	w22, #0x1                   	// #1
  454ba0:	mov	w27, w22
  454ba4:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454ba8:	mov	w23, #0x1                   	// #1
  454bac:	mov	w27, w23
  454bb0:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454bb4:	mov	w25, #0x1                   	// #1
  454bb8:	mov	w27, w25
  454bbc:	b	4549e0 <ASN1_generate_nconf@plt+0x36070>
  454bc0:	mov	w0, #0x5                   	// #5
  454bc4:	bl	41e2f0 <OpenSSL_version@plt>
  454bc8:	bl	41dea0 <puts@plt>
  454bcc:	cbz	w28, 454ae8 <ASN1_generate_nconf@plt+0x36178>
  454bd0:	b	454a7c <ASN1_generate_nconf@plt+0x3610c>
  454bd4:	mov	w0, #0x4                   	// #4
  454bd8:	bl	41e2f0 <OpenSSL_version@plt>
  454bdc:	bl	41dea0 <puts@plt>
  454be0:	cbz	w19, 454a78 <ASN1_generate_nconf@plt+0x36108>
  454be4:	b	454bc0 <ASN1_generate_nconf@plt+0x36250>
  454be8:	mov	w0, #0x1                   	// #1
  454bec:	bl	41e2f0 <OpenSSL_version@plt>
  454bf0:	bl	41dea0 <puts@plt>
  454bf4:	cbz	w20, 454a74 <ASN1_generate_nconf@plt+0x36104>
  454bf8:	b	454bd4 <ASN1_generate_nconf@plt+0x36264>
  454bfc:	adrp	x0, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454c00:	add	x0, x0, #0xf40
  454c04:	bl	41e1d0 <printf@plt>
  454c08:	adrp	x21, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  454c0c:	bl	41b4b0 <BN_options@plt>
  454c10:	mov	x1, x0
  454c14:	add	x21, x21, #0x158
  454c18:	mov	x0, x21
  454c1c:	bl	41e1d0 <printf@plt>
  454c20:	bl	41df20 <RC4_options@plt>
  454c24:	mov	x1, x0
  454c28:	mov	x0, x21
  454c2c:	bl	41e1d0 <printf@plt>
  454c30:	bl	41d540 <DES_options@plt>
  454c34:	mov	x1, x0
  454c38:	mov	x0, x21
  454c3c:	bl	41e1d0 <printf@plt>
  454c40:	bl	41da60 <IDEA_options@plt>
  454c44:	mov	x1, x0
  454c48:	mov	x0, x21
  454c4c:	bl	41e1d0 <printf@plt>
  454c50:	bl	41e2e0 <BF_options@plt>
  454c54:	mov	x1, x0
  454c58:	mov	x0, x21
  454c5c:	bl	41e1d0 <printf@plt>
  454c60:	mov	w0, #0xa                   	// #10
  454c64:	bl	41a5a0 <putchar@plt>
  454c68:	cbz	w25, 454a70 <ASN1_generate_nconf@plt+0x36100>
  454c6c:	b	454be8 <ASN1_generate_nconf@plt+0x36278>
  454c70:	mov	w0, #0x3                   	// #3
  454c74:	bl	41e2f0 <OpenSSL_version@plt>
  454c78:	bl	41dea0 <puts@plt>
  454c7c:	cbz	w21, 454a6c <ASN1_generate_nconf@plt+0x360fc>
  454c80:	b	454bfc <ASN1_generate_nconf@plt+0x3628c>
  454c84:	mov	w0, #0x2                   	// #2
  454c88:	bl	41e2f0 <OpenSSL_version@plt>
  454c8c:	bl	41dea0 <puts@plt>
  454c90:	cbz	w26, 454a68 <ASN1_generate_nconf@plt+0x360f8>
  454c94:	b	454c70 <ASN1_generate_nconf@plt+0x36300>
  454c98:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  454c9c:	adrp	x1, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  454ca0:	add	x1, x1, #0xee8
  454ca4:	ldr	x0, [x19, #56]
  454ca8:	bl	419740 <BIO_printf@plt>
  454cac:	b	454b64 <ASN1_generate_nconf@plt+0x361f4>
  454cb0:	bl	41e2f0 <OpenSSL_version@plt>
  454cb4:	bl	41dea0 <puts@plt>
  454cb8:	cbz	w22, 454a64 <ASN1_generate_nconf@plt+0x360f4>
  454cbc:	b	454c84 <ASN1_generate_nconf@plt+0x36314>
  454cc0:	stp	x29, x30, [sp, #-32]!
  454cc4:	mov	x29, sp
  454cc8:	stp	x19, x20, [sp, #16]
  454ccc:	mov	x20, x1
  454cd0:	mov	x19, x0
  454cd4:	bl	41e440 <strlen@plt>
  454cd8:	tbnz	w0, #31, 454d38 <ASN1_generate_nconf@plt+0x363c8>
  454cdc:	mov	x2, x19
  454ce0:	mov	x5, x19
  454ce4:	sxtw	x1, w0
  454ce8:	mov	w0, #0x0                   	// #0
  454cec:	nop
  454cf0:	ldrb	w3, [x2], #1
  454cf4:	cmp	w3, #0x2c
  454cf8:	sub	x4, x2, x19
  454cfc:	sub	x6, x2, #0x1
  454d00:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  454d04:	b.ne	454d24 <ASN1_generate_nconf@plt+0x363b4>  // b.any
  454d08:	cmp	x5, x6
  454d0c:	b.eq	454d20 <ASN1_generate_nconf@plt+0x363b0>  // b.none
  454d10:	cbz	x20, 454d1c <ASN1_generate_nconf@plt+0x363ac>
  454d14:	str	x5, [x20, w0, sxtw #3]
  454d18:	sturb	wzr, [x2, #-1]
  454d1c:	add	w0, w0, #0x1
  454d20:	mov	x5, x2
  454d24:	cmp	x4, x1
  454d28:	b.le	454cf0 <ASN1_generate_nconf@plt+0x36380>
  454d2c:	ldp	x19, x20, [sp, #16]
  454d30:	ldp	x29, x30, [sp], #32
  454d34:	ret
  454d38:	mov	w0, #0x0                   	// #0
  454d3c:	ldp	x19, x20, [sp, #16]
  454d40:	ldp	x29, x30, [sp], #32
  454d44:	ret
  454d48:	stp	x29, x30, [sp, #-48]!
  454d4c:	mov	x29, sp
  454d50:	stp	x19, x20, [sp, #16]
  454d54:	mov	x20, x1
  454d58:	stp	x21, x22, [sp, #32]
  454d5c:	mov	w21, w0
  454d60:	mov	x0, x1
  454d64:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  454d68:	cmp	w0, #0x12
  454d6c:	b.eq	454e10 <ASN1_generate_nconf@plt+0x364a0>  // b.none
  454d70:	cbnz	w21, 454de8 <ASN1_generate_nconf@plt+0x36478>
  454d74:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  454d78:	mov	w19, w0
  454d7c:	mov	x0, x20
  454d80:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  454d84:	ldr	x22, [x21, #56]
  454d88:	bl	41d620 <X509_get_subject_name@plt>
  454d8c:	mov	x2, x0
  454d90:	mov	x3, #0x0                   	// #0
  454d94:	mov	x1, #0x0                   	// #0
  454d98:	mov	x0, x22
  454d9c:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  454da0:	ldr	x21, [x21, #56]
  454da4:	mov	x0, x20
  454da8:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  454dac:	mov	w20, w0
  454db0:	sxtw	x0, w19
  454db4:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  454db8:	mov	w3, w20
  454dbc:	mov	x4, x0
  454dc0:	mov	w2, w19
  454dc4:	mov	x0, x21
  454dc8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454dcc:	add	x1, x1, #0x1b8
  454dd0:	bl	419740 <BIO_printf@plt>
  454dd4:	mov	w0, #0x1                   	// #1
  454dd8:	ldp	x19, x20, [sp, #16]
  454ddc:	ldp	x21, x22, [sp, #32]
  454de0:	ldp	x29, x30, [sp], #48
  454de4:	ret
  454de8:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  454dec:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454df0:	add	x1, x1, #0x178
  454df4:	ldr	x0, [x0, #56]
  454df8:	bl	419740 <BIO_printf@plt>
  454dfc:	mov	w0, #0x0                   	// #0
  454e00:	ldp	x19, x20, [sp, #16]
  454e04:	ldp	x21, x22, [sp, #32]
  454e08:	ldp	x29, x30, [sp], #48
  454e0c:	ret
  454e10:	mov	w0, #0x1                   	// #1
  454e14:	ldp	x19, x20, [sp, #16]
  454e18:	ldp	x21, x22, [sp, #32]
  454e1c:	ldp	x29, x30, [sp], #48
  454e20:	ret
  454e24:	nop
  454e28:	sub	sp, sp, #0x240
  454e2c:	mov	w2, #0x8005                	// #32773
  454e30:	add	x4, sp, #0x1d8
  454e34:	stp	x29, x30, [sp]
  454e38:	mov	x29, sp
  454e3c:	stp	x19, x20, [sp, #16]
  454e40:	mov	w19, w0
  454e44:	stp	x21, x22, [sp, #32]
  454e48:	mov	x21, x1
  454e4c:	stp	x23, x24, [sp, #48]
  454e50:	stp	x25, x26, [sp, #64]
  454e54:	stp	x27, x28, [sp, #80]
  454e58:	stp	w2, w2, [x4, #-8]
  454e5c:	stp	w2, w2, [x4]
  454e60:	str	w2, [sp, #480]
  454e64:	stp	xzr, xzr, [sp, #488]
  454e68:	str	xzr, [sp, #504]
  454e6c:	bl	41add0 <X509_STORE_new@plt>
  454e70:	str	x0, [sp, #176]
  454e74:	cbz	x0, 4551a8 <ASN1_generate_nconf@plt+0x36838>
  454e78:	adrp	x1, 454000 <ASN1_generate_nconf@plt+0x35690>
  454e7c:	adrp	x20, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454e80:	add	x1, x1, #0xd48
  454e84:	add	x20, x20, #0xff8
  454e88:	bl	41c020 <X509_STORE_set_verify_cb@plt>
  454e8c:	mov	w26, #0x0                   	// #0
  454e90:	mov	x1, x21
  454e94:	mov	w0, w19
  454e98:	mov	x2, x20
  454e9c:	bl	45c1c0 <ASN1_generate_nconf@plt+0x3d850>
  454ea0:	add	x1, sp, #0x108
  454ea4:	add	x2, sp, #0x14c
  454ea8:	add	x3, sp, #0x178
  454eac:	adrp	x19, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454eb0:	add	x19, x19, #0xf78
  454eb4:	str	xzr, [sp, #144]
  454eb8:	stp	wzr, wzr, [x1, #-8]
  454ebc:	mov	x28, x0
  454ec0:	stp	wzr, wzr, [x2, #-8]
  454ec4:	mov	w0, #0x1e                  	// #30
  454ec8:	stp	wzr, wzr, [x3, #-8]
  454ecc:	mov	w21, #0x0                   	// #0
  454ed0:	stp	wzr, wzr, [x1]
  454ed4:	mov	w27, #0x0                   	// #0
  454ed8:	stp	wzr, wzr, [x2]
  454edc:	mov	x22, #0x0                   	// #0
  454ee0:	stp	wzr, wzr, [x3]
  454ee4:	mov	x23, #0x0                   	// #0
  454ee8:	str	wzr, [sp, #184]
  454eec:	mov	x24, #0x0                   	// #0
  454ef0:	stp	wzr, wzr, [sp, #192]
  454ef4:	stp	wzr, wzr, [sp, #200]
  454ef8:	stp	wzr, wzr, [sp, #208]
  454efc:	stp	wzr, wzr, [sp, #216]
  454f00:	stp	wzr, wzr, [sp, #240]
  454f04:	str	wzr, [sp, #272]
  454f08:	str	wzr, [sp, #276]
  454f0c:	str	wzr, [sp, #300]
  454f10:	str	wzr, [sp, #312]
  454f14:	str	wzr, [sp, #384]
  454f18:	str	wzr, [sp, #392]
  454f1c:	str	wzr, [sp, #400]
  454f20:	str	xzr, [sp, #408]
  454f24:	str	wzr, [sp, #320]
  454f28:	stp	xzr, xzr, [sp, #96]
  454f2c:	stp	xzr, xzr, [sp, #112]
  454f30:	stp	xzr, xzr, [sp, #128]
  454f34:	str	xzr, [sp, #160]
  454f38:	str	w0, [sp, #188]
  454f3c:	stp	xzr, xzr, [sp, #224]
  454f40:	str	xzr, [sp, #248]
  454f44:	stp	xzr, xzr, [sp, #280]
  454f48:	str	wzr, [sp, #296]
  454f4c:	str	xzr, [sp, #304]
  454f50:	str	wzr, [sp, #316]
  454f54:	stp	xzr, xzr, [sp, #344]
  454f58:	str	xzr, [sp, #360]
  454f5c:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  454f60:	mov	w1, w0
  454f64:	cbz	w0, 454fa4 <ASN1_generate_nconf@plt+0x36634>
  454f68:	cmp	w1, #0x3e
  454f6c:	b.gt	455158 <ASN1_generate_nconf@plt+0x367e8>
  454f70:	cmn	w1, #0x1
  454f74:	b.lt	454f5c <ASN1_generate_nconf@plt+0x365ec>  // b.tstop
  454f78:	add	w1, w1, #0x1
  454f7c:	cmp	w1, #0x3f
  454f80:	b.hi	454f5c <ASN1_generate_nconf@plt+0x365ec>  // b.pmore
  454f84:	ldrh	w0, [x19, w1, uxtw #1]
  454f88:	adr	x1, 454f94 <ASN1_generate_nconf@plt+0x36624>
  454f8c:	add	x0, x1, w0, sxth #2
  454f90:	br	x0
  454f94:	bl	45ca28 <ASN1_generate_nconf@plt+0x3e0b8>
  454f98:	mov	w21, #0x1                   	// #1
  454f9c:	mov	w1, w0
  454fa0:	cbnz	w0, 454f68 <ASN1_generate_nconf@plt+0x365f8>
  454fa4:	bl	45d1f8 <ASN1_generate_nconf@plt+0x3e888>
  454fa8:	mov	w19, w0
  454fac:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  454fb0:	cbnz	w19, 4555f4 <ASN1_generate_nconf@plt+0x36c84>
  454fb4:	mov	x0, x22
  454fb8:	add	x2, sp, #0x1f0
  454fbc:	mov	x3, #0x0                   	// #0
  454fc0:	mov	x1, #0x0                   	// #0
  454fc4:	bl	45a208 <ASN1_generate_nconf@plt+0x3b898>
  454fc8:	cbz	w0, 455b68 <ASN1_generate_nconf@plt+0x371f8>
  454fcc:	ldr	x0, [sp, #176]
  454fd0:	bl	41dda0 <X509_STORE_set_default_paths@plt>
  454fd4:	cbz	w0, 455c68 <ASN1_generate_nconf@plt+0x372f8>
  454fd8:	ldr	x0, [sp, #96]
  454fdc:	cbz	x0, 455614 <ASN1_generate_nconf@plt+0x36ca4>
  454fe0:	ldr	w1, [sp, #480]
  454fe4:	adrp	x5, 47f000 <ASN1_generate_nconf@plt+0x60690>
  454fe8:	ldr	x4, [sp, #144]
  454fec:	add	x5, x5, #0x260
  454ff0:	mov	x3, #0x0                   	// #0
  454ff4:	mov	w2, #0x0                   	// #0
  454ff8:	bl	45ad18 <ASN1_generate_nconf@plt+0x3c3a8>
  454ffc:	str	x0, [sp, #96]
  455000:	cbnz	x0, 455614 <ASN1_generate_nconf@plt+0x36ca4>
  455004:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455008:	mov	x20, #0x0                   	// #0
  45500c:	add	x28, x0, #0x410
  455010:	mov	x19, #0x0                   	// #0
  455014:	mov	x23, #0x0                   	// #0
  455018:	mov	x22, #0x0                   	// #0
  45501c:	mov	x25, #0x0                   	// #0
  455020:	mov	w27, #0x1                   	// #1
  455024:	str	xzr, [sp, #136]
  455028:	stp	xzr, xzr, [sp, #152]
  45502c:	str	xzr, [sp, #168]
  455030:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455034:	mov	w27, #0x1                   	// #1
  455038:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45503c:	bl	41b100 <OPENSSL_sk_new_null@plt>
  455040:	str	x0, [sp, #128]
  455044:	cbnz	x0, 455298 <ASN1_generate_nconf@plt+0x36928>
  455048:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45504c:	ldr	x0, [x24, #56]
  455050:	mov	x2, x28
  455054:	adrp	x1, 460000 <ASN1_generate_nconf@plt+0x41690>
  455058:	add	x1, x1, #0xd68
  45505c:	str	xzr, [sp, #160]
  455060:	mov	w27, #0x1                   	// #1
  455064:	bl	419740 <BIO_printf@plt>
  455068:	str	xzr, [sp, #152]
  45506c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455070:	add	x28, x0, #0x410
  455074:	str	xzr, [sp, #168]
  455078:	mov	x20, #0x0                   	// #0
  45507c:	mov	x19, #0x0                   	// #0
  455080:	mov	x23, #0x0                   	// #0
  455084:	mov	x22, #0x0                   	// #0
  455088:	mov	x25, #0x0                   	// #0
  45508c:	str	xzr, [sp, #96]
  455090:	str	xzr, [sp, #136]
  455094:	mov	x0, x23
  455098:	bl	419f60 <NCONF_free@plt>
  45509c:	mov	x0, x22
  4550a0:	bl	41ce30 <BIO_free_all@plt>
  4550a4:	ldr	x0, [sp, #176]
  4550a8:	bl	41dbd0 <X509_STORE_free@plt>
  4550ac:	ldr	x0, [sp, #168]
  4550b0:	bl	41b8f0 <X509_REQ_free@plt>
  4550b4:	mov	x0, x20
  4550b8:	bl	41e260 <X509_free@plt>
  4550bc:	ldr	x0, [sp, #152]
  4550c0:	bl	41e260 <X509_free@plt>
  4550c4:	ldr	x0, [sp, #136]
  4550c8:	bl	41d9c0 <EVP_PKEY_free@plt>
  4550cc:	mov	x0, x19
  4550d0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4550d4:	ldr	x0, [sp, #96]
  4550d8:	adrp	x19, 41d000 <BIO_test_flags@plt>
  4550dc:	add	x19, x19, #0x500
  4550e0:	bl	41d9c0 <EVP_PKEY_free@plt>
  4550e4:	ldr	x0, [sp, #128]
  4550e8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  4550ec:	ldr	x0, [sp, #160]
  4550f0:	bl	41b8f0 <X509_REQ_free@plt>
  4550f4:	ldr	x0, [sp, #104]
  4550f8:	bl	41b800 <ASN1_INTEGER_free@plt>
  4550fc:	ldr	x0, [sp, #112]
  455100:	mov	x1, x19
  455104:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  455108:	ldr	x0, [sp, #120]
  45510c:	mov	x1, x19
  455110:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  455114:	mov	x0, x25
  455118:	bl	41d500 <ASN1_OBJECT_free@plt>
  45511c:	ldr	x0, [sp, #144]
  455120:	bl	458a88 <ASN1_generate_nconf@plt+0x3a118>
  455124:	ldr	x0, [sp, #496]
  455128:	mov	x1, x28
  45512c:	mov	w2, #0x38b                 	// #907
  455130:	bl	41b1e0 <CRYPTO_free@plt>
  455134:	mov	w0, w27
  455138:	ldp	x29, x30, [sp]
  45513c:	ldp	x19, x20, [sp, #16]
  455140:	ldp	x21, x22, [sp, #32]
  455144:	ldp	x23, x24, [sp, #48]
  455148:	ldp	x25, x26, [sp, #64]
  45514c:	ldp	x27, x28, [sp, #80]
  455150:	add	sp, sp, #0x240
  455154:	ret
  455158:	cmp	w1, #0x5de
  45515c:	b.gt	455188 <ASN1_generate_nconf@plt+0x36818>
  455160:	cmp	w1, #0x5dc
  455164:	b.le	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455168:	bl	456f88 <ASN1_generate_nconf@plt+0x38618>
  45516c:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  455170:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455174:	mov	w27, #0x1                   	// #1
  455178:	add	x28, x0, #0x410
  45517c:	str	xzr, [sp, #152]
  455180:	stp	xzr, xzr, [sp, #160]
  455184:	b	455078 <ASN1_generate_nconf@plt+0x36708>
  455188:	cmp	w1, #0x5e0
  45518c:	b.ne	454f5c <ASN1_generate_nconf@plt+0x365ec>  // b.any
  455190:	add	w0, w26, #0x1
  455194:	str	w0, [sp, #368]
  455198:	mov	w26, w0
  45519c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4551a0:	str	x0, [sp, #280]
  4551a4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4551a8:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4551ac:	mov	x20, #0x0                   	// #0
  4551b0:	add	x28, x0, #0x410
  4551b4:	mov	x19, #0x0                   	// #0
  4551b8:	mov	x23, #0x0                   	// #0
  4551bc:	mov	x22, #0x0                   	// #0
  4551c0:	mov	x25, #0x0                   	// #0
  4551c4:	mov	w27, #0x1                   	// #1
  4551c8:	stp	xzr, xzr, [sp, #96]
  4551cc:	stp	xzr, xzr, [sp, #112]
  4551d0:	stp	xzr, xzr, [sp, #128]
  4551d4:	stp	xzr, xzr, [sp, #144]
  4551d8:	stp	xzr, xzr, [sp, #160]
  4551dc:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4551e0:	ldr	w0, [sp, #188]
  4551e4:	cmp	w0, #0x1e
  4551e8:	b.ne	455048 <ASN1_generate_nconf@plt+0x366d8>  // b.any
  4551ec:	mov	w0, #0x1                   	// #1
  4551f0:	str	w0, [sp, #192]
  4551f4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4551f8:	mov	x0, x20
  4551fc:	bl	45d228 <ASN1_generate_nconf@plt+0x3e8b8>
  455200:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455204:	mov	w27, #0x0                   	// #0
  455208:	add	x28, x0, #0x410
  45520c:	str	xzr, [sp, #152]
  455210:	stp	xzr, xzr, [sp, #160]
  455214:	b	455078 <ASN1_generate_nconf@plt+0x36708>
  455218:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45521c:	add	x2, sp, #0x1d8
  455220:	mov	x1, #0x7be                 	// #1982
  455224:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  455228:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45522c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455230:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455234:	add	x2, sp, #0x1dc
  455238:	mov	x1, #0x7be                 	// #1982
  45523c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  455240:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  455244:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455248:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45524c:	add	x2, sp, #0x1e0
  455250:	mov	x1, #0x2                   	// #2
  455254:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  455258:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45525c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455260:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455264:	add	x2, sp, #0x1d0
  455268:	mov	x1, #0x2                   	// #2
  45526c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  455270:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  455274:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455278:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45527c:	add	x2, sp, #0x1d4
  455280:	mov	x1, #0x7be                 	// #1982
  455284:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  455288:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45528c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455290:	ldr	x0, [sp, #128]
  455294:	cbz	x0, 45503c <ASN1_generate_nconf@plt+0x366cc>
  455298:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45529c:	mov	x1, x0
  4552a0:	ldr	x0, [sp, #128]
  4552a4:	bl	41cf70 <OPENSSL_sk_push@plt>
  4552a8:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  4552ac:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  4552b0:	ldr	w0, [sp, #192]
  4552b4:	cbnz	w0, 455048 <ASN1_generate_nconf@plt+0x366d8>
  4552b8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4552bc:	mov	w2, #0xa                   	// #10
  4552c0:	mov	x1, #0x0                   	// #0
  4552c4:	bl	41d2c0 <strtol@plt>
  4552c8:	str	w0, [sp, #188]
  4552cc:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4552d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4552d4:	mov	x22, x0
  4552d8:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4552dc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4552e0:	mov	x23, x0
  4552e4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4552e8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4552ec:	str	x0, [sp, #224]
  4552f0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4552f4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4552f8:	str	x0, [sp, #136]
  4552fc:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455300:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455304:	str	x0, [sp, #160]
  455308:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45530c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455310:	add	w26, w26, #0x1
  455314:	str	x0, [sp, #288]
  455318:	str	w26, [sp, #312]
  45531c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455320:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455324:	add	w26, w26, #0x1
  455328:	str	w26, [sp, #220]
  45532c:	str	x0, [sp, #248]
  455330:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455334:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455338:	str	x0, [sp, #232]
  45533c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455340:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455344:	str	x0, [sp, #304]
  455348:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45534c:	ldr	x0, [sp, #104]
  455350:	cbnz	x0, 456230 <ASN1_generate_nconf@plt+0x378c0>
  455354:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455358:	mov	x1, x0
  45535c:	mov	x0, #0x0                   	// #0
  455360:	bl	419d70 <s2i_ASN1_INTEGER@plt>
  455364:	str	x0, [sp, #104]
  455368:	cbnz	x0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45536c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455370:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455374:	str	x0, [sp, #96]
  455378:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45537c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455380:	mov	w1, #0x0                   	// #0
  455384:	bl	41c4a0 <OBJ_txt2obj@plt>
  455388:	mov	x25, x0
  45538c:	cbz	x0, 456288 <ASN1_generate_nconf@plt+0x37918>
  455390:	ldr	x0, [sp, #112]
  455394:	cbz	x0, 455bb0 <ASN1_generate_nconf@plt+0x37240>
  455398:	ldr	x0, [sp, #112]
  45539c:	mov	x1, x25
  4553a0:	bl	41cf70 <OPENSSL_sk_push@plt>
  4553a4:	mov	w0, #0x1                   	// #1
  4553a8:	str	w0, [sp, #184]
  4553ac:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4553b0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4553b4:	mov	w1, #0x0                   	// #0
  4553b8:	bl	41c4a0 <OBJ_txt2obj@plt>
  4553bc:	mov	x25, x0
  4553c0:	cbz	x0, 456260 <ASN1_generate_nconf@plt+0x378f0>
  4553c4:	ldr	x0, [sp, #120]
  4553c8:	cbz	x0, 455bec <ASN1_generate_nconf@plt+0x3727c>
  4553cc:	ldr	x0, [sp, #120]
  4553d0:	mov	x1, x25
  4553d4:	bl	41cf70 <OPENSSL_sk_push@plt>
  4553d8:	mov	w0, #0x1                   	// #1
  4553dc:	str	w0, [sp, #184]
  4553e0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4553e4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4553e8:	mov	x24, x0
  4553ec:	mov	w0, #0x1                   	// #1
  4553f0:	str	w0, [sp, #184]
  4553f4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4553f8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4553fc:	mov	x1, x0
  455400:	add	x0, sp, #0x1f8
  455404:	bl	458120 <ASN1_generate_nconf@plt+0x397b0>
  455408:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45540c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455410:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455414:	bl	4581a0 <ASN1_generate_nconf@plt+0x39830>
  455418:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  45541c:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  455420:	add	w26, w26, #0x1
  455424:	str	w26, [sp, #324]
  455428:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45542c:	add	w26, w26, #0x1
  455430:	str	w26, [sp, #212]
  455434:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455438:	add	w26, w26, #0x1
  45543c:	str	w26, [sp, #240]
  455440:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455444:	add	w26, w26, #0x1
  455448:	str	w26, [sp, #208]
  45544c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455450:	add	w26, w26, #0x1
  455454:	str	w26, [sp, #216]
  455458:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45545c:	add	w26, w26, #0x1
  455460:	str	w26, [sp, #296]
  455464:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455468:	add	w26, w26, #0x1
  45546c:	str	w26, [sp, #320]
  455470:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455474:	add	w26, w26, #0x1
  455478:	str	w26, [sp, #316]
  45547c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455480:	add	w26, w26, #0x1
  455484:	str	w26, [sp, #276]
  455488:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45548c:	add	w26, w26, #0x1
  455490:	str	w26, [sp, #260]
  455494:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455498:	add	w26, w26, #0x1
  45549c:	str	w26, [sp, #268]
  4554a0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554a4:	add	w26, w26, #0x1
  4554a8:	str	w26, [sp, #204]
  4554ac:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554b0:	add	w26, w26, #0x1
  4554b4:	str	w26, [sp, #336]
  4554b8:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554bc:	add	w26, w26, #0x1
  4554c0:	str	w26, [sp, #372]
  4554c4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554c8:	add	w0, w26, #0x1
  4554cc:	add	w26, w26, #0x2
  4554d0:	stp	w26, w0, [sp, #196]
  4554d4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554d8:	add	w26, w26, #0x1
  4554dc:	str	w26, [sp, #300]
  4554e0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554e4:	add	w26, w26, #0x1
  4554e8:	str	w26, [sp, #200]
  4554ec:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554f0:	add	w26, w26, #0x1
  4554f4:	str	w26, [sp, #196]
  4554f8:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4554fc:	str	xzr, [sp, #512]
  455500:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455504:	add	x1, sp, #0x200
  455508:	bl	45c818 <ASN1_generate_nconf@plt+0x3dea8>
  45550c:	cbz	w0, 455048 <ASN1_generate_nconf@plt+0x366d8>
  455510:	mov	w0, #0x1                   	// #1
  455514:	str	w0, [sp, #328]
  455518:	ldr	x0, [sp, #512]
  45551c:	str	x0, [sp, #408]
  455520:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455524:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455528:	str	x0, [sp, #344]
  45552c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455530:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455534:	str	x0, [sp, #352]
  455538:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45553c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  455540:	str	x0, [sp, #360]
  455544:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455548:	add	w26, w26, #0x1
  45554c:	str	w26, [sp, #264]
  455550:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455554:	mov	w0, #0x1                   	// #1
  455558:	str	w0, [sp, #184]
  45555c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455560:	add	w26, w26, #0x1
  455564:	str	w26, [sp, #384]
  455568:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45556c:	add	w26, w26, #0x1
  455570:	str	w26, [sp, #392]
  455574:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455578:	add	w26, w26, #0x1
  45557c:	str	w26, [sp, #244]
  455580:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455584:	add	w26, w26, #0x1
  455588:	str	w26, [sp, #380]
  45558c:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  455590:	mov	w0, #0x1                   	// #1
  455594:	str	w0, [sp, #332]
  455598:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  45559c:	add	w26, w26, #0x1
  4555a0:	str	w26, [sp, #376]
  4555a4:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555a8:	add	w26, w26, #0x1
  4555ac:	str	w26, [sp, #256]
  4555b0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555b4:	add	w26, w26, #0x1
  4555b8:	str	w26, [sp, #272]
  4555bc:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555c0:	mov	w0, #0x1                   	// #1
  4555c4:	str	w0, [sp, #400]
  4555c8:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555cc:	bl	45d1d0 <ASN1_generate_nconf@plt+0x3e860>
  4555d0:	add	x1, sp, #0x1e8
  4555d4:	bl	45c5d0 <ASN1_generate_nconf@plt+0x3dc60>
  4555d8:	cbnz	w0, 454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555dc:	b	455048 <ASN1_generate_nconf@plt+0x366d8>
  4555e0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  4555e4:	mov	w1, #0x0                   	// #0
  4555e8:	bl	4588b0 <ASN1_generate_nconf@plt+0x39f40>
  4555ec:	str	x0, [sp, #144]
  4555f0:	b	454f5c <ASN1_generate_nconf@plt+0x365ec>
  4555f4:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4555f8:	mov	x2, x28
  4555fc:	ldr	x3, [x0]
  455600:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455604:	ldr	x0, [x24, #56]
  455608:	add	x1, x1, #0x240
  45560c:	bl	419740 <BIO_printf@plt>
  455610:	b	45504c <ASN1_generate_nconf@plt+0x366dc>
  455614:	ldr	x0, [sp, #232]
  455618:	cmp	x0, #0x0
  45561c:	ldr	w0, [sp, #220]
  455620:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  455624:	b.eq	455684 <ASN1_generate_nconf@plt+0x36d14>  // b.none
  455628:	ldr	w1, [sp, #464]
  45562c:	mov	w0, #0x8005                	// #32773
  455630:	cmp	w1, w0
  455634:	b.eq	45567c <ASN1_generate_nconf@plt+0x36d0c>  // b.none
  455638:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45563c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455640:	add	x1, x1, #0x270
  455644:	stp	xzr, xzr, [sp, #152]
  455648:	mov	w27, #0x1                   	// #1
  45564c:	ldr	x0, [x0, #56]
  455650:	str	xzr, [sp, #168]
  455654:	mov	x20, #0x0                   	// #0
  455658:	mov	x19, #0x0                   	// #0
  45565c:	mov	x23, #0x0                   	// #0
  455660:	mov	x22, #0x0                   	// #0
  455664:	bl	419740 <BIO_printf@plt>
  455668:	mov	x25, #0x0                   	// #0
  45566c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455670:	add	x28, x0, #0x410
  455674:	str	xzr, [sp, #136]
  455678:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45567c:	ldr	x0, [sp, #248]
  455680:	str	x0, [sp, #232]
  455684:	cbz	x23, 45572c <ASN1_generate_nconf@plt+0x36dbc>
  455688:	mov	x0, x23
  45568c:	bl	45a628 <ASN1_generate_nconf@plt+0x3bcb8>
  455690:	mov	x23, x0
  455694:	cbz	x0, 455700 <ASN1_generate_nconf@plt+0x36d90>
  455698:	ldr	x1, [sp, #224]
  45569c:	cbz	x1, 455ed8 <ASN1_generate_nconf@plt+0x37568>
  4556a0:	mov	x3, #0x0                   	// #0
  4556a4:	mov	x2, #0x0                   	// #0
  4556a8:	mov	w5, #0x1                   	// #1
  4556ac:	mov	x4, #0x0                   	// #0
  4556b0:	add	x0, sp, #0x200
  4556b4:	mov	x1, #0x0                   	// #0
  4556b8:	bl	41b1f0 <X509V3_set_ctx@plt>
  4556bc:	mov	x1, x23
  4556c0:	add	x0, sp, #0x200
  4556c4:	bl	419ae0 <X509V3_set_nconf@plt>
  4556c8:	ldr	x2, [sp, #224]
  4556cc:	add	x1, sp, #0x200
  4556d0:	mov	x0, x23
  4556d4:	mov	x3, #0x0                   	// #0
  4556d8:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4556dc:	cbnz	w0, 45572c <ASN1_generate_nconf@plt+0x36dbc>
  4556e0:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4556e4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4556e8:	ldr	x2, [sp, #224]
  4556ec:	add	x1, x1, #0x460
  4556f0:	ldr	x0, [x19, #56]
  4556f4:	bl	419740 <BIO_printf@plt>
  4556f8:	ldr	x0, [x19, #56]
  4556fc:	bl	41e7f0 <ERR_print_errors@plt>
  455700:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455704:	mov	w27, #0x1                   	// #1
  455708:	add	x28, x0, #0x410
  45570c:	mov	x20, #0x0                   	// #0
  455710:	mov	x19, #0x0                   	// #0
  455714:	mov	x22, #0x0                   	// #0
  455718:	mov	x25, #0x0                   	// #0
  45571c:	str	xzr, [sp, #136]
  455720:	stp	xzr, xzr, [sp, #152]
  455724:	str	xzr, [sp, #168]
  455728:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45572c:	cbz	w27, 455bfc <ASN1_generate_nconf@plt+0x3728c>
  455730:	ldr	w1, [sp, #220]
  455734:	ldr	w0, [sp, #312]
  455738:	orr	w0, w0, w1
  45573c:	cbz	w0, 455d74 <ASN1_generate_nconf@plt+0x37404>
  455740:	ldr	w2, [sp, #472]
  455744:	mov	w1, #0x72                  	// #114
  455748:	ldr	x0, [sp, #136]
  45574c:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  455750:	mov	x25, x0
  455754:	cbz	x0, 455e1c <ASN1_generate_nconf@plt+0x374ac>
  455758:	mov	x1, #0x0                   	// #0
  45575c:	mov	x3, #0x0                   	// #0
  455760:	mov	x2, #0x0                   	// #0
  455764:	bl	41e5e0 <PEM_read_bio_X509_REQ@plt>
  455768:	mov	x1, x0
  45576c:	mov	x0, x25
  455770:	mov	x19, x1
  455774:	str	x1, [sp, #168]
  455778:	bl	41df00 <BIO_free@plt>
  45577c:	cbz	x19, 45637c <ASN1_generate_nconf@plt+0x37a0c>
  455780:	ldr	x0, [sp, #168]
  455784:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  455788:	mov	x25, x0
  45578c:	cbz	x0, 456348 <ASN1_generate_nconf@plt+0x379d8>
  455790:	mov	x1, x0
  455794:	ldr	x0, [sp, #168]
  455798:	bl	41d1d0 <X509_REQ_verify@plt>
  45579c:	cmp	w0, #0x0
  4557a0:	b.lt	456a38 <ASN1_generate_nconf@plt+0x380c8>  // b.tstop
  4557a4:	adrp	x19, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4557a8:	ldr	x0, [x19, #56]
  4557ac:	b.eq	4562c4 <ASN1_generate_nconf@plt+0x37954>  // b.none
  4557b0:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4557b4:	add	x1, x1, #0xdd8
  4557b8:	bl	419740 <BIO_printf@plt>
  4557bc:	ldr	x0, [sp, #168]
  4557c0:	ldr	x20, [x19, #56]
  4557c4:	bl	41b570 <X509_REQ_get_subject_name@plt>
  4557c8:	mov	x19, x0
  4557cc:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4557d0:	mov	x3, x0
  4557d4:	mov	x2, x19
  4557d8:	mov	x0, x20
  4557dc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4557e0:	add	x1, x1, #0xbd8
  4557e4:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  4557e8:	bl	41c110 <X509_new@plt>
  4557ec:	mov	x20, x0
  4557f0:	cbz	x0, 4560b0 <ASN1_generate_nconf@plt+0x37740>
  4557f4:	ldr	x1, [sp, #104]
  4557f8:	cbz	x1, 456a78 <ASN1_generate_nconf@plt+0x38108>
  4557fc:	ldr	x1, [sp, #104]
  455800:	bl	41dae0 <X509_set_serialNumber@plt>
  455804:	cbz	w0, 4560b0 <ASN1_generate_nconf@plt+0x37740>
  455808:	ldr	x19, [sp, #168]
  45580c:	mov	x0, x19
  455810:	bl	41b570 <X509_REQ_get_subject_name@plt>
  455814:	mov	x1, x0
  455818:	mov	x0, x20
  45581c:	bl	41e060 <X509_set_issuer_name@plt>
  455820:	cbz	w0, 4560b0 <ASN1_generate_nconf@plt+0x37740>
  455824:	mov	x0, x19
  455828:	bl	41b570 <X509_REQ_get_subject_name@plt>
  45582c:	mov	x1, x0
  455830:	mov	x0, x20
  455834:	bl	41e110 <X509_set_subject_name@plt>
  455838:	cbz	w0, 4560b0 <ASN1_generate_nconf@plt+0x37740>
  45583c:	ldr	w3, [sp, #188]
  455840:	mov	x0, x20
  455844:	mov	x2, #0x0                   	// #0
  455848:	mov	x1, #0x0                   	// #0
  45584c:	bl	45b930 <ASN1_generate_nconf@plt+0x3cfc0>
  455850:	cbz	w0, 4560b0 <ASN1_generate_nconf@plt+0x37740>
  455854:	ldr	x0, [sp, #96]
  455858:	cbz	x0, 456d0c <ASN1_generate_nconf@plt+0x3839c>
  45585c:	mov	x1, x0
  455860:	mov	x0, x20
  455864:	bl	41c140 <X509_set_pubkey@plt>
  455868:	ldr	w0, [sp, #220]
  45586c:	cbz	w0, 455e40 <ASN1_generate_nconf@plt+0x374d0>
  455870:	ldr	w1, [sp, #464]
  455874:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455878:	ldr	x0, [sp, #248]
  45587c:	add	x2, x2, #0x2f0
  455880:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  455884:	str	x0, [sp, #152]
  455888:	cbz	x0, 456570 <ASN1_generate_nconf@plt+0x37c00>
  45588c:	ldr	w2, [sp, #476]
  455890:	mov	w1, #0x77                  	// #119
  455894:	ldr	x0, [sp, #160]
  455898:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45589c:	mov	x22, x0
  4558a0:	cbz	x0, 456550 <ASN1_generate_nconf@plt+0x37be0>
  4558a4:	ldr	w0, [sp, #216]
  4558a8:	ldr	w1, [sp, #276]
  4558ac:	orr	w0, w0, w1
  4558b0:	cmp	w0, #0x0
  4558b4:	ldr	w0, [sp, #264]
  4558b8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4558bc:	b.ne	4558dc <ASN1_generate_nconf@plt+0x36f6c>  // b.any
  4558c0:	adrp	x2, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4558c4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4558c8:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4558cc:	add	x2, x2, #0x300
  4558d0:	add	x1, x1, #0x318
  4558d4:	add	x0, x0, #0x320
  4558d8:	bl	41bc40 <OBJ_create@plt>
  4558dc:	cbz	x24, 4558f0 <ASN1_generate_nconf@plt+0x36f80>
  4558e0:	mov	x1, x24
  4558e4:	mov	x0, x20
  4558e8:	mov	w2, #0xffffffff            	// #-1
  4558ec:	bl	41cfe0 <X509_alias_set1@plt>
  4558f0:	ldr	w0, [sp, #384]
  4558f4:	cbnz	w0, 456254 <ASN1_generate_nconf@plt+0x378e4>
  4558f8:	ldr	w0, [sp, #392]
  4558fc:	cbnz	w0, 456248 <ASN1_generate_nconf@plt+0x378d8>
  455900:	ldr	x0, [sp, #112]
  455904:	mov	w19, #0x0                   	// #0
  455908:	cbz	x0, 455940 <ASN1_generate_nconf@plt+0x36fd0>
  45590c:	ldr	x24, [sp, #112]
  455910:	b	455930 <ASN1_generate_nconf@plt+0x36fc0>
  455914:	mov	w1, w19
  455918:	mov	x0, x24
  45591c:	bl	419630 <OPENSSL_sk_value@plt>
  455920:	add	w19, w19, #0x1
  455924:	mov	x1, x0
  455928:	mov	x0, x20
  45592c:	bl	41cf10 <X509_add1_trust_object@plt>
  455930:	mov	x0, x24
  455934:	bl	41dfd0 <OPENSSL_sk_num@plt>
  455938:	cmp	w19, w0
  45593c:	b.lt	455914 <ASN1_generate_nconf@plt+0x36fa4>  // b.tstop
  455940:	ldr	x0, [sp, #120]
  455944:	mov	w19, #0x0                   	// #0
  455948:	cbz	x0, 455980 <ASN1_generate_nconf@plt+0x37010>
  45594c:	ldr	x24, [sp, #120]
  455950:	b	455970 <ASN1_generate_nconf@plt+0x37000>
  455954:	mov	w1, w19
  455958:	mov	x0, x24
  45595c:	bl	419630 <OPENSSL_sk_value@plt>
  455960:	add	w19, w19, #0x1
  455964:	mov	x1, x0
  455968:	mov	x0, x20
  45596c:	bl	419dd0 <X509_add1_reject_object@plt>
  455970:	mov	x0, x24
  455974:	bl	41dfd0 <OPENSSL_sk_num@plt>
  455978:	cmp	w19, w0
  45597c:	b.lt	455954 <ASN1_generate_nconf@plt+0x36fe4>  // b.tstop
  455980:	ldr	w0, [sp, #400]
  455984:	cbnz	w0, 455c20 <ASN1_generate_nconf@plt+0x372b0>
  455988:	cbz	w26, 456018 <ASN1_generate_nconf@plt+0x376a8>
  45598c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455990:	add	x0, x0, #0x588
  455994:	mov	x19, #0x0                   	// #0
  455998:	str	x0, [sp, #440]
  45599c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4559a0:	add	x0, x0, #0x590
  4559a4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4559a8:	add	x28, x1, #0x410
  4559ac:	str	xzr, [sp, #136]
  4559b0:	str	xzr, [sp, #160]
  4559b4:	stp	x19, x23, [sp, #384]
  4559b8:	ldr	w23, [sp, #336]
  4559bc:	str	x0, [sp, #448]
  4559c0:	mov	w0, #0x1                   	// #1
  4559c4:	mov	w19, w0
  4559c8:	str	w21, [sp, #456]
  4559cc:	str	w27, [sp, #460]
  4559d0:	b	455ac4 <ASN1_generate_nconf@plt+0x37154>
  4559d4:	ldr	w0, [sp, #244]
  4559d8:	cmp	w0, w19
  4559dc:	b.eq	455db0 <ASN1_generate_nconf@plt+0x37440>  // b.none
  4559e0:	ldr	w0, [sp, #260]
  4559e4:	cmp	w0, w19
  4559e8:	b.eq	455dd8 <ASN1_generate_nconf@plt+0x37468>  // b.none
  4559ec:	ldr	w0, [sp, #256]
  4559f0:	cmp	w0, w19
  4559f4:	b.eq	455e04 <ASN1_generate_nconf@plt+0x37494>  // b.none
  4559f8:	ldr	w0, [sp, #268]
  4559fc:	cmp	w0, w19
  455a00:	b.eq	455df8 <ASN1_generate_nconf@plt+0x37488>  // b.none
  455a04:	ldr	w0, [sp, #272]
  455a08:	cmp	w0, w19
  455a0c:	b.eq	455e48 <ASN1_generate_nconf@plt+0x374d8>  // b.none
  455a10:	ldr	w0, [sp, #300]
  455a14:	cmp	w0, w19
  455a18:	b.eq	456400 <ASN1_generate_nconf@plt+0x37a90>  // b.none
  455a1c:	ldr	w0, [sp, #296]
  455a20:	cmp	w0, w19
  455a24:	b.eq	455e74 <ASN1_generate_nconf@plt+0x37504>  // b.none
  455a28:	ldr	w0, [sp, #320]
  455a2c:	cmp	w0, w19
  455a30:	b.eq	455e54 <ASN1_generate_nconf@plt+0x374e4>  // b.none
  455a34:	ldr	w0, [sp, #324]
  455a38:	cmp	w0, w19
  455a3c:	b.eq	456114 <ASN1_generate_nconf@plt+0x377a4>  // b.none
  455a40:	ldr	w0, [sp, #276]
  455a44:	cmp	w0, w19
  455a48:	b.eq	4560f8 <ASN1_generate_nconf@plt+0x37788>  // b.none
  455a4c:	ldr	w0, [sp, #200]
  455a50:	cmp	w0, w19
  455a54:	b.eq	4563e4 <ASN1_generate_nconf@plt+0x37a74>  // b.none
  455a58:	ldr	w0, [sp, #196]
  455a5c:	cmp	w0, w19
  455a60:	b.eq	4563ac <ASN1_generate_nconf@plt+0x37a3c>  // b.none
  455a64:	ldr	w0, [sp, #372]
  455a68:	cmp	w0, w19
  455a6c:	b.eq	45673c <ASN1_generate_nconf@plt+0x37dcc>  // b.none
  455a70:	ldr	w0, [sp, #316]
  455a74:	cmp	w0, #0x0
  455a78:	ldr	w0, [sp, #312]
  455a7c:	ccmp	w0, w19, #0x0, eq  // eq = none
  455a80:	b.eq	455f04 <ASN1_generate_nconf@plt+0x37594>  // b.none
  455a84:	ldr	w0, [sp, #220]
  455a88:	cmp	w0, w19
  455a8c:	b.eq	45685c <ASN1_generate_nconf@plt+0x37eec>  // b.none
  455a90:	ldr	w0, [sp, #316]
  455a94:	cmp	w0, w19
  455a98:	b.eq	4567d0 <ASN1_generate_nconf@plt+0x37e60>  // b.none
  455a9c:	ldr	w0, [sp, #376]
  455aa0:	cmp	w0, w19
  455aa4:	b.eq	4566f4 <ASN1_generate_nconf@plt+0x37d84>  // b.none
  455aa8:	ldr	w0, [sp, #368]
  455aac:	cmp	w0, w19
  455ab0:	b.eq	4565cc <ASN1_generate_nconf@plt+0x37c5c>  // b.none
  455ab4:	nop
  455ab8:	add	w19, w19, #0x1
  455abc:	cmp	w26, w19
  455ac0:	b.lt	456224 <ASN1_generate_nconf@plt+0x378b4>  // b.tstop
  455ac4:	cmp	w23, w19
  455ac8:	b.eq	455c3c <ASN1_generate_nconf@plt+0x372cc>  // b.none
  455acc:	ldr	w0, [sp, #204]
  455ad0:	cmp	w0, w19
  455ad4:	b.eq	455ca8 <ASN1_generate_nconf@plt+0x37338>  // b.none
  455ad8:	ldr	w0, [sp, #208]
  455adc:	cmp	w0, w19
  455ae0:	b.eq	455cd4 <ASN1_generate_nconf@plt+0x37364>  // b.none
  455ae4:	ldr	w0, [sp, #216]
  455ae8:	cmp	w0, w19
  455aec:	b.eq	455d0c <ASN1_generate_nconf@plt+0x3739c>  // b.none
  455af0:	ldr	w0, [sp, #212]
  455af4:	cmp	w0, w19
  455af8:	ldr	w0, [sp, #240]
  455afc:	ccmp	w0, w19, #0x4, ne  // ne = any
  455b00:	b.ne	4559d4 <ASN1_generate_nconf@plt+0x37064>  // b.any
  455b04:	ldr	w0, [sp, #212]
  455b08:	cmp	w0, w19
  455b0c:	mov	x0, x20
  455b10:	b.eq	455e10 <ASN1_generate_nconf@plt+0x374a0>  // b.none
  455b14:	bl	41ce10 <X509_get1_ocsp@plt>
  455b18:	mov	x21, x0
  455b1c:	adrp	x24, 466000 <ASN1_generate_nconf@plt+0x47690>
  455b20:	mov	w25, #0x0                   	// #0
  455b24:	add	x24, x24, #0x5c8
  455b28:	b	455b4c <ASN1_generate_nconf@plt+0x371dc>
  455b2c:	mov	w1, w25
  455b30:	mov	x0, x21
  455b34:	bl	419630 <OPENSSL_sk_value@plt>
  455b38:	add	w25, w25, #0x1
  455b3c:	mov	x2, x0
  455b40:	mov	x1, x24
  455b44:	mov	x0, x22
  455b48:	bl	419740 <BIO_printf@plt>
  455b4c:	mov	x0, x21
  455b50:	bl	41dfd0 <OPENSSL_sk_num@plt>
  455b54:	cmp	w25, w0
  455b58:	b.lt	455b2c <ASN1_generate_nconf@plt+0x371bc>  // b.tstop
  455b5c:	mov	x0, x21
  455b60:	bl	41cc40 <X509_email_free@plt>
  455b64:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455b68:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  455b6c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  455b70:	add	x1, x1, #0x40
  455b74:	str	xzr, [sp, #96]
  455b78:	ldr	x0, [x0, #56]
  455b7c:	stp	xzr, xzr, [sp, #152]
  455b80:	mov	w27, #0x1                   	// #1
  455b84:	str	xzr, [sp, #168]
  455b88:	mov	x20, #0x0                   	// #0
  455b8c:	bl	419740 <BIO_printf@plt>
  455b90:	mov	x19, #0x0                   	// #0
  455b94:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455b98:	mov	x23, #0x0                   	// #0
  455b9c:	add	x28, x0, #0x410
  455ba0:	mov	x22, #0x0                   	// #0
  455ba4:	mov	x25, #0x0                   	// #0
  455ba8:	str	xzr, [sp, #136]
  455bac:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455bb0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  455bb4:	str	x0, [sp, #112]
  455bb8:	cbnz	x0, 455398 <ASN1_generate_nconf@plt+0x36a28>
  455bbc:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455bc0:	mov	x20, #0x0                   	// #0
  455bc4:	add	x28, x0, #0x410
  455bc8:	mov	x19, #0x0                   	// #0
  455bcc:	mov	x23, #0x0                   	// #0
  455bd0:	mov	x22, #0x0                   	// #0
  455bd4:	mov	w27, #0x1                   	// #1
  455bd8:	str	xzr, [sp, #96]
  455bdc:	str	xzr, [sp, #136]
  455be0:	stp	xzr, xzr, [sp, #152]
  455be4:	str	xzr, [sp, #168]
  455be8:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455bec:	bl	41b100 <OPENSSL_sk_new_null@plt>
  455bf0:	str	x0, [sp, #120]
  455bf4:	cbnz	x0, 4553cc <ASN1_generate_nconf@plt+0x36a5c>
  455bf8:	b	455bbc <ASN1_generate_nconf@plt+0x3724c>
  455bfc:	ldr	w1, [sp, #472]
  455c00:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  455c04:	ldr	x0, [sp, #136]
  455c08:	add	x2, x2, #0x1d8
  455c0c:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  455c10:	mov	x20, x0
  455c14:	cbz	x0, 4560d0 <ASN1_generate_nconf@plt+0x37760>
  455c18:	str	xzr, [sp, #168]
  455c1c:	b	455868 <ASN1_generate_nconf@plt+0x36ef8>
  455c20:	add	x0, sp, #0x200
  455c24:	mov	x2, x20
  455c28:	mov	x1, #0x0                   	// #0
  455c2c:	bl	41b8e0 <X509_get0_signature@plt>
  455c30:	ldr	x0, [sp, #512]
  455c34:	bl	45b910 <ASN1_generate_nconf@plt+0x3cfa0>
  455c38:	b	455988 <ASN1_generate_nconf@plt+0x37018>
  455c3c:	mov	x0, x20
  455c40:	bl	419cf0 <X509_get_issuer_name@plt>
  455c44:	mov	x21, x0
  455c48:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  455c4c:	mov	x2, x21
  455c50:	mov	x3, x0
  455c54:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  455c58:	mov	x0, x22
  455c5c:	add	x1, x1, #0xf60
  455c60:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  455c64:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455c68:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  455c6c:	str	xzr, [sp, #96]
  455c70:	str	xzr, [sp, #136]
  455c74:	mov	w27, #0x1                   	// #1
  455c78:	ldr	x0, [x0, #56]
  455c7c:	stp	xzr, xzr, [sp, #152]
  455c80:	mov	x20, #0x0                   	// #0
  455c84:	str	xzr, [sp, #168]
  455c88:	mov	x19, #0x0                   	// #0
  455c8c:	bl	41e7f0 <ERR_print_errors@plt>
  455c90:	mov	x23, #0x0                   	// #0
  455c94:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455c98:	mov	x22, #0x0                   	// #0
  455c9c:	add	x28, x0, #0x410
  455ca0:	mov	x25, #0x0                   	// #0
  455ca4:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455ca8:	mov	x0, x20
  455cac:	bl	41d620 <X509_get_subject_name@plt>
  455cb0:	mov	x21, x0
  455cb4:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  455cb8:	mov	x2, x21
  455cbc:	mov	x3, x0
  455cc0:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  455cc4:	mov	x0, x22
  455cc8:	add	x1, x1, #0xbd8
  455ccc:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  455cd0:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455cd4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455cd8:	add	x1, x1, #0x330
  455cdc:	mov	x0, x22
  455ce0:	bl	419740 <BIO_printf@plt>
  455ce4:	mov	x0, x20
  455ce8:	bl	41c470 <X509_get_serialNumber@plt>
  455cec:	mov	x1, x0
  455cf0:	mov	x0, x22
  455cf4:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  455cf8:	mov	x0, x22
  455cfc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  455d00:	add	x1, x1, #0xa60
  455d04:	bl	419740 <BIO_printf@plt>
  455d08:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455d0c:	mov	x0, x20
  455d10:	bl	41c470 <X509_get_serialNumber@plt>
  455d14:	mov	x1, #0x0                   	// #0
  455d18:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  455d1c:	mov	x25, x0
  455d20:	cbz	x0, 456d18 <ASN1_generate_nconf@plt+0x383a8>
  455d24:	mov	x1, #0x1                   	// #1
  455d28:	bl	41b260 <BN_add_word@plt>
  455d2c:	cbz	w0, 456b48 <ASN1_generate_nconf@plt+0x381d8>
  455d30:	mov	x0, x25
  455d34:	mov	x1, #0x0                   	// #0
  455d38:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  455d3c:	mov	x21, x0
  455d40:	cbz	x0, 45672c <ASN1_generate_nconf@plt+0x37dbc>
  455d44:	mov	x0, x25
  455d48:	bl	41e870 <BN_free@plt>
  455d4c:	mov	x1, x21
  455d50:	mov	x0, x22
  455d54:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  455d58:	mov	x0, x21
  455d5c:	bl	41b800 <ASN1_INTEGER_free@plt>
  455d60:	mov	x0, x22
  455d64:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  455d68:	add	x1, x1, #0xa60
  455d6c:	bl	41a980 <BIO_puts@plt>
  455d70:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455d74:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  455d78:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455d7c:	add	x1, x1, #0x2a8
  455d80:	str	xzr, [sp, #136]
  455d84:	ldr	x0, [x0, #56]
  455d88:	stp	xzr, xzr, [sp, #152]
  455d8c:	mov	x20, #0x0                   	// #0
  455d90:	str	xzr, [sp, #168]
  455d94:	mov	x19, #0x0                   	// #0
  455d98:	bl	419740 <BIO_printf@plt>
  455d9c:	mov	x22, #0x0                   	// #0
  455da0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455da4:	mov	x25, #0x0                   	// #0
  455da8:	add	x28, x0, #0x410
  455dac:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455db0:	mov	x0, x20
  455db4:	mov	x1, #0x0                   	// #0
  455db8:	bl	41b5e0 <X509_alias_get0@plt>
  455dbc:	mov	x2, x0
  455dc0:	cbz	x0, 4562b0 <ASN1_generate_nconf@plt+0x37940>
  455dc4:	mov	x0, x22
  455dc8:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  455dcc:	add	x1, x1, #0x5c8
  455dd0:	bl	419740 <BIO_printf@plt>
  455dd4:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455dd8:	mov	x0, x20
  455ddc:	bl	41be80 <X509_subject_name_hash@plt>
  455de0:	mov	x2, x0
  455de4:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  455de8:	mov	x0, x22
  455dec:	add	x1, x1, #0xf80
  455df0:	bl	419740 <BIO_printf@plt>
  455df4:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455df8:	mov	x0, x20
  455dfc:	bl	41d9a0 <X509_issuer_name_hash@plt>
  455e00:	b	455de0 <ASN1_generate_nconf@plt+0x37470>
  455e04:	mov	x0, x20
  455e08:	bl	41c260 <X509_subject_name_hash_old@plt>
  455e0c:	b	455de0 <ASN1_generate_nconf@plt+0x37470>
  455e10:	bl	419700 <X509_get1_email@plt>
  455e14:	mov	x21, x0
  455e18:	b	455b1c <ASN1_generate_nconf@plt+0x371ac>
  455e1c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455e20:	mov	x20, #0x0                   	// #0
  455e24:	add	x28, x0, #0x410
  455e28:	mov	x19, #0x0                   	// #0
  455e2c:	mov	x22, #0x0                   	// #0
  455e30:	str	xzr, [sp, #136]
  455e34:	stp	xzr, xzr, [sp, #152]
  455e38:	str	xzr, [sp, #168]
  455e3c:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455e40:	str	xzr, [sp, #152]
  455e44:	b	45588c <ASN1_generate_nconf@plt+0x36f1c>
  455e48:	mov	x0, x20
  455e4c:	bl	41ace0 <X509_issuer_name_hash_old@plt>
  455e50:	b	455de0 <ASN1_generate_nconf@plt+0x37470>
  455e54:	mov	x0, x20
  455e58:	bl	41c9f0 <X509_get0_pubkey@plt>
  455e5c:	mov	x25, x0
  455e60:	cbz	x0, 456d24 <ASN1_generate_nconf@plt+0x383b4>
  455e64:	mov	x1, x0
  455e68:	mov	x0, x22
  455e6c:	bl	41c320 <PEM_write_bio_PUBKEY@plt>
  455e70:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455e74:	mov	x0, x20
  455e78:	bl	41c9f0 <X509_get0_pubkey@plt>
  455e7c:	mov	x25, x0
  455e80:	cbz	x0, 456cf8 <ASN1_generate_nconf@plt+0x38388>
  455e84:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  455e88:	add	x1, x1, #0xc00
  455e8c:	mov	x0, x22
  455e90:	bl	419740 <BIO_printf@plt>
  455e94:	mov	x0, x25
  455e98:	bl	41ab10 <EVP_PKEY_id@plt>
  455e9c:	cmp	w0, #0x6
  455ea0:	mov	x0, x25
  455ea4:	b.eq	456a14 <ASN1_generate_nconf@plt+0x380a4>  // b.none
  455ea8:	bl	41ab10 <EVP_PKEY_id@plt>
  455eac:	cmp	w0, #0x74
  455eb0:	b.eq	4569ec <ASN1_generate_nconf@plt+0x3807c>  // b.none
  455eb4:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  455eb8:	mov	x0, x22
  455ebc:	add	x1, x1, #0xc10
  455ec0:	bl	419740 <BIO_printf@plt>
  455ec4:	mov	x0, x22
  455ec8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  455ecc:	add	x1, x1, #0xa60
  455ed0:	bl	419740 <BIO_printf@plt>
  455ed4:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  455ed8:	adrp	x19, 460000 <ASN1_generate_nconf@plt+0x41690>
  455edc:	add	x19, x19, #0xde0
  455ee0:	mov	x1, x19
  455ee4:	adrp	x2, 462000 <ASN1_generate_nconf@plt+0x43690>
  455ee8:	add	x2, x2, #0x3c8
  455eec:	bl	41d030 <NCONF_get_string@plt>
  455ef0:	str	x0, [sp, #224]
  455ef4:	cbnz	x0, 4556a0 <ASN1_generate_nconf@plt+0x36d30>
  455ef8:	str	x19, [sp, #224]
  455efc:	bl	41a2a0 <ERR_clear_error@plt>
  455f00:	b	4556a0 <ASN1_generate_nconf@plt+0x36d30>
  455f04:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  455f08:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  455f0c:	add	x1, x1, #0x440
  455f10:	ldr	x0, [x24, #56]
  455f14:	bl	419740 <BIO_printf@plt>
  455f18:	ldr	x0, [sp, #136]
  455f1c:	cbz	x0, 456704 <ASN1_generate_nconf@plt+0x37d94>
  455f20:	mov	x0, x20
  455f24:	ldr	x21, [sp, #488]
  455f28:	bl	41d620 <X509_get_subject_name@plt>
  455f2c:	mov	x1, x0
  455f30:	mov	x0, x20
  455f34:	bl	41e060 <X509_set_issuer_name@plt>
  455f38:	cbz	w0, 455fe0 <ASN1_generate_nconf@plt+0x37670>
  455f3c:	ldr	w0, [sp, #192]
  455f40:	cbnz	w0, 455f5c <ASN1_generate_nconf@plt+0x375ec>
  455f44:	ldr	w3, [sp, #188]
  455f48:	mov	x0, x20
  455f4c:	mov	x2, #0x0                   	// #0
  455f50:	mov	x1, #0x0                   	// #0
  455f54:	bl	45b930 <ASN1_generate_nconf@plt+0x3cfc0>
  455f58:	cbz	w0, 455fe0 <ASN1_generate_nconf@plt+0x37670>
  455f5c:	ldr	x1, [sp, #136]
  455f60:	mov	x0, x20
  455f64:	bl	41c140 <X509_set_pubkey@plt>
  455f68:	cbz	w0, 455fe0 <ASN1_generate_nconf@plt+0x37670>
  455f6c:	ldr	w0, [sp, #332]
  455f70:	cbnz	w0, 456004 <ASN1_generate_nconf@plt+0x37694>
  455f74:	ldr	x0, [sp, #392]
  455f78:	cbz	x0, 455fcc <ASN1_generate_nconf@plt+0x3765c>
  455f7c:	mov	x1, #0x2                   	// #2
  455f80:	mov	x0, x20
  455f84:	bl	41caa0 <X509_set_version@plt>
  455f88:	mov	x2, x20
  455f8c:	mov	x3, #0x0                   	// #0
  455f90:	add	x0, sp, #0x200
  455f94:	mov	x1, x20
  455f98:	mov	w5, #0x0                   	// #0
  455f9c:	mov	x4, #0x0                   	// #0
  455fa0:	bl	41b1f0 <X509V3_set_ctx@plt>
  455fa4:	ldr	x25, [sp, #392]
  455fa8:	add	x0, sp, #0x200
  455fac:	mov	x1, x25
  455fb0:	bl	419ae0 <X509V3_set_nconf@plt>
  455fb4:	ldr	x2, [sp, #224]
  455fb8:	mov	x3, x20
  455fbc:	add	x1, sp, #0x200
  455fc0:	mov	x0, x25
  455fc4:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  455fc8:	cbz	w0, 455fe0 <ASN1_generate_nconf@plt+0x37670>
  455fcc:	ldr	x1, [sp, #136]
  455fd0:	mov	x2, x21
  455fd4:	mov	x0, x20
  455fd8:	bl	4198e0 <X509_sign@plt>
  455fdc:	cbnz	w0, 455ab8 <ASN1_generate_nconf@plt+0x37148>
  455fe0:	ldr	x0, [x24, #56]
  455fe4:	mov	w27, #0x1                   	// #1
  455fe8:	mov	x25, #0x0                   	// #0
  455fec:	ldp	x19, x23, [sp, #384]
  455ff0:	bl	41e7f0 <ERR_print_errors@plt>
  455ff4:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  455ff8:	mov	x0, x20
  455ffc:	mov	w1, #0x0                   	// #0
  456000:	bl	41e070 <X509_delete_ext@plt>
  456004:	mov	x0, x20
  456008:	bl	41e530 <X509_get_ext_count@plt>
  45600c:	cmp	w0, #0x0
  456010:	b.gt	455ff8 <ASN1_generate_nconf@plt+0x37688>
  456014:	b	455f74 <ASN1_generate_nconf@plt+0x37604>
  456018:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45601c:	add	x28, x0, #0x410
  456020:	mov	x19, #0x0                   	// #0
  456024:	str	xzr, [sp, #136]
  456028:	str	xzr, [sp, #160]
  45602c:	ldr	w0, [sp, #328]
  456030:	cbnz	w0, 4562f4 <ASN1_generate_nconf@plt+0x37984>
  456034:	ldp	x2, x3, [sp, #344]
  456038:	mov	x1, x20
  45603c:	ldr	x4, [sp, #360]
  456040:	ldr	w0, [sp, #264]
  456044:	orr	w27, w0, w21
  456048:	mov	x0, x22
  45604c:	bl	459c68 <ASN1_generate_nconf@plt+0x3b2f8>
  456050:	cbnz	w27, 45633c <ASN1_generate_nconf@plt+0x379cc>
  456054:	ldr	w0, [sp, #476]
  456058:	cmp	w0, #0x4
  45605c:	b.eq	4565bc <ASN1_generate_nconf@plt+0x37c4c>  // b.none
  456060:	mov	w1, #0x8005                	// #32773
  456064:	cmp	w0, w1
  456068:	b.ne	45659c <ASN1_generate_nconf@plt+0x37c2c>  // b.any
  45606c:	ldr	w0, [sp, #184]
  456070:	mov	x1, x20
  456074:	cbz	w0, 456ab0 <ASN1_generate_nconf@plt+0x38140>
  456078:	mov	x0, x22
  45607c:	bl	41a030 <PEM_write_bio_X509_AUX@plt>
  456080:	mov	x25, #0x0                   	// #0
  456084:	cbnz	w0, 455094 <ASN1_generate_nconf@plt+0x36724>
  456088:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45608c:	add	x1, x1, #0x5f0
  456090:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456094:	ldr	x0, [x21, #56]
  456098:	mov	w27, #0x1                   	// #1
  45609c:	bl	419740 <BIO_printf@plt>
  4560a0:	ldr	x0, [x21, #56]
  4560a4:	bl	41e7f0 <ERR_print_errors@plt>
  4560a8:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4560ac:	str	x25, [sp, #104]
  4560b0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4560b4:	mov	x19, #0x0                   	// #0
  4560b8:	add	x28, x0, #0x410
  4560bc:	mov	x22, #0x0                   	// #0
  4560c0:	mov	x25, #0x0                   	// #0
  4560c4:	str	xzr, [sp, #136]
  4560c8:	stp	xzr, xzr, [sp, #152]
  4560cc:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4560d0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4560d4:	add	x28, x0, #0x410
  4560d8:	stp	xzr, xzr, [sp, #152]
  4560dc:	str	xzr, [sp, #168]
  4560e0:	mov	x19, #0x0                   	// #0
  4560e4:	mov	x22, #0x0                   	// #0
  4560e8:	mov	x25, #0x0                   	// #0
  4560ec:	mov	w27, #0x1                   	// #1
  4560f0:	str	xzr, [sp, #136]
  4560f4:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4560f8:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4560fc:	mov	x2, x0
  456100:	ldr	x3, [sp, #504]
  456104:	mov	x1, x20
  456108:	mov	x0, x22
  45610c:	bl	41d140 <X509_print_ex@plt>
  456110:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456114:	mov	x0, x20
  456118:	bl	41d620 <X509_get_subject_name@plt>
  45611c:	mov	x21, x0
  456120:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  456124:	mov	x2, x21
  456128:	mov	x3, x0
  45612c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456130:	add	x1, x1, #0x398
  456134:	mov	x0, x22
  456138:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  45613c:	mov	x0, x20
  456140:	bl	419cf0 <X509_get_issuer_name@plt>
  456144:	mov	x21, x0
  456148:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  45614c:	mov	x3, x0
  456150:	mov	x2, x21
  456154:	mov	x0, x22
  456158:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45615c:	add	x1, x1, #0x3a8
  456160:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  456164:	mov	x0, x22
  456168:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45616c:	add	x1, x1, #0x3b8
  456170:	bl	41a980 <BIO_puts@plt>
  456174:	mov	x0, x20
  456178:	mov	x1, #0x0                   	// #0
  45617c:	bl	41ca30 <i2d_X509@plt>
  456180:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456184:	add	x1, x1, #0x3c0
  456188:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45618c:	mov	x21, x0
  456190:	mov	x0, x20
  456194:	str	x21, [sp, #512]
  456198:	bl	41d620 <X509_get_subject_name@plt>
  45619c:	add	x1, sp, #0x200
  4561a0:	bl	41c1e0 <i2d_X509_NAME@plt>
  4561a4:	mov	x3, x21
  4561a8:	mov	w2, w0
  4561ac:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4561b0:	add	x1, x1, #0x3d8
  4561b4:	mov	x0, x22
  4561b8:	bl	458668 <ASN1_generate_nconf@plt+0x39cf8>
  4561bc:	mov	x0, x20
  4561c0:	str	x21, [sp, #512]
  4561c4:	bl	41a100 <X509_get_X509_PUBKEY@plt>
  4561c8:	add	x1, sp, #0x200
  4561cc:	bl	41b2c0 <i2d_X509_PUBKEY@plt>
  4561d0:	mov	x3, x21
  4561d4:	mov	w2, w0
  4561d8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4561dc:	mov	x0, x22
  4561e0:	add	x1, x1, #0x3f0
  4561e4:	bl	458668 <ASN1_generate_nconf@plt+0x39cf8>
  4561e8:	add	x1, sp, #0x200
  4561ec:	mov	x0, x20
  4561f0:	str	x21, [sp, #512]
  4561f4:	bl	41ca30 <i2d_X509@plt>
  4561f8:	mov	x3, x21
  4561fc:	mov	w2, w0
  456200:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456204:	mov	x0, x22
  456208:	add	x1, x1, #0x400
  45620c:	bl	458668 <ASN1_generate_nconf@plt+0x39cf8>
  456210:	mov	x0, x21
  456214:	mov	x1, x28
  456218:	mov	w2, #0x2f8                 	// #760
  45621c:	bl	41b1e0 <CRYPTO_free@plt>
  456220:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456224:	ldr	w21, [sp, #456]
  456228:	ldp	x19, x23, [sp, #384]
  45622c:	b	45602c <ASN1_generate_nconf@plt+0x376bc>
  456230:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456234:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  456238:	add	x1, x1, #0x3d8
  45623c:	ldr	x0, [x24, #56]
  456240:	bl	419740 <BIO_printf@plt>
  456244:	b	45504c <ASN1_generate_nconf@plt+0x366dc>
  456248:	mov	x0, x20
  45624c:	bl	41ab40 <X509_reject_clear@plt>
  456250:	b	455900 <ASN1_generate_nconf@plt+0x36f90>
  456254:	mov	x0, x20
  456258:	bl	41d090 <X509_trust_clear@plt>
  45625c:	b	4558f8 <ASN1_generate_nconf@plt+0x36f88>
  456260:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456264:	ldr	x19, [x24, #56]
  456268:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45626c:	mov	x2, x28
  456270:	mov	x3, x0
  456274:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456278:	mov	x0, x19
  45627c:	add	x1, x1, #0x218
  456280:	bl	419740 <BIO_printf@plt>
  456284:	b	45504c <ASN1_generate_nconf@plt+0x366dc>
  456288:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45628c:	ldr	x19, [x24, #56]
  456290:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  456294:	mov	x2, x28
  456298:	mov	x3, x0
  45629c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4562a0:	mov	x0, x19
  4562a4:	add	x1, x1, #0x1f0
  4562a8:	bl	419740 <BIO_printf@plt>
  4562ac:	b	45504c <ASN1_generate_nconf@plt+0x366dc>
  4562b0:	mov	x0, x22
  4562b4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4562b8:	add	x1, x1, #0x338
  4562bc:	bl	41a980 <BIO_puts@plt>
  4562c0:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  4562c4:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  4562c8:	add	x1, x1, #0xda0
  4562cc:	stp	xzr, xzr, [sp, #152]
  4562d0:	bl	419740 <BIO_printf@plt>
  4562d4:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4562d8:	mov	x20, #0x0                   	// #0
  4562dc:	add	x28, x0, #0x410
  4562e0:	mov	x19, #0x0                   	// #0
  4562e4:	mov	x22, #0x0                   	// #0
  4562e8:	mov	x25, #0x0                   	// #0
  4562ec:	str	xzr, [sp, #136]
  4562f0:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4562f4:	mov	x0, #0x0                   	// #0
  4562f8:	bl	419f10 <time@plt>
  4562fc:	ldr	x2, [sp, #408]
  456300:	mov	x1, x0
  456304:	mov	x0, x20
  456308:	add	x1, x1, x2
  45630c:	str	x1, [sp, #512]
  456310:	bl	41d510 <X509_get0_notAfter@plt>
  456314:	add	x1, sp, #0x200
  456318:	bl	41b0e0 <X509_cmp_time@plt>
  45631c:	tbnz	w0, #31, 456580 <ASN1_generate_nconf@plt+0x37c10>
  456320:	mov	x0, x22
  456324:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456328:	mov	w27, #0x0                   	// #0
  45632c:	add	x1, x1, #0x5d0
  456330:	mov	x25, #0x0                   	// #0
  456334:	bl	419740 <BIO_printf@plt>
  456338:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45633c:	mov	w27, #0x0                   	// #0
  456340:	mov	x25, #0x0                   	// #0
  456344:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456348:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  45634c:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  456350:	add	x1, x1, #0xd58
  456354:	str	xzr, [sp, #136]
  456358:	ldr	x0, [x0, #56]
  45635c:	stp	xzr, xzr, [sp, #152]
  456360:	mov	x20, #0x0                   	// #0
  456364:	mov	x19, #0x0                   	// #0
  456368:	mov	x22, #0x0                   	// #0
  45636c:	bl	419740 <BIO_printf@plt>
  456370:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456374:	add	x28, x0, #0x410
  456378:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45637c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456380:	str	xzr, [sp, #136]
  456384:	stp	xzr, xzr, [sp, #152]
  456388:	mov	x20, #0x0                   	// #0
  45638c:	mov	x19, #0x0                   	// #0
  456390:	ldr	x0, [x0, #56]
  456394:	mov	x22, #0x0                   	// #0
  456398:	mov	x25, #0x0                   	// #0
  45639c:	bl	41e7f0 <ERR_print_errors@plt>
  4563a0:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4563a4:	add	x28, x0, #0x410
  4563a8:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4563ac:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4563b0:	add	x1, x1, #0x430
  4563b4:	mov	x0, x22
  4563b8:	bl	41a980 <BIO_puts@plt>
  4563bc:	mov	x0, x20
  4563c0:	bl	41d510 <X509_get0_notAfter@plt>
  4563c4:	mov	x1, x0
  4563c8:	mov	x0, x22
  4563cc:	bl	41a0b0 <ASN1_TIME_print@plt>
  4563d0:	mov	x0, x22
  4563d4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  4563d8:	add	x1, x1, #0xa60
  4563dc:	bl	41a980 <BIO_puts@plt>
  4563e0:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  4563e4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4563e8:	add	x1, x1, #0x420
  4563ec:	mov	x0, x22
  4563f0:	bl	41a980 <BIO_puts@plt>
  4563f4:	mov	x0, x20
  4563f8:	bl	41c890 <X509_get0_notBefore@plt>
  4563fc:	b	4563c4 <ASN1_generate_nconf@plt+0x37a54>
  456400:	mov	x0, x22
  456404:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456408:	adrp	x27, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45640c:	add	x1, x1, #0x348
  456410:	add	x27, x27, #0x360
  456414:	bl	419740 <BIO_printf@plt>
  456418:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  45641c:	mov	w25, #0x0                   	// #0
  456420:	add	x0, x0, #0x948
  456424:	str	x0, [sp, #336]
  456428:	bl	41ca90 <X509_PURPOSE_get_count@plt>
  45642c:	cmp	w0, w25
  456430:	b.le	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456434:	mov	w0, w25
  456438:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  45643c:	mov	x21, x0
  456440:	bl	41b2b0 <X509_PURPOSE_get_id@plt>
  456444:	mov	w24, w0
  456448:	mov	x0, x21
  45644c:	bl	41bb40 <X509_PURPOSE_get0_name@plt>
  456450:	mov	x21, x0
  456454:	mov	w1, w24
  456458:	mov	w2, #0x0                   	// #0
  45645c:	mov	x0, x20
  456460:	bl	419ea0 <X509_check_purpose@plt>
  456464:	ldr	x3, [sp, #336]
  456468:	mov	w4, w0
  45646c:	mov	x2, x21
  456470:	mov	x1, x27
  456474:	mov	x0, x22
  456478:	str	w4, [sp, #400]
  45647c:	bl	419740 <BIO_printf@plt>
  456480:	ldr	w4, [sp, #400]
  456484:	cmp	w4, #0x1
  456488:	b.eq	45653c <ASN1_generate_nconf@plt+0x37bcc>  // b.none
  45648c:	cbz	w4, 456510 <ASN1_generate_nconf@plt+0x37ba0>
  456490:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456494:	mov	w2, w4
  456498:	mov	x0, x22
  45649c:	add	x1, x1, #0x368
  4564a0:	bl	419740 <BIO_printf@plt>
  4564a4:	mov	w1, w24
  4564a8:	mov	w2, #0x1                   	// #1
  4564ac:	mov	x0, x20
  4564b0:	bl	419ea0 <X509_check_purpose@plt>
  4564b4:	mov	x2, x21
  4564b8:	mov	x1, x27
  4564bc:	mov	w21, w0
  4564c0:	adrp	x3, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4564c4:	mov	x0, x22
  4564c8:	add	x3, x3, #0x390
  4564cc:	bl	419740 <BIO_printf@plt>
  4564d0:	cmp	w21, #0x1
  4564d4:	b.eq	456524 <ASN1_generate_nconf@plt+0x37bb4>  // b.none
  4564d8:	cbnz	w21, 4564f4 <ASN1_generate_nconf@plt+0x37b84>
  4564dc:	mov	x0, x22
  4564e0:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4564e4:	add	w25, w25, #0x1
  4564e8:	add	x1, x1, #0x380
  4564ec:	bl	419740 <BIO_printf@plt>
  4564f0:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  4564f4:	mov	w2, w21
  4564f8:	mov	x0, x22
  4564fc:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456500:	add	w25, w25, #0x1
  456504:	add	x1, x1, #0x368
  456508:	bl	419740 <BIO_printf@plt>
  45650c:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  456510:	mov	x0, x22
  456514:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456518:	add	x1, x1, #0x380
  45651c:	bl	419740 <BIO_printf@plt>
  456520:	b	4564a4 <ASN1_generate_nconf@plt+0x37b34>
  456524:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456528:	add	w25, w25, #0x1
  45652c:	add	x1, x0, #0x388
  456530:	mov	x0, x22
  456534:	bl	419740 <BIO_printf@plt>
  456538:	b	456428 <ASN1_generate_nconf@plt+0x37ab8>
  45653c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456540:	add	x1, x0, #0x388
  456544:	mov	x0, x22
  456548:	bl	419740 <BIO_printf@plt>
  45654c:	b	4564a4 <ASN1_generate_nconf@plt+0x37b34>
  456550:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456554:	mov	x19, #0x0                   	// #0
  456558:	add	x28, x0, #0x410
  45655c:	mov	x25, #0x0                   	// #0
  456560:	mov	w27, #0x1                   	// #1
  456564:	str	xzr, [sp, #136]
  456568:	str	xzr, [sp, #160]
  45656c:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456570:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456574:	add	x28, x0, #0x410
  456578:	str	xzr, [sp, #160]
  45657c:	b	4560e0 <ASN1_generate_nconf@plt+0x37770>
  456580:	ldr	w27, [sp, #328]
  456584:	mov	x0, x22
  456588:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45658c:	mov	x25, #0x0                   	// #0
  456590:	add	x1, x1, #0x5b0
  456594:	bl	419740 <BIO_printf@plt>
  456598:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45659c:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4565a0:	adrp	x1, 467000 <ASN1_generate_nconf@plt+0x48690>
  4565a4:	mov	w27, #0x1                   	// #1
  4565a8:	add	x1, x1, #0x888
  4565ac:	ldr	x0, [x0, #56]
  4565b0:	mov	x25, #0x0                   	// #0
  4565b4:	bl	419740 <BIO_printf@plt>
  4565b8:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  4565bc:	mov	x1, x20
  4565c0:	mov	x0, x22
  4565c4:	bl	41d330 <i2d_X509_bio@plt>
  4565c8:	b	456080 <ASN1_generate_nconf@plt+0x37710>
  4565cc:	mov	x0, x20
  4565d0:	bl	41ba80 <X509_get0_extensions@plt>
  4565d4:	str	x0, [sp, #424]
  4565d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4565dc:	str	w0, [sp, #436]
  4565e0:	cmp	w0, #0x0
  4565e4:	b.le	456e34 <ASN1_generate_nconf@plt+0x384c4>
  4565e8:	ldr	x0, [sp, #280]
  4565ec:	mov	x1, x28
  4565f0:	mov	w2, #0x481                 	// #1153
  4565f4:	bl	41af90 <CRYPTO_strdup@plt>
  4565f8:	mov	x27, x0
  4565fc:	cbz	x0, 456e54 <ASN1_generate_nconf@plt+0x384e4>
  456600:	mov	x1, #0x0                   	// #0
  456604:	bl	454cc0 <ASN1_generate_nconf@plt+0x36350>
  456608:	str	w0, [sp, #336]
  45660c:	cbz	w0, 456d94 <ASN1_generate_nconf@plt+0x38424>
  456610:	ldr	w0, [sp, #336]
  456614:	mov	x1, x28
  456618:	mov	w2, #0x487                 	// #1159
  45661c:	sbfiz	x0, x0, #3, #32
  456620:	bl	41af50 <CRYPTO_malloc@plt>
  456624:	mov	x25, x0
  456628:	cbz	x0, 456db4 <ASN1_generate_nconf@plt+0x38444>
  45662c:	mov	x1, x0
  456630:	mov	w24, #0x0                   	// #0
  456634:	mov	x0, x27
  456638:	mov	x21, #0x0                   	// #0
  45663c:	bl	454cc0 <ASN1_generate_nconf@plt+0x36350>
  456640:	str	w23, [sp, #400]
  456644:	str	x20, [sp, #416]
  456648:	str	w19, [sp, #432]
  45664c:	b	456660 <ASN1_generate_nconf@plt+0x37cf0>
  456650:	ldr	w0, [sp, #436]
  456654:	add	w24, w24, #0x1
  456658:	cmp	w0, w24
  45665c:	b.eq	456d38 <ASN1_generate_nconf@plt+0x383c8>  // b.none
  456660:	ldr	x0, [sp, #424]
  456664:	mov	w1, w24
  456668:	bl	419630 <OPENSSL_sk_value@plt>
  45666c:	mov	x19, x0
  456670:	bl	41a8e0 <X509_EXTENSION_get_object@plt>
  456674:	bl	41a2b0 <OBJ_obj2nid@plt>
  456678:	bl	41de40 <OBJ_nid2sn@plt>
  45667c:	mov	x20, x0
  456680:	cbz	x0, 456650 <ASN1_generate_nconf@plt+0x37ce0>
  456684:	ldr	x1, [sp, #440]
  456688:	bl	41d250 <strcmp@plt>
  45668c:	cbz	w0, 456650 <ASN1_generate_nconf@plt+0x37ce0>
  456690:	ldr	w0, [sp, #336]
  456694:	cmp	w0, #0x0
  456698:	b.le	456650 <ASN1_generate_nconf@plt+0x37ce0>
  45669c:	mov	x23, #0x0                   	// #0
  4566a0:	b	4566c4 <ASN1_generate_nconf@plt+0x37d54>
  4566a4:	mov	x1, x19
  4566a8:	mov	x0, x21
  4566ac:	bl	41cf70 <OPENSSL_sk_push@plt>
  4566b0:	cbz	w0, 4566e4 <ASN1_generate_nconf@plt+0x37d74>
  4566b4:	ldr	w0, [sp, #336]
  4566b8:	add	x23, x23, #0x1
  4566bc:	cmp	w0, w23
  4566c0:	b.le	456650 <ASN1_generate_nconf@plt+0x37ce0>
  4566c4:	ldr	x1, [x25, x23, lsl #3]
  4566c8:	mov	x0, x20
  4566cc:	bl	41d250 <strcmp@plt>
  4566d0:	cbnz	w0, 4566b4 <ASN1_generate_nconf@plt+0x37d44>
  4566d4:	cbnz	x21, 4566a4 <ASN1_generate_nconf@plt+0x37d34>
  4566d8:	bl	41b100 <OPENSSL_sk_new_null@plt>
  4566dc:	mov	x21, x0
  4566e0:	cbnz	x0, 4566a4 <ASN1_generate_nconf@plt+0x37d34>
  4566e4:	ldr	w23, [sp, #400]
  4566e8:	ldr	w19, [sp, #432]
  4566ec:	ldr	x20, [sp, #416]
  4566f0:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  4566f4:	mov	x1, x20
  4566f8:	mov	x0, x22
  4566fc:	bl	41c040 <X509_ocspid_print@plt>
  456700:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456704:	ldr	w1, [sp, #480]
  456708:	adrp	x5, 462000 <ASN1_generate_nconf@plt+0x43690>
  45670c:	ldr	x4, [sp, #144]
  456710:	add	x5, x5, #0xc98
  456714:	ldr	x0, [sp, #288]
  456718:	mov	w2, #0x0                   	// #0
  45671c:	ldr	x3, [sp, #496]
  456720:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  456724:	str	x0, [sp, #136]
  456728:	cbnz	x0, 455f20 <ASN1_generate_nconf@plt+0x375b0>
  45672c:	mov	x25, #0x0                   	// #0
  456730:	mov	w27, #0x1                   	// #1
  456734:	ldp	x19, x23, [sp, #384]
  456738:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  45673c:	ldr	x21, [sp, #488]
  456740:	cbz	x21, 456cbc <ASN1_generate_nconf@plt+0x3834c>
  456744:	add	x3, sp, #0x1e4
  456748:	add	x2, sp, #0x200
  45674c:	mov	x1, x21
  456750:	mov	x0, x20
  456754:	bl	41a350 <X509_digest@plt>
  456758:	cbz	w0, 456c58 <ASN1_generate_nconf@plt+0x382e8>
  45675c:	mov	x0, x21
  456760:	bl	419660 <EVP_MD_type@plt>
  456764:	bl	41de40 <OBJ_nid2sn@plt>
  456768:	mov	x2, x0
  45676c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  456770:	mov	x0, x22
  456774:	add	x1, x1, #0xfc0
  456778:	bl	419740 <BIO_printf@plt>
  45677c:	ldr	w0, [sp, #484]
  456780:	cmp	w0, #0x0
  456784:	b.le	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456788:	adrp	x25, 465000 <ASN1_generate_nconf@plt+0x46690>
  45678c:	add	x21, sp, #0x200
  456790:	add	x25, x25, #0xfd0
  456794:	mov	w24, #0x0                   	// #0
  456798:	mov	w4, #0xa                   	// #10
  45679c:	mov	w27, #0x3a                  	// #58
  4567a0:	add	w24, w24, #0x1
  4567a4:	ldrb	w2, [x21], #1
  4567a8:	cmp	w0, w24
  4567ac:	mov	x1, x25
  4567b0:	csel	w3, w4, w27, eq  // eq = none
  4567b4:	mov	x0, x22
  4567b8:	bl	419740 <BIO_printf@plt>
  4567bc:	ldr	w0, [sp, #484]
  4567c0:	mov	w4, #0xa                   	// #10
  4567c4:	cmp	w24, w0
  4567c8:	b.lt	4567a0 <ASN1_generate_nconf@plt+0x37e30>  // b.tstop
  4567cc:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  4567d0:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  4567d4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4567d8:	add	x1, x1, #0x4d8
  4567dc:	ldr	x0, [x21, #56]
  4567e0:	bl	419740 <BIO_printf@plt>
  4567e4:	ldr	x0, [sp, #288]
  4567e8:	cbz	x0, 456e10 <ASN1_generate_nconf@plt+0x384a0>
  4567ec:	ldr	w1, [sp, #480]
  4567f0:	adrp	x5, 47f000 <ASN1_generate_nconf@plt+0x60690>
  4567f4:	ldr	x4, [sp, #144]
  4567f8:	add	x5, x5, #0x518
  4567fc:	ldr	x0, [sp, #288]
  456800:	mov	w2, #0x0                   	// #0
  456804:	ldr	x3, [sp, #496]
  456808:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  45680c:	mov	x25, x0
  456810:	cbz	x0, 456d18 <ASN1_generate_nconf@plt+0x383a8>
  456814:	ldr	x0, [x21, #56]
  456818:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45681c:	add	x1, x1, #0x528
  456820:	bl	419740 <BIO_printf@plt>
  456824:	ldr	x2, [sp, #488]
  456828:	mov	x1, x25
  45682c:	mov	x0, x20
  456830:	bl	41adb0 <X509_to_X509_REQ@plt>
  456834:	mov	x21, x0
  456838:	mov	x0, x25
  45683c:	str	x21, [sp, #160]
  456840:	bl	41d9c0 <EVP_PKEY_free@plt>
  456844:	cbz	x21, 456df0 <ASN1_generate_nconf@plt+0x38480>
  456848:	ldr	w0, [sp, #264]
  45684c:	cbz	w0, 456dbc <ASN1_generate_nconf@plt+0x3844c>
  456850:	mov	w0, #0x1                   	// #1
  456854:	str	w0, [sp, #264]
  456858:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  45685c:	adrp	x24, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456860:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456864:	add	x1, x1, #0x458
  456868:	ldr	x0, [x24, #56]
  45686c:	bl	419740 <BIO_printf@plt>
  456870:	ldr	x0, [sp, #232]
  456874:	cbz	x0, 45689c <ASN1_generate_nconf@plt+0x37f2c>
  456878:	ldr	w1, [sp, #468]
  45687c:	adrp	x5, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456880:	ldr	x4, [sp, #144]
  456884:	add	x5, x5, #0x470
  456888:	ldr	x3, [sp, #496]
  45688c:	mov	w2, #0x0                   	// #0
  456890:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  456894:	str	x0, [sp, #384]
  456898:	cbz	x0, 45672c <ASN1_generate_nconf@plt+0x37dbc>
  45689c:	ldr	x0, [sp, #152]
  4568a0:	ldr	x1, [sp, #488]
  4568a4:	str	x1, [sp, #400]
  4568a8:	bl	41c9f0 <X509_get0_pubkey@plt>
  4568ac:	mov	x21, x0
  4568b0:	cbz	x0, 456b58 <ASN1_generate_nconf@plt+0x381e8>
  4568b4:	ldr	x1, [sp, #384]
  4568b8:	bl	41e600 <EVP_PKEY_copy_parameters@plt>
  4568bc:	bl	41d400 <X509_STORE_CTX_new@plt>
  4568c0:	mov	x25, x0
  4568c4:	cbz	x0, 456c7c <ASN1_generate_nconf@plt+0x3830c>
  4568c8:	ldr	x1, [sp, #176]
  4568cc:	mov	x2, x20
  4568d0:	mov	x3, #0x0                   	// #0
  4568d4:	bl	41d490 <X509_STORE_CTX_init@plt>
  4568d8:	cbz	w0, 456c7c <ASN1_generate_nconf@plt+0x3830c>
  4568dc:	ldr	x0, [sp, #104]
  4568e0:	cbz	x0, 456b78 <ASN1_generate_nconf@plt+0x38208>
  4568e4:	ldr	x21, [sp, #104]
  4568e8:	mov	x1, x20
  4568ec:	mov	x0, x25
  4568f0:	bl	41d130 <X509_STORE_CTX_set_cert@plt>
  4568f4:	mov	x0, x25
  4568f8:	mov	x1, #0x4000                	// #16384
  4568fc:	bl	41cec0 <X509_STORE_CTX_set_flags@plt>
  456900:	ldr	w0, [sp, #460]
  456904:	cbnz	w0, 456918 <ASN1_generate_nconf@plt+0x37fa8>
  456908:	mov	x0, x25
  45690c:	bl	419760 <X509_verify_cert@plt>
  456910:	cmp	w0, #0x0
  456914:	b.le	456af4 <ASN1_generate_nconf@plt+0x38184>
  456918:	ldr	x0, [sp, #152]
  45691c:	ldr	x1, [sp, #384]
  456920:	bl	41cac0 <X509_check_private_key@plt>
  456924:	cbz	w0, 456b28 <ASN1_generate_nconf@plt+0x381b8>
  456928:	ldr	x0, [sp, #152]
  45692c:	bl	41d620 <X509_get_subject_name@plt>
  456930:	mov	x1, x0
  456934:	mov	x0, x20
  456938:	bl	41e060 <X509_set_issuer_name@plt>
  45693c:	cbz	w0, 456af4 <ASN1_generate_nconf@plt+0x38184>
  456940:	mov	x1, x21
  456944:	mov	x0, x20
  456948:	bl	41dae0 <X509_set_serialNumber@plt>
  45694c:	cbz	w0, 456af4 <ASN1_generate_nconf@plt+0x38184>
  456950:	ldr	w0, [sp, #192]
  456954:	cbz	w0, 456adc <ASN1_generate_nconf@plt+0x3816c>
  456958:	ldr	w0, [sp, #332]
  45695c:	cbnz	w0, 456ce4 <ASN1_generate_nconf@plt+0x38374>
  456960:	ldr	x0, [sp, #392]
  456964:	cbz	x0, 4569b8 <ASN1_generate_nconf@plt+0x38048>
  456968:	mov	x1, #0x2                   	// #2
  45696c:	mov	x0, x20
  456970:	bl	41caa0 <X509_set_version@plt>
  456974:	ldr	x1, [sp, #152]
  456978:	mov	x2, x20
  45697c:	mov	x3, #0x0                   	// #0
  456980:	add	x0, sp, #0x200
  456984:	mov	w5, #0x0                   	// #0
  456988:	mov	x4, #0x0                   	// #0
  45698c:	bl	41b1f0 <X509V3_set_ctx@plt>
  456990:	ldr	x27, [sp, #392]
  456994:	add	x0, sp, #0x200
  456998:	mov	x1, x27
  45699c:	bl	419ae0 <X509V3_set_nconf@plt>
  4569a0:	ldr	x2, [sp, #224]
  4569a4:	mov	x3, x20
  4569a8:	add	x1, sp, #0x200
  4569ac:	mov	x0, x27
  4569b0:	bl	41a330 <X509V3_EXT_add_nconf@plt>
  4569b4:	cbz	w0, 456af4 <ASN1_generate_nconf@plt+0x38184>
  4569b8:	ldr	x3, [sp, #128]
  4569bc:	mov	x0, x20
  4569c0:	ldr	x1, [sp, #384]
  4569c4:	ldr	x2, [sp, #400]
  4569c8:	bl	4392f8 <ASN1_generate_nconf@plt+0x1a988>
  4569cc:	cbz	w0, 456af4 <ASN1_generate_nconf@plt+0x38184>
  4569d0:	mov	x0, x25
  4569d4:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  4569d8:	ldr	x0, [sp, #104]
  4569dc:	cbnz	x0, 455ab8 <ASN1_generate_nconf@plt+0x37148>
  4569e0:	mov	x0, x21
  4569e4:	bl	41b800 <ASN1_INTEGER_free@plt>
  4569e8:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  4569ec:	mov	x0, x25
  4569f0:	str	xzr, [sp, #512]
  4569f4:	bl	41ba70 <EVP_PKEY_get0_DSA@plt>
  4569f8:	add	x1, sp, #0x200
  4569fc:	mov	x2, #0x0                   	// #0
  456a00:	bl	41b150 <DSA_get0_key@plt>
  456a04:	ldr	x1, [sp, #512]
  456a08:	mov	x0, x22
  456a0c:	bl	41d260 <BN_print@plt>
  456a10:	b	455ec4 <ASN1_generate_nconf@plt+0x37554>
  456a14:	bl	419990 <EVP_PKEY_get0_RSA@plt>
  456a18:	add	x1, sp, #0x200
  456a1c:	mov	x3, #0x0                   	// #0
  456a20:	mov	x2, #0x0                   	// #0
  456a24:	bl	41e680 <RSA_get0_key@plt>
  456a28:	ldr	x1, [sp, #512]
  456a2c:	mov	x0, x22
  456a30:	bl	41d260 <BN_print@plt>
  456a34:	b	455ec4 <ASN1_generate_nconf@plt+0x37554>
  456a38:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456a3c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456a40:	add	x1, x1, #0x2d0
  456a44:	str	xzr, [sp, #136]
  456a48:	ldr	x0, [x21, #56]
  456a4c:	stp	xzr, xzr, [sp, #152]
  456a50:	mov	x20, #0x0                   	// #0
  456a54:	mov	x19, #0x0                   	// #0
  456a58:	mov	x22, #0x0                   	// #0
  456a5c:	bl	419740 <BIO_printf@plt>
  456a60:	mov	x25, #0x0                   	// #0
  456a64:	ldr	x0, [x21, #56]
  456a68:	bl	41e7f0 <ERR_print_errors@plt>
  456a6c:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456a70:	add	x28, x0, #0x410
  456a74:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456a78:	bl	41b960 <ASN1_INTEGER_new@plt>
  456a7c:	mov	x25, x0
  456a80:	cbz	x0, 456abc <ASN1_generate_nconf@plt+0x3814c>
  456a84:	mov	x1, x0
  456a88:	mov	x0, #0x0                   	// #0
  456a8c:	bl	458dc8 <ASN1_generate_nconf@plt+0x3a458>
  456a90:	cbz	w0, 4560ac <ASN1_generate_nconf@plt+0x3773c>
  456a94:	mov	x1, x25
  456a98:	mov	x0, x20
  456a9c:	bl	41dae0 <X509_set_serialNumber@plt>
  456aa0:	cbz	w0, 4560ac <ASN1_generate_nconf@plt+0x3773c>
  456aa4:	mov	x0, x25
  456aa8:	bl	41b800 <ASN1_INTEGER_free@plt>
  456aac:	b	455808 <ASN1_generate_nconf@plt+0x36e98>
  456ab0:	mov	x0, x22
  456ab4:	bl	41ab80 <PEM_write_bio_X509@plt>
  456ab8:	b	456080 <ASN1_generate_nconf@plt+0x37710>
  456abc:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456ac0:	mov	x19, #0x0                   	// #0
  456ac4:	add	x28, x0, #0x410
  456ac8:	mov	x22, #0x0                   	// #0
  456acc:	str	xzr, [sp, #104]
  456ad0:	str	xzr, [sp, #136]
  456ad4:	stp	xzr, xzr, [sp, #152]
  456ad8:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456adc:	ldr	w3, [sp, #188]
  456ae0:	mov	x0, x20
  456ae4:	mov	x2, #0x0                   	// #0
  456ae8:	mov	x1, #0x0                   	// #0
  456aec:	bl	45b930 <ASN1_generate_nconf@plt+0x3cfc0>
  456af0:	cbnz	w0, 456958 <ASN1_generate_nconf@plt+0x37fe8>
  456af4:	mov	x0, x25
  456af8:	ldp	x19, x23, [sp, #384]
  456afc:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  456b00:	ldr	x0, [x24, #56]
  456b04:	bl	41e7f0 <ERR_print_errors@plt>
  456b08:	ldr	x0, [sp, #104]
  456b0c:	cbnz	x0, 456b4c <ASN1_generate_nconf@plt+0x381dc>
  456b10:	mov	x0, x21
  456b14:	mov	w27, #0x1                   	// #1
  456b18:	bl	41b800 <ASN1_INTEGER_free@plt>
  456b1c:	mov	x25, #0x0                   	// #0
  456b20:	str	xzr, [sp, #104]
  456b24:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456b28:	ldr	x0, [x24, #56]
  456b2c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  456b30:	add	x1, x1, #0x78
  456b34:	ldp	x19, x23, [sp, #384]
  456b38:	bl	419740 <BIO_printf@plt>
  456b3c:	mov	x0, x25
  456b40:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  456b44:	b	456b00 <ASN1_generate_nconf@plt+0x38190>
  456b48:	ldp	x19, x23, [sp, #384]
  456b4c:	mov	w27, #0x1                   	// #1
  456b50:	mov	x25, #0x0                   	// #0
  456b54:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456b58:	ldr	x0, [x24, #56]
  456b5c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456b60:	add	x1, x1, #0x480
  456b64:	ldp	x19, x23, [sp, #384]
  456b68:	bl	419740 <BIO_printf@plt>
  456b6c:	mov	x0, #0x0                   	// #0
  456b70:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  456b74:	b	456b00 <ASN1_generate_nconf@plt+0x38190>
  456b78:	ldr	x0, [sp, #304]
  456b7c:	str	xzr, [sp, #512]
  456b80:	cbz	x0, 456bfc <ASN1_generate_nconf@plt+0x3828c>
  456b84:	ldr	x27, [sp, #304]
  456b88:	str	xzr, [sp, #336]
  456b8c:	ldr	w1, [sp, #380]
  456b90:	mov	x0, x27
  456b94:	mov	x2, #0x0                   	// #0
  456b98:	bl	458e98 <ASN1_generate_nconf@plt+0x3a528>
  456b9c:	mov	x21, x0
  456ba0:	cbz	x0, 456bc4 <ASN1_generate_nconf@plt+0x38254>
  456ba4:	mov	x1, #0x1                   	// #1
  456ba8:	bl	41b260 <BN_add_word@plt>
  456bac:	cbz	w0, 456ca0 <ASN1_generate_nconf@plt+0x38330>
  456bb0:	mov	x0, x27
  456bb4:	add	x3, sp, #0x200
  456bb8:	mov	x2, x21
  456bbc:	mov	x1, #0x0                   	// #0
  456bc0:	bl	458ab0 <ASN1_generate_nconf@plt+0x3a140>
  456bc4:	ldr	x0, [sp, #336]
  456bc8:	mov	x1, x28
  456bcc:	mov	w2, #0x3ad                 	// #941
  456bd0:	bl	41b1e0 <CRYPTO_free@plt>
  456bd4:	mov	x0, x21
  456bd8:	bl	41e870 <BN_free@plt>
  456bdc:	ldr	x21, [sp, #512]
  456be0:	cbnz	x21, 4568e8 <ASN1_generate_nconf@plt+0x37f78>
  456be4:	mov	x0, x25
  456be8:	ldp	x19, x23, [sp, #384]
  456bec:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  456bf0:	ldr	x0, [x24, #56]
  456bf4:	bl	41e7f0 <ERR_print_errors@plt>
  456bf8:	b	456b10 <ASN1_generate_nconf@plt+0x381a0>
  456bfc:	ldr	x27, [sp, #248]
  456c00:	mov	w1, #0x2e                  	// #46
  456c04:	mov	x0, x27
  456c08:	bl	41ad10 <strrchr@plt>
  456c0c:	cbz	x0, 456cc8 <ASN1_generate_nconf@plt+0x38358>
  456c10:	sub	x21, x0, x27
  456c14:	add	w0, w21, #0x5
  456c18:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456c1c:	add	x1, x1, #0x4a8
  456c20:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  456c24:	ldr	x1, [sp, #248]
  456c28:	mov	x27, x0
  456c2c:	mov	x2, x21
  456c30:	bl	41a800 <memcpy@plt>
  456c34:	str	x27, [sp, #336]
  456c38:	adrp	x0, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456c3c:	add	x0, x0, #0x4b8
  456c40:	add	x1, x27, x21
  456c44:	ldr	w2, [x0]
  456c48:	ldrb	w0, [x0, #4]
  456c4c:	str	w2, [x27, x21]
  456c50:	strb	w0, [x1, #4]
  456c54:	b	456b8c <ASN1_generate_nconf@plt+0x3821c>
  456c58:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456c5c:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  456c60:	mov	w27, #0x1                   	// #1
  456c64:	add	x1, x1, #0xfb0
  456c68:	ldr	x0, [x0, #56]
  456c6c:	mov	x25, #0x0                   	// #0
  456c70:	ldp	x19, x23, [sp, #384]
  456c74:	bl	419740 <BIO_printf@plt>
  456c78:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456c7c:	ldr	x0, [x24, #56]
  456c80:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  456c84:	add	x1, x1, #0xe80
  456c88:	mov	x21, #0x0                   	// #0
  456c8c:	ldp	x19, x23, [sp, #384]
  456c90:	bl	419740 <BIO_printf@plt>
  456c94:	mov	x0, x25
  456c98:	bl	41c6f0 <X509_STORE_CTX_free@plt>
  456c9c:	b	456b00 <ASN1_generate_nconf@plt+0x38190>
  456ca0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456ca4:	add	x0, x0, #0x38
  456ca8:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456cac:	add	x1, x1, #0x4c0
  456cb0:	ldr	x0, [x0]
  456cb4:	bl	419740 <BIO_printf@plt>
  456cb8:	b	456bc4 <ASN1_generate_nconf@plt+0x38254>
  456cbc:	bl	41c390 <EVP_sha1@plt>
  456cc0:	mov	x21, x0
  456cc4:	b	456744 <ASN1_generate_nconf@plt+0x37dd4>
  456cc8:	ldr	x0, [sp, #248]
  456ccc:	bl	41e440 <strlen@plt>
  456cd0:	mov	x21, x0
  456cd4:	b	456c14 <ASN1_generate_nconf@plt+0x382a4>
  456cd8:	mov	x0, x20
  456cdc:	mov	w1, #0x0                   	// #0
  456ce0:	bl	41e070 <X509_delete_ext@plt>
  456ce4:	mov	x0, x20
  456ce8:	bl	41e530 <X509_get_ext_count@plt>
  456cec:	cmp	w0, #0x0
  456cf0:	b.gt	456cd8 <ASN1_generate_nconf@plt+0x38368>
  456cf4:	b	456960 <ASN1_generate_nconf@plt+0x37ff0>
  456cf8:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  456cfc:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456d00:	add	x1, x1, #0xbe8
  456d04:	ldp	x19, x23, [sp, #384]
  456d08:	b	456094 <ASN1_generate_nconf@plt+0x37724>
  456d0c:	ldr	x0, [sp, #168]
  456d10:	bl	41c150 <X509_REQ_get0_pubkey@plt>
  456d14:	b	45585c <ASN1_generate_nconf@plt+0x36eec>
  456d18:	mov	w27, #0x1                   	// #1
  456d1c:	ldp	x19, x23, [sp, #384]
  456d20:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456d24:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  456d28:	adrp	x21, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456d2c:	add	x1, x1, #0xb70
  456d30:	ldp	x19, x23, [sp, #384]
  456d34:	b	456094 <ASN1_generate_nconf@plt+0x37724>
  456d38:	ldr	w23, [sp, #400]
  456d3c:	mov	x0, x21
  456d40:	ldr	w19, [sp, #432]
  456d44:	ldr	x20, [sp, #416]
  456d48:	bl	41dfd0 <OPENSSL_sk_num@plt>
  456d4c:	cbz	w0, 456e60 <ASN1_generate_nconf@plt+0x384f0>
  456d50:	mov	x2, x21
  456d54:	mov	x0, x22
  456d58:	mov	w4, #0x0                   	// #0
  456d5c:	mov	x3, #0x0                   	// #0
  456d60:	mov	x1, #0x0                   	// #0
  456d64:	bl	41c940 <X509V3_extensions_print@plt>
  456d68:	mov	x0, x21
  456d6c:	bl	41ddd0 <OPENSSL_sk_free@plt>
  456d70:	mov	x0, x25
  456d74:	mov	x1, x28
  456d78:	mov	w2, #0x4a9                 	// #1193
  456d7c:	bl	41b1e0 <CRYPTO_free@plt>
  456d80:	mov	x0, x27
  456d84:	mov	x1, x28
  456d88:	mov	w2, #0x4aa                 	// #1194
  456d8c:	bl	41b1e0 <CRYPTO_free@plt>
  456d90:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456d94:	ldr	x2, [sp, #280]
  456d98:	mov	x0, x22
  456d9c:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456da0:	mov	x25, #0x0                   	// #0
  456da4:	add	x1, x1, #0x568
  456da8:	mov	x21, #0x0                   	// #0
  456dac:	bl	419740 <BIO_printf@plt>
  456db0:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  456db4:	mov	x21, #0x0                   	// #0
  456db8:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  456dbc:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  456dc0:	mov	x2, x0
  456dc4:	ldr	x21, [sp, #160]
  456dc8:	mov	x0, x22
  456dcc:	mov	x3, #0x0                   	// #0
  456dd0:	mov	x1, x21
  456dd4:	bl	41ca50 <X509_REQ_print_ex@plt>
  456dd8:	mov	w2, #0x1                   	// #1
  456ddc:	mov	x1, x21
  456de0:	mov	x0, x22
  456de4:	str	w2, [sp, #264]
  456de8:	bl	41e830 <PEM_write_bio_X509_REQ@plt>
  456dec:	b	455ab8 <ASN1_generate_nconf@plt+0x37148>
  456df0:	adrp	x0, 4a5000 <stdin@@GLIBC_2.17+0x88>
  456df4:	add	x0, x0, #0x38
  456df8:	mov	x25, #0x0                   	// #0
  456dfc:	mov	w27, #0x1                   	// #1
  456e00:	ldp	x19, x23, [sp, #384]
  456e04:	ldr	x0, [x0]
  456e08:	bl	41e7f0 <ERR_print_errors@plt>
  456e0c:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456e10:	add	x0, x21, #0x38
  456e14:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456e18:	mov	x25, #0x0                   	// #0
  456e1c:	add	x1, x1, #0x4f8
  456e20:	mov	w27, #0x1                   	// #1
  456e24:	ldr	x0, [x0]
  456e28:	ldp	x19, x23, [sp, #384]
  456e2c:	bl	419740 <BIO_printf@plt>
  456e30:	b	455094 <ASN1_generate_nconf@plt+0x36724>
  456e34:	mov	x0, x22
  456e38:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  456e3c:	mov	x27, #0x0                   	// #0
  456e40:	add	x1, x1, #0x548
  456e44:	mov	x25, #0x0                   	// #0
  456e48:	mov	x21, #0x0                   	// #0
  456e4c:	bl	419740 <BIO_printf@plt>
  456e50:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  456e54:	mov	x25, #0x0                   	// #0
  456e58:	mov	x21, #0x0                   	// #0
  456e5c:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  456e60:	ldr	x2, [sp, #280]
  456e64:	mov	x0, x22
  456e68:	ldr	x1, [sp, #448]
  456e6c:	bl	419740 <BIO_printf@plt>
  456e70:	b	456d68 <ASN1_generate_nconf@plt+0x383f8>
  456e74:	nop
  456e78:	stp	x29, x30, [sp, #-32]!
  456e7c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  456e80:	add	x2, x2, #0x658
  456e84:	mov	x29, sp
  456e88:	bl	41d030 <NCONF_get_string@plt>
  456e8c:	cbz	x0, 456f10 <ASN1_generate_nconf@plt+0x385a0>
  456e90:	mov	x1, #0xffffffffffffffff    	// #-1
  456e94:	stp	x19, x20, [sp, #16]
  456e98:	mov	x19, x0
  456e9c:	bl	419b30 <RAND_load_file@plt>
  456ea0:	tbnz	w0, #31, 456ebc <ASN1_generate_nconf@plt+0x3854c>
  456ea4:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  456ea8:	ldr	x0, [x20, #2264]
  456eac:	cbz	x0, 456eec <ASN1_generate_nconf@plt+0x3857c>
  456eb0:	ldp	x19, x20, [sp, #16]
  456eb4:	ldp	x29, x30, [sp], #32
  456eb8:	ret
  456ebc:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  456ec0:	mov	x2, x19
  456ec4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456ec8:	add	x1, x1, #0x668
  456ecc:	ldr	x20, [x20, #4024]
  456ed0:	ldr	x0, [x20]
  456ed4:	bl	419740 <BIO_printf@plt>
  456ed8:	ldr	x0, [x20]
  456edc:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  456ee0:	bl	41e7f0 <ERR_print_errors@plt>
  456ee4:	ldr	x0, [x20, #2264]
  456ee8:	cbnz	x0, 456eb0 <ASN1_generate_nconf@plt+0x38540>
  456eec:	mov	x0, x19
  456ef0:	mov	w2, #0x1f                  	// #31
  456ef4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456ef8:	add	x1, x1, #0x680
  456efc:	bl	41af90 <CRYPTO_strdup@plt>
  456f00:	str	x0, [x20, #2264]
  456f04:	ldp	x19, x20, [sp, #16]
  456f08:	ldp	x29, x30, [sp], #32
  456f0c:	ret
  456f10:	ldp	x29, x30, [sp], #32
  456f14:	b	41a2a0 <ERR_clear_error@plt>
  456f18:	stp	x29, x30, [sp, #-32]!
  456f1c:	mov	x29, sp
  456f20:	stp	x19, x20, [sp, #16]
  456f24:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  456f28:	ldr	x0, [x19, #2264]
  456f2c:	cbz	x0, 456f54 <ASN1_generate_nconf@plt+0x385e4>
  456f30:	bl	41bb20 <RAND_write_file@plt>
  456f34:	cmn	w0, #0x1
  456f38:	b.eq	456f60 <ASN1_generate_nconf@plt+0x385f0>  // b.none
  456f3c:	ldr	x0, [x19, #2264]
  456f40:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456f44:	mov	w2, #0x44                  	// #68
  456f48:	add	x1, x1, #0x680
  456f4c:	bl	41b1e0 <CRYPTO_free@plt>
  456f50:	str	xzr, [x19, #2264]
  456f54:	ldp	x19, x20, [sp, #16]
  456f58:	ldp	x29, x30, [sp], #32
  456f5c:	ret
  456f60:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  456f64:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  456f68:	add	x1, x1, #0x690
  456f6c:	ldr	x20, [x20, #4024]
  456f70:	ldr	x0, [x20]
  456f74:	bl	419740 <BIO_printf@plt>
  456f78:	ldr	x0, [x20]
  456f7c:	bl	41e7f0 <ERR_print_errors@plt>
  456f80:	b	456f3c <ASN1_generate_nconf@plt+0x385cc>
  456f84:	nop
  456f88:	stp	x29, x30, [sp, #-64]!
  456f8c:	cmp	w0, #0x5dd
  456f90:	mov	x29, sp
  456f94:	stp	x21, x22, [sp, #32]
  456f98:	b.eq	456ff4 <ASN1_generate_nconf@plt+0x38684>  // b.none
  456f9c:	cmp	w0, #0x5de
  456fa0:	mov	w21, #0x1                   	// #1
  456fa4:	b.ne	456fe4 <ASN1_generate_nconf@plt+0x38674>  // b.any
  456fa8:	stp	x19, x20, [sp, #16]
  456fac:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  456fb0:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  456fb4:	ldr	x0, [x20, #2264]
  456fb8:	add	x19, x19, #0x680
  456fbc:	mov	x1, x19
  456fc0:	mov	w2, #0x58                  	// #88
  456fc4:	mov	w21, #0x1                   	// #1
  456fc8:	bl	41b1e0 <CRYPTO_free@plt>
  456fcc:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  456fd0:	mov	x1, x19
  456fd4:	mov	w2, #0x59                  	// #89
  456fd8:	bl	41af90 <CRYPTO_strdup@plt>
  456fdc:	str	x0, [x20, #2264]
  456fe0:	ldp	x19, x20, [sp, #16]
  456fe4:	mov	w0, w21
  456fe8:	ldp	x21, x22, [sp, #32]
  456fec:	ldp	x29, x30, [sp], #64
  456ff0:	ret
  456ff4:	stp	x19, x20, [sp, #16]
  456ff8:	mov	w21, #0x1                   	// #1
  456ffc:	str	x23, [sp, #48]
  457000:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  457004:	mov	x19, x0
  457008:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45700c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457010:	add	x23, x1, #0x668
  457014:	ldr	x22, [x0, #4024]
  457018:	ldrb	w1, [x19]
  45701c:	cmp	w1, #0x3a
  457020:	mov	x20, x19
  457024:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  457028:	b.ne	457078 <ASN1_generate_nconf@plt+0x38708>  // b.any
  45702c:	cbnz	w1, 45708c <ASN1_generate_nconf@plt+0x3871c>
  457030:	strb	wzr, [x20]
  457034:	mov	x0, x19
  457038:	mov	x1, #0xffffffffffffffff    	// #-1
  45703c:	bl	419b30 <RAND_load_file@plt>
  457040:	tbz	w0, #31, 4570ac <ASN1_generate_nconf@plt+0x3873c>
  457044:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457048:	mov	x2, x19
  45704c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457050:	add	x1, x1, #0x668
  457054:	ldr	x19, [x0, #4024]
  457058:	mov	w21, #0x0                   	// #0
  45705c:	ldr	x0, [x19]
  457060:	bl	419740 <BIO_printf@plt>
  457064:	ldr	x0, [x19]
  457068:	bl	41e7f0 <ERR_print_errors@plt>
  45706c:	ldp	x19, x20, [sp, #16]
  457070:	ldr	x23, [sp, #48]
  457074:	b	456fe4 <ASN1_generate_nconf@plt+0x38674>
  457078:	ldrb	w1, [x20, #1]!
  45707c:	cmp	w1, #0x3a
  457080:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  457084:	b.ne	457078 <ASN1_generate_nconf@plt+0x38708>  // b.any
  457088:	cbz	w1, 457030 <ASN1_generate_nconf@plt+0x386c0>
  45708c:	strb	wzr, [x20]
  457090:	mov	x0, x19
  457094:	mov	x1, #0xffffffffffffffff    	// #-1
  457098:	bl	419b30 <RAND_load_file@plt>
  45709c:	tbnz	w0, #31, 4570c4 <ASN1_generate_nconf@plt+0x38754>
  4570a0:	ldrb	w1, [x20, #1]
  4570a4:	add	x19, x20, #0x1
  4570a8:	cbnz	w1, 45701c <ASN1_generate_nconf@plt+0x386ac>
  4570ac:	mov	w0, w21
  4570b0:	ldp	x19, x20, [sp, #16]
  4570b4:	ldp	x21, x22, [sp, #32]
  4570b8:	ldr	x23, [sp, #48]
  4570bc:	ldp	x29, x30, [sp], #64
  4570c0:	ret
  4570c4:	ldr	x0, [x22]
  4570c8:	mov	x2, x19
  4570cc:	mov	x1, x23
  4570d0:	mov	w21, #0x0                   	// #0
  4570d4:	bl	419740 <BIO_printf@plt>
  4570d8:	ldr	x0, [x22]
  4570dc:	bl	41e7f0 <ERR_print_errors@plt>
  4570e0:	b	4570a0 <ASN1_generate_nconf@plt+0x38730>
  4570e4:	nop
  4570e8:	ldr	x0, [x0]
  4570ec:	ldrb	w0, [x0]
  4570f0:	cmp	w0, #0x56
  4570f4:	cset	w0, eq  // eq = none
  4570f8:	ret
  4570fc:	nop
  457100:	stp	x29, x30, [sp, #-32]!
  457104:	adrp	x1, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457108:	mov	x29, sp
  45710c:	str	x19, [sp, #16]
  457110:	mov	x19, x0
  457114:	ldr	x0, [x1, #2272]
  457118:	bl	41b130 <UI_method_get_closer@plt>
  45711c:	cbz	x0, 457138 <ASN1_generate_nconf@plt+0x387c8>
  457120:	mov	x1, x0
  457124:	mov	x0, x19
  457128:	ldr	x19, [sp, #16]
  45712c:	mov	x16, x1
  457130:	ldp	x29, x30, [sp], #32
  457134:	br	x16
  457138:	mov	w0, #0x1                   	// #1
  45713c:	ldr	x19, [sp, #16]
  457140:	ldp	x29, x30, [sp], #32
  457144:	ret
  457148:	stp	x29, x30, [sp, #-32]!
  45714c:	mov	x29, sp
  457150:	stp	x19, x20, [sp, #16]
  457154:	mov	x20, x0
  457158:	mov	x19, x1
  45715c:	mov	x0, x1
  457160:	bl	41b1d0 <UI_get_input_flags@plt>
  457164:	tbz	w0, #1, 457188 <ASN1_generate_nconf@plt+0x38818>
  457168:	mov	x0, x20
  45716c:	bl	41aa10 <UI_get0_user_data@plt>
  457170:	cbz	x0, 457188 <ASN1_generate_nconf@plt+0x38818>
  457174:	mov	x0, x19
  457178:	bl	41b020 <UI_get_string_type@plt>
  45717c:	sub	w0, w0, #0x1
  457180:	cmp	w0, #0x1
  457184:	b.ls	4571b4 <ASN1_generate_nconf@plt+0x38844>  // b.plast
  457188:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45718c:	ldr	x0, [x0, #2272]
  457190:	bl	41da30 <UI_method_get_writer@plt>
  457194:	mov	x2, x0
  457198:	cbz	x0, 4571cc <ASN1_generate_nconf@plt+0x3885c>
  45719c:	mov	x1, x19
  4571a0:	mov	x0, x20
  4571a4:	ldp	x19, x20, [sp, #16]
  4571a8:	mov	x16, x2
  4571ac:	ldp	x29, x30, [sp], #32
  4571b0:	br	x16
  4571b4:	mov	x0, x20
  4571b8:	bl	41aa10 <UI_get0_user_data@plt>
  4571bc:	ldr	x0, [x0]
  4571c0:	cbz	x0, 457188 <ASN1_generate_nconf@plt+0x38818>
  4571c4:	ldrb	w0, [x0]
  4571c8:	cbz	w0, 457188 <ASN1_generate_nconf@plt+0x38818>
  4571cc:	mov	w0, #0x1                   	// #1
  4571d0:	ldp	x19, x20, [sp, #16]
  4571d4:	ldp	x29, x30, [sp], #32
  4571d8:	ret
  4571dc:	nop
  4571e0:	stp	x29, x30, [sp, #-32]!
  4571e4:	mov	x29, sp
  4571e8:	stp	x19, x20, [sp, #16]
  4571ec:	mov	x20, x0
  4571f0:	mov	x19, x1
  4571f4:	mov	x0, x1
  4571f8:	bl	41b1d0 <UI_get_input_flags@plt>
  4571fc:	tbz	w0, #1, 457220 <ASN1_generate_nconf@plt+0x388b0>
  457200:	mov	x0, x20
  457204:	bl	41aa10 <UI_get0_user_data@plt>
  457208:	cbz	x0, 457220 <ASN1_generate_nconf@plt+0x388b0>
  45720c:	mov	x0, x19
  457210:	bl	41b020 <UI_get_string_type@plt>
  457214:	sub	w0, w0, #0x1
  457218:	cmp	w0, #0x1
  45721c:	b.ls	45724c <ASN1_generate_nconf@plt+0x388dc>  // b.plast
  457220:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457224:	ldr	x0, [x0, #2272]
  457228:	bl	41d210 <UI_method_get_reader@plt>
  45722c:	mov	x2, x0
  457230:	cbz	x0, 457270 <ASN1_generate_nconf@plt+0x38900>
  457234:	mov	x1, x19
  457238:	mov	x0, x20
  45723c:	ldp	x19, x20, [sp, #16]
  457240:	mov	x16, x2
  457244:	ldp	x29, x30, [sp], #32
  457248:	br	x16
  45724c:	mov	x0, x20
  457250:	bl	41aa10 <UI_get0_user_data@plt>
  457254:	ldr	x2, [x0]
  457258:	cbz	x2, 457220 <ASN1_generate_nconf@plt+0x388b0>
  45725c:	ldrb	w0, [x2]
  457260:	cbz	w0, 457220 <ASN1_generate_nconf@plt+0x388b0>
  457264:	mov	x1, x19
  457268:	mov	x0, x20
  45726c:	bl	41ac50 <UI_set_result@plt>
  457270:	mov	w0, #0x1                   	// #1
  457274:	ldp	x19, x20, [sp, #16]
  457278:	ldp	x29, x30, [sp], #32
  45727c:	ret
  457280:	stp	x29, x30, [sp, #-32]!
  457284:	adrp	x1, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457288:	mov	x29, sp
  45728c:	str	x19, [sp, #16]
  457290:	mov	x19, x0
  457294:	ldr	x0, [x1, #2272]
  457298:	bl	41a9f0 <UI_method_get_opener@plt>
  45729c:	cbz	x0, 4572b8 <ASN1_generate_nconf@plt+0x38948>
  4572a0:	mov	x1, x0
  4572a4:	mov	x0, x19
  4572a8:	ldr	x19, [sp, #16]
  4572ac:	mov	x16, x1
  4572b0:	ldp	x29, x30, [sp], #32
  4572b4:	br	x16
  4572b8:	mov	w0, #0x1                   	// #1
  4572bc:	ldr	x19, [sp, #16]
  4572c0:	ldp	x29, x30, [sp], #32
  4572c4:	ret
  4572c8:	ldr	x0, [x0, #24]
  4572cc:	ldrb	w2, [x0]
  4572d0:	cmp	w2, #0x30
  4572d4:	b.ne	4572e4 <ASN1_generate_nconf@plt+0x38974>  // b.any
  4572d8:	ldrb	w2, [x0, #1]!
  4572dc:	cmp	w2, #0x30
  4572e0:	b.eq	4572d8 <ASN1_generate_nconf@plt+0x38968>  // b.none
  4572e4:	ldr	x1, [x1, #24]
  4572e8:	ldrb	w2, [x1]
  4572ec:	cmp	w2, #0x30
  4572f0:	b.ne	457304 <ASN1_generate_nconf@plt+0x38994>  // b.any
  4572f4:	nop
  4572f8:	ldrb	w2, [x1, #1]!
  4572fc:	cmp	w2, #0x30
  457300:	b.eq	4572f8 <ASN1_generate_nconf@plt+0x38988>  // b.none
  457304:	b	41d250 <strcmp@plt>
  457308:	stp	x29, x30, [sp, #-112]!
  45730c:	mov	x29, sp
  457310:	add	x4, sp, #0x54
  457314:	add	x3, sp, #0x68
  457318:	stp	x19, x20, [sp, #16]
  45731c:	mov	x20, x1
  457320:	mov	x19, x2
  457324:	add	x1, sp, #0x58
  457328:	add	x2, sp, #0x60
  45732c:	stp	x21, x22, [sp, #32]
  457330:	mov	x22, x0
  457334:	stp	x23, x24, [sp, #48]
  457338:	str	x25, [sp, #64]
  45733c:	stp	xzr, xzr, [sp, #88]
  457340:	str	xzr, [sp, #104]
  457344:	bl	41beb0 <OCSP_parse_url@plt>
  457348:	cbz	w0, 45743c <ASN1_generate_nconf@plt+0x38acc>
  45734c:	ldr	w0, [sp, #84]
  457350:	cbnz	w0, 457384 <ASN1_generate_nconf@plt+0x38a14>
  457354:	ldr	x0, [sp, #88]
  457358:	bl	419b40 <BIO_new_connect@plt>
  45735c:	mov	x23, x0
  457360:	cbz	x0, 45743c <ASN1_generate_nconf@plt+0x38acc>
  457364:	ldr	x3, [sp, #96]
  457368:	mov	x2, #0x1                   	// #1
  45736c:	mov	w1, #0x64                  	// #100
  457370:	mov	x25, #0x0                   	// #0
  457374:	bl	41de90 <BIO_ctrl@plt>
  457378:	cbnz	x0, 45744c <ASN1_generate_nconf@plt+0x38adc>
  45737c:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457380:	b	4573a4 <ASN1_generate_nconf@plt+0x38a34>
  457384:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457388:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45738c:	mov	x25, #0x0                   	// #0
  457390:	add	x1, x1, #0x6b0
  457394:	ldr	x0, [x21, #4024]
  457398:	mov	x23, #0x0                   	// #0
  45739c:	ldr	x0, [x0]
  4573a0:	bl	41a980 <BIO_puts@plt>
  4573a4:	ldr	x0, [sp, #88]
  4573a8:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  4573ac:	add	x19, x19, #0x6f0
  4573b0:	mov	w2, #0x271                 	// #625
  4573b4:	mov	x1, x19
  4573b8:	bl	41b1e0 <CRYPTO_free@plt>
  4573bc:	ldr	x0, [sp, #104]
  4573c0:	mov	x1, x19
  4573c4:	mov	w2, #0x272                 	// #626
  4573c8:	bl	41b1e0 <CRYPTO_free@plt>
  4573cc:	ldr	x0, [sp, #96]
  4573d0:	mov	x1, x19
  4573d4:	mov	w2, #0x273                 	// #627
  4573d8:	bl	41b1e0 <CRYPTO_free@plt>
  4573dc:	mov	x0, x23
  4573e0:	bl	41ce30 <BIO_free_all@plt>
  4573e4:	mov	x0, x25
  4573e8:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  4573ec:	ldr	x0, [x21, #4024]
  4573f0:	ldr	x0, [x0]
  4573f4:	cbz	x20, 457508 <ASN1_generate_nconf@plt+0x38b98>
  4573f8:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  4573fc:	add	x2, x2, #0x628
  457400:	mov	w24, #0x0                   	// #0
  457404:	mov	x3, x22
  457408:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45740c:	add	x1, x1, #0x6d0
  457410:	bl	419740 <BIO_printf@plt>
  457414:	ldr	x21, [x21, #4024]
  457418:	ldr	x0, [x21]
  45741c:	bl	41e7f0 <ERR_print_errors@plt>
  457420:	mov	w0, w24
  457424:	ldp	x19, x20, [sp, #16]
  457428:	ldp	x21, x22, [sp, #32]
  45742c:	ldp	x23, x24, [sp, #48]
  457430:	ldr	x25, [sp, #64]
  457434:	ldp	x29, x30, [sp], #112
  457438:	ret
  45743c:	mov	x25, #0x0                   	// #0
  457440:	mov	x23, #0x0                   	// #0
  457444:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457448:	b	4573a4 <ASN1_generate_nconf@plt+0x38a34>
  45744c:	mov	x0, x23
  457450:	mov	w1, #0x400                 	// #1024
  457454:	bl	41d5d0 <OCSP_REQ_CTX_new@plt>
  457458:	mov	x25, x0
  45745c:	cbz	x0, 45737c <ASN1_generate_nconf@plt+0x38a0c>
  457460:	ldr	x2, [sp, #104]
  457464:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457468:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45746c:	add	x1, x1, #0x6c8
  457470:	bl	41d950 <OCSP_REQ_CTX_http@plt>
  457474:	cbz	w0, 4573a4 <ASN1_generate_nconf@plt+0x38a34>
  457478:	ldr	x2, [sp, #88]
  45747c:	adrp	x1, 46a000 <ASN1_generate_nconf@plt+0x4b690>
  457480:	mov	x0, x25
  457484:	add	x1, x1, #0xca0
  457488:	bl	41bfc0 <OCSP_REQ_CTX_add1_header@plt>
  45748c:	cbz	w0, 4573a4 <ASN1_generate_nconf@plt+0x38a34>
  457490:	cbz	x20, 457518 <ASN1_generate_nconf@plt+0x38ba8>
  457494:	nop
  457498:	mov	x1, x20
  45749c:	mov	x0, x25
  4574a0:	bl	41df10 <X509_http_nbio@plt>
  4574a4:	mov	w24, w0
  4574a8:	cmn	w0, #0x1
  4574ac:	b.eq	457498 <ASN1_generate_nconf@plt+0x38b28>  // b.none
  4574b0:	ldr	x0, [sp, #88]
  4574b4:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  4574b8:	add	x19, x19, #0x6f0
  4574bc:	mov	w2, #0x271                 	// #625
  4574c0:	mov	x1, x19
  4574c4:	bl	41b1e0 <CRYPTO_free@plt>
  4574c8:	ldr	x0, [sp, #104]
  4574cc:	mov	x1, x19
  4574d0:	mov	w2, #0x272                 	// #626
  4574d4:	bl	41b1e0 <CRYPTO_free@plt>
  4574d8:	ldr	x0, [sp, #96]
  4574dc:	mov	x1, x19
  4574e0:	mov	w2, #0x273                 	// #627
  4574e4:	bl	41b1e0 <CRYPTO_free@plt>
  4574e8:	mov	x0, x23
  4574ec:	bl	41ce30 <BIO_free_all@plt>
  4574f0:	mov	x0, x25
  4574f4:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  4574f8:	cmp	w24, #0x1
  4574fc:	b.ne	457598 <ASN1_generate_nconf@plt+0x38c28>  // b.any
  457500:	mov	w24, #0x1                   	// #1
  457504:	b	457420 <ASN1_generate_nconf@plt+0x38ab0>
  457508:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  45750c:	mov	w24, #0x0                   	// #0
  457510:	add	x2, x2, #0xdd0
  457514:	b	457404 <ASN1_generate_nconf@plt+0x38a94>
  457518:	mov	x1, x19
  45751c:	mov	x0, x25
  457520:	bl	419d90 <X509_CRL_http_nbio@plt>
  457524:	mov	w24, w0
  457528:	cmn	w0, #0x1
  45752c:	b.eq	457518 <ASN1_generate_nconf@plt+0x38ba8>  // b.none
  457530:	ldr	x0, [sp, #88]
  457534:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  457538:	add	x19, x19, #0x6f0
  45753c:	mov	w2, #0x271                 	// #625
  457540:	mov	x1, x19
  457544:	bl	41b1e0 <CRYPTO_free@plt>
  457548:	ldr	x0, [sp, #104]
  45754c:	mov	x1, x19
  457550:	mov	w2, #0x272                 	// #626
  457554:	bl	41b1e0 <CRYPTO_free@plt>
  457558:	ldr	x0, [sp, #96]
  45755c:	mov	x1, x19
  457560:	mov	w2, #0x273                 	// #627
  457564:	bl	41b1e0 <CRYPTO_free@plt>
  457568:	mov	x0, x23
  45756c:	bl	41ce30 <BIO_free_all@plt>
  457570:	mov	x0, x25
  457574:	bl	41abf0 <OCSP_REQ_CTX_free@plt>
  457578:	cmp	w24, #0x1
  45757c:	b.eq	457500 <ASN1_generate_nconf@plt+0x38b90>  // b.none
  457580:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457584:	adrp	x2, 46f000 <ASN1_generate_nconf@plt+0x50690>
  457588:	add	x2, x2, #0xdd0
  45758c:	ldr	x0, [x21, #4024]
  457590:	ldr	x0, [x0]
  457594:	b	457404 <ASN1_generate_nconf@plt+0x38a94>
  457598:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45759c:	adrp	x2, 477000 <ASN1_generate_nconf@plt+0x58690>
  4575a0:	add	x2, x2, #0x628
  4575a4:	ldr	x0, [x21, #4024]
  4575a8:	ldr	x0, [x0]
  4575ac:	b	457404 <ASN1_generate_nconf@plt+0x38a94>
  4575b0:	ldr	x0, [x0, #40]
  4575b4:	b	419850 <OPENSSL_LH_strhash@plt>
  4575b8:	ldr	x0, [x0, #24]
  4575bc:	ldrb	w1, [x0]
  4575c0:	cmp	w1, #0x30
  4575c4:	b.ne	4575d4 <ASN1_generate_nconf@plt+0x38c64>  // b.any
  4575c8:	ldrb	w1, [x0, #1]!
  4575cc:	cmp	w1, #0x30
  4575d0:	b.eq	4575c8 <ASN1_generate_nconf@plt+0x38c58>  // b.none
  4575d4:	b	419850 <OPENSSL_LH_strhash@plt>
  4575d8:	stp	x29, x30, [sp, #-80]!
  4575dc:	mov	x29, sp
  4575e0:	stp	x19, x20, [sp, #16]
  4575e4:	mov	w20, #0x0                   	// #0
  4575e8:	stp	x21, x22, [sp, #32]
  4575ec:	stp	x23, x24, [sp, #48]
  4575f0:	mov	x23, x2
  4575f4:	mov	x24, x0
  4575f8:	mov	x0, x1
  4575fc:	stp	x25, x26, [sp, #64]
  457600:	bl	41bee0 <X509V3_parse_list@plt>
  457604:	mov	x22, x0
  457608:	mov	w25, #0x1                   	// #1
  45760c:	mov	x0, x22
  457610:	bl	41dfd0 <OPENSSL_sk_num@plt>
  457614:	cmp	w20, w0
  457618:	b.ge	4576a4 <ASN1_generate_nconf@plt+0x38d34>  // b.tcont
  45761c:	nop
  457620:	mov	w1, w20
  457624:	mov	x0, x22
  457628:	bl	419630 <OPENSSL_sk_value@plt>
  45762c:	ldr	x19, [x0, #8]
  457630:	ldrb	w1, [x19]
  457634:	cmp	w1, #0x2d
  457638:	b.eq	4576dc <ASN1_generate_nconf@plt+0x38d6c>  // b.none
  45763c:	cmp	w1, #0x2b
  457640:	mov	w26, #0x1                   	// #1
  457644:	cset	w1, eq  // eq = none
  457648:	add	x19, x19, x1
  45764c:	ldr	x1, [x23]
  457650:	cbz	x1, 4576d0 <ASN1_generate_nconf@plt+0x38d60>
  457654:	mov	x21, x23
  457658:	b	457664 <ASN1_generate_nconf@plt+0x38cf4>
  45765c:	ldr	x1, [x21, #24]!
  457660:	cbz	x1, 4576d0 <ASN1_generate_nconf@plt+0x38d60>
  457664:	mov	x0, x19
  457668:	bl	41e540 <strcasecmp@plt>
  45766c:	cbnz	w0, 45765c <ASN1_generate_nconf@plt+0x38cec>
  457670:	ldr	x1, [x24]
  457674:	ldr	x0, [x21, #16]
  457678:	bic	x0, x1, x0
  45767c:	str	x0, [x24]
  457680:	ldr	x1, [x21, #8]
  457684:	cbz	w26, 4576e8 <ASN1_generate_nconf@plt+0x38d78>
  457688:	add	w20, w20, #0x1
  45768c:	orr	x0, x1, x0
  457690:	str	x0, [x24]
  457694:	mov	x0, x22
  457698:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45769c:	cmp	w20, w0
  4576a0:	b.lt	457620 <ASN1_generate_nconf@plt+0x38cb0>  // b.tstop
  4576a4:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4576a8:	mov	x0, x22
  4576ac:	ldr	x1, [x1, #4032]
  4576b0:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4576b4:	mov	w0, w25
  4576b8:	ldp	x19, x20, [sp, #16]
  4576bc:	ldp	x21, x22, [sp, #32]
  4576c0:	ldp	x23, x24, [sp, #48]
  4576c4:	ldp	x25, x26, [sp, #64]
  4576c8:	ldp	x29, x30, [sp], #80
  4576cc:	ret
  4576d0:	add	w20, w20, #0x1
  4576d4:	mov	w25, #0x0                   	// #0
  4576d8:	b	457694 <ASN1_generate_nconf@plt+0x38d24>
  4576dc:	add	x19, x19, #0x1
  4576e0:	mov	w26, #0x0                   	// #0
  4576e4:	b	45764c <ASN1_generate_nconf@plt+0x38cdc>
  4576e8:	bic	x0, x0, x1
  4576ec:	add	w20, w20, #0x1
  4576f0:	str	x0, [x24]
  4576f4:	b	457694 <ASN1_generate_nconf@plt+0x38d24>
  4576f8:	stp	x29, x30, [sp, #-48]!
  4576fc:	mov	x2, x0
  457700:	mov	x29, sp
  457704:	str	x21, [sp, #32]
  457708:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45770c:	stp	x19, x20, [sp, #16]
  457710:	mov	x20, x1
  457714:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457718:	ldr	x21, [x21, #4024]
  45771c:	add	x1, x1, #0x700
  457720:	ldr	x0, [x21]
  457724:	bl	419740 <BIO_printf@plt>
  457728:	ldr	x0, [x21]
  45772c:	cbz	x20, 457788 <ASN1_generate_nconf@plt+0x38e18>
  457730:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  457734:	mov	w19, #0x0                   	// #0
  457738:	add	x1, x1, #0xa60
  45773c:	bl	41a980 <BIO_puts@plt>
  457740:	b	457758 <ASN1_generate_nconf@plt+0x38de8>
  457744:	bl	419630 <OPENSSL_sk_value@plt>
  457748:	mov	x1, x0
  45774c:	ldr	x0, [x21]
  457750:	mov	w2, #0x2                   	// #2
  457754:	bl	41c840 <X509_POLICY_NODE_print@plt>
  457758:	mov	x0, x20
  45775c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  457760:	mov	w2, w0
  457764:	mov	w1, w19
  457768:	cmp	w19, w2
  45776c:	mov	x0, x20
  457770:	add	w19, w19, #0x1
  457774:	b.lt	457744 <ASN1_generate_nconf@plt+0x38dd4>  // b.tstop
  457778:	ldp	x19, x20, [sp, #16]
  45777c:	ldr	x21, [sp, #32]
  457780:	ldp	x29, x30, [sp], #48
  457784:	ret
  457788:	ldp	x19, x20, [sp, #16]
  45778c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457790:	ldr	x21, [sp, #32]
  457794:	add	x1, x1, #0x710
  457798:	ldp	x29, x30, [sp], #48
  45779c:	b	41a980 <BIO_puts@plt>
  4577a0:	sub	sp, sp, #0x450
  4577a4:	stp	x29, x30, [sp]
  4577a8:	mov	x29, sp
  4577ac:	stp	x19, x20, [sp, #16]
  4577b0:	stp	x21, x22, [sp, #32]
  4577b4:	mov	x22, x4
  4577b8:	stp	x23, x24, [sp, #48]
  4577bc:	mov	x24, x1
  4577c0:	mov	x23, x5
  4577c4:	mov	x1, #0x0                   	// #0
  4577c8:	stp	x25, x26, [sp, #64]
  4577cc:	mov	x25, x2
  4577d0:	mov	x26, x3
  4577d4:	bl	41e560 <d2i_PKCS12_bio@plt>
  4577d8:	mov	x19, x0
  4577dc:	cbz	x0, 4578c4 <ASN1_generate_nconf@plt+0x38f54>
  4577e0:	adrp	x21, 468000 <ASN1_generate_nconf@plt+0x49690>
  4577e4:	mov	w2, #0x0                   	// #0
  4577e8:	add	x1, x21, #0x948
  4577ec:	bl	41c8b0 <PKCS12_verify_mac@plt>
  4577f0:	cbz	w0, 457838 <ASN1_generate_nconf@plt+0x38ec8>
  4577f4:	add	x1, x21, #0x948
  4577f8:	mov	x3, x23
  4577fc:	mov	x2, x22
  457800:	mov	x0, x19
  457804:	mov	x4, #0x0                   	// #0
  457808:	bl	41e4e0 <PKCS12_parse@plt>
  45780c:	mov	w20, w0
  457810:	mov	x0, x19
  457814:	bl	41e6b0 <PKCS12_free@plt>
  457818:	mov	w0, w20
  45781c:	ldp	x29, x30, [sp]
  457820:	ldp	x19, x20, [sp, #16]
  457824:	ldp	x21, x22, [sp, #32]
  457828:	ldp	x23, x24, [sp, #48]
  45782c:	ldp	x25, x26, [sp, #64]
  457830:	add	sp, sp, #0x450
  457834:	ret
  457838:	mov	x0, x19
  45783c:	mov	w2, #0x0                   	// #0
  457840:	mov	x1, #0x0                   	// #0
  457844:	bl	41c8b0 <PKCS12_verify_mac@plt>
  457848:	mov	w20, w0
  45784c:	cbnz	w0, 4577f4 <ASN1_generate_nconf@plt+0x38e84>
  457850:	adrp	x4, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457854:	cmp	x25, #0x0
  457858:	mov	w2, #0x0                   	// #0
  45785c:	add	x21, sp, #0x50
  457860:	ldr	x4, [x4, #4040]
  457864:	mov	x3, x26
  457868:	mov	x0, x21
  45786c:	mov	w1, #0x400                 	// #1024
  457870:	csel	x25, x4, x25, eq  // eq = none
  457874:	blr	x25
  457878:	mov	w2, w0
  45787c:	tbnz	w0, #31, 4578e8 <ASN1_generate_nconf@plt+0x38f78>
  457880:	cmp	w0, #0x3ff
  457884:	b.gt	45788c <ASN1_generate_nconf@plt+0x38f1c>
  457888:	strb	wzr, [x21, w0, sxtw]
  45788c:	mov	x1, x21
  457890:	mov	x0, x19
  457894:	bl	41c8b0 <PKCS12_verify_mac@plt>
  457898:	mov	w20, w0
  45789c:	mov	x1, x21
  4578a0:	cbnz	w0, 4577f8 <ASN1_generate_nconf@plt+0x38e88>
  4578a4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4578a8:	mov	x2, x24
  4578ac:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4578b0:	add	x1, x1, #0x770
  4578b4:	ldr	x0, [x0, #4024]
  4578b8:	ldr	x0, [x0]
  4578bc:	bl	419740 <BIO_printf@plt>
  4578c0:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4578c4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4578c8:	mov	x2, x24
  4578cc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4578d0:	mov	w20, #0x0                   	// #0
  4578d4:	ldr	x0, [x0, #4024]
  4578d8:	add	x1, x1, #0x720
  4578dc:	ldr	x0, [x0]
  4578e0:	bl	419740 <BIO_printf@plt>
  4578e4:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  4578e8:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4578ec:	mov	x2, x24
  4578f0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4578f4:	add	x1, x1, #0x748
  4578f8:	ldr	x0, [x0, #4024]
  4578fc:	ldr	x0, [x0]
  457900:	bl	419740 <BIO_printf@plt>
  457904:	b	457810 <ASN1_generate_nconf@plt+0x38ea0>
  457908:	mov	w0, #0x1                   	// #1
  45790c:	ret
  457910:	orr	x5, x2, x1
  457914:	cbnz	x5, 45797c <ASN1_generate_nconf@plt+0x3900c>
  457918:	stp	x29, x30, [sp, #-32]!
  45791c:	mov	x29, sp
  457920:	stp	x19, x20, [sp, #16]
  457924:	mov	w19, w4
  457928:	mov	x20, x0
  45792c:	cbz	w3, 457960 <ASN1_generate_nconf@plt+0x38ff0>
  457930:	mov	w0, #0x1                   	// #1
  457934:	cbz	w19, 457944 <ASN1_generate_nconf@plt+0x38fd4>
  457938:	ldp	x19, x20, [sp, #16]
  45793c:	ldp	x29, x30, [sp], #32
  457940:	ret
  457944:	mov	x0, x20
  457948:	bl	41b650 <SSL_CTX_set_default_verify_dir@plt>
  45794c:	cmp	w0, #0x0
  457950:	cset	w0, gt
  457954:	ldp	x19, x20, [sp, #16]
  457958:	ldp	x29, x30, [sp], #32
  45795c:	ret
  457960:	bl	41c5f0 <SSL_CTX_set_default_verify_file@plt>
  457964:	cmp	w0, #0x0
  457968:	mov	w0, #0x0                   	// #0
  45796c:	b.le	457938 <ASN1_generate_nconf@plt+0x38fc8>
  457970:	mov	w0, #0x1                   	// #1
  457974:	cbnz	w19, 457938 <ASN1_generate_nconf@plt+0x38fc8>
  457978:	b	457944 <ASN1_generate_nconf@plt+0x38fd4>
  45797c:	b	41b670 <SSL_CTX_load_verify_locations@plt>
  457980:	cbz	x1, 457988 <ASN1_generate_nconf@plt+0x39018>
  457984:	b	41c4b0 <SSL_CTX_set_ctlog_list_file@plt>
  457988:	b	41a890 <SSL_CTX_set_default_ctlog_list_file@plt>
  45798c:	nop
  457990:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457994:	add	x0, x0, #0x8e0
  457998:	ldrb	w1, [x0, #8]
  45799c:	cbz	w1, 4579a8 <ASN1_generate_nconf@plt+0x39038>
  4579a0:	ldr	x0, [x0, #16]
  4579a4:	ret
  4579a8:	mov	x0, #0x31f                 	// #799
  4579ac:	movk	x0, #0x82, lsl #16
  4579b0:	ret
  4579b4:	nop
  4579b8:	stp	x29, x30, [sp, #-32]!
  4579bc:	mov	x29, sp
  4579c0:	stp	x19, x20, [sp, #16]
  4579c4:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  4579c8:	bl	41d1a0 <UI_null@plt>
  4579cc:	str	x0, [x20, #2272]
  4579d0:	bl	41dcb0 <UI_OpenSSL@plt>
  4579d4:	add	x19, x20, #0x8e0
  4579d8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4579dc:	str	x0, [x20, #2272]
  4579e0:	add	x0, x1, #0x7b0
  4579e4:	bl	419e50 <UI_create_method@plt>
  4579e8:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38690>
  4579ec:	add	x1, x1, #0x280
  4579f0:	str	x0, [x19, #24]
  4579f4:	bl	41bbc0 <UI_method_set_opener@plt>
  4579f8:	ldr	x0, [x19, #24]
  4579fc:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38690>
  457a00:	add	x1, x1, #0x1e0
  457a04:	bl	419bb0 <UI_method_set_reader@plt>
  457a08:	ldr	x0, [x19, #24]
  457a0c:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38690>
  457a10:	add	x1, x1, #0x148
  457a14:	bl	41cdc0 <UI_method_set_writer@plt>
  457a18:	ldr	x0, [x19, #24]
  457a1c:	adrp	x1, 457000 <ASN1_generate_nconf@plt+0x38690>
  457a20:	add	x1, x1, #0x100
  457a24:	bl	41a5d0 <UI_method_set_closer@plt>
  457a28:	mov	w0, #0x0                   	// #0
  457a2c:	ldp	x19, x20, [sp, #16]
  457a30:	ldp	x29, x30, [sp], #32
  457a34:	ret
  457a38:	stp	x29, x30, [sp, #-32]!
  457a3c:	mov	x29, sp
  457a40:	str	x19, [sp, #16]
  457a44:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457a48:	add	x19, x19, #0x8e0
  457a4c:	ldr	x0, [x19, #24]
  457a50:	cbz	x0, 457a5c <ASN1_generate_nconf@plt+0x390ec>
  457a54:	bl	41ade0 <UI_destroy_method@plt>
  457a58:	str	xzr, [x19, #24]
  457a5c:	ldr	x19, [sp, #16]
  457a60:	ldp	x29, x30, [sp], #32
  457a64:	ret
  457a68:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457a6c:	ldr	x0, [x0, #2296]
  457a70:	ret
  457a74:	nop
  457a78:	stp	x29, x30, [sp, #-64]!
  457a7c:	mov	x2, #0xffffffffffffffff    	// #-1
  457a80:	mov	x29, sp
  457a84:	stp	x19, x20, [sp, #16]
  457a88:	mov	x20, x0
  457a8c:	mov	x0, #0x0                   	// #0
  457a90:	stp	x21, x22, [sp, #32]
  457a94:	mov	x21, x1
  457a98:	str	x2, [sp, #56]
  457a9c:	bl	41bfe0 <NCONF_new@plt>
  457aa0:	mov	x1, x20
  457aa4:	mov	x19, x0
  457aa8:	add	x2, sp, #0x38
  457aac:	bl	41d580 <NCONF_load_bio@plt>
  457ab0:	cmp	w0, #0x0
  457ab4:	b.le	457acc <ASN1_generate_nconf@plt+0x3915c>
  457ab8:	mov	x0, x19
  457abc:	ldp	x19, x20, [sp, #16]
  457ac0:	ldp	x21, x22, [sp, #32]
  457ac4:	ldp	x29, x30, [sp], #64
  457ac8:	ret
  457acc:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457ad0:	ldr	x1, [sp, #56]
  457ad4:	ldr	x0, [x20, #4024]
  457ad8:	cmp	x1, #0x0
  457adc:	ldr	x22, [x0]
  457ae0:	b.le	457b3c <ASN1_generate_nconf@plt+0x391cc>
  457ae4:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  457ae8:	mov	x2, x0
  457aec:	ldr	x3, [sp, #56]
  457af0:	mov	x0, x22
  457af4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457af8:	add	x1, x1, #0x7e8
  457afc:	bl	419740 <BIO_printf@plt>
  457b00:	ldr	x20, [x20, #4024]
  457b04:	ldr	x0, [x20]
  457b08:	cbz	x21, 457b60 <ASN1_generate_nconf@plt+0x391f0>
  457b0c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457b10:	mov	x2, x21
  457b14:	add	x1, x1, #0x808
  457b18:	bl	419740 <BIO_printf@plt>
  457b1c:	mov	x0, x19
  457b20:	mov	x19, #0x0                   	// #0
  457b24:	bl	419f60 <NCONF_free@plt>
  457b28:	mov	x0, x19
  457b2c:	ldp	x19, x20, [sp, #16]
  457b30:	ldp	x21, x22, [sp, #32]
  457b34:	ldp	x29, x30, [sp], #64
  457b38:	ret
  457b3c:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  457b40:	mov	x2, x0
  457b44:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457b48:	mov	x0, x22
  457b4c:	add	x1, x1, #0x7d8
  457b50:	bl	419740 <BIO_printf@plt>
  457b54:	ldr	x20, [x20, #4024]
  457b58:	ldr	x0, [x20]
  457b5c:	cbnz	x21, 457b0c <ASN1_generate_nconf@plt+0x3919c>
  457b60:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457b64:	add	x1, x1, #0x820
  457b68:	bl	419740 <BIO_printf@plt>
  457b6c:	b	457b1c <ASN1_generate_nconf@plt+0x391ac>
  457b70:	stp	x29, x30, [sp, #-48]!
  457b74:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  457b78:	mov	x1, #0x0                   	// #0
  457b7c:	mov	x29, sp
  457b80:	add	x2, x2, #0x830
  457b84:	stp	x19, x20, [sp, #16]
  457b88:	mov	x20, x0
  457b8c:	stp	x21, x22, [sp, #32]
  457b90:	bl	41d030 <NCONF_get_string@plt>
  457b94:	cbz	x0, 457c3c <ASN1_generate_nconf@plt+0x392cc>
  457b98:	mov	x19, x0
  457b9c:	mov	x0, x20
  457ba0:	mov	x1, x19
  457ba4:	mov	w20, #0x0                   	// #0
  457ba8:	bl	41dd40 <NCONF_get_section@plt>
  457bac:	mov	x22, x0
  457bb0:	cbnz	x0, 457bd4 <ASN1_generate_nconf@plt+0x39264>
  457bb4:	b	457c58 <ASN1_generate_nconf@plt+0x392e8>
  457bb8:	bl	419630 <OPENSSL_sk_value@plt>
  457bbc:	mov	x19, x0
  457bc0:	ldp	x2, x0, [x0, #8]
  457bc4:	mov	x1, x2
  457bc8:	bl	41bc40 <OBJ_create@plt>
  457bcc:	mov	w21, w0
  457bd0:	cbz	w0, 457c0c <ASN1_generate_nconf@plt+0x3929c>
  457bd4:	mov	x0, x22
  457bd8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  457bdc:	mov	w2, w0
  457be0:	mov	w1, w20
  457be4:	cmp	w20, w2
  457be8:	mov	x0, x22
  457bec:	add	w20, w20, #0x1
  457bf0:	b.lt	457bb8 <ASN1_generate_nconf@plt+0x39248>  // b.tstop
  457bf4:	mov	w21, #0x1                   	// #1
  457bf8:	mov	w0, w21
  457bfc:	ldp	x19, x20, [sp, #16]
  457c00:	ldp	x21, x22, [sp, #32]
  457c04:	ldp	x29, x30, [sp], #48
  457c08:	ret
  457c0c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457c10:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457c14:	ldp	x2, x3, [x19, #8]
  457c18:	add	x1, x1, #0x860
  457c1c:	ldr	x0, [x0, #4024]
  457c20:	ldr	x0, [x0]
  457c24:	bl	419740 <BIO_printf@plt>
  457c28:	mov	w0, w21
  457c2c:	ldp	x19, x20, [sp, #16]
  457c30:	ldp	x21, x22, [sp, #32]
  457c34:	ldp	x29, x30, [sp], #48
  457c38:	ret
  457c3c:	bl	41a2a0 <ERR_clear_error@plt>
  457c40:	mov	w21, #0x1                   	// #1
  457c44:	mov	w0, w21
  457c48:	ldp	x19, x20, [sp, #16]
  457c4c:	ldp	x21, x22, [sp, #32]
  457c50:	ldp	x29, x30, [sp], #48
  457c54:	ret
  457c58:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457c5c:	mov	x2, x19
  457c60:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457c64:	mov	w21, #0x0                   	// #0
  457c68:	ldr	x0, [x0, #4024]
  457c6c:	add	x1, x1, #0x840
  457c70:	ldr	x0, [x0]
  457c74:	bl	419740 <BIO_printf@plt>
  457c78:	b	457bf8 <ASN1_generate_nconf@plt+0x39288>
  457c7c:	nop
  457c80:	stp	x29, x30, [sp, #-48]!
  457c84:	sxtw	x0, w0
  457c88:	mov	w2, #0x3bd                 	// #957
  457c8c:	mov	x29, sp
  457c90:	stp	x19, x20, [sp, #16]
  457c94:	mov	x20, x1
  457c98:	mov	x19, x0
  457c9c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457ca0:	add	x1, x1, #0x6f0
  457ca4:	bl	41af50 <CRYPTO_malloc@plt>
  457ca8:	cbz	x0, 457cb8 <ASN1_generate_nconf@plt+0x39348>
  457cac:	ldp	x19, x20, [sp, #16]
  457cb0:	ldp	x29, x30, [sp], #48
  457cb4:	ret
  457cb8:	stp	x21, x22, [sp, #32]
  457cbc:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457cc0:	ldr	x21, [x21, #4024]
  457cc4:	ldr	x22, [x21]
  457cc8:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  457ccc:	mov	x4, x20
  457cd0:	mov	x2, x0
  457cd4:	mov	w3, w19
  457cd8:	mov	x0, x22
  457cdc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457ce0:	add	x1, x1, #0x880
  457ce4:	bl	419740 <BIO_printf@plt>
  457ce8:	ldr	x0, [x21]
  457cec:	bl	41e7f0 <ERR_print_errors@plt>
  457cf0:	mov	w0, #0x1                   	// #1
  457cf4:	bl	41ac10 <exit@plt>
  457cf8:	stp	x29, x30, [sp, #-80]!
  457cfc:	mov	x29, sp
  457d00:	stp	x23, x24, [sp, #48]
  457d04:	mov	x23, x0
  457d08:	ldr	w0, [x0]
  457d0c:	stp	x19, x20, [sp, #16]
  457d10:	mov	x19, x1
  457d14:	stp	x21, x22, [sp, #32]
  457d18:	str	wzr, [x23, #4]
  457d1c:	cbz	w0, 457e74 <ASN1_generate_nconf@plt+0x39504>
  457d20:	ldr	x24, [x23, #8]
  457d24:	mov	w21, #0x0                   	// #0
  457d28:	ldrb	w20, [x19]
  457d2c:	cbz	w20, 457d68 <ASN1_generate_nconf@plt+0x393f8>
  457d30:	adrp	x22, 480000 <ASN1_generate_nconf@plt+0x61690>
  457d34:	add	x22, x22, #0x6f0
  457d38:	stp	x25, x26, [sp, #64]
  457d3c:	bl	41a8c0 <__ctype_b_loc@plt>
  457d40:	mov	x25, x0
  457d44:	mov	w26, #0x22                  	// #34
  457d48:	ldr	x0, [x25]
  457d4c:	ubfiz	x20, x20, #1, #8
  457d50:	ldrh	w1, [x0, x20]
  457d54:	tbz	w1, #13, 457d84 <ASN1_generate_nconf@plt+0x39414>
  457d58:	ldrb	w20, [x19, #1]
  457d5c:	add	x19, x19, #0x1
  457d60:	cbnz	w20, 457d48 <ASN1_generate_nconf@plt+0x393d8>
  457d64:	ldp	x25, x26, [sp, #64]
  457d68:	str	xzr, [x24, w21, sxtw #3]
  457d6c:	mov	w0, #0x1                   	// #1
  457d70:	ldp	x19, x20, [sp, #16]
  457d74:	ldp	x21, x22, [sp, #32]
  457d78:	ldp	x23, x24, [sp, #48]
  457d7c:	ldp	x29, x30, [sp], #80
  457d80:	ret
  457d84:	ldr	w1, [x23]
  457d88:	cmp	w1, w21
  457d8c:	b.le	457e38 <ASN1_generate_nconf@plt+0x394c8>
  457d90:	ldrb	w4, [x19]
  457d94:	add	w5, w21, #0x1
  457d98:	str	w5, [x23, #4]
  457d9c:	sxtw	x21, w21
  457da0:	cmp	w4, #0x27
  457da4:	ccmp	w4, w26, #0x4, ne  // ne = any
  457da8:	b.ne	457df4 <ASN1_generate_nconf@plt+0x39484>  // b.any
  457dac:	add	x3, x19, #0x1
  457db0:	str	x3, [x24, x21, lsl #3]
  457db4:	ldrb	w1, [x19, #1]
  457db8:	cmp	w1, #0x0
  457dbc:	ccmp	w4, w1, #0x4, ne  // ne = any
  457dc0:	b.eq	457dd8 <ASN1_generate_nconf@plt+0x39468>  // b.none
  457dc4:	nop
  457dc8:	ldrb	w1, [x3, #1]!
  457dcc:	cmp	w1, #0x0
  457dd0:	ccmp	w1, w4, #0x4, ne  // ne = any
  457dd4:	b.ne	457dc8 <ASN1_generate_nconf@plt+0x39458>  // b.any
  457dd8:	mov	x19, x3
  457ddc:	strb	wzr, [x19], #1
  457de0:	ldrb	w20, [x3, #1]
  457de4:	ldr	w21, [x23, #4]
  457de8:	ldr	x24, [x23, #8]
  457dec:	cbnz	w20, 457d48 <ASN1_generate_nconf@plt+0x393d8>
  457df0:	b	457d64 <ASN1_generate_nconf@plt+0x393f4>
  457df4:	str	x19, [x24, x21, lsl #3]
  457df8:	ldrb	w20, [x19]
  457dfc:	cbz	w20, 457e68 <ASN1_generate_nconf@plt+0x394f8>
  457e00:	ldr	x2, [x25]
  457e04:	b	457e0c <ASN1_generate_nconf@plt+0x3949c>
  457e08:	cbz	w20, 457e68 <ASN1_generate_nconf@plt+0x394f8>
  457e0c:	ubfiz	x1, x20, #1, #8
  457e10:	mov	x3, x19
  457e14:	ldrb	w20, [x19, #1]
  457e18:	add	x19, x19, #0x1
  457e1c:	ldrh	w1, [x2, x1]
  457e20:	tbz	w1, #13, 457e08 <ASN1_generate_nconf@plt+0x39498>
  457e24:	strb	wzr, [x3]
  457e28:	ldr	w21, [x23, #4]
  457e2c:	ldr	x24, [x23, #8]
  457e30:	cbnz	w20, 457d48 <ASN1_generate_nconf@plt+0x393d8>
  457e34:	b	457d64 <ASN1_generate_nconf@plt+0x393f4>
  457e38:	add	w1, w1, #0x14
  457e3c:	str	w1, [x23]
  457e40:	mov	x0, x24
  457e44:	mov	x2, x22
  457e48:	sbfiz	x1, x1, #3, #32
  457e4c:	mov	w3, #0x60                  	// #96
  457e50:	bl	41c410 <CRYPTO_realloc@plt>
  457e54:	mov	x24, x0
  457e58:	cbz	x0, 457e9c <ASN1_generate_nconf@plt+0x3952c>
  457e5c:	ldr	w21, [x23, #4]
  457e60:	str	x0, [x23, #8]
  457e64:	b	457d90 <ASN1_generate_nconf@plt+0x39420>
  457e68:	mov	w21, w5
  457e6c:	ldp	x25, x26, [sp, #64]
  457e70:	b	457d68 <ASN1_generate_nconf@plt+0x393f8>
  457e74:	mov	w0, #0x14                  	// #20
  457e78:	str	w0, [x23]
  457e7c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457e80:	mov	w0, #0xa0                  	// #160
  457e84:	add	x1, x1, #0x8a8
  457e88:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  457e8c:	ldr	w21, [x23, #4]
  457e90:	mov	x24, x0
  457e94:	str	x0, [x23, #8]
  457e98:	b	457d28 <ASN1_generate_nconf@plt+0x393b8>
  457e9c:	mov	w0, #0x0                   	// #0
  457ea0:	ldp	x19, x20, [sp, #16]
  457ea4:	ldp	x21, x22, [sp, #32]
  457ea8:	ldp	x23, x24, [sp, #48]
  457eac:	ldp	x25, x26, [sp, #64]
  457eb0:	ldp	x29, x30, [sp], #80
  457eb4:	ret
  457eb8:	stp	x29, x30, [sp, #-80]!
  457ebc:	adrp	x4, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  457ec0:	mov	x29, sp
  457ec4:	stp	x21, x22, [sp, #32]
  457ec8:	mov	x22, x0
  457ecc:	mov	w21, w1
  457ed0:	ldr	x0, [x4, #2296]
  457ed4:	stp	x19, x20, [sp, #16]
  457ed8:	mov	x19, x3
  457edc:	stp	x23, x24, [sp, #48]
  457ee0:	mov	w24, w2
  457ee4:	bl	41c7c0 <UI_new_method@plt>
  457ee8:	cbz	x0, 45804c <ASN1_generate_nconf@plt+0x396dc>
  457eec:	mov	x20, x0
  457ef0:	mov	x2, #0x0                   	// #0
  457ef4:	cbz	x19, 457efc <ASN1_generate_nconf@plt+0x3958c>
  457ef8:	ldr	x2, [x19, #8]
  457efc:	mov	x0, x20
  457f00:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457f04:	add	x1, x1, #0x8b8
  457f08:	bl	41c7b0 <UI_construct_prompt@plt>
  457f0c:	mov	x23, x0
  457f10:	cbz	x0, 4580dc <ASN1_generate_nconf@plt+0x3976c>
  457f14:	mov	x2, #0x1                   	// #1
  457f18:	mov	x4, #0x0                   	// #0
  457f1c:	mov	x3, #0x0                   	// #0
  457f20:	mov	w1, w2
  457f24:	mov	x0, x20
  457f28:	stp	x25, x26, [sp, #64]
  457f2c:	bl	41abb0 <UI_ctrl@plt>
  457f30:	mov	x1, x19
  457f34:	sub	w26, w21, #0x1
  457f38:	mov	x0, x20
  457f3c:	bl	4198b0 <UI_add_user_data@plt>
  457f40:	mov	w5, w26
  457f44:	mov	x3, x22
  457f48:	mov	x1, x23
  457f4c:	mov	x0, x20
  457f50:	mov	w4, #0x4                   	// #4
  457f54:	mov	w2, #0x2                   	// #2
  457f58:	bl	41e460 <UI_add_input_string@plt>
  457f5c:	cmp	w0, #0x0
  457f60:	mov	w19, w0
  457f64:	ccmp	w24, #0x0, #0x4, ge  // ge = tcont
  457f68:	mov	x25, #0x0                   	// #0
  457f6c:	b.ne	458068 <ASN1_generate_nconf@plt+0x396f8>  // b.any
  457f70:	tbz	w19, #31, 457fe0 <ASN1_generate_nconf@plt+0x39670>
  457f74:	mov	x0, x25
  457f78:	mov	x1, x21
  457f7c:	adrp	x24, 480000 <ASN1_generate_nconf@plt+0x61690>
  457f80:	mov	w3, #0x14c                 	// #332
  457f84:	add	x2, x24, #0x6f0
  457f88:	bl	41e930 <CRYPTO_clear_free@plt>
  457f8c:	cmn	w19, #0x1
  457f90:	b.eq	4580a8 <ASN1_generate_nconf@plt+0x39738>  // b.none
  457f94:	cmn	w19, #0x2
  457f98:	b.ne	458118 <ASN1_generate_nconf@plt+0x397a8>  // b.any
  457f9c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  457fa0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  457fa4:	add	x1, x1, #0x8f0
  457fa8:	mov	w19, #0x0                   	// #0
  457fac:	ldr	x0, [x0, #4024]
  457fb0:	ldr	x0, [x0]
  457fb4:	bl	419740 <BIO_printf@plt>
  457fb8:	mov	x1, x21
  457fbc:	mov	x0, x22
  457fc0:	bl	41d470 <OPENSSL_cleanse@plt>
  457fc4:	b	458018 <ASN1_generate_nconf@plt+0x396a8>
  457fc8:	mov	x0, x20
  457fcc:	mov	x3, #0x0                   	// #0
  457fd0:	mov	x2, #0x0                   	// #0
  457fd4:	mov	w1, #0x2                   	// #2
  457fd8:	bl	41abb0 <UI_ctrl@plt>
  457fdc:	cbz	w0, 457f74 <ASN1_generate_nconf@plt+0x39604>
  457fe0:	mov	x0, x20
  457fe4:	bl	41b920 <UI_process@plt>
  457fe8:	mov	x4, #0x0                   	// #0
  457fec:	mov	w19, w0
  457ff0:	tbnz	w0, #31, 457fc8 <ASN1_generate_nconf@plt+0x39658>
  457ff4:	mov	w1, w21
  457ff8:	adrp	x24, 480000 <ASN1_generate_nconf@plt+0x61690>
  457ffc:	add	x2, x24, #0x6f0
  458000:	mov	w3, #0x14c                 	// #332
  458004:	mov	x0, x25
  458008:	bl	41e930 <CRYPTO_clear_free@plt>
  45800c:	mov	x0, x22
  458010:	bl	41e440 <strlen@plt>
  458014:	mov	w19, w0
  458018:	mov	x0, x20
  45801c:	bl	41e8c0 <UI_free@plt>
  458020:	add	x1, x24, #0x6f0
  458024:	mov	x0, x23
  458028:	mov	w2, #0x15c                 	// #348
  45802c:	bl	41b1e0 <CRYPTO_free@plt>
  458030:	mov	w0, w19
  458034:	ldp	x19, x20, [sp, #16]
  458038:	ldp	x21, x22, [sp, #32]
  45803c:	ldp	x23, x24, [sp, #48]
  458040:	ldp	x25, x26, [sp, #64]
  458044:	ldp	x29, x30, [sp], #80
  458048:	ret
  45804c:	mov	w19, #0x0                   	// #0
  458050:	mov	w0, w19
  458054:	ldp	x19, x20, [sp, #16]
  458058:	ldp	x21, x22, [sp, #32]
  45805c:	ldp	x23, x24, [sp, #48]
  458060:	ldp	x29, x30, [sp], #80
  458064:	ret
  458068:	mov	w0, w21
  45806c:	adrp	x1, 46d000 <ASN1_generate_nconf@plt+0x4e690>
  458070:	add	x1, x1, #0x3f8
  458074:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  458078:	mov	w5, w26
  45807c:	mov	x3, x0
  458080:	mov	x25, x0
  458084:	mov	x6, x22
  458088:	mov	x1, x23
  45808c:	mov	x0, x20
  458090:	mov	w4, #0x4                   	// #4
  458094:	mov	w2, #0x2                   	// #2
  458098:	bl	41a840 <UI_add_verify_string@plt>
  45809c:	mov	w19, w0
  4580a0:	tbz	w19, #31, 457fe0 <ASN1_generate_nconf@plt+0x39670>
  4580a4:	b	457f74 <ASN1_generate_nconf@plt+0x39604>
  4580a8:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4580ac:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4580b0:	add	x1, x1, #0x8d8
  4580b4:	mov	w19, #0x0                   	// #0
  4580b8:	ldr	x25, [x25, #4024]
  4580bc:	ldr	x0, [x25]
  4580c0:	bl	419740 <BIO_printf@plt>
  4580c4:	ldr	x0, [x25]
  4580c8:	bl	41e7f0 <ERR_print_errors@plt>
  4580cc:	mov	x1, x21
  4580d0:	mov	x0, x22
  4580d4:	bl	41d470 <OPENSSL_cleanse@plt>
  4580d8:	b	458018 <ASN1_generate_nconf@plt+0x396a8>
  4580dc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4580e0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4580e4:	add	x1, x1, #0x8c8
  4580e8:	mov	w19, #0x0                   	// #0
  4580ec:	ldr	x0, [x0, #4024]
  4580f0:	ldr	x0, [x0]
  4580f4:	bl	419740 <BIO_printf@plt>
  4580f8:	mov	x0, x20
  4580fc:	bl	41e8c0 <UI_free@plt>
  458100:	mov	w0, w19
  458104:	ldp	x19, x20, [sp, #16]
  458108:	ldp	x21, x22, [sp, #32]
  45810c:	ldp	x23, x24, [sp, #48]
  458110:	ldp	x29, x30, [sp], #80
  458114:	ret
  458118:	mov	w19, #0x0                   	// #0
  45811c:	b	458018 <ASN1_generate_nconf@plt+0x396a8>
  458120:	cbz	x1, 458130 <ASN1_generate_nconf@plt+0x397c0>
  458124:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458128:	add	x2, x2, #0x7d8
  45812c:	b	4575d8 <ASN1_generate_nconf@plt+0x38c68>
  458130:	mov	w0, #0x0                   	// #0
  458134:	ret
  458138:	cbz	x1, 458198 <ASN1_generate_nconf@plt+0x39828>
  45813c:	stp	x29, x30, [sp, #-32]!
  458140:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458144:	add	x2, x2, #0x7d8
  458148:	mov	x29, sp
  45814c:	add	x2, x2, #0x1c8
  458150:	str	x19, [sp, #16]
  458154:	mov	x19, x0
  458158:	bl	4575d8 <ASN1_generate_nconf@plt+0x38c68>
  45815c:	cbz	w0, 458188 <ASN1_generate_nconf@plt+0x39818>
  458160:	ldr	x1, [x19]
  458164:	mov	w0, #0x1                   	// #1
  458168:	cbz	x1, 45818c <ASN1_generate_nconf@plt+0x3981c>
  45816c:	tst	x1, #0xf0000
  458170:	b.ne	45818c <ASN1_generate_nconf@plt+0x3981c>  // b.any
  458174:	orr	x1, x1, #0x20000
  458178:	str	x1, [x19]
  45817c:	ldr	x19, [sp, #16]
  458180:	ldp	x29, x30, [sp], #32
  458184:	ret
  458188:	mov	w0, #0x0                   	// #0
  45818c:	ldr	x19, [sp, #16]
  458190:	ldp	x29, x30, [sp], #32
  458194:	ret
  458198:	mov	w0, #0x0                   	// #0
  45819c:	ret
  4581a0:	stp	x29, x30, [sp, #-32]!
  4581a4:	mov	x1, x0
  4581a8:	mov	x29, sp
  4581ac:	str	x19, [sp, #16]
  4581b0:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  4581b4:	add	x19, x19, #0x8e0
  4581b8:	add	x0, x19, #0x10
  4581bc:	bl	458138 <ASN1_generate_nconf@plt+0x397c8>
  4581c0:	cbz	w0, 4581cc <ASN1_generate_nconf@plt+0x3985c>
  4581c4:	mov	w1, #0x1                   	// #1
  4581c8:	strb	w1, [x19, #8]
  4581cc:	ldr	x19, [sp, #16]
  4581d0:	ldp	x29, x30, [sp], #32
  4581d4:	ret
  4581d8:	stp	x29, x30, [sp, #-32]!
  4581dc:	mov	x29, sp
  4581e0:	stp	x19, x20, [sp, #16]
  4581e4:	mov	x19, x1
  4581e8:	mov	x20, x0
  4581ec:	mov	x0, x1
  4581f0:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4581f4:	add	x1, x1, #0x710
  4581f8:	bl	41e540 <strcasecmp@plt>
  4581fc:	cbnz	w0, 458214 <ASN1_generate_nconf@plt+0x398a4>
  458200:	mov	w0, #0x1                   	// #1
  458204:	str	wzr, [x20]
  458208:	ldp	x19, x20, [sp, #16]
  45820c:	ldp	x29, x30, [sp], #32
  458210:	ret
  458214:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458218:	mov	x0, x19
  45821c:	add	x1, x1, #0x900
  458220:	bl	41e540 <strcasecmp@plt>
  458224:	cbnz	w0, 458240 <ASN1_generate_nconf@plt+0x398d0>
  458228:	mov	w1, #0x1                   	// #1
  45822c:	str	w1, [x20]
  458230:	mov	w0, w1
  458234:	ldp	x19, x20, [sp, #16]
  458238:	ldp	x29, x30, [sp], #32
  45823c:	ret
  458240:	mov	x0, x19
  458244:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458248:	add	x1, x1, #0x908
  45824c:	bl	41e540 <strcasecmp@plt>
  458250:	mov	w1, w0
  458254:	mov	w0, #0x0                   	// #0
  458258:	cbnz	w1, 458208 <ASN1_generate_nconf@plt+0x39898>
  45825c:	mov	w1, #0x2                   	// #2
  458260:	str	w1, [x20]
  458264:	mov	w0, #0x1                   	// #1
  458268:	ldp	x19, x20, [sp, #16]
  45826c:	ldp	x29, x30, [sp], #32
  458270:	ret
  458274:	nop
  458278:	stp	x29, x30, [sp, #-80]!
  45827c:	cmp	x1, #0x0
  458280:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  458284:	mov	x29, sp
  458288:	stp	x19, x20, [sp, #16]
  45828c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  458290:	mov	w19, #0x1                   	// #1
  458294:	b.ne	4582a8 <ASN1_generate_nconf@plt+0x39938>  // b.any
  458298:	mov	w0, w19
  45829c:	ldp	x19, x20, [sp, #16]
  4582a0:	ldp	x29, x30, [sp], #80
  4582a4:	ret
  4582a8:	mov	x20, x0
  4582ac:	mov	x0, x1
  4582b0:	stp	x21, x22, [sp, #32]
  4582b4:	mov	w22, #0x0                   	// #0
  4582b8:	stp	x23, x24, [sp, #48]
  4582bc:	str	x25, [sp, #64]
  4582c0:	mov	w25, w2
  4582c4:	bl	41c650 <X509_REQ_get_extensions@plt>
  4582c8:	mov	x24, x0
  4582cc:	mov	x0, x24
  4582d0:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4582d4:	cmp	w22, w0
  4582d8:	b.ge	45838c <ASN1_generate_nconf@plt+0x39a1c>  // b.tcont
  4582dc:	nop
  4582e0:	mov	w1, w22
  4582e4:	mov	x0, x24
  4582e8:	bl	419630 <OPENSSL_sk_value@plt>
  4582ec:	mov	x23, x0
  4582f0:	bl	41a8e0 <X509_EXTENSION_get_object@plt>
  4582f4:	mov	x1, x0
  4582f8:	mov	x21, x0
  4582fc:	mov	w2, #0xffffffff            	// #-1
  458300:	mov	x0, x20
  458304:	bl	41c500 <X509_get_ext_by_OBJ@plt>
  458308:	mov	w19, w0
  45830c:	cmn	w0, #0x1
  458310:	b.eq	458360 <ASN1_generate_nconf@plt+0x399f0>  // b.none
  458314:	cmp	w25, #0x1
  458318:	b.eq	458378 <ASN1_generate_nconf@plt+0x39a08>  // b.none
  45831c:	nop
  458320:	mov	w1, w19
  458324:	mov	x0, x20
  458328:	bl	41d280 <X509_get_ext@plt>
  45832c:	mov	w1, w19
  458330:	mov	x19, x0
  458334:	mov	x0, x20
  458338:	bl	41e070 <X509_delete_ext@plt>
  45833c:	mov	x0, x19
  458340:	bl	41b190 <X509_EXTENSION_free@plt>
  458344:	mov	x1, x21
  458348:	mov	x0, x20
  45834c:	mov	w2, #0xffffffff            	// #-1
  458350:	bl	41c500 <X509_get_ext_by_OBJ@plt>
  458354:	mov	w19, w0
  458358:	cmn	w0, #0x1
  45835c:	b.ne	458320 <ASN1_generate_nconf@plt+0x399b0>  // b.any
  458360:	mov	x1, x23
  458364:	mov	x0, x20
  458368:	mov	w2, #0xffffffff            	// #-1
  45836c:	bl	419820 <X509_add_ext@plt>
  458370:	mov	w19, w0
  458374:	cbz	w0, 458390 <ASN1_generate_nconf@plt+0x39a20>
  458378:	add	w22, w22, #0x1
  45837c:	mov	x0, x24
  458380:	bl	41dfd0 <OPENSSL_sk_num@plt>
  458384:	cmp	w22, w0
  458388:	b.lt	4582e0 <ASN1_generate_nconf@plt+0x39970>  // b.tstop
  45838c:	mov	w19, #0x1                   	// #1
  458390:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458394:	mov	x0, x24
  458398:	ldr	x1, [x1, #3976]
  45839c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  4583a0:	mov	w0, w19
  4583a4:	ldp	x19, x20, [sp, #16]
  4583a8:	ldp	x21, x22, [sp, #32]
  4583ac:	ldp	x23, x24, [sp, #48]
  4583b0:	ldr	x25, [sp, #64]
  4583b4:	ldp	x29, x30, [sp], #80
  4583b8:	ret
  4583bc:	nop
  4583c0:	stp	x29, x30, [sp, #-48]!
  4583c4:	mov	x29, sp
  4583c8:	stp	x19, x20, [sp, #16]
  4583cc:	mov	x19, x3
  4583d0:	mov	x20, x0
  4583d4:	stp	x21, x22, [sp, #32]
  4583d8:	mov	x21, x2
  4583dc:	cbz	x1, 4583e4 <ASN1_generate_nconf@plt+0x39a74>
  4583e0:	bl	41a980 <BIO_puts@plt>
  4583e4:	and	x0, x19, #0xf0000
  4583e8:	cmp	x0, #0x40, lsl #12
  4583ec:	b.eq	45846c <ASN1_generate_nconf@plt+0x39afc>  // b.none
  4583f0:	mov	w2, #0x0                   	// #0
  4583f4:	adrp	x22, 476000 <ASN1_generate_nconf@plt+0x57690>
  4583f8:	cbz	x19, 458424 <ASN1_generate_nconf@plt+0x39ab4>
  4583fc:	mov	x3, x19
  458400:	mov	x1, x21
  458404:	mov	x0, x20
  458408:	bl	41e120 <X509_NAME_print_ex@plt>
  45840c:	add	x1, x22, #0xa60
  458410:	mov	x0, x20
  458414:	ldp	x19, x20, [sp, #16]
  458418:	ldp	x21, x22, [sp, #32]
  45841c:	ldp	x29, x30, [sp], #48
  458420:	b	41a980 <BIO_puts@plt>
  458424:	mov	x0, x21
  458428:	mov	x1, #0x0                   	// #0
  45842c:	bl	41bf10 <X509_NAME_oneline@plt>
  458430:	mov	x19, x0
  458434:	mov	x1, x19
  458438:	mov	x0, x20
  45843c:	bl	41a980 <BIO_puts@plt>
  458440:	add	x1, x22, #0xa60
  458444:	mov	x0, x20
  458448:	bl	41a980 <BIO_puts@plt>
  45844c:	mov	x0, x19
  458450:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458454:	ldp	x19, x20, [sp, #16]
  458458:	add	x1, x1, #0x6f0
  45845c:	ldp	x21, x22, [sp, #32]
  458460:	mov	w2, #0x4a0                 	// #1184
  458464:	ldp	x29, x30, [sp], #48
  458468:	b	41b1e0 <CRYPTO_free@plt>
  45846c:	mov	x0, x20
  458470:	adrp	x22, 476000 <ASN1_generate_nconf@plt+0x57690>
  458474:	add	x1, x22, #0xa60
  458478:	bl	41a980 <BIO_puts@plt>
  45847c:	mov	w2, #0x4                   	// #4
  458480:	b	4583fc <ASN1_generate_nconf@plt+0x39a8c>
  458484:	nop
  458488:	stp	x29, x30, [sp, #-48]!
  45848c:	mov	x29, sp
  458490:	stp	x19, x20, [sp, #16]
  458494:	mov	x19, x0
  458498:	mov	x0, x1
  45849c:	str	x21, [sp, #32]
  4584a0:	mov	x21, x1
  4584a4:	bl	41d620 <X509_get_subject_name@plt>
  4584a8:	mov	x20, x0
  4584ac:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4584b0:	mov	x3, x0
  4584b4:	mov	x2, x20
  4584b8:	mov	x0, x19
  4584bc:	adrp	x1, 470000 <ASN1_generate_nconf@plt+0x51690>
  4584c0:	adrp	x20, 476000 <ASN1_generate_nconf@plt+0x57690>
  4584c4:	add	x1, x1, #0xbd8
  4584c8:	add	x20, x20, #0xa60
  4584cc:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  4584d0:	mov	x1, x20
  4584d4:	mov	x0, x19
  4584d8:	bl	41a980 <BIO_puts@plt>
  4584dc:	mov	x0, x21
  4584e0:	bl	419cf0 <X509_get_issuer_name@plt>
  4584e4:	mov	x21, x0
  4584e8:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  4584ec:	mov	x3, x0
  4584f0:	mov	x2, x21
  4584f4:	mov	x0, x19
  4584f8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  4584fc:	add	x1, x1, #0xf60
  458500:	bl	4583c0 <ASN1_generate_nconf@plt+0x39a50>
  458504:	mov	x1, x20
  458508:	mov	x0, x19
  45850c:	bl	41a980 <BIO_puts@plt>
  458510:	mov	w0, #0x0                   	// #0
  458514:	ldp	x19, x20, [sp, #16]
  458518:	ldr	x21, [sp, #32]
  45851c:	ldp	x29, x30, [sp], #48
  458520:	ret
  458524:	nop
  458528:	stp	x29, x30, [sp, #-96]!
  45852c:	mov	x29, sp
  458530:	stp	x19, x20, [sp, #16]
  458534:	mov	x19, x1
  458538:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45853c:	add	x1, x1, #0x920
  458540:	mov	x20, x0
  458544:	stp	x21, x22, [sp, #32]
  458548:	mov	x21, x4
  45854c:	bl	419740 <BIO_printf@plt>
  458550:	mov	x0, x19
  458554:	bl	419e60 <BN_is_zero@plt>
  458558:	cbz	w0, 458588 <ASN1_generate_nconf@plt+0x39c18>
  45855c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458560:	mov	x0, x20
  458564:	add	x1, x1, #0x948
  458568:	bl	419740 <BIO_printf@plt>
  45856c:	mov	x0, x20
  458570:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458574:	ldp	x19, x20, [sp, #16]
  458578:	add	x1, x1, #0x968
  45857c:	ldp	x21, x22, [sp, #32]
  458580:	ldp	x29, x30, [sp], #96
  458584:	b	419740 <BIO_printf@plt>
  458588:	mov	x0, x19
  45858c:	mov	x1, x21
  458590:	bl	41dc80 <BN_bn2bin@plt>
  458594:	cmp	w0, #0x0
  458598:	b.le	45856c <ASN1_generate_nconf@plt+0x39bfc>
  45859c:	stp	x23, x24, [sp, #48]
  4585a0:	sub	w24, w0, #0x1
  4585a4:	adrp	x23, 480000 <ASN1_generate_nconf@plt+0x61690>
  4585a8:	stp	x25, x26, [sp, #64]
  4585ac:	mov	w25, #0xcccd                	// #52429
  4585b0:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  4585b4:	mov	x22, x24
  4585b8:	add	x1, x23, #0x910
  4585bc:	add	x26, x26, #0x958
  4585c0:	mov	x19, #0x0                   	// #0
  4585c4:	movk	w25, #0xcccc, lsl #16
  4585c8:	str	x27, [sp, #80]
  4585cc:	adrp	x27, 480000 <ASN1_generate_nconf@plt+0x61690>
  4585d0:	add	x27, x27, #0x960
  4585d4:	b	458618 <ASN1_generate_nconf@plt+0x39ca8>
  4585d8:	mov	x1, x26
  4585dc:	mov	x0, x20
  4585e0:	bl	419740 <BIO_printf@plt>
  4585e4:	mov	w3, #0x9999                	// #39321
  4585e8:	cmp	x24, x19
  4585ec:	add	w2, w19, #0x1
  4585f0:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  4585f4:	add	x1, x23, #0x910
  4585f8:	add	x0, x0, #0x918
  4585fc:	add	x19, x19, #0x1
  458600:	movk	w3, #0x1999, lsl #16
  458604:	b.eq	45863c <ASN1_generate_nconf@plt+0x39ccc>  // b.none
  458608:	mul	w2, w2, w25
  45860c:	ror	w2, w2, #1
  458610:	cmp	w2, w3
  458614:	csel	x1, x1, x0, ls  // ls = plast
  458618:	mov	x0, x20
  45861c:	bl	419740 <BIO_printf@plt>
  458620:	ldrb	w2, [x21, x19]
  458624:	cmp	w22, w19
  458628:	b.gt	4585d8 <ASN1_generate_nconf@plt+0x39c68>
  45862c:	mov	x1, x27
  458630:	mov	x0, x20
  458634:	bl	419740 <BIO_printf@plt>
  458638:	b	4585e4 <ASN1_generate_nconf@plt+0x39c74>
  45863c:	mov	x0, x20
  458640:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458644:	ldp	x19, x20, [sp, #16]
  458648:	add	x1, x1, #0x968
  45864c:	ldp	x21, x22, [sp, #32]
  458650:	ldp	x23, x24, [sp, #48]
  458654:	ldp	x25, x26, [sp, #64]
  458658:	ldr	x27, [sp, #80]
  45865c:	ldp	x29, x30, [sp], #96
  458660:	b	419740 <BIO_printf@plt>
  458664:	nop
  458668:	stp	x29, x30, [sp, #-96]!
  45866c:	mov	x29, sp
  458670:	stp	x19, x20, [sp, #16]
  458674:	mov	w20, w2
  458678:	mov	x2, x1
  45867c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458680:	add	x1, x1, #0x978
  458684:	stp	x21, x22, [sp, #32]
  458688:	mov	x22, x3
  45868c:	mov	x21, x0
  458690:	mov	w3, w20
  458694:	bl	419740 <BIO_printf@plt>
  458698:	cmp	w20, #0x0
  45869c:	b.le	458734 <ASN1_generate_nconf@plt+0x39dc4>
  4586a0:	stp	x23, x24, [sp, #48]
  4586a4:	mov	w24, #0xcccd                	// #52429
  4586a8:	mov	w23, #0x9999                	// #39321
  4586ac:	stp	x25, x26, [sp, #64]
  4586b0:	sub	w25, w20, #0x1
  4586b4:	adrp	x26, 480000 <ASN1_generate_nconf@plt+0x61690>
  4586b8:	mov	x20, x25
  4586bc:	add	x26, x26, #0x9a0
  4586c0:	mov	x19, #0x0                   	// #0
  4586c4:	movk	w24, #0xcccc, lsl #16
  4586c8:	movk	w23, #0x1999, lsl #16
  4586cc:	str	x27, [sp, #80]
  4586d0:	adrp	x27, 480000 <ASN1_generate_nconf@plt+0x61690>
  4586d4:	b	4586f4 <ASN1_generate_nconf@plt+0x39d84>
  4586d8:	mov	x0, x21
  4586dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4586e0:	add	x1, x1, #0x9a8
  4586e4:	bl	419740 <BIO_printf@plt>
  4586e8:	cmp	x19, x25
  4586ec:	add	x19, x19, #0x1
  4586f0:	b.eq	458728 <ASN1_generate_nconf@plt+0x39db8>  // b.none
  4586f4:	mul	w0, w19, w24
  4586f8:	ror	w0, w0, #1
  4586fc:	cmp	w0, w23
  458700:	b.ls	458750 <ASN1_generate_nconf@plt+0x39de0>  // b.plast
  458704:	ldrb	w2, [x22, x19]
  458708:	cmp	w20, w19
  45870c:	b.gt	4586d8 <ASN1_generate_nconf@plt+0x39d68>
  458710:	add	x1, x27, #0x960
  458714:	mov	x0, x21
  458718:	bl	419740 <BIO_printf@plt>
  45871c:	cmp	x19, x25
  458720:	add	x19, x19, #0x1
  458724:	b.ne	4586f4 <ASN1_generate_nconf@plt+0x39d84>  // b.any
  458728:	ldp	x23, x24, [sp, #48]
  45872c:	ldp	x25, x26, [sp, #64]
  458730:	ldr	x27, [sp, #80]
  458734:	mov	x0, x21
  458738:	ldp	x19, x20, [sp, #16]
  45873c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458740:	ldp	x21, x22, [sp, #32]
  458744:	add	x1, x1, #0x998
  458748:	ldp	x29, x30, [sp], #96
  45874c:	b	419740 <BIO_printf@plt>
  458750:	mov	x1, x26
  458754:	mov	x0, x21
  458758:	bl	419740 <BIO_printf@plt>
  45875c:	b	458704 <ASN1_generate_nconf@plt+0x39d94>
  458760:	stp	x29, x30, [sp, #-64]!
  458764:	mov	x29, sp
  458768:	stp	x19, x20, [sp, #16]
  45876c:	mov	w20, w2
  458770:	stp	x21, x22, [sp, #32]
  458774:	mov	x22, x1
  458778:	mov	w21, w3
  45877c:	str	x23, [sp, #48]
  458780:	mov	x23, x0
  458784:	bl	41add0 <X509_STORE_new@plt>
  458788:	mov	x19, x0
  45878c:	cbz	x0, 458840 <ASN1_generate_nconf@plt+0x39ed0>
  458790:	cmp	x23, #0x0
  458794:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  458798:	b.eq	4587f4 <ASN1_generate_nconf@plt+0x39e84>  // b.none
  45879c:	cmp	x22, #0x0
  4587a0:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  4587a4:	b.ne	4587d8 <ASN1_generate_nconf@plt+0x39e68>  // b.any
  4587a8:	bl	41c2a0 <X509_LOOKUP_hash_dir@plt>
  4587ac:	mov	x1, x0
  4587b0:	mov	x0, x19
  4587b4:	bl	41c740 <X509_STORE_add_lookup@plt>
  4587b8:	cbz	x0, 458840 <ASN1_generate_nconf@plt+0x39ed0>
  4587bc:	mov	x4, #0x0                   	// #0
  4587c0:	cbz	x22, 45887c <ASN1_generate_nconf@plt+0x39f0c>
  4587c4:	mov	x2, x22
  4587c8:	mov	x3, #0x1                   	// #1
  4587cc:	mov	w1, #0x2                   	// #2
  4587d0:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  4587d4:	cbz	w0, 458890 <ASN1_generate_nconf@plt+0x39f20>
  4587d8:	bl	41a2a0 <ERR_clear_error@plt>
  4587dc:	mov	x0, x19
  4587e0:	ldp	x19, x20, [sp, #16]
  4587e4:	ldp	x21, x22, [sp, #32]
  4587e8:	ldr	x23, [sp, #48]
  4587ec:	ldp	x29, x30, [sp], #64
  4587f0:	ret
  4587f4:	bl	41b1a0 <X509_LOOKUP_file@plt>
  4587f8:	mov	x1, x0
  4587fc:	mov	x0, x19
  458800:	bl	41c740 <X509_STORE_add_lookup@plt>
  458804:	cbz	x0, 458840 <ASN1_generate_nconf@plt+0x39ed0>
  458808:	cbz	x23, 458864 <ASN1_generate_nconf@plt+0x39ef4>
  45880c:	mov	x3, #0x1                   	// #1
  458810:	mov	x2, x23
  458814:	mov	w1, w3
  458818:	mov	x4, #0x0                   	// #0
  45881c:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  458820:	cbnz	w0, 45879c <ASN1_generate_nconf@plt+0x39e2c>
  458824:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458828:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45882c:	mov	x2, x23
  458830:	add	x1, x1, #0xbd0
  458834:	ldr	x0, [x0, #4024]
  458838:	ldr	x0, [x0]
  45883c:	bl	419740 <BIO_printf@plt>
  458840:	mov	x0, x19
  458844:	mov	x19, #0x0                   	// #0
  458848:	bl	41dbd0 <X509_STORE_free@plt>
  45884c:	mov	x0, x19
  458850:	ldp	x19, x20, [sp, #16]
  458854:	ldp	x21, x22, [sp, #32]
  458858:	ldr	x23, [sp, #48]
  45885c:	ldp	x29, x30, [sp], #64
  458860:	ret
  458864:	mov	x4, #0x0                   	// #0
  458868:	mov	x3, #0x3                   	// #3
  45886c:	mov	x2, #0x0                   	// #0
  458870:	mov	w1, #0x1                   	// #1
  458874:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  458878:	b	45879c <ASN1_generate_nconf@plt+0x39e2c>
  45887c:	mov	x3, #0x3                   	// #3
  458880:	mov	x2, #0x0                   	// #0
  458884:	mov	w1, #0x2                   	// #2
  458888:	bl	41a430 <X509_LOOKUP_ctrl@plt>
  45888c:	b	4587d8 <ASN1_generate_nconf@plt+0x39e68>
  458890:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458894:	mov	x2, x22
  458898:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  45889c:	add	x1, x1, #0xbb0
  4588a0:	ldr	x0, [x0, #4024]
  4588a4:	ldr	x0, [x0]
  4588a8:	bl	419740 <BIO_printf@plt>
  4588ac:	b	458840 <ASN1_generate_nconf@plt+0x39ed0>
  4588b0:	stp	x29, x30, [sp, #-48]!
  4588b4:	mov	x29, sp
  4588b8:	stp	x19, x20, [sp, #16]
  4588bc:	cbz	x0, 458980 <ASN1_generate_nconf@plt+0x3a010>
  4588c0:	mov	x20, x0
  4588c4:	stp	x21, x22, [sp, #32]
  4588c8:	mov	w21, w1
  4588cc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4588d0:	add	x1, x1, #0x9b8
  4588d4:	bl	41d250 <strcmp@plt>
  4588d8:	cbz	w0, 458994 <ASN1_generate_nconf@plt+0x3a024>
  4588dc:	mov	x0, x20
  4588e0:	bl	41d8b0 <ENGINE_by_id@plt>
  4588e4:	mov	x19, x0
  4588e8:	cbz	x0, 4589c8 <ASN1_generate_nconf@plt+0x3a058>
  4588ec:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4588f0:	cbnz	w21, 458960 <ASN1_generate_nconf@plt+0x39ff0>
  4588f4:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  4588f8:	mov	w5, #0x1                   	// #1
  4588fc:	mov	x4, #0x0                   	// #0
  458900:	mov	x2, #0x0                   	// #0
  458904:	ldr	x3, [x0, #2296]
  458908:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45890c:	mov	x0, x19
  458910:	add	x1, x1, #0xa10
  458914:	bl	41ab90 <ENGINE_ctrl_cmd@plt>
  458918:	mov	x0, x19
  45891c:	mov	w1, #0xffff                	// #65535
  458920:	bl	41c8d0 <ENGINE_set_default@plt>
  458924:	ldr	x20, [x20, #4024]
  458928:	cbz	w0, 458a18 <ASN1_generate_nconf@plt+0x3a0a8>
  45892c:	ldr	x20, [x20]
  458930:	mov	x0, x19
  458934:	bl	419680 <ENGINE_get_id@plt>
  458938:	mov	x2, x0
  45893c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458940:	mov	x0, x20
  458944:	add	x1, x1, #0xa40
  458948:	bl	419740 <BIO_printf@plt>
  45894c:	ldp	x21, x22, [sp, #32]
  458950:	mov	x0, x19
  458954:	ldp	x19, x20, [sp, #16]
  458958:	ldp	x29, x30, [sp], #48
  45895c:	ret
  458960:	ldr	x3, [x20, #4024]
  458964:	mov	x0, x19
  458968:	mov	x4, #0x0                   	// #0
  45896c:	mov	x2, #0x0                   	// #0
  458970:	mov	w1, #0x1                   	// #1
  458974:	ldr	x3, [x3]
  458978:	bl	41b910 <ENGINE_ctrl@plt>
  45897c:	b	4588f4 <ASN1_generate_nconf@plt+0x39f84>
  458980:	mov	x19, #0x0                   	// #0
  458984:	mov	x0, x19
  458988:	ldp	x19, x20, [sp, #16]
  45898c:	ldp	x29, x30, [sp], #48
  458990:	ret
  458994:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458998:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45899c:	add	x1, x1, #0x9c0
  4589a0:	mov	x19, #0x0                   	// #0
  4589a4:	ldr	x0, [x0, #4024]
  4589a8:	ldr	x0, [x0]
  4589ac:	bl	419740 <BIO_printf@plt>
  4589b0:	bl	41d6e0 <ENGINE_register_all_complete@plt>
  4589b4:	mov	x0, x19
  4589b8:	ldp	x19, x20, [sp, #16]
  4589bc:	ldp	x21, x22, [sp, #32]
  4589c0:	ldp	x29, x30, [sp], #48
  4589c4:	ret
  4589c8:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  4589cc:	add	x0, x0, #0x9e0
  4589d0:	bl	41d8b0 <ENGINE_by_id@plt>
  4589d4:	mov	x22, x0
  4589d8:	cbz	x0, 458a58 <ASN1_generate_nconf@plt+0x3a0e8>
  4589dc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4589e0:	mov	x2, x20
  4589e4:	add	x1, x1, #0x9e8
  4589e8:	mov	w3, #0x0                   	// #0
  4589ec:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  4589f0:	cbz	w0, 458a50 <ASN1_generate_nconf@plt+0x3a0e0>
  4589f4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4589f8:	mov	x0, x22
  4589fc:	add	x1, x1, #0x9f0
  458a00:	mov	w3, #0x0                   	// #0
  458a04:	mov	x2, #0x0                   	// #0
  458a08:	bl	41db40 <ENGINE_ctrl_cmd_string@plt>
  458a0c:	cbz	w0, 458a50 <ASN1_generate_nconf@plt+0x3a0e0>
  458a10:	mov	x19, x22
  458a14:	b	4588ec <ASN1_generate_nconf@plt+0x39f7c>
  458a18:	ldr	x0, [x20]
  458a1c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458a20:	add	x1, x1, #0xa28
  458a24:	bl	419740 <BIO_printf@plt>
  458a28:	ldr	x0, [x20]
  458a2c:	bl	41e7f0 <ERR_print_errors@plt>
  458a30:	mov	x0, x19
  458a34:	mov	x19, #0x0                   	// #0
  458a38:	bl	41c930 <ENGINE_free@plt>
  458a3c:	mov	x0, x19
  458a40:	ldp	x19, x20, [sp, #16]
  458a44:	ldp	x21, x22, [sp, #32]
  458a48:	ldp	x29, x30, [sp], #48
  458a4c:	ret
  458a50:	mov	x0, x22
  458a54:	bl	41c930 <ENGINE_free@plt>
  458a58:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458a5c:	mov	x2, x20
  458a60:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458a64:	add	x1, x1, #0x9f8
  458a68:	ldr	x20, [x0, #4024]
  458a6c:	ldr	x0, [x20]
  458a70:	bl	419740 <BIO_printf@plt>
  458a74:	ldr	x0, [x20]
  458a78:	bl	41e7f0 <ERR_print_errors@plt>
  458a7c:	ldp	x21, x22, [sp, #32]
  458a80:	b	458950 <ASN1_generate_nconf@plt+0x39fe0>
  458a84:	nop
  458a88:	cbz	x0, 458a90 <ASN1_generate_nconf@plt+0x3a120>
  458a8c:	b	41c930 <ENGINE_free@plt>
  458a90:	ret
  458a94:	nop
  458a98:	ldr	x0, [x0, #40]
  458a9c:	ldr	x1, [x1, #40]
  458aa0:	b	41d250 <strcmp@plt>
  458aa4:	nop
  458aa8:	b	458a98 <ASN1_generate_nconf@plt+0x3a128>
  458aac:	nop
  458ab0:	stp	x29, x30, [sp, #-320]!
  458ab4:	mov	x29, sp
  458ab8:	stp	x19, x20, [sp, #16]
  458abc:	mov	x20, x1
  458ac0:	stp	x21, x22, [sp, #32]
  458ac4:	mov	x22, x2
  458ac8:	mov	x21, x3
  458acc:	str	x23, [sp, #48]
  458ad0:	mov	x23, x0
  458ad4:	bl	41e440 <strlen@plt>
  458ad8:	mov	x19, x0
  458adc:	cbz	x20, 458b98 <ASN1_generate_nconf@plt+0x3a228>
  458ae0:	add	w19, w19, #0x1
  458ae4:	mov	x0, x20
  458ae8:	bl	41e440 <strlen@plt>
  458aec:	add	w19, w19, w0
  458af0:	cmp	w19, #0xff
  458af4:	b.gt	458be8 <ASN1_generate_nconf@plt+0x3a278>
  458af8:	mov	x4, x20
  458afc:	mov	x3, x23
  458b00:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  458b04:	add	x2, x2, #0xa70
  458b08:	add	x19, sp, #0x40
  458b0c:	mov	x1, #0x100                 	// #256
  458b10:	mov	x0, x19
  458b14:	bl	41d1c0 <BIO_snprintf@plt>
  458b18:	mov	x0, x19
  458b1c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  458b20:	add	x1, x1, #0x8a8
  458b24:	bl	41b1c0 <BIO_new_file@plt>
  458b28:	mov	x19, x0
  458b2c:	cbz	x0, 458bcc <ASN1_generate_nconf@plt+0x3a25c>
  458b30:	mov	x0, x22
  458b34:	mov	x1, #0x0                   	// #0
  458b38:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  458b3c:	mov	x20, x0
  458b40:	cbz	x0, 458c10 <ASN1_generate_nconf@plt+0x3a2a0>
  458b44:	mov	x1, x0
  458b48:	mov	x0, x19
  458b4c:	bl	41c680 <i2a_ASN1_INTEGER@plt>
  458b50:	mov	w22, #0x1                   	// #1
  458b54:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  458b58:	mov	x0, x19
  458b5c:	add	x1, x1, #0xa60
  458b60:	bl	41a980 <BIO_puts@plt>
  458b64:	cbz	x21, 458b70 <ASN1_generate_nconf@plt+0x3a200>
  458b68:	str	x20, [x21]
  458b6c:	mov	x20, #0x0                   	// #0
  458b70:	mov	x0, x19
  458b74:	bl	41ce30 <BIO_free_all@plt>
  458b78:	mov	x0, x20
  458b7c:	bl	41b800 <ASN1_INTEGER_free@plt>
  458b80:	mov	w0, w22
  458b84:	ldp	x19, x20, [sp, #16]
  458b88:	ldp	x21, x22, [sp, #32]
  458b8c:	ldr	x23, [sp, #48]
  458b90:	ldp	x29, x30, [sp], #320
  458b94:	ret
  458b98:	cmp	w0, #0xff
  458b9c:	b.gt	458be8 <ASN1_generate_nconf@plt+0x3a278>
  458ba0:	add	x19, sp, #0x40
  458ba4:	mov	x2, #0x100                 	// #256
  458ba8:	mov	x1, x23
  458bac:	mov	x0, x19
  458bb0:	bl	41e1b0 <OPENSSL_strlcpy@plt>
  458bb4:	mov	x0, x19
  458bb8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  458bbc:	add	x1, x1, #0x8a8
  458bc0:	bl	41b1c0 <BIO_new_file@plt>
  458bc4:	mov	x19, x0
  458bc8:	cbnz	x0, 458b30 <ASN1_generate_nconf@plt+0x3a1c0>
  458bcc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458bd0:	mov	x20, #0x0                   	// #0
  458bd4:	mov	w22, #0x0                   	// #0
  458bd8:	ldr	x0, [x0, #4024]
  458bdc:	ldr	x0, [x0]
  458be0:	bl	41e7f0 <ERR_print_errors@plt>
  458be4:	b	458b70 <ASN1_generate_nconf@plt+0x3a200>
  458be8:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458bec:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458bf0:	mov	x20, #0x0                   	// #0
  458bf4:	add	x1, x1, #0xa58
  458bf8:	ldr	x0, [x0, #4024]
  458bfc:	mov	w22, #0x0                   	// #0
  458c00:	mov	x19, #0x0                   	// #0
  458c04:	ldr	x0, [x0]
  458c08:	bl	419740 <BIO_printf@plt>
  458c0c:	b	458b70 <ASN1_generate_nconf@plt+0x3a200>
  458c10:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458c14:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458c18:	mov	w22, #0x0                   	// #0
  458c1c:	add	x1, x1, #0xa78
  458c20:	ldr	x0, [x0, #4024]
  458c24:	ldr	x0, [x0]
  458c28:	bl	419740 <BIO_printf@plt>
  458c2c:	b	458b70 <ASN1_generate_nconf@plt+0x3a200>
  458c30:	sub	sp, sp, #0x240
  458c34:	stp	x29, x30, [sp]
  458c38:	mov	x29, sp
  458c3c:	stp	x19, x20, [sp, #16]
  458c40:	mov	x20, x0
  458c44:	stp	x21, x22, [sp, #32]
  458c48:	mov	x22, x2
  458c4c:	str	x23, [sp, #48]
  458c50:	mov	x23, x1
  458c54:	bl	41e440 <strlen@plt>
  458c58:	mov	x21, x0
  458c5c:	mov	x0, x22
  458c60:	bl	41e440 <strlen@plt>
  458c64:	mov	x19, x0
  458c68:	mov	x0, x23
  458c6c:	bl	41e440 <strlen@plt>
  458c70:	add	w0, w0, w21
  458c74:	add	w3, w19, w21
  458c78:	cmp	w3, w0
  458c7c:	csel	w3, w3, w0, ge  // ge = tcont
  458c80:	cmp	w3, #0xfe
  458c84:	b.gt	458d1c <ASN1_generate_nconf@plt+0x3a3ac>
  458c88:	add	x21, sp, #0x40
  458c8c:	adrp	x19, 480000 <ASN1_generate_nconf@plt+0x61690>
  458c90:	add	x19, x19, #0xa70
  458c94:	mov	x4, x23
  458c98:	mov	x2, x19
  458c9c:	mov	x3, x20
  458ca0:	mov	x1, #0x100                 	// #256
  458ca4:	mov	x0, x21
  458ca8:	bl	41d1c0 <BIO_snprintf@plt>
  458cac:	add	x23, x21, #0x100
  458cb0:	mov	x2, x19
  458cb4:	mov	x4, x22
  458cb8:	mov	x3, x20
  458cbc:	mov	x1, #0x100                 	// #256
  458cc0:	mov	x0, x23
  458cc4:	bl	41d1c0 <BIO_snprintf@plt>
  458cc8:	mov	x1, x23
  458ccc:	mov	x0, x20
  458cd0:	bl	41a130 <rename@plt>
  458cd4:	tbz	w0, #31, 458cec <ASN1_generate_nconf@plt+0x3a37c>
  458cd8:	bl	41bcb0 <__errno_location@plt>
  458cdc:	ldr	w0, [x0]
  458ce0:	cmp	w0, #0x14
  458ce4:	ccmp	w0, #0x2, #0x4, ne  // ne = any
  458ce8:	b.ne	458d90 <ASN1_generate_nconf@plt+0x3a420>  // b.any
  458cec:	mov	x1, x20
  458cf0:	mov	x0, x21
  458cf4:	bl	41a130 <rename@plt>
  458cf8:	mov	w1, w0
  458cfc:	mov	w0, #0x1                   	// #1
  458d00:	tbnz	w1, #31, 458d50 <ASN1_generate_nconf@plt+0x3a3e0>
  458d04:	ldp	x29, x30, [sp]
  458d08:	ldp	x19, x20, [sp, #16]
  458d0c:	ldp	x21, x22, [sp, #32]
  458d10:	ldr	x23, [sp, #48]
  458d14:	add	sp, sp, #0x240
  458d18:	ret
  458d1c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458d20:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458d24:	add	x1, x1, #0xa58
  458d28:	ldr	x0, [x0, #4024]
  458d2c:	ldr	x0, [x0]
  458d30:	bl	419740 <BIO_printf@plt>
  458d34:	mov	w0, #0x0                   	// #0
  458d38:	ldp	x29, x30, [sp]
  458d3c:	ldp	x19, x20, [sp, #16]
  458d40:	ldp	x21, x22, [sp, #32]
  458d44:	ldr	x23, [sp, #48]
  458d48:	add	sp, sp, #0x240
  458d4c:	ret
  458d50:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458d54:	mov	x3, x20
  458d58:	mov	x2, x21
  458d5c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458d60:	ldr	x0, [x0, #4024]
  458d64:	add	x1, x1, #0xaa8
  458d68:	ldr	x0, [x0]
  458d6c:	bl	419740 <BIO_printf@plt>
  458d70:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  458d74:	add	x0, x0, #0xac8
  458d78:	bl	41be90 <perror@plt>
  458d7c:	mov	x1, x20
  458d80:	add	x0, x21, #0x100
  458d84:	bl	41a130 <rename@plt>
  458d88:	mov	w0, #0x0                   	// #0
  458d8c:	b	458d04 <ASN1_generate_nconf@plt+0x3a394>
  458d90:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458d94:	mov	x3, x23
  458d98:	mov	x2, x20
  458d9c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458da0:	ldr	x0, [x0, #4024]
  458da4:	add	x1, x1, #0xaa8
  458da8:	ldr	x0, [x0]
  458dac:	bl	419740 <BIO_printf@plt>
  458db0:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  458db4:	add	x0, x0, #0xac8
  458db8:	bl	41be90 <perror@plt>
  458dbc:	mov	w0, #0x0                   	// #0
  458dc0:	b	458d04 <ASN1_generate_nconf@plt+0x3a394>
  458dc4:	nop
  458dc8:	stp	x29, x30, [sp, #-48]!
  458dcc:	mov	x29, sp
  458dd0:	stp	x19, x20, [sp, #16]
  458dd4:	mov	x20, x1
  458dd8:	cbz	x0, 458e10 <ASN1_generate_nconf@plt+0x3a4a0>
  458ddc:	mov	x19, x0
  458de0:	mov	w3, #0x0                   	// #0
  458de4:	mov	w2, #0xffffffff            	// #-1
  458de8:	mov	w1, #0x9f                  	// #159
  458dec:	bl	41d120 <BN_rand@plt>
  458df0:	cbz	w0, 458e24 <ASN1_generate_nconf@plt+0x3a4b4>
  458df4:	cbz	x20, 458e38 <ASN1_generate_nconf@plt+0x3a4c8>
  458df8:	mov	x0, x19
  458dfc:	mov	x1, x20
  458e00:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  458e04:	cmp	x0, #0x0
  458e08:	cset	w19, ne  // ne = any
  458e0c:	b	458e28 <ASN1_generate_nconf@plt+0x3a4b8>
  458e10:	str	x21, [sp, #32]
  458e14:	bl	41c240 <BN_new@plt>
  458e18:	mov	x21, x0
  458e1c:	cbnz	x0, 458e40 <ASN1_generate_nconf@plt+0x3a4d0>
  458e20:	ldr	x21, [sp, #32]
  458e24:	mov	w19, #0x0                   	// #0
  458e28:	mov	w0, w19
  458e2c:	ldp	x19, x20, [sp, #16]
  458e30:	ldp	x29, x30, [sp], #48
  458e34:	ret
  458e38:	mov	w19, #0x1                   	// #1
  458e3c:	b	458e28 <ASN1_generate_nconf@plt+0x3a4b8>
  458e40:	mov	w3, #0x0                   	// #0
  458e44:	mov	w2, #0xffffffff            	// #-1
  458e48:	mov	w1, #0x9f                  	// #159
  458e4c:	bl	41d120 <BN_rand@plt>
  458e50:	mov	w19, w0
  458e54:	cbz	w0, 458e70 <ASN1_generate_nconf@plt+0x3a500>
  458e58:	cbz	x20, 458e8c <ASN1_generate_nconf@plt+0x3a51c>
  458e5c:	mov	x1, x20
  458e60:	mov	x0, x21
  458e64:	bl	41bbe0 <BN_to_ASN1_INTEGER@plt>
  458e68:	cmp	x0, #0x0
  458e6c:	cset	w19, ne  // ne = any
  458e70:	mov	x0, x21
  458e74:	bl	41e870 <BN_free@plt>
  458e78:	mov	w0, w19
  458e7c:	ldp	x19, x20, [sp, #16]
  458e80:	ldr	x21, [sp, #32]
  458e84:	ldp	x29, x30, [sp], #48
  458e88:	ret
  458e8c:	mov	w19, #0x1                   	// #1
  458e90:	b	458e70 <ASN1_generate_nconf@plt+0x3a500>
  458e94:	nop
  458e98:	sub	sp, sp, #0x440
  458e9c:	stp	x29, x30, [sp]
  458ea0:	mov	x29, sp
  458ea4:	stp	x19, x20, [sp, #16]
  458ea8:	mov	w20, w1
  458eac:	stp	x21, x22, [sp, #32]
  458eb0:	mov	x22, x2
  458eb4:	str	x23, [sp, #48]
  458eb8:	mov	x23, x0
  458ebc:	bl	41b960 <ASN1_INTEGER_new@plt>
  458ec0:	mov	x19, x0
  458ec4:	cbz	x0, 458f84 <ASN1_generate_nconf@plt+0x3a614>
  458ec8:	mov	x0, x23
  458ecc:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  458ed0:	add	x1, x1, #0x170
  458ed4:	bl	41b1c0 <BIO_new_file@plt>
  458ed8:	mov	x21, x0
  458edc:	cbz	x0, 458f48 <ASN1_generate_nconf@plt+0x3a5d8>
  458ee0:	add	x2, sp, #0x40
  458ee4:	mov	x1, x19
  458ee8:	mov	w3, #0x400                 	// #1024
  458eec:	bl	41d160 <a2i_ASN1_INTEGER@plt>
  458ef0:	cbz	w0, 458f90 <ASN1_generate_nconf@plt+0x3a620>
  458ef4:	mov	x0, x19
  458ef8:	mov	x1, #0x0                   	// #0
  458efc:	bl	41aa80 <ASN1_INTEGER_to_BN@plt>
  458f00:	mov	x20, x0
  458f04:	cbz	x0, 458fc4 <ASN1_generate_nconf@plt+0x3a654>
  458f08:	cmp	x20, #0x0
  458f0c:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  458f10:	b.eq	458f1c <ASN1_generate_nconf@plt+0x3a5ac>  // b.none
  458f14:	str	x19, [x22]
  458f18:	mov	x19, #0x0                   	// #0
  458f1c:	mov	x0, x21
  458f20:	bl	41df00 <BIO_free@plt>
  458f24:	mov	x0, x19
  458f28:	bl	41b800 <ASN1_INTEGER_free@plt>
  458f2c:	mov	x0, x20
  458f30:	ldp	x29, x30, [sp]
  458f34:	ldp	x19, x20, [sp, #16]
  458f38:	ldp	x21, x22, [sp, #32]
  458f3c:	ldr	x23, [sp, #48]
  458f40:	add	sp, sp, #0x440
  458f44:	ret
  458f48:	cbz	w20, 458fb4 <ASN1_generate_nconf@plt+0x3a644>
  458f4c:	bl	41a2a0 <ERR_clear_error@plt>
  458f50:	bl	41c240 <BN_new@plt>
  458f54:	mov	x20, x0
  458f58:	cbz	x0, 458f68 <ASN1_generate_nconf@plt+0x3a5f8>
  458f5c:	mov	x1, x19
  458f60:	bl	458dc8 <ASN1_generate_nconf@plt+0x3a458>
  458f64:	cbnz	w0, 458f08 <ASN1_generate_nconf@plt+0x3a598>
  458f68:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458f6c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458f70:	add	x1, x1, #0x8c8
  458f74:	ldr	x0, [x0, #4024]
  458f78:	ldr	x0, [x0]
  458f7c:	bl	419740 <BIO_printf@plt>
  458f80:	b	458f08 <ASN1_generate_nconf@plt+0x3a598>
  458f84:	mov	x20, #0x0                   	// #0
  458f88:	mov	x21, #0x0                   	// #0
  458f8c:	b	458f1c <ASN1_generate_nconf@plt+0x3a5ac>
  458f90:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458f94:	mov	x2, x23
  458f98:	adrp	x1, 47d000 <ASN1_generate_nconf@plt+0x5e690>
  458f9c:	mov	x20, #0x0                   	// #0
  458fa0:	ldr	x0, [x0, #4024]
  458fa4:	add	x1, x1, #0xa58
  458fa8:	ldr	x0, [x0]
  458fac:	bl	419740 <BIO_printf@plt>
  458fb0:	b	458f1c <ASN1_generate_nconf@plt+0x3a5ac>
  458fb4:	mov	x0, x23
  458fb8:	mov	x20, #0x0                   	// #0
  458fbc:	bl	41be90 <perror@plt>
  458fc0:	b	458f1c <ASN1_generate_nconf@plt+0x3a5ac>
  458fc4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  458fc8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  458fcc:	add	x1, x1, #0xad0
  458fd0:	ldr	x0, [x0, #4024]
  458fd4:	ldr	x0, [x0]
  458fd8:	bl	419740 <BIO_printf@plt>
  458fdc:	b	458f1c <ASN1_generate_nconf@plt+0x3a5ac>
  458fe0:	stp	x29, x30, [sp, #-32]!
  458fe4:	adrp	x4, 457000 <ASN1_generate_nconf@plt+0x38690>
  458fe8:	adrp	x3, 457000 <ASN1_generate_nconf@plt+0x38690>
  458fec:	mov	x29, sp
  458ff0:	stp	x19, x20, [sp, #16]
  458ff4:	mov	x20, x0
  458ff8:	add	x4, x4, #0x2c8
  458ffc:	ldr	x0, [x0, #8]
  459000:	add	x3, x3, #0x5b8
  459004:	mov	x2, #0x0                   	// #0
  459008:	mov	w1, #0x3                   	// #3
  45900c:	bl	41ba30 <TXT_DB_create_index@plt>
  459010:	cbz	w0, 459070 <ASN1_generate_nconf@plt+0x3a700>
  459014:	ldr	w0, [x20]
  459018:	cbnz	w0, 459030 <ASN1_generate_nconf@plt+0x3a6c0>
  45901c:	mov	w19, #0x1                   	// #1
  459020:	mov	w0, w19
  459024:	ldp	x19, x20, [sp, #16]
  459028:	ldp	x29, x30, [sp], #32
  45902c:	ret
  459030:	ldr	x0, [x20, #8]
  459034:	adrp	x4, 458000 <ASN1_generate_nconf@plt+0x39690>
  459038:	adrp	x3, 457000 <ASN1_generate_nconf@plt+0x38690>
  45903c:	add	x4, x4, #0xaa8
  459040:	add	x3, x3, #0x5b0
  459044:	adrp	x2, 457000 <ASN1_generate_nconf@plt+0x38690>
  459048:	mov	w1, #0x5                   	// #5
  45904c:	add	x2, x2, #0xe8
  459050:	bl	41ba30 <TXT_DB_create_index@plt>
  459054:	mov	w19, w0
  459058:	cbnz	w0, 45901c <ASN1_generate_nconf@plt+0x3a6ac>
  45905c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459060:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459064:	add	x1, x1, #0xb38
  459068:	ldr	x4, [x20, #8]
  45906c:	b	459084 <ASN1_generate_nconf@plt+0x3a714>
  459070:	ldr	x4, [x20, #8]
  459074:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459078:	add	x1, x1, #0xb00
  45907c:	mov	w19, w0
  459080:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459084:	ldr	x0, [x0, #4024]
  459088:	ldp	x2, x3, [x4, #32]
  45908c:	ldr	x0, [x0]
  459090:	ldr	x4, [x4, #48]
  459094:	bl	419740 <BIO_printf@plt>
  459098:	mov	w0, w19
  45909c:	ldp	x19, x20, [sp, #16]
  4590a0:	ldp	x29, x30, [sp], #32
  4590a4:	ret
  4590a8:	sub	sp, sp, #0x350
  4590ac:	stp	x29, x30, [sp]
  4590b0:	mov	x29, sp
  4590b4:	stp	x19, x20, [sp, #16]
  4590b8:	mov	x20, x1
  4590bc:	stp	x21, x22, [sp, #32]
  4590c0:	mov	x22, x2
  4590c4:	mov	x21, x0
  4590c8:	bl	41e440 <strlen@plt>
  4590cc:	mov	x19, x0
  4590d0:	mov	x0, x20
  4590d4:	bl	41e440 <strlen@plt>
  4590d8:	add	w19, w19, w0
  4590dc:	cmp	w19, #0xf9
  4590e0:	b.gt	45920c <ASN1_generate_nconf@plt+0x3a89c>
  4590e4:	add	x19, sp, #0x50
  4590e8:	stp	x23, x24, [sp, #48]
  4590ec:	add	x24, sp, #0x250
  4590f0:	mov	x1, #0x100                 	// #256
  4590f4:	mov	x3, x21
  4590f8:	add	x23, x19, x1
  4590fc:	mov	x0, x24
  459100:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459104:	add	x2, x2, #0xb68
  459108:	bl	41d1c0 <BIO_snprintf@plt>
  45910c:	mov	x4, x20
  459110:	mov	x3, x21
  459114:	mov	x1, #0x100                 	// #256
  459118:	mov	x0, x23
  45911c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459120:	add	x2, x2, #0xb70
  459124:	bl	41d1c0 <BIO_snprintf@plt>
  459128:	mov	x4, x20
  45912c:	mov	x3, x21
  459130:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459134:	add	x2, x2, #0xa70
  459138:	mov	x0, x19
  45913c:	mov	x1, #0x100                 	// #256
  459140:	adrp	x20, 462000 <ASN1_generate_nconf@plt+0x43690>
  459144:	bl	41d1c0 <BIO_snprintf@plt>
  459148:	add	x20, x20, #0x8a8
  45914c:	mov	x0, x19
  459150:	mov	x1, x20
  459154:	bl	41b1c0 <BIO_new_file@plt>
  459158:	mov	x19, x0
  45915c:	cbz	x0, 459240 <ASN1_generate_nconf@plt+0x3a8d0>
  459160:	ldr	x1, [x22, #8]
  459164:	str	x25, [sp, #64]
  459168:	mov	w21, #0x0                   	// #0
  45916c:	bl	41ba60 <TXT_DB_write@plt>
  459170:	mov	x25, x0
  459174:	mov	x0, x19
  459178:	bl	41df00 <BIO_free@plt>
  45917c:	cmp	w25, #0x0
  459180:	b.le	4591ec <ASN1_generate_nconf@plt+0x3a87c>
  459184:	mov	x1, x20
  459188:	mov	x0, x23
  45918c:	bl	41b1c0 <BIO_new_file@plt>
  459190:	mov	x19, x0
  459194:	cbz	x0, 459284 <ASN1_generate_nconf@plt+0x3a914>
  459198:	ldr	w3, [x22]
  45919c:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  4591a0:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  4591a4:	add	x1, x1, #0x410
  4591a8:	cmp	w3, #0x0
  4591ac:	add	x2, x2, #0xf48
  4591b0:	csel	x2, x2, x1, ne  // ne = any
  4591b4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4591b8:	add	x1, x1, #0xb98
  4591bc:	mov	w21, #0x1                   	// #1
  4591c0:	bl	419740 <BIO_printf@plt>
  4591c4:	mov	x0, x19
  4591c8:	bl	41df00 <BIO_free@plt>
  4591cc:	ldp	x23, x24, [sp, #48]
  4591d0:	ldr	x25, [sp, #64]
  4591d4:	mov	w0, w21
  4591d8:	ldp	x29, x30, [sp]
  4591dc:	ldp	x19, x20, [sp, #16]
  4591e0:	ldp	x21, x22, [sp, #32]
  4591e4:	add	sp, sp, #0x350
  4591e8:	ret
  4591ec:	mov	w0, w21
  4591f0:	ldp	x29, x30, [sp]
  4591f4:	ldp	x19, x20, [sp, #16]
  4591f8:	ldp	x21, x22, [sp, #32]
  4591fc:	ldp	x23, x24, [sp, #48]
  459200:	ldr	x25, [sp, #64]
  459204:	add	sp, sp, #0x350
  459208:	ret
  45920c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459210:	mov	w21, #0x0                   	// #0
  459214:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459218:	add	x1, x1, #0xa58
  45921c:	ldr	x0, [x0, #4024]
  459220:	ldr	x0, [x0]
  459224:	bl	419740 <BIO_printf@plt>
  459228:	mov	w0, w21
  45922c:	ldp	x29, x30, [sp]
  459230:	ldp	x19, x20, [sp, #16]
  459234:	ldp	x21, x22, [sp, #32]
  459238:	add	sp, sp, #0x350
  45923c:	ret
  459240:	mov	x0, x21
  459244:	bl	41be90 <perror@plt>
  459248:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45924c:	mov	x2, x21
  459250:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459254:	mov	w21, #0x0                   	// #0
  459258:	ldr	x0, [x0, #4024]
  45925c:	add	x1, x1, #0xb80
  459260:	ldr	x0, [x0]
  459264:	bl	419740 <BIO_printf@plt>
  459268:	mov	w0, w21
  45926c:	ldp	x29, x30, [sp]
  459270:	ldp	x19, x20, [sp, #16]
  459274:	ldp	x21, x22, [sp, #32]
  459278:	ldp	x23, x24, [sp, #48]
  45927c:	add	sp, sp, #0x350
  459280:	ret
  459284:	mov	x0, x24
  459288:	bl	41be90 <perror@plt>
  45928c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459290:	mov	x2, x24
  459294:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459298:	add	x1, x1, #0xb80
  45929c:	ldr	x0, [x0, #4024]
  4592a0:	ldr	x0, [x0]
  4592a4:	bl	419740 <BIO_printf@plt>
  4592a8:	ldp	x23, x24, [sp, #48]
  4592ac:	ldr	x25, [sp, #64]
  4592b0:	b	4591d4 <ASN1_generate_nconf@plt+0x3a864>
  4592b4:	nop
  4592b8:	sub	sp, sp, #0x540
  4592bc:	stp	x29, x30, [sp]
  4592c0:	mov	x29, sp
  4592c4:	stp	x19, x20, [sp, #16]
  4592c8:	mov	x20, x0
  4592cc:	stp	x21, x22, [sp, #32]
  4592d0:	mov	x21, x1
  4592d4:	mov	x22, x2
  4592d8:	stp	x23, x24, [sp, #48]
  4592dc:	bl	41e440 <strlen@plt>
  4592e0:	mov	x23, x0
  4592e4:	mov	x0, x22
  4592e8:	bl	41e440 <strlen@plt>
  4592ec:	mov	x19, x0
  4592f0:	mov	x0, x21
  4592f4:	bl	41e440 <strlen@plt>
  4592f8:	add	w0, w0, w23
  4592fc:	add	w3, w19, w23
  459300:	cmp	w3, w0
  459304:	csel	w3, w3, w0, ge  // ge = tcont
  459308:	cmp	w3, #0xf9
  45930c:	b.gt	459438 <ASN1_generate_nconf@plt+0x3aac8>
  459310:	add	x19, sp, #0x40
  459314:	mov	x3, x20
  459318:	mov	x1, #0x100                 	// #256
  45931c:	add	x0, x19, #0x400
  459320:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459324:	adrp	x23, 480000 <ASN1_generate_nconf@plt+0x61690>
  459328:	add	x2, x2, #0xb68
  45932c:	add	x23, x23, #0xb70
  459330:	bl	41d1c0 <BIO_snprintf@plt>
  459334:	mov	x2, x23
  459338:	mov	x4, x22
  45933c:	mov	x3, x20
  459340:	mov	x1, #0x100                 	// #256
  459344:	add	x0, x19, #0x300
  459348:	bl	41d1c0 <BIO_snprintf@plt>
  45934c:	mov	x2, x23
  459350:	mov	x1, #0x100                 	// #256
  459354:	mov	x4, x21
  459358:	add	x24, x19, x1
  45935c:	mov	x3, x20
  459360:	add	x0, x19, #0x200
  459364:	adrp	x23, 480000 <ASN1_generate_nconf@plt+0x61690>
  459368:	bl	41d1c0 <BIO_snprintf@plt>
  45936c:	add	x23, x23, #0xa70
  459370:	mov	x4, x22
  459374:	mov	x2, x23
  459378:	mov	x3, x20
  45937c:	mov	x1, #0x100                 	// #256
  459380:	mov	x0, x24
  459384:	bl	41d1c0 <BIO_snprintf@plt>
  459388:	mov	x4, x21
  45938c:	mov	x3, x20
  459390:	mov	x2, x23
  459394:	mov	x1, #0x100                 	// #256
  459398:	mov	x0, x19
  45939c:	bl	41d1c0 <BIO_snprintf@plt>
  4593a0:	mov	x1, x24
  4593a4:	mov	x0, x20
  4593a8:	bl	41a130 <rename@plt>
  4593ac:	tbz	w0, #31, 4593c4 <ASN1_generate_nconf@plt+0x3aa54>
  4593b0:	bl	41bcb0 <__errno_location@plt>
  4593b4:	ldr	w0, [x0]
  4593b8:	cmp	w0, #0x2
  4593bc:	ccmp	w0, #0x14, #0x4, ne  // ne = any
  4593c0:	b.ne	4594c0 <ASN1_generate_nconf@plt+0x3ab50>  // b.any
  4593c4:	mov	x1, x20
  4593c8:	mov	x0, x19
  4593cc:	bl	41a130 <rename@plt>
  4593d0:	tbnz	w0, #31, 45946c <ASN1_generate_nconf@plt+0x3aafc>
  4593d4:	add	x22, x19, #0x300
  4593d8:	add	x21, x19, #0x400
  4593dc:	mov	x1, x22
  4593e0:	mov	x0, x21
  4593e4:	bl	41a130 <rename@plt>
  4593e8:	tbz	w0, #31, 459400 <ASN1_generate_nconf@plt+0x3aa90>
  4593ec:	bl	41bcb0 <__errno_location@plt>
  4593f0:	ldr	w0, [x0]
  4593f4:	cmp	w0, #0x2
  4593f8:	ccmp	w0, #0x14, #0x4, ne  // ne = any
  4593fc:	b.ne	4594f4 <ASN1_generate_nconf@plt+0x3ab84>  // b.any
  459400:	add	x21, x19, #0x400
  459404:	add	x22, x19, #0x200
  459408:	mov	x1, x21
  45940c:	mov	x0, x22
  459410:	bl	41a130 <rename@plt>
  459414:	mov	w1, w0
  459418:	mov	w0, #0x1                   	// #1
  45941c:	tbnz	w1, #31, 459554 <ASN1_generate_nconf@plt+0x3abe4>
  459420:	ldp	x29, x30, [sp]
  459424:	ldp	x19, x20, [sp, #16]
  459428:	ldp	x21, x22, [sp, #32]
  45942c:	ldp	x23, x24, [sp, #48]
  459430:	add	sp, sp, #0x540
  459434:	ret
  459438:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45943c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459440:	add	x1, x1, #0xa58
  459444:	ldr	x0, [x0, #4024]
  459448:	ldr	x0, [x0]
  45944c:	bl	419740 <BIO_printf@plt>
  459450:	mov	w0, #0x0                   	// #0
  459454:	ldp	x29, x30, [sp]
  459458:	ldp	x19, x20, [sp, #16]
  45945c:	ldp	x21, x22, [sp, #32]
  459460:	ldp	x23, x24, [sp, #48]
  459464:	add	sp, sp, #0x540
  459468:	ret
  45946c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459470:	mov	x3, x20
  459474:	mov	x2, x19
  459478:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45947c:	ldr	x0, [x0, #4024]
  459480:	add	x1, x1, #0xaa8
  459484:	ldr	x0, [x0]
  459488:	bl	419740 <BIO_printf@plt>
  45948c:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  459490:	add	x0, x0, #0xac8
  459494:	bl	41be90 <perror@plt>
  459498:	mov	x1, x20
  45949c:	add	x0, x19, #0x100
  4594a0:	bl	41a130 <rename@plt>
  4594a4:	mov	w0, #0x0                   	// #0
  4594a8:	ldp	x29, x30, [sp]
  4594ac:	ldp	x19, x20, [sp, #16]
  4594b0:	ldp	x21, x22, [sp, #32]
  4594b4:	ldp	x23, x24, [sp, #48]
  4594b8:	add	sp, sp, #0x540
  4594bc:	ret
  4594c0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4594c4:	mov	x3, x24
  4594c8:	mov	x2, x20
  4594cc:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4594d0:	ldr	x0, [x0, #4024]
  4594d4:	add	x1, x1, #0xaa8
  4594d8:	ldr	x0, [x0]
  4594dc:	bl	419740 <BIO_printf@plt>
  4594e0:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  4594e4:	add	x0, x0, #0xac8
  4594e8:	bl	41be90 <perror@plt>
  4594ec:	mov	w0, #0x0                   	// #0
  4594f0:	b	459420 <ASN1_generate_nconf@plt+0x3aab0>
  4594f4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4594f8:	mov	x3, x22
  4594fc:	mov	x2, x21
  459500:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459504:	ldr	x0, [x0, #4024]
  459508:	add	x1, x1, #0xaa8
  45950c:	ldr	x0, [x0]
  459510:	bl	419740 <BIO_printf@plt>
  459514:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  459518:	add	x0, x0, #0xac8
  45951c:	bl	41be90 <perror@plt>
  459520:	mov	x1, x19
  459524:	mov	x0, x20
  459528:	bl	41a130 <rename@plt>
  45952c:	mov	x1, x20
  459530:	add	x0, x19, #0x100
  459534:	bl	41a130 <rename@plt>
  459538:	mov	w0, #0x0                   	// #0
  45953c:	ldp	x29, x30, [sp]
  459540:	ldp	x19, x20, [sp, #16]
  459544:	ldp	x21, x22, [sp, #32]
  459548:	ldp	x23, x24, [sp, #48]
  45954c:	add	sp, sp, #0x540
  459550:	ret
  459554:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459558:	mov	x2, x22
  45955c:	mov	x3, x21
  459560:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459564:	ldr	x0, [x0, #4024]
  459568:	add	x1, x1, #0xaa8
  45956c:	ldr	x0, [x0]
  459570:	bl	419740 <BIO_printf@plt>
  459574:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  459578:	add	x0, x0, #0xac8
  45957c:	bl	41be90 <perror@plt>
  459580:	mov	x1, x21
  459584:	add	x0, x19, #0x300
  459588:	bl	41a130 <rename@plt>
  45958c:	b	459520 <ASN1_generate_nconf@plt+0x3abb0>
  459590:	cbz	x0, 4595dc <ASN1_generate_nconf@plt+0x3ac6c>
  459594:	stp	x29, x30, [sp, #-32]!
  459598:	mov	x29, sp
  45959c:	stp	x19, x20, [sp, #16]
  4595a0:	mov	x19, x0
  4595a4:	adrp	x20, 480000 <ASN1_generate_nconf@plt+0x61690>
  4595a8:	ldr	x0, [x0, #8]
  4595ac:	add	x20, x20, #0x6f0
  4595b0:	bl	41b9c0 <TXT_DB_free@plt>
  4595b4:	ldr	x0, [x19, #16]
  4595b8:	mov	x1, x20
  4595bc:	mov	w2, #0x6ce                 	// #1742
  4595c0:	bl	41b1e0 <CRYPTO_free@plt>
  4595c4:	mov	x1, x20
  4595c8:	mov	x0, x19
  4595cc:	ldp	x19, x20, [sp, #16]
  4595d0:	mov	w2, #0x6cf                 	// #1743
  4595d4:	ldp	x29, x30, [sp], #32
  4595d8:	b	41b1e0 <CRYPTO_free@plt>
  4595dc:	ret
  4595e0:	mov	x2, x0
  4595e4:	mov	w0, w1
  4595e8:	cbz	x2, 459634 <ASN1_generate_nconf@plt+0x3acc4>
  4595ec:	ldrb	w2, [x2]
  4595f0:	cmp	w2, #0x79
  4595f4:	b.hi	459634 <ASN1_generate_nconf@plt+0x3acc4>  // b.pmore
  4595f8:	cmp	w2, #0x45
  4595fc:	b.ls	459638 <ASN1_generate_nconf@plt+0x3acc8>  // b.plast
  459600:	sub	w2, w2, #0x46
  459604:	mov	x1, #0x1                   	// #1
  459608:	mov	x3, #0x101                 	// #257
  45960c:	movk	x3, #0x101, lsl #32
  459610:	lsl	x2, x1, x2
  459614:	tst	x2, x3
  459618:	b.ne	45964c <ASN1_generate_nconf@plt+0x3acdc>  // b.any
  45961c:	mov	x3, #0x4000                	// #16384
  459620:	movk	x3, #0x8, lsl #16
  459624:	movk	x3, #0x4000, lsl #32
  459628:	movk	x3, #0x8, lsl #48
  45962c:	tst	x2, x3
  459630:	csel	w0, w1, w0, ne  // ne = any
  459634:	ret
  459638:	cmp	w2, #0x30
  45963c:	b.eq	45964c <ASN1_generate_nconf@plt+0x3acdc>  // b.none
  459640:	cmp	w2, #0x31
  459644:	csinc	w0, w1, wzr, ne  // ne = any
  459648:	ret
  45964c:	mov	w0, #0x0                   	// #0
  459650:	ret
  459654:	nop
  459658:	stp	x29, x30, [sp, #-112]!
  45965c:	mov	x29, sp
  459660:	stp	x19, x20, [sp, #16]
  459664:	stp	x23, x24, [sp, #48]
  459668:	mov	x23, x0
  45966c:	ldrb	w0, [x0]
  459670:	cmp	w0, #0x2f
  459674:	b.ne	459898 <ASN1_generate_nconf@plt+0x3af28>  // b.any
  459678:	stp	x21, x22, [sp, #32]
  45967c:	mov	x22, x1
  459680:	mov	w21, w2
  459684:	bl	41a880 <X509_NAME_new@plt>
  459688:	mov	x20, x0
  45968c:	cbz	x0, 4598f0 <ASN1_generate_nconf@plt+0x3af80>
  459690:	stp	x27, x28, [sp, #80]
  459694:	add	x27, x23, #0x1
  459698:	mov	x0, x27
  45969c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4596a0:	mov	w2, #0x6fe                 	// #1790
  4596a4:	add	x1, x1, #0x6f0
  4596a8:	bl	41af90 <CRYPTO_strdup@plt>
  4596ac:	mov	x19, x0
  4596b0:	cbz	x0, 45979c <ASN1_generate_nconf@plt+0x3ae2c>
  4596b4:	ldrb	w0, [x23, #1]
  4596b8:	mov	w23, #0x0                   	// #0
  4596bc:	cbz	w0, 459938 <ASN1_generate_nconf@plt+0x3afc8>
  4596c0:	adrp	x24, 480000 <ASN1_generate_nconf@plt+0x61690>
  4596c4:	add	x1, x24, #0xcd0
  4596c8:	str	x1, [sp, #104]
  4596cc:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4596d0:	stp	x25, x26, [sp, #64]
  4596d4:	ldr	x1, [x1, #4024]
  4596d8:	str	x1, [sp, #96]
  4596dc:	cmp	w0, #0x3d
  4596e0:	mov	x24, x19
  4596e4:	b.eq	459700 <ASN1_generate_nconf@plt+0x3ad90>  // b.none
  4596e8:	strb	w0, [x24], #1
  4596ec:	ldrb	w0, [x27, #1]!
  4596f0:	cmp	w0, #0x3d
  4596f4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4596f8:	b.ne	4596e8 <ASN1_generate_nconf@plt+0x3ad78>  // b.any
  4596fc:	cbz	w0, 459908 <ASN1_generate_nconf@plt+0x3af98>
  459700:	mov	x25, x24
  459704:	add	x1, x27, #0x1
  459708:	strb	wzr, [x25], #1
  45970c:	ldrb	w4, [x27, #1]
  459710:	cmp	w4, #0x2f
  459714:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  459718:	b.eq	4597d8 <ASN1_generate_nconf@plt+0x3ae68>  // b.none
  45971c:	cmp	w21, #0x0
  459720:	mov	x5, x25
  459724:	cset	w7, ne  // ne = any
  459728:	b	45974c <ASN1_generate_nconf@plt+0x3addc>
  45972c:	ldrb	w2, [x1]
  459730:	mov	x0, x1
  459734:	mov	x1, x6
  459738:	strb	w2, [x5], #1
  45973c:	ldrb	w4, [x0, #1]
  459740:	cmp	w4, #0x2f
  459744:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  459748:	b.eq	4597e0 <ASN1_generate_nconf@plt+0x3ae70>  // b.none
  45974c:	cmp	w4, #0x2b
  459750:	add	x0, x1, #0x1
  459754:	mov	x6, x0
  459758:	ccmp	w7, #0x0, #0x4, eq  // eq = none
  45975c:	b.ne	459848 <ASN1_generate_nconf@plt+0x3aed8>  // b.any
  459760:	cmp	w4, #0x5c
  459764:	b.ne	45972c <ASN1_generate_nconf@plt+0x3adbc>  // b.any
  459768:	ldrb	w2, [x1, #1]
  45976c:	add	x1, x1, #0x2
  459770:	cbnz	w2, 459738 <ASN1_generate_nconf@plt+0x3adc8>
  459774:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459778:	ldr	x0, [x0, #4024]
  45977c:	ldr	x21, [x0]
  459780:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  459784:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459788:	mov	x2, x0
  45978c:	add	x1, x1, #0xc80
  459790:	mov	x0, x21
  459794:	bl	419740 <BIO_printf@plt>
  459798:	ldp	x25, x26, [sp, #64]
  45979c:	mov	x0, x20
  4597a0:	bl	41c6e0 <X509_NAME_free@plt>
  4597a4:	mov	x20, #0x0                   	// #0
  4597a8:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  4597ac:	mov	w2, #0x742                 	// #1858
  4597b0:	add	x1, x0, #0x6f0
  4597b4:	mov	x0, x19
  4597b8:	bl	41b1e0 <CRYPTO_free@plt>
  4597bc:	ldp	x21, x22, [sp, #32]
  4597c0:	ldp	x27, x28, [sp, #80]
  4597c4:	mov	x0, x20
  4597c8:	ldp	x19, x20, [sp, #16]
  4597cc:	ldp	x23, x24, [sp, #48]
  4597d0:	ldp	x29, x30, [sp], #112
  4597d4:	ret
  4597d8:	mov	x5, x25
  4597dc:	nop
  4597e0:	strb	wzr, [x5]
  4597e4:	mov	x0, x19
  4597e8:	mov	w28, #0x0                   	// #0
  4597ec:	ldrb	w2, [x1]
  4597f0:	cmp	w2, #0x0
  4597f4:	cinc	x27, x1, ne  // ne = any
  4597f8:	bl	41bb30 <OBJ_txt2nid@plt>
  4597fc:	mov	w26, w0
  459800:	cbz	w0, 45986c <ASN1_generate_nconf@plt+0x3aefc>
  459804:	ldrb	w0, [x24, #1]
  459808:	cbz	w0, 4598cc <ASN1_generate_nconf@plt+0x3af5c>
  45980c:	mov	x0, x25
  459810:	bl	41e440 <strlen@plt>
  459814:	neg	w6, w23
  459818:	mov	w4, w0
  45981c:	mov	x3, x25
  459820:	mov	w1, w26
  459824:	mov	w2, w22
  459828:	mov	x0, x20
  45982c:	mov	w5, #0xffffffff            	// #-1
  459830:	bl	41b2d0 <X509_NAME_add_entry_by_NID@plt>
  459834:	cbz	w0, 459958 <ASN1_generate_nconf@plt+0x3afe8>
  459838:	ldrb	w0, [x27]
  45983c:	cbz	w0, 459934 <ASN1_generate_nconf@plt+0x3afc4>
  459840:	mov	w23, w28
  459844:	b	4596dc <ASN1_generate_nconf@plt+0x3ad6c>
  459848:	strb	wzr, [x5]
  45984c:	mov	x0, x19
  459850:	mov	w28, #0x1                   	// #1
  459854:	ldrb	w2, [x1]
  459858:	cmp	w2, #0x0
  45985c:	cinc	x27, x1, ne  // ne = any
  459860:	bl	41bb30 <OBJ_txt2nid@plt>
  459864:	mov	w26, w0
  459868:	cbnz	w0, 459804 <ASN1_generate_nconf@plt+0x3ae94>
  45986c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459870:	ldr	x0, [x0, #4024]
  459874:	ldr	x23, [x0]
  459878:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45987c:	mov	x3, x19
  459880:	mov	x2, x0
  459884:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459888:	mov	x0, x23
  45988c:	add	x1, x1, #0xca8
  459890:	bl	419740 <BIO_printf@plt>
  459894:	b	459838 <ASN1_generate_nconf@plt+0x3aec8>
  459898:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45989c:	mov	x2, x23
  4598a0:	mov	x20, #0x0                   	// #0
  4598a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  4598a8:	ldr	x0, [x0, #4024]
  4598ac:	add	x1, x1, #0xbb0
  4598b0:	ldr	x0, [x0]
  4598b4:	bl	419740 <BIO_printf@plt>
  4598b8:	mov	x0, x20
  4598bc:	ldp	x19, x20, [sp, #16]
  4598c0:	ldp	x23, x24, [sp, #48]
  4598c4:	ldp	x29, x30, [sp], #112
  4598c8:	ret
  4598cc:	ldr	x0, [sp, #96]
  4598d0:	ldr	x23, [x0]
  4598d4:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  4598d8:	ldr	x1, [sp, #104]
  4598dc:	mov	x2, x0
  4598e0:	mov	x3, x19
  4598e4:	mov	x0, x23
  4598e8:	bl	419740 <BIO_printf@plt>
  4598ec:	b	459838 <ASN1_generate_nconf@plt+0x3aec8>
  4598f0:	mov	x0, x20
  4598f4:	ldp	x19, x20, [sp, #16]
  4598f8:	ldp	x21, x22, [sp, #32]
  4598fc:	ldp	x23, x24, [sp, #48]
  459900:	ldp	x29, x30, [sp], #112
  459904:	ret
  459908:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45990c:	ldr	x0, [x0, #4024]
  459910:	ldr	x21, [x0]
  459914:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  459918:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45991c:	mov	x2, x0
  459920:	add	x1, x1, #0xc48
  459924:	mov	x0, x21
  459928:	bl	419740 <BIO_printf@plt>
  45992c:	ldp	x25, x26, [sp, #64]
  459930:	b	45979c <ASN1_generate_nconf@plt+0x3ae2c>
  459934:	ldp	x25, x26, [sp, #64]
  459938:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45993c:	mov	w2, #0x73d                 	// #1853
  459940:	add	x1, x0, #0x6f0
  459944:	mov	x0, x19
  459948:	bl	41b1e0 <CRYPTO_free@plt>
  45994c:	ldp	x21, x22, [sp, #32]
  459950:	ldp	x27, x28, [sp, #80]
  459954:	b	4597c4 <ASN1_generate_nconf@plt+0x3ae54>
  459958:	ldp	x25, x26, [sp, #64]
  45995c:	b	45979c <ASN1_generate_nconf@plt+0x3ae2c>
  459960:	sub	sp, sp, #0x450
  459964:	stp	x29, x30, [sp]
  459968:	mov	x29, sp
  45996c:	stp	x19, x20, [sp, #16]
  459970:	mov	w19, w1
  459974:	stp	x23, x24, [sp, #48]
  459978:	mov	x23, x2
  45997c:	mov	x24, x0
  459980:	bl	41bec0 <BIO_s_mem@plt>
  459984:	bl	41b620 <BIO_new@plt>
  459988:	cbz	x0, 459a68 <ASN1_generate_nconf@plt+0x3b0f8>
  45998c:	stp	x21, x22, [sp, #32]
  459990:	mov	x22, x0
  459994:	add	x21, sp, #0x50
  459998:	str	x25, [sp, #64]
  45999c:	mov	w25, #0x400                 	// #1024
  4599a0:	b	4599bc <ASN1_generate_nconf@plt+0x3b04c>
  4599a4:	b.eq	459a14 <ASN1_generate_nconf@plt+0x3b0a4>  // b.none
  4599a8:	bl	41cb90 <BIO_write@plt>
  4599ac:	cmp	w0, w20
  4599b0:	b.ne	459a60 <ASN1_generate_nconf@plt+0x3b0f0>  // b.any
  4599b4:	subs	w19, w19, w0
  4599b8:	b.eq	459a14 <ASN1_generate_nconf@plt+0x3b0a4>  // b.none
  4599bc:	cmp	w19, #0x3ff
  4599c0:	mov	x1, x21
  4599c4:	ccmn	w19, #0x1, #0x4, le
  4599c8:	mov	x0, x23
  4599cc:	csel	w2, w19, w25, ne  // ne = any
  4599d0:	bl	41cf00 <BIO_read@plt>
  4599d4:	mov	w20, w0
  4599d8:	mov	x1, x21
  4599dc:	mov	x0, x22
  4599e0:	mov	w2, w20
  4599e4:	cmp	w20, #0x0
  4599e8:	b.ge	4599a4 <ASN1_generate_nconf@plt+0x3b034>  // b.tcont
  4599ec:	bl	41df00 <BIO_free@plt>
  4599f0:	mov	w19, #0xffffffff            	// #-1
  4599f4:	ldp	x21, x22, [sp, #32]
  4599f8:	ldr	x25, [sp, #64]
  4599fc:	mov	w0, w19
  459a00:	ldp	x29, x30, [sp]
  459a04:	ldp	x19, x20, [sp, #16]
  459a08:	ldp	x23, x24, [sp, #48]
  459a0c:	add	sp, sp, #0x450
  459a10:	ret
  459a14:	mov	x3, x24
  459a18:	mov	x2, #0x0                   	// #0
  459a1c:	mov	x0, x22
  459a20:	mov	w1, #0x3                   	// #3
  459a24:	bl	41de90 <BIO_ctrl@plt>
  459a28:	mov	w19, w0
  459a2c:	mov	w1, #0x200                 	// #512
  459a30:	mov	x0, x22
  459a34:	bl	41d410 <BIO_set_flags@plt>
  459a38:	mov	x0, x22
  459a3c:	bl	41df00 <BIO_free@plt>
  459a40:	mov	w0, w19
  459a44:	ldp	x29, x30, [sp]
  459a48:	ldp	x19, x20, [sp, #16]
  459a4c:	ldp	x21, x22, [sp, #32]
  459a50:	ldp	x23, x24, [sp, #48]
  459a54:	ldr	x25, [sp, #64]
  459a58:	add	sp, sp, #0x450
  459a5c:	ret
  459a60:	mov	x0, x22
  459a64:	b	4599ec <ASN1_generate_nconf@plt+0x3b07c>
  459a68:	mov	w19, #0xffffffff            	// #-1
  459a6c:	b	4599fc <ASN1_generate_nconf@plt+0x3b08c>
  459a70:	stp	x29, x30, [sp, #-48]!
  459a74:	mov	w2, #0x773                 	// #1907
  459a78:	mov	x29, sp
  459a7c:	stp	x19, x20, [sp, #16]
  459a80:	mov	x20, x0
  459a84:	mov	x0, x1
  459a88:	str	x21, [sp, #32]
  459a8c:	adrp	x21, 480000 <ASN1_generate_nconf@plt+0x61690>
  459a90:	add	x1, x21, #0x6f0
  459a94:	bl	41af90 <CRYPTO_strdup@plt>
  459a98:	cbz	x0, 459ae8 <ASN1_generate_nconf@plt+0x3b178>
  459a9c:	mov	x19, x0
  459aa0:	mov	w1, #0x3a                  	// #58
  459aa4:	bl	41d830 <strchr@plt>
  459aa8:	mov	x2, x0
  459aac:	cbz	x0, 459ab4 <ASN1_generate_nconf@plt+0x3b144>
  459ab0:	strb	wzr, [x2], #1
  459ab4:	mov	x0, x20
  459ab8:	mov	x1, x19
  459abc:	bl	41bc20 <EVP_PKEY_CTX_ctrl_str@plt>
  459ac0:	mov	w20, w0
  459ac4:	add	x1, x21, #0x6f0
  459ac8:	mov	x0, x19
  459acc:	mov	w2, #0x77c                 	// #1916
  459ad0:	bl	41b1e0 <CRYPTO_free@plt>
  459ad4:	mov	w0, w20
  459ad8:	ldp	x19, x20, [sp, #16]
  459adc:	ldr	x21, [sp, #32]
  459ae0:	ldp	x29, x30, [sp], #48
  459ae4:	ret
  459ae8:	mov	w20, #0xffffffff            	// #-1
  459aec:	b	459ad4 <ASN1_generate_nconf@plt+0x3b164>
  459af0:	stp	x29, x30, [sp, #-32]!
  459af4:	mov	x29, sp
  459af8:	stp	x19, x20, [sp, #16]
  459afc:	mov	x20, x0
  459b00:	bl	41e8e0 <X509_STORE_CTX_get0_policy_tree@plt>
  459b04:	mov	x19, x0
  459b08:	mov	x0, x20
  459b0c:	bl	41e340 <X509_STORE_CTX_get_explicit_policy@plt>
  459b10:	cmp	w0, #0x0
  459b14:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459b18:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459b1c:	ldr	x0, [x1, #4024]
  459b20:	add	x1, x2, #0xd18
  459b24:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  459b28:	add	x2, x2, #0xd10
  459b2c:	csel	x2, x2, x1, ne  // ne = any
  459b30:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459b34:	ldr	x0, [x0]
  459b38:	add	x1, x1, #0xd20
  459b3c:	bl	419740 <BIO_printf@plt>
  459b40:	mov	x0, x19
  459b44:	bl	41c360 <X509_policy_tree_get0_policies@plt>
  459b48:	mov	x1, x0
  459b4c:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  459b50:	add	x0, x0, #0xd40
  459b54:	bl	4576f8 <ASN1_generate_nconf@plt+0x38d88>
  459b58:	mov	x0, x19
  459b5c:	bl	41bda0 <X509_policy_tree_get0_user_policies@plt>
  459b60:	mov	x1, x0
  459b64:	ldp	x19, x20, [sp, #16]
  459b68:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  459b6c:	ldp	x29, x30, [sp], #32
  459b70:	add	x0, x0, #0xd50
  459b74:	b	4576f8 <ASN1_generate_nconf@plt+0x38d88>
  459b78:	stp	x29, x30, [sp, #-48]!
  459b7c:	mov	x29, sp
  459b80:	stp	x19, x20, [sp, #16]
  459b84:	mov	x20, x0
  459b88:	mov	x0, x1
  459b8c:	str	x21, [sp, #32]
  459b90:	mov	x21, x1
  459b94:	bl	41e440 <strlen@plt>
  459b98:	mov	x1, #0xfffe                	// #65534
  459b9c:	cmp	x0, x1
  459ba0:	b.hi	459c30 <ASN1_generate_nconf@plt+0x3b2c0>  // b.pmore
  459ba4:	mov	x19, x0
  459ba8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459bac:	add	w0, w0, #0x1
  459bb0:	add	x1, x1, #0xd58
  459bb4:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  459bb8:	add	x1, x0, #0x1
  459bbc:	mov	x2, #0x0                   	// #0
  459bc0:	mov	x3, #0x0                   	// #0
  459bc4:	b	459bd8 <ASN1_generate_nconf@plt+0x3b268>
  459bc8:	strb	w5, [x1, x2]
  459bcc:	cmp	x4, x19
  459bd0:	mov	x2, x4
  459bd4:	b.hi	459c18 <ASN1_generate_nconf@plt+0x3b2a8>  // b.pmore
  459bd8:	add	x4, x2, #0x1
  459bdc:	sub	x6, x2, x3
  459be0:	sub	w7, w2, w3
  459be4:	cmp	x19, x2
  459be8:	b.eq	459bf8 <ASN1_generate_nconf@plt+0x3b288>  // b.none
  459bec:	ldrb	w5, [x21, x2]
  459bf0:	cmp	w5, #0x2c
  459bf4:	b.ne	459bc8 <ASN1_generate_nconf@plt+0x3b258>  // b.any
  459bf8:	cmp	x6, #0xff
  459bfc:	b.hi	459c44 <ASN1_generate_nconf@plt+0x3b2d4>  // b.pmore
  459c00:	strb	w7, [x0, x3]
  459c04:	add	x3, x2, #0x1
  459c08:	mov	x4, x3
  459c0c:	cmp	x4, x19
  459c10:	mov	x2, x4
  459c14:	b.ls	459bd8 <ASN1_generate_nconf@plt+0x3b268>  // b.plast
  459c18:	add	x19, x19, #0x1
  459c1c:	str	x19, [x20]
  459c20:	ldp	x19, x20, [sp, #16]
  459c24:	ldr	x21, [sp, #32]
  459c28:	ldp	x29, x30, [sp], #48
  459c2c:	ret
  459c30:	mov	x0, #0x0                   	// #0
  459c34:	ldp	x19, x20, [sp, #16]
  459c38:	ldr	x21, [sp, #32]
  459c3c:	ldp	x29, x30, [sp], #48
  459c40:	ret
  459c44:	mov	w2, #0x7b6                 	// #1974
  459c48:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459c4c:	add	x1, x1, #0x6f0
  459c50:	bl	41b1e0 <CRYPTO_free@plt>
  459c54:	mov	x0, #0x0                   	// #0
  459c58:	ldp	x19, x20, [sp, #16]
  459c5c:	ldr	x21, [sp, #32]
  459c60:	ldp	x29, x30, [sp], #48
  459c64:	ret
  459c68:	cbz	x1, 459d84 <ASN1_generate_nconf@plt+0x3b414>
  459c6c:	stp	x29, x30, [sp, #-64]!
  459c70:	mov	x29, sp
  459c74:	stp	x19, x20, [sp, #16]
  459c78:	mov	x19, x1
  459c7c:	mov	x20, x4
  459c80:	stp	x21, x22, [sp, #32]
  459c84:	mov	x22, x2
  459c88:	mov	x21, x3
  459c8c:	str	x23, [sp, #48]
  459c90:	mov	x23, x0
  459c94:	cbz	x2, 459cdc <ASN1_generate_nconf@plt+0x3b36c>
  459c98:	mov	x1, x22
  459c9c:	mov	w3, #0x0                   	// #0
  459ca0:	mov	x2, #0x0                   	// #0
  459ca4:	mov	x0, x19
  459ca8:	mov	x4, #0x0                   	// #0
  459cac:	bl	419750 <X509_check_host@plt>
  459cb0:	cmp	w0, #0x1
  459cb4:	adrp	x3, 472000 <ASN1_generate_nconf@plt+0x53690>
  459cb8:	add	x0, x3, #0x8
  459cbc:	adrp	x3, 468000 <ASN1_generate_nconf@plt+0x49690>
  459cc0:	add	x3, x3, #0x948
  459cc4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459cc8:	csel	x3, x3, x0, eq  // eq = none
  459ccc:	mov	x2, x22
  459cd0:	mov	x0, x23
  459cd4:	add	x1, x1, #0xd68
  459cd8:	bl	419740 <BIO_printf@plt>
  459cdc:	cbz	x21, 459d20 <ASN1_generate_nconf@plt+0x3b3b0>
  459ce0:	mov	x1, x21
  459ce4:	mov	w3, #0x0                   	// #0
  459ce8:	mov	x2, #0x0                   	// #0
  459cec:	mov	x0, x19
  459cf0:	bl	41b870 <X509_check_email@plt>
  459cf4:	cmp	w0, #0x0
  459cf8:	adrp	x3, 468000 <ASN1_generate_nconf@plt+0x49690>
  459cfc:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  459d00:	add	x3, x3, #0x948
  459d04:	add	x0, x0, #0x8
  459d08:	csel	x3, x3, x0, ne  // ne = any
  459d0c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459d10:	mov	x2, x21
  459d14:	mov	x0, x23
  459d18:	add	x1, x1, #0xd90
  459d1c:	bl	419740 <BIO_printf@plt>
  459d20:	cbz	x20, 459d70 <ASN1_generate_nconf@plt+0x3b400>
  459d24:	mov	x1, x20
  459d28:	mov	x0, x19
  459d2c:	mov	w2, #0x0                   	// #0
  459d30:	bl	41cb80 <X509_check_ip_asc@plt>
  459d34:	mov	x2, x20
  459d38:	cmp	w0, #0x0
  459d3c:	mov	x0, x23
  459d40:	adrp	x1, 472000 <ASN1_generate_nconf@plt+0x53690>
  459d44:	ldp	x19, x20, [sp, #16]
  459d48:	add	x1, x1, #0x8
  459d4c:	ldp	x21, x22, [sp, #32]
  459d50:	adrp	x3, 468000 <ASN1_generate_nconf@plt+0x49690>
  459d54:	ldr	x23, [sp, #48]
  459d58:	add	x3, x3, #0x948
  459d5c:	ldp	x29, x30, [sp], #64
  459d60:	csel	x3, x3, x1, ne  // ne = any
  459d64:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459d68:	add	x1, x1, #0xdb8
  459d6c:	b	419740 <BIO_printf@plt>
  459d70:	ldp	x19, x20, [sp, #16]
  459d74:	ldp	x21, x22, [sp, #32]
  459d78:	ldr	x23, [sp, #48]
  459d7c:	ldp	x29, x30, [sp], #64
  459d80:	ret
  459d84:	ret
  459d88:	adrp	x1, 45a000 <ASN1_generate_nconf@plt+0x3b690>
  459d8c:	add	x1, x1, #0x9d0
  459d90:	b	41e550 <X509_STORE_set_lookup_crls@plt>
  459d94:	nop
  459d98:	stp	x29, x30, [sp, #-80]!
  459d9c:	mov	x29, sp
  459da0:	stp	x19, x20, [sp, #16]
  459da4:	mov	w20, w0
  459da8:	add	x0, sp, #0x30
  459dac:	str	x21, [sp, #32]
  459db0:	mov	w21, w1
  459db4:	bl	419ab0 <times@plt>
  459db8:	ldr	x19, [sp, #48]
  459dbc:	cmp	w21, #0x0
  459dc0:	csel	x19, x19, x0, ne  // ne = any
  459dc4:	cbnz	w20, 459de4 <ASN1_generate_nconf@plt+0x3b474>
  459dc8:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  459dcc:	movi	d0, #0x0
  459dd0:	ldr	x21, [sp, #32]
  459dd4:	str	x19, [x0, #2304]
  459dd8:	ldp	x19, x20, [sp, #16]
  459ddc:	ldp	x29, x30, [sp], #80
  459de0:	ret
  459de4:	mov	w0, #0x2                   	// #2
  459de8:	bl	41db30 <sysconf@plt>
  459dec:	adrp	x1, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  459df0:	scvtf	d1, x0
  459df4:	ldr	x21, [sp, #32]
  459df8:	ldr	x1, [x1, #2304]
  459dfc:	sub	x19, x19, x1
  459e00:	scvtf	d0, x19
  459e04:	ldp	x19, x20, [sp, #16]
  459e08:	ldp	x29, x30, [sp], #80
  459e0c:	fdiv	d0, d0, d1
  459e10:	ret
  459e14:	nop
  459e18:	b	41b4f0 <access@plt>
  459e1c:	nop
  459e20:	stp	x29, x30, [sp, #-144]!
  459e24:	mov	x1, x0
  459e28:	mov	w0, #0x0                   	// #0
  459e2c:	mov	x29, sp
  459e30:	add	x2, sp, #0x10
  459e34:	bl	41be30 <__xstat@plt>
  459e38:	cbnz	w0, 459e54 <ASN1_generate_nconf@plt+0x3b4e4>
  459e3c:	ldr	w0, [sp, #32]
  459e40:	ldp	x29, x30, [sp], #144
  459e44:	and	w0, w0, #0xf000
  459e48:	cmp	w0, #0x4, lsl #12
  459e4c:	cset	w0, eq  // eq = none
  459e50:	ret
  459e54:	mov	w0, #0xffffffff            	// #-1
  459e58:	ldp	x29, x30, [sp], #144
  459e5c:	ret
  459e60:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459e64:	ldr	x0, [x0, #4000]
  459e68:	ldr	x0, [x0]
  459e6c:	b	41a010 <fileno@plt>
  459e70:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459e74:	ldr	x0, [x0, #3968]
  459e78:	ldr	x0, [x0]
  459e7c:	b	41a010 <fileno@plt>
  459e80:	stp	x29, x30, [sp, #-32]!
  459e84:	mov	x29, sp
  459e88:	stp	x19, x20, [sp, #16]
  459e8c:	mov	w20, w1
  459e90:	mov	x19, x0
  459e94:	bl	459e60 <ASN1_generate_nconf@plt+0x3b4f0>
  459e98:	sxtw	x2, w20
  459e9c:	mov	x1, x19
  459ea0:	bl	41bdd0 <read@plt>
  459ea4:	ldp	x19, x20, [sp, #16]
  459ea8:	ldp	x29, x30, [sp], #32
  459eac:	ret
  459eb0:	stp	x29, x30, [sp, #-32]!
  459eb4:	mov	x29, sp
  459eb8:	stp	x19, x20, [sp, #16]
  459ebc:	mov	w20, w1
  459ec0:	mov	x19, x0
  459ec4:	bl	459e70 <ASN1_generate_nconf@plt+0x3b500>
  459ec8:	sxtw	x2, w20
  459ecc:	mov	x1, x19
  459ed0:	bl	41c3b0 <write@plt>
  459ed4:	ldp	x19, x20, [sp, #16]
  459ed8:	ldp	x29, x30, [sp], #32
  459edc:	ret
  459ee0:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459ee4:	ands	w0, w0, #0x8000
  459ee8:	mov	w1, #0x10                  	// #16
  459eec:	csel	w1, w0, w1, eq  // eq = none
  459ef0:	ldr	x2, [x2, #4000]
  459ef4:	ldr	x0, [x2]
  459ef8:	b	41cae0 <BIO_new_fp@plt>
  459efc:	nop
  459f00:	sub	sp, sp, #0x440
  459f04:	mov	x2, #0x5                   	// #5
  459f08:	stp	x29, x30, [sp]
  459f0c:	mov	x29, sp
  459f10:	stp	x19, x20, [sp, #16]
  459f14:	mov	x20, x0
  459f18:	stp	x21, x22, [sp, #32]
  459f1c:	mov	w22, w1
  459f20:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459f24:	add	x1, x1, #0xdd8
  459f28:	bl	41b450 <strncmp@plt>
  459f2c:	cbz	w0, 45a09c <ASN1_generate_nconf@plt+0x3b72c>
  459f30:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459f34:	mov	x0, x20
  459f38:	add	x1, x1, #0xde0
  459f3c:	mov	x2, #0x4                   	// #4
  459f40:	bl	41b450 <strncmp@plt>
  459f44:	cbz	w0, 45a05c <ASN1_generate_nconf@plt+0x3b6ec>
  459f48:	str	x23, [sp, #48]
  459f4c:	cbnz	w22, 459fcc <ASN1_generate_nconf@plt+0x3b65c>
  459f50:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459f54:	mov	x0, x20
  459f58:	add	x1, x1, #0xe10
  459f5c:	mov	x2, #0x5                   	// #5
  459f60:	bl	41b450 <strncmp@plt>
  459f64:	cbz	w0, 45a150 <ASN1_generate_nconf@plt+0x3b7e0>
  459f68:	ldrb	w0, [x20]
  459f6c:	cmp	w0, #0x66
  459f70:	b.ne	45a0cc <ASN1_generate_nconf@plt+0x3b75c>  // b.any
  459f74:	ldrb	w0, [x20, #1]
  459f78:	cmp	w0, #0x64
  459f7c:	b.ne	45a0cc <ASN1_generate_nconf@plt+0x3b75c>  // b.any
  459f80:	ldrb	w0, [x20, #2]
  459f84:	cmp	w0, #0x3a
  459f88:	b.ne	45a0cc <ASN1_generate_nconf@plt+0x3b75c>  // b.any
  459f8c:	add	x20, x20, #0x3
  459f90:	mov	w2, #0xa                   	// #10
  459f94:	mov	x0, x20
  459f98:	mov	x1, #0x0                   	// #0
  459f9c:	bl	41d2c0 <strtol@plt>
  459fa0:	tbz	w0, #31, 45a11c <ASN1_generate_nconf@plt+0x3b7ac>
  459fa4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  459fa8:	mov	x2, x20
  459fac:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  459fb0:	mov	x19, #0x0                   	// #0
  459fb4:	ldr	x0, [x0, #4024]
  459fb8:	add	x1, x1, #0xe30
  459fbc:	ldr	x0, [x0]
  459fc0:	bl	419740 <BIO_printf@plt>
  459fc4:	ldr	x23, [sp, #48]
  459fc8:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  459fcc:	adrp	x23, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  459fd0:	add	x1, x23, #0x8e0
  459fd4:	ldr	x19, [x1, #40]
  459fd8:	cbz	x19, 459f50 <ASN1_generate_nconf@plt+0x3b5e0>
  459fdc:	add	x21, sp, #0x40
  459fe0:	mov	x0, x19
  459fe4:	mov	x1, x21
  459fe8:	mov	w2, #0x400                 	// #1024
  459fec:	bl	41b120 <BIO_gets@plt>
  459ff0:	mov	w20, w0
  459ff4:	cmp	w22, #0x1
  459ff8:	b.eq	45a00c <ASN1_generate_nconf@plt+0x3b69c>  // b.none
  459ffc:	add	x23, x23, #0x8e0
  45a000:	ldr	x0, [x23, #40]
  45a004:	bl	41ce30 <BIO_free_all@plt>
  45a008:	str	xzr, [x23, #40]
  45a00c:	cmp	w20, #0x0
  45a010:	b.le	45a1bc <ASN1_generate_nconf@plt+0x3b84c>
  45a014:	mov	x0, x21
  45a018:	mov	w1, #0xa                   	// #10
  45a01c:	bl	41d830 <strchr@plt>
  45a020:	cbz	x0, 45a028 <ASN1_generate_nconf@plt+0x3b6b8>
  45a024:	strb	wzr, [x0]
  45a028:	mov	x0, x21
  45a02c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a030:	mov	w2, #0x1c1                 	// #449
  45a034:	add	x1, x1, #0x6f0
  45a038:	bl	41af90 <CRYPTO_strdup@plt>
  45a03c:	mov	x19, x0
  45a040:	ldr	x23, [sp, #48]
  45a044:	mov	x0, x19
  45a048:	ldp	x29, x30, [sp]
  45a04c:	ldp	x19, x20, [sp, #16]
  45a050:	ldp	x21, x22, [sp, #32]
  45a054:	add	sp, sp, #0x440
  45a058:	ret
  45a05c:	add	x20, x20, #0x4
  45a060:	mov	x0, x20
  45a064:	bl	41d590 <getenv@plt>
  45a068:	mov	x19, x0
  45a06c:	cbz	x0, 45a19c <ASN1_generate_nconf@plt+0x3b82c>
  45a070:	mov	w2, #0x189                 	// #393
  45a074:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a078:	add	x1, x1, #0x6f0
  45a07c:	bl	41af90 <CRYPTO_strdup@plt>
  45a080:	mov	x19, x0
  45a084:	mov	x0, x19
  45a088:	ldp	x29, x30, [sp]
  45a08c:	ldp	x19, x20, [sp, #16]
  45a090:	ldp	x21, x22, [sp, #32]
  45a094:	add	sp, sp, #0x440
  45a098:	ret
  45a09c:	add	x0, x20, #0x5
  45a0a0:	mov	w2, #0x182                 	// #386
  45a0a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a0a8:	add	x1, x1, #0x6f0
  45a0ac:	bl	41af90 <CRYPTO_strdup@plt>
  45a0b0:	mov	x19, x0
  45a0b4:	mov	x0, x19
  45a0b8:	ldp	x29, x30, [sp]
  45a0bc:	ldp	x19, x20, [sp, #16]
  45a0c0:	ldp	x21, x22, [sp, #32]
  45a0c4:	add	sp, sp, #0x440
  45a0c8:	ret
  45a0cc:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45a0d0:	mov	x0, x20
  45a0d4:	add	x1, x1, #0x9f0
  45a0d8:	bl	41d250 <strcmp@plt>
  45a0dc:	cbnz	w0, 45a1e0 <ASN1_generate_nconf@plt+0x3b870>
  45a0e0:	mov	w0, #0x8001                	// #32769
  45a0e4:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  45a0e8:	adrp	x23, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45a0ec:	add	x1, x23, #0x8e0
  45a0f0:	mov	x19, x0
  45a0f4:	str	x0, [x1, #40]
  45a0f8:	cbnz	x0, 459fdc <ASN1_generate_nconf@plt+0x3b66c>
  45a0fc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a100:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a104:	add	x1, x1, #0xe58
  45a108:	ldr	x0, [x0, #4024]
  45a10c:	ldr	x0, [x0]
  45a110:	bl	419740 <BIO_printf@plt>
  45a114:	ldr	x23, [sp, #48]
  45a118:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  45a11c:	adrp	x23, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45a120:	add	x21, x23, #0x8e0
  45a124:	mov	w1, #0x0                   	// #0
  45a128:	bl	41e190 <BIO_new_fd@plt>
  45a12c:	str	x0, [x21, #40]
  45a130:	cbz	x0, 459fa4 <ASN1_generate_nconf@plt+0x3b634>
  45a134:	bl	41d230 <BIO_f_buffer@plt>
  45a138:	bl	41b620 <BIO_new@plt>
  45a13c:	ldr	x1, [x21, #40]
  45a140:	bl	41aae0 <BIO_push@plt>
  45a144:	mov	x19, x0
  45a148:	str	x0, [x21, #40]
  45a14c:	b	459fdc <ASN1_generate_nconf@plt+0x3b66c>
  45a150:	add	x20, x20, #0x5
  45a154:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45a158:	mov	x0, x20
  45a15c:	add	x1, x1, #0x170
  45a160:	bl	41b1c0 <BIO_new_file@plt>
  45a164:	adrp	x23, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45a168:	add	x1, x23, #0x8e0
  45a16c:	mov	x19, x0
  45a170:	str	x0, [x1, #40]
  45a174:	cbnz	x0, 459fdc <ASN1_generate_nconf@plt+0x3b66c>
  45a178:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a17c:	mov	x2, x20
  45a180:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a184:	add	x1, x1, #0xe18
  45a188:	ldr	x0, [x0, #4024]
  45a18c:	ldr	x0, [x0]
  45a190:	bl	419740 <BIO_printf@plt>
  45a194:	ldr	x23, [sp, #48]
  45a198:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  45a19c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a1a0:	mov	x2, x20
  45a1a4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a1a8:	add	x1, x1, #0xde8
  45a1ac:	ldr	x0, [x0, #4024]
  45a1b0:	ldr	x0, [x0]
  45a1b4:	bl	419740 <BIO_printf@plt>
  45a1b8:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  45a1bc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a1c0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a1c4:	mov	x19, #0x0                   	// #0
  45a1c8:	add	x1, x1, #0xe98
  45a1cc:	ldr	x0, [x0, #4024]
  45a1d0:	ldr	x0, [x0]
  45a1d4:	bl	419740 <BIO_printf@plt>
  45a1d8:	ldr	x23, [sp, #48]
  45a1dc:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  45a1e0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a1e4:	mov	x2, x20
  45a1e8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a1ec:	mov	x19, #0x0                   	// #0
  45a1f0:	ldr	x0, [x0, #4024]
  45a1f4:	add	x1, x1, #0xe78
  45a1f8:	ldr	x0, [x0]
  45a1fc:	bl	419740 <BIO_printf@plt>
  45a200:	ldr	x23, [sp, #48]
  45a204:	b	45a044 <ASN1_generate_nconf@plt+0x3b6d4>
  45a208:	stp	x29, x30, [sp, #-64]!
  45a20c:	cmp	x1, #0x0
  45a210:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  45a214:	mov	x29, sp
  45a218:	stp	x19, x20, [sp, #16]
  45a21c:	mov	x19, x1
  45a220:	mov	x20, x0
  45a224:	stp	x21, x22, [sp, #32]
  45a228:	mov	x21, x2
  45a22c:	mov	x22, x3
  45a230:	b.eq	45a288 <ASN1_generate_nconf@plt+0x3b918>  // b.none
  45a234:	str	x23, [sp, #48]
  45a238:	bl	41d250 <strcmp@plt>
  45a23c:	mov	w23, w0
  45a240:	mov	x0, x20
  45a244:	cmp	w23, #0x0
  45a248:	cset	w1, eq  // eq = none
  45a24c:	bl	459f00 <ASN1_generate_nconf@plt+0x3b590>
  45a250:	str	x0, [x21]
  45a254:	cbz	x0, 45a2d0 <ASN1_generate_nconf@plt+0x3b960>
  45a258:	cbnz	w23, 45a2e8 <ASN1_generate_nconf@plt+0x3b978>
  45a25c:	ldr	x23, [sp, #48]
  45a260:	mov	w1, #0x2                   	// #2
  45a264:	mov	x0, x19
  45a268:	bl	459f00 <ASN1_generate_nconf@plt+0x3b590>
  45a26c:	cmp	x0, #0x0
  45a270:	str	x0, [x22]
  45a274:	cset	w0, ne  // ne = any
  45a278:	ldp	x19, x20, [sp, #16]
  45a27c:	ldp	x21, x22, [sp, #32]
  45a280:	ldp	x29, x30, [sp], #64
  45a284:	ret
  45a288:	cbnz	x0, 45a2a0 <ASN1_generate_nconf@plt+0x3b930>
  45a28c:	cbz	x2, 45a294 <ASN1_generate_nconf@plt+0x3b924>
  45a290:	str	xzr, [x2]
  45a294:	cbz	x19, 45a2b4 <ASN1_generate_nconf@plt+0x3b944>
  45a298:	mov	w1, #0x0                   	// #0
  45a29c:	b	45a264 <ASN1_generate_nconf@plt+0x3b8f4>
  45a2a0:	mov	w1, #0x0                   	// #0
  45a2a4:	bl	459f00 <ASN1_generate_nconf@plt+0x3b590>
  45a2a8:	str	x0, [x21]
  45a2ac:	cbz	x0, 45a2d4 <ASN1_generate_nconf@plt+0x3b964>
  45a2b0:	cbnz	x19, 45a298 <ASN1_generate_nconf@plt+0x3b928>
  45a2b4:	mov	w0, #0x1                   	// #1
  45a2b8:	cbz	x22, 45a278 <ASN1_generate_nconf@plt+0x3b908>
  45a2bc:	str	xzr, [x22]
  45a2c0:	ldp	x19, x20, [sp, #16]
  45a2c4:	ldp	x21, x22, [sp, #32]
  45a2c8:	ldp	x29, x30, [sp], #64
  45a2cc:	ret
  45a2d0:	ldr	x23, [sp, #48]
  45a2d4:	mov	w0, #0x0                   	// #0
  45a2d8:	ldp	x19, x20, [sp, #16]
  45a2dc:	ldp	x21, x22, [sp, #32]
  45a2e0:	ldp	x29, x30, [sp], #64
  45a2e4:	ret
  45a2e8:	mov	w1, #0x0                   	// #0
  45a2ec:	ldr	x23, [sp, #48]
  45a2f0:	b	45a264 <ASN1_generate_nconf@plt+0x3b8f4>
  45a2f4:	nop
  45a2f8:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a2fc:	ldr	x1, [x1, #3968]
  45a300:	ldr	x2, [x1]
  45a304:	tbz	w0, #15, 45a380 <ASN1_generate_nconf@plt+0x3ba10>
  45a308:	stp	x29, x30, [sp, #-48]!
  45a30c:	mov	w1, #0x10                  	// #16
  45a310:	mov	x0, x2
  45a314:	mov	x29, sp
  45a318:	stp	x19, x20, [sp, #16]
  45a31c:	bl	41cae0 <BIO_new_fp@plt>
  45a320:	mov	x19, x0
  45a324:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a328:	add	x0, x0, #0xec0
  45a32c:	bl	41d590 <getenv@plt>
  45a330:	mov	x20, x0
  45a334:	cbz	x0, 45a370 <ASN1_generate_nconf@plt+0x3ba00>
  45a338:	str	x21, [sp, #32]
  45a33c:	adrp	x21, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45a340:	add	x21, x21, #0x8e0
  45a344:	ldr	x0, [x21, #48]
  45a348:	cbz	x0, 45a38c <ASN1_generate_nconf@plt+0x3ba1c>
  45a34c:	bl	41b620 <BIO_new@plt>
  45a350:	mov	x1, x19
  45a354:	bl	41aae0 <BIO_push@plt>
  45a358:	mov	x3, x20
  45a35c:	mov	x19, x0
  45a360:	mov	x2, #0x0                   	// #0
  45a364:	mov	w1, #0x8000                	// #32768
  45a368:	bl	41de90 <BIO_ctrl@plt>
  45a36c:	ldr	x21, [sp, #32]
  45a370:	mov	x0, x19
  45a374:	ldp	x19, x20, [sp, #16]
  45a378:	ldp	x29, x30, [sp], #48
  45a37c:	ret
  45a380:	mov	x0, x2
  45a384:	mov	w1, #0x0                   	// #0
  45a388:	b	41cae0 <BIO_new_fp@plt>
  45a38c:	bl	45be30 <ASN1_generate_nconf@plt+0x3d4c0>
  45a390:	str	x0, [x21, #48]
  45a394:	b	45a34c <ASN1_generate_nconf@plt+0x3b9dc>
  45a398:	stp	x29, x30, [sp, #-64]!
  45a39c:	mov	x29, sp
  45a3a0:	stp	x19, x20, [sp, #16]
  45a3a4:	mov	x19, x0
  45a3a8:	mov	w0, w2
  45a3ac:	stp	x21, x22, [sp, #32]
  45a3b0:	mov	w21, w3
  45a3b4:	and	w22, w1, #0xff
  45a3b8:	cbz	x19, 45a42c <ASN1_generate_nconf@plt+0x3babc>
  45a3bc:	ldrb	w1, [x19]
  45a3c0:	cmp	w1, #0x2d
  45a3c4:	b.eq	45a424 <ASN1_generate_nconf@plt+0x3bab4>  // b.none
  45a3c8:	cmp	w22, #0x61
  45a3cc:	mov	w1, #0x72                  	// #114
  45a3d0:	ccmp	w22, w1, #0x4, ne  // ne = any
  45a3d4:	mov	w1, #0x77                  	// #119
  45a3d8:	ccmp	w22, w1, #0x4, ne  // ne = any
  45a3dc:	b.ne	45a5a8 <ASN1_generate_nconf@plt+0x3bc38>  // b.any
  45a3e0:	cmp	w22, #0x72
  45a3e4:	b.eq	45a50c <ASN1_generate_nconf@plt+0x3bb9c>  // b.none
  45a3e8:	cmp	w22, #0x77
  45a3ec:	b.eq	45a4f0 <ASN1_generate_nconf@plt+0x3bb80>  // b.none
  45a3f0:	cmp	w22, #0x61
  45a3f4:	mov	x1, #0x0                   	// #0
  45a3f8:	b.eq	45a4d4 <ASN1_generate_nconf@plt+0x3bb64>  // b.none
  45a3fc:	mov	x0, x19
  45a400:	bl	41b1c0 <BIO_new_file@plt>
  45a404:	mov	x20, x0
  45a408:	cbnz	w21, 45a4b0 <ASN1_generate_nconf@plt+0x3bb40>
  45a40c:	cbz	x0, 45a528 <ASN1_generate_nconf@plt+0x3bbb8>
  45a410:	mov	x0, x20
  45a414:	ldp	x19, x20, [sp, #16]
  45a418:	ldp	x21, x22, [sp, #32]
  45a41c:	ldp	x29, x30, [sp], #64
  45a420:	ret
  45a424:	ldrb	w1, [x19, #1]
  45a428:	cbnz	w1, 45a3c8 <ASN1_generate_nconf@plt+0x3ba58>
  45a42c:	cmp	w22, #0x72
  45a430:	b.eq	45a4c8 <ASN1_generate_nconf@plt+0x3bb58>  // b.none
  45a434:	bl	45a2f8 <ASN1_generate_nconf@plt+0x3b988>
  45a438:	mov	x20, x0
  45a43c:	cbnz	w21, 45a4b0 <ASN1_generate_nconf@plt+0x3bb40>
  45a440:	cbnz	x20, 45a410 <ASN1_generate_nconf@plt+0x3baa0>
  45a444:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a448:	cmp	w22, #0x72
  45a44c:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a450:	add	x2, x2, #0xed8
  45a454:	ldr	x0, [x20, #4024]
  45a458:	adrp	x19, 466000 <ASN1_generate_nconf@plt+0x47690>
  45a45c:	add	x19, x19, #0x9f0
  45a460:	csel	x19, x19, x2, eq  // eq = none
  45a464:	ldr	x21, [x0]
  45a468:	bl	41bcb0 <__errno_location@plt>
  45a46c:	ldr	w0, [x0]
  45a470:	bl	41df50 <strerror@plt>
  45a474:	mov	x3, x0
  45a478:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a47c:	mov	x2, x19
  45a480:	mov	x0, x21
  45a484:	add	x1, x1, #0xf28
  45a488:	bl	419740 <BIO_printf@plt>
  45a48c:	ldr	x0, [x20, #4024]
  45a490:	mov	x20, #0x0                   	// #0
  45a494:	ldr	x0, [x0]
  45a498:	bl	41e7f0 <ERR_print_errors@plt>
  45a49c:	mov	x0, x20
  45a4a0:	ldp	x19, x20, [sp, #16]
  45a4a4:	ldp	x21, x22, [sp, #32]
  45a4a8:	ldp	x29, x30, [sp], #64
  45a4ac:	ret
  45a4b0:	bl	41a2a0 <ERR_clear_error@plt>
  45a4b4:	mov	x0, x20
  45a4b8:	ldp	x19, x20, [sp, #16]
  45a4bc:	ldp	x21, x22, [sp, #32]
  45a4c0:	ldp	x29, x30, [sp], #64
  45a4c4:	ret
  45a4c8:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  45a4cc:	mov	x20, x0
  45a4d0:	b	45a43c <ASN1_generate_nconf@plt+0x3bacc>
  45a4d4:	tst	x0, #0x8000
  45a4d8:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45a4dc:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a4e0:	add	x1, x1, #0x578
  45a4e4:	add	x0, x0, #0xee0
  45a4e8:	csel	x1, x1, x0, ne  // ne = any
  45a4ec:	b	45a3fc <ASN1_generate_nconf@plt+0x3ba8c>
  45a4f0:	tst	x0, #0x8000
  45a4f4:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  45a4f8:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a4fc:	add	x1, x1, #0x8a8
  45a500:	add	x0, x0, #0xee8
  45a504:	csel	x1, x1, x0, ne  // ne = any
  45a508:	b	45a3fc <ASN1_generate_nconf@plt+0x3ba8c>
  45a50c:	tst	x0, #0x8000
  45a510:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45a514:	adrp	x0, 463000 <ASN1_generate_nconf@plt+0x44690>
  45a518:	add	x1, x1, #0x170
  45a51c:	add	x0, x0, #0xd28
  45a520:	csel	x1, x1, x0, ne  // ne = any
  45a524:	b	45a3fc <ASN1_generate_nconf@plt+0x3ba8c>
  45a528:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a52c:	str	x23, [sp, #48]
  45a530:	cmp	w22, #0x72
  45a534:	ldr	x0, [x20, #4024]
  45a538:	ldr	x23, [x0]
  45a53c:	b.eq	45a59c <ASN1_generate_nconf@plt+0x3bc2c>  // b.none
  45a540:	cmp	w22, #0x77
  45a544:	b.eq	45a590 <ASN1_generate_nconf@plt+0x3bc20>  // b.none
  45a548:	cmp	w22, #0x61
  45a54c:	adrp	x3, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a550:	adrp	x21, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a554:	add	x3, x3, #0xf18
  45a558:	add	x21, x21, #0xef0
  45a55c:	csel	x21, x21, x3, ne  // ne = any
  45a560:	bl	41bcb0 <__errno_location@plt>
  45a564:	ldr	w0, [x0]
  45a568:	bl	41df50 <strerror@plt>
  45a56c:	mov	x4, x0
  45a570:	mov	x3, x21
  45a574:	mov	x0, x23
  45a578:	mov	x2, x19
  45a57c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a580:	add	x1, x1, #0xf80
  45a584:	bl	419740 <BIO_printf@plt>
  45a588:	ldr	x23, [sp, #48]
  45a58c:	b	45a48c <ASN1_generate_nconf@plt+0x3bb1c>
  45a590:	adrp	x21, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a594:	add	x21, x21, #0xf08
  45a598:	b	45a560 <ASN1_generate_nconf@plt+0x3bbf0>
  45a59c:	adrp	x21, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a5a0:	add	x21, x21, #0xf10
  45a5a4:	b	45a560 <ASN1_generate_nconf@plt+0x3bbf0>
  45a5a8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a5ac:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a5b0:	add	x1, x1, #0x6f0
  45a5b4:	add	x0, x0, #0xf40
  45a5b8:	mov	w2, #0x9e7                 	// #2535
  45a5bc:	str	x23, [sp, #48]
  45a5c0:	bl	41aba0 <OPENSSL_die@plt>
  45a5c4:	nop
  45a5c8:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a5cc:	ands	w0, w0, #0x8000
  45a5d0:	mov	w1, #0x10                  	// #16
  45a5d4:	csel	w1, w0, w1, eq  // eq = none
  45a5d8:	ldr	x2, [x2, #3984]
  45a5dc:	ldr	x0, [x2]
  45a5e0:	b	41cae0 <BIO_new_fp@plt>
  45a5e4:	nop
  45a5e8:	stp	x29, x30, [sp, #-32]!
  45a5ec:	mov	x29, sp
  45a5f0:	str	x19, [sp, #16]
  45a5f4:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45a5f8:	add	x19, x19, #0x8e0
  45a5fc:	ldr	x0, [x19, #48]
  45a600:	bl	41c520 <BIO_meth_free@plt>
  45a604:	str	xzr, [x19, #48]
  45a608:	ldr	x19, [sp, #16]
  45a60c:	ldp	x29, x30, [sp], #32
  45a610:	ret
  45a614:	nop
  45a618:	mov	x1, #0x0                   	// #0
  45a61c:	b	41d310 <setbuf@plt>
  45a620:	mov	w3, #0x0                   	// #0
  45a624:	b	45a398 <ASN1_generate_nconf@plt+0x3ba28>
  45a628:	stp	x29, x30, [sp, #-32]!
  45a62c:	mov	w2, #0x8001                	// #32769
  45a630:	mov	w1, #0x72                  	// #114
  45a634:	mov	x29, sp
  45a638:	stp	x19, x20, [sp, #16]
  45a63c:	mov	x20, x0
  45a640:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45a644:	cbz	x0, 45a674 <ASN1_generate_nconf@plt+0x3bd04>
  45a648:	mov	x1, x20
  45a64c:	mov	x19, x0
  45a650:	bl	457a78 <ASN1_generate_nconf@plt+0x39108>
  45a654:	mov	x1, x0
  45a658:	mov	x0, x19
  45a65c:	mov	x19, x1
  45a660:	bl	41df00 <BIO_free@plt>
  45a664:	mov	x0, x19
  45a668:	ldp	x19, x20, [sp, #16]
  45a66c:	ldp	x29, x30, [sp], #32
  45a670:	ret
  45a674:	mov	x19, #0x0                   	// #0
  45a678:	mov	x0, x19
  45a67c:	ldp	x19, x20, [sp, #16]
  45a680:	ldp	x29, x30, [sp], #32
  45a684:	ret
  45a688:	stp	x29, x30, [sp, #-64]!
  45a68c:	cmp	w1, #0xd
  45a690:	mov	x29, sp
  45a694:	str	xzr, [sp, #56]
  45a698:	b.eq	45a7bc <ASN1_generate_nconf@plt+0x3be4c>  // b.none
  45a69c:	stp	x19, x20, [sp, #16]
  45a6a0:	mov	w19, w1
  45a6a4:	str	x21, [sp, #32]
  45a6a8:	mov	x21, x2
  45a6ac:	cbz	x0, 45a768 <ASN1_generate_nconf@plt+0x3bdf8>
  45a6b0:	mov	w2, w19
  45a6b4:	mov	w1, #0x72                  	// #114
  45a6b8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45a6bc:	mov	x20, x0
  45a6c0:	cbz	x20, 45a73c <ASN1_generate_nconf@plt+0x3bdcc>
  45a6c4:	cmp	w19, #0x4
  45a6c8:	b.eq	45a7a8 <ASN1_generate_nconf@plt+0x3be38>  // b.none
  45a6cc:	mov	w0, #0x8005                	// #32773
  45a6d0:	cmp	w19, w0
  45a6d4:	b.eq	45a788 <ASN1_generate_nconf@plt+0x3be18>  // b.none
  45a6d8:	cmp	w19, #0x6
  45a6dc:	b.ne	45a720 <ASN1_generate_nconf@plt+0x3bdb0>  // b.any
  45a6e0:	mov	x1, x21
  45a6e4:	add	x5, sp, #0x38
  45a6e8:	mov	x0, x20
  45a6ec:	mov	x4, #0x0                   	// #0
  45a6f0:	mov	x3, #0x0                   	// #0
  45a6f4:	mov	x2, #0x0                   	// #0
  45a6f8:	bl	4577a0 <ASN1_generate_nconf@plt+0x38e30>
  45a6fc:	ldr	x0, [sp, #56]
  45a700:	cbz	x0, 45a744 <ASN1_generate_nconf@plt+0x3bdd4>
  45a704:	mov	x0, x20
  45a708:	bl	41df00 <BIO_free@plt>
  45a70c:	ldp	x19, x20, [sp, #16]
  45a710:	ldr	x21, [sp, #32]
  45a714:	ldr	x0, [sp, #56]
  45a718:	ldp	x29, x30, [sp], #64
  45a71c:	ret
  45a720:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a724:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a728:	mov	x2, x21
  45a72c:	add	x1, x1, #0xfa0
  45a730:	ldr	x0, [x0, #4024]
  45a734:	ldr	x0, [x0]
  45a738:	bl	419740 <BIO_printf@plt>
  45a73c:	ldr	x0, [sp, #56]
  45a740:	cbnz	x0, 45a704 <ASN1_generate_nconf@plt+0x3bd94>
  45a744:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a748:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a74c:	add	x1, x1, #0xfc8
  45a750:	ldr	x19, [x19, #4024]
  45a754:	ldr	x0, [x19]
  45a758:	bl	419740 <BIO_printf@plt>
  45a75c:	ldr	x0, [x19]
  45a760:	bl	41e7f0 <ERR_print_errors@plt>
  45a764:	b	45a704 <ASN1_generate_nconf@plt+0x3bd94>
  45a768:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a76c:	ldr	x0, [x0, #4000]
  45a770:	ldr	x0, [x0]
  45a774:	bl	45a618 <ASN1_generate_nconf@plt+0x3bca8>
  45a778:	mov	w0, w19
  45a77c:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  45a780:	mov	x20, x0
  45a784:	b	45a6c0 <ASN1_generate_nconf@plt+0x3bd50>
  45a788:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a78c:	mov	x0, x20
  45a790:	mov	x3, #0x0                   	// #0
  45a794:	mov	x1, #0x0                   	// #0
  45a798:	ldr	x2, [x2, #4040]
  45a79c:	bl	41c9b0 <PEM_read_bio_X509_AUX@plt>
  45a7a0:	str	x0, [sp, #56]
  45a7a4:	b	45a700 <ASN1_generate_nconf@plt+0x3bd90>
  45a7a8:	mov	x0, x20
  45a7ac:	mov	x1, #0x0                   	// #0
  45a7b0:	bl	41cc30 <d2i_X509_bio@plt>
  45a7b4:	str	x0, [sp, #56]
  45a7b8:	b	45a700 <ASN1_generate_nconf@plt+0x3bd90>
  45a7bc:	add	x1, sp, #0x38
  45a7c0:	mov	x2, #0x0                   	// #0
  45a7c4:	bl	457308 <ASN1_generate_nconf@plt+0x38998>
  45a7c8:	ldr	x0, [sp, #56]
  45a7cc:	ldp	x29, x30, [sp], #64
  45a7d0:	ret
  45a7d4:	nop
  45a7d8:	stp	x29, x30, [sp, #-48]!
  45a7dc:	cmp	w1, #0xd
  45a7e0:	mov	x29, sp
  45a7e4:	str	xzr, [sp, #40]
  45a7e8:	b.eq	45a868 <ASN1_generate_nconf@plt+0x3bef8>  // b.none
  45a7ec:	mov	w2, w1
  45a7f0:	stp	x19, x20, [sp, #16]
  45a7f4:	mov	w19, w1
  45a7f8:	mov	w1, #0x72                  	// #114
  45a7fc:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45a800:	mov	x20, x0
  45a804:	cbz	x0, 45a834 <ASN1_generate_nconf@plt+0x3bec4>
  45a808:	cmp	w19, #0x4
  45a80c:	b.eq	45a880 <ASN1_generate_nconf@plt+0x3bf10>  // b.none
  45a810:	mov	w1, #0x8005                	// #32773
  45a814:	cmp	w19, w1
  45a818:	b.ne	45a84c <ASN1_generate_nconf@plt+0x3bedc>  // b.any
  45a81c:	mov	x3, #0x0                   	// #0
  45a820:	mov	x2, #0x0                   	// #0
  45a824:	mov	x1, #0x0                   	// #0
  45a828:	bl	41aa70 <PEM_read_bio_X509_CRL@plt>
  45a82c:	str	x0, [sp, #40]
  45a830:	cbz	x0, 45a890 <ASN1_generate_nconf@plt+0x3bf20>
  45a834:	mov	x0, x20
  45a838:	bl	41df00 <BIO_free@plt>
  45a83c:	ldp	x19, x20, [sp, #16]
  45a840:	ldr	x0, [sp, #40]
  45a844:	ldp	x29, x30, [sp], #48
  45a848:	ret
  45a84c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a850:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45a854:	add	x1, x1, #0xfe8
  45a858:	ldr	x0, [x0, #4024]
  45a85c:	ldr	x0, [x0]
  45a860:	bl	419740 <BIO_printf@plt>
  45a864:	b	45a834 <ASN1_generate_nconf@plt+0x3bec4>
  45a868:	add	x2, sp, #0x28
  45a86c:	mov	x1, #0x0                   	// #0
  45a870:	bl	457308 <ASN1_generate_nconf@plt+0x38998>
  45a874:	ldr	x0, [sp, #40]
  45a878:	ldp	x29, x30, [sp], #48
  45a87c:	ret
  45a880:	mov	x1, #0x0                   	// #0
  45a884:	bl	41e130 <d2i_X509_CRL_bio@plt>
  45a888:	str	x0, [sp, #40]
  45a88c:	cbnz	x0, 45a834 <ASN1_generate_nconf@plt+0x3bec4>
  45a890:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a894:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45a898:	add	x1, x1, #0x578
  45a89c:	ldr	x19, [x19, #4024]
  45a8a0:	ldr	x0, [x19]
  45a8a4:	bl	419740 <BIO_printf@plt>
  45a8a8:	ldr	x0, [x19]
  45a8ac:	bl	41e7f0 <ERR_print_errors@plt>
  45a8b0:	b	45a834 <ASN1_generate_nconf@plt+0x3bec4>
  45a8b4:	nop
  45a8b8:	stp	x29, x30, [sp, #-96]!
  45a8bc:	mov	x29, sp
  45a8c0:	stp	x23, x24, [sp, #48]
  45a8c4:	mov	x23, x0
  45a8c8:	mov	x0, x23
  45a8cc:	add	x24, sp, #0x5c
  45a8d0:	stp	x19, x20, [sp, #16]
  45a8d4:	mov	w20, #0x0                   	// #0
  45a8d8:	stp	x21, x22, [sp, #32]
  45a8dc:	str	x25, [sp, #64]
  45a8e0:	adrp	x25, 481000 <ASN1_generate_nconf@plt+0x62690>
  45a8e4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a8e8:	add	x25, x25, #0x18
  45a8ec:	cmp	w20, w0
  45a8f0:	b.ge	45a9b4 <ASN1_generate_nconf@plt+0x3c044>  // b.tcont
  45a8f4:	nop
  45a8f8:	mov	w1, w20
  45a8fc:	mov	x0, x23
  45a900:	bl	419630 <OPENSSL_sk_value@plt>
  45a904:	ldr	x1, [x0]
  45a908:	cbz	x1, 45a9a0 <ASN1_generate_nconf@plt+0x3c030>
  45a90c:	ldr	w19, [x1]
  45a910:	cbnz	w19, 45a9a0 <ASN1_generate_nconf@plt+0x3c030>
  45a914:	ldr	x22, [x1, #8]
  45a918:	mov	x0, x22
  45a91c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a920:	mov	w2, w0
  45a924:	mov	w1, w19
  45a928:	mov	x0, x22
  45a92c:	cmp	w19, w2
  45a930:	b.ge	45a9a0 <ASN1_generate_nconf@plt+0x3c030>  // b.tcont
  45a934:	bl	419630 <OPENSSL_sk_value@plt>
  45a938:	add	w19, w19, #0x1
  45a93c:	mov	x1, x24
  45a940:	bl	41c4c0 <GENERAL_NAME_get0_value@plt>
  45a944:	ldr	w1, [sp, #92]
  45a948:	mov	x21, x0
  45a94c:	cmp	w1, #0x6
  45a950:	b.ne	45a918 <ASN1_generate_nconf@plt+0x3bfa8>  // b.any
  45a954:	bl	41e8b0 <ASN1_STRING_length@plt>
  45a958:	cmp	w0, #0x6
  45a95c:	b.le	45a918 <ASN1_generate_nconf@plt+0x3bfa8>
  45a960:	mov	x0, x21
  45a964:	bl	41afb0 <ASN1_STRING_get0_data@plt>
  45a968:	mov	x1, x25
  45a96c:	mov	x21, x0
  45a970:	mov	x2, #0x7                   	// #7
  45a974:	bl	41b450 <strncmp@plt>
  45a978:	cbnz	w0, 45a918 <ASN1_generate_nconf@plt+0x3bfa8>
  45a97c:	mov	x0, x21
  45a980:	mov	w1, #0xd                   	// #13
  45a984:	bl	45a7d8 <ASN1_generate_nconf@plt+0x3be68>
  45a988:	ldp	x19, x20, [sp, #16]
  45a98c:	ldp	x21, x22, [sp, #32]
  45a990:	ldp	x23, x24, [sp, #48]
  45a994:	ldr	x25, [sp, #64]
  45a998:	ldp	x29, x30, [sp], #96
  45a99c:	ret
  45a9a0:	add	w20, w20, #0x1
  45a9a4:	mov	x0, x23
  45a9a8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45a9ac:	cmp	w20, w0
  45a9b0:	b.lt	45a8f8 <ASN1_generate_nconf@plt+0x3bf88>  // b.tstop
  45a9b4:	mov	x0, #0x0                   	// #0
  45a9b8:	ldp	x19, x20, [sp, #16]
  45a9bc:	ldp	x21, x22, [sp, #32]
  45a9c0:	ldp	x23, x24, [sp, #48]
  45a9c4:	ldr	x25, [sp, #64]
  45a9c8:	ldp	x29, x30, [sp], #96
  45a9cc:	ret
  45a9d0:	stp	x29, x30, [sp, #-64]!
  45a9d4:	mov	x29, sp
  45a9d8:	stp	x19, x20, [sp, #16]
  45a9dc:	mov	x20, x0
  45a9e0:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45a9e4:	mov	x19, x0
  45a9e8:	cbz	x0, 45aa88 <ASN1_generate_nconf@plt+0x3c118>
  45a9ec:	mov	x0, x20
  45a9f0:	stp	x21, x22, [sp, #32]
  45a9f4:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45a9f8:	str	x23, [sp, #48]
  45a9fc:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  45aa00:	mov	w1, #0x67                  	// #103
  45aa04:	mov	x3, #0x0                   	// #0
  45aa08:	mov	x2, #0x0                   	// #0
  45aa0c:	mov	x23, x0
  45aa10:	bl	41ddf0 <X509_get_ext_d2i@plt>
  45aa14:	mov	x22, x0
  45aa18:	bl	45a8b8 <ASN1_generate_nconf@plt+0x3bf48>
  45aa1c:	mov	x21, x0
  45aa20:	ldr	x20, [x20, #4008]
  45aa24:	mov	x0, x22
  45aa28:	mov	x1, x20
  45aa2c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45aa30:	cbz	x21, 45aab0 <ASN1_generate_nconf@plt+0x3c140>
  45aa34:	mov	x1, x21
  45aa38:	mov	x0, x19
  45aa3c:	bl	41cf70 <OPENSSL_sk_push@plt>
  45aa40:	mov	x2, #0x0                   	// #0
  45aa44:	mov	w1, #0x359                 	// #857
  45aa48:	mov	x3, #0x0                   	// #0
  45aa4c:	mov	x0, x23
  45aa50:	bl	41ddf0 <X509_get_ext_d2i@plt>
  45aa54:	mov	x21, x0
  45aa58:	bl	45a8b8 <ASN1_generate_nconf@plt+0x3bf48>
  45aa5c:	mov	x2, x0
  45aa60:	mov	x1, x20
  45aa64:	mov	x0, x21
  45aa68:	mov	x20, x2
  45aa6c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45aa70:	cbz	x20, 45aa98 <ASN1_generate_nconf@plt+0x3c128>
  45aa74:	mov	x1, x20
  45aa78:	mov	x0, x19
  45aa7c:	bl	41cf70 <OPENSSL_sk_push@plt>
  45aa80:	ldp	x21, x22, [sp, #32]
  45aa84:	ldr	x23, [sp, #48]
  45aa88:	mov	x0, x19
  45aa8c:	ldp	x19, x20, [sp, #16]
  45aa90:	ldp	x29, x30, [sp], #64
  45aa94:	ret
  45aa98:	mov	x0, x19
  45aa9c:	ldp	x19, x20, [sp, #16]
  45aaa0:	ldp	x21, x22, [sp, #32]
  45aaa4:	ldr	x23, [sp, #48]
  45aaa8:	ldp	x29, x30, [sp], #64
  45aaac:	ret
  45aab0:	mov	x0, x19
  45aab4:	mov	x19, #0x0                   	// #0
  45aab8:	bl	41ddd0 <OPENSSL_sk_free@plt>
  45aabc:	ldp	x21, x22, [sp, #32]
  45aac0:	ldr	x23, [sp, #48]
  45aac4:	b	45aa88 <ASN1_generate_nconf@plt+0x3c118>
  45aac8:	stp	x29, x30, [sp, #-80]!
  45aacc:	mov	x29, sp
  45aad0:	stp	x19, x20, [sp, #16]
  45aad4:	mov	x19, x0
  45aad8:	mov	w20, w1
  45aadc:	stp	x21, x22, [sp, #32]
  45aae0:	mov	x22, x5
  45aae4:	stp	xzr, x3, [sp, #56]
  45aae8:	str	x0, [sp, #72]
  45aaec:	cbz	x0, 45ab98 <ASN1_generate_nconf@plt+0x3c228>
  45aaf0:	cmp	w1, #0x8
  45aaf4:	b.eq	45abe8 <ASN1_generate_nconf@plt+0x3c278>  // b.none
  45aaf8:	mov	w2, w20
  45aafc:	mov	w1, #0x72                  	// #114
  45ab00:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45ab04:	mov	x19, x0
  45ab08:	cbz	x19, 45abc4 <ASN1_generate_nconf@plt+0x3c254>
  45ab0c:	cmp	w20, #0x4
  45ab10:	b.eq	45ac48 <ASN1_generate_nconf@plt+0x3c2d8>  // b.none
  45ab14:	mov	w0, #0x8005                	// #32773
  45ab18:	cmp	w20, w0
  45ab1c:	b.eq	45ac5c <ASN1_generate_nconf@plt+0x3c2ec>  // b.none
  45ab20:	cmp	w20, #0x6
  45ab24:	b.eq	45ac7c <ASN1_generate_nconf@plt+0x3c30c>  // b.none
  45ab28:	cmp	w20, #0xb
  45ab2c:	b.eq	45aca0 <ASN1_generate_nconf@plt+0x3c330>  // b.none
  45ab30:	cmp	w20, #0xc
  45ab34:	b.ne	45ac2c <ASN1_generate_nconf@plt+0x3c2bc>  // b.any
  45ab38:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ab3c:	add	x2, sp, #0x40
  45ab40:	mov	x0, x19
  45ab44:	ldr	x1, [x1, #4040]
  45ab48:	bl	41b8d0 <b2i_PVK_bio@plt>
  45ab4c:	str	x0, [sp, #56]
  45ab50:	mov	x0, x19
  45ab54:	bl	41df00 <BIO_free@plt>
  45ab58:	ldr	x0, [sp, #56]
  45ab5c:	cbnz	x0, 45abd8 <ASN1_generate_nconf@plt+0x3c268>
  45ab60:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ab64:	mov	x2, x22
  45ab68:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ab6c:	add	x1, x1, #0xa0
  45ab70:	ldr	x19, [x19, #4024]
  45ab74:	ldr	x0, [x19]
  45ab78:	bl	419740 <BIO_printf@plt>
  45ab7c:	ldr	x0, [x19]
  45ab80:	bl	41e7f0 <ERR_print_errors@plt>
  45ab84:	ldp	x19, x20, [sp, #16]
  45ab88:	ldp	x21, x22, [sp, #32]
  45ab8c:	ldr	x0, [sp, #56]
  45ab90:	ldp	x29, x30, [sp], #80
  45ab94:	ret
  45ab98:	cmp	w2, #0x0
  45ab9c:	ccmp	w1, #0x8, #0x4, ne  // ne = any
  45aba0:	b.eq	45acb0 <ASN1_generate_nconf@plt+0x3c340>  // b.none
  45aba4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45aba8:	ldr	x0, [x0, #4000]
  45abac:	ldr	x0, [x0]
  45abb0:	bl	45a618 <ASN1_generate_nconf@plt+0x3bca8>
  45abb4:	mov	w0, w20
  45abb8:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  45abbc:	mov	x19, x0
  45abc0:	cbnz	x19, 45ab0c <ASN1_generate_nconf@plt+0x3c19c>
  45abc4:	mov	x19, #0x0                   	// #0
  45abc8:	mov	x0, x19
  45abcc:	bl	41df00 <BIO_free@plt>
  45abd0:	ldr	x0, [sp, #56]
  45abd4:	cbz	x0, 45ab60 <ASN1_generate_nconf@plt+0x3c1f0>
  45abd8:	ldp	x19, x20, [sp, #16]
  45abdc:	ldp	x21, x22, [sp, #32]
  45abe0:	ldp	x29, x30, [sp], #80
  45abe4:	ret
  45abe8:	mov	x21, x4
  45abec:	cbz	x4, 45accc <ASN1_generate_nconf@plt+0x3c35c>
  45abf0:	mov	x0, x4
  45abf4:	bl	41d0c0 <ENGINE_init@plt>
  45abf8:	cbnz	w0, 45acec <ASN1_generate_nconf@plt+0x3c37c>
  45abfc:	ldr	x19, [sp, #56]
  45ac00:	cbnz	x19, 45abc4 <ASN1_generate_nconf@plt+0x3c254>
  45ac04:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ac08:	mov	x2, x22
  45ac0c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ac10:	add	x1, x1, #0x50
  45ac14:	ldr	x20, [x20, #4024]
  45ac18:	ldr	x0, [x20]
  45ac1c:	bl	419740 <BIO_printf@plt>
  45ac20:	ldr	x0, [x20]
  45ac24:	bl	41e7f0 <ERR_print_errors@plt>
  45ac28:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45ac2c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ac30:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ac34:	add	x1, x1, #0x70
  45ac38:	ldr	x0, [x0, #4024]
  45ac3c:	ldr	x0, [x0]
  45ac40:	bl	419740 <BIO_printf@plt>
  45ac44:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45ac48:	mov	x0, x19
  45ac4c:	mov	x1, #0x0                   	// #0
  45ac50:	bl	41da70 <d2i_PrivateKey_bio@plt>
  45ac54:	str	x0, [sp, #56]
  45ac58:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45ac5c:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ac60:	add	x3, sp, #0x40
  45ac64:	mov	x0, x19
  45ac68:	mov	x1, #0x0                   	// #0
  45ac6c:	ldr	x2, [x2, #4040]
  45ac70:	bl	41bb10 <PEM_read_bio_PrivateKey@plt>
  45ac74:	str	x0, [sp, #56]
  45ac78:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45ac7c:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ac80:	add	x4, sp, #0x38
  45ac84:	add	x3, sp, #0x40
  45ac88:	mov	x1, x22
  45ac8c:	ldr	x2, [x2, #4040]
  45ac90:	mov	x0, x19
  45ac94:	mov	x5, #0x0                   	// #0
  45ac98:	bl	4577a0 <ASN1_generate_nconf@plt+0x38e30>
  45ac9c:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45aca0:	mov	x0, x19
  45aca4:	bl	41cb40 <b2i_PrivateKey_bio@plt>
  45aca8:	str	x0, [sp, #56]
  45acac:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45acb0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45acb4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45acb8:	add	x1, x1, #0x20
  45acbc:	ldr	x0, [x0, #4024]
  45acc0:	ldr	x0, [x0]
  45acc4:	bl	419740 <BIO_printf@plt>
  45acc8:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45accc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45acd0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45acd4:	mov	x19, #0x0                   	// #0
  45acd8:	add	x1, x1, #0x38
  45acdc:	ldr	x0, [x0, #4024]
  45ace0:	ldr	x0, [x0]
  45ace4:	bl	419740 <BIO_printf@plt>
  45ace8:	b	45abc8 <ASN1_generate_nconf@plt+0x3c258>
  45acec:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45acf0:	mov	x1, x19
  45acf4:	add	x3, sp, #0x40
  45acf8:	mov	x0, x21
  45acfc:	ldr	x2, [x2, #2296]
  45ad00:	bl	41b0f0 <ENGINE_load_private_key@plt>
  45ad04:	mov	x1, x0
  45ad08:	mov	x0, x21
  45ad0c:	str	x1, [sp, #56]
  45ad10:	bl	41c8c0 <ENGINE_finish@plt>
  45ad14:	b	45abfc <ASN1_generate_nconf@plt+0x3c28c>
  45ad18:	stp	x29, x30, [sp, #-64]!
  45ad1c:	mov	x29, sp
  45ad20:	stp	x19, x20, [sp, #16]
  45ad24:	mov	w19, w1
  45ad28:	stp	x21, x22, [sp, #32]
  45ad2c:	mov	x21, x5
  45ad30:	stp	x3, x0, [sp, #48]
  45ad34:	cbz	x0, 45ae00 <ASN1_generate_nconf@plt+0x3c490>
  45ad38:	cmp	w1, #0x8
  45ad3c:	b.eq	45adc0 <ASN1_generate_nconf@plt+0x3c450>  // b.none
  45ad40:	mov	w2, w19
  45ad44:	mov	w1, #0x72                  	// #114
  45ad48:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45ad4c:	mov	x20, x0
  45ad50:	cbz	x20, 45af04 <ASN1_generate_nconf@plt+0x3c594>
  45ad54:	cmp	w19, #0x4
  45ad58:	b.eq	45ae6c <ASN1_generate_nconf@plt+0x3c4fc>  // b.none
  45ad5c:	cmp	w19, #0xa
  45ad60:	b.eq	45ae80 <ASN1_generate_nconf@plt+0x3c510>  // b.none
  45ad64:	mov	w0, #0x8009                	// #32777
  45ad68:	cmp	w19, w0
  45ad6c:	b.eq	45aeb4 <ASN1_generate_nconf@plt+0x3c544>  // b.none
  45ad70:	mov	w0, #0x8005                	// #32773
  45ad74:	cmp	w19, w0
  45ad78:	b.eq	45aee4 <ASN1_generate_nconf@plt+0x3c574>  // b.none
  45ad7c:	mov	x0, x20
  45ad80:	cmp	w19, #0xb
  45ad84:	b.eq	45ae2c <ASN1_generate_nconf@plt+0x3c4bc>  // b.none
  45ad88:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ad8c:	bl	41df00 <BIO_free@plt>
  45ad90:	ldr	x0, [x19, #4024]
  45ad94:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ad98:	mov	x2, x21
  45ad9c:	add	x1, x1, #0xa0
  45ada0:	mov	x19, #0x0                   	// #0
  45ada4:	ldr	x0, [x0]
  45ada8:	bl	419740 <BIO_printf@plt>
  45adac:	mov	x0, x19
  45adb0:	ldp	x19, x20, [sp, #16]
  45adb4:	ldp	x21, x22, [sp, #32]
  45adb8:	ldp	x29, x30, [sp], #64
  45adbc:	ret
  45adc0:	cbz	x4, 45ae48 <ASN1_generate_nconf@plt+0x3c4d8>
  45adc4:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45adc8:	mov	x1, x0
  45adcc:	add	x3, sp, #0x30
  45add0:	mov	x0, x4
  45add4:	ldr	x2, [x2, #2296]
  45add8:	bl	41cff0 <ENGINE_load_public_key@plt>
  45addc:	mov	x19, x0
  45ade0:	cbz	x0, 45af24 <ASN1_generate_nconf@plt+0x3c5b4>
  45ade4:	mov	x0, #0x0                   	// #0
  45ade8:	bl	41df00 <BIO_free@plt>
  45adec:	mov	x0, x19
  45adf0:	ldp	x19, x20, [sp, #16]
  45adf4:	ldp	x21, x22, [sp, #32]
  45adf8:	ldp	x29, x30, [sp], #64
  45adfc:	ret
  45ae00:	cmp	w2, #0x0
  45ae04:	ccmp	w1, #0x8, #0x4, ne  // ne = any
  45ae08:	b.eq	45af14 <ASN1_generate_nconf@plt+0x3c5a4>  // b.none
  45ae0c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ae10:	ldr	x0, [x0, #4000]
  45ae14:	ldr	x0, [x0]
  45ae18:	bl	45a618 <ASN1_generate_nconf@plt+0x3bca8>
  45ae1c:	mov	w0, w19
  45ae20:	bl	459ee0 <ASN1_generate_nconf@plt+0x3b570>
  45ae24:	mov	x20, x0
  45ae28:	b	45ad50 <ASN1_generate_nconf@plt+0x3c3e0>
  45ae2c:	bl	41bbd0 <b2i_PublicKey_bio@plt>
  45ae30:	mov	x19, x0
  45ae34:	mov	x0, x20
  45ae38:	bl	41df00 <BIO_free@plt>
  45ae3c:	cbnz	x19, 45adac <ASN1_generate_nconf@plt+0x3c43c>
  45ae40:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ae44:	b	45ad90 <ASN1_generate_nconf@plt+0x3c420>
  45ae48:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ae4c:	add	x1, x1, #0x38
  45ae50:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ae54:	ldr	x0, [x19, #4024]
  45ae58:	ldr	x0, [x0]
  45ae5c:	bl	419740 <BIO_printf@plt>
  45ae60:	mov	x0, #0x0                   	// #0
  45ae64:	bl	41df00 <BIO_free@plt>
  45ae68:	b	45ad90 <ASN1_generate_nconf@plt+0x3c420>
  45ae6c:	mov	x0, x20
  45ae70:	mov	x1, #0x0                   	// #0
  45ae74:	bl	41a1f0 <d2i_PUBKEY_bio@plt>
  45ae78:	mov	x19, x0
  45ae7c:	b	45ae34 <ASN1_generate_nconf@plt+0x3c4c4>
  45ae80:	mov	x0, x20
  45ae84:	mov	x1, #0x0                   	// #0
  45ae88:	bl	41dc60 <d2i_RSAPublicKey_bio@plt>
  45ae8c:	mov	x22, x0
  45ae90:	cbz	x0, 45aed4 <ASN1_generate_nconf@plt+0x3c564>
  45ae94:	bl	41a3f0 <EVP_PKEY_new@plt>
  45ae98:	mov	x19, x0
  45ae9c:	cbz	x0, 45aea8 <ASN1_generate_nconf@plt+0x3c538>
  45aea0:	mov	x1, x22
  45aea4:	bl	41b400 <EVP_PKEY_set1_RSA@plt>
  45aea8:	mov	x0, x22
  45aeac:	bl	41dd00 <RSA_free@plt>
  45aeb0:	b	45ae34 <ASN1_generate_nconf@plt+0x3c4c4>
  45aeb4:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45aeb8:	add	x3, sp, #0x30
  45aebc:	mov	x0, x20
  45aec0:	mov	x1, #0x0                   	// #0
  45aec4:	ldr	x2, [x2, #4040]
  45aec8:	bl	419860 <PEM_read_bio_RSAPublicKey@plt>
  45aecc:	mov	x22, x0
  45aed0:	cbnz	x0, 45ae94 <ASN1_generate_nconf@plt+0x3c524>
  45aed4:	mov	x0, x20
  45aed8:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45aedc:	bl	41df00 <BIO_free@plt>
  45aee0:	b	45ad90 <ASN1_generate_nconf@plt+0x3c420>
  45aee4:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45aee8:	add	x3, sp, #0x30
  45aeec:	mov	x0, x20
  45aef0:	mov	x1, #0x0                   	// #0
  45aef4:	ldr	x2, [x2, #4040]
  45aef8:	bl	41e890 <PEM_read_bio_PUBKEY@plt>
  45aefc:	mov	x19, x0
  45af00:	b	45ae34 <ASN1_generate_nconf@plt+0x3c4c4>
  45af04:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45af08:	mov	x0, #0x0                   	// #0
  45af0c:	bl	41df00 <BIO_free@plt>
  45af10:	b	45ad90 <ASN1_generate_nconf@plt+0x3c420>
  45af14:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45af18:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45af1c:	add	x1, x1, #0x20
  45af20:	b	45ae54 <ASN1_generate_nconf@plt+0x3c4e4>
  45af24:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45af28:	mov	x2, x21
  45af2c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45af30:	add	x1, x1, #0x50
  45af34:	ldr	x20, [x19, #4024]
  45af38:	ldr	x0, [x20]
  45af3c:	bl	419740 <BIO_printf@plt>
  45af40:	ldr	x0, [x20]
  45af44:	bl	41e7f0 <ERR_print_errors@plt>
  45af48:	mov	x0, #0x0                   	// #0
  45af4c:	bl	41df00 <BIO_free@plt>
  45af50:	b	45ad90 <ASN1_generate_nconf@plt+0x3c420>
  45af54:	nop
  45af58:	stp	x29, x30, [sp, #-80]!
  45af5c:	mov	x29, sp
  45af60:	stp	x2, x0, [sp, #64]
  45af64:	mov	x2, x3
  45af68:	mov	w3, #0x8005                	// #32773
  45af6c:	cmp	w1, w3
  45af70:	b.eq	45af9c <ASN1_generate_nconf@plt+0x3c62c>  // b.none
  45af74:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45af78:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45af7c:	add	x1, x1, #0xfa0
  45af80:	ldr	x0, [x0, #4024]
  45af84:	ldr	x0, [x0]
  45af88:	bl	419740 <BIO_printf@plt>
  45af8c:	mov	w1, #0x0                   	// #0
  45af90:	mov	w0, w1
  45af94:	ldp	x29, x30, [sp], #80
  45af98:	ret
  45af9c:	mov	w2, w1
  45afa0:	mov	w1, #0x72                  	// #114
  45afa4:	stp	x19, x20, [sp, #16]
  45afa8:	stp	x21, x22, [sp, #32]
  45afac:	mov	x22, x4
  45afb0:	str	x23, [sp, #48]
  45afb4:	mov	x23, x5
  45afb8:	bl	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45afbc:	mov	x19, x0
  45afc0:	mov	w1, #0x0                   	// #0
  45afc4:	cbz	x0, 45b0e0 <ASN1_generate_nconf@plt+0x3c770>
  45afc8:	adrp	x2, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45afcc:	add	x3, sp, #0x40
  45afd0:	mov	x1, #0x0                   	// #0
  45afd4:	ldr	x2, [x2, #4040]
  45afd8:	bl	41a580 <PEM_X509_INFO_read_bio@plt>
  45afdc:	mov	x21, x0
  45afe0:	mov	x0, x19
  45afe4:	bl	41df00 <BIO_free@plt>
  45afe8:	cbz	x22, 45aff4 <ASN1_generate_nconf@plt+0x3c684>
  45afec:	ldr	x0, [x22]
  45aff0:	cbz	x0, 45b148 <ASN1_generate_nconf@plt+0x3c7d8>
  45aff4:	cbz	x23, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45aff8:	ldr	x0, [x23]
  45affc:	cbz	x0, 45b218 <ASN1_generate_nconf@plt+0x3c8a8>
  45b000:	mov	w20, #0x0                   	// #0
  45b004:	nop
  45b008:	mov	x0, x21
  45b00c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b010:	mov	w2, w0
  45b014:	mov	w1, w20
  45b018:	cmp	w20, w2
  45b01c:	mov	x0, x21
  45b020:	add	w20, w20, #0x1
  45b024:	b.ge	45b080 <ASN1_generate_nconf@plt+0x3c710>  // b.tcont
  45b028:	bl	419630 <OPENSSL_sk_value@plt>
  45b02c:	mov	x19, x0
  45b030:	ldr	x1, [x0]
  45b034:	cmp	x1, #0x0
  45b038:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  45b03c:	b.ne	45b0cc <ASN1_generate_nconf@plt+0x3c75c>  // b.any
  45b040:	ldr	x1, [x19, #8]
  45b044:	cmp	x1, #0x0
  45b048:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  45b04c:	b.eq	45b008 <ASN1_generate_nconf@plt+0x3c698>  // b.none
  45b050:	ldr	x0, [x23]
  45b054:	bl	41cf70 <OPENSSL_sk_push@plt>
  45b058:	cbz	w0, 45b1dc <ASN1_generate_nconf@plt+0x3c86c>
  45b05c:	str	xzr, [x19, #8]
  45b060:	mov	x0, x21
  45b064:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b068:	mov	w2, w0
  45b06c:	mov	w1, w20
  45b070:	cmp	w20, w2
  45b074:	mov	x0, x21
  45b078:	add	w20, w20, #0x1
  45b07c:	b.lt	45b028 <ASN1_generate_nconf@plt+0x3c6b8>  // b.tstop
  45b080:	cbz	x22, 45b0f8 <ASN1_generate_nconf@plt+0x3c788>
  45b084:	ldr	x0, [x22]
  45b088:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b08c:	cmp	w0, #0x0
  45b090:	b.le	45b28c <ASN1_generate_nconf@plt+0x3c91c>
  45b094:	cbz	x23, 45b0a0 <ASN1_generate_nconf@plt+0x3c730>
  45b098:	ldr	x0, [x23]
  45b09c:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b0a0:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b0a4:	mov	x0, x21
  45b0a8:	ldr	x1, [x1, #3960]
  45b0ac:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b0b0:	mov	w1, #0x1                   	// #1
  45b0b4:	mov	w0, w1
  45b0b8:	ldp	x19, x20, [sp, #16]
  45b0bc:	ldp	x21, x22, [sp, #32]
  45b0c0:	ldr	x23, [sp, #48]
  45b0c4:	ldp	x29, x30, [sp], #80
  45b0c8:	ret
  45b0cc:	ldr	x0, [x22]
  45b0d0:	bl	41cf70 <OPENSSL_sk_push@plt>
  45b0d4:	cbz	w0, 45b158 <ASN1_generate_nconf@plt+0x3c7e8>
  45b0d8:	str	xzr, [x19]
  45b0dc:	b	45b040 <ASN1_generate_nconf@plt+0x3c6d0>
  45b0e0:	mov	w0, w1
  45b0e4:	ldp	x19, x20, [sp, #16]
  45b0e8:	ldp	x21, x22, [sp, #32]
  45b0ec:	ldr	x23, [sp, #48]
  45b0f0:	ldp	x29, x30, [sp], #80
  45b0f4:	ret
  45b0f8:	cbz	x23, 45b1f4 <ASN1_generate_nconf@plt+0x3c884>
  45b0fc:	ldr	x0, [x23]
  45b100:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b104:	cmp	w0, #0x0
  45b108:	b.gt	45b0a0 <ASN1_generate_nconf@plt+0x3c730>
  45b10c:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b110:	mov	x0, x21
  45b114:	ldr	x1, [x1, #3960]
  45b118:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b11c:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b120:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b124:	ldr	x0, [x23]
  45b128:	ldr	x1, [x1, #4016]
  45b12c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b130:	ldr	x0, [x19, #4024]
  45b134:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b138:	add	x2, x2, #0xb8
  45b13c:	ldr	x0, [x0]
  45b140:	str	xzr, [x23]
  45b144:	b	45b1a8 <ASN1_generate_nconf@plt+0x3c838>
  45b148:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45b14c:	str	x0, [x22]
  45b150:	cbnz	x0, 45aff4 <ASN1_generate_nconf@plt+0x3c684>
  45b154:	nop
  45b158:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b15c:	mov	x0, x21
  45b160:	ldr	x1, [x1, #3960]
  45b164:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b168:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b16c:	ldr	x0, [x22]
  45b170:	ldr	x1, [x1, #4056]
  45b174:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b178:	str	xzr, [x22]
  45b17c:	cbz	x23, 45b274 <ASN1_generate_nconf@plt+0x3c904>
  45b180:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b184:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b188:	ldr	x0, [x23]
  45b18c:	ldr	x1, [x1, #4016]
  45b190:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b194:	ldr	x0, [x19, #4024]
  45b198:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45b19c:	add	x2, x2, #0x8c0
  45b1a0:	ldr	x0, [x0]
  45b1a4:	str	xzr, [x23]
  45b1a8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b1ac:	add	x1, x1, #0xa0
  45b1b0:	bl	419740 <BIO_printf@plt>
  45b1b4:	ldr	x19, [x19, #4024]
  45b1b8:	ldr	x0, [x19]
  45b1bc:	bl	41e7f0 <ERR_print_errors@plt>
  45b1c0:	mov	w1, #0x0                   	// #0
  45b1c4:	mov	w0, w1
  45b1c8:	ldp	x19, x20, [sp, #16]
  45b1cc:	ldp	x21, x22, [sp, #32]
  45b1d0:	ldr	x23, [sp, #48]
  45b1d4:	ldp	x29, x30, [sp], #80
  45b1d8:	ret
  45b1dc:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b1e0:	mov	x0, x21
  45b1e4:	ldr	x1, [x1, #3960]
  45b1e8:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b1ec:	cbnz	x22, 45b168 <ASN1_generate_nconf@plt+0x3c7f8>
  45b1f0:	b	45b11c <ASN1_generate_nconf@plt+0x3c7ac>
  45b1f4:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b1f8:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b1fc:	ldr	x1, [x1, #3960]
  45b200:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b204:	ldr	x0, [x19, #4024]
  45b208:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b20c:	add	x2, x2, #0xb8
  45b210:	ldr	x0, [x0]
  45b214:	b	45b1a8 <ASN1_generate_nconf@plt+0x3c838>
  45b218:	bl	41b100 <OPENSSL_sk_new_null@plt>
  45b21c:	str	x0, [x23]
  45b220:	cbnz	x0, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45b224:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b228:	mov	x0, x21
  45b22c:	ldr	x1, [x1, #3960]
  45b230:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b234:	cbz	x22, 45b11c <ASN1_generate_nconf@plt+0x3c7ac>
  45b238:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b23c:	ldr	x0, [x22]
  45b240:	ldr	x1, [x1, #4056]
  45b244:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b248:	str	xzr, [x22]
  45b24c:	b	45b180 <ASN1_generate_nconf@plt+0x3c810>
  45b250:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b254:	mov	x0, x21
  45b258:	ldr	x1, [x1, #3960]
  45b25c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b260:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b264:	ldr	x0, [x22]
  45b268:	ldr	x1, [x1, #4056]
  45b26c:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b270:	str	xzr, [x22]
  45b274:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b278:	adrp	x2, 47e000 <ASN1_generate_nconf@plt+0x5f690>
  45b27c:	add	x2, x2, #0x8c0
  45b280:	ldr	x0, [x19, #4024]
  45b284:	ldr	x0, [x0]
  45b288:	b	45b1a8 <ASN1_generate_nconf@plt+0x3c838>
  45b28c:	cbz	x23, 45b250 <ASN1_generate_nconf@plt+0x3c8e0>
  45b290:	ldr	x0, [x23]
  45b294:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45b298:	cmp	w0, #0x0
  45b29c:	b.gt	45b0a0 <ASN1_generate_nconf@plt+0x3c730>
  45b2a0:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b2a4:	mov	x0, x21
  45b2a8:	ldr	x1, [x1, #3960]
  45b2ac:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45b2b0:	b	45b238 <ASN1_generate_nconf@plt+0x3c8c8>
  45b2b4:	nop
  45b2b8:	mov	x5, x1
  45b2bc:	mov	w1, w2
  45b2c0:	mov	x2, x3
  45b2c4:	mov	x3, x4
  45b2c8:	mov	x4, x5
  45b2cc:	mov	x5, #0x0                   	// #0
  45b2d0:	b	45af58 <ASN1_generate_nconf@plt+0x3c5e8>
  45b2d4:	nop
  45b2d8:	mov	x5, x1
  45b2dc:	mov	w1, w2
  45b2e0:	mov	x2, x3
  45b2e4:	mov	x3, x4
  45b2e8:	mov	x4, #0x0                   	// #0
  45b2ec:	b	45af58 <ASN1_generate_nconf@plt+0x3c5e8>
  45b2f0:	stp	x29, x30, [sp, #-64]!
  45b2f4:	cmp	w2, #0x0
  45b2f8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  45b2fc:	mov	x29, sp
  45b300:	stp	x19, x20, [sp, #16]
  45b304:	mov	x19, x0
  45b308:	mov	w20, w1
  45b30c:	b.eq	45b3d4 <ASN1_generate_nconf@plt+0x3ca64>  // b.none
  45b310:	ldrb	w0, [x0]
  45b314:	cmp	w0, #0x2d
  45b318:	b.eq	45b3cc <ASN1_generate_nconf@plt+0x3ca5c>  // b.none
  45b31c:	mov	x0, x19
  45b320:	mov	w2, #0x180                 	// #384
  45b324:	mov	w1, #0x241                 	// #577
  45b328:	stp	x21, x22, [sp, #32]
  45b32c:	bl	41e670 <open@plt>
  45b330:	mov	w21, w0
  45b334:	tbnz	w0, #31, 45b408 <ASN1_generate_nconf@plt+0x3ca98>
  45b338:	tbnz	w20, #15, 45b3ec <ASN1_generate_nconf@plt+0x3ca7c>
  45b33c:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b340:	add	x1, x1, #0xee8
  45b344:	bl	419ca0 <fdopen@plt>
  45b348:	mov	x22, x0
  45b34c:	cbz	x0, 45b46c <ASN1_generate_nconf@plt+0x3cafc>
  45b350:	mov	w1, #0x1                   	// #1
  45b354:	mov	x0, x22
  45b358:	bl	41cae0 <BIO_new_fp@plt>
  45b35c:	mov	x20, x0
  45b360:	cbnz	x0, 45b3b8 <ASN1_generate_nconf@plt+0x3ca48>
  45b364:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b368:	stp	x23, x24, [sp, #48]
  45b36c:	ldr	x21, [x21, #4024]
  45b370:	ldr	x24, [x21]
  45b374:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45b378:	mov	x23, x0
  45b37c:	bl	41bcb0 <__errno_location@plt>
  45b380:	ldr	w0, [x0]
  45b384:	bl	41df50 <strerror@plt>
  45b388:	mov	x4, x0
  45b38c:	mov	x2, x23
  45b390:	mov	x3, x19
  45b394:	mov	x0, x24
  45b398:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b39c:	add	x1, x1, #0xc0
  45b3a0:	bl	419740 <BIO_printf@plt>
  45b3a4:	ldr	x0, [x21]
  45b3a8:	bl	41e7f0 <ERR_print_errors@plt>
  45b3ac:	mov	x0, x22
  45b3b0:	bl	41cd70 <fclose@plt>
  45b3b4:	ldp	x23, x24, [sp, #48]
  45b3b8:	mov	x0, x20
  45b3bc:	ldp	x19, x20, [sp, #16]
  45b3c0:	ldp	x21, x22, [sp, #32]
  45b3c4:	ldp	x29, x30, [sp], #64
  45b3c8:	ret
  45b3cc:	ldrb	w0, [x19, #1]
  45b3d0:	cbnz	w0, 45b31c <ASN1_generate_nconf@plt+0x3c9ac>
  45b3d4:	mov	w2, w20
  45b3d8:	mov	x0, x19
  45b3dc:	ldp	x19, x20, [sp, #16]
  45b3e0:	mov	w1, #0x77                  	// #119
  45b3e4:	ldp	x29, x30, [sp], #64
  45b3e8:	b	45a620 <ASN1_generate_nconf@plt+0x3bcb0>
  45b3ec:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  45b3f0:	add	x1, x1, #0x8a8
  45b3f4:	bl	419ca0 <fdopen@plt>
  45b3f8:	mov	x22, x0
  45b3fc:	cbz	x0, 45b46c <ASN1_generate_nconf@plt+0x3cafc>
  45b400:	mov	w1, #0x11                  	// #17
  45b404:	b	45b354 <ASN1_generate_nconf@plt+0x3c9e4>
  45b408:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b40c:	stp	x23, x24, [sp, #48]
  45b410:	mov	x20, #0x0                   	// #0
  45b414:	ldr	x21, [x21, #4024]
  45b418:	ldr	x23, [x21]
  45b41c:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45b420:	mov	x22, x0
  45b424:	bl	41bcb0 <__errno_location@plt>
  45b428:	ldr	w0, [x0]
  45b42c:	bl	41df50 <strerror@plt>
  45b430:	mov	x4, x0
  45b434:	mov	x2, x22
  45b438:	mov	x3, x19
  45b43c:	mov	x0, x23
  45b440:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b444:	add	x1, x1, #0xc0
  45b448:	bl	419740 <BIO_printf@plt>
  45b44c:	ldr	x0, [x21]
  45b450:	bl	41e7f0 <ERR_print_errors@plt>
  45b454:	mov	x0, x20
  45b458:	ldp	x19, x20, [sp, #16]
  45b45c:	ldp	x21, x22, [sp, #32]
  45b460:	ldp	x23, x24, [sp, #48]
  45b464:	ldp	x29, x30, [sp], #64
  45b468:	ret
  45b46c:	adrp	x22, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b470:	stp	x23, x24, [sp, #48]
  45b474:	mov	x20, #0x0                   	// #0
  45b478:	ldr	x22, [x22, #4024]
  45b47c:	ldr	x24, [x22]
  45b480:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45b484:	mov	x23, x0
  45b488:	bl	41bcb0 <__errno_location@plt>
  45b48c:	ldr	w0, [x0]
  45b490:	bl	41df50 <strerror@plt>
  45b494:	mov	x4, x0
  45b498:	mov	x2, x23
  45b49c:	mov	x3, x19
  45b4a0:	mov	x0, x24
  45b4a4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b4a8:	add	x1, x1, #0xc0
  45b4ac:	bl	419740 <BIO_printf@plt>
  45b4b0:	ldr	x0, [x22]
  45b4b4:	bl	41e7f0 <ERR_print_errors@plt>
  45b4b8:	mov	w0, w21
  45b4bc:	bl	41e250 <close@plt>
  45b4c0:	ldp	x23, x24, [sp, #48]
  45b4c4:	b	45b3b8 <ASN1_generate_nconf@plt+0x3ca48>
  45b4c8:	mov	w3, #0x1                   	// #1
  45b4cc:	b	45a398 <ASN1_generate_nconf@plt+0x3ba28>
  45b4d0:	stp	x29, x30, [sp, #-32]!
  45b4d4:	mov	w2, #0x8001                	// #32769
  45b4d8:	mov	w1, #0x72                  	// #114
  45b4dc:	mov	x29, sp
  45b4e0:	stp	x19, x20, [sp, #16]
  45b4e4:	mov	x20, x0
  45b4e8:	bl	45b4c8 <ASN1_generate_nconf@plt+0x3cb58>
  45b4ec:	cbz	x0, 45b51c <ASN1_generate_nconf@plt+0x3cbac>
  45b4f0:	mov	x1, x20
  45b4f4:	mov	x19, x0
  45b4f8:	bl	457a78 <ASN1_generate_nconf@plt+0x39108>
  45b4fc:	mov	x1, x0
  45b500:	mov	x0, x19
  45b504:	mov	x19, x1
  45b508:	bl	41df00 <BIO_free@plt>
  45b50c:	mov	x0, x19
  45b510:	ldp	x19, x20, [sp, #16]
  45b514:	ldp	x29, x30, [sp], #32
  45b518:	ret
  45b51c:	mov	x19, #0x0                   	// #0
  45b520:	mov	x0, x19
  45b524:	ldp	x19, x20, [sp, #16]
  45b528:	ldp	x29, x30, [sp], #32
  45b52c:	ret
  45b530:	stp	x29, x30, [sp, #-32]!
  45b534:	mov	x29, sp
  45b538:	stp	x19, x20, [sp, #16]
  45b53c:	mov	x19, #0x0                   	// #0
  45b540:	cbz	x0, 45b574 <ASN1_generate_nconf@plt+0x3cc04>
  45b544:	mov	x2, #0x0                   	// #0
  45b548:	mov	x1, #0x0                   	// #0
  45b54c:	bl	41a400 <CONF_modules_load@plt>
  45b550:	cmp	w0, #0x0
  45b554:	b.le	45b5a0 <ASN1_generate_nconf@plt+0x3cc30>
  45b558:	mov	x0, x19
  45b55c:	bl	419f60 <NCONF_free@plt>
  45b560:	mov	w1, #0x1                   	// #1
  45b564:	mov	w0, w1
  45b568:	ldp	x19, x20, [sp, #16]
  45b56c:	ldp	x29, x30, [sp], #32
  45b570:	ret
  45b574:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b578:	ldr	x0, [x0, #3992]
  45b57c:	ldr	x0, [x0]
  45b580:	bl	45b4d0 <ASN1_generate_nconf@plt+0x3cb60>
  45b584:	mov	x19, x0
  45b588:	mov	w1, #0x1                   	// #1
  45b58c:	cbnz	x0, 45b544 <ASN1_generate_nconf@plt+0x3cbd4>
  45b590:	mov	w0, w1
  45b594:	ldp	x19, x20, [sp, #16]
  45b598:	ldp	x29, x30, [sp], #32
  45b59c:	ret
  45b5a0:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b5a4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b5a8:	add	x1, x1, #0xe8
  45b5ac:	ldr	x20, [x20, #4024]
  45b5b0:	ldr	x0, [x20]
  45b5b4:	bl	419740 <BIO_printf@plt>
  45b5b8:	ldr	x0, [x20]
  45b5bc:	bl	41e7f0 <ERR_print_errors@plt>
  45b5c0:	mov	x0, x19
  45b5c4:	bl	419f60 <NCONF_free@plt>
  45b5c8:	mov	w1, #0x0                   	// #0
  45b5cc:	mov	w0, w1
  45b5d0:	ldp	x19, x20, [sp, #16]
  45b5d4:	ldp	x29, x30, [sp], #32
  45b5d8:	ret
  45b5dc:	nop
  45b5e0:	stp	x29, x30, [sp, #-464]!
  45b5e4:	mov	x29, sp
  45b5e8:	stp	x19, x20, [sp, #16]
  45b5ec:	stp	x21, x22, [sp, #32]
  45b5f0:	stp	x23, x24, [sp, #48]
  45b5f4:	mov	x24, x1
  45b5f8:	mov	x23, x0
  45b5fc:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45b600:	add	x1, x1, #0x170
  45b604:	bl	41b1c0 <BIO_new_file@plt>
  45b608:	mov	x20, x0
  45b60c:	cbz	x0, 45b7c0 <ASN1_generate_nconf@plt+0x3ce50>
  45b610:	add	x3, sp, #0x48
  45b614:	mov	x2, #0x0                   	// #0
  45b618:	mov	w1, #0x6b                  	// #107
  45b61c:	bl	41de90 <BIO_ctrl@plt>
  45b620:	ldr	x0, [sp, #72]
  45b624:	bl	41a010 <fileno@plt>
  45b628:	mov	w1, w0
  45b62c:	add	x2, sp, #0x50
  45b630:	mov	w0, #0x0                   	// #0
  45b634:	bl	41c1d0 <__fxstat@plt>
  45b638:	cmn	w0, #0x1
  45b63c:	b.eq	45b768 <ASN1_generate_nconf@plt+0x3cdf8>  // b.none
  45b640:	mov	x0, x20
  45b644:	mov	w1, #0x6                   	// #6
  45b648:	bl	419a20 <TXT_DB_read@plt>
  45b64c:	mov	x22, x0
  45b650:	cbz	x0, 45b75c <ASN1_generate_nconf@plt+0x3cdec>
  45b654:	mov	x3, x23
  45b658:	adrp	x2, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b65c:	add	x2, x2, #0xb68
  45b660:	add	x19, sp, #0xd0
  45b664:	mov	x1, #0x100                 	// #256
  45b668:	mov	x0, x19
  45b66c:	bl	41d1c0 <BIO_snprintf@plt>
  45b670:	mov	x0, x19
  45b674:	bl	45b4d0 <ASN1_generate_nconf@plt+0x3cb60>
  45b678:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b67c:	mov	x21, x0
  45b680:	add	x1, x1, #0x120
  45b684:	mov	w0, #0x98                  	// #152
  45b688:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45b68c:	str	x22, [x0, #8]
  45b690:	mov	x19, x0
  45b694:	cbz	x24, 45b750 <ASN1_generate_nconf@plt+0x3cde0>
  45b698:	ldr	w0, [x24]
  45b69c:	str	w0, [x19]
  45b6a0:	cbz	x21, 45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  45b6a4:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  45b6a8:	mov	x0, x21
  45b6ac:	add	x2, x2, #0xf50
  45b6b0:	mov	x1, #0x0                   	// #0
  45b6b4:	bl	41d030 <NCONF_get_string@plt>
  45b6b8:	cbz	x0, 45b6c8 <ASN1_generate_nconf@plt+0x3cd58>
  45b6bc:	mov	w1, #0x1                   	// #1
  45b6c0:	bl	4595e0 <ASN1_generate_nconf@plt+0x3ac70>
  45b6c4:	str	w0, [x19]
  45b6c8:	mov	w2, #0x635                 	// #1589
  45b6cc:	mov	x0, x23
  45b6d0:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b6d4:	add	x1, x1, #0x6f0
  45b6d8:	bl	41af90 <CRYPTO_strdup@plt>
  45b6dc:	ldp	x2, x3, [sp, #80]
  45b6e0:	stp	x2, x3, [x19, #24]
  45b6e4:	ldp	x2, x3, [sp, #96]
  45b6e8:	stp	x2, x3, [x19, #40]
  45b6ec:	ldp	x2, x3, [sp, #112]
  45b6f0:	stp	x2, x3, [x19, #56]
  45b6f4:	ldp	x2, x3, [sp, #128]
  45b6f8:	stp	x2, x3, [x19, #72]
  45b6fc:	ldp	x2, x3, [sp, #144]
  45b700:	stp	x2, x3, [x19, #88]
  45b704:	ldp	x2, x3, [sp, #160]
  45b708:	stp	x2, x3, [x19, #104]
  45b70c:	ldp	x2, x3, [sp, #176]
  45b710:	stp	x2, x3, [x19, #120]
  45b714:	ldp	x2, x3, [sp, #192]
  45b718:	str	x0, [x19, #16]
  45b71c:	stp	x2, x3, [x19, #136]
  45b720:	mov	x0, x21
  45b724:	bl	419f60 <NCONF_free@plt>
  45b728:	mov	x0, #0x0                   	// #0
  45b72c:	bl	41b9c0 <TXT_DB_free@plt>
  45b730:	mov	x0, x20
  45b734:	bl	41ce30 <BIO_free_all@plt>
  45b738:	mov	x0, x19
  45b73c:	ldp	x19, x20, [sp, #16]
  45b740:	ldp	x21, x22, [sp, #32]
  45b744:	ldp	x23, x24, [sp, #48]
  45b748:	ldp	x29, x30, [sp], #464
  45b74c:	ret
  45b750:	mov	w0, #0x1                   	// #1
  45b754:	str	w0, [x19]
  45b758:	b	45b6a0 <ASN1_generate_nconf@plt+0x3cd30>
  45b75c:	mov	x21, #0x0                   	// #0
  45b760:	mov	x19, #0x0                   	// #0
  45b764:	b	45b720 <ASN1_generate_nconf@plt+0x3cdb0>
  45b768:	bl	41bcb0 <__errno_location@plt>
  45b76c:	ldr	w2, [x0]
  45b770:	mov	w4, #0x614                 	// #1556
  45b774:	mov	w1, #0x18                  	// #24
  45b778:	mov	w0, #0x2                   	// #2
  45b77c:	adrp	x3, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b780:	add	x3, x3, #0x6f0
  45b784:	mov	x21, #0x0                   	// #0
  45b788:	bl	41d0e0 <ERR_put_error@plt>
  45b78c:	mov	x19, #0x0                   	// #0
  45b790:	mov	x2, x23
  45b794:	mov	w0, #0x3                   	// #3
  45b798:	adrp	x3, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b79c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b7a0:	add	x3, x3, #0x110
  45b7a4:	add	x1, x1, #0x118
  45b7a8:	bl	41cd30 <ERR_add_error_data@plt>
  45b7ac:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b7b0:	ldr	x0, [x0, #4024]
  45b7b4:	ldr	x0, [x0]
  45b7b8:	bl	41e7f0 <ERR_print_errors@plt>
  45b7bc:	b	45b720 <ASN1_generate_nconf@plt+0x3cdb0>
  45b7c0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45b7c4:	mov	x21, #0x0                   	// #0
  45b7c8:	mov	x19, #0x0                   	// #0
  45b7cc:	ldr	x0, [x0, #4024]
  45b7d0:	ldr	x0, [x0]
  45b7d4:	bl	41e7f0 <ERR_print_errors@plt>
  45b7d8:	b	45b720 <ASN1_generate_nconf@plt+0x3cdb0>
  45b7dc:	nop
  45b7e0:	stp	x29, x30, [sp, #-176]!
  45b7e4:	mov	x1, #0x0                   	// #0
  45b7e8:	mov	x29, sp
  45b7ec:	stp	x19, x20, [sp, #16]
  45b7f0:	add	x20, sp, #0x28
  45b7f4:	mov	x19, x0
  45b7f8:	mov	x2, x20
  45b7fc:	bl	41cad0 <SSL_get_all_async_fds@plt>
  45b800:	cbz	w0, 45b80c <ASN1_generate_nconf@plt+0x3ce9c>
  45b804:	ldr	x0, [sp, #40]
  45b808:	cbnz	x0, 45b818 <ASN1_generate_nconf@plt+0x3cea8>
  45b80c:	ldp	x19, x20, [sp, #16]
  45b810:	ldp	x29, x30, [sp], #176
  45b814:	ret
  45b818:	lsl	w0, w0, #2
  45b81c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45b820:	add	x1, x1, #0x128
  45b824:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45b828:	mov	x2, x20
  45b82c:	mov	x20, x0
  45b830:	mov	x1, x20
  45b834:	mov	x0, x19
  45b838:	bl	41cad0 <SSL_get_all_async_fds@plt>
  45b83c:	cbz	w0, 45b8f0 <ASN1_generate_nconf@plt+0x3cf80>
  45b840:	add	x1, sp, #0x30
  45b844:	add	x3, sp, #0xb0
  45b848:	mov	x2, x1
  45b84c:	nop
  45b850:	str	xzr, [x2], #8
  45b854:	cmp	x2, x3
  45b858:	b.ne	45b850 <ASN1_generate_nconf@plt+0x3cee0>  // b.any
  45b85c:	ldr	x6, [sp, #40]
  45b860:	cbz	x6, 45b908 <ASN1_generate_nconf@plt+0x3cf98>
  45b864:	add	x6, x20, x6, lsl #2
  45b868:	mov	x5, x20
  45b86c:	mov	w0, #0x0                   	// #0
  45b870:	mov	x7, #0x1                   	// #1
  45b874:	nop
  45b878:	ldr	w2, [x5], #4
  45b87c:	cmp	w2, w0
  45b880:	add	w4, w2, #0x3f
  45b884:	csinc	w0, w0, w2, lt  // lt = tstop
  45b888:	cmp	w2, #0x0
  45b88c:	csel	w4, w4, w2, lt  // lt = tstop
  45b890:	negs	w3, w2
  45b894:	and	w3, w3, #0x3f
  45b898:	and	w2, w2, #0x3f
  45b89c:	asr	w4, w4, #6
  45b8a0:	csneg	w2, w2, w3, mi  // mi = first
  45b8a4:	cmp	x6, x5
  45b8a8:	sxtw	x3, w4
  45b8ac:	lsl	x2, x7, x2
  45b8b0:	ldr	x4, [x1, x3, lsl #3]
  45b8b4:	orr	x2, x2, x4
  45b8b8:	str	x2, [x1, x3, lsl #3]
  45b8bc:	b.ne	45b878 <ASN1_generate_nconf@plt+0x3cf08>  // b.any
  45b8c0:	mov	x4, #0x0                   	// #0
  45b8c4:	mov	x3, #0x0                   	// #0
  45b8c8:	mov	x2, #0x0                   	// #0
  45b8cc:	bl	41ae70 <select@plt>
  45b8d0:	mov	x0, x20
  45b8d4:	mov	w2, #0xa86                 	// #2694
  45b8d8:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b8dc:	add	x1, x1, #0x6f0
  45b8e0:	bl	41b1e0 <CRYPTO_free@plt>
  45b8e4:	ldp	x19, x20, [sp, #16]
  45b8e8:	ldp	x29, x30, [sp], #176
  45b8ec:	ret
  45b8f0:	mov	x0, x20
  45b8f4:	adrp	x1, 480000 <ASN1_generate_nconf@plt+0x61690>
  45b8f8:	mov	w2, #0xa7b                 	// #2683
  45b8fc:	add	x1, x1, #0x6f0
  45b900:	bl	41b1e0 <CRYPTO_free@plt>
  45b904:	b	45b80c <ASN1_generate_nconf@plt+0x3ce9c>
  45b908:	mov	w0, #0x0                   	// #0
  45b90c:	b	45b8c0 <ASN1_generate_nconf@plt+0x3cf50>
  45b910:	ldrsw	x1, [x0]
  45b914:	ldr	x2, [x0, #8]
  45b918:	sub	x0, x1, #0x1
  45b91c:	ldrb	w1, [x2, x0]
  45b920:	eor	w1, w1, #0x1
  45b924:	strb	w1, [x2, x0]
  45b928:	ret
  45b92c:	nop
  45b930:	stp	x29, x30, [sp, #-48]!
  45b934:	mov	x29, sp
  45b938:	stp	x19, x20, [sp, #16]
  45b93c:	mov	x20, x0
  45b940:	stp	x21, x22, [sp, #32]
  45b944:	mov	x21, x2
  45b948:	mov	w22, w3
  45b94c:	cbz	x1, 45b968 <ASN1_generate_nconf@plt+0x3cff8>
  45b950:	mov	x19, x1
  45b954:	adrp	x1, 461000 <ASN1_generate_nconf@plt+0x42690>
  45b958:	mov	x0, x19
  45b95c:	add	x1, x1, #0xec0
  45b960:	bl	41d250 <strcmp@plt>
  45b964:	cbnz	w0, 45b9a8 <ASN1_generate_nconf@plt+0x3d038>
  45b968:	mov	x0, x20
  45b96c:	bl	41c3e0 <X509_getm_notBefore@plt>
  45b970:	mov	x1, #0x0                   	// #0
  45b974:	bl	41b730 <X509_gmtime_adj@plt>
  45b978:	cbz	x0, 45b9bc <ASN1_generate_nconf@plt+0x3d04c>
  45b97c:	cbz	x21, 45b9d0 <ASN1_generate_nconf@plt+0x3d060>
  45b980:	mov	x0, x20
  45b984:	bl	41af80 <X509_getm_notAfter@plt>
  45b988:	mov	x1, x21
  45b98c:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  45b990:	cmp	w0, #0x0
  45b994:	cset	w0, ne  // ne = any
  45b998:	ldp	x19, x20, [sp, #16]
  45b99c:	ldp	x21, x22, [sp, #32]
  45b9a0:	ldp	x29, x30, [sp], #48
  45b9a4:	ret
  45b9a8:	mov	x0, x20
  45b9ac:	bl	41c3e0 <X509_getm_notBefore@plt>
  45b9b0:	mov	x1, x19
  45b9b4:	bl	41c640 <ASN1_TIME_set_string_X509@plt>
  45b9b8:	cbnz	w0, 45b97c <ASN1_generate_nconf@plt+0x3d00c>
  45b9bc:	mov	w0, #0x0                   	// #0
  45b9c0:	ldp	x19, x20, [sp, #16]
  45b9c4:	ldp	x21, x22, [sp, #32]
  45b9c8:	ldp	x29, x30, [sp], #48
  45b9cc:	ret
  45b9d0:	mov	x0, x20
  45b9d4:	bl	41af80 <X509_getm_notAfter@plt>
  45b9d8:	mov	w1, w22
  45b9dc:	mov	x3, #0x0                   	// #0
  45b9e0:	mov	x2, #0x0                   	// #0
  45b9e4:	bl	41b0b0 <X509_time_adj_ex@plt>
  45b9e8:	cmp	x0, #0x0
  45b9ec:	cset	w0, ne  // ne = any
  45b9f0:	ldp	x19, x20, [sp, #16]
  45b9f4:	ldp	x21, x22, [sp, #32]
  45b9f8:	ldp	x29, x30, [sp], #48
  45b9fc:	ret
  45ba00:	stp	x29, x30, [sp, #-32]!
  45ba04:	mov	x29, sp
  45ba08:	stp	x19, x20, [sp, #16]
  45ba0c:	ldrb	w19, [x0]
  45ba10:	cbz	w19, 45ba34 <ASN1_generate_nconf@plt+0x3d0c4>
  45ba14:	mov	x20, x0
  45ba18:	bl	41ad90 <__ctype_toupper_loc@plt>
  45ba1c:	nop
  45ba20:	ldr	x1, [x0]
  45ba24:	ldr	w1, [x1, x19, lsl #2]
  45ba28:	strb	w1, [x20]
  45ba2c:	ldrb	w19, [x20, #1]!
  45ba30:	cbnz	w19, 45ba20 <ASN1_generate_nconf@plt+0x3d0b0>
  45ba34:	ldp	x19, x20, [sp, #16]
  45ba38:	ldp	x29, x30, [sp], #32
  45ba3c:	ret
  45ba40:	stp	x29, x30, [sp, #-32]!
  45ba44:	mov	x29, sp
  45ba48:	stp	x19, x20, [sp, #16]
  45ba4c:	mov	w19, w1
  45ba50:	mov	x20, x2
  45ba54:	bl	419e90 <BIO_next@plt>
  45ba58:	mov	x2, x20
  45ba5c:	mov	w1, w19
  45ba60:	ldp	x19, x20, [sp, #16]
  45ba64:	ldp	x29, x30, [sp], #32
  45ba68:	b	41ad20 <BIO_callback_ctrl@plt>
  45ba6c:	nop
  45ba70:	stp	x29, x30, [sp, #-32]!
  45ba74:	mov	x29, sp
  45ba78:	stp	x19, x20, [sp, #16]
  45ba7c:	bl	41b3c0 <BIO_get_data@plt>
  45ba80:	mov	x19, x0
  45ba84:	ldr	x0, [x0]
  45ba88:	adrp	x20, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ba8c:	add	x20, x20, #0x3a8
  45ba90:	mov	w2, #0x47                  	// #71
  45ba94:	mov	x1, x20
  45ba98:	bl	41b1e0 <CRYPTO_free@plt>
  45ba9c:	mov	x1, x20
  45baa0:	mov	x0, x19
  45baa4:	mov	w2, #0x48                  	// #72
  45baa8:	bl	41b1e0 <CRYPTO_free@plt>
  45baac:	mov	w0, #0x1                   	// #1
  45bab0:	ldp	x19, x20, [sp, #16]
  45bab4:	ldp	x29, x30, [sp], #32
  45bab8:	ret
  45babc:	nop
  45bac0:	stp	x29, x30, [sp, #-32]!
  45bac4:	mov	x29, sp
  45bac8:	stp	x19, x20, [sp, #16]
  45bacc:	mov	x19, x1
  45bad0:	mov	w20, w2
  45bad4:	bl	419e90 <BIO_next@plt>
  45bad8:	mov	w2, w20
  45badc:	mov	x1, x19
  45bae0:	ldp	x19, x20, [sp, #16]
  45bae4:	ldp	x29, x30, [sp], #32
  45bae8:	b	41b120 <BIO_gets@plt>
  45baec:	nop
  45baf0:	stp	x29, x30, [sp, #-32]!
  45baf4:	mov	x29, sp
  45baf8:	stp	x19, x20, [sp, #16]
  45bafc:	mov	x19, x1
  45bb00:	mov	x20, x0
  45bb04:	mov	x0, x1
  45bb08:	bl	41e440 <strlen@plt>
  45bb0c:	mov	x1, x19
  45bb10:	mov	w2, w0
  45bb14:	mov	x0, x20
  45bb18:	ldp	x19, x20, [sp, #16]
  45bb1c:	ldp	x29, x30, [sp], #32
  45bb20:	b	41cb90 <BIO_write@plt>
  45bb24:	nop
  45bb28:	stp	x29, x30, [sp, #-48]!
  45bb2c:	mov	x29, sp
  45bb30:	stp	x19, x20, [sp, #16]
  45bb34:	mov	x19, x1
  45bb38:	mov	x20, x2
  45bb3c:	str	x21, [sp, #32]
  45bb40:	mov	x21, x3
  45bb44:	bl	419e90 <BIO_next@plt>
  45bb48:	mov	x3, x21
  45bb4c:	mov	x2, x20
  45bb50:	mov	x1, x19
  45bb54:	ldp	x19, x20, [sp, #16]
  45bb58:	ldr	x21, [sp, #32]
  45bb5c:	ldp	x29, x30, [sp], #48
  45bb60:	b	41da10 <BIO_read_ex@plt>
  45bb64:	nop
  45bb68:	stp	x29, x30, [sp, #-112]!
  45bb6c:	mov	x29, sp
  45bb70:	stp	x19, x20, [sp, #16]
  45bb74:	mov	x20, x1
  45bb78:	stp	x21, x22, [sp, #32]
  45bb7c:	mov	x21, x2
  45bb80:	mov	x22, x0
  45bb84:	str	x27, [sp, #80]
  45bb88:	mov	x27, x3
  45bb8c:	bl	41b3c0 <BIO_get_data@plt>
  45bb90:	cbz	x0, 45bcd4 <ASN1_generate_nconf@plt+0x3d364>
  45bb94:	stp	x23, x24, [sp, #48]
  45bb98:	mov	x24, x0
  45bb9c:	ldr	x0, [x0]
  45bba0:	cbz	x0, 45bc7c <ASN1_generate_nconf@plt+0x3d30c>
  45bba4:	ldrb	w0, [x0]
  45bba8:	cbz	w0, 45bc7c <ASN1_generate_nconf@plt+0x3d30c>
  45bbac:	add	x23, sp, #0x68
  45bbb0:	stp	x25, x26, [sp, #64]
  45bbb4:	mov	w26, #0x1                   	// #1
  45bbb8:	str	xzr, [x27]
  45bbbc:	cbz	x21, 45bcec <ASN1_generate_nconf@plt+0x3d37c>
  45bbc0:	ldr	w0, [x24, #8]
  45bbc4:	cbnz	w0, 45bc44 <ASN1_generate_nconf@plt+0x3d2d4>
  45bbc8:	mov	x19, #0x0                   	// #0
  45bbcc:	ldrb	w25, [x20, x19]
  45bbd0:	add	x19, x19, #0x1
  45bbd4:	cmp	w25, #0xa
  45bbd8:	b.eq	45bc08 <ASN1_generate_nconf@plt+0x3d298>  // b.none
  45bbdc:	cmp	x19, x21
  45bbe0:	b.ne	45bbcc <ASN1_generate_nconf@plt+0x3d25c>  // b.any
  45bbe4:	b	45bc08 <ASN1_generate_nconf@plt+0x3d298>
  45bbe8:	ldr	x0, [x27]
  45bbec:	ldr	x4, [sp, #104]
  45bbf0:	add	x20, x20, x4
  45bbf4:	sub	x21, x21, x4
  45bbf8:	subs	x19, x19, x4
  45bbfc:	add	x4, x0, x4
  45bc00:	str	x4, [x27]
  45bc04:	b.eq	45bcc4 <ASN1_generate_nconf@plt+0x3d354>  // b.none
  45bc08:	mov	x0, x22
  45bc0c:	str	xzr, [sp, #104]
  45bc10:	bl	419e90 <BIO_next@plt>
  45bc14:	mov	x3, x23
  45bc18:	mov	x2, x19
  45bc1c:	mov	x1, x20
  45bc20:	bl	41e4b0 <BIO_write_ex@plt>
  45bc24:	cbnz	w0, 45bbe8 <ASN1_generate_nconf@plt+0x3d278>
  45bc28:	ldp	x23, x24, [sp, #48]
  45bc2c:	ldp	x25, x26, [sp, #64]
  45bc30:	ldp	x19, x20, [sp, #16]
  45bc34:	ldp	x21, x22, [sp, #32]
  45bc38:	ldr	x27, [sp, #80]
  45bc3c:	ldp	x29, x30, [sp], #112
  45bc40:	ret
  45bc44:	mov	x0, x22
  45bc48:	bl	419e90 <BIO_next@plt>
  45bc4c:	ldr	x25, [x24]
  45bc50:	mov	x19, x0
  45bc54:	mov	x0, x25
  45bc58:	bl	41e440 <strlen@plt>
  45bc5c:	mov	x3, x23
  45bc60:	mov	x2, x0
  45bc64:	mov	x1, x25
  45bc68:	mov	x0, x19
  45bc6c:	bl	41e4b0 <BIO_write_ex@plt>
  45bc70:	cbz	w0, 45bc28 <ASN1_generate_nconf@plt+0x3d2b8>
  45bc74:	str	wzr, [x24, #8]
  45bc78:	b	45bbc8 <ASN1_generate_nconf@plt+0x3d258>
  45bc7c:	cbz	x21, 45bc94 <ASN1_generate_nconf@plt+0x3d324>
  45bc80:	add	x0, x20, x21
  45bc84:	ldurb	w0, [x0, #-1]
  45bc88:	cmp	w0, #0xa
  45bc8c:	cset	w0, eq  // eq = none
  45bc90:	str	w0, [x24, #8]
  45bc94:	mov	x0, x22
  45bc98:	bl	419e90 <BIO_next@plt>
  45bc9c:	mov	x3, x27
  45bca0:	mov	x2, x21
  45bca4:	mov	x1, x20
  45bca8:	bl	41e4b0 <BIO_write_ex@plt>
  45bcac:	ldp	x19, x20, [sp, #16]
  45bcb0:	ldp	x21, x22, [sp, #32]
  45bcb4:	ldp	x23, x24, [sp, #48]
  45bcb8:	ldr	x27, [sp, #80]
  45bcbc:	ldp	x29, x30, [sp], #112
  45bcc0:	ret
  45bcc4:	cmp	w25, #0xa
  45bcc8:	b.ne	45bbbc <ASN1_generate_nconf@plt+0x3d24c>  // b.any
  45bccc:	str	w26, [x24, #8]
  45bcd0:	b	45bbbc <ASN1_generate_nconf@plt+0x3d24c>
  45bcd4:	mov	w0, #0x0                   	// #0
  45bcd8:	ldp	x19, x20, [sp, #16]
  45bcdc:	ldp	x21, x22, [sp, #32]
  45bce0:	ldr	x27, [sp, #80]
  45bce4:	ldp	x29, x30, [sp], #112
  45bce8:	ret
  45bcec:	mov	w0, #0x1                   	// #1
  45bcf0:	ldp	x23, x24, [sp, #48]
  45bcf4:	ldp	x25, x26, [sp, #64]
  45bcf8:	b	45bc30 <ASN1_generate_nconf@plt+0x3d2c0>
  45bcfc:	nop
  45bd00:	stp	x29, x30, [sp, #-32]!
  45bd04:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45bd08:	mov	w2, #0x37                  	// #55
  45bd0c:	mov	x29, sp
  45bd10:	add	x1, x1, #0x3a8
  45bd14:	stp	x19, x20, [sp, #16]
  45bd18:	mov	x20, x0
  45bd1c:	mov	x0, #0x10                  	// #16
  45bd20:	bl	41c9d0 <CRYPTO_zalloc@plt>
  45bd24:	cbz	x0, 45bd5c <ASN1_generate_nconf@plt+0x3d3ec>
  45bd28:	mov	x1, x0
  45bd2c:	mov	w19, #0x1                   	// #1
  45bd30:	mov	x0, x20
  45bd34:	str	xzr, [x1]
  45bd38:	str	w19, [x1, #8]
  45bd3c:	bl	41dc20 <BIO_set_data@plt>
  45bd40:	mov	w1, w19
  45bd44:	mov	x0, x20
  45bd48:	bl	41bd30 <BIO_set_init@plt>
  45bd4c:	mov	w0, w19
  45bd50:	ldp	x19, x20, [sp, #16]
  45bd54:	ldp	x29, x30, [sp], #32
  45bd58:	ret
  45bd5c:	mov	w0, #0x0                   	// #0
  45bd60:	ldp	x19, x20, [sp, #16]
  45bd64:	ldp	x29, x30, [sp], #32
  45bd68:	ret
  45bd6c:	nop
  45bd70:	stp	x29, x30, [sp, #-48]!
  45bd74:	cmp	w1, #0x8, lsl #12
  45bd78:	mov	x29, sp
  45bd7c:	stp	x19, x20, [sp, #16]
  45bd80:	mov	x20, x3
  45bd84:	b.eq	45bdd8 <ASN1_generate_nconf@plt+0x3d468>  // b.none
  45bd88:	mov	w19, w1
  45bd8c:	stp	x21, x22, [sp, #32]
  45bd90:	mov	x21, x2
  45bd94:	mov	x22, x0
  45bd98:	bl	419e90 <BIO_next@plt>
  45bd9c:	cbz	x0, 45bdc4 <ASN1_generate_nconf@plt+0x3d454>
  45bda0:	mov	x0, x22
  45bda4:	bl	419e90 <BIO_next@plt>
  45bda8:	mov	x3, x20
  45bdac:	mov	x2, x21
  45bdb0:	mov	w1, w19
  45bdb4:	ldp	x19, x20, [sp, #16]
  45bdb8:	ldp	x21, x22, [sp, #32]
  45bdbc:	ldp	x29, x30, [sp], #48
  45bdc0:	b	41de90 <BIO_ctrl@plt>
  45bdc4:	ldp	x21, x22, [sp, #32]
  45bdc8:	mov	x0, #0x0                   	// #0
  45bdcc:	ldp	x19, x20, [sp, #16]
  45bdd0:	ldp	x29, x30, [sp], #48
  45bdd4:	ret
  45bdd8:	bl	41b3c0 <BIO_get_data@plt>
  45bddc:	mov	x19, x0
  45bde0:	cbz	x0, 45bdc8 <ASN1_generate_nconf@plt+0x3d458>
  45bde4:	ldr	x0, [x0]
  45bde8:	stp	x21, x22, [sp, #32]
  45bdec:	adrp	x21, 481000 <ASN1_generate_nconf@plt+0x62690>
  45bdf0:	add	x21, x21, #0x3a8
  45bdf4:	mov	w2, #0x97                  	// #151
  45bdf8:	mov	x1, x21
  45bdfc:	bl	41b1e0 <CRYPTO_free@plt>
  45be00:	mov	x1, x21
  45be04:	mov	x0, x20
  45be08:	mov	w2, #0x98                  	// #152
  45be0c:	bl	41af90 <CRYPTO_strdup@plt>
  45be10:	ldp	x21, x22, [sp, #32]
  45be14:	str	x0, [x19]
  45be18:	cmp	x0, #0x0
  45be1c:	cset	x0, ne  // ne = any
  45be20:	ldp	x19, x20, [sp, #16]
  45be24:	ldp	x29, x30, [sp], #48
  45be28:	ret
  45be2c:	nop
  45be30:	stp	x29, x30, [sp, #-32]!
  45be34:	mov	x29, sp
  45be38:	stp	x19, x20, [sp, #16]
  45be3c:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45be40:	ldr	x19, [x20, #2328]
  45be44:	cbz	x19, 45be58 <ASN1_generate_nconf@plt+0x3d4e8>
  45be48:	mov	x0, x19
  45be4c:	ldp	x19, x20, [sp, #16]
  45be50:	ldp	x29, x30, [sp], #32
  45be54:	ret
  45be58:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45be5c:	mov	w0, #0x200                 	// #512
  45be60:	add	x1, x1, #0x3c0
  45be64:	bl	41cc10 <BIO_meth_new@plt>
  45be68:	str	x0, [x20, #2328]
  45be6c:	mov	x1, x0
  45be70:	cbz	x0, 45be88 <ASN1_generate_nconf@plt+0x3d518>
  45be74:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45be78:	add	x1, x1, #0xd00
  45be7c:	bl	419590 <BIO_meth_set_create@plt>
  45be80:	cbnz	w0, 45bea4 <ASN1_generate_nconf@plt+0x3d534>
  45be84:	ldr	x1, [x20, #2328]
  45be88:	mov	x0, x1
  45be8c:	bl	41c520 <BIO_meth_free@plt>
  45be90:	str	xzr, [x20, #2328]
  45be94:	mov	x0, x19
  45be98:	ldp	x19, x20, [sp, #16]
  45be9c:	ldp	x29, x30, [sp], #32
  45bea0:	ret
  45bea4:	ldr	x0, [x20, #2328]
  45bea8:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45beac:	add	x1, x1, #0xa70
  45beb0:	bl	41d5f0 <BIO_meth_set_destroy@plt>
  45beb4:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45beb8:	ldr	x0, [x20, #2328]
  45bebc:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45bec0:	add	x1, x1, #0xb68
  45bec4:	bl	41ded0 <BIO_meth_set_write_ex@plt>
  45bec8:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45becc:	ldr	x0, [x20, #2328]
  45bed0:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45bed4:	add	x1, x1, #0xb28
  45bed8:	bl	4196d0 <BIO_meth_set_read_ex@plt>
  45bedc:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45bee0:	ldr	x0, [x20, #2328]
  45bee4:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45bee8:	add	x1, x1, #0xaf0
  45beec:	bl	419880 <BIO_meth_set_puts@plt>
  45bef0:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45bef4:	ldr	x0, [x20, #2328]
  45bef8:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45befc:	add	x1, x1, #0xac0
  45bf00:	bl	41e390 <BIO_meth_set_gets@plt>
  45bf04:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45bf08:	ldr	x0, [x20, #2328]
  45bf0c:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45bf10:	add	x1, x1, #0xd70
  45bf14:	bl	41c0b0 <BIO_meth_set_ctrl@plt>
  45bf18:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45bf1c:	ldr	x0, [x20, #2328]
  45bf20:	adrp	x1, 45b000 <ASN1_generate_nconf@plt+0x3c690>
  45bf24:	add	x1, x1, #0xa40
  45bf28:	bl	41c660 <BIO_meth_set_callback_ctrl@plt>
  45bf2c:	cbz	w0, 45be84 <ASN1_generate_nconf@plt+0x3d514>
  45bf30:	ldr	x19, [x20, #2328]
  45bf34:	b	45be48 <ASN1_generate_nconf@plt+0x3d4d8>
  45bf38:	adrp	x1, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45bf3c:	add	x1, x1, #0x430
  45bf40:	stp	x29, x30, [sp, #-96]!
  45bf44:	mov	x29, sp
  45bf48:	ldp	x2, x3, [x1]
  45bf4c:	stp	x19, x20, [sp, #16]
  45bf50:	add	x19, sp, #0x30
  45bf54:	stp	x21, x22, [sp, #32]
  45bf58:	mov	x22, x0
  45bf5c:	mov	x20, #0x0                   	// #0
  45bf60:	stp	x2, x3, [sp, #48]
  45bf64:	ldp	x2, x3, [x1, #16]
  45bf68:	stp	x2, x3, [sp, #64]
  45bf6c:	ldp	x0, x1, [x1, #32]
  45bf70:	stp	x0, x1, [sp, #80]
  45bf74:	add	x19, x19, #0x10
  45bf78:	ldur	x21, [x19, #-16]
  45bf7c:	mov	x0, x21
  45bf80:	bl	41e440 <strlen@plt>
  45bf84:	mov	x1, x21
  45bf88:	mov	x2, x0
  45bf8c:	mov	x0, x22
  45bf90:	bl	41b450 <strncmp@plt>
  45bf94:	cbz	w0, 45bfd4 <ASN1_generate_nconf@plt+0x3d664>
  45bf98:	add	x20, x20, #0x1
  45bf9c:	cmp	x20, #0x3
  45bfa0:	b.ne	45bf74 <ASN1_generate_nconf@plt+0x3d604>  // b.any
  45bfa4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45bfa8:	mov	x3, x22
  45bfac:	ldp	x19, x20, [sp, #16]
  45bfb0:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45bfb4:	ldr	x0, [x0, #4024]
  45bfb8:	add	x2, x2, #0x920
  45bfbc:	ldp	x21, x22, [sp, #32]
  45bfc0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45bfc4:	ldr	x0, [x0]
  45bfc8:	add	x1, x1, #0x428
  45bfcc:	ldp	x29, x30, [sp], #96
  45bfd0:	b	419740 <BIO_printf@plt>
  45bfd4:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45bfd8:	add	x1, sp, #0x60
  45bfdc:	add	x20, x1, x20, lsl #4
  45bfe0:	mov	x3, x22
  45bfe4:	ldr	x0, [x0, #4024]
  45bfe8:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45bfec:	ldur	x4, [x20, #-40]
  45bff0:	add	x2, x2, #0x920
  45bff4:	ldr	x0, [x0]
  45bff8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45bffc:	ldp	x19, x20, [sp, #16]
  45c000:	add	x1, x1, #0x400
  45c004:	ldp	x21, x22, [sp, #32]
  45c008:	ldp	x29, x30, [sp], #96
  45c00c:	b	419740 <BIO_printf@plt>
  45c010:	cmp	w0, #0x4d
  45c014:	b.eq	45c12c <ASN1_generate_nconf@plt+0x3d7bc>  // b.none
  45c018:	b.le	45c074 <ASN1_generate_nconf@plt+0x3d704>
  45c01c:	cmp	w0, #0x6e
  45c020:	b.eq	45c120 <ASN1_generate_nconf@plt+0x3d7b0>  // b.none
  45c024:	b.le	45c058 <ASN1_generate_nconf@plt+0x3d6e8>
  45c028:	cmp	w0, #0x73
  45c02c:	b.eq	45c0f0 <ASN1_generate_nconf@plt+0x3d780>  // b.none
  45c030:	cmp	w0, #0x75
  45c034:	b.ne	45c044 <ASN1_generate_nconf@plt+0x3d6d4>  // b.any
  45c038:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c03c:	add	x0, x0, #0x470
  45c040:	ret
  45c044:	cmp	w0, #0x70
  45c048:	b.ne	45c138 <ASN1_generate_nconf@plt+0x3d7c8>  // b.any
  45c04c:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c050:	add	x0, x0, #0x4b8
  45c054:	ret
  45c058:	cmp	w0, #0x66
  45c05c:	b.eq	45c108 <ASN1_generate_nconf@plt+0x3d798>  // b.none
  45c060:	cmp	w0, #0x6c
  45c064:	b.ne	45c09c <ASN1_generate_nconf@plt+0x3d72c>  // b.any
  45c068:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c06c:	add	x0, x0, #0x4a0
  45c070:	ret
  45c074:	cmp	w0, #0x3c
  45c078:	b.eq	45c114 <ASN1_generate_nconf@plt+0x3d7a4>  // b.none
  45c07c:	b.le	45c0c4 <ASN1_generate_nconf@plt+0x3d754>
  45c080:	cmp	w0, #0x45
  45c084:	b.eq	45c0fc <ASN1_generate_nconf@plt+0x3d78c>  // b.none
  45c088:	cmp	w0, #0x46
  45c08c:	b.ne	45c0b0 <ASN1_generate_nconf@plt+0x3d740>  // b.any
  45c090:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c094:	add	x0, x0, #0x468
  45c098:	ret
  45c09c:	cmp	w0, #0x55
  45c0a0:	b.ne	45c138 <ASN1_generate_nconf@plt+0x3d7c8>  // b.any
  45c0a4:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c0a8:	add	x0, x0, #0x458
  45c0ac:	ret
  45c0b0:	cmp	w0, #0x3e
  45c0b4:	b.ne	45c138 <ASN1_generate_nconf@plt+0x3d7c8>  // b.any
  45c0b8:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c0bc:	add	x0, x0, #0x478
  45c0c0:	ret
  45c0c4:	cmp	w0, #0x2d
  45c0c8:	b.eq	45c0e4 <ASN1_generate_nconf@plt+0x3d774>  // b.none
  45c0cc:	cmp	w0, #0x2f
  45c0d0:	b.ne	45c0e0 <ASN1_generate_nconf@plt+0x3d770>  // b.any
  45c0d4:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c0d8:	add	x0, x0, #0x4b0
  45c0dc:	ret
  45c0e0:	cbnz	w0, 45c138 <ASN1_generate_nconf@plt+0x3d7c8>
  45c0e4:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  45c0e8:	add	x0, x0, #0x948
  45c0ec:	ret
  45c0f0:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c0f4:	add	x0, x0, #0x488
  45c0f8:	ret
  45c0fc:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c100:	add	x0, x0, #0x490
  45c104:	ret
  45c108:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c10c:	add	x0, x0, #0x480
  45c110:	ret
  45c114:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c118:	add	x0, x0, #0x4a8
  45c11c:	ret
  45c120:	adrp	x0, 466000 <ASN1_generate_nconf@plt+0x47690>
  45c124:	add	x0, x0, #0x110
  45c128:	ret
  45c12c:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c130:	add	x0, x0, #0x460
  45c134:	ret
  45c138:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c13c:	add	x0, x0, #0x450
  45c140:	ret
  45c144:	nop
  45c148:	stp	x29, x30, [sp, #-32]!
  45c14c:	mov	x29, sp
  45c150:	str	x19, [sp, #16]
  45c154:	mov	x19, x0
  45c158:	bl	41e440 <strlen@plt>
  45c15c:	add	x1, x19, x0
  45c160:	b	45c170 <ASN1_generate_nconf@plt+0x3d800>
  45c164:	ldrb	w2, [x1]
  45c168:	cmp	w2, #0x2f
  45c16c:	b.eq	45c1a4 <ASN1_generate_nconf@plt+0x3d834>  // b.none
  45c170:	mov	x0, x1
  45c174:	sub	x1, x1, #0x1
  45c178:	cmp	x19, x1
  45c17c:	b.cc	45c164 <ASN1_generate_nconf@plt+0x3d7f4>  // b.lo, b.ul, b.last
  45c180:	adrp	x3, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c184:	add	x3, x3, #0x920
  45c188:	mov	x0, x3
  45c18c:	mov	x2, #0x27                  	// #39
  45c190:	bl	41ab70 <strncpy@plt>
  45c194:	strb	wzr, [x0, #39]
  45c198:	ldr	x19, [sp, #16]
  45c19c:	ldp	x29, x30, [sp], #32
  45c1a0:	ret
  45c1a4:	mov	x1, x0
  45c1a8:	b	45c180 <ASN1_generate_nconf@plt+0x3d810>
  45c1ac:	nop
  45c1b0:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c1b4:	add	x0, x0, #0x920
  45c1b8:	ret
  45c1bc:	nop
  45c1c0:	stp	x29, x30, [sp, #-48]!
  45c1c4:	mov	x29, sp
  45c1c8:	ldr	x0, [x1]
  45c1cc:	stp	x21, x22, [sp, #32]
  45c1d0:	adrp	x22, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c1d4:	add	x21, x22, #0x920
  45c1d8:	stp	x19, x20, [sp, #16]
  45c1dc:	mov	x19, x2
  45c1e0:	mov	w20, #0x1                   	// #1
  45c1e4:	str	x1, [x21, #40]
  45c1e8:	str	w20, [x21, #48]
  45c1ec:	str	x2, [x21, #56]
  45c1f0:	bl	45c148 <ASN1_generate_nconf@plt+0x3d7d8>
  45c1f4:	ldr	x0, [x19]
  45c1f8:	str	xzr, [x21, #64]
  45c1fc:	cbz	x0, 45c250 <ASN1_generate_nconf@plt+0x3d8e0>
  45c200:	adrp	x4, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c204:	adrp	x3, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c208:	mov	w5, w20
  45c20c:	mov	w1, #0x0                   	// #0
  45c210:	ldr	x4, [x4, #3944]
  45c214:	mov	x2, #0x0                   	// #0
  45c218:	ldr	x3, [x3, #4048]
  45c21c:	nop
  45c220:	cmp	x0, x4
  45c224:	ccmp	x0, x3, #0x4, ne  // ne = any
  45c228:	b.eq	45c23c <ASN1_generate_nconf@plt+0x3d8cc>  // b.none
  45c22c:	ldrb	w0, [x0]
  45c230:	cmp	w0, #0x0
  45c234:	csel	x2, x2, x19, ne  // ne = any
  45c238:	csel	w1, w1, w5, ne  // ne = any
  45c23c:	ldr	x0, [x19, #24]!
  45c240:	cbnz	x0, 45c220 <ASN1_generate_nconf@plt+0x3d8b0>
  45c244:	cbz	w1, 45c250 <ASN1_generate_nconf@plt+0x3d8e0>
  45c248:	add	x0, x22, #0x920
  45c24c:	str	x2, [x0, #64]
  45c250:	add	x0, x22, #0x920
  45c254:	ldp	x19, x20, [sp, #16]
  45c258:	ldp	x21, x22, [sp, #32]
  45c25c:	ldp	x29, x30, [sp], #48
  45c260:	ret
  45c264:	nop
  45c268:	stp	x29, x30, [sp, #-48]!
  45c26c:	mov	x3, x0
  45c270:	cmp	x1, #0x2
  45c274:	mov	x29, sp
  45c278:	stp	x19, x20, [sp, #16]
  45c27c:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c280:	stp	x21, x22, [sp, #32]
  45c284:	ldr	x21, [x19, #4024]
  45c288:	ldr	x0, [x21]
  45c28c:	b.eq	45c300 <ASN1_generate_nconf@plt+0x3d990>  // b.none
  45c290:	mov	x20, x1
  45c294:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c298:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c29c:	add	x2, x2, #0x920
  45c2a0:	add	x1, x1, #0x4f0
  45c2a4:	bl	419740 <BIO_printf@plt>
  45c2a8:	adrp	x0, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45c2ac:	adrp	x22, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c2b0:	add	x19, x0, #0x460
  45c2b4:	add	x22, x22, #0x518
  45c2b8:	ldr	x2, [x0, #1120]
  45c2bc:	cbnz	x2, 45c2cc <ASN1_generate_nconf@plt+0x3d95c>
  45c2c0:	b	45c2ec <ASN1_generate_nconf@plt+0x3d97c>
  45c2c4:	ldr	x2, [x19, #16]!
  45c2c8:	cbz	x2, 45c2ec <ASN1_generate_nconf@plt+0x3d97c>
  45c2cc:	ldrsw	x0, [x19, #8]
  45c2d0:	tst	x0, x20
  45c2d4:	b.eq	45c2c4 <ASN1_generate_nconf@plt+0x3d954>  // b.none
  45c2d8:	ldr	x0, [x21]
  45c2dc:	mov	x1, x22
  45c2e0:	bl	419740 <BIO_printf@plt>
  45c2e4:	ldr	x2, [x19, #16]!
  45c2e8:	cbnz	x2, 45c2cc <ASN1_generate_nconf@plt+0x3d95c>
  45c2ec:	mov	w0, #0x0                   	// #0
  45c2f0:	ldp	x19, x20, [sp, #16]
  45c2f4:	ldp	x21, x22, [sp, #32]
  45c2f8:	ldp	x29, x30, [sp], #48
  45c2fc:	ret
  45c300:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c304:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c308:	add	x2, x2, #0x920
  45c30c:	add	x1, x1, #0x4c0
  45c310:	bl	419740 <BIO_printf@plt>
  45c314:	mov	w0, #0x0                   	// #0
  45c318:	ldp	x19, x20, [sp, #16]
  45c31c:	ldp	x21, x22, [sp, #32]
  45c320:	ldp	x29, x30, [sp], #48
  45c324:	ret
  45c328:	stp	x29, x30, [sp, #-48]!
  45c32c:	mov	x29, sp
  45c330:	stp	x19, x20, [sp, #16]
  45c334:	mov	x19, x0
  45c338:	ldrb	w0, [x0]
  45c33c:	sub	w0, w0, #0x31
  45c340:	cmp	w0, #0x43
  45c344:	b.hi	45c370 <ASN1_generate_nconf@plt+0x3da00>  // b.pmore
  45c348:	mov	x20, x1
  45c34c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c350:	add	x1, x1, #0x7a0
  45c354:	str	x21, [sp, #32]
  45c358:	mov	x21, x2
  45c35c:	ldrb	w0, [x1, w0, uxtw]
  45c360:	adr	x1, 45c36c <ASN1_generate_nconf@plt+0x3d9fc>
  45c364:	add	x0, x1, w0, sxtb #2
  45c368:	br	x0
  45c36c:	ldr	x21, [sp, #32]
  45c370:	mov	w0, #0x0                   	// #0
  45c374:	ldp	x19, x20, [sp, #16]
  45c378:	ldp	x29, x30, [sp], #48
  45c37c:	ret
  45c380:	tbz	w20, #8, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c384:	mov	w1, #0x8001                	// #32769
  45c388:	mov	w0, #0x1                   	// #1
  45c38c:	str	w1, [x2]
  45c390:	ldr	x21, [sp, #32]
  45c394:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c398:	tbz	w20, #1, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c39c:	mov	w1, #0x4                   	// #4
  45c3a0:	mov	w0, #0x1                   	// #1
  45c3a4:	str	w1, [x2]
  45c3a8:	ldr	x21, [sp, #32]
  45c3ac:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c3b0:	tbz	w20, #5, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c3b4:	mov	w1, #0xb                   	// #11
  45c3b8:	mov	w0, #0x1                   	// #1
  45c3bc:	str	w1, [x2]
  45c3c0:	ldr	x21, [sp, #32]
  45c3c4:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c3c8:	tbz	w20, #7, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c3cc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c3d0:	mov	x0, x19
  45c3d4:	add	x1, x1, #0x520
  45c3d8:	bl	41d250 <strcmp@plt>
  45c3dc:	cbz	w0, 45c3f4 <ASN1_generate_nconf@plt+0x3da84>
  45c3e0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c3e4:	mov	x0, x19
  45c3e8:	add	x1, x1, #0x528
  45c3ec:	bl	41d250 <strcmp@plt>
  45c3f0:	cbnz	w0, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c3f4:	mov	w1, #0xe                   	// #14
  45c3f8:	mov	w0, #0x1                   	// #1
  45c3fc:	str	w1, [x21]
  45c400:	ldr	x21, [sp, #32]
  45c404:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c408:	ldrb	w0, [x19, #1]
  45c40c:	cbz	w0, 45c4bc <ASN1_generate_nconf@plt+0x3db4c>
  45c410:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45c414:	mov	x0, x19
  45c418:	add	x1, x1, #0x48
  45c41c:	bl	41d250 <strcmp@plt>
  45c420:	cbz	w0, 45c4bc <ASN1_generate_nconf@plt+0x3db4c>
  45c424:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45c428:	mov	x0, x19
  45c42c:	add	x1, x1, #0xfe0
  45c430:	bl	41d250 <strcmp@plt>
  45c434:	cbz	w0, 45c4bc <ASN1_generate_nconf@plt+0x3db4c>
  45c438:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c43c:	mov	x0, x19
  45c440:	add	x1, x1, #0x530
  45c444:	bl	41d250 <strcmp@plt>
  45c448:	cbz	w0, 45c54c <ASN1_generate_nconf@plt+0x3dbdc>
  45c44c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c450:	mov	x0, x19
  45c454:	add	x1, x1, #0x538
  45c458:	bl	41d250 <strcmp@plt>
  45c45c:	cbz	w0, 45c54c <ASN1_generate_nconf@plt+0x3dbdc>
  45c460:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c464:	mov	x0, x19
  45c468:	add	x1, x1, #0x540
  45c46c:	bl	41d250 <strcmp@plt>
  45c470:	cbz	w0, 45c51c <ASN1_generate_nconf@plt+0x3dbac>
  45c474:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c478:	mov	x0, x19
  45c47c:	add	x1, x1, #0x548
  45c480:	bl	41d250 <strcmp@plt>
  45c484:	cbz	w0, 45c51c <ASN1_generate_nconf@plt+0x3dbac>
  45c488:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c48c:	mov	x0, x19
  45c490:	add	x1, x1, #0x550
  45c494:	bl	41d250 <strcmp@plt>
  45c498:	cbz	w0, 45c51c <ASN1_generate_nconf@plt+0x3dbac>
  45c49c:	adrp	x1, 46c000 <ASN1_generate_nconf@plt+0x4d690>
  45c4a0:	mov	x0, x19
  45c4a4:	add	x1, x1, #0xba0
  45c4a8:	bl	41d250 <strcmp@plt>
  45c4ac:	cbz	w0, 45c51c <ASN1_generate_nconf@plt+0x3dbac>
  45c4b0:	mov	w0, #0x0                   	// #0
  45c4b4:	ldr	x21, [sp, #32]
  45c4b8:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c4bc:	tbz	w20, #1, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c4c0:	mov	w1, #0x8005                	// #32773
  45c4c4:	mov	w0, #0x1                   	// #1
  45c4c8:	str	w1, [x21]
  45c4cc:	ldr	x21, [sp, #32]
  45c4d0:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c4d4:	tbz	w20, #3, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c4d8:	mov	w1, #0x8007                	// #32775
  45c4dc:	mov	w0, #0x1                   	// #1
  45c4e0:	str	w1, [x2]
  45c4e4:	ldr	x21, [sp, #32]
  45c4e8:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c4ec:	tbz	w20, #4, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c4f0:	mov	w1, #0x8                   	// #8
  45c4f4:	mov	w0, #0x1                   	// #1
  45c4f8:	str	w1, [x2]
  45c4fc:	ldr	x21, [sp, #32]
  45c500:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c504:	tbz	w20, #9, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c508:	mov	w1, #0xd                   	// #13
  45c50c:	mov	w0, #0x1                   	// #1
  45c510:	str	w1, [x2]
  45c514:	ldr	x21, [sp, #32]
  45c518:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c51c:	tbz	w20, #2, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c520:	mov	w1, #0x6                   	// #6
  45c524:	mov	w0, #0x1                   	// #1
  45c528:	str	w1, [x21]
  45c52c:	ldr	x21, [sp, #32]
  45c530:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c534:	mov	x1, x20
  45c538:	mov	x0, x19
  45c53c:	ldp	x19, x20, [sp, #16]
  45c540:	ldr	x21, [sp, #32]
  45c544:	ldp	x29, x30, [sp], #48
  45c548:	b	45c268 <ASN1_generate_nconf@plt+0x3d8f8>
  45c54c:	tbz	w20, #10, 45c534 <ASN1_generate_nconf@plt+0x3dbc4>
  45c550:	mov	w1, #0xc                   	// #12
  45c554:	mov	w0, #0x1                   	// #1
  45c558:	str	w1, [x21]
  45c55c:	ldr	x21, [sp, #32]
  45c560:	b	45c374 <ASN1_generate_nconf@plt+0x3da04>
  45c564:	nop
  45c568:	stp	x29, x30, [sp, #-32]!
  45c56c:	mov	x29, sp
  45c570:	stp	x19, x20, [sp, #16]
  45c574:	mov	x19, x1
  45c578:	mov	x20, x0
  45c57c:	bl	41ce60 <EVP_get_cipherbyname@plt>
  45c580:	str	x0, [x19]
  45c584:	cbz	x0, 45c598 <ASN1_generate_nconf@plt+0x3dc28>
  45c588:	mov	w0, #0x1                   	// #1
  45c58c:	ldp	x19, x20, [sp, #16]
  45c590:	ldp	x29, x30, [sp], #32
  45c594:	ret
  45c598:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c59c:	mov	x3, x20
  45c5a0:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c5a4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c5a8:	ldr	x0, [x0, #4024]
  45c5ac:	add	x2, x2, #0x920
  45c5b0:	add	x1, x1, #0x558
  45c5b4:	ldr	x0, [x0]
  45c5b8:	bl	419740 <BIO_printf@plt>
  45c5bc:	mov	w0, #0x0                   	// #0
  45c5c0:	ldp	x19, x20, [sp, #16]
  45c5c4:	ldp	x29, x30, [sp], #32
  45c5c8:	ret
  45c5cc:	nop
  45c5d0:	stp	x29, x30, [sp, #-32]!
  45c5d4:	mov	x29, sp
  45c5d8:	stp	x19, x20, [sp, #16]
  45c5dc:	mov	x19, x1
  45c5e0:	mov	x20, x0
  45c5e4:	bl	41a9b0 <EVP_get_digestbyname@plt>
  45c5e8:	str	x0, [x19]
  45c5ec:	cbz	x0, 45c600 <ASN1_generate_nconf@plt+0x3dc90>
  45c5f0:	mov	w0, #0x1                   	// #1
  45c5f4:	ldp	x19, x20, [sp, #16]
  45c5f8:	ldp	x29, x30, [sp], #32
  45c5fc:	ret
  45c600:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c604:	mov	x3, x20
  45c608:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c60c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c610:	ldr	x0, [x0, #4024]
  45c614:	add	x2, x2, #0x920
  45c618:	add	x1, x1, #0x558
  45c61c:	ldr	x0, [x0]
  45c620:	bl	419740 <BIO_printf@plt>
  45c624:	mov	w0, #0x0                   	// #0
  45c628:	ldp	x19, x20, [sp, #16]
  45c62c:	ldp	x29, x30, [sp], #32
  45c630:	ret
  45c634:	nop
  45c638:	stp	x29, x30, [sp, #-48]!
  45c63c:	mov	x29, sp
  45c640:	stp	x21, x22, [sp, #32]
  45c644:	mov	x21, x0
  45c648:	ldr	x0, [x1]
  45c64c:	stp	x19, x20, [sp, #16]
  45c650:	mov	x20, x1
  45c654:	cbz	x0, 45c694 <ASN1_generate_nconf@plt+0x3dd24>
  45c658:	mov	x22, x2
  45c65c:	mov	x19, x1
  45c660:	b	45c66c <ASN1_generate_nconf@plt+0x3dcfc>
  45c664:	ldr	x0, [x19, #16]!
  45c668:	cbz	x0, 45c694 <ASN1_generate_nconf@plt+0x3dd24>
  45c66c:	mov	x1, x21
  45c670:	bl	41d250 <strcmp@plt>
  45c674:	cbnz	w0, 45c664 <ASN1_generate_nconf@plt+0x3dcf4>
  45c678:	ldr	w1, [x19, #8]
  45c67c:	mov	w0, #0x1                   	// #1
  45c680:	str	w1, [x22]
  45c684:	ldp	x19, x20, [sp, #16]
  45c688:	ldp	x21, x22, [sp, #32]
  45c68c:	ldp	x29, x30, [sp], #48
  45c690:	ret
  45c694:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c698:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c69c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c6a0:	add	x2, x2, #0x920
  45c6a4:	ldr	x19, [x19, #4024]
  45c6a8:	add	x1, x1, #0x578
  45c6ac:	ldr	x0, [x19]
  45c6b0:	bl	419740 <BIO_printf@plt>
  45c6b4:	ldr	x2, [x20]
  45c6b8:	cbz	x2, 45c6dc <ASN1_generate_nconf@plt+0x3dd6c>
  45c6bc:	adrp	x21, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c6c0:	add	x21, x21, #0x598
  45c6c4:	nop
  45c6c8:	ldr	x0, [x19]
  45c6cc:	mov	x1, x21
  45c6d0:	bl	419740 <BIO_printf@plt>
  45c6d4:	ldr	x2, [x20, #16]!
  45c6d8:	cbnz	x2, 45c6c8 <ASN1_generate_nconf@plt+0x3dd58>
  45c6dc:	mov	w0, #0x0                   	// #0
  45c6e0:	ldp	x19, x20, [sp, #16]
  45c6e4:	ldp	x21, x22, [sp, #32]
  45c6e8:	ldp	x29, x30, [sp], #48
  45c6ec:	ret
  45c6f0:	stp	x29, x30, [sp, #-64]!
  45c6f4:	mov	x29, sp
  45c6f8:	stp	x19, x20, [sp, #16]
  45c6fc:	mov	x20, x0
  45c700:	stp	x21, x22, [sp, #32]
  45c704:	mov	x21, x1
  45c708:	bl	41bcb0 <__errno_location@plt>
  45c70c:	mov	x19, x0
  45c710:	mov	w2, #0x0                   	// #0
  45c714:	mov	x0, x20
  45c718:	add	x1, sp, #0x38
  45c71c:	ldr	w22, [x19]
  45c720:	str	wzr, [x19]
  45c724:	bl	41d2c0 <strtol@plt>
  45c728:	ldr	x2, [sp, #56]
  45c72c:	ldrb	w3, [x2]
  45c730:	cmp	w3, #0x0
  45c734:	ccmp	x2, x20, #0x4, eq  // eq = none
  45c738:	b.eq	45c780 <ASN1_generate_nconf@plt+0x3de10>  // b.none
  45c73c:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  45c740:	add	x2, x0, x2
  45c744:	cmn	x2, #0x3
  45c748:	b.ls	45c774 <ASN1_generate_nconf@plt+0x3de04>  // b.plast
  45c74c:	ldr	w1, [x19]
  45c750:	cmp	w1, #0x22
  45c754:	b.eq	45c780 <ASN1_generate_nconf@plt+0x3de10>  // b.none
  45c758:	str	x0, [x21]
  45c75c:	mov	w0, #0x1                   	// #1
  45c760:	str	w22, [x19]
  45c764:	ldp	x19, x20, [sp, #16]
  45c768:	ldp	x21, x22, [sp, #32]
  45c76c:	ldp	x29, x30, [sp], #64
  45c770:	ret
  45c774:	cbnz	x0, 45c758 <ASN1_generate_nconf@plt+0x3dde8>
  45c778:	ldr	w1, [x19]
  45c77c:	cbz	w1, 45c758 <ASN1_generate_nconf@plt+0x3dde8>
  45c780:	mov	x0, x20
  45c784:	bl	45bf38 <ASN1_generate_nconf@plt+0x3d5c8>
  45c788:	str	w22, [x19]
  45c78c:	mov	w0, #0x0                   	// #0
  45c790:	ldp	x19, x20, [sp, #16]
  45c794:	ldp	x21, x22, [sp, #32]
  45c798:	ldp	x29, x30, [sp], #64
  45c79c:	ret
  45c7a0:	stp	x29, x30, [sp, #-48]!
  45c7a4:	mov	x29, sp
  45c7a8:	stp	x19, x20, [sp, #16]
  45c7ac:	mov	x19, x1
  45c7b0:	mov	x20, x0
  45c7b4:	add	x1, sp, #0x28
  45c7b8:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  45c7bc:	cbz	w0, 45c7d4 <ASN1_generate_nconf@plt+0x3de64>
  45c7c0:	ldr	x1, [sp, #40]
  45c7c4:	str	w1, [x19]
  45c7c8:	mov	w0, #0x1                   	// #1
  45c7cc:	cmp	x1, w1, sxtw
  45c7d0:	b.ne	45c7e0 <ASN1_generate_nconf@plt+0x3de70>  // b.any
  45c7d4:	ldp	x19, x20, [sp, #16]
  45c7d8:	ldp	x29, x30, [sp], #48
  45c7dc:	ret
  45c7e0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45c7e4:	mov	x3, x20
  45c7e8:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45c7ec:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45c7f0:	ldr	x0, [x0, #4024]
  45c7f4:	add	x2, x2, #0x920
  45c7f8:	add	x1, x1, #0x5a0
  45c7fc:	ldr	x0, [x0]
  45c800:	bl	419740 <BIO_printf@plt>
  45c804:	mov	w0, #0x0                   	// #0
  45c808:	ldp	x19, x20, [sp, #16]
  45c80c:	ldp	x29, x30, [sp], #48
  45c810:	ret
  45c814:	nop
  45c818:	stp	x29, x30, [sp, #-64]!
  45c81c:	mov	x29, sp
  45c820:	stp	x19, x20, [sp, #16]
  45c824:	mov	x20, x0
  45c828:	stp	x21, x22, [sp, #32]
  45c82c:	mov	x21, x1
  45c830:	bl	41bcb0 <__errno_location@plt>
  45c834:	mov	x19, x0
  45c838:	mov	w3, #0x0                   	// #0
  45c83c:	mov	w2, #0x0                   	// #0
  45c840:	mov	x0, x20
  45c844:	add	x1, sp, #0x38
  45c848:	ldr	w22, [x19]
  45c84c:	str	wzr, [x19]
  45c850:	bl	41cb00 <__strtol_internal@plt>
  45c854:	ldr	x2, [sp, #56]
  45c858:	ldrb	w3, [x2]
  45c85c:	cmp	w3, #0x0
  45c860:	ccmp	x2, x20, #0x4, eq  // eq = none
  45c864:	b.eq	45c8ac <ASN1_generate_nconf@plt+0x3df3c>  // b.none
  45c868:	mov	x2, #0x7fffffffffffffff    	// #9223372036854775807
  45c86c:	add	x2, x0, x2
  45c870:	cmn	x2, #0x3
  45c874:	b.ls	45c8a0 <ASN1_generate_nconf@plt+0x3df30>  // b.plast
  45c878:	ldr	w1, [x19]
  45c87c:	cmp	w1, #0x22
  45c880:	b.eq	45c8ac <ASN1_generate_nconf@plt+0x3df3c>  // b.none
  45c884:	str	x0, [x21]
  45c888:	mov	w0, #0x1                   	// #1
  45c88c:	str	w22, [x19]
  45c890:	ldp	x19, x20, [sp, #16]
  45c894:	ldp	x21, x22, [sp, #32]
  45c898:	ldp	x29, x30, [sp], #64
  45c89c:	ret
  45c8a0:	cbnz	x0, 45c884 <ASN1_generate_nconf@plt+0x3df14>
  45c8a4:	ldr	w1, [x19]
  45c8a8:	cbz	w1, 45c884 <ASN1_generate_nconf@plt+0x3df14>
  45c8ac:	mov	x0, x20
  45c8b0:	bl	45bf38 <ASN1_generate_nconf@plt+0x3d5c8>
  45c8b4:	str	w22, [x19]
  45c8b8:	mov	w0, #0x0                   	// #0
  45c8bc:	ldp	x19, x20, [sp, #16]
  45c8c0:	ldp	x21, x22, [sp, #32]
  45c8c4:	ldp	x29, x30, [sp], #64
  45c8c8:	ret
  45c8cc:	nop
  45c8d0:	stp	x29, x30, [sp, #-64]!
  45c8d4:	mov	x29, sp
  45c8d8:	stp	x19, x20, [sp, #16]
  45c8dc:	mov	x20, x0
  45c8e0:	stp	x21, x22, [sp, #32]
  45c8e4:	mov	x21, x1
  45c8e8:	bl	41bcb0 <__errno_location@plt>
  45c8ec:	mov	x19, x0
  45c8f0:	mov	w3, #0x0                   	// #0
  45c8f4:	mov	w2, #0x0                   	// #0
  45c8f8:	mov	x0, x20
  45c8fc:	add	x1, sp, #0x38
  45c900:	ldr	w22, [x19]
  45c904:	str	wzr, [x19]
  45c908:	bl	41d910 <__strtoul_internal@plt>
  45c90c:	ldr	x2, [sp, #56]
  45c910:	ldrb	w3, [x2]
  45c914:	cmp	w3, #0x0
  45c918:	ccmp	x2, x20, #0x4, eq  // eq = none
  45c91c:	b.eq	45c95c <ASN1_generate_nconf@plt+0x3dfec>  // b.none
  45c920:	cmn	x0, #0x1
  45c924:	b.eq	45c950 <ASN1_generate_nconf@plt+0x3dfe0>  // b.none
  45c928:	cbnz	x0, 45c934 <ASN1_generate_nconf@plt+0x3dfc4>
  45c92c:	ldr	w1, [x19]
  45c930:	cbnz	w1, 45c95c <ASN1_generate_nconf@plt+0x3dfec>
  45c934:	str	x0, [x21]
  45c938:	mov	w0, #0x1                   	// #1
  45c93c:	str	w22, [x19]
  45c940:	ldp	x19, x20, [sp, #16]
  45c944:	ldp	x21, x22, [sp, #32]
  45c948:	ldp	x29, x30, [sp], #64
  45c94c:	ret
  45c950:	ldr	w1, [x19]
  45c954:	cmp	w1, #0x22
  45c958:	b.ne	45c934 <ASN1_generate_nconf@plt+0x3dfc4>  // b.any
  45c95c:	mov	x0, x20
  45c960:	bl	45bf38 <ASN1_generate_nconf@plt+0x3d5c8>
  45c964:	str	w22, [x19]
  45c968:	mov	w0, #0x0                   	// #0
  45c96c:	ldp	x19, x20, [sp, #16]
  45c970:	ldp	x21, x22, [sp, #32]
  45c974:	ldp	x29, x30, [sp], #64
  45c978:	ret
  45c97c:	nop
  45c980:	stp	x29, x30, [sp, #-64]!
  45c984:	mov	x29, sp
  45c988:	stp	x19, x20, [sp, #16]
  45c98c:	mov	x20, x0
  45c990:	stp	x21, x22, [sp, #32]
  45c994:	mov	x21, x1
  45c998:	bl	41bcb0 <__errno_location@plt>
  45c99c:	mov	x19, x0
  45c9a0:	mov	w2, #0x0                   	// #0
  45c9a4:	mov	x0, x20
  45c9a8:	add	x1, sp, #0x38
  45c9ac:	ldr	w22, [x19]
  45c9b0:	str	wzr, [x19]
  45c9b4:	bl	41cea0 <strtoul@plt>
  45c9b8:	ldr	x2, [sp, #56]
  45c9bc:	ldrb	w3, [x2]
  45c9c0:	cmp	w3, #0x0
  45c9c4:	ccmp	x2, x20, #0x4, eq  // eq = none
  45c9c8:	b.eq	45ca08 <ASN1_generate_nconf@plt+0x3e098>  // b.none
  45c9cc:	cmn	x0, #0x1
  45c9d0:	b.eq	45c9fc <ASN1_generate_nconf@plt+0x3e08c>  // b.none
  45c9d4:	cbnz	x0, 45c9e0 <ASN1_generate_nconf@plt+0x3e070>
  45c9d8:	ldr	w1, [x19]
  45c9dc:	cbnz	w1, 45ca08 <ASN1_generate_nconf@plt+0x3e098>
  45c9e0:	str	x0, [x21]
  45c9e4:	mov	w0, #0x1                   	// #1
  45c9e8:	str	w22, [x19]
  45c9ec:	ldp	x19, x20, [sp, #16]
  45c9f0:	ldp	x21, x22, [sp, #32]
  45c9f4:	ldp	x29, x30, [sp], #64
  45c9f8:	ret
  45c9fc:	ldr	w1, [x19]
  45ca00:	cmp	w1, #0x22
  45ca04:	b.ne	45c9e0 <ASN1_generate_nconf@plt+0x3e070>  // b.any
  45ca08:	mov	x0, x20
  45ca0c:	bl	45bf38 <ASN1_generate_nconf@plt+0x3d5c8>
  45ca10:	str	w22, [x19]
  45ca14:	mov	w0, #0x0                   	// #0
  45ca18:	ldp	x19, x20, [sp, #16]
  45ca1c:	ldp	x21, x22, [sp, #32]
  45ca20:	ldp	x29, x30, [sp], #64
  45ca24:	ret
  45ca28:	stp	x29, x30, [sp, #-128]!
  45ca2c:	mov	x29, sp
  45ca30:	stp	x19, x20, [sp, #16]
  45ca34:	adrp	x20, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45ca38:	add	x0, x20, #0x920
  45ca3c:	stp	x21, x22, [sp, #32]
  45ca40:	ldr	w19, [x0, #48]
  45ca44:	ldr	x21, [x0, #40]
  45ca48:	str	xzr, [x0, #72]
  45ca4c:	ldr	x2, [x21, w19, sxtw #3]
  45ca50:	cbz	x2, 45ca60 <ASN1_generate_nconf@plt+0x3e0f0>
  45ca54:	ldrb	w1, [x2]
  45ca58:	cmp	w1, #0x2d
  45ca5c:	b.eq	45ca74 <ASN1_generate_nconf@plt+0x3e104>  // b.none
  45ca60:	mov	w0, #0x0                   	// #0
  45ca64:	ldp	x19, x20, [sp, #16]
  45ca68:	ldp	x21, x22, [sp, #32]
  45ca6c:	ldp	x29, x30, [sp], #128
  45ca70:	ret
  45ca74:	ldrb	w3, [x2, #1]
  45ca78:	add	w1, w19, #0x1
  45ca7c:	str	w1, [x0, #48]
  45ca80:	sbfiz	x22, x19, #3, #32
  45ca84:	cmp	w3, #0x2d
  45ca88:	b.ne	45ca98 <ASN1_generate_nconf@plt+0x3e128>  // b.any
  45ca8c:	ldrb	w0, [x2, #2]
  45ca90:	cbz	w0, 45ca60 <ASN1_generate_nconf@plt+0x3e0f0>
  45ca94:	nop
  45ca98:	stp	x23, x24, [sp, #48]
  45ca9c:	str	x25, [sp, #64]
  45caa0:	add	x25, x2, #0x1
  45caa4:	ldrb	w0, [x2, #1]
  45caa8:	cmp	w0, #0x2d
  45caac:	b.eq	45cb2c <ASN1_generate_nconf@plt+0x3e1bc>  // b.none
  45cab0:	add	x23, x20, #0x920
  45cab4:	mov	x0, x25
  45cab8:	mov	w1, #0x3d                  	// #61
  45cabc:	str	x2, [x23, #80]
  45cac0:	bl	41d830 <strchr@plt>
  45cac4:	cbz	x0, 45cb38 <ASN1_generate_nconf@plt+0x3e1c8>
  45cac8:	add	x1, x0, #0x1
  45cacc:	strb	wzr, [x0]
  45cad0:	str	x1, [x23, #72]
  45cad4:	add	x0, x20, #0x920
  45cad8:	ldr	x23, [x0, #56]
  45cadc:	ldr	x24, [x23]
  45cae0:	cbz	x24, 45ccb8 <ASN1_generate_nconf@plt+0x3e348>
  45cae4:	mov	x1, x24
  45cae8:	mov	x0, x25
  45caec:	bl	41d250 <strcmp@plt>
  45caf0:	cbnz	w0, 45ccb0 <ASN1_generate_nconf@plt+0x3e340>
  45caf4:	ldr	w4, [x23, #12]
  45caf8:	add	x2, x20, #0x920
  45cafc:	cmp	w4, #0x2d
  45cb00:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  45cb04:	ldr	x0, [x2, #72]
  45cb08:	b.ne	45cb40 <ASN1_generate_nconf@plt+0x3e1d0>  // b.any
  45cb0c:	cbnz	x0, 45cd68 <ASN1_generate_nconf@plt+0x3e3f8>
  45cb10:	ldr	w0, [x23, #8]
  45cb14:	ldp	x19, x20, [sp, #16]
  45cb18:	ldp	x21, x22, [sp, #32]
  45cb1c:	ldp	x23, x24, [sp, #48]
  45cb20:	ldr	x25, [sp, #64]
  45cb24:	ldp	x29, x30, [sp], #128
  45cb28:	ret
  45cb2c:	add	x25, x2, #0x2
  45cb30:	add	x2, x2, #0x1
  45cb34:	b	45cab0 <ASN1_generate_nconf@plt+0x3e140>
  45cb38:	str	xzr, [x23, #72]
  45cb3c:	b	45cad4 <ASN1_generate_nconf@plt+0x3e164>
  45cb40:	cbz	x0, 45ccd8 <ASN1_generate_nconf@plt+0x3e368>
  45cb44:	cmp	w4, #0x63
  45cb48:	b.eq	45cd58 <ASN1_generate_nconf@plt+0x3e3e8>  // b.none
  45cb4c:	b.gt	45cb98 <ASN1_generate_nconf@plt+0x3e228>
  45cb50:	cmp	w4, #0x4d
  45cb54:	b.eq	45ccf4 <ASN1_generate_nconf@plt+0x3e384>  // b.none
  45cb58:	b.le	45cbcc <ASN1_generate_nconf@plt+0x3e25c>
  45cb5c:	cmp	w4, #0x55
  45cb60:	b.ne	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>  // b.any
  45cb64:	add	x20, x20, #0x920
  45cb68:	add	x1, sp, #0x78
  45cb6c:	ldr	x0, [x20, #72]
  45cb70:	bl	45c8d0 <ASN1_generate_nconf@plt+0x3df60>
  45cb74:	cbnz	w0, 45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cb78:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cb7c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cb80:	mov	x2, x20
  45cb84:	add	x1, x1, #0x658
  45cb88:	ldr	x0, [x0, #4024]
  45cb8c:	ldr	x4, [x23]
  45cb90:	ldr	x3, [x20, #72]
  45cb94:	b	45cc98 <ASN1_generate_nconf@plt+0x3e328>
  45cb98:	cmp	w4, #0x6e
  45cb9c:	b.eq	45cd0c <ASN1_generate_nconf@plt+0x3e39c>  // b.none
  45cba0:	b.le	45cc18 <ASN1_generate_nconf@plt+0x3e2a8>
  45cba4:	cmp	w4, #0x70
  45cba8:	b.eq	45cd0c <ASN1_generate_nconf@plt+0x3e39c>  // b.none
  45cbac:	cmp	w4, #0x75
  45cbb0:	b.ne	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>  // b.any
  45cbb4:	add	x20, x20, #0x920
  45cbb8:	add	x1, sp, #0x68
  45cbbc:	ldr	x0, [x20, #72]
  45cbc0:	bl	45c980 <ASN1_generate_nconf@plt+0x3e010>
  45cbc4:	cbnz	w0, 45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cbc8:	b	45cb78 <ASN1_generate_nconf@plt+0x3e208>
  45cbcc:	cmp	w4, #0x2f
  45cbd0:	b.ne	45cc40 <ASN1_generate_nconf@plt+0x3e2d0>  // b.any
  45cbd4:	add	x20, x20, #0x920
  45cbd8:	ldr	x0, [x20, #72]
  45cbdc:	bl	459e20 <ASN1_generate_nconf@plt+0x3b4b0>
  45cbe0:	cmp	w0, #0x0
  45cbe4:	b.gt	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cbe8:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cbec:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cbf0:	ldr	x3, [x20, #72]
  45cbf4:	add	x1, x1, #0x610
  45cbf8:	ldr	x0, [x0, #4024]
  45cbfc:	mov	x2, x20
  45cc00:	ldr	x0, [x0]
  45cc04:	bl	419740 <BIO_printf@plt>
  45cc08:	mov	w0, #0xffffffff            	// #-1
  45cc0c:	ldp	x23, x24, [sp, #48]
  45cc10:	ldr	x25, [sp, #64]
  45cc14:	b	45ca64 <ASN1_generate_nconf@plt+0x3e0f4>
  45cc18:	cmp	w4, #0x66
  45cc1c:	b.eq	45cdb0 <ASN1_generate_nconf@plt+0x3e440>  // b.none
  45cc20:	cmp	w4, #0x6c
  45cc24:	b.ne	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>  // b.any
  45cc28:	add	x20, x20, #0x920
  45cc2c:	add	x1, sp, #0x60
  45cc30:	ldr	x0, [x20, #72]
  45cc34:	bl	45c6f0 <ASN1_generate_nconf@plt+0x3dd80>
  45cc38:	cbnz	w0, 45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cc3c:	b	45cb78 <ASN1_generate_nconf@plt+0x3e208>
  45cc40:	sub	w0, w4, #0x45
  45cc44:	cmp	w0, #0x1
  45cc48:	b.hi	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>  // b.pmore
  45cc4c:	add	x0, x20, #0x920
  45cc50:	cmp	w4, #0x45
  45cc54:	mov	x1, #0x12                  	// #18
  45cc58:	ldr	x0, [x0, #72]
  45cc5c:	b.eq	45cc70 <ASN1_generate_nconf@plt+0x3e300>  // b.none
  45cc60:	cmp	w4, #0x46
  45cc64:	mov	x1, #0x2                   	// #2
  45cc68:	mov	x2, #0x7be                 	// #1982
  45cc6c:	csel	x1, x1, x2, eq  // eq = none
  45cc70:	add	x2, sp, #0x5c
  45cc74:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  45cc78:	cbnz	w0, 45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cc7c:	add	x2, x20, #0x920
  45cc80:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cc84:	ldr	x4, [x23]
  45cc88:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cc8c:	ldr	x0, [x0, #4024]
  45cc90:	add	x1, x1, #0x680
  45cc94:	ldr	x3, [x2, #72]
  45cc98:	ldr	x0, [x0]
  45cc9c:	bl	419740 <BIO_printf@plt>
  45cca0:	mov	w0, #0xffffffff            	// #-1
  45cca4:	ldp	x23, x24, [sp, #48]
  45cca8:	ldr	x25, [sp, #64]
  45ccac:	b	45ca64 <ASN1_generate_nconf@plt+0x3e0f4>
  45ccb0:	ldr	x24, [x23, #24]!
  45ccb4:	cbnz	x24, 45cae4 <ASN1_generate_nconf@plt+0x3e174>
  45ccb8:	add	x2, x20, #0x920
  45ccbc:	ldr	x0, [x2, #64]
  45ccc0:	cbz	x0, 45cd80 <ASN1_generate_nconf@plt+0x3e410>
  45ccc4:	ldr	w0, [x0, #8]
  45ccc8:	ldp	x23, x24, [sp, #48]
  45cccc:	str	x25, [x2, #88]
  45ccd0:	ldr	x25, [sp, #64]
  45ccd4:	b	45ca64 <ASN1_generate_nconf@plt+0x3e0f4>
  45ccd8:	add	x21, x21, x22
  45ccdc:	ldr	x0, [x21, #8]
  45cce0:	cbz	x0, 45cd98 <ASN1_generate_nconf@plt+0x3e428>
  45cce4:	add	w19, w19, #0x2
  45cce8:	str	w19, [x2, #48]
  45ccec:	str	x0, [x2, #72]
  45ccf0:	b	45cb44 <ASN1_generate_nconf@plt+0x3e1d4>
  45ccf4:	add	x20, x20, #0x920
  45ccf8:	add	x1, sp, #0x70
  45ccfc:	ldr	x0, [x20, #72]
  45cd00:	bl	45c818 <ASN1_generate_nconf@plt+0x3dea8>
  45cd04:	cbnz	w0, 45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cd08:	b	45cb78 <ASN1_generate_nconf@plt+0x3e208>
  45cd0c:	add	x0, x20, #0x920
  45cd10:	add	x1, sp, #0x5c
  45cd14:	ldr	x0, [x0, #72]
  45cd18:	bl	45c7a0 <ASN1_generate_nconf@plt+0x3de30>
  45cd1c:	cbz	w0, 45cd38 <ASN1_generate_nconf@plt+0x3e3c8>
  45cd20:	ldr	w0, [x23, #12]
  45cd24:	cmp	w0, #0x70
  45cd28:	b.ne	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>  // b.any
  45cd2c:	ldr	w0, [sp, #92]
  45cd30:	cmp	w0, #0x0
  45cd34:	b.gt	45cb10 <ASN1_generate_nconf@plt+0x3e1a0>
  45cd38:	add	x2, x20, #0x920
  45cd3c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cd40:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cd44:	add	x1, x1, #0x630
  45cd48:	ldr	x0, [x0, #4024]
  45cd4c:	ldr	x4, [x23]
  45cd50:	ldr	x3, [x2, #72]
  45cd54:	b	45cc98 <ASN1_generate_nconf@plt+0x3e328>
  45cd58:	add	x0, x20, #0x920
  45cd5c:	mov	x1, #0xa                   	// #10
  45cd60:	ldr	x0, [x0, #72]
  45cd64:	b	45cc70 <ASN1_generate_nconf@plt+0x3e300>
  45cd68:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cd6c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cd70:	mov	x3, x25
  45cd74:	add	x1, x1, #0x5c8
  45cd78:	ldr	x0, [x0, #4024]
  45cd7c:	b	45cc00 <ASN1_generate_nconf@plt+0x3e290>
  45cd80:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cd84:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cd88:	mov	x3, x25
  45cd8c:	add	x1, x1, #0x6a8
  45cd90:	ldr	x0, [x0, #4024]
  45cd94:	b	45cc00 <ASN1_generate_nconf@plt+0x3e290>
  45cd98:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cd9c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45cda0:	mov	x3, x24
  45cda4:	add	x1, x1, #0x5f0
  45cda8:	ldr	x0, [x0, #4024]
  45cdac:	b	45cc00 <ASN1_generate_nconf@plt+0x3e290>
  45cdb0:	add	x0, x20, #0x920
  45cdb4:	mov	x1, #0x7be                 	// #1982
  45cdb8:	ldr	x0, [x0, #72]
  45cdbc:	b	45cc70 <ASN1_generate_nconf@plt+0x3e300>
  45cdc0:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45cdc4:	ldr	x0, [x0, #2408]
  45cdc8:	ret
  45cdcc:	nop
  45cdd0:	stp	x29, x30, [sp, #-48]!
  45cdd4:	sub	w2, w0, #0x7d0
  45cdd8:	cmp	w2, #0x1f
  45cddc:	mov	x29, sp
  45cde0:	stp	x19, x20, [sp, #16]
  45cde4:	str	xzr, [sp, #40]
  45cde8:	b.ls	45ce00 <ASN1_generate_nconf@plt+0x3e490>  // b.plast
  45cdec:	mov	w20, #0x1                   	// #1
  45cdf0:	mov	w0, w20
  45cdf4:	ldp	x19, x20, [sp, #16]
  45cdf8:	ldp	x29, x30, [sp], #48
  45cdfc:	ret
  45ce00:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ce04:	mov	x19, x1
  45ce08:	add	x0, x0, #0x7e4
  45ce0c:	ldrh	w0, [x0, w2, uxtw #1]
  45ce10:	adr	x1, 45ce1c <ASN1_generate_nconf@plt+0x3e4ac>
  45ce14:	add	x0, x1, w0, sxth #2
  45ce18:	br	x0
  45ce1c:	mov	w20, #0x0                   	// #0
  45ce20:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce24:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45ce28:	mov	w1, #0x0                   	// #0
  45ce2c:	bl	41c4a0 <OBJ_txt2obj@plt>
  45ce30:	mov	x1, x0
  45ce34:	cbz	x0, 45d158 <ASN1_generate_nconf@plt+0x3e7e8>
  45ce38:	mov	x0, x19
  45ce3c:	mov	w20, #0x1                   	// #1
  45ce40:	bl	41b590 <X509_VERIFY_PARAM_add0_policy@plt>
  45ce44:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce48:	mov	x0, x19
  45ce4c:	mov	x1, #0x8000                	// #32768
  45ce50:	mov	w20, #0x1                   	// #1
  45ce54:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ce58:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce5c:	mov	x0, x19
  45ce60:	mov	x1, #0x800                 	// #2048
  45ce64:	mov	w20, #0x1                   	// #1
  45ce68:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ce6c:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce70:	mov	x0, x19
  45ce74:	mov	x1, #0x2000                	// #8192
  45ce78:	mov	w20, #0x1                   	// #1
  45ce7c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ce80:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce84:	mov	x0, x19
  45ce88:	mov	x1, #0x4000                	// #16384
  45ce8c:	mov	w20, #0x1                   	// #1
  45ce90:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ce94:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ce98:	mov	x0, x19
  45ce9c:	mov	x1, #0x1000                	// #4096
  45cea0:	mov	w20, #0x1                   	// #1
  45cea4:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cea8:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ceac:	mov	x0, x19
  45ceb0:	mov	x1, #0x20                  	// #32
  45ceb4:	mov	w20, #0x1                   	// #1
  45ceb8:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cebc:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cec0:	mov	x0, x19
  45cec4:	mov	x1, #0x40                  	// #64
  45cec8:	mov	w20, #0x1                   	// #1
  45cecc:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45ced0:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45ced4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45ced8:	mov	w2, #0xa                   	// #10
  45cedc:	mov	x1, #0x0                   	// #0
  45cee0:	bl	41d2c0 <strtol@plt>
  45cee4:	tbnz	w0, #31, 45cdec <ASN1_generate_nconf@plt+0x3e47c>
  45cee8:	mov	w1, w0
  45ceec:	mov	w20, #0x1                   	// #1
  45cef0:	mov	x0, x19
  45cef4:	bl	41a0a0 <X509_VERIFY_PARAM_set_auth_level@plt>
  45cef8:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cefc:	mov	x0, x19
  45cf00:	mov	x1, #0x80000               	// #524288
  45cf04:	mov	w20, #0x1                   	// #1
  45cf08:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf0c:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf10:	mov	x0, x19
  45cf14:	mov	x1, #0x20000               	// #131072
  45cf18:	mov	w20, #0x1                   	// #1
  45cf1c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf20:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf24:	mov	x0, x19
  45cf28:	mov	x1, #0x30000               	// #196608
  45cf2c:	mov	w20, #0x1                   	// #1
  45cf30:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf34:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf38:	mov	x0, x19
  45cf3c:	mov	x1, #0x10000               	// #65536
  45cf40:	mov	w20, #0x1                   	// #1
  45cf44:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf48:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf4c:	mov	x0, x19
  45cf50:	mov	x1, #0x200000              	// #2097152
  45cf54:	mov	w20, #0x1                   	// #1
  45cf58:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf5c:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf60:	mov	x0, x19
  45cf64:	mov	x1, #0x100000              	// #1048576
  45cf68:	mov	w20, #0x1                   	// #1
  45cf6c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf70:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf74:	mov	x0, x19
  45cf78:	mov	x1, #0x10                  	// #16
  45cf7c:	mov	w20, #0x1                   	// #1
  45cf80:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45cf84:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cf88:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45cf8c:	mov	x1, x0
  45cf90:	mov	x0, x19
  45cf94:	bl	41a520 <X509_VERIFY_PARAM_set1_ip_asc@plt>
  45cf98:	cmp	w0, #0x0
  45cf9c:	cset	w20, ne  // ne = any
  45cfa0:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cfa4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45cfa8:	bl	41ac20 <X509_VERIFY_PARAM_lookup@plt>
  45cfac:	mov	x1, x0
  45cfb0:	cbz	x0, 45d18c <ASN1_generate_nconf@plt+0x3e81c>
  45cfb4:	mov	x0, x19
  45cfb8:	mov	w20, #0x1                   	// #1
  45cfbc:	bl	41ceb0 <X509_VERIFY_PARAM_set1@plt>
  45cfc0:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45cfc4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45cfc8:	bl	41b6c0 <X509_PURPOSE_get_by_sname@plt>
  45cfcc:	tbnz	w0, #31, 45d124 <ASN1_generate_nconf@plt+0x3e7b4>
  45cfd0:	bl	41d7a0 <X509_PURPOSE_get0@plt>
  45cfd4:	bl	41b2b0 <X509_PURPOSE_get_id@plt>
  45cfd8:	mov	w1, w0
  45cfdc:	mov	x0, x19
  45cfe0:	bl	41c540 <X509_VERIFY_PARAM_set_purpose@plt>
  45cfe4:	mov	w20, w0
  45cfe8:	cbnz	w0, 45cdec <ASN1_generate_nconf@plt+0x3e47c>
  45cfec:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45cff0:	ldr	x0, [x0, #4024]
  45cff4:	ldr	x19, [x0]
  45cff8:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45cffc:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d000:	mov	x3, x0
  45d004:	add	x2, x2, #0x920
  45d008:	mov	x0, x19
  45d00c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d010:	add	x1, x1, #0x6f8
  45d014:	bl	419740 <BIO_printf@plt>
  45d018:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d01c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d020:	mov	x1, x0
  45d024:	mov	x2, #0x0                   	// #0
  45d028:	mov	x0, x19
  45d02c:	bl	41e280 <X509_VERIFY_PARAM_set1_email@plt>
  45d030:	cmp	w0, #0x0
  45d034:	cset	w20, ne  // ne = any
  45d038:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d03c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d040:	mov	x1, x0
  45d044:	mov	x2, #0x0                   	// #0
  45d048:	mov	x0, x19
  45d04c:	bl	41e920 <X509_VERIFY_PARAM_set1_host@plt>
  45d050:	cmp	w0, #0x0
  45d054:	cset	w20, ne  // ne = any
  45d058:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d05c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d060:	add	x1, sp, #0x28
  45d064:	bl	45c818 <ASN1_generate_nconf@plt+0x3dea8>
  45d068:	mov	w20, w0
  45d06c:	cbz	w0, 45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d070:	ldr	x1, [sp, #40]
  45d074:	mov	x0, x19
  45d078:	mov	w20, #0x1                   	// #1
  45d07c:	bl	41a910 <X509_VERIFY_PARAM_set_time@plt>
  45d080:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d084:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d088:	mov	w2, #0xa                   	// #10
  45d08c:	mov	x1, #0x0                   	// #0
  45d090:	bl	41d2c0 <strtol@plt>
  45d094:	tbnz	w0, #31, 45cdec <ASN1_generate_nconf@plt+0x3e47c>
  45d098:	mov	w1, w0
  45d09c:	mov	w20, #0x1                   	// #1
  45d0a0:	mov	x0, x19
  45d0a4:	bl	41a720 <X509_VERIFY_PARAM_set_depth@plt>
  45d0a8:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d0ac:	mov	x0, x19
  45d0b0:	mov	x1, #0x400                 	// #1024
  45d0b4:	mov	w20, #0x1                   	// #1
  45d0b8:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d0bc:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d0c0:	mov	x0, x19
  45d0c4:	mov	x1, #0x200                 	// #512
  45d0c8:	mov	w20, #0x1                   	// #1
  45d0cc:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d0d0:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d0d4:	mov	x0, x19
  45d0d8:	mov	x1, #0x100                 	// #256
  45d0dc:	mov	w20, #0x1                   	// #1
  45d0e0:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d0e4:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d0e8:	mov	x0, x19
  45d0ec:	mov	x1, #0x80                  	// #128
  45d0f0:	mov	w20, #0x1                   	// #1
  45d0f4:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d0f8:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d0fc:	mov	x0, x19
  45d100:	mov	x1, #0xc                   	// #12
  45d104:	mov	w20, #0x1                   	// #1
  45d108:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d10c:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d110:	mov	x0, x19
  45d114:	mov	x1, #0x4                   	// #4
  45d118:	mov	w20, #0x1                   	// #1
  45d11c:	bl	41a7f0 <X509_VERIFY_PARAM_set_flags@plt>
  45d120:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d124:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d128:	mov	w20, #0x0                   	// #0
  45d12c:	ldr	x0, [x0, #4024]
  45d130:	ldr	x19, [x0]
  45d134:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d138:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d13c:	mov	x3, x0
  45d140:	add	x2, x2, #0x920
  45d144:	mov	x0, x19
  45d148:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d14c:	add	x1, x1, #0x6e0
  45d150:	bl	419740 <BIO_printf@plt>
  45d154:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d158:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d15c:	mov	w20, #0x0                   	// #0
  45d160:	ldr	x0, [x0, #4024]
  45d164:	ldr	x19, [x0]
  45d168:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d16c:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d170:	mov	x3, x0
  45d174:	add	x2, x2, #0x920
  45d178:	mov	x0, x19
  45d17c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d180:	add	x1, x1, #0x6c8
  45d184:	bl	419740 <BIO_printf@plt>
  45d188:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d18c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d190:	mov	w20, #0x0                   	// #0
  45d194:	ldr	x0, [x0, #4024]
  45d198:	ldr	x19, [x0]
  45d19c:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45d1a0:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d1a4:	mov	x3, x0
  45d1a8:	add	x2, x2, #0x920
  45d1ac:	mov	x0, x19
  45d1b0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d1b4:	add	x1, x1, #0x720
  45d1b8:	bl	419740 <BIO_printf@plt>
  45d1bc:	b	45cdf0 <ASN1_generate_nconf@plt+0x3e480>
  45d1c0:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d1c4:	ldr	x0, [x0, #2416]
  45d1c8:	ret
  45d1cc:	nop
  45d1d0:	adrp	x0, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d1d4:	ldr	x0, [x0, #2424]
  45d1d8:	ret
  45d1dc:	nop
  45d1e0:	adrp	x1, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d1e4:	add	x1, x1, #0x920
  45d1e8:	ldr	x0, [x1, #40]
  45d1ec:	ldrsw	x1, [x1, #48]
  45d1f0:	add	x0, x0, x1, lsl #3
  45d1f4:	ret
  45d1f8:	stp	x29, x30, [sp, #-16]!
  45d1fc:	mov	x29, sp
  45d200:	bl	45d1e0 <ASN1_generate_nconf@plt+0x3e870>
  45d204:	mov	x1, x0
  45d208:	mov	w0, #0x0                   	// #0
  45d20c:	ldr	x2, [x1]
  45d210:	cbz	x2, 45d220 <ASN1_generate_nconf@plt+0x3e8b0>
  45d214:	ldr	x2, [x1, #8]!
  45d218:	add	w0, w0, #0x1
  45d21c:	cbnz	x2, 45d214 <ASN1_generate_nconf@plt+0x3e8a4>
  45d220:	ldp	x29, x30, [sp], #16
  45d224:	ret
  45d228:	stp	x29, x30, [sp, #-192]!
  45d22c:	mov	x29, sp
  45d230:	stp	x27, x28, [sp, #80]
  45d234:	ldr	x28, [x0]
  45d238:	stp	x19, x20, [sp, #16]
  45d23c:	mov	x20, x0
  45d240:	stp	x21, x22, [sp, #32]
  45d244:	stp	x23, x24, [sp, #48]
  45d248:	stp	x25, x26, [sp, #64]
  45d24c:	cbz	x28, 45d3d0 <ASN1_generate_nconf@plt+0x3ea60>
  45d250:	adrp	x23, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d254:	mov	x21, x0
  45d258:	mov	x0, x28
  45d25c:	mov	w22, #0x5                   	// #5
  45d260:	ldr	x23, [x23, #4048]
  45d264:	nop
  45d268:	cmp	x0, x23
  45d26c:	b.eq	45d2a4 <ASN1_generate_nconf@plt+0x3e934>  // b.none
  45d270:	bl	41e440 <strlen@plt>
  45d274:	add	w19, w0, #0x2
  45d278:	ldr	w1, [x21, #12]
  45d27c:	mov	w0, w1
  45d280:	cmp	w1, #0x2d
  45d284:	b.eq	45d298 <ASN1_generate_nconf@plt+0x3e928>  // b.none
  45d288:	bl	45c010 <ASN1_generate_nconf@plt+0x3d6a0>
  45d28c:	bl	41e440 <strlen@plt>
  45d290:	add	x0, x0, #0x1
  45d294:	add	w19, w19, w0
  45d298:	cmp	w19, #0x1d
  45d29c:	ccmp	w19, w22, #0x4, le
  45d2a0:	csel	w22, w22, w19, le
  45d2a4:	ldr	x0, [x21, #24]!
  45d2a8:	cbnz	x0, 45d268 <ASN1_generate_nconf@plt+0x3e8f8>
  45d2ac:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d2b0:	adrp	x23, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d2b4:	ldr	x0, [x25, #3944]
  45d2b8:	cmp	x28, x0
  45d2bc:	b.ne	45d3d4 <ASN1_generate_nconf@plt+0x3ea64>  // b.any
  45d2c0:	adrp	x26, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d2c4:	add	x21, sp, #0x68
  45d2c8:	adrp	x24, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d2cc:	add	x27, x21, #0x3
  45d2d0:	ldr	x26, [x26, #4048]
  45d2d4:	add	x24, x24, #0x740
  45d2d8:	b	45d30c <ASN1_generate_nconf@plt+0x3e99c>
  45d2dc:	mov	w1, #0x20                  	// #32
  45d2e0:	strb	w1, [x0]
  45d2e4:	ldr	x0, [x23, #4024]
  45d2e8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d2ec:	mov	x3, x19
  45d2f0:	mov	x2, x21
  45d2f4:	add	x1, x1, #0x780
  45d2f8:	strb	wzr, [x21, w22, sxtw]
  45d2fc:	ldr	x0, [x0]
  45d300:	bl	419740 <BIO_printf@plt>
  45d304:	ldr	x28, [x20, #24]!
  45d308:	cbz	x28, 45d400 <ASN1_generate_nconf@plt+0x3ea90>
  45d30c:	ldr	x19, [x20, #16]
  45d310:	ldr	x0, [x25, #3944]
  45d314:	cmp	x19, #0x0
  45d318:	csel	x19, x24, x19, eq  // eq = none
  45d31c:	cmp	x28, x0
  45d320:	b.eq	45d440 <ASN1_generate_nconf@plt+0x3ead0>  // b.none
  45d324:	mov	w1, #0x20                  	// #32
  45d328:	mov	x0, x21
  45d32c:	mov	x2, #0x50                  	// #80
  45d330:	bl	41e7a0 <memset@plt>
  45d334:	ldr	x1, [x20]
  45d338:	strb	wzr, [sp, #184]
  45d33c:	cmp	x1, x26
  45d340:	b.eq	45d2e4 <ASN1_generate_nconf@plt+0x3e974>  // b.none
  45d344:	mov	w0, #0x2d                  	// #45
  45d348:	strb	w0, [sp, #105]
  45d34c:	ldrb	w0, [x1]
  45d350:	cbnz	w0, 45d41c <ASN1_generate_nconf@plt+0x3eaac>
  45d354:	mov	w0, #0x2a                  	// #42
  45d358:	strb	w0, [sp, #106]
  45d35c:	ldr	w0, [x20, #12]
  45d360:	cmp	w0, #0x2d
  45d364:	b.eq	45d2e4 <ASN1_generate_nconf@plt+0x3e974>  // b.none
  45d368:	mov	x0, x27
  45d36c:	mov	x28, x0
  45d370:	mov	w0, #0x20                  	// #32
  45d374:	strb	w0, [x28], #1
  45d378:	ldr	w0, [x20, #12]
  45d37c:	bl	45c010 <ASN1_generate_nconf@plt+0x3d6a0>
  45d380:	mov	x1, x0
  45d384:	mov	x0, x28
  45d388:	bl	41e200 <strcpy@plt>
  45d38c:	bl	41e440 <strlen@plt>
  45d390:	add	x0, x28, x0
  45d394:	sub	x1, x0, x21
  45d398:	cmp	w1, #0x1d
  45d39c:	b.le	45d2dc <ASN1_generate_nconf@plt+0x3e96c>
  45d3a0:	ldr	x3, [x23, #4024]
  45d3a4:	strb	wzr, [x0]
  45d3a8:	mov	x2, x21
  45d3ac:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45d3b0:	add	x1, x1, #0x5c8
  45d3b4:	ldr	x0, [x3]
  45d3b8:	bl	419740 <BIO_printf@plt>
  45d3bc:	mov	x0, x21
  45d3c0:	mov	x2, #0x51                  	// #81
  45d3c4:	mov	w1, #0x20                  	// #32
  45d3c8:	bl	41e7a0 <memset@plt>
  45d3cc:	b	45d2e4 <ASN1_generate_nconf@plt+0x3e974>
  45d3d0:	mov	w22, #0x5                   	// #5
  45d3d4:	adrp	x23, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d3d8:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d3dc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d3e0:	add	x2, x2, #0x920
  45d3e4:	ldr	x0, [x23, #4024]
  45d3e8:	add	x1, x1, #0x758
  45d3ec:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45d3f0:	ldr	x0, [x0]
  45d3f4:	bl	419740 <BIO_printf@plt>
  45d3f8:	ldr	x28, [x20]
  45d3fc:	cbnz	x28, 45d2c0 <ASN1_generate_nconf@plt+0x3e950>
  45d400:	ldp	x19, x20, [sp, #16]
  45d404:	ldp	x21, x22, [sp, #32]
  45d408:	ldp	x23, x24, [sp, #48]
  45d40c:	ldp	x25, x26, [sp, #64]
  45d410:	ldp	x27, x28, [sp, #80]
  45d414:	ldp	x29, x30, [sp], #192
  45d418:	ret
  45d41c:	add	x28, x21, #0x2
  45d420:	mov	x0, x28
  45d424:	bl	41e200 <strcpy@plt>
  45d428:	bl	41e440 <strlen@plt>
  45d42c:	add	x0, x28, x0
  45d430:	ldr	w1, [x20, #12]
  45d434:	cmp	w1, #0x2d
  45d438:	b.eq	45d394 <ASN1_generate_nconf@plt+0x3ea24>  // b.none
  45d43c:	b	45d36c <ASN1_generate_nconf@plt+0x3e9fc>
  45d440:	ldr	x0, [x23, #4024]
  45d444:	mov	x1, x19
  45d448:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45d44c:	add	x2, x2, #0x920
  45d450:	ldr	x0, [x0]
  45d454:	bl	419740 <BIO_printf@plt>
  45d458:	b	45d304 <ASN1_generate_nconf@plt+0x3e994>
  45d45c:	nop
  45d460:	cmp	w0, #0x390
  45d464:	b.eq	45d514 <ASN1_generate_nconf@plt+0x3eba4>  // b.none
  45d468:	b.le	45d4a8 <ASN1_generate_nconf@plt+0x3eb38>
  45d46c:	cmp	w0, #0x43f
  45d470:	b.eq	45d4fc <ASN1_generate_nconf@plt+0x3eb8c>  // b.none
  45d474:	b.le	45d48c <ASN1_generate_nconf@plt+0x3eb1c>
  45d478:	cmp	w0, #0x440
  45d47c:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  45d480:	add	x0, x0, #0x438
  45d484:	csel	x0, x0, xzr, eq  // eq = none
  45d488:	ret
  45d48c:	cmp	w0, #0x3d3
  45d490:	b.eq	45d4e4 <ASN1_generate_nconf@plt+0x3eb74>  // b.none
  45d494:	cmp	w0, #0x3d4
  45d498:	b.ne	45d520 <ASN1_generate_nconf@plt+0x3ebb0>  // b.any
  45d49c:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d4a0:	add	x0, x0, #0x850
  45d4a4:	ret
  45d4a8:	cmp	w0, #0x198
  45d4ac:	b.eq	45d508 <ASN1_generate_nconf@plt+0x3eb98>  // b.none
  45d4b0:	b.le	45d4c8 <ASN1_generate_nconf@plt+0x3eb58>
  45d4b4:	cmp	w0, #0x32b
  45d4b8:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d4bc:	add	x0, x0, #0x840
  45d4c0:	csel	x0, x0, xzr, eq  // eq = none
  45d4c4:	ret
  45d4c8:	cmp	w0, #0x6
  45d4cc:	b.eq	45d4f0 <ASN1_generate_nconf@plt+0x3eb80>  // b.none
  45d4d0:	cmp	w0, #0x74
  45d4d4:	b.ne	45d520 <ASN1_generate_nconf@plt+0x3ebb0>  // b.any
  45d4d8:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45d4dc:	add	x0, x0, #0xba8
  45d4e0:	ret
  45d4e4:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d4e8:	add	x0, x0, #0x860
  45d4ec:	ret
  45d4f0:	adrp	x0, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45d4f4:	add	x0, x0, #0xba0
  45d4f8:	ret
  45d4fc:	adrp	x0, 47b000 <ASN1_generate_nconf@plt+0x5c690>
  45d500:	add	x0, x0, #0x430
  45d504:	ret
  45d508:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d50c:	add	x0, x0, #0x870
  45d510:	ret
  45d514:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d518:	add	x0, x0, #0x838
  45d51c:	ret
  45d520:	mov	x0, #0x0                   	// #0
  45d524:	ret
  45d528:	stp	x29, x30, [sp, #-128]!
  45d52c:	mov	x29, sp
  45d530:	stp	x19, x20, [sp, #16]
  45d534:	mov	x20, x0
  45d538:	mov	x0, x1
  45d53c:	stp	x21, x22, [sp, #32]
  45d540:	mov	x21, x1
  45d544:	stp	x23, x24, [sp, #48]
  45d548:	mov	w23, w2
  45d54c:	bl	41aaa0 <SSL_is_server@plt>
  45d550:	mov	x6, #0x0                   	// #0
  45d554:	mov	w19, w0
  45d558:	mov	x5, #0x0                   	// #0
  45d55c:	mov	x4, #0x0                   	// #0
  45d560:	mov	x3, #0x0                   	// #0
  45d564:	mov	x2, #0x0                   	// #0
  45d568:	cbz	w23, 45d6e4 <ASN1_generate_nconf@plt+0x3ed74>
  45d56c:	mov	x0, x21
  45d570:	mov	w1, #0x0                   	// #0
  45d574:	bl	41d2d0 <SSL_get_shared_sigalgs@plt>
  45d578:	mov	w22, w0
  45d57c:	cbnz	w0, 45d598 <ASN1_generate_nconf@plt+0x3ec28>
  45d580:	mov	w0, #0x1                   	// #1
  45d584:	ldp	x19, x20, [sp, #16]
  45d588:	ldp	x21, x22, [sp, #32]
  45d58c:	ldp	x23, x24, [sp, #48]
  45d590:	ldp	x29, x30, [sp], #128
  45d594:	ret
  45d598:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d59c:	mov	x0, x20
  45d5a0:	add	x1, x1, #0x878
  45d5a4:	bl	41a980 <BIO_puts@plt>
  45d5a8:	cbz	w19, 45d6fc <ASN1_generate_nconf@plt+0x3ed8c>
  45d5ac:	mov	x0, x20
  45d5b0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d5b4:	add	x1, x1, #0x890
  45d5b8:	bl	41a980 <BIO_puts@plt>
  45d5bc:	cmp	w22, #0x0
  45d5c0:	b.le	45d668 <ASN1_generate_nconf@plt+0x3ecf8>
  45d5c4:	add	x24, sp, #0x7c
  45d5c8:	stp	x25, x26, [sp, #64]
  45d5cc:	add	x26, sp, #0x77
  45d5d0:	add	x25, sp, #0x78
  45d5d4:	stp	x27, x28, [sp, #80]
  45d5d8:	adrp	x28, 463000 <ASN1_generate_nconf@plt+0x44690>
  45d5dc:	add	x27, sp, #0x76
  45d5e0:	add	x28, x28, #0x9c0
  45d5e4:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d5e8:	mov	w19, #0x0                   	// #0
  45d5ec:	add	x0, x0, #0x8a8
  45d5f0:	str	x0, [sp, #104]
  45d5f4:	nop
  45d5f8:	mov	x6, x27
  45d5fc:	mov	x5, x26
  45d600:	mov	x3, x25
  45d604:	mov	x2, x24
  45d608:	mov	w1, w19
  45d60c:	mov	x0, x21
  45d610:	mov	x4, #0x0                   	// #0
  45d614:	cbz	w23, 45d690 <ASN1_generate_nconf@plt+0x3ed20>
  45d618:	bl	41d2d0 <SSL_get_shared_sigalgs@plt>
  45d61c:	cbz	w19, 45d62c <ASN1_generate_nconf@plt+0x3ecbc>
  45d620:	mov	x1, x28
  45d624:	mov	x0, x20
  45d628:	bl	41a980 <BIO_puts@plt>
  45d62c:	ldr	w0, [sp, #124]
  45d630:	bl	45d460 <ASN1_generate_nconf@plt+0x3eaf0>
  45d634:	mov	x2, x0
  45d638:	cbz	x0, 45d6b0 <ASN1_generate_nconf@plt+0x3ed40>
  45d63c:	mov	x0, x20
  45d640:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  45d644:	add	x1, x1, #0x80
  45d648:	bl	419740 <BIO_printf@plt>
  45d64c:	ldr	w0, [sp, #120]
  45d650:	cbnz	w0, 45d698 <ASN1_generate_nconf@plt+0x3ed28>
  45d654:	add	w19, w19, #0x1
  45d658:	cmp	w19, w22
  45d65c:	b.ne	45d5f8 <ASN1_generate_nconf@plt+0x3ec88>  // b.any
  45d660:	ldp	x25, x26, [sp, #64]
  45d664:	ldp	x27, x28, [sp, #80]
  45d668:	mov	x0, x20
  45d66c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45d670:	add	x1, x1, #0xa60
  45d674:	bl	41a980 <BIO_puts@plt>
  45d678:	mov	w0, #0x1                   	// #1
  45d67c:	ldp	x19, x20, [sp, #16]
  45d680:	ldp	x21, x22, [sp, #32]
  45d684:	ldp	x23, x24, [sp, #48]
  45d688:	ldp	x29, x30, [sp], #128
  45d68c:	ret
  45d690:	bl	419fe0 <SSL_get_sigalgs@plt>
  45d694:	b	45d61c <ASN1_generate_nconf@plt+0x3ecac>
  45d698:	bl	41de40 <OBJ_nid2sn@plt>
  45d69c:	mov	x2, x0
  45d6a0:	ldr	x1, [sp, #104]
  45d6a4:	mov	x0, x20
  45d6a8:	bl	419740 <BIO_printf@plt>
  45d6ac:	b	45d654 <ASN1_generate_nconf@plt+0x3ece4>
  45d6b0:	ldrb	w2, [sp, #119]
  45d6b4:	adrp	x0, 480000 <ASN1_generate_nconf@plt+0x61690>
  45d6b8:	add	x1, x0, #0x960
  45d6bc:	mov	x0, x20
  45d6c0:	bl	419740 <BIO_printf@plt>
  45d6c4:	ldr	w0, [sp, #120]
  45d6c8:	cbnz	w0, 45d698 <ASN1_generate_nconf@plt+0x3ed28>
  45d6cc:	ldrb	w2, [sp, #118]
  45d6d0:	mov	x0, x20
  45d6d4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d6d8:	add	x1, x1, #0x8b0
  45d6dc:	bl	419740 <BIO_printf@plt>
  45d6e0:	b	45d654 <ASN1_generate_nconf@plt+0x3ece4>
  45d6e4:	mov	x0, x21
  45d6e8:	mov	w1, #0xffffffff            	// #-1
  45d6ec:	bl	419fe0 <SSL_get_sigalgs@plt>
  45d6f0:	mov	w22, w0
  45d6f4:	cbz	w0, 45d580 <ASN1_generate_nconf@plt+0x3ec10>
  45d6f8:	cbnz	w19, 45d5ac <ASN1_generate_nconf@plt+0x3ec3c>
  45d6fc:	mov	x0, x20
  45d700:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d704:	add	x1, x1, #0x880
  45d708:	bl	41a980 <BIO_puts@plt>
  45d70c:	b	45d5ac <ASN1_generate_nconf@plt+0x3ec3c>
  45d710:	stp	x29, x30, [sp, #-32]!
  45d714:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d718:	add	x1, x1, #0x8b8
  45d71c:	mov	x29, sp
  45d720:	str	x19, [sp, #16]
  45d724:	mov	x19, x0
  45d728:	mov	w0, #0x58                  	// #88
  45d72c:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45d730:	stp	xzr, xzr, [x0]
  45d734:	stp	xzr, xzr, [x0, #16]
  45d738:	stp	xzr, xzr, [x0, #32]
  45d73c:	stp	xzr, xzr, [x0, #48]
  45d740:	stp	xzr, xzr, [x0, #64]
  45d744:	str	xzr, [x0, #80]
  45d748:	ldr	x1, [x19]
  45d74c:	str	x1, [x0, #72]
  45d750:	str	x0, [x19]
  45d754:	ldr	x1, [x0, #72]
  45d758:	cbz	x1, 45d780 <ASN1_generate_nconf@plt+0x3ee10>
  45d75c:	ldr	w3, [x1]
  45d760:	ldr	w2, [x1, #16]
  45d764:	str	w3, [x0]
  45d768:	str	w2, [x0, #16]
  45d76c:	str	x0, [x1, #80]
  45d770:	mov	w0, #0x1                   	// #1
  45d774:	ldr	x19, [sp, #16]
  45d778:	ldp	x29, x30, [sp], #32
  45d77c:	ret
  45d780:	mov	w1, #0x8005                	// #32773
  45d784:	str	w1, [x0]
  45d788:	str	w1, [x0, #16]
  45d78c:	mov	w0, #0x1                   	// #1
  45d790:	ldr	x19, [sp, #16]
  45d794:	ldp	x29, x30, [sp], #32
  45d798:	ret
  45d79c:	nop
  45d7a0:	stp	x29, x30, [sp, #-48]!
  45d7a4:	mov	x29, sp
  45d7a8:	stp	x19, x20, [sp, #16]
  45d7ac:	mov	x20, x1
  45d7b0:	mov	w19, #0x0                   	// #0
  45d7b4:	str	x21, [sp, #32]
  45d7b8:	mov	x21, x0
  45d7bc:	b	45d7d4 <ASN1_generate_nconf@plt+0x3ee64>
  45d7c0:	mov	x0, x20
  45d7c4:	bl	419630 <OPENSSL_sk_value@plt>
  45d7c8:	mov	x1, x0
  45d7cc:	mov	x0, x21
  45d7d0:	bl	41bc80 <X509_STORE_add_crl@plt>
  45d7d4:	mov	x0, x20
  45d7d8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45d7dc:	mov	w1, w19
  45d7e0:	cmp	w19, w0
  45d7e4:	add	w19, w19, #0x1
  45d7e8:	b.lt	45d7c0 <ASN1_generate_nconf@plt+0x3ee50>  // b.tstop
  45d7ec:	mov	w0, #0x1                   	// #1
  45d7f0:	ldp	x19, x20, [sp, #16]
  45d7f4:	ldr	x21, [sp, #32]
  45d7f8:	ldp	x29, x30, [sp], #48
  45d7fc:	ret
  45d800:	stp	x29, x30, [sp, #-112]!
  45d804:	mov	x29, sp
  45d808:	ldr	x7, [x6, #16]
  45d80c:	stp	x19, x20, [sp, #16]
  45d810:	mov	w20, w2
  45d814:	stp	x21, x22, [sp, #32]
  45d818:	mov	x21, x6
  45d81c:	stp	x23, x24, [sp, #48]
  45d820:	mov	w23, w4
  45d824:	mov	x24, x5
  45d828:	stp	x25, x26, [sp, #64]
  45d82c:	mov	w25, w3
  45d830:	blr	x7
  45d834:	mov	w22, w0
  45d838:	cmp	w0, #0x1
  45d83c:	b.ne	45d84c <ASN1_generate_nconf@plt+0x3eedc>  // b.any
  45d840:	ldr	w0, [x21, #8]
  45d844:	cmp	w0, #0x1
  45d848:	b.le	45d91c <ASN1_generate_nconf@plt+0x3efac>
  45d84c:	ldr	x0, [x21]
  45d850:	adrp	x26, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45d854:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d858:	add	x1, x1, #0x8d0
  45d85c:	str	x27, [sp, #80]
  45d860:	bl	41a980 <BIO_puts@plt>
  45d864:	ldr	x19, [x26, #1296]
  45d868:	add	x1, x26, #0x510
  45d86c:	cbnz	x19, 45d87c <ASN1_generate_nconf@plt+0x3ef0c>
  45d870:	b	45d888 <ASN1_generate_nconf@plt+0x3ef18>
  45d874:	ldr	x19, [x1, #16]!
  45d878:	cbz	x19, 45d888 <ASN1_generate_nconf@plt+0x3ef18>
  45d87c:	ldr	w2, [x1, #8]
  45d880:	cmp	w20, w2
  45d884:	b.ne	45d874 <ASN1_generate_nconf@plt+0x3ef04>  // b.any
  45d888:	mov	w0, #0xe                   	// #14
  45d88c:	movk	w0, #0x5, lsl #16
  45d890:	cmp	w20, w0
  45d894:	b.gt	45d950 <ASN1_generate_nconf@plt+0x3efe0>
  45d898:	mov	w0, #0xa                   	// #10
  45d89c:	movk	w0, #0x5, lsl #16
  45d8a0:	cmp	w20, w0
  45d8a4:	b.gt	45da94 <ASN1_generate_nconf@plt+0x3f124>
  45d8a8:	cmp	w20, #0xa
  45d8ac:	b.eq	45d8f0 <ASN1_generate_nconf@plt+0x3ef80>  // b.none
  45d8b0:	cmp	w20, #0xf
  45d8b4:	b.eq	45d8f0 <ASN1_generate_nconf@plt+0x3ef80>  // b.none
  45d8b8:	cmp	w20, #0x9
  45d8bc:	b.ne	45dbe0 <ASN1_generate_nconf@plt+0x3f270>  // b.any
  45d8c0:	add	x26, x26, #0x510
  45d8c4:	add	x1, x26, #0x140
  45d8c8:	ldr	x0, [x21]
  45d8cc:	ldr	x2, [x26, #320]
  45d8d0:	cbnz	x2, 45d940 <ASN1_generate_nconf@plt+0x3efd0>
  45d8d4:	nop
  45d8d8:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d8dc:	add	x2, x2, #0x8c8
  45d8e0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d8e4:	add	x1, x1, #0x8e8
  45d8e8:	bl	419740 <BIO_printf@plt>
  45d8ec:	nop
  45d8f0:	ldr	x0, [x21]
  45d8f4:	cmp	w22, #0x0
  45d8f8:	adrp	x1, 462000 <ASN1_generate_nconf@plt+0x43690>
  45d8fc:	adrp	x2, 461000 <ASN1_generate_nconf@plt+0x42690>
  45d900:	add	x1, x1, #0x410
  45d904:	add	x2, x2, #0xf48
  45d908:	csel	x2, x2, x1, ne  // ne = any
  45d90c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45d910:	add	x1, x1, #0x1b0
  45d914:	bl	419740 <BIO_printf@plt>
  45d918:	ldr	x27, [sp, #80]
  45d91c:	mov	w0, w22
  45d920:	ldp	x19, x20, [sp, #16]
  45d924:	ldp	x21, x22, [sp, #32]
  45d928:	ldp	x23, x24, [sp, #48]
  45d92c:	ldp	x25, x26, [sp, #64]
  45d930:	ldp	x29, x30, [sp], #112
  45d934:	ret
  45d938:	ldr	x2, [x1, #16]!
  45d93c:	cbz	x2, 45d8d8 <ASN1_generate_nconf@plt+0x3ef68>
  45d940:	ldr	w3, [x1, #8]
  45d944:	cmp	w23, w3
  45d948:	b.ne	45d938 <ASN1_generate_nconf@plt+0x3efc8>  // b.any
  45d94c:	b	45d8e0 <ASN1_generate_nconf@plt+0x3ef70>
  45d950:	and	w0, w20, #0xffffefff
  45d954:	sub	w0, w0, #0x60, lsl #12
  45d958:	subs	w0, w0, #0x12
  45d95c:	cset	w27, eq  // eq = none
  45d960:	cbz	x19, 45db98 <ASN1_generate_nconf@plt+0x3f228>
  45d964:	ldr	x0, [x21]
  45d968:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d96c:	mov	x2, x19
  45d970:	add	x1, x1, #0x8f8
  45d974:	bl	419740 <BIO_printf@plt>
  45d978:	and	w0, w20, #0xffff0000
  45d97c:	cmp	w0, #0x30, lsl #12
  45d980:	b.eq	45d9fc <ASN1_generate_nconf@plt+0x3f08c>  // b.none
  45d984:	b.hi	45d9c8 <ASN1_generate_nconf@plt+0x3f058>  // b.pmore
  45d988:	cmp	w0, #0x10, lsl #12
  45d98c:	b.eq	45dafc <ASN1_generate_nconf@plt+0x3f18c>  // b.none
  45d990:	cmp	w0, #0x20, lsl #12
  45d994:	b.ne	45d9b0 <ASN1_generate_nconf@plt+0x3f040>  // b.any
  45d998:	mov	w0, w23
  45d99c:	bl	41ab60 <EC_curve_nid2nist@plt>
  45d9a0:	mov	x1, x0
  45d9a4:	cbz	x0, 45db88 <ASN1_generate_nconf@plt+0x3f218>
  45d9a8:	ldr	x0, [x21]
  45d9ac:	bl	41a980 <BIO_puts@plt>
  45d9b0:	ldr	x0, [x21]
  45d9b4:	mov	w2, w25
  45d9b8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45d9bc:	add	x1, x1, #0x970
  45d9c0:	bl	419740 <BIO_printf@plt>
  45d9c4:	b	45d8f0 <ASN1_generate_nconf@plt+0x3ef80>
  45d9c8:	cmp	w0, #0x50, lsl #12
  45d9cc:	b.eq	45da9c <ASN1_generate_nconf@plt+0x3f12c>  // b.none
  45d9d0:	cmp	w0, #0x60, lsl #12
  45d9d4:	b.ne	45d9b0 <ASN1_generate_nconf@plt+0x3f040>  // b.any
  45d9d8:	mov	x0, x24
  45d9dc:	cbz	w27, 45da34 <ASN1_generate_nconf@plt+0x3f0c4>
  45d9e0:	bl	419f50 <X509_get_signature_nid@plt>
  45d9e4:	ldr	x19, [x21]
  45d9e8:	bl	41de40 <OBJ_nid2sn@plt>
  45d9ec:	mov	x1, x0
  45d9f0:	mov	x0, x19
  45d9f4:	bl	41a980 <BIO_puts@plt>
  45d9f8:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45d9fc:	ldr	x19, [x21]
  45da00:	mov	x0, x24
  45da04:	bl	41e380 <DH_bits@plt>
  45da08:	mov	w2, w0
  45da0c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45da10:	mov	x0, x19
  45da14:	add	x1, x1, #0x980
  45da18:	bl	419740 <BIO_printf@plt>
  45da1c:	ldr	x0, [x21]
  45da20:	mov	w2, w25
  45da24:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45da28:	add	x1, x1, #0x970
  45da2c:	bl	419740 <BIO_printf@plt>
  45da30:	b	45d8f0 <ASN1_generate_nconf@plt+0x3ef80>
  45da34:	bl	41c9f0 <X509_get0_pubkey@plt>
  45da38:	mov	x19, x0
  45da3c:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  45da40:	add	x1, x1, #0x948
  45da44:	str	x1, [sp, #104]
  45da48:	bl	41c2b0 <EVP_PKEY_get0_asn1@plt>
  45da4c:	mov	x5, x0
  45da50:	add	x4, sp, #0x68
  45da54:	mov	x3, #0x0                   	// #0
  45da58:	mov	x2, #0x0                   	// #0
  45da5c:	mov	x1, #0x0                   	// #0
  45da60:	mov	x0, #0x0                   	// #0
  45da64:	bl	41bcf0 <EVP_PKEY_asn1_get0_info@plt>
  45da68:	mov	x0, x19
  45da6c:	ldr	x19, [x21]
  45da70:	ldr	x20, [sp, #104]
  45da74:	bl	4199c0 <EVP_PKEY_bits@plt>
  45da78:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45da7c:	mov	w3, w0
  45da80:	mov	x2, x20
  45da84:	mov	x0, x19
  45da88:	add	x1, x1, #0x900
  45da8c:	bl	419740 <BIO_printf@plt>
  45da90:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45da94:	mov	w27, #0x0                   	// #0
  45da98:	b	45d978 <ASN1_generate_nconf@plt+0x3f008>
  45da9c:	ldrb	w23, [x24]
  45daa0:	ldrb	w1, [x24, #1]
  45daa4:	ldr	x0, [x21]
  45daa8:	add	w23, w1, w23, lsl #8
  45daac:	cbz	x19, 45dbb4 <ASN1_generate_nconf@plt+0x3f244>
  45dab0:	adrp	x1, 473000 <ASN1_generate_nconf@plt+0x54690>
  45dab4:	mov	x2, x19
  45dab8:	add	x1, x1, #0x80
  45dabc:	bl	419740 <BIO_printf@plt>
  45dac0:	add	x1, x26, #0x510
  45dac4:	add	x0, x1, #0x1c0
  45dac8:	ldr	x2, [x1, #448]
  45dacc:	cbnz	x2, 45dadc <ASN1_generate_nconf@plt+0x3f16c>
  45dad0:	b	45db18 <ASN1_generate_nconf@plt+0x3f1a8>
  45dad4:	ldr	x2, [x0, #16]!
  45dad8:	cbz	x2, 45db18 <ASN1_generate_nconf@plt+0x3f1a8>
  45dadc:	ldr	w1, [x0, #8]
  45dae0:	cmp	w1, w23
  45dae4:	b.ne	45dad4 <ASN1_generate_nconf@plt+0x3f164>  // b.any
  45dae8:	ldr	x0, [x21]
  45daec:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45daf0:	add	x1, x1, #0x988
  45daf4:	bl	419740 <BIO_printf@plt>
  45daf8:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45dafc:	ldr	x19, [x21]
  45db00:	mov	x0, x24
  45db04:	bl	41b050 <SSL_CIPHER_get_name@plt>
  45db08:	mov	x1, x0
  45db0c:	mov	x0, x19
  45db10:	bl	41a980 <BIO_puts@plt>
  45db14:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45db18:	add	x1, x26, #0x510
  45db1c:	ldrb	w2, [x24, #1]
  45db20:	ldrb	w4, [x24]
  45db24:	add	x0, x1, #0x300
  45db28:	ldr	x3, [x1, #768]
  45db2c:	cbnz	x3, 45db3c <ASN1_generate_nconf@plt+0x3f1cc>
  45db30:	b	45db48 <ASN1_generate_nconf@plt+0x3f1d8>
  45db34:	ldr	x3, [x0, #16]!
  45db38:	cbz	x3, 45db48 <ASN1_generate_nconf@plt+0x3f1d8>
  45db3c:	ldr	w1, [x0, #8]
  45db40:	cmp	w2, w1
  45db44:	b.ne	45db34 <ASN1_generate_nconf@plt+0x3f1c4>  // b.any
  45db48:	add	x26, x26, #0x510
  45db4c:	add	x0, x26, #0x350
  45db50:	ldr	x2, [x26, #848]
  45db54:	cbnz	x2, 45db64 <ASN1_generate_nconf@plt+0x3f1f4>
  45db58:	b	45dbc8 <ASN1_generate_nconf@plt+0x3f258>
  45db5c:	ldr	x2, [x0, #16]!
  45db60:	cbz	x2, 45dbc8 <ASN1_generate_nconf@plt+0x3f258>
  45db64:	ldr	w1, [x0, #8]
  45db68:	cmp	w4, w1
  45db6c:	b.ne	45db5c <ASN1_generate_nconf@plt+0x3f1ec>  // b.any
  45db70:	ldr	x0, [x21]
  45db74:	cbz	x3, 45dbcc <ASN1_generate_nconf@plt+0x3f25c>
  45db78:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45db7c:	add	x1, x1, #0x938
  45db80:	bl	419740 <BIO_printf@plt>
  45db84:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45db88:	mov	w0, w23
  45db8c:	bl	41de40 <OBJ_nid2sn@plt>
  45db90:	mov	x1, x0
  45db94:	b	45d9a8 <ASN1_generate_nconf@plt+0x3f038>
  45db98:	and	w0, w20, #0xffff0000
  45db9c:	cmp	w0, #0x50, lsl #12
  45dba0:	b.ne	45d9d0 <ASN1_generate_nconf@plt+0x3f060>  // b.any
  45dba4:	ldrb	w23, [x24]
  45dba8:	ldrb	w1, [x24, #1]
  45dbac:	ldr	x0, [x21]
  45dbb0:	add	w23, w1, w23, lsl #8
  45dbb4:	mov	w2, w20
  45dbb8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dbbc:	add	x1, x1, #0x910
  45dbc0:	bl	419740 <BIO_printf@plt>
  45dbc4:	b	45dac0 <ASN1_generate_nconf@plt+0x3f150>
  45dbc8:	ldr	x0, [x21]
  45dbcc:	mov	w2, w23
  45dbd0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dbd4:	add	x1, x1, #0x958
  45dbd8:	bl	419740 <BIO_printf@plt>
  45dbdc:	b	45d9b0 <ASN1_generate_nconf@plt+0x3f040>
  45dbe0:	mov	w27, #0x0                   	// #0
  45dbe4:	cbnz	x19, 45d964 <ASN1_generate_nconf@plt+0x3eff4>
  45dbe8:	b	45d978 <ASN1_generate_nconf@plt+0x3f008>
  45dbec:	nop
  45dbf0:	stp	x29, x30, [sp, #-32]!
  45dbf4:	mov	x29, sp
  45dbf8:	str	x19, [sp, #16]
  45dbfc:	adrp	x19, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45dc00:	ldr	x0, [x19, #2432]
  45dc04:	cbz	x0, 45dc34 <ASN1_generate_nconf@plt+0x3f2c4>
  45dc08:	mov	x2, x1
  45dc0c:	adrp	x1, 466000 <ASN1_generate_nconf@plt+0x47690>
  45dc10:	add	x1, x1, #0x5c8
  45dc14:	bl	419740 <BIO_printf@plt>
  45dc18:	ldr	x0, [x19, #2432]
  45dc1c:	mov	x3, #0x0                   	// #0
  45dc20:	ldr	x19, [sp, #16]
  45dc24:	mov	x2, #0x0                   	// #0
  45dc28:	ldp	x29, x30, [sp], #32
  45dc2c:	mov	w1, #0xb                   	// #11
  45dc30:	b	41de90 <BIO_ctrl@plt>
  45dc34:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45dc38:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dc3c:	ldr	x19, [sp, #16]
  45dc40:	add	x1, x1, #0x998
  45dc44:	ldr	x0, [x0, #4024]
  45dc48:	ldp	x29, x30, [sp], #32
  45dc4c:	ldr	x0, [x0]
  45dc50:	b	419740 <BIO_printf@plt>
  45dc54:	nop
  45dc58:	stp	x29, x30, [sp, #-112]!
  45dc5c:	mov	x29, sp
  45dc60:	stp	x19, x20, [sp, #16]
  45dc64:	mov	x20, x1
  45dc68:	stp	x23, x24, [sp, #48]
  45dc6c:	mov	x23, x0
  45dc70:	bl	41e2c0 <SSL_certs_clear@plt>
  45dc74:	cbz	x20, 45ddcc <ASN1_generate_nconf@plt+0x3f45c>
  45dc78:	stp	x21, x22, [sp, #32]
  45dc7c:	stp	x25, x26, [sp, #64]
  45dc80:	stp	x27, x28, [sp, #80]
  45dc84:	nop
  45dc88:	mov	x19, x20
  45dc8c:	ldr	x20, [x20, #72]
  45dc90:	cbnz	x20, 45dc88 <ASN1_generate_nconf@plt+0x3f318>
  45dc94:	adrp	x24, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45dc98:	add	x24, x24, #0x510
  45dc9c:	adrp	x27, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dca0:	add	x24, x24, #0x3d0
  45dca4:	add	x27, x27, #0x9c8
  45dca8:	adrp	x26, 473000 <ASN1_generate_nconf@plt+0x54690>
  45dcac:	mov	w22, #0x0                   	// #0
  45dcb0:	add	x0, x26, #0x220
  45dcb4:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45dcb8:	str	x0, [sp, #104]
  45dcbc:	nop
  45dcc0:	ldp	x1, x2, [x19, #40]
  45dcc4:	mov	x0, x23
  45dcc8:	ldr	x3, [x19, #56]
  45dccc:	add	w22, w22, #0x1
  45dcd0:	bl	41aeb0 <SSL_check_chain@plt>
  45dcd4:	mov	w21, w0
  45dcd8:	ldr	x20, [x25, #4024]
  45dcdc:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dce0:	add	x1, x0, #0x9d8
  45dce4:	mov	w2, w22
  45dce8:	ldr	x0, [x20]
  45dcec:	bl	419740 <BIO_printf@plt>
  45dcf0:	ldr	x0, [x19, #40]
  45dcf4:	ldr	x26, [x20]
  45dcf8:	bl	41d620 <X509_get_subject_name@plt>
  45dcfc:	mov	x28, x0
  45dd00:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  45dd04:	mov	x3, x0
  45dd08:	mov	w2, #0x0                   	// #0
  45dd0c:	mov	x1, x28
  45dd10:	mov	x0, x26
  45dd14:	bl	41e120 <X509_NAME_print_ex@plt>
  45dd18:	ldr	x0, [x20]
  45dd1c:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45dd20:	add	x1, x1, #0xa60
  45dd24:	bl	41a980 <BIO_puts@plt>
  45dd28:	ldr	x2, [x24]
  45dd2c:	cbz	x2, 45dd64 <ASN1_generate_nconf@plt+0x3f3f4>
  45dd30:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dd34:	mov	x26, x24
  45dd38:	add	x28, x1, #0xa00
  45dd3c:	nop
  45dd40:	ldr	w3, [x26, #8]
  45dd44:	ldr	x0, [x20]
  45dd48:	tst	w21, w3
  45dd4c:	ldr	x1, [sp, #104]
  45dd50:	csel	x3, x1, x27, ne  // ne = any
  45dd54:	mov	x1, x28
  45dd58:	bl	419740 <BIO_printf@plt>
  45dd5c:	ldr	x2, [x26, #16]!
  45dd60:	cbnz	x2, 45dd40 <ASN1_generate_nconf@plt+0x3f3d0>
  45dd64:	ldr	x20, [x25, #4024]
  45dd68:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dd6c:	add	x1, x0, #0xa10
  45dd70:	ldr	x0, [x20]
  45dd74:	bl	419740 <BIO_printf@plt>
  45dd78:	mov	x0, x23
  45dd7c:	mov	x3, #0x0                   	// #0
  45dd80:	mov	x2, #0x0                   	// #0
  45dd84:	mov	w1, #0x63                  	// #99
  45dd88:	bl	41dad0 <SSL_ctrl@plt>
  45dd8c:	tst	x0, #0x30000
  45dd90:	ldr	x0, [x20]
  45dd94:	b.eq	45dde0 <ASN1_generate_nconf@plt+0x3f470>  // b.none
  45dd98:	tst	x21, #0x800
  45dd9c:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dda0:	add	x2, x2, #0x9d0
  45dda4:	adrp	x1, 46b000 <ASN1_generate_nconf@plt+0x4c690>
  45dda8:	add	x1, x1, #0x250
  45ddac:	csel	x1, x1, x2, ne  // ne = any
  45ddb0:	bl	41a980 <BIO_puts@plt>
  45ddb4:	tbnz	w21, #0, 45ddf0 <ASN1_generate_nconf@plt+0x3f480>
  45ddb8:	ldr	x19, [x19, #80]
  45ddbc:	cbnz	x19, 45dcc0 <ASN1_generate_nconf@plt+0x3f350>
  45ddc0:	ldp	x21, x22, [sp, #32]
  45ddc4:	ldp	x25, x26, [sp, #64]
  45ddc8:	ldp	x27, x28, [sp, #80]
  45ddcc:	mov	w0, #0x1                   	// #1
  45ddd0:	ldp	x19, x20, [sp, #16]
  45ddd4:	ldp	x23, x24, [sp, #48]
  45ddd8:	ldp	x29, x30, [sp], #112
  45dddc:	ret
  45dde0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dde4:	add	x1, x1, #0xa20
  45dde8:	bl	419740 <BIO_printf@plt>
  45ddec:	tbz	w21, #0, 45ddb8 <ASN1_generate_nconf@plt+0x3f448>
  45ddf0:	ldr	x1, [x19, #40]
  45ddf4:	mov	x0, x23
  45ddf8:	bl	41c820 <SSL_use_certificate@plt>
  45ddfc:	cbz	w0, 45de4c <ASN1_generate_nconf@plt+0x3f4dc>
  45de00:	ldr	x1, [x19, #48]
  45de04:	mov	x0, x23
  45de08:	bl	41df30 <SSL_use_PrivateKey@plt>
  45de0c:	cbz	w0, 45de4c <ASN1_generate_nconf@plt+0x3f4dc>
  45de10:	ldr	w0, [x19, #64]
  45de14:	cbnz	w0, 45de34 <ASN1_generate_nconf@plt+0x3f4c4>
  45de18:	ldr	x3, [x19, #56]
  45de1c:	cbz	x3, 45ddb8 <ASN1_generate_nconf@plt+0x3f448>
  45de20:	mov	x0, x23
  45de24:	mov	x2, #0x1                   	// #1
  45de28:	mov	w1, #0x58                  	// #88
  45de2c:	bl	41dad0 <SSL_ctrl@plt>
  45de30:	b	45ddb8 <ASN1_generate_nconf@plt+0x3f448>
  45de34:	mov	x0, x23
  45de38:	mov	x3, #0x0                   	// #0
  45de3c:	mov	x2, #0x0                   	// #0
  45de40:	mov	w1, #0x69                  	// #105
  45de44:	bl	41dad0 <SSL_ctrl@plt>
  45de48:	cbnz	x0, 45ddb8 <ASN1_generate_nconf@plt+0x3f448>
  45de4c:	mov	w0, #0x0                   	// #0
  45de50:	ldp	x19, x20, [sp, #16]
  45de54:	ldp	x21, x22, [sp, #32]
  45de58:	ldp	x23, x24, [sp, #48]
  45de5c:	ldp	x25, x26, [sp, #64]
  45de60:	ldp	x27, x28, [sp, #80]
  45de64:	ldp	x29, x30, [sp], #112
  45de68:	ret
  45de6c:	nop
  45de70:	stp	x29, x30, [sp, #-48]!
  45de74:	mov	x29, sp
  45de78:	str	x21, [sp, #32]
  45de7c:	lsl	x21, x1, #1
  45de80:	stp	x19, x20, [sp, #16]
  45de84:	mov	x19, x0
  45de88:	add	x0, x21, #0x1
  45de8c:	cmp	w0, #0x0
  45de90:	mov	x20, x1
  45de94:	ccmp	x1, x0, #0x2, ge  // ge = tcont
  45de98:	b.hi	45df20 <ASN1_generate_nconf@plt+0x3f5b0>  // b.pmore
  45de9c:	cmp	x0, w0, sxtw
  45dea0:	sxtw	x0, w0
  45dea4:	b.ne	45df20 <ASN1_generate_nconf@plt+0x3f5b0>  // b.any
  45dea8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45deac:	add	x1, x1, #0xa60
  45deb0:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45deb4:	cbz	x20, 45df08 <ASN1_generate_nconf@plt+0x3f598>
  45deb8:	adrp	x3, 481000 <ASN1_generate_nconf@plt+0x62690>
  45debc:	add	x4, x19, x20
  45dec0:	mov	x2, x0
  45dec4:	add	x3, x3, #0xa78
  45dec8:	ldrb	w1, [x19]
  45decc:	ubfx	x1, x1, #4, #4
  45ded0:	ldrb	w1, [x1, x3]
  45ded4:	strb	w1, [x2], #2
  45ded8:	ldrb	w1, [x19], #1
  45dedc:	and	x1, x1, #0xf
  45dee0:	cmp	x4, x19
  45dee4:	ldrb	w1, [x1, x3]
  45dee8:	sturb	w1, [x2, #-1]
  45deec:	b.ne	45dec8 <ASN1_generate_nconf@plt+0x3f558>  // b.any
  45def0:	add	x21, x0, x21
  45def4:	strb	wzr, [x21]
  45def8:	ldp	x19, x20, [sp, #16]
  45defc:	ldr	x21, [sp, #32]
  45df00:	ldp	x29, x30, [sp], #48
  45df04:	ret
  45df08:	mov	x21, x0
  45df0c:	strb	wzr, [x21]
  45df10:	ldp	x19, x20, [sp, #16]
  45df14:	ldr	x21, [sp, #32]
  45df18:	ldp	x29, x30, [sp], #48
  45df1c:	ret
  45df20:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45df24:	ldr	x0, [x0, #4024]
  45df28:	ldr	x19, [x0]
  45df2c:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45df30:	mov	x3, x20
  45df34:	mov	x2, x0
  45df38:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45df3c:	add	x1, x1, #0xa30
  45df40:	mov	x0, x19
  45df44:	bl	419740 <BIO_printf@plt>
  45df48:	mov	w0, #0x1                   	// #1
  45df4c:	bl	41ac10 <exit@plt>
  45df50:	stp	x29, x30, [sp, #-96]!
  45df54:	mov	x29, sp
  45df58:	stp	x19, x20, [sp, #16]
  45df5c:	mov	w20, w0
  45df60:	mov	x0, x1
  45df64:	stp	x21, x22, [sp, #32]
  45df68:	mov	x21, x1
  45df6c:	stp	x23, x24, [sp, #48]
  45df70:	adrp	x23, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45df74:	stp	x25, x26, [sp, #64]
  45df78:	bl	419d30 <X509_STORE_CTX_get_current_cert@plt>
  45df7c:	mov	x22, x0
  45df80:	mov	x0, x21
  45df84:	bl	41de20 <X509_STORE_CTX_get_error@plt>
  45df88:	mov	w19, w0
  45df8c:	mov	x0, x21
  45df90:	bl	4198a0 <X509_STORE_CTX_get_error_depth@plt>
  45df94:	ldr	x1, [x23, #3936]
  45df98:	ldr	w1, [x1, #4]
  45df9c:	cmp	w1, #0x0
  45dfa0:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  45dfa4:	b.ne	45e0ec <ASN1_generate_nconf@plt+0x3f77c>  // b.any
  45dfa8:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45dfac:	mov	w26, w0
  45dfb0:	mov	w2, w0
  45dfb4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45dfb8:	ldr	x24, [x25, #4024]
  45dfbc:	add	x1, x1, #0xa90
  45dfc0:	ldr	x0, [x24]
  45dfc4:	bl	419740 <BIO_printf@plt>
  45dfc8:	cbz	x22, 45e210 <ASN1_generate_nconf@plt+0x3f8a0>
  45dfcc:	stp	x27, x28, [sp, #80]
  45dfd0:	mov	x0, x22
  45dfd4:	ldr	x28, [x24]
  45dfd8:	bl	41d620 <X509_get_subject_name@plt>
  45dfdc:	mov	x27, x0
  45dfe0:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  45dfe4:	mov	x1, x27
  45dfe8:	mov	x3, x0
  45dfec:	mov	w2, #0x0                   	// #0
  45dff0:	mov	x0, x28
  45dff4:	bl	41e120 <X509_NAME_print_ex@plt>
  45dff8:	ldr	x0, [x24]
  45dffc:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e000:	add	x1, x1, #0xa60
  45e004:	bl	41a980 <BIO_puts@plt>
  45e008:	ldp	x27, x28, [sp, #80]
  45e00c:	cbnz	w20, 45e0ec <ASN1_generate_nconf@plt+0x3f77c>
  45e010:	ldr	x1, [x25, #4024]
  45e014:	sxtw	x0, w19
  45e018:	ldr	x24, [x1]
  45e01c:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  45e020:	mov	w2, w19
  45e024:	mov	x3, x0
  45e028:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e02c:	mov	x0, x24
  45e030:	add	x1, x1, #0xab0
  45e034:	bl	419740 <BIO_printf@plt>
  45e038:	ldr	x0, [x23, #3936]
  45e03c:	ldr	w1, [x0]
  45e040:	cmp	w1, #0x0
  45e044:	ccmp	w1, w26, #0x0, ge  // ge = tcont
  45e048:	b.lt	45e26c <ASN1_generate_nconf@plt+0x3f8fc>  // b.tstop
  45e04c:	ldr	w1, [x0, #12]
  45e050:	str	w19, [x0, #8]
  45e054:	cmp	w1, #0x0
  45e058:	cset	w20, eq  // eq = none
  45e05c:	cmp	w19, #0xd
  45e060:	b.eq	45e264 <ASN1_generate_nconf@plt+0x3f8f4>  // b.none
  45e064:	b.gt	45e1a8 <ASN1_generate_nconf@plt+0x3f838>
  45e068:	cmp	w19, #0x9
  45e06c:	b.eq	45e264 <ASN1_generate_nconf@plt+0x3f8f4>  // b.none
  45e070:	cmp	w19, #0xa
  45e074:	b.eq	45e224 <ASN1_generate_nconf@plt+0x3f8b4>  // b.none
  45e078:	cmp	w19, #0x2
  45e07c:	b.ne	45e0cc <ASN1_generate_nconf@plt+0x3f75c>  // b.any
  45e080:	ldr	x25, [x25, #4024]
  45e084:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e088:	add	x1, x1, #0xac8
  45e08c:	ldr	x0, [x25]
  45e090:	bl	41a980 <BIO_puts@plt>
  45e094:	ldr	x21, [x25]
  45e098:	mov	x0, x22
  45e09c:	bl	419cf0 <X509_get_issuer_name@plt>
  45e0a0:	mov	x19, x0
  45e0a4:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  45e0a8:	mov	x3, x0
  45e0ac:	mov	x1, x19
  45e0b0:	mov	x0, x21
  45e0b4:	mov	w2, #0x0                   	// #0
  45e0b8:	bl	41e120 <X509_NAME_print_ex@plt>
  45e0bc:	ldr	x0, [x25]
  45e0c0:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e0c4:	add	x1, x1, #0xa60
  45e0c8:	bl	41a980 <BIO_puts@plt>
  45e0cc:	cbnz	w20, 45e13c <ASN1_generate_nconf@plt+0x3f7cc>
  45e0d0:	mov	w0, w20
  45e0d4:	ldp	x19, x20, [sp, #16]
  45e0d8:	ldp	x21, x22, [sp, #32]
  45e0dc:	ldp	x23, x24, [sp, #48]
  45e0e0:	ldp	x25, x26, [sp, #64]
  45e0e4:	ldp	x29, x30, [sp], #96
  45e0e8:	ret
  45e0ec:	cmp	w19, #0xd
  45e0f0:	b.eq	45e22c <ASN1_generate_nconf@plt+0x3f8bc>  // b.none
  45e0f4:	b.gt	45e180 <ASN1_generate_nconf@plt+0x3f810>
  45e0f8:	cmp	w19, #0x9
  45e0fc:	b.eq	45e22c <ASN1_generate_nconf@plt+0x3f8bc>  // b.none
  45e100:	cmp	w19, #0xa
  45e104:	b.eq	45e1bc <ASN1_generate_nconf@plt+0x3f84c>  // b.none
  45e108:	cmp	w19, #0x2
  45e10c:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e110:	b.eq	45e080 <ASN1_generate_nconf@plt+0x3f710>  // b.none
  45e114:	cmp	w20, #0x2
  45e118:	cset	w0, eq  // eq = none
  45e11c:	cmp	w19, #0x0
  45e120:	csel	w19, w0, wzr, eq  // eq = none
  45e124:	cbz	w19, 45e0cc <ASN1_generate_nconf@plt+0x3f75c>
  45e128:	ldr	x0, [x23, #3936]
  45e12c:	ldr	w0, [x0, #4]
  45e130:	cbnz	w0, 45e0d0 <ASN1_generate_nconf@plt+0x3f760>
  45e134:	mov	x0, x21
  45e138:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  45e13c:	ldr	x23, [x23, #3936]
  45e140:	ldr	w0, [x23, #4]
  45e144:	cbnz	w0, 45e0d0 <ASN1_generate_nconf@plt+0x3f760>
  45e148:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e14c:	mov	w2, w20
  45e150:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e154:	add	x1, x1, #0xad8
  45e158:	ldr	x0, [x0, #4024]
  45e15c:	ldr	x0, [x0]
  45e160:	bl	419740 <BIO_printf@plt>
  45e164:	mov	w0, w20
  45e168:	ldp	x19, x20, [sp, #16]
  45e16c:	ldp	x21, x22, [sp, #32]
  45e170:	ldp	x23, x24, [sp, #48]
  45e174:	ldp	x25, x26, [sp, #64]
  45e178:	ldp	x29, x30, [sp], #96
  45e17c:	ret
  45e180:	cmp	w19, #0xe
  45e184:	b.eq	45e1bc <ASN1_generate_nconf@plt+0x3f84c>  // b.none
  45e188:	cmp	w19, #0x2b
  45e18c:	b.ne	45e114 <ASN1_generate_nconf@plt+0x3f7a4>  // b.any
  45e190:	ldr	x0, [x23, #3936]
  45e194:	ldr	w0, [x0, #4]
  45e198:	cbnz	w0, 45e0cc <ASN1_generate_nconf@plt+0x3f75c>
  45e19c:	mov	x0, x21
  45e1a0:	bl	459af0 <ASN1_generate_nconf@plt+0x3b180>
  45e1a4:	b	45e0cc <ASN1_generate_nconf@plt+0x3f75c>
  45e1a8:	cmp	w19, #0xe
  45e1ac:	b.eq	45e224 <ASN1_generate_nconf@plt+0x3f8b4>  // b.none
  45e1b0:	cmp	w19, #0x2b
  45e1b4:	b.eq	45e190 <ASN1_generate_nconf@plt+0x3f820>  // b.none
  45e1b8:	b	45e0cc <ASN1_generate_nconf@plt+0x3f75c>
  45e1bc:	cmp	w19, #0x0
  45e1c0:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e1c4:	cset	w19, eq  // eq = none
  45e1c8:	cmp	w20, #0x2
  45e1cc:	csel	w19, w19, wzr, eq  // eq = none
  45e1d0:	ldr	x25, [x25, #4024]
  45e1d4:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45e1d8:	add	x1, x1, #0x430
  45e1dc:	ldr	x0, [x25]
  45e1e0:	bl	419740 <BIO_printf@plt>
  45e1e4:	mov	x0, x22
  45e1e8:	ldr	x24, [x25]
  45e1ec:	bl	41d510 <X509_get0_notAfter@plt>
  45e1f0:	mov	x1, x0
  45e1f4:	mov	x0, x24
  45e1f8:	bl	41a0b0 <ASN1_TIME_print@plt>
  45e1fc:	ldr	x0, [x25]
  45e200:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e204:	add	x1, x1, #0xa60
  45e208:	bl	419740 <BIO_printf@plt>
  45e20c:	b	45e124 <ASN1_generate_nconf@plt+0x3f7b4>
  45e210:	ldr	x0, [x24]
  45e214:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e218:	add	x1, x1, #0xaa0
  45e21c:	bl	41a980 <BIO_puts@plt>
  45e220:	b	45e00c <ASN1_generate_nconf@plt+0x3f69c>
  45e224:	mov	w19, #0x0                   	// #0
  45e228:	b	45e1d0 <ASN1_generate_nconf@plt+0x3f860>
  45e22c:	cmp	w20, #0x2
  45e230:	adrp	x25, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e234:	cset	w0, eq  // eq = none
  45e238:	cmp	w19, #0x0
  45e23c:	csel	w19, w0, wzr, eq  // eq = none
  45e240:	ldr	x25, [x25, #4024]
  45e244:	adrp	x1, 47f000 <ASN1_generate_nconf@plt+0x60690>
  45e248:	add	x1, x1, #0x420
  45e24c:	ldr	x0, [x25]
  45e250:	bl	419740 <BIO_printf@plt>
  45e254:	mov	x0, x22
  45e258:	ldr	x24, [x25]
  45e25c:	bl	41c890 <X509_get0_notBefore@plt>
  45e260:	b	45e1f0 <ASN1_generate_nconf@plt+0x3f880>
  45e264:	mov	w19, #0x0                   	// #0
  45e268:	b	45e240 <ASN1_generate_nconf@plt+0x3f8d0>
  45e26c:	mov	w1, #0x16                  	// #22
  45e270:	str	w1, [x0, #8]
  45e274:	b	45e05c <ASN1_generate_nconf@plt+0x3f6ec>
  45e278:	stp	x29, x30, [sp, #-48]!
  45e27c:	mov	x29, sp
  45e280:	stp	x19, x20, [sp, #16]
  45e284:	cbz	x1, 45e2dc <ASN1_generate_nconf@plt+0x3f96c>
  45e288:	mov	x19, x2
  45e28c:	mov	x20, x1
  45e290:	mov	w2, #0x1                   	// #1
  45e294:	str	x21, [sp, #32]
  45e298:	mov	x21, x0
  45e29c:	bl	41a9c0 <SSL_CTX_use_certificate_file@plt>
  45e2a0:	cmp	w0, #0x0
  45e2a4:	b.le	45e2f0 <ASN1_generate_nconf@plt+0x3f980>
  45e2a8:	cmp	x19, #0x0
  45e2ac:	mov	x0, x21
  45e2b0:	csel	x19, x19, x20, ne  // ne = any
  45e2b4:	mov	w2, #0x1                   	// #1
  45e2b8:	mov	x1, x19
  45e2bc:	bl	41c690 <SSL_CTX_use_PrivateKey_file@plt>
  45e2c0:	cmp	w0, #0x0
  45e2c4:	b.le	45e32c <ASN1_generate_nconf@plt+0x3f9bc>
  45e2c8:	mov	x0, x21
  45e2cc:	bl	41ce40 <SSL_CTX_check_private_key@plt>
  45e2d0:	mov	w19, w0
  45e2d4:	cbz	w0, 45e344 <ASN1_generate_nconf@plt+0x3f9d4>
  45e2d8:	ldr	x21, [sp, #32]
  45e2dc:	mov	w19, #0x1                   	// #1
  45e2e0:	mov	w0, w19
  45e2e4:	ldp	x19, x20, [sp, #16]
  45e2e8:	ldp	x29, x30, [sp], #48
  45e2ec:	ret
  45e2f0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e2f4:	mov	x2, x20
  45e2f8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e2fc:	add	x1, x1, #0xaf0
  45e300:	ldr	x20, [x0, #4024]
  45e304:	mov	w19, #0x0                   	// #0
  45e308:	ldr	x0, [x20]
  45e30c:	bl	419740 <BIO_printf@plt>
  45e310:	ldr	x0, [x20]
  45e314:	bl	41e7f0 <ERR_print_errors@plt>
  45e318:	mov	w0, w19
  45e31c:	ldp	x19, x20, [sp, #16]
  45e320:	ldr	x21, [sp, #32]
  45e324:	ldp	x29, x30, [sp], #48
  45e328:	ret
  45e32c:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e330:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e334:	mov	x2, x19
  45e338:	add	x1, x1, #0xb18
  45e33c:	ldr	x20, [x20, #4024]
  45e340:	b	45e304 <ASN1_generate_nconf@plt+0x3f994>
  45e344:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e348:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e34c:	add	x1, x1, #0xb40
  45e350:	ldr	x0, [x0, #4024]
  45e354:	ldr	x0, [x0]
  45e358:	bl	419740 <BIO_printf@plt>
  45e35c:	ldr	x21, [sp, #32]
  45e360:	b	45e2e0 <ASN1_generate_nconf@plt+0x3f970>
  45e364:	nop
  45e368:	stp	x29, x30, [sp, #-64]!
  45e36c:	mov	x29, sp
  45e370:	stp	x21, x22, [sp, #32]
  45e374:	cbz	x1, 45e3f4 <ASN1_generate_nconf@plt+0x3fa84>
  45e378:	cmp	x3, #0x0
  45e37c:	stp	x19, x20, [sp, #16]
  45e380:	mov	x19, x3
  45e384:	cset	w3, ne  // ne = any
  45e388:	mov	x21, x2
  45e38c:	mov	x20, x0
  45e390:	str	x23, [sp, #48]
  45e394:	lsl	w22, w3, #2
  45e398:	mov	w23, w4
  45e39c:	bl	419eb0 <SSL_CTX_use_certificate@plt>
  45e3a0:	cmp	w0, #0x0
  45e3a4:	b.le	45e46c <ASN1_generate_nconf@plt+0x3fafc>
  45e3a8:	mov	x1, x21
  45e3ac:	mov	x0, x20
  45e3b0:	bl	41b7d0 <SSL_CTX_use_PrivateKey@plt>
  45e3b4:	cmp	w0, #0x0
  45e3b8:	b.le	45e408 <ASN1_generate_nconf@plt+0x3fa98>
  45e3bc:	mov	x0, x20
  45e3c0:	bl	41ce40 <SSL_CTX_check_private_key@plt>
  45e3c4:	mov	w21, w0
  45e3c8:	cbz	w0, 45e47c <ASN1_generate_nconf@plt+0x3fb0c>
  45e3cc:	cbz	x19, 45e3e8 <ASN1_generate_nconf@plt+0x3fa78>
  45e3d0:	mov	x3, x19
  45e3d4:	mov	x0, x20
  45e3d8:	mov	x2, #0x1                   	// #1
  45e3dc:	mov	w1, #0x58                  	// #88
  45e3e0:	bl	41ad80 <SSL_CTX_ctrl@plt>
  45e3e4:	cbz	x0, 45e4a0 <ASN1_generate_nconf@plt+0x3fb30>
  45e3e8:	cbnz	w23, 45e444 <ASN1_generate_nconf@plt+0x3fad4>
  45e3ec:	ldp	x19, x20, [sp, #16]
  45e3f0:	ldr	x23, [sp, #48]
  45e3f4:	mov	w21, #0x1                   	// #1
  45e3f8:	mov	w0, w21
  45e3fc:	ldp	x21, x22, [sp, #32]
  45e400:	ldp	x29, x30, [sp], #64
  45e404:	ret
  45e408:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e40c:	add	x1, x1, #0xb98
  45e410:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e414:	ldr	x19, [x19, #4024]
  45e418:	mov	w21, #0x0                   	// #0
  45e41c:	ldr	x0, [x19]
  45e420:	bl	419740 <BIO_printf@plt>
  45e424:	ldr	x0, [x19]
  45e428:	bl	41e7f0 <ERR_print_errors@plt>
  45e42c:	mov	w0, w21
  45e430:	ldp	x19, x20, [sp, #16]
  45e434:	ldp	x21, x22, [sp, #32]
  45e438:	ldr	x23, [sp, #48]
  45e43c:	ldp	x29, x30, [sp], #64
  45e440:	ret
  45e444:	sxtw	x2, w22
  45e448:	mov	x0, x20
  45e44c:	mov	x3, #0x0                   	// #0
  45e450:	mov	w1, #0x69                  	// #105
  45e454:	bl	41ad80 <SSL_CTX_ctrl@plt>
  45e458:	cbnz	x0, 45e3ec <ASN1_generate_nconf@plt+0x3fa7c>
  45e45c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e460:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e464:	add	x1, x1, #0xbe0
  45e468:	b	45e414 <ASN1_generate_nconf@plt+0x3faa4>
  45e46c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e470:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e474:	add	x1, x1, #0xb78
  45e478:	b	45e414 <ASN1_generate_nconf@plt+0x3faa4>
  45e47c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e480:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e484:	add	x1, x1, #0xb40
  45e488:	ldr	x0, [x0, #4024]
  45e48c:	ldr	x0, [x0]
  45e490:	bl	419740 <BIO_printf@plt>
  45e494:	ldp	x19, x20, [sp, #16]
  45e498:	ldr	x23, [sp, #48]
  45e49c:	b	45e3f8 <ASN1_generate_nconf@plt+0x3fa88>
  45e4a0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e4a4:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45e4a8:	add	x1, x1, #0xbb8
  45e4ac:	b	45e414 <ASN1_generate_nconf@plt+0x3faa4>
  45e4b0:	stp	x29, x30, [sp, #-112]!
  45e4b4:	mov	x29, sp
  45e4b8:	stp	x19, x20, [sp, #16]
  45e4bc:	mov	x20, x0
  45e4c0:	mov	x19, x1
  45e4c4:	mov	x0, x1
  45e4c8:	stp	x23, x24, [sp, #48]
  45e4cc:	add	x23, sp, #0x68
  45e4d0:	bl	41aaa0 <SSL_is_server@plt>
  45e4d4:	cbz	w0, 45e594 <ASN1_generate_nconf@plt+0x3fc24>
  45e4d8:	mov	x1, x19
  45e4dc:	mov	w2, #0x0                   	// #0
  45e4e0:	mov	x0, x20
  45e4e4:	bl	45d528 <ASN1_generate_nconf@plt+0x3ebb8>
  45e4e8:	mov	x1, x19
  45e4ec:	mov	w2, #0x1                   	// #1
  45e4f0:	mov	x0, x20
  45e4f4:	bl	45d528 <ASN1_generate_nconf@plt+0x3ebb8>
  45e4f8:	mov	x3, x23
  45e4fc:	mov	x0, x19
  45e500:	mov	x2, #0x0                   	// #0
  45e504:	mov	w1, #0x6c                  	// #108
  45e508:	bl	41dad0 <SSL_ctrl@plt>
  45e50c:	cbnz	x0, 45e534 <ASN1_generate_nconf@plt+0x3fbc4>
  45e510:	mov	x1, x23
  45e514:	mov	x0, x19
  45e518:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  45e51c:	cbnz	w0, 45e564 <ASN1_generate_nconf@plt+0x3fbf4>
  45e520:	mov	w0, #0x1                   	// #1
  45e524:	ldp	x19, x20, [sp, #16]
  45e528:	ldp	x23, x24, [sp, #48]
  45e52c:	ldp	x29, x30, [sp], #112
  45e530:	ret
  45e534:	ldr	w0, [sp, #104]
  45e538:	cbz	w0, 45e510 <ASN1_generate_nconf@plt+0x3fba0>
  45e53c:	bl	41de40 <OBJ_nid2sn@plt>
  45e540:	mov	x2, x0
  45e544:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e548:	mov	x0, x20
  45e54c:	add	x1, x1, #0xc38
  45e550:	bl	419740 <BIO_printf@plt>
  45e554:	mov	x1, x23
  45e558:	mov	x0, x19
  45e55c:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  45e560:	cbz	w0, 45e520 <ASN1_generate_nconf@plt+0x3fbb0>
  45e564:	ldr	w0, [sp, #104]
  45e568:	bl	45d460 <ASN1_generate_nconf@plt+0x3eaf0>
  45e56c:	mov	x2, x0
  45e570:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e574:	mov	x0, x20
  45e578:	add	x1, x1, #0xc58
  45e57c:	bl	419740 <BIO_printf@plt>
  45e580:	mov	w0, #0x1                   	// #1
  45e584:	ldp	x19, x20, [sp, #16]
  45e588:	ldp	x23, x24, [sp, #48]
  45e58c:	ldp	x29, x30, [sp], #112
  45e590:	ret
  45e594:	mov	x3, x23
  45e598:	mov	x0, x19
  45e59c:	mov	x2, #0x0                   	// #0
  45e5a0:	mov	w1, #0x67                  	// #103
  45e5a4:	stp	x21, x22, [sp, #32]
  45e5a8:	stp	x25, x26, [sp, #64]
  45e5ac:	bl	41dad0 <SSL_ctrl@plt>
  45e5b0:	mov	x21, x0
  45e5b4:	mov	w25, w0
  45e5b8:	cbnz	w0, 45e5c8 <ASN1_generate_nconf@plt+0x3fc58>
  45e5bc:	ldp	x21, x22, [sp, #32]
  45e5c0:	ldp	x25, x26, [sp, #64]
  45e5c4:	b	45e4d8 <ASN1_generate_nconf@plt+0x3fb68>
  45e5c8:	mov	x0, x20
  45e5cc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e5d0:	add	x1, x1, #0xc08
  45e5d4:	bl	41a980 <BIO_puts@plt>
  45e5d8:	cmp	w21, #0x0
  45e5dc:	b.le	45e660 <ASN1_generate_nconf@plt+0x3fcf0>
  45e5e0:	adrp	x24, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45e5e4:	add	x24, x24, #0x510
  45e5e8:	adrp	x26, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45e5ec:	add	x24, x24, #0x470
  45e5f0:	add	x26, x26, #0xc20
  45e5f4:	stp	x27, x28, [sp, #80]
  45e5f8:	adrp	x27, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e5fc:	add	x27, x27, #0xc28
  45e600:	mov	x21, #0x0                   	// #0
  45e604:	nop
  45e608:	ldr	x22, [x24]
  45e60c:	ldr	x0, [sp, #104]
  45e610:	ldrb	w28, [x0, x21]
  45e614:	cbz	x22, 45e67c <ASN1_generate_nconf@plt+0x3fd0c>
  45e618:	mov	x0, x24
  45e61c:	b	45e628 <ASN1_generate_nconf@plt+0x3fcb8>
  45e620:	ldr	x22, [x0, #16]!
  45e624:	cbz	x22, 45e67c <ASN1_generate_nconf@plt+0x3fd0c>
  45e628:	ldr	w1, [x0, #8]
  45e62c:	cmp	w28, w1
  45e630:	b.ne	45e620 <ASN1_generate_nconf@plt+0x3fcb0>  // b.any
  45e634:	cbz	x21, 45e644 <ASN1_generate_nconf@plt+0x3fcd4>
  45e638:	mov	x1, x26
  45e63c:	mov	x0, x20
  45e640:	bl	41a980 <BIO_puts@plt>
  45e644:	mov	x1, x22
  45e648:	mov	x0, x20
  45e64c:	bl	41a980 <BIO_puts@plt>
  45e650:	add	x21, x21, #0x1
  45e654:	cmp	w25, w21
  45e658:	b.gt	45e608 <ASN1_generate_nconf@plt+0x3fc98>
  45e65c:	ldp	x27, x28, [sp, #80]
  45e660:	mov	x0, x20
  45e664:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e668:	add	x1, x1, #0xa60
  45e66c:	bl	41a980 <BIO_puts@plt>
  45e670:	ldp	x21, x22, [sp, #32]
  45e674:	ldp	x25, x26, [sp, #64]
  45e678:	b	45e4d8 <ASN1_generate_nconf@plt+0x3fb68>
  45e67c:	cbz	x21, 45e68c <ASN1_generate_nconf@plt+0x3fd1c>
  45e680:	mov	x1, x26
  45e684:	mov	x0, x20
  45e688:	bl	41a980 <BIO_puts@plt>
  45e68c:	mov	w2, w28
  45e690:	mov	x1, x27
  45e694:	mov	x0, x20
  45e698:	bl	419740 <BIO_printf@plt>
  45e69c:	b	45e650 <ASN1_generate_nconf@plt+0x3fce0>
  45e6a0:	stp	x29, x30, [sp, #-80]!
  45e6a4:	mov	x2, #0x0                   	// #0
  45e6a8:	mov	x29, sp
  45e6ac:	add	x3, sp, #0x48
  45e6b0:	stp	x19, x20, [sp, #16]
  45e6b4:	mov	x19, x0
  45e6b8:	mov	x0, x1
  45e6bc:	mov	w1, #0x6f                  	// #111
  45e6c0:	bl	41dad0 <SSL_ctrl@plt>
  45e6c4:	cmp	w0, #0x0
  45e6c8:	b.le	45e798 <ASN1_generate_nconf@plt+0x3fe28>
  45e6cc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e6d0:	mov	w20, #0x0                   	// #0
  45e6d4:	add	x1, x1, #0xc78
  45e6d8:	stp	x21, x22, [sp, #32]
  45e6dc:	mov	x21, x0
  45e6e0:	adrp	x22, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e6e4:	mov	x0, x19
  45e6e8:	stp	x23, x24, [sp, #48]
  45e6ec:	adrp	x24, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e6f0:	adrp	x23, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e6f4:	add	x24, x24, #0xca8
  45e6f8:	add	x23, x23, #0xcc8
  45e6fc:	bl	41a980 <BIO_puts@plt>
  45e700:	b	45e73c <ASN1_generate_nconf@plt+0x3fdcc>
  45e704:	add	x1, x22, #0xce8
  45e708:	mov	x0, x19
  45e70c:	cbz	w2, 45e774 <ASN1_generate_nconf@plt+0x3fe04>
  45e710:	bl	419740 <BIO_printf@plt>
  45e714:	ldr	x2, [sp, #72]
  45e718:	add	w20, w20, #0x1
  45e71c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45e720:	cmp	w21, w20
  45e724:	add	x2, x2, #0x1
  45e728:	str	x2, [sp, #72]
  45e72c:	add	x1, x1, #0x9c0
  45e730:	mov	x0, x19
  45e734:	b.eq	45e784 <ASN1_generate_nconf@plt+0x3fe14>  // b.none
  45e738:	bl	41a980 <BIO_puts@plt>
  45e73c:	ldr	x0, [sp, #72]
  45e740:	ldrb	w2, [x0]
  45e744:	cmp	w2, #0x1
  45e748:	b.eq	45e764 <ASN1_generate_nconf@plt+0x3fdf4>  // b.none
  45e74c:	cmp	w2, #0x2
  45e750:	b.ne	45e704 <ASN1_generate_nconf@plt+0x3fd94>  // b.any
  45e754:	mov	x1, x23
  45e758:	mov	x0, x19
  45e75c:	bl	41a980 <BIO_puts@plt>
  45e760:	b	45e714 <ASN1_generate_nconf@plt+0x3fda4>
  45e764:	mov	x1, x24
  45e768:	mov	x0, x19
  45e76c:	bl	41a980 <BIO_puts@plt>
  45e770:	b	45e714 <ASN1_generate_nconf@plt+0x3fda4>
  45e774:	adrp	x1, 468000 <ASN1_generate_nconf@plt+0x49690>
  45e778:	add	x1, x1, #0x308
  45e77c:	bl	41a980 <BIO_puts@plt>
  45e780:	b	45e714 <ASN1_generate_nconf@plt+0x3fda4>
  45e784:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e788:	add	x1, x1, #0xa60
  45e78c:	bl	41a980 <BIO_puts@plt>
  45e790:	ldp	x21, x22, [sp, #32]
  45e794:	ldp	x23, x24, [sp, #48]
  45e798:	mov	w0, #0x1                   	// #1
  45e79c:	ldp	x19, x20, [sp, #16]
  45e7a0:	ldp	x29, x30, [sp], #80
  45e7a4:	ret
  45e7a8:	stp	x29, x30, [sp, #-96]!
  45e7ac:	mov	x3, #0x0                   	// #0
  45e7b0:	mov	x29, sp
  45e7b4:	stp	x19, x20, [sp, #16]
  45e7b8:	mov	x19, x0
  45e7bc:	mov	x0, x1
  45e7c0:	stp	x23, x24, [sp, #48]
  45e7c4:	mov	x23, x1
  45e7c8:	mov	w1, #0x5a                  	// #90
  45e7cc:	stp	x27, x28, [sp, #80]
  45e7d0:	mov	w28, w2
  45e7d4:	mov	x2, #0x0                   	// #0
  45e7d8:	bl	41dad0 <SSL_ctrl@plt>
  45e7dc:	cmp	w0, #0x0
  45e7e0:	b.le	45e988 <ASN1_generate_nconf@plt+0x40018>
  45e7e4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e7e8:	add	x1, x1, #0xcf8
  45e7ec:	stp	x21, x22, [sp, #32]
  45e7f0:	mov	x22, x0
  45e7f4:	lsl	w0, w0, #2
  45e7f8:	stp	x25, x26, [sp, #64]
  45e7fc:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45e800:	mov	x3, x0
  45e804:	mov	x2, #0x0                   	// #0
  45e808:	sub	w22, w22, #0x1
  45e80c:	mov	x27, x0
  45e810:	mov	w1, #0x5a                  	// #90
  45e814:	mov	x0, x23
  45e818:	bl	41dad0 <SSL_ctrl@plt>
  45e81c:	mov	x0, x19
  45e820:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e824:	adrp	x26, 473000 <ASN1_generate_nconf@plt+0x54690>
  45e828:	add	x1, x1, #0xd08
  45e82c:	adrp	x24, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e830:	mov	x20, x27
  45e834:	add	x22, x27, w22, uxtw #2
  45e838:	add	x26, x26, #0x80
  45e83c:	add	x24, x24, #0xd28
  45e840:	adrp	x25, 463000 <ASN1_generate_nconf@plt+0x44690>
  45e844:	bl	41a980 <BIO_puts@plt>
  45e848:	b	45e868 <ASN1_generate_nconf@plt+0x3fef8>
  45e84c:	bl	419740 <BIO_printf@plt>
  45e850:	cmp	x22, x20
  45e854:	add	x20, x20, #0x4
  45e858:	b.eq	45e8a4 <ASN1_generate_nconf@plt+0x3ff34>  // b.none
  45e85c:	add	x1, x25, #0x9c0
  45e860:	mov	x0, x19
  45e864:	bl	41a980 <BIO_puts@plt>
  45e868:	ldr	w21, [x20]
  45e86c:	mov	x1, x24
  45e870:	mov	x0, x19
  45e874:	and	w2, w21, #0xffff
  45e878:	tbnz	w21, #24, 45e84c <ASN1_generate_nconf@plt+0x3fedc>
  45e87c:	mov	w0, w21
  45e880:	bl	41ab60 <EC_curve_nid2nist@plt>
  45e884:	mov	x2, x0
  45e888:	cbz	x0, 45e9a0 <ASN1_generate_nconf@plt+0x40030>
  45e88c:	mov	x1, x26
  45e890:	mov	x0, x19
  45e894:	bl	419740 <BIO_printf@plt>
  45e898:	cmp	x22, x20
  45e89c:	add	x20, x20, #0x4
  45e8a0:	b.ne	45e85c <ASN1_generate_nconf@plt+0x3feec>  // b.any
  45e8a4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e8a8:	mov	x0, x27
  45e8ac:	add	x1, x1, #0xd30
  45e8b0:	mov	w2, #0x172                 	// #370
  45e8b4:	bl	41b1e0 <CRYPTO_free@plt>
  45e8b8:	cbnz	w28, 45e970 <ASN1_generate_nconf@plt+0x40000>
  45e8bc:	mov	x0, x19
  45e8c0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45e8c4:	add	x1, x1, #0xd40
  45e8c8:	bl	41a980 <BIO_puts@plt>
  45e8cc:	mov	x0, x23
  45e8d0:	mov	x3, #0x0                   	// #0
  45e8d4:	mov	x2, #0xffffffffffffffff    	// #-1
  45e8d8:	mov	w1, #0x5d                  	// #93
  45e8dc:	adrp	x24, 473000 <ASN1_generate_nconf@plt+0x54690>
  45e8e0:	bl	41dad0 <SSL_ctrl@plt>
  45e8e4:	adrp	x25, 463000 <ASN1_generate_nconf@plt+0x44690>
  45e8e8:	mov	x22, x0
  45e8ec:	cmp	w0, #0x0
  45e8f0:	add	x24, x24, #0x80
  45e8f4:	add	x25, x25, #0x9c0
  45e8f8:	mov	x21, #0x0                   	// #0
  45e8fc:	b.gt	45e924 <ASN1_generate_nconf@plt+0x3ffb4>
  45e900:	b	45e9b0 <ASN1_generate_nconf@plt+0x40040>
  45e904:	mov	x1, x24
  45e908:	mov	x0, x19
  45e90c:	bl	419740 <BIO_printf@plt>
  45e910:	cmp	w22, w21
  45e914:	b.le	45e970 <ASN1_generate_nconf@plt+0x40000>
  45e918:	mov	x1, x25
  45e91c:	mov	x0, x19
  45e920:	bl	41a980 <BIO_puts@plt>
  45e924:	mov	x2, x21
  45e928:	mov	x3, #0x0                   	// #0
  45e92c:	mov	w1, #0x5d                  	// #93
  45e930:	mov	x0, x23
  45e934:	bl	41dad0 <SSL_ctrl@plt>
  45e938:	add	x21, x21, #0x1
  45e93c:	mov	x20, x0
  45e940:	bl	41ab60 <EC_curve_nid2nist@plt>
  45e944:	mov	x2, x0
  45e948:	cbnz	x0, 45e904 <ASN1_generate_nconf@plt+0x3ff94>
  45e94c:	mov	w0, w20
  45e950:	bl	41de40 <OBJ_nid2sn@plt>
  45e954:	mov	x1, x24
  45e958:	mov	x2, x0
  45e95c:	mov	x0, x19
  45e960:	bl	419740 <BIO_printf@plt>
  45e964:	cmp	w22, w21
  45e968:	b.gt	45e918 <ASN1_generate_nconf@plt+0x3ffa8>
  45e96c:	nop
  45e970:	mov	x0, x19
  45e974:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e978:	add	x1, x1, #0xa60
  45e97c:	bl	41a980 <BIO_puts@plt>
  45e980:	ldp	x21, x22, [sp, #32]
  45e984:	ldp	x25, x26, [sp, #64]
  45e988:	mov	w0, #0x1                   	// #1
  45e98c:	ldp	x19, x20, [sp, #16]
  45e990:	ldp	x23, x24, [sp, #48]
  45e994:	ldp	x27, x28, [sp, #80]
  45e998:	ldp	x29, x30, [sp], #96
  45e99c:	ret
  45e9a0:	mov	w0, w21
  45e9a4:	bl	41de40 <OBJ_nid2sn@plt>
  45e9a8:	mov	x2, x0
  45e9ac:	b	45e88c <ASN1_generate_nconf@plt+0x3ff1c>
  45e9b0:	b.ne	45e970 <ASN1_generate_nconf@plt+0x40000>  // b.any
  45e9b4:	mov	x0, x19
  45e9b8:	adrp	x1, 465000 <ASN1_generate_nconf@plt+0x46690>
  45e9bc:	add	x1, x1, #0xfa8
  45e9c0:	bl	41a980 <BIO_puts@plt>
  45e9c4:	mov	x0, x19
  45e9c8:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45e9cc:	add	x1, x1, #0xa60
  45e9d0:	bl	41a980 <BIO_puts@plt>
  45e9d4:	ldp	x21, x22, [sp, #32]
  45e9d8:	ldp	x25, x26, [sp, #64]
  45e9dc:	b	45e988 <ASN1_generate_nconf@plt+0x40018>
  45e9e0:	stp	x29, x30, [sp, #-64]!
  45e9e4:	mov	x2, #0x0                   	// #0
  45e9e8:	mov	x29, sp
  45e9ec:	add	x3, sp, #0x38
  45e9f0:	stp	x19, x20, [sp, #16]
  45e9f4:	mov	x19, x0
  45e9f8:	mov	x0, x1
  45e9fc:	mov	w1, #0x6d                  	// #109
  45ea00:	bl	41dad0 <SSL_ctrl@plt>
  45ea04:	cbnz	x0, 45ea18 <ASN1_generate_nconf@plt+0x400a8>
  45ea08:	mov	w0, #0x1                   	// #1
  45ea0c:	ldp	x19, x20, [sp, #16]
  45ea10:	ldp	x29, x30, [sp], #64
  45ea14:	ret
  45ea18:	mov	x0, x19
  45ea1c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ea20:	add	x1, x1, #0xd60
  45ea24:	bl	41a980 <BIO_puts@plt>
  45ea28:	ldr	x0, [sp, #56]
  45ea2c:	bl	41ab10 <EVP_PKEY_id@plt>
  45ea30:	cmp	w0, #0x1c
  45ea34:	b.eq	45ea90 <ASN1_generate_nconf@plt+0x40120>  // b.none
  45ea38:	cmp	w0, #0x198
  45ea3c:	b.eq	45eacc <ASN1_generate_nconf@plt+0x4015c>  // b.none
  45ea40:	cmp	w0, #0x6
  45ea44:	ldr	x0, [sp, #56]
  45ea48:	b.eq	45eab0 <ASN1_generate_nconf@plt+0x40140>  // b.none
  45ea4c:	bl	41ab10 <EVP_PKEY_id@plt>
  45ea50:	bl	41de40 <OBJ_nid2sn@plt>
  45ea54:	mov	x20, x0
  45ea58:	ldr	x0, [sp, #56]
  45ea5c:	bl	4199c0 <EVP_PKEY_bits@plt>
  45ea60:	mov	w3, w0
  45ea64:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ea68:	mov	x2, x20
  45ea6c:	mov	x0, x19
  45ea70:	add	x1, x1, #0xdb0
  45ea74:	bl	419740 <BIO_printf@plt>
  45ea78:	ldr	x0, [sp, #56]
  45ea7c:	bl	41d9c0 <EVP_PKEY_free@plt>
  45ea80:	mov	w0, #0x1                   	// #1
  45ea84:	ldp	x19, x20, [sp, #16]
  45ea88:	ldp	x29, x30, [sp], #64
  45ea8c:	ret
  45ea90:	ldr	x0, [sp, #56]
  45ea94:	bl	4199c0 <EVP_PKEY_bits@plt>
  45ea98:	mov	w2, w0
  45ea9c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eaa0:	mov	x0, x19
  45eaa4:	add	x1, x1, #0xd88
  45eaa8:	bl	419740 <BIO_printf@plt>
  45eaac:	b	45ea78 <ASN1_generate_nconf@plt+0x40108>
  45eab0:	bl	4199c0 <EVP_PKEY_bits@plt>
  45eab4:	mov	w2, w0
  45eab8:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eabc:	mov	x0, x19
  45eac0:	add	x1, x1, #0xd78
  45eac4:	bl	419740 <BIO_printf@plt>
  45eac8:	b	45ea78 <ASN1_generate_nconf@plt+0x40108>
  45eacc:	ldr	x0, [sp, #56]
  45ead0:	str	x21, [sp, #32]
  45ead4:	bl	419ce0 <EVP_PKEY_get1_EC_KEY@plt>
  45ead8:	mov	x20, x0
  45eadc:	bl	41b0c0 <EC_KEY_get0_group@plt>
  45eae0:	bl	41bfa0 <EC_GROUP_get_curve_name@plt>
  45eae4:	mov	w21, w0
  45eae8:	mov	x0, x20
  45eaec:	bl	419930 <EC_KEY_free@plt>
  45eaf0:	mov	w0, w21
  45eaf4:	bl	41ab60 <EC_curve_nid2nist@plt>
  45eaf8:	mov	x20, x0
  45eafc:	cbz	x0, 45eb28 <ASN1_generate_nconf@plt+0x401b8>
  45eb00:	ldr	x0, [sp, #56]
  45eb04:	bl	4199c0 <EVP_PKEY_bits@plt>
  45eb08:	mov	w3, w0
  45eb0c:	mov	x2, x20
  45eb10:	mov	x0, x19
  45eb14:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eb18:	add	x1, x1, #0xd98
  45eb1c:	bl	419740 <BIO_printf@plt>
  45eb20:	ldr	x21, [sp, #32]
  45eb24:	b	45ea78 <ASN1_generate_nconf@plt+0x40108>
  45eb28:	mov	w0, w21
  45eb2c:	bl	41de40 <OBJ_nid2sn@plt>
  45eb30:	mov	x20, x0
  45eb34:	b	45eb00 <ASN1_generate_nconf@plt+0x40190>
  45eb38:	stp	x29, x30, [sp, #-64]!
  45eb3c:	mov	x29, sp
  45eb40:	stp	x19, x20, [sp, #16]
  45eb44:	mov	w20, w1
  45eb48:	mov	x19, x5
  45eb4c:	stp	x21, x22, [sp, #32]
  45eb50:	mov	x22, x0
  45eb54:	stp	x23, x24, [sp, #48]
  45eb58:	mov	x24, x2
  45eb5c:	mov	w23, w3
  45eb60:	bl	41ad60 <BIO_get_callback_arg@plt>
  45eb64:	cbz	x0, 45eb7c <ASN1_generate_nconf@plt+0x4020c>
  45eb68:	mov	x21, x0
  45eb6c:	cmp	w20, #0x82
  45eb70:	b.eq	45ebdc <ASN1_generate_nconf@plt+0x4026c>  // b.none
  45eb74:	cmp	w20, #0x83
  45eb78:	b.eq	45eb94 <ASN1_generate_nconf@plt+0x40224>  // b.none
  45eb7c:	mov	x0, x19
  45eb80:	ldp	x19, x20, [sp, #16]
  45eb84:	ldp	x21, x22, [sp, #32]
  45eb88:	ldp	x23, x24, [sp, #48]
  45eb8c:	ldp	x29, x30, [sp], #64
  45eb90:	ret
  45eb94:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eb98:	sxtw	x4, w23
  45eb9c:	mov	x6, x19
  45eba0:	mov	x5, x19
  45eba4:	mov	x3, x24
  45eba8:	mov	x2, x22
  45ebac:	add	x1, x1, #0xdf0
  45ebb0:	bl	419740 <BIO_printf@plt>
  45ebb4:	mov	w2, w19
  45ebb8:	mov	x1, x24
  45ebbc:	mov	x0, x21
  45ebc0:	bl	41a020 <BIO_dump@plt>
  45ebc4:	mov	x0, x19
  45ebc8:	ldp	x19, x20, [sp, #16]
  45ebcc:	ldp	x21, x22, [sp, #32]
  45ebd0:	ldp	x23, x24, [sp, #48]
  45ebd4:	ldp	x29, x30, [sp], #64
  45ebd8:	ret
  45ebdc:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ebe0:	sxtw	x4, w23
  45ebe4:	mov	x6, x19
  45ebe8:	mov	x5, x19
  45ebec:	mov	x3, x24
  45ebf0:	mov	x2, x22
  45ebf4:	add	x1, x1, #0xdc0
  45ebf8:	b	45ebb0 <ASN1_generate_nconf@plt+0x40240>
  45ebfc:	nop
  45ec00:	stp	x29, x30, [sp, #-48]!
  45ec04:	mov	x29, sp
  45ec08:	stp	x19, x20, [sp, #16]
  45ec0c:	mov	w20, w2
  45ec10:	tbnz	w1, #12, 45ec9c <ASN1_generate_nconf@plt+0x4032c>
  45ec14:	tst	x1, #0x2000
  45ec18:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ec1c:	adrp	x19, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ec20:	add	x2, x2, #0xe40
  45ec24:	add	x19, x19, #0xe30
  45ec28:	csel	x19, x19, x2, ne  // ne = any
  45ec2c:	tbnz	w1, #0, 45eca8 <ASN1_generate_nconf@plt+0x40338>
  45ec30:	tbz	w1, #14, 45ecd8 <ASN1_generate_nconf@plt+0x40368>
  45ec34:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ec38:	tst	x1, #0x4
  45ec3c:	adrp	x2, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ec40:	add	x2, x2, #0xe58
  45ec44:	ldr	x1, [x0, #4024]
  45ec48:	adrp	x19, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ec4c:	add	x19, x19, #0xe50
  45ec50:	mov	w0, w20
  45ec54:	csel	x19, x19, x2, ne  // ne = any
  45ec58:	str	x21, [sp, #32]
  45ec5c:	ldr	x21, [x1]
  45ec60:	bl	41cb10 <SSL_alert_type_string_long@plt>
  45ec64:	mov	x3, x0
  45ec68:	mov	w0, w20
  45ec6c:	mov	x20, x3
  45ec70:	bl	41c080 <SSL_alert_desc_string_long@plt>
  45ec74:	mov	x4, x0
  45ec78:	mov	x2, x19
  45ec7c:	mov	x3, x20
  45ec80:	mov	x0, x21
  45ec84:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ec88:	ldp	x19, x20, [sp, #16]
  45ec8c:	add	x1, x1, #0xe68
  45ec90:	ldr	x21, [sp, #32]
  45ec94:	ldp	x29, x30, [sp], #48
  45ec98:	b	419740 <BIO_printf@plt>
  45ec9c:	adrp	x19, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eca0:	add	x19, x19, #0xe20
  45eca4:	tbz	w1, #0, 45ec30 <ASN1_generate_nconf@plt+0x402c0>
  45eca8:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ecac:	ldr	x1, [x1, #4024]
  45ecb0:	ldr	x20, [x1]
  45ecb4:	bl	41abd0 <SSL_state_string_long@plt>
  45ecb8:	mov	x2, x19
  45ecbc:	mov	x3, x0
  45ecc0:	mov	x0, x20
  45ecc4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ecc8:	ldp	x19, x20, [sp, #16]
  45eccc:	add	x1, x1, #0xe60
  45ecd0:	ldp	x29, x30, [sp], #48
  45ecd4:	b	419740 <BIO_printf@plt>
  45ecd8:	tbz	w1, #1, 45ece8 <ASN1_generate_nconf@plt+0x40378>
  45ecdc:	cmp	w20, #0x0
  45ece0:	cbz	w20, 45ecf4 <ASN1_generate_nconf@plt+0x40384>
  45ece4:	b.lt	45ed24 <ASN1_generate_nconf@plt+0x403b4>  // b.tstop
  45ece8:	ldp	x19, x20, [sp, #16]
  45ecec:	ldp	x29, x30, [sp], #48
  45ecf0:	ret
  45ecf4:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ecf8:	ldr	x1, [x1, #4024]
  45ecfc:	ldr	x20, [x1]
  45ed00:	bl	41abd0 <SSL_state_string_long@plt>
  45ed04:	mov	x2, x19
  45ed08:	mov	x3, x0
  45ed0c:	mov	x0, x20
  45ed10:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ed14:	ldp	x19, x20, [sp, #16]
  45ed18:	add	x1, x1, #0xe80
  45ed1c:	ldp	x29, x30, [sp], #48
  45ed20:	b	419740 <BIO_printf@plt>
  45ed24:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45ed28:	ldr	x1, [x1, #4024]
  45ed2c:	ldr	x20, [x1]
  45ed30:	bl	41abd0 <SSL_state_string_long@plt>
  45ed34:	mov	x2, x19
  45ed38:	mov	x3, x0
  45ed3c:	mov	x0, x20
  45ed40:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ed44:	ldp	x19, x20, [sp, #16]
  45ed48:	add	x1, x1, #0xe98
  45ed4c:	ldp	x29, x30, [sp], #48
  45ed50:	b	419740 <BIO_printf@plt>
  45ed54:	nop
  45ed58:	adrp	x10, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45ed5c:	add	x7, x10, #0x510
  45ed60:	stp	x29, x30, [sp, #-64]!
  45ed64:	cmp	w0, #0x0
  45ed68:	adrp	x5, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ed6c:	mov	x29, sp
  45ed70:	ldr	x8, [x7, #320]
  45ed74:	stp	x19, x20, [sp, #16]
  45ed78:	add	x5, x5, #0xea8
  45ed7c:	stp	x21, x22, [sp, #32]
  45ed80:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ed84:	add	x0, x0, #0xeb0
  45ed88:	mov	w9, w2
  45ed8c:	mov	x22, x3
  45ed90:	mov	x21, x4
  45ed94:	mov	x20, x6
  45ed98:	csel	x2, x5, x0, ne  // ne = any
  45ed9c:	cbz	x8, 45ee68 <ASN1_generate_nconf@plt+0x404f8>
  45eda0:	add	x0, x7, #0x140
  45eda4:	b	45edb0 <ASN1_generate_nconf@plt+0x40440>
  45eda8:	ldr	x8, [x0, #16]!
  45edac:	cbz	x8, 45ee68 <ASN1_generate_nconf@plt+0x404f8>
  45edb0:	ldr	w5, [x0, #8]
  45edb4:	cmp	w1, w5
  45edb8:	b.ne	45eda8 <ASN1_generate_nconf@plt+0x40438>  // b.any
  45edbc:	cmp	w1, #0x100
  45edc0:	sub	w0, w1, #0x300
  45edc4:	mov	w3, #0xfeff                	// #65279
  45edc8:	ccmp	w1, w3, #0x4, ne  // ne = any
  45edcc:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  45edd0:	b.hi	45ee88 <ASN1_generate_nconf@plt+0x40518>  // b.pmore
  45edd4:	cmp	w9, #0x16
  45edd8:	b.eq	45ef84 <ASN1_generate_nconf@plt+0x40614>  // b.none
  45eddc:	b.gt	45ee10 <ASN1_generate_nconf@plt+0x404a0>
  45ede0:	cmp	w9, #0x14
  45ede4:	b.eq	45ef64 <ASN1_generate_nconf@plt+0x405f4>  // b.none
  45ede8:	cmp	w9, #0x15
  45edec:	b.ne	45ee88 <ASN1_generate_nconf@plt+0x40518>  // b.any
  45edf0:	cmp	x21, #0x2
  45edf4:	b.eq	45f028 <ASN1_generate_nconf@plt+0x406b8>  // b.none
  45edf8:	adrp	x6, 481000 <ASN1_generate_nconf@plt+0x62690>
  45edfc:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ee00:	add	x6, x6, #0xec8
  45ee04:	add	x4, x4, #0xf08
  45ee08:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45ee0c:	b	45ee28 <ASN1_generate_nconf@plt+0x404b8>
  45ee10:	cmp	w9, #0x17
  45ee14:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45ee18:	b.ne	45ef78 <ASN1_generate_nconf@plt+0x40608>  // b.any
  45ee1c:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ee20:	add	x6, x7, #0x948
  45ee24:	add	x4, x4, #0xed8
  45ee28:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ee2c:	add	x7, x7, #0x948
  45ee30:	mov	x3, x8
  45ee34:	mov	x5, x21
  45ee38:	add	x1, x1, #0xf28
  45ee3c:	mov	x0, x20
  45ee40:	bl	419740 <BIO_printf@plt>
  45ee44:	cbnz	x21, 45eeb4 <ASN1_generate_nconf@plt+0x40544>
  45ee48:	mov	x0, x20
  45ee4c:	mov	x3, #0x0                   	// #0
  45ee50:	ldp	x19, x20, [sp, #16]
  45ee54:	mov	x2, #0x0                   	// #0
  45ee58:	ldp	x21, x22, [sp, #32]
  45ee5c:	mov	w1, #0xb                   	// #11
  45ee60:	ldp	x29, x30, [sp], #64
  45ee64:	b	41de90 <BIO_ctrl@plt>
  45ee68:	cmp	w1, #0x100
  45ee6c:	sub	w0, w1, #0x300
  45ee70:	mov	w3, #0xfeff                	// #65279
  45ee74:	ccmp	w1, w3, #0x4, ne  // ne = any
  45ee78:	adrp	x8, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ee7c:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  45ee80:	add	x8, x8, #0x8c8
  45ee84:	b.ls	45edd4 <ASN1_generate_nconf@plt+0x40464>  // b.plast
  45ee88:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45ee8c:	add	x6, x7, #0x948
  45ee90:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ee94:	mov	x4, x6
  45ee98:	add	x7, x7, #0x948
  45ee9c:	mov	x3, x8
  45eea0:	mov	x5, x21
  45eea4:	add	x1, x1, #0xf28
  45eea8:	mov	x0, x20
  45eeac:	bl	419740 <BIO_printf@plt>
  45eeb0:	cbz	x21, 45ee48 <ASN1_generate_nconf@plt+0x404d8>
  45eeb4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eeb8:	mov	x0, x20
  45eebc:	add	x1, x1, #0xf58
  45eec0:	stp	x23, x24, [sp, #48]
  45eec4:	bl	419740 <BIO_printf@plt>
  45eec8:	adrp	x23, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eecc:	adrp	x24, 481000 <ASN1_generate_nconf@plt+0x62690>
  45eed0:	add	x23, x23, #0xf50
  45eed4:	add	x24, x24, #0xf48
  45eed8:	mov	x19, #0x0                   	// #0
  45eedc:	b	45eefc <ASN1_generate_nconf@plt+0x4058c>
  45eee0:	ldrb	w2, [x22, x19]
  45eee4:	mov	x1, x23
  45eee8:	add	x19, x19, #0x1
  45eeec:	mov	x0, x20
  45eef0:	bl	419740 <BIO_printf@plt>
  45eef4:	cmp	x21, x19
  45eef8:	b.ls	45ef30 <ASN1_generate_nconf@plt+0x405c0>  // b.plast
  45eefc:	tst	x19, #0xf
  45ef00:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  45ef04:	b.eq	45eee0 <ASN1_generate_nconf@plt+0x40570>  // b.none
  45ef08:	mov	x1, x24
  45ef0c:	mov	x0, x20
  45ef10:	bl	419740 <BIO_printf@plt>
  45ef14:	ldrb	w2, [x22, x19]
  45ef18:	mov	x1, x23
  45ef1c:	add	x19, x19, #0x1
  45ef20:	mov	x0, x20
  45ef24:	bl	419740 <BIO_printf@plt>
  45ef28:	cmp	x21, x19
  45ef2c:	b.hi	45eefc <ASN1_generate_nconf@plt+0x4058c>  // b.pmore
  45ef30:	mov	x0, x20
  45ef34:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45ef38:	add	x1, x1, #0xa60
  45ef3c:	bl	419740 <BIO_printf@plt>
  45ef40:	mov	x0, x20
  45ef44:	mov	x3, #0x0                   	// #0
  45ef48:	ldp	x19, x20, [sp, #16]
  45ef4c:	mov	x2, #0x0                   	// #0
  45ef50:	ldp	x21, x22, [sp, #32]
  45ef54:	mov	w1, #0xb                   	// #11
  45ef58:	ldp	x23, x24, [sp, #48]
  45ef5c:	ldp	x29, x30, [sp], #64
  45ef60:	b	41de90 <BIO_ctrl@plt>
  45ef64:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45ef68:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45ef6c:	add	x6, x7, #0x948
  45ef70:	add	x4, x4, #0xef0
  45ef74:	b	45ee28 <ASN1_generate_nconf@plt+0x404b8>
  45ef78:	add	x6, x7, #0x948
  45ef7c:	mov	x4, x6
  45ef80:	b	45ee28 <ASN1_generate_nconf@plt+0x404b8>
  45ef84:	cbz	x21, 45eff4 <ASN1_generate_nconf@plt+0x40684>
  45ef88:	add	x10, x10, #0x510
  45ef8c:	stp	x23, x24, [sp, #48]
  45ef90:	add	x0, x10, #0x720
  45ef94:	ldrb	w3, [x22]
  45ef98:	ldr	x6, [x10, #1824]
  45ef9c:	cbnz	x6, 45efac <ASN1_generate_nconf@plt+0x4063c>
  45efa0:	b	45f088 <ASN1_generate_nconf@plt+0x40718>
  45efa4:	ldr	x6, [x0, #16]!
  45efa8:	cbz	x6, 45f088 <ASN1_generate_nconf@plt+0x40718>
  45efac:	ldr	w1, [x0, #8]
  45efb0:	cmp	w3, w1
  45efb4:	b.ne	45efa4 <ASN1_generate_nconf@plt+0x40634>  // b.any
  45efb8:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45efbc:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45efc0:	add	x7, x7, #0x948
  45efc4:	add	x4, x4, #0xf18
  45efc8:	mov	x3, x8
  45efcc:	mov	x5, x21
  45efd0:	mov	x0, x20
  45efd4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45efd8:	add	x1, x1, #0xf28
  45efdc:	bl	419740 <BIO_printf@plt>
  45efe0:	mov	x0, x20
  45efe4:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45efe8:	add	x1, x1, #0xf58
  45efec:	bl	419740 <BIO_printf@plt>
  45eff0:	b	45eec8 <ASN1_generate_nconf@plt+0x40558>
  45eff4:	mov	x3, x8
  45eff8:	mov	x0, x20
  45effc:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45f000:	adrp	x6, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f004:	add	x7, x7, #0x948
  45f008:	add	x6, x6, #0x8c8
  45f00c:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f010:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f014:	add	x4, x4, #0xf18
  45f018:	add	x1, x1, #0xf28
  45f01c:	mov	x5, #0x0                   	// #0
  45f020:	bl	419740 <BIO_printf@plt>
  45f024:	b	45ee48 <ASN1_generate_nconf@plt+0x404d8>
  45f028:	stp	x23, x24, [sp, #48]
  45f02c:	ldrb	w0, [x22]
  45f030:	cmp	w0, #0x1
  45f034:	b.eq	45f0b8 <ASN1_generate_nconf@plt+0x40748>  // b.none
  45f038:	cmp	w0, #0x2
  45f03c:	adrp	x6, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f040:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f044:	add	x6, x6, #0xec8
  45f048:	add	x0, x0, #0xed0
  45f04c:	csel	x6, x6, x0, ne  // ne = any
  45f050:	add	x10, x10, #0x510
  45f054:	ldrb	w3, [x22, #1]
  45f058:	add	x0, x10, #0x500
  45f05c:	ldr	x7, [x10, #1280]
  45f060:	cbnz	x7, 45f070 <ASN1_generate_nconf@plt+0x40700>
  45f064:	b	45f0a4 <ASN1_generate_nconf@plt+0x40734>
  45f068:	ldr	x7, [x0, #16]!
  45f06c:	cbz	x7, 45f0a4 <ASN1_generate_nconf@plt+0x40734>
  45f070:	ldr	w1, [x0, #8]
  45f074:	cmp	w3, w1
  45f078:	b.ne	45f068 <ASN1_generate_nconf@plt+0x406f8>  // b.any
  45f07c:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f080:	add	x4, x4, #0xf08
  45f084:	b	45efc8 <ASN1_generate_nconf@plt+0x40658>
  45f088:	adrp	x7, 468000 <ASN1_generate_nconf@plt+0x49690>
  45f08c:	adrp	x6, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f090:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f094:	add	x7, x7, #0x948
  45f098:	add	x6, x6, #0x8c8
  45f09c:	add	x4, x4, #0xf18
  45f0a0:	b	45efc8 <ASN1_generate_nconf@plt+0x40658>
  45f0a4:	adrp	x7, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f0a8:	adrp	x4, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f0ac:	add	x7, x7, #0xf10
  45f0b0:	add	x4, x4, #0xf08
  45f0b4:	b	45efc8 <ASN1_generate_nconf@plt+0x40658>
  45f0b8:	adrp	x6, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f0bc:	add	x6, x6, #0xeb8
  45f0c0:	b	45f050 <ASN1_generate_nconf@plt+0x406e0>
  45f0c4:	nop
  45f0c8:	adrp	x6, 4a4000 <PBEPARAM_it@@OPENSSL_1_1_0+0x9300>
  45f0cc:	add	x6, x6, #0x510
  45f0d0:	stp	x29, x30, [sp, #-48]!
  45f0d4:	mov	x29, sp
  45f0d8:	ldr	x7, [x6, #2160]
  45f0dc:	stp	x19, x20, [sp, #16]
  45f0e0:	mov	w20, w4
  45f0e4:	str	x21, [sp, #32]
  45f0e8:	mov	x19, x5
  45f0ec:	mov	x21, x3
  45f0f0:	cbz	x7, 45f174 <ASN1_generate_nconf@plt+0x40804>
  45f0f4:	add	x0, x6, #0x870
  45f0f8:	b	45f104 <ASN1_generate_nconf@plt+0x40794>
  45f0fc:	ldr	x7, [x0, #16]!
  45f100:	cbz	x7, 45f174 <ASN1_generate_nconf@plt+0x40804>
  45f104:	ldr	w6, [x0, #8]
  45f108:	cmp	w2, w6
  45f10c:	b.ne	45f0fc <ASN1_generate_nconf@plt+0x4078c>  // b.any
  45f110:	cmp	w1, #0x0
  45f114:	mov	w4, w2
  45f118:	mov	x3, x7
  45f11c:	mov	w5, w20
  45f120:	adrp	x0, 472000 <ASN1_generate_nconf@plt+0x53690>
  45f124:	adrp	x2, 474000 <ASN1_generate_nconf@plt+0x55690>
  45f128:	add	x0, x0, #0x398
  45f12c:	add	x2, x2, #0x248
  45f130:	csel	x2, x2, x0, ne  // ne = any
  45f134:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f138:	mov	x0, x19
  45f13c:	add	x1, x1, #0xf60
  45f140:	bl	419740 <BIO_printf@plt>
  45f144:	mov	w2, w20
  45f148:	mov	x1, x21
  45f14c:	mov	x0, x19
  45f150:	bl	41a020 <BIO_dump@plt>
  45f154:	mov	x0, x19
  45f158:	mov	x3, #0x0                   	// #0
  45f15c:	ldp	x19, x20, [sp, #16]
  45f160:	mov	x2, #0x0                   	// #0
  45f164:	ldr	x21, [sp, #32]
  45f168:	mov	w1, #0xb                   	// #11
  45f16c:	ldp	x29, x30, [sp], #48
  45f170:	b	41de90 <BIO_ctrl@plt>
  45f174:	adrp	x7, 461000 <ASN1_generate_nconf@plt+0x42690>
  45f178:	add	x7, x7, #0x458
  45f17c:	b	45f110 <ASN1_generate_nconf@plt+0x407a0>
  45f180:	stp	x29, x30, [sp, #-96]!
  45f184:	mov	x29, sp
  45f188:	stp	x19, x20, [sp, #16]
  45f18c:	stp	x21, x22, [sp, #32]
  45f190:	adrp	x21, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45f194:	add	x20, x21, #0x980
  45f198:	stp	x23, x24, [sp, #48]
  45f19c:	mov	x22, x1
  45f1a0:	mov	x23, x2
  45f1a4:	ldr	w19, [x20, #8]
  45f1a8:	stp	x25, x26, [sp, #64]
  45f1ac:	mov	x25, x0
  45f1b0:	str	xzr, [sp, #88]
  45f1b4:	cbnz	w19, 45f1d4 <ASN1_generate_nconf@plt+0x40864>
  45f1b8:	add	x0, x20, #0x10
  45f1bc:	mov	w1, #0x10                  	// #16
  45f1c0:	bl	41d790 <RAND_bytes@plt>
  45f1c4:	cmp	w0, #0x0
  45f1c8:	b.le	45f320 <ASN1_generate_nconf@plt+0x409b0>
  45f1cc:	mov	w0, #0x1                   	// #1
  45f1d0:	str	w0, [x20, #8]
  45f1d4:	mov	x0, x25
  45f1d8:	bl	41d3c0 <SSL_is_dtls@plt>
  45f1dc:	cbnz	w0, 45f2ac <ASN1_generate_nconf@plt+0x4093c>
  45f1e0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f1e4:	add	x2, sp, #0x58
  45f1e8:	mov	x1, #0x0                   	// #0
  45f1ec:	mov	x24, #0x0                   	// #0
  45f1f0:	ldr	x0, [x0, #4064]
  45f1f4:	ldr	x25, [x0]
  45f1f8:	mov	x0, x25
  45f1fc:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  45f200:	mov	w19, w0
  45f204:	cbz	w0, 45f2ec <ASN1_generate_nconf@plt+0x4097c>
  45f208:	ldr	x0, [sp, #88]
  45f20c:	cbz	x0, 45f35c <ASN1_generate_nconf@plt+0x409ec>
  45f210:	mov	x0, x25
  45f214:	bl	419cd0 <BIO_ADDR_rawport@plt>
  45f218:	ldr	x2, [sp, #88]
  45f21c:	mov	w26, w0
  45f220:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f224:	add	x1, x1, #0x0
  45f228:	add	x0, x2, #0x2
  45f22c:	str	x0, [sp, #88]
  45f230:	bl	457c80 <ASN1_generate_nconf@plt+0x39310>
  45f234:	mov	x20, x0
  45f238:	mov	x1, x20
  45f23c:	mov	x2, #0x0                   	// #0
  45f240:	mov	x0, x25
  45f244:	add	x21, x21, #0x980
  45f248:	mov	w19, #0x1                   	// #1
  45f24c:	strh	w26, [x1], #2
  45f250:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  45f254:	bl	41c390 <EVP_sha1@plt>
  45f258:	ldr	x4, [sp, #88]
  45f25c:	add	x1, x21, #0x10
  45f260:	mov	x6, x23
  45f264:	mov	x5, x22
  45f268:	mov	x3, x20
  45f26c:	mov	w2, #0x10                  	// #16
  45f270:	bl	41cde0 <HMAC@plt>
  45f274:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f278:	add	x1, x1, #0xd30
  45f27c:	mov	w2, #0x319                 	// #793
  45f280:	mov	x0, x20
  45f284:	bl	41b1e0 <CRYPTO_free@plt>
  45f288:	mov	x0, x24
  45f28c:	bl	419d10 <BIO_ADDR_free@plt>
  45f290:	mov	w0, w19
  45f294:	ldp	x19, x20, [sp, #16]
  45f298:	ldp	x21, x22, [sp, #32]
  45f29c:	ldp	x23, x24, [sp, #48]
  45f2a0:	ldp	x25, x26, [sp, #64]
  45f2a4:	ldp	x29, x30, [sp], #96
  45f2a8:	ret
  45f2ac:	bl	41b6d0 <BIO_ADDR_new@plt>
  45f2b0:	mov	x24, x0
  45f2b4:	cbz	x0, 45f33c <ASN1_generate_nconf@plt+0x409cc>
  45f2b8:	mov	x0, x25
  45f2bc:	bl	419870 <SSL_get_rbio@plt>
  45f2c0:	mov	x3, x24
  45f2c4:	mov	x2, #0x0                   	// #0
  45f2c8:	mov	w1, #0x2e                  	// #46
  45f2cc:	mov	x25, x24
  45f2d0:	bl	41de90 <BIO_ctrl@plt>
  45f2d4:	add	x2, sp, #0x58
  45f2d8:	mov	x0, x25
  45f2dc:	mov	x1, #0x0                   	// #0
  45f2e0:	bl	41b380 <BIO_ADDR_rawaddress@plt>
  45f2e4:	mov	w19, w0
  45f2e8:	cbnz	w0, 45f208 <ASN1_generate_nconf@plt+0x40898>
  45f2ec:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f2f0:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f2f4:	add	x1, x1, #0xfc0
  45f2f8:	ldr	x0, [x0, #4024]
  45f2fc:	ldr	x0, [x0]
  45f300:	bl	419740 <BIO_printf@plt>
  45f304:	mov	w0, w19
  45f308:	ldp	x19, x20, [sp, #16]
  45f30c:	ldp	x21, x22, [sp, #32]
  45f310:	ldp	x23, x24, [sp, #48]
  45f314:	ldp	x25, x26, [sp, #64]
  45f318:	ldp	x29, x30, [sp], #96
  45f31c:	ret
  45f320:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f324:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f328:	add	x1, x1, #0xf88
  45f32c:	ldr	x0, [x0, #4024]
  45f330:	ldr	x0, [x0]
  45f334:	bl	419740 <BIO_printf@plt>
  45f338:	b	45f290 <ASN1_generate_nconf@plt+0x40920>
  45f33c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f340:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f344:	mov	w19, #0x0                   	// #0
  45f348:	add	x1, x1, #0xfb0
  45f34c:	ldr	x0, [x0, #4024]
  45f350:	ldr	x0, [x0]
  45f354:	bl	419740 <BIO_printf@plt>
  45f358:	b	45f290 <ASN1_generate_nconf@plt+0x40920>
  45f35c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f360:	adrp	x0, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f364:	add	x1, x1, #0xd30
  45f368:	add	x0, x0, #0xfe0
  45f36c:	mov	w2, #0x30d                 	// #781
  45f370:	bl	41aba0 <OPENSSL_die@plt>
  45f374:	nop
  45f378:	adrp	x3, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  45f37c:	ldr	w3, [x3, #2440]
  45f380:	cbnz	w3, 45f38c <ASN1_generate_nconf@plt+0x40a1c>
  45f384:	mov	w0, w3
  45f388:	ret
  45f38c:	stp	x29, x30, [sp, #-128]!
  45f390:	mov	x29, sp
  45f394:	str	x21, [sp, #32]
  45f398:	add	x21, sp, #0x40
  45f39c:	stp	x19, x20, [sp, #16]
  45f3a0:	mov	x20, x1
  45f3a4:	mov	w19, w2
  45f3a8:	mov	x1, x21
  45f3ac:	add	x2, sp, #0x3c
  45f3b0:	bl	45f180 <ASN1_generate_nconf@plt+0x40810>
  45f3b4:	mov	w3, w0
  45f3b8:	cbz	w0, 45f3e4 <ASN1_generate_nconf@plt+0x40a74>
  45f3bc:	ldr	w0, [sp, #60]
  45f3c0:	mov	w3, #0x0                   	// #0
  45f3c4:	cmp	w19, w0
  45f3c8:	b.ne	45f3e4 <ASN1_generate_nconf@plt+0x40a74>  // b.any
  45f3cc:	mov	w2, w19
  45f3d0:	mov	x1, x20
  45f3d4:	mov	x0, x21
  45f3d8:	bl	41c880 <memcmp@plt>
  45f3dc:	cmp	w0, #0x0
  45f3e0:	cset	w3, eq  // eq = none
  45f3e4:	mov	w0, w3
  45f3e8:	ldp	x19, x20, [sp, #16]
  45f3ec:	ldr	x21, [sp, #32]
  45f3f0:	ldp	x29, x30, [sp], #128
  45f3f4:	ret
  45f3f8:	stp	x29, x30, [sp, #-48]!
  45f3fc:	mov	x29, sp
  45f400:	str	x19, [sp, #16]
  45f404:	mov	x19, x2
  45f408:	add	x2, sp, #0x2c
  45f40c:	bl	45f180 <ASN1_generate_nconf@plt+0x40810>
  45f410:	ldr	w1, [sp, #44]
  45f414:	str	x1, [x19]
  45f418:	ldr	x19, [sp, #16]
  45f41c:	ldp	x29, x30, [sp], #48
  45f420:	ret
  45f424:	nop
  45f428:	b	45f378 <ASN1_generate_nconf@plt+0x40a08>
  45f42c:	nop
  45f430:	mov	x2, x1
  45f434:	adrp	x3, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  45f438:	add	x1, x3, #0xc58
  45f43c:	b	41c250 <SSL_CTX_set_cert_cb@plt>
  45f440:	cbz	x0, 45f4ac <ASN1_generate_nconf@plt+0x40b3c>
  45f444:	stp	x29, x30, [sp, #-48]!
  45f448:	mov	x29, sp
  45f44c:	stp	x19, x20, [sp, #16]
  45f450:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f454:	mov	x19, x0
  45f458:	ldr	x20, [x20, #4056]
  45f45c:	str	x21, [sp, #32]
  45f460:	adrp	x21, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f464:	add	x21, x21, #0xd30
  45f468:	ldr	x0, [x19, #40]
  45f46c:	bl	41e260 <X509_free@plt>
  45f470:	ldr	x0, [x19, #48]
  45f474:	bl	41d9c0 <EVP_PKEY_free@plt>
  45f478:	ldr	x0, [x19, #56]
  45f47c:	mov	x1, x20
  45f480:	bl	41dd30 <OPENSSL_sk_pop_free@plt>
  45f484:	mov	x0, x19
  45f488:	mov	x1, x21
  45f48c:	ldr	x19, [x19, #72]
  45f490:	mov	w2, #0x3d6                 	// #982
  45f494:	bl	41b1e0 <CRYPTO_free@plt>
  45f498:	cbnz	x19, 45f468 <ASN1_generate_nconf@plt+0x40af8>
  45f49c:	ldp	x19, x20, [sp, #16]
  45f4a0:	ldr	x21, [sp, #32]
  45f4a4:	ldp	x29, x30, [sp], #48
  45f4a8:	ret
  45f4ac:	ret
  45f4b0:	stp	x29, x30, [sp, #-48]!
  45f4b4:	mov	x29, sp
  45f4b8:	stp	x19, x20, [sp, #16]
  45f4bc:	ldr	x19, [x0]
  45f4c0:	cbz	x19, 45f5a0 <ASN1_generate_nconf@plt+0x40c30>
  45f4c4:	mov	x20, x0
  45f4c8:	stp	x21, x22, [sp, #32]
  45f4cc:	adrp	x21, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f4d0:	ldr	x0, [x19, #8]
  45f4d4:	cbz	x0, 45f5b0 <ASN1_generate_nconf@plt+0x40c40>
  45f4d8:	adrp	x20, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f4dc:	adrp	x22, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f4e0:	add	x21, x21, #0x30
  45f4e4:	add	x20, x20, #0x48
  45f4e8:	add	x22, x22, #0x58
  45f4ec:	b	45f530 <ASN1_generate_nconf@plt+0x40bc0>
  45f4f0:	ldr	w1, [x19, #16]
  45f4f4:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  45f4f8:	str	x0, [x19, #48]
  45f4fc:	add	x1, x19, #0x38
  45f500:	mov	x4, x22
  45f504:	cbz	x0, 45f588 <ASN1_generate_nconf@plt+0x40c18>
  45f508:	ldr	x0, [x19, #32]
  45f50c:	mov	x3, #0x0                   	// #0
  45f510:	mov	w2, #0x8005                	// #32773
  45f514:	cbz	x0, 45f520 <ASN1_generate_nconf@plt+0x40bb0>
  45f518:	bl	45b2b8 <ASN1_generate_nconf@plt+0x3c948>
  45f51c:	cbz	w0, 45f588 <ASN1_generate_nconf@plt+0x40c18>
  45f520:	ldr	x19, [x19, #72]
  45f524:	cbz	x19, 45f59c <ASN1_generate_nconf@plt+0x40c2c>
  45f528:	ldr	x0, [x19, #8]
  45f52c:	cbz	x0, 45f5b8 <ASN1_generate_nconf@plt+0x40c48>
  45f530:	ldr	w1, [x19]
  45f534:	mov	x2, x21
  45f538:	bl	45a688 <ASN1_generate_nconf@plt+0x3bd18>
  45f53c:	str	x0, [x19, #40]
  45f540:	mov	x5, x20
  45f544:	mov	x4, #0x0                   	// #0
  45f548:	mov	x3, #0x0                   	// #0
  45f54c:	mov	w2, #0x0                   	// #0
  45f550:	cbz	x0, 45f588 <ASN1_generate_nconf@plt+0x40c18>
  45f554:	ldr	x0, [x19, #24]
  45f558:	cbnz	x0, 45f4f0 <ASN1_generate_nconf@plt+0x40b80>
  45f55c:	ldr	w1, [x19]
  45f560:	mov	x4, #0x0                   	// #0
  45f564:	ldr	x0, [x19, #8]
  45f568:	mov	x3, #0x0                   	// #0
  45f56c:	mov	w2, #0x0                   	// #0
  45f570:	bl	45aac8 <ASN1_generate_nconf@plt+0x3c158>
  45f574:	str	x0, [x19, #48]
  45f578:	add	x1, x19, #0x38
  45f57c:	mov	x4, x22
  45f580:	cbnz	x0, 45f508 <ASN1_generate_nconf@plt+0x40b98>
  45f584:	nop
  45f588:	ldp	x21, x22, [sp, #32]
  45f58c:	mov	w0, #0x0                   	// #0
  45f590:	ldp	x19, x20, [sp, #16]
  45f594:	ldp	x29, x30, [sp], #48
  45f598:	ret
  45f59c:	ldp	x21, x22, [sp, #32]
  45f5a0:	mov	w0, #0x1                   	// #1
  45f5a4:	ldp	x19, x20, [sp, #16]
  45f5a8:	ldp	x29, x30, [sp], #48
  45f5ac:	ret
  45f5b0:	ldr	x0, [x19, #72]
  45f5b4:	cbz	x0, 45f5e4 <ASN1_generate_nconf@plt+0x40c74>
  45f5b8:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f5bc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f5c0:	add	x1, x1, #0x18
  45f5c4:	ldr	x0, [x0, #4024]
  45f5c8:	ldr	x0, [x0]
  45f5cc:	bl	419740 <BIO_printf@plt>
  45f5d0:	mov	w0, #0x0                   	// #0
  45f5d4:	ldp	x19, x20, [sp, #16]
  45f5d8:	ldp	x21, x22, [sp, #32]
  45f5dc:	ldp	x29, x30, [sp], #48
  45f5e0:	ret
  45f5e4:	mov	x0, x19
  45f5e8:	bl	45f440 <ASN1_generate_nconf@plt+0x40ad0>
  45f5ec:	mov	w0, #0x1                   	// #1
  45f5f0:	ldp	x21, x22, [sp, #32]
  45f5f4:	str	xzr, [x20]
  45f5f8:	b	45f590 <ASN1_generate_nconf@plt+0x40c20>
  45f5fc:	nop
  45f600:	stp	x29, x30, [sp, #-64]!
  45f604:	mov	x29, sp
  45f608:	stp	x19, x20, [sp, #16]
  45f60c:	mov	w19, w0
  45f610:	mov	x20, x1
  45f614:	ldr	x0, [x1]
  45f618:	str	x0, [sp, #56]
  45f61c:	cbz	x0, 45f75c <ASN1_generate_nconf@plt+0x40dec>
  45f620:	cmp	w19, #0x3ec
  45f624:	b.eq	45f778 <ASN1_generate_nconf@plt+0x40e08>  // b.none
  45f628:	b.gt	45f674 <ASN1_generate_nconf@plt+0x40d04>
  45f62c:	cmp	w19, #0x3ea
  45f630:	b.eq	45f794 <ASN1_generate_nconf@plt+0x40e24>  // b.none
  45f634:	cmp	w19, #0x3eb
  45f638:	b.ne	45f694 <ASN1_generate_nconf@plt+0x40d24>  // b.any
  45f63c:	ldr	x19, [sp, #56]
  45f640:	ldr	x0, [x19, #32]
  45f644:	cbz	x0, 45f734 <ASN1_generate_nconf@plt+0x40dc4>
  45f648:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f64c:	str	x21, [sp, #32]
  45f650:	ldr	x0, [x19, #4024]
  45f654:	ldr	x21, [x0]
  45f658:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45f65c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f660:	mov	x2, x0
  45f664:	add	x1, x1, #0xc0
  45f668:	mov	x0, x21
  45f66c:	bl	419740 <BIO_printf@plt>
  45f670:	b	45f6dc <ASN1_generate_nconf@plt+0x40d6c>
  45f674:	cmp	w19, #0x3ee
  45f678:	b.eq	45f7d0 <ASN1_generate_nconf@plt+0x40e60>  // b.none
  45f67c:	cmp	w19, #0x3ef
  45f680:	mov	w0, #0x0                   	// #0
  45f684:	b.ne	45f708 <ASN1_generate_nconf@plt+0x40d98>  // b.any
  45f688:	ldp	x19, x20, [sp, #16]
  45f68c:	ldp	x29, x30, [sp], #64
  45f690:	ret
  45f694:	cmp	w19, #0x3e8
  45f698:	mov	w0, #0x0                   	// #0
  45f69c:	b.eq	45f688 <ASN1_generate_nconf@plt+0x40d18>  // b.none
  45f6a0:	cmp	w19, #0x3e9
  45f6a4:	b.ne	45f850 <ASN1_generate_nconf@plt+0x40ee0>  // b.any
  45f6a8:	ldr	x19, [sp, #56]
  45f6ac:	ldr	x0, [x19, #24]
  45f6b0:	cbz	x0, 45f748 <ASN1_generate_nconf@plt+0x40dd8>
  45f6b4:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f6b8:	str	x21, [sp, #32]
  45f6bc:	ldr	x0, [x19, #4024]
  45f6c0:	ldr	x21, [x0]
  45f6c4:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45f6c8:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f6cc:	mov	x2, x0
  45f6d0:	add	x1, x1, #0xa0
  45f6d4:	mov	x0, x21
  45f6d8:	bl	419740 <BIO_printf@plt>
  45f6dc:	ldr	x19, [x19, #4024]
  45f6e0:	ldr	x0, [x19]
  45f6e4:	bl	41e7f0 <ERR_print_errors@plt>
  45f6e8:	ldr	x0, [sp, #56]
  45f6ec:	bl	45f440 <ASN1_generate_nconf@plt+0x40ad0>
  45f6f0:	ldr	x21, [sp, #32]
  45f6f4:	str	xzr, [x20]
  45f6f8:	mov	w0, #0x0                   	// #0
  45f6fc:	ldp	x19, x20, [sp, #16]
  45f700:	ldp	x29, x30, [sp], #64
  45f704:	ret
  45f708:	cmp	w19, #0x3ed
  45f70c:	b.ne	45f850 <ASN1_generate_nconf@plt+0x40ee0>  // b.any
  45f710:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45f714:	ldr	x2, [sp, #56]
  45f718:	mov	x1, #0x2                   	// #2
  45f71c:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  45f720:	cmp	w0, #0x0
  45f724:	cset	w0, ne  // ne = any
  45f728:	ldp	x19, x20, [sp, #16]
  45f72c:	ldp	x29, x30, [sp], #64
  45f730:	ret
  45f734:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45f738:	mov	x1, x0
  45f73c:	mov	w0, #0x1                   	// #1
  45f740:	str	x1, [x19, #32]
  45f744:	b	45f688 <ASN1_generate_nconf@plt+0x40d18>
  45f748:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45f74c:	mov	x1, x0
  45f750:	mov	w0, #0x1                   	// #1
  45f754:	str	x1, [x19, #24]
  45f758:	b	45f688 <ASN1_generate_nconf@plt+0x40d18>
  45f75c:	add	x0, sp, #0x38
  45f760:	bl	45d710 <ASN1_generate_nconf@plt+0x3eda0>
  45f764:	cbz	w0, 45f7f8 <ASN1_generate_nconf@plt+0x40e88>
  45f768:	ldr	x0, [sp, #56]
  45f76c:	str	x0, [x20]
  45f770:	cmp	w19, #0x3ec
  45f774:	b.ne	45f628 <ASN1_generate_nconf@plt+0x40cb8>  // b.any
  45f778:	ldr	x2, [sp, #56]
  45f77c:	mov	w1, #0x1                   	// #1
  45f780:	mov	w0, w1
  45f784:	ldp	x19, x20, [sp, #16]
  45f788:	str	w1, [x2, #64]
  45f78c:	ldp	x29, x30, [sp], #64
  45f790:	ret
  45f794:	ldr	x19, [sp, #56]
  45f798:	ldr	x0, [x19, #8]
  45f79c:	cbz	x0, 45f7b0 <ASN1_generate_nconf@plt+0x40e40>
  45f7a0:	add	x0, sp, #0x38
  45f7a4:	bl	45d710 <ASN1_generate_nconf@plt+0x3eda0>
  45f7a8:	cbz	w0, 45f824 <ASN1_generate_nconf@plt+0x40eb4>
  45f7ac:	ldr	x19, [sp, #56]
  45f7b0:	str	x19, [x20]
  45f7b4:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45f7b8:	mov	x1, x0
  45f7bc:	str	x1, [x19, #8]
  45f7c0:	mov	w0, #0x1                   	// #1
  45f7c4:	ldp	x19, x20, [sp, #16]
  45f7c8:	ldp	x29, x30, [sp], #64
  45f7cc:	ret
  45f7d0:	bl	45cdc0 <ASN1_generate_nconf@plt+0x3e450>
  45f7d4:	ldr	x2, [sp, #56]
  45f7d8:	mov	x1, #0x2                   	// #2
  45f7dc:	add	x2, x2, #0x10
  45f7e0:	bl	45c328 <ASN1_generate_nconf@plt+0x3d9b8>
  45f7e4:	cmp	w0, #0x0
  45f7e8:	cset	w0, ne  // ne = any
  45f7ec:	ldp	x19, x20, [sp, #16]
  45f7f0:	ldp	x29, x30, [sp], #64
  45f7f4:	ret
  45f7f8:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f7fc:	str	x21, [sp, #32]
  45f800:	ldr	x0, [x19, #4024]
  45f804:	ldr	x21, [x0]
  45f808:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45f80c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f810:	mov	x2, x0
  45f814:	add	x1, x1, #0x68
  45f818:	mov	x0, x21
  45f81c:	bl	419740 <BIO_printf@plt>
  45f820:	b	45f6dc <ASN1_generate_nconf@plt+0x40d6c>
  45f824:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45f828:	str	x21, [sp, #32]
  45f82c:	ldr	x0, [x19, #4024]
  45f830:	ldr	x21, [x0]
  45f834:	bl	45c1b0 <ASN1_generate_nconf@plt+0x3d840>
  45f838:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f83c:	mov	x2, x0
  45f840:	add	x1, x1, #0x88
  45f844:	mov	x0, x21
  45f848:	bl	419740 <BIO_printf@plt>
  45f84c:	b	45f6dc <ASN1_generate_nconf@plt+0x40d6c>
  45f850:	mov	w0, #0x1                   	// #1
  45f854:	b	45f688 <ASN1_generate_nconf@plt+0x40d18>
  45f858:	sub	sp, sp, #0x60
  45f85c:	stp	x29, x30, [sp, #16]
  45f860:	add	x29, sp, #0x10
  45f864:	stp	x19, x20, [sp, #32]
  45f868:	mov	x20, x1
  45f86c:	mov	x19, x0
  45f870:	bl	41cfb0 <SSL_get_verify_result@plt>
  45f874:	cbnz	x0, 45f98c <ASN1_generate_nconf@plt+0x4101c>
  45f878:	mov	x0, x19
  45f87c:	str	x21, [sp, #48]
  45f880:	bl	41dba0 <SSL_get0_peername@plt>
  45f884:	mov	x21, x0
  45f888:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f88c:	mov	x0, x20
  45f890:	add	x1, x1, #0x130
  45f894:	bl	419740 <BIO_printf@plt>
  45f898:	cbz	x21, 45f9c8 <ASN1_generate_nconf@plt+0x41058>
  45f89c:	mov	x2, x21
  45f8a0:	mov	x0, x20
  45f8a4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f8a8:	add	x1, x1, #0x148
  45f8ac:	bl	419740 <BIO_printf@plt>
  45f8b0:	add	x2, sp, #0x48
  45f8b4:	mov	x0, x19
  45f8b8:	mov	x1, #0x0                   	// #0
  45f8bc:	ldr	x21, [sp, #48]
  45f8c0:	bl	41e6a0 <SSL_get0_dane_authority@plt>
  45f8c4:	tbnz	w0, #31, 45f9b8 <ASN1_generate_nconf@plt+0x41048>
  45f8c8:	add	x1, sp, #0x45
  45f8cc:	mov	x0, x19
  45f8d0:	add	x5, sp, #0x58
  45f8d4:	add	x4, sp, #0x50
  45f8d8:	add	x3, sp, #0x47
  45f8dc:	add	x2, sp, #0x46
  45f8e0:	str	x21, [sp, #48]
  45f8e4:	stp	xzr, xzr, [sp, #80]
  45f8e8:	bl	41d2a0 <SSL_get0_dane_tlsa@plt>
  45f8ec:	mov	w21, w0
  45f8f0:	ldr	x1, [sp, #88]
  45f8f4:	cmp	x1, #0xc
  45f8f8:	b.ls	45f9d0 <ASN1_generate_nconf@plt+0x41060>  // b.plast
  45f8fc:	ldr	x2, [sp, #80]
  45f900:	sub	x0, x1, #0xc
  45f904:	mov	x1, #0xc                   	// #12
  45f908:	add	x0, x2, x0
  45f90c:	bl	45de70 <ASN1_generate_nconf@plt+0x3f500>
  45f910:	mov	x19, x0
  45f914:	ldr	x1, [sp, #72]
  45f918:	adrp	x5, 468000 <ASN1_generate_nconf@plt+0x49690>
  45f91c:	ldr	x2, [sp, #88]
  45f920:	add	x0, x5, #0x948
  45f924:	adrp	x5, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f928:	add	x5, x5, #0xe0
  45f92c:	cmp	x2, #0xc
  45f930:	adrp	x7, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f934:	ldrb	w3, [sp, #70]
  45f938:	add	x7, x7, #0x100
  45f93c:	ldrb	w4, [sp, #71]
  45f940:	csel	x5, x5, x0, hi  // hi = pmore
  45f944:	ldrb	w2, [sp, #69]
  45f948:	cbz	x1, 45f9e0 <ASN1_generate_nconf@plt+0x41070>
  45f94c:	mov	x6, x19
  45f950:	str	w21, [sp]
  45f954:	mov	x0, x20
  45f958:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f95c:	add	x1, x1, #0x178
  45f960:	bl	419740 <BIO_printf@plt>
  45f964:	mov	x0, x19
  45f968:	mov	w2, #0x4a5                 	// #1189
  45f96c:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45f970:	add	x1, x1, #0xd30
  45f974:	bl	41b1e0 <CRYPTO_free@plt>
  45f978:	ldp	x29, x30, [sp, #16]
  45f97c:	ldp	x19, x20, [sp, #32]
  45f980:	ldr	x21, [sp, #48]
  45f984:	add	sp, sp, #0x60
  45f988:	ret
  45f98c:	bl	41d5e0 <X509_verify_cert_error_string@plt>
  45f990:	mov	x2, x0
  45f994:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f998:	mov	x0, x20
  45f99c:	add	x1, x1, #0x160
  45f9a0:	bl	419740 <BIO_printf@plt>
  45f9a4:	add	x2, sp, #0x48
  45f9a8:	mov	x0, x19
  45f9ac:	mov	x1, #0x0                   	// #0
  45f9b0:	bl	41e6a0 <SSL_get0_dane_authority@plt>
  45f9b4:	tbz	w0, #31, 45f8c8 <ASN1_generate_nconf@plt+0x40f58>
  45f9b8:	ldp	x29, x30, [sp, #16]
  45f9bc:	ldp	x19, x20, [sp, #32]
  45f9c0:	add	sp, sp, #0x60
  45f9c4:	ret
  45f9c8:	ldr	x21, [sp, #48]
  45f9cc:	b	45f9a4 <ASN1_generate_nconf@plt+0x41034>
  45f9d0:	ldr	x0, [sp, #80]
  45f9d4:	bl	45de70 <ASN1_generate_nconf@plt+0x3f500>
  45f9d8:	mov	x19, x0
  45f9dc:	b	45f914 <ASN1_generate_nconf@plt+0x40fa4>
  45f9e0:	cmp	w21, #0x0
  45f9e4:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f9e8:	adrp	x7, 482000 <ASN1_generate_nconf@plt+0x63690>
  45f9ec:	add	x0, x0, #0x118
  45f9f0:	add	x7, x7, #0xe8
  45f9f4:	csel	x7, x7, x0, ne  // ne = any
  45f9f8:	b	45f94c <ASN1_generate_nconf@plt+0x40fdc>
  45f9fc:	nop
  45fa00:	stp	x29, x30, [sp, #-112]!
  45fa04:	mov	x29, sp
  45fa08:	stp	x19, x20, [sp, #16]
  45fa0c:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45fa10:	mov	x19, x0
  45fa14:	stp	x21, x22, [sp, #32]
  45fa18:	ldr	x22, [x20, #4024]
  45fa1c:	stp	x23, x24, [sp, #48]
  45fa20:	stp	x25, x26, [sp, #64]
  45fa24:	ldr	x21, [x22]
  45fa28:	bl	41e400 <SSL_get_version@plt>
  45fa2c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fa30:	mov	x2, x0
  45fa34:	add	x1, x1, #0x1a0
  45fa38:	mov	x0, x21
  45fa3c:	bl	419740 <BIO_printf@plt>
  45fa40:	mov	x0, x19
  45fa44:	bl	41aaa0 <SSL_is_server@plt>
  45fa48:	cbnz	w0, 45fbe4 <ASN1_generate_nconf@plt+0x41274>
  45fa4c:	mov	x0, x19
  45fa50:	bl	41a050 <SSL_get_current_cipher@plt>
  45fa54:	ldr	x24, [x20, #4024]
  45fa58:	ldr	x21, [x24]
  45fa5c:	bl	41b050 <SSL_CIPHER_get_name@plt>
  45fa60:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fa64:	mov	x2, x0
  45fa68:	add	x1, x1, #0x1f8
  45fa6c:	mov	x0, x21
  45fa70:	bl	419740 <BIO_printf@plt>
  45fa74:	ldr	x0, [x24]
  45fa78:	mov	x1, x19
  45fa7c:	mov	w2, #0x0                   	// #0
  45fa80:	bl	45d528 <ASN1_generate_nconf@plt+0x3ebb8>
  45fa84:	mov	x0, x19
  45fa88:	bl	41ced0 <SSL_get_peer_certificate@plt>
  45fa8c:	mov	x21, x0
  45fa90:	ldr	x0, [x24]
  45fa94:	cbz	x21, 45fd40 <ASN1_generate_nconf@plt+0x413d0>
  45fa98:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fa9c:	add	x1, x1, #0x210
  45faa0:	bl	41a980 <BIO_puts@plt>
  45faa4:	add	x23, sp, #0x68
  45faa8:	ldr	x25, [x24]
  45faac:	mov	x0, x21
  45fab0:	bl	41d620 <X509_get_subject_name@plt>
  45fab4:	mov	x22, x0
  45fab8:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  45fabc:	mov	x3, x0
  45fac0:	mov	w2, #0x0                   	// #0
  45fac4:	mov	x1, x22
  45fac8:	mov	x0, x25
  45facc:	bl	41e120 <X509_NAME_print_ex@plt>
  45fad0:	ldr	x0, [x24]
  45fad4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45fad8:	add	x1, x1, #0xa60
  45fadc:	bl	41a980 <BIO_puts@plt>
  45fae0:	mov	x3, x23
  45fae4:	mov	x0, x19
  45fae8:	mov	x2, #0x0                   	// #0
  45faec:	mov	w1, #0x6c                  	// #108
  45faf0:	bl	41dad0 <SSL_ctrl@plt>
  45faf4:	cbnz	x0, 45fbb0 <ASN1_generate_nconf@plt+0x41240>
  45faf8:	mov	x1, x23
  45fafc:	mov	x0, x19
  45fb00:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  45fb04:	cbnz	w0, 45fb88 <ASN1_generate_nconf@plt+0x41218>
  45fb08:	ldr	x1, [x20, #4024]
  45fb0c:	mov	x0, x19
  45fb10:	ldr	x1, [x1]
  45fb14:	bl	45f858 <ASN1_generate_nconf@plt+0x40ee8>
  45fb18:	mov	x0, x21
  45fb1c:	bl	41e260 <X509_free@plt>
  45fb20:	ldr	x20, [x20, #4024]
  45fb24:	mov	x1, x19
  45fb28:	ldr	x0, [x20]
  45fb2c:	bl	45e6a0 <ASN1_generate_nconf@plt+0x3fd30>
  45fb30:	mov	x0, x19
  45fb34:	bl	41aaa0 <SSL_is_server@plt>
  45fb38:	cbnz	w0, 45fb60 <ASN1_generate_nconf@plt+0x411f0>
  45fb3c:	ldr	x0, [x20]
  45fb40:	mov	x1, x19
  45fb44:	bl	45e9e0 <ASN1_generate_nconf@plt+0x40070>
  45fb48:	ldp	x19, x20, [sp, #16]
  45fb4c:	ldp	x21, x22, [sp, #32]
  45fb50:	ldp	x23, x24, [sp, #48]
  45fb54:	ldp	x25, x26, [sp, #64]
  45fb58:	ldp	x29, x30, [sp], #112
  45fb5c:	ret
  45fb60:	ldr	x0, [x20]
  45fb64:	mov	x1, x19
  45fb68:	mov	w2, #0x1                   	// #1
  45fb6c:	bl	45e7a8 <ASN1_generate_nconf@plt+0x3fe38>
  45fb70:	ldp	x19, x20, [sp, #16]
  45fb74:	ldp	x21, x22, [sp, #32]
  45fb78:	ldp	x23, x24, [sp, #48]
  45fb7c:	ldp	x25, x26, [sp, #64]
  45fb80:	ldp	x29, x30, [sp], #112
  45fb84:	ret
  45fb88:	ldr	x1, [x20, #4024]
  45fb8c:	ldr	w0, [sp, #104]
  45fb90:	ldr	x1, [x1]
  45fb94:	bl	45d460 <ASN1_generate_nconf@plt+0x3eaf0>
  45fb98:	mov	x2, x0
  45fb9c:	mov	x0, x1
  45fba0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fba4:	add	x1, x1, #0x238
  45fba8:	bl	419740 <BIO_printf@plt>
  45fbac:	b	45fb08 <ASN1_generate_nconf@plt+0x41198>
  45fbb0:	ldr	w0, [sp, #104]
  45fbb4:	ldr	x22, [x24]
  45fbb8:	bl	41de40 <OBJ_nid2sn@plt>
  45fbbc:	mov	x2, x0
  45fbc0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fbc4:	mov	x0, x22
  45fbc8:	add	x1, x1, #0x228
  45fbcc:	bl	419740 <BIO_printf@plt>
  45fbd0:	mov	x1, x23
  45fbd4:	mov	x0, x19
  45fbd8:	bl	41bdb0 <SSL_get_peer_signature_type_nid@plt>
  45fbdc:	cbz	w0, 45fb08 <ASN1_generate_nconf@plt+0x41198>
  45fbe0:	b	45fb88 <ASN1_generate_nconf@plt+0x41218>
  45fbe4:	mov	x0, x19
  45fbe8:	mov	x3, #0x0                   	// #0
  45fbec:	mov	x2, #0x0                   	// #0
  45fbf0:	mov	w1, #0x6e                  	// #110
  45fbf4:	bl	41dad0 <SSL_ctrl@plt>
  45fbf8:	cmp	x0, #0x2
  45fbfc:	b.ne	45fd50 <ASN1_generate_nconf@plt+0x413e0>  // b.any
  45fc00:	mov	w1, #0x6e                  	// #110
  45fc04:	add	x3, sp, #0x68
  45fc08:	mov	x0, x19
  45fc0c:	mov	x2, #0x0                   	// #0
  45fc10:	bl	41dad0 <SSL_ctrl@plt>
  45fc14:	mov	x24, x0
  45fc18:	ldr	x0, [x22]
  45fc1c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fc20:	add	x1, x1, #0x1d8
  45fc24:	bl	41a980 <BIO_puts@plt>
  45fc28:	cbz	x24, 45fcf4 <ASN1_generate_nconf@plt+0x41384>
  45fc2c:	ldr	x1, [sp, #104]
  45fc30:	mov	x0, x19
  45fc34:	adrp	x26, 481000 <ASN1_generate_nconf@plt+0x62690>
  45fc38:	adrp	x25, 469000 <ASN1_generate_nconf@plt+0x4a690>
  45fc3c:	add	x26, x26, #0x3d0
  45fc40:	add	x25, x25, #0x3a0
  45fc44:	str	x27, [sp, #80]
  45fc48:	bl	41a6d0 <SSL_CIPHER_find@plt>
  45fc4c:	mov	x21, x0
  45fc50:	mov	x23, #0x0                   	// #0
  45fc54:	ldr	x27, [x22]
  45fc58:	cbz	x21, 45fcb4 <ASN1_generate_nconf@plt+0x41344>
  45fc5c:	mov	x0, x21
  45fc60:	bl	41b050 <SSL_CIPHER_get_name@plt>
  45fc64:	mov	x1, x0
  45fc68:	mov	x0, x27
  45fc6c:	bl	41a980 <BIO_puts@plt>
  45fc70:	ldr	x1, [sp, #104]
  45fc74:	add	x23, x23, #0x2
  45fc78:	cmp	x24, x23
  45fc7c:	add	x1, x1, #0x2
  45fc80:	str	x1, [sp, #104]
  45fc84:	b.ls	45fcf0 <ASN1_generate_nconf@plt+0x41380>  // b.plast
  45fc88:	mov	x0, x19
  45fc8c:	bl	41a6d0 <SSL_CIPHER_find@plt>
  45fc90:	mov	x21, x0
  45fc94:	cbz	x23, 45fc54 <ASN1_generate_nconf@plt+0x412e4>
  45fc98:	ldr	x0, [x20, #4024]
  45fc9c:	adrp	x1, 463000 <ASN1_generate_nconf@plt+0x44690>
  45fca0:	add	x1, x1, #0x9c0
  45fca4:	ldr	x0, [x0]
  45fca8:	bl	41a980 <BIO_puts@plt>
  45fcac:	ldr	x27, [x22]
  45fcb0:	cbnz	x21, 45fc5c <ASN1_generate_nconf@plt+0x412ec>
  45fcb4:	ldr	x1, [sp, #104]
  45fcb8:	mov	w0, #0xff00                	// #65280
  45fcbc:	ldrh	w1, [x1]
  45fcc0:	cmp	w1, w0
  45fcc4:	mov	x0, x27
  45fcc8:	b.ne	45fd0c <ASN1_generate_nconf@plt+0x4139c>  // b.any
  45fccc:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fcd0:	add	x1, x1, #0x1f0
  45fcd4:	bl	41a980 <BIO_puts@plt>
  45fcd8:	add	x23, x23, #0x2
  45fcdc:	ldr	x1, [sp, #104]
  45fce0:	cmp	x24, x23
  45fce4:	add	x1, x1, #0x2
  45fce8:	str	x1, [sp, #104]
  45fcec:	b.hi	45fc88 <ASN1_generate_nconf@plt+0x41318>  // b.pmore
  45fcf0:	ldr	x27, [sp, #80]
  45fcf4:	adrp	x1, 476000 <ASN1_generate_nconf@plt+0x57690>
  45fcf8:	ldr	x0, [x20, #4024]
  45fcfc:	add	x1, x1, #0xa60
  45fd00:	ldr	x0, [x0]
  45fd04:	bl	41a980 <BIO_puts@plt>
  45fd08:	b	45fa4c <ASN1_generate_nconf@plt+0x410dc>
  45fd0c:	mov	x1, x26
  45fd10:	bl	41a980 <BIO_puts@plt>
  45fd14:	ldr	x2, [sp, #104]
  45fd18:	mov	x1, x25
  45fd1c:	ldr	x0, [x22]
  45fd20:	ldrb	w2, [x2]
  45fd24:	bl	419740 <BIO_printf@plt>
  45fd28:	ldr	x2, [sp, #104]
  45fd2c:	mov	x1, x25
  45fd30:	ldr	x0, [x22]
  45fd34:	ldrb	w2, [x2, #1]
  45fd38:	bl	419740 <BIO_printf@plt>
  45fd3c:	b	45fc70 <ASN1_generate_nconf@plt+0x41300>
  45fd40:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fd44:	add	x1, x1, #0x250
  45fd48:	bl	41a980 <BIO_puts@plt>
  45fd4c:	b	45fb18 <ASN1_generate_nconf@plt+0x411a8>
  45fd50:	adrp	x1, 481000 <ASN1_generate_nconf@plt+0x62690>
  45fd54:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fd58:	add	x1, x1, #0xd30
  45fd5c:	add	x0, x0, #0x1b8
  45fd60:	mov	w2, #0x44a                 	// #1098
  45fd64:	str	x27, [sp, #80]
  45fd68:	bl	41aba0 <OPENSSL_die@plt>
  45fd6c:	nop
  45fd70:	stp	x29, x30, [sp, #-64]!
  45fd74:	mov	x29, sp
  45fd78:	stp	x19, x20, [sp, #16]
  45fd7c:	mov	w19, #0x0                   	// #0
  45fd80:	stp	x21, x22, [sp, #32]
  45fd84:	mov	x22, x1
  45fd88:	mov	x1, x2
  45fd8c:	str	x23, [sp, #48]
  45fd90:	mov	x23, x0
  45fd94:	bl	41a1b0 <SSL_CONF_CTX_set_ssl_ctx@plt>
  45fd98:	b	45fdd0 <ASN1_generate_nconf@plt+0x41460>
  45fd9c:	bl	419630 <OPENSSL_sk_value@plt>
  45fda0:	mov	x21, x0
  45fda4:	add	w1, w19, #0x1
  45fda8:	mov	x0, x22
  45fdac:	bl	419630 <OPENSSL_sk_value@plt>
  45fdb0:	add	w19, w19, #0x2
  45fdb4:	mov	x2, x0
  45fdb8:	mov	x20, x0
  45fdbc:	mov	x1, x21
  45fdc0:	mov	x0, x23
  45fdc4:	bl	41b6e0 <SSL_CONF_cmd@plt>
  45fdc8:	cmp	w0, #0x0
  45fdcc:	b.le	45fe18 <ASN1_generate_nconf@plt+0x414a8>
  45fdd0:	mov	x0, x22
  45fdd4:	bl	41dfd0 <OPENSSL_sk_num@plt>
  45fdd8:	mov	w2, w0
  45fddc:	mov	w1, w19
  45fde0:	mov	x0, x22
  45fde4:	cmp	w19, w2
  45fde8:	b.lt	45fd9c <ASN1_generate_nconf@plt+0x4142c>  // b.tstop
  45fdec:	mov	x0, x23
  45fdf0:	bl	41c9a0 <SSL_CONF_CTX_finish@plt>
  45fdf4:	mov	w19, w0
  45fdf8:	cbz	w0, 45fe64 <ASN1_generate_nconf@plt+0x414f4>
  45fdfc:	mov	w19, #0x1                   	// #1
  45fe00:	mov	w0, w19
  45fe04:	ldp	x19, x20, [sp, #16]
  45fe08:	ldp	x21, x22, [sp, #32]
  45fe0c:	ldr	x23, [sp, #48]
  45fe10:	ldp	x29, x30, [sp], #64
  45fe14:	ret
  45fe18:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45fe1c:	ldr	x0, [x19, #4024]
  45fe20:	ldr	x0, [x0]
  45fe24:	cbz	x20, 45fe9c <ASN1_generate_nconf@plt+0x4152c>
  45fe28:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fe2c:	mov	x3, x20
  45fe30:	mov	x2, x21
  45fe34:	add	x1, x1, #0x268
  45fe38:	bl	419740 <BIO_printf@plt>
  45fe3c:	ldr	x0, [x19, #4024]
  45fe40:	mov	w19, #0x0                   	// #0
  45fe44:	ldr	x0, [x0]
  45fe48:	bl	41e7f0 <ERR_print_errors@plt>
  45fe4c:	mov	w0, w19
  45fe50:	ldp	x19, x20, [sp, #16]
  45fe54:	ldp	x21, x22, [sp, #32]
  45fe58:	ldr	x23, [sp, #48]
  45fe5c:	ldp	x29, x30, [sp], #64
  45fe60:	ret
  45fe64:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  45fe68:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fe6c:	add	x1, x1, #0x2a8
  45fe70:	ldr	x20, [x20, #4024]
  45fe74:	ldr	x0, [x20]
  45fe78:	bl	41a980 <BIO_puts@plt>
  45fe7c:	ldr	x0, [x20]
  45fe80:	bl	41e7f0 <ERR_print_errors@plt>
  45fe84:	mov	w0, w19
  45fe88:	ldp	x19, x20, [sp, #16]
  45fe8c:	ldp	x21, x22, [sp, #32]
  45fe90:	ldr	x23, [sp, #48]
  45fe94:	ldp	x29, x30, [sp], #64
  45fe98:	ret
  45fe9c:	mov	x2, x21
  45fea0:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  45fea4:	add	x1, x1, #0x288
  45fea8:	bl	419740 <BIO_printf@plt>
  45feac:	b	45fe3c <ASN1_generate_nconf@plt+0x414cc>
  45feb0:	stp	x29, x30, [sp, #-32]!
  45feb4:	mov	x29, sp
  45feb8:	stp	x19, x20, [sp, #16]
  45febc:	mov	x20, x1
  45fec0:	mov	w19, w2
  45fec4:	bl	41b930 <SSL_CTX_get_cert_store@plt>
  45fec8:	mov	x1, x20
  45fecc:	mov	x20, x0
  45fed0:	bl	45d7a0 <ASN1_generate_nconf@plt+0x3ee30>
  45fed4:	cbnz	w19, 45fee8 <ASN1_generate_nconf@plt+0x41578>
  45fed8:	mov	w0, #0x1                   	// #1
  45fedc:	ldp	x19, x20, [sp, #16]
  45fee0:	ldp	x29, x30, [sp], #32
  45fee4:	ret
  45fee8:	mov	x0, x20
  45feec:	bl	459d88 <ASN1_generate_nconf@plt+0x3b418>
  45fef0:	mov	w0, #0x1                   	// #1
  45fef4:	ldp	x19, x20, [sp, #16]
  45fef8:	ldp	x29, x30, [sp], #32
  45fefc:	ret
  45ff00:	stp	x29, x30, [sp, #-80]!
  45ff04:	mov	x29, sp
  45ff08:	stp	x19, x20, [sp, #16]
  45ff0c:	orr	x19, x1, x2
  45ff10:	stp	x21, x22, [sp, #32]
  45ff14:	mov	x22, x4
  45ff18:	stp	x23, x24, [sp, #48]
  45ff1c:	mov	x23, x0
  45ff20:	mov	x24, x3
  45ff24:	cbnz	x19, 45ff5c <ASN1_generate_nconf@plt+0x415ec>
  45ff28:	orr	x20, x24, x22
  45ff2c:	mov	w21, #0x1                   	// #1
  45ff30:	cbnz	x20, 45ff9c <ASN1_generate_nconf@plt+0x4162c>
  45ff34:	mov	x0, x19
  45ff38:	bl	41dbd0 <X509_STORE_free@plt>
  45ff3c:	mov	x0, x20
  45ff40:	bl	41dbd0 <X509_STORE_free@plt>
  45ff44:	mov	w0, w21
  45ff48:	ldp	x19, x20, [sp, #16]
  45ff4c:	ldp	x21, x22, [sp, #32]
  45ff50:	ldp	x23, x24, [sp, #48]
  45ff54:	ldp	x29, x30, [sp], #80
  45ff58:	ret
  45ff5c:	mov	x21, x1
  45ff60:	mov	x20, x2
  45ff64:	stp	x25, x26, [sp, #64]
  45ff68:	mov	x26, x5
  45ff6c:	mov	w25, w6
  45ff70:	bl	41add0 <X509_STORE_new@plt>
  45ff74:	mov	x19, x0
  45ff78:	cbz	x0, 460008 <ASN1_generate_nconf@plt+0x41698>
  45ff7c:	mov	x2, x21
  45ff80:	mov	x1, x20
  45ff84:	mov	x20, #0x0                   	// #0
  45ff88:	bl	41d300 <X509_STORE_load_locations@plt>
  45ff8c:	mov	w21, w0
  45ff90:	cbnz	w0, 45ffdc <ASN1_generate_nconf@plt+0x4166c>
  45ff94:	ldp	x25, x26, [sp, #64]
  45ff98:	b	45ff34 <ASN1_generate_nconf@plt+0x415c4>
  45ff9c:	bl	41add0 <X509_STORE_new@plt>
  45ffa0:	mov	w21, #0x0                   	// #0
  45ffa4:	mov	x20, x0
  45ffa8:	cbz	x0, 45ff34 <ASN1_generate_nconf@plt+0x415c4>
  45ffac:	mov	x2, x24
  45ffb0:	mov	x1, x22
  45ffb4:	bl	41d300 <X509_STORE_load_locations@plt>
  45ffb8:	mov	w21, w0
  45ffbc:	cbz	w0, 45ff34 <ASN1_generate_nconf@plt+0x415c4>
  45ffc0:	mov	x0, x23
  45ffc4:	mov	x3, x20
  45ffc8:	mov	x2, #0x1                   	// #1
  45ffcc:	mov	w1, #0x6b                  	// #107
  45ffd0:	mov	w21, #0x1                   	// #1
  45ffd4:	bl	41ad80 <SSL_CTX_ctrl@plt>
  45ffd8:	b	45ff34 <ASN1_generate_nconf@plt+0x415c4>
  45ffdc:	mov	x1, x26
  45ffe0:	mov	x0, x19
  45ffe4:	bl	45d7a0 <ASN1_generate_nconf@plt+0x3ee30>
  45ffe8:	mov	x3, x19
  45ffec:	mov	x0, x23
  45fff0:	mov	x2, #0x1                   	// #1
  45fff4:	mov	w1, #0x6a                  	// #106
  45fff8:	bl	41ad80 <SSL_CTX_ctrl@plt>
  45fffc:	cbnz	w25, 460018 <ASN1_generate_nconf@plt+0x416a8>
  460000:	ldp	x25, x26, [sp, #64]
  460004:	b	45ff28 <ASN1_generate_nconf@plt+0x415b8>
  460008:	mov	x20, #0x0                   	// #0
  46000c:	mov	w21, #0x0                   	// #0
  460010:	ldp	x25, x26, [sp, #64]
  460014:	b	45ff34 <ASN1_generate_nconf@plt+0x415c4>
  460018:	mov	x0, x19
  46001c:	bl	459d88 <ASN1_generate_nconf@plt+0x3b418>
  460020:	ldp	x25, x26, [sp, #64]
  460024:	b	45ff28 <ASN1_generate_nconf@plt+0x415b8>
  460028:	stp	x29, x30, [sp, #-32]!
  46002c:	adrp	x3, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460030:	adrp	x2, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  460034:	mov	x29, sp
  460038:	ldr	x3, [x3, #4024]
  46003c:	add	x2, x2, #0x980
  460040:	stp	x19, x20, [sp, #16]
  460044:	add	x20, x2, #0x20
  460048:	mov	x19, x0
  46004c:	ldr	x3, [x3]
  460050:	str	x3, [x2, #32]
  460054:	str	w1, [x2, #40]
  460058:	bl	41ae90 <SSL_CTX_get_security_callback@plt>
  46005c:	mov	x2, x0
  460060:	adrp	x1, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  460064:	mov	x0, x19
  460068:	add	x1, x1, #0x800
  46006c:	str	x2, [x20, #16]
  460070:	bl	419dc0 <SSL_CTX_set_security_callback@plt>
  460074:	mov	x1, x20
  460078:	mov	x0, x19
  46007c:	ldp	x19, x20, [sp, #16]
  460080:	ldp	x29, x30, [sp], #32
  460084:	b	41deb0 <SSL_CTX_set0_security_ex_data@plt>
  460088:	stp	x29, x30, [sp, #-48]!
  46008c:	mov	x29, sp
  460090:	str	x21, [sp, #32]
  460094:	adrp	x21, 4a6000 <stdin@@GLIBC_2.17+0x1088>
  460098:	stp	x19, x20, [sp, #16]
  46009c:	mov	x20, x0
  4600a0:	mov	x19, x1
  4600a4:	ldr	x0, [x21, #2432]
  4600a8:	bl	41ce30 <BIO_free_all@plt>
  4600ac:	str	xzr, [x21, #2432]
  4600b0:	cmp	x20, #0x0
  4600b4:	mov	w0, #0x0                   	// #0
  4600b8:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4600bc:	b.ne	4600d0 <ASN1_generate_nconf@plt+0x41760>  // b.any
  4600c0:	ldp	x19, x20, [sp, #16]
  4600c4:	ldr	x21, [sp, #32]
  4600c8:	ldp	x29, x30, [sp], #48
  4600cc:	ret
  4600d0:	mov	x0, x19
  4600d4:	adrp	x1, 469000 <ASN1_generate_nconf@plt+0x4a690>
  4600d8:	add	x1, x1, #0x578
  4600dc:	bl	41b1c0 <BIO_new_file@plt>
  4600e0:	str	x0, [x21, #2432]
  4600e4:	cbz	x0, 460148 <ASN1_generate_nconf@plt+0x417d8>
  4600e8:	mov	x3, #0x0                   	// #0
  4600ec:	mov	x2, #0x0                   	// #0
  4600f0:	mov	w1, #0x85                  	// #133
  4600f4:	bl	41de90 <BIO_ctrl@plt>
  4600f8:	cbz	w0, 460120 <ASN1_generate_nconf@plt+0x417b0>
  4600fc:	mov	x0, x20
  460100:	adrp	x1, 45d000 <ASN1_generate_nconf@plt+0x3e690>
  460104:	add	x1, x1, #0xbf0
  460108:	bl	41c440 <SSL_CTX_set_keylog_callback@plt>
  46010c:	mov	w0, #0x0                   	// #0
  460110:	ldp	x19, x20, [sp, #16]
  460114:	ldr	x21, [sp, #32]
  460118:	ldp	x29, x30, [sp], #48
  46011c:	ret
  460120:	ldr	x0, [x21, #2432]
  460124:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  460128:	add	x1, x1, #0x2e8
  46012c:	bl	41a980 <BIO_puts@plt>
  460130:	ldr	x0, [x21, #2432]
  460134:	mov	x3, #0x0                   	// #0
  460138:	mov	x2, #0x0                   	// #0
  46013c:	mov	w1, #0xb                   	// #11
  460140:	bl	41de90 <BIO_ctrl@plt>
  460144:	b	4600fc <ASN1_generate_nconf@plt+0x4178c>
  460148:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  46014c:	mov	x2, x19
  460150:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  460154:	add	x1, x1, #0x2c8
  460158:	ldr	x0, [x0, #4024]
  46015c:	ldr	x0, [x0]
  460160:	bl	419740 <BIO_printf@plt>
  460164:	mov	w0, #0x1                   	// #1
  460168:	b	4600c0 <ASN1_generate_nconf@plt+0x41750>
  46016c:	nop
  460170:	stp	x29, x30, [sp, #-64]!
  460174:	mov	x29, sp
  460178:	stp	x19, x20, [sp, #16]
  46017c:	mov	x20, x1
  460180:	adrp	x19, 472000 <ASN1_generate_nconf@plt+0x53690>
  460184:	stp	x21, x22, [sp, #32]
  460188:	mov	x22, x0
  46018c:	mov	x0, x1
  460190:	bl	41aaa0 <SSL_is_server@plt>
  460194:	cmp	w0, #0x0
  460198:	add	x19, x19, #0x398
  46019c:	adrp	x0, 474000 <ASN1_generate_nconf@plt+0x55690>
  4601a0:	add	x0, x0, #0x248
  4601a4:	csel	x19, x0, x19, ne  // ne = any
  4601a8:	mov	x0, x20
  4601ac:	bl	41bde0 <SSL_get0_peer_CA_list@plt>
  4601b0:	cbz	x0, 4601c0 <ASN1_generate_nconf@plt+0x41850>
  4601b4:	mov	x21, x0
  4601b8:	bl	41dfd0 <OPENSSL_sk_num@plt>
  4601bc:	cbnz	w0, 4601dc <ASN1_generate_nconf@plt+0x4186c>
  4601c0:	mov	x0, x20
  4601c4:	bl	41aaa0 <SSL_is_server@plt>
  4601c8:	cbz	w0, 460268 <ASN1_generate_nconf@plt+0x418f8>
  4601cc:	ldp	x19, x20, [sp, #16]
  4601d0:	ldp	x21, x22, [sp, #32]
  4601d4:	ldp	x29, x30, [sp], #64
  4601d8:	ret
  4601dc:	mov	x2, x19
  4601e0:	mov	x0, x22
  4601e4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4601e8:	mov	w19, #0x0                   	// #0
  4601ec:	add	x1, x1, #0x348
  4601f0:	str	x23, [sp, #48]
  4601f4:	adrp	x23, 476000 <ASN1_generate_nconf@plt+0x57690>
  4601f8:	bl	419740 <BIO_printf@plt>
  4601fc:	add	x23, x23, #0xa60
  460200:	b	460234 <ASN1_generate_nconf@plt+0x418c4>
  460204:	bl	419630 <OPENSSL_sk_value@plt>
  460208:	mov	x20, x0
  46020c:	bl	457990 <ASN1_generate_nconf@plt+0x39020>
  460210:	mov	x3, x0
  460214:	mov	x1, x20
  460218:	mov	w2, #0x0                   	// #0
  46021c:	mov	x0, x22
  460220:	bl	41e120 <X509_NAME_print_ex@plt>
  460224:	mov	x1, x23
  460228:	mov	x0, x22
  46022c:	mov	w2, #0x1                   	// #1
  460230:	bl	41cb90 <BIO_write@plt>
  460234:	mov	x0, x21
  460238:	bl	41dfd0 <OPENSSL_sk_num@plt>
  46023c:	mov	w2, w0
  460240:	mov	w1, w19
  460244:	cmp	w19, w2
  460248:	mov	x0, x21
  46024c:	add	w19, w19, #0x1
  460250:	b.lt	460204 <ASN1_generate_nconf@plt+0x41894>  // b.tstop
  460254:	ldp	x19, x20, [sp, #16]
  460258:	ldp	x21, x22, [sp, #32]
  46025c:	ldr	x23, [sp, #48]
  460260:	ldp	x29, x30, [sp], #64
  460264:	ret
  460268:	mov	x2, x19
  46026c:	mov	x0, x22
  460270:	ldp	x19, x20, [sp, #16]
  460274:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  460278:	ldp	x21, x22, [sp, #32]
  46027c:	add	x1, x1, #0x320
  460280:	ldp	x29, x30, [sp], #64
  460284:	b	419740 <BIO_printf@plt>
  460288:	stp	x29, x30, [sp, #-144]!
  46028c:	mov	x29, sp
  460290:	stp	x19, x20, [sp, #16]
  460294:	mov	x20, x1
  460298:	mov	w19, #0x0                   	// #0
  46029c:	stp	x21, x22, [sp, #32]
  4602a0:	mov	w22, w5
  4602a4:	mov	w21, w7
  4602a8:	stp	x23, x24, [sp, #48]
  4602ac:	mov	x24, x0
  4602b0:	mov	w23, w6
  4602b4:	stp	x25, x26, [sp, #64]
  4602b8:	mov	x26, x3
  4602bc:	mov	x25, x4
  4602c0:	stp	x27, x28, [sp, #80]
  4602c4:	mov	x27, x2
  4602c8:	stp	xzr, xzr, [sp, #128]
  4602cc:	bl	41bff0 <BIO_sock_init@plt>
  4602d0:	cmp	w0, #0x1
  4602d4:	b.eq	4602f8 <ASN1_generate_nconf@plt+0x41988>  // b.none
  4602d8:	mov	w0, w19
  4602dc:	ldp	x19, x20, [sp, #16]
  4602e0:	ldp	x21, x22, [sp, #32]
  4602e4:	ldp	x23, x24, [sp, #48]
  4602e8:	ldp	x25, x26, [sp, #64]
  4602ec:	ldp	x27, x28, [sp, #80]
  4602f0:	ldp	x29, x30, [sp], #144
  4602f4:	ret
  4602f8:	mov	w19, w0
  4602fc:	mov	x1, x27
  460300:	mov	x0, x20
  460304:	add	x6, sp, #0x80
  460308:	mov	w5, w21
  46030c:	mov	w4, w23
  460310:	mov	w3, w22
  460314:	mov	w2, #0x0                   	// #0
  460318:	bl	41ad40 <BIO_lookup_ex@plt>
  46031c:	cbz	w0, 460594 <ASN1_generate_nconf@plt+0x41c24>
  460320:	orr	x0, x26, x25
  460324:	cbnz	x0, 4604ec <ASN1_generate_nconf@plt+0x41b7c>
  460328:	ldr	x20, [sp, #128]
  46032c:	cbz	x20, 460670 <ASN1_generate_nconf@plt+0x41d00>
  460330:	cmp	w21, #0x6
  460334:	mov	w27, #0x10                  	// #16
  460338:	csel	w0, w27, wzr, eq  // eq = none
  46033c:	str	wzr, [sp, #108]
  460340:	str	xzr, [sp, #112]
  460344:	str	w0, [sp, #120]
  460348:	cbnz	w22, 4604cc <ASN1_generate_nconf@plt+0x41b5c>
  46034c:	cbnz	w23, 4604a4 <ASN1_generate_nconf@plt+0x41b34>
  460350:	cbnz	w21, 460580 <ASN1_generate_nconf@plt+0x41c10>
  460354:	ldr	x27, [sp, #136]
  460358:	cbz	x27, 460528 <ASN1_generate_nconf@plt+0x41bb8>
  46035c:	nop
  460360:	mov	x0, x27
  460364:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460368:	mov	w28, w0
  46036c:	mov	x0, x20
  460370:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460374:	cmp	w28, w0
  460378:	b.eq	4603a8 <ASN1_generate_nconf@plt+0x41a38>  // b.none
  46037c:	mov	x0, x27
  460380:	bl	41c010 <BIO_ADDRINFO_next@plt>
  460384:	mov	x27, x0
  460388:	cbnz	x0, 460360 <ASN1_generate_nconf@plt+0x419f0>
  46038c:	str	xzr, [sp, #112]
  460390:	mov	x0, x20
  460394:	bl	41c010 <BIO_ADDRINFO_next@plt>
  460398:	mov	x20, x0
  46039c:	cbz	x0, 460438 <ASN1_generate_nconf@plt+0x41ac8>
  4603a0:	cbz	w22, 46034c <ASN1_generate_nconf@plt+0x419dc>
  4603a4:	b	4604cc <ASN1_generate_nconf@plt+0x41b5c>
  4603a8:	mov	x0, x20
  4603ac:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4603b0:	mov	w28, w0
  4603b4:	mov	x0, x20
  4603b8:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  4603bc:	mov	w1, w0
  4603c0:	mov	x0, x20
  4603c4:	str	w1, [sp, #112]
  4603c8:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  4603cc:	mov	w2, w0
  4603d0:	ldr	w1, [sp, #112]
  4603d4:	mov	w0, w28
  4603d8:	mov	w3, #0x0                   	// #0
  4603dc:	bl	41b3d0 <BIO_socket@plt>
  4603e0:	str	w0, [x24]
  4603e4:	ldr	w1, [sp, #108]
  4603e8:	mov	w28, w0
  4603ec:	cmn	w0, #0x1
  4603f0:	add	w1, w1, #0x1
  4603f4:	str	w1, [sp, #108]
  4603f8:	b.eq	4605c4 <ASN1_generate_nconf@plt+0x41c54>  // b.none
  4603fc:	mov	x0, x27
  460400:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  460404:	mov	w2, #0x1                   	// #1
  460408:	mov	x1, x0
  46040c:	mov	w0, w28
  460410:	bl	419770 <BIO_bind@plt>
  460414:	cbz	w0, 460678 <ASN1_generate_nconf@plt+0x41d08>
  460418:	ldr	w28, [x24]
  46041c:	mov	x0, x20
  460420:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  460424:	ldr	w2, [sp, #120]
  460428:	mov	x1, x0
  46042c:	mov	w0, w28
  460430:	bl	419de0 <BIO_connect@plt>
  460434:	cbz	w0, 4605ac <ASN1_generate_nconf@plt+0x41c3c>
  460438:	ldr	w0, [x24]
  46043c:	cmn	w0, #0x1
  460440:	b.ne	4604e4 <ASN1_generate_nconf@plt+0x41b74>  // b.any
  460444:	adrp	x19, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460448:	ldr	x1, [sp, #136]
  46044c:	ldr	x0, [x19, #4024]
  460450:	cmp	x1, #0x0
  460454:	ldr	w1, [sp, #108]
  460458:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  46045c:	ldr	x20, [x0]
  460460:	b.eq	4605cc <ASN1_generate_nconf@plt+0x41c5c>  // b.none
  460464:	mov	x0, x20
  460468:	mov	w19, #0x0                   	// #0
  46046c:	bl	41e7f0 <ERR_print_errors@plt>
  460470:	ldr	x0, [sp, #136]
  460474:	cbz	x0, 46047c <ASN1_generate_nconf@plt+0x41b0c>
  460478:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  46047c:	ldr	x0, [sp, #128]
  460480:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  460484:	mov	w0, w19
  460488:	ldp	x19, x20, [sp, #16]
  46048c:	ldp	x21, x22, [sp, #32]
  460490:	ldp	x23, x24, [sp, #48]
  460494:	ldp	x25, x26, [sp, #64]
  460498:	ldp	x27, x28, [sp, #80]
  46049c:	ldp	x29, x30, [sp], #144
  4604a0:	ret
  4604a4:	mov	x0, x20
  4604a8:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  4604ac:	cmp	w0, w23
  4604b0:	b.eq	460350 <ASN1_generate_nconf@plt+0x419e0>  // b.none
  4604b4:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  4604b8:	adrp	x0, 482000 <ASN1_generate_nconf@plt+0x63690>
  4604bc:	add	x1, x1, #0xfa0
  4604c0:	add	x0, x0, #0xfb0
  4604c4:	mov	w2, #0x61                  	// #97
  4604c8:	bl	41aba0 <OPENSSL_die@plt>
  4604cc:	mov	x0, x20
  4604d0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4604d4:	cmp	w0, w22
  4604d8:	b.ne	4604b4 <ASN1_generate_nconf@plt+0x41b44>  // b.any
  4604dc:	cbz	w23, 460350 <ASN1_generate_nconf@plt+0x419e0>
  4604e0:	b	4604a4 <ASN1_generate_nconf@plt+0x41b34>
  4604e4:	bl	41a2a0 <ERR_clear_error@plt>
  4604e8:	b	460470 <ASN1_generate_nconf@plt+0x41b00>
  4604ec:	add	x6, sp, #0x88
  4604f0:	mov	w5, w21
  4604f4:	mov	w4, w23
  4604f8:	mov	w3, w22
  4604fc:	mov	x1, x25
  460500:	mov	x0, x26
  460504:	mov	w2, #0x0                   	// #0
  460508:	bl	41ad40 <BIO_lookup_ex@plt>
  46050c:	cbnz	w0, 460328 <ASN1_generate_nconf@plt+0x419b8>
  460510:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460514:	mov	w19, #0x0                   	// #0
  460518:	ldr	x0, [x0, #4024]
  46051c:	ldr	x0, [x0]
  460520:	bl	41e7f0 <ERR_print_errors@plt>
  460524:	b	460470 <ASN1_generate_nconf@plt+0x41b00>
  460528:	mov	x0, x20
  46052c:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460530:	mov	w28, w0
  460534:	mov	x0, x20
  460538:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  46053c:	mov	w1, w0
  460540:	mov	x0, x20
  460544:	str	w1, [sp, #124]
  460548:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  46054c:	mov	w2, w0
  460550:	ldr	w1, [sp, #124]
  460554:	mov	w0, w28
  460558:	mov	w3, #0x0                   	// #0
  46055c:	bl	41b3d0 <BIO_socket@plt>
  460560:	str	w0, [x24]
  460564:	mov	w28, w0
  460568:	cmn	w0, #0x1
  46056c:	b.eq	460390 <ASN1_generate_nconf@plt+0x41a20>  // b.none
  460570:	ldr	x0, [sp, #112]
  460574:	cbz	x0, 46041c <ASN1_generate_nconf@plt+0x41aac>
  460578:	mov	x27, x0
  46057c:	b	4603fc <ASN1_generate_nconf@plt+0x41a8c>
  460580:	mov	x0, x20
  460584:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  460588:	cmp	w0, w21
  46058c:	b.eq	460354 <ASN1_generate_nconf@plt+0x419e4>  // b.none
  460590:	b	4604b4 <ASN1_generate_nconf@plt+0x41b44>
  460594:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460598:	mov	w19, #0x0                   	// #0
  46059c:	ldr	x0, [x0, #4024]
  4605a0:	ldr	x0, [x0]
  4605a4:	bl	41e7f0 <ERR_print_errors@plt>
  4605a8:	b	4602d8 <ASN1_generate_nconf@plt+0x41968>
  4605ac:	ldr	w0, [x24]
  4605b0:	str	x27, [sp, #112]
  4605b4:	bl	41c050 <BIO_closesocket@plt>
  4605b8:	mov	w0, #0xffffffff            	// #-1
  4605bc:	str	w0, [x24]
  4605c0:	b	460390 <ASN1_generate_nconf@plt+0x41a20>
  4605c4:	str	x27, [sp, #112]
  4605c8:	b	460390 <ASN1_generate_nconf@plt+0x41a20>
  4605cc:	ldr	x0, [sp, #128]
  4605d0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4605d4:	cmp	w0, #0xa
  4605d8:	b.eq	460658 <ASN1_generate_nconf@plt+0x41ce8>  // b.none
  4605dc:	ldr	x0, [sp, #128]
  4605e0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4605e4:	cmp	w0, #0x2
  4605e8:	b.eq	460664 <ASN1_generate_nconf@plt+0x41cf4>  // b.none
  4605ec:	ldr	x0, [sp, #128]
  4605f0:	bl	41b770 <BIO_ADDRINFO_family@plt>
  4605f4:	cmp	w0, #0x1
  4605f8:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63690>
  4605fc:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  460600:	add	x2, x2, #0xf98
  460604:	add	x0, x0, #0x948
  460608:	csel	x2, x2, x0, eq  // eq = none
  46060c:	cmp	x26, #0x0
  460610:	adrp	x0, 468000 <ASN1_generate_nconf@plt+0x49690>
  460614:	add	x0, x0, #0x948
  460618:	adrp	x4, 463000 <ASN1_generate_nconf@plt+0x44690>
  46061c:	csel	x26, x0, x26, eq  // eq = none
  460620:	cmp	x25, #0x0
  460624:	csel	x0, x25, x0, ne  // ne = any
  460628:	add	x4, x4, #0x9c0
  46062c:	csel	x4, x4, x0, ne  // ne = any
  460630:	mov	x5, x0
  460634:	mov	x3, x26
  460638:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  46063c:	add	x1, x1, #0x70
  460640:	mov	x0, x20
  460644:	bl	419740 <BIO_printf@plt>
  460648:	bl	41a2a0 <ERR_clear_error@plt>
  46064c:	ldr	x19, [x19, #4024]
  460650:	ldr	x20, [x19]
  460654:	b	460464 <ASN1_generate_nconf@plt+0x41af4>
  460658:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63690>
  46065c:	add	x2, x2, #0xf88
  460660:	b	46060c <ASN1_generate_nconf@plt+0x41c9c>
  460664:	adrp	x2, 482000 <ASN1_generate_nconf@plt+0x63690>
  460668:	add	x2, x2, #0xf90
  46066c:	b	46060c <ASN1_generate_nconf@plt+0x41c9c>
  460670:	str	wzr, [sp, #108]
  460674:	b	460438 <ASN1_generate_nconf@plt+0x41ac8>
  460678:	ldr	w0, [x24]
  46067c:	bl	41c050 <BIO_closesocket@plt>
  460680:	mov	w0, #0xffffffff            	// #-1
  460684:	str	w0, [x24]
  460688:	b	460444 <ASN1_generate_nconf@plt+0x41ad4>
  46068c:	nop
  460690:	stp	x29, x30, [sp, #-384]!
  460694:	mov	x29, sp
  460698:	stp	x19, x20, [sp, #16]
  46069c:	mov	w19, w4
  4606a0:	ldr	w20, [sp, #384]
  4606a4:	stp	x21, x22, [sp, #32]
  4606a8:	mov	x21, x0
  4606ac:	mov	w22, w5
  4606b0:	stp	x23, x24, [sp, #48]
  4606b4:	mov	x24, x7
  4606b8:	stp	x25, x26, [sp, #64]
  4606bc:	mov	x25, x2
  4606c0:	stp	x27, x28, [sp, #80]
  4606c4:	mov	w28, #0x0                   	// #0
  4606c8:	str	x6, [sp, #104]
  4606cc:	str	w3, [sp, #120]
  4606d0:	str	x1, [sp, #144]
  4606d4:	str	xzr, [sp, #168]
  4606d8:	bl	41bff0 <BIO_sock_init@plt>
  4606dc:	cmp	w0, #0x1
  4606e0:	b.eq	460704 <ASN1_generate_nconf@plt+0x41d94>  // b.none
  4606e4:	mov	w0, w28
  4606e8:	ldp	x19, x20, [sp, #16]
  4606ec:	ldp	x21, x22, [sp, #32]
  4606f0:	ldp	x23, x24, [sp, #48]
  4606f4:	ldp	x25, x26, [sp, #64]
  4606f8:	ldp	x27, x28, [sp, #80]
  4606fc:	ldp	x29, x30, [sp], #384
  460700:	ret
  460704:	mov	w2, w0
  460708:	ldr	w3, [sp, #120]
  46070c:	ldr	x0, [sp, #144]
  460710:	mov	x1, x25
  460714:	add	x6, sp, #0xa8
  460718:	mov	w5, w22
  46071c:	mov	w4, w19
  460720:	bl	41ad40 <BIO_lookup_ex@plt>
  460724:	mov	w28, w0
  460728:	cbz	w0, 460938 <ASN1_generate_nconf@plt+0x41fc8>
  46072c:	ldr	w1, [sp, #120]
  460730:	ldr	x0, [sp, #168]
  460734:	cbnz	w1, 46091c <ASN1_generate_nconf@plt+0x41fac>
  460738:	cbnz	w19, 460904 <ASN1_generate_nconf@plt+0x41f94>
  46073c:	cbz	w22, 460750 <ASN1_generate_nconf@plt+0x41de0>
  460740:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  460744:	cmp	w0, w22
  460748:	b.ne	460c7c <ASN1_generate_nconf@plt+0x4230c>  // b.any
  46074c:	ldr	x0, [sp, #168]
  460750:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460754:	mov	w3, w0
  460758:	str	w3, [sp, #112]
  46075c:	ldr	x0, [sp, #168]
  460760:	mov	w27, #0x3                   	// #3
  460764:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  460768:	mov	w25, w0
  46076c:	ldr	x0, [sp, #168]
  460770:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  460774:	mov	w28, w0
  460778:	ldr	x0, [sp, #168]
  46077c:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  460780:	mov	x26, x0
  460784:	ldr	x0, [sp, #168]
  460788:	bl	41c010 <BIO_ADDRINFO_next@plt>
  46078c:	ldr	w3, [sp, #112]
  460790:	str	x0, [sp, #112]
  460794:	cmp	w3, #0xa
  460798:	csinc	w27, w27, wzr, eq  // eq = none
  46079c:	cbz	x0, 4607b8 <ASN1_generate_nconf@plt+0x41e48>
  4607a0:	str	w3, [sp, #124]
  4607a4:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  4607a8:	ldr	w3, [sp, #124]
  4607ac:	cmp	w0, w25
  4607b0:	ldr	x1, [sp, #112]
  4607b4:	b.eq	460b2c <ASN1_generate_nconf@plt+0x421bc>  // b.none
  4607b8:	mov	w1, w25
  4607bc:	mov	w0, w3
  4607c0:	mov	w2, w28
  4607c4:	mov	w3, #0x0                   	// #0
  4607c8:	bl	41b3d0 <BIO_socket@plt>
  4607cc:	mov	w25, w0
  4607d0:	cmn	w0, #0x1
  4607d4:	b.eq	460958 <ASN1_generate_nconf@plt+0x41fe8>  // b.none
  4607d8:	mov	w2, w27
  4607dc:	mov	x1, x26
  4607e0:	bl	41b230 <BIO_listen@plt>
  4607e4:	mov	w28, w0
  4607e8:	cbnz	w0, 460854 <ASN1_generate_nconf@plt+0x41ee4>
  4607ec:	ldr	x0, [sp, #168]
  4607f0:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4607f4:	str	x1, [sp, #152]
  4607f8:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  4607fc:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460800:	ldr	x0, [x0, #4024]
  460804:	ldr	x0, [x0]
  460808:	bl	41e7f0 <ERR_print_errors@plt>
  46080c:	mov	w0, w25
  460810:	bl	41c050 <BIO_closesocket@plt>
  460814:	ldr	w0, [sp, #120]
  460818:	cmp	w0, #0x1
  46081c:	b.eq	46094c <ASN1_generate_nconf@plt+0x41fdc>  // b.none
  460820:	ldr	x0, [sp, #152]
  460824:	ldr	x19, [x0, #4064]
  460828:	ldr	x0, [x19]
  46082c:	bl	419d10 <BIO_ADDR_free@plt>
  460830:	str	xzr, [x19]
  460834:	mov	w0, w28
  460838:	ldp	x19, x20, [sp, #16]
  46083c:	ldp	x21, x22, [sp, #32]
  460840:	ldp	x23, x24, [sp, #48]
  460844:	ldp	x25, x26, [sp, #64]
  460848:	ldp	x27, x28, [sp, #80]
  46084c:	ldp	x29, x30, [sp], #384
  460850:	ret
  460854:	mov	x0, x26
  460858:	bl	419cd0 <BIO_ADDR_rawport@plt>
  46085c:	and	w26, w0, #0xffff
  460860:	ldr	x0, [sp, #168]
  460864:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  460868:	str	xzr, [sp, #168]
  46086c:	cbnz	w26, 460980 <ASN1_generate_nconf@plt+0x42010>
  460870:	bl	41b6d0 <BIO_ADDR_new@plt>
  460874:	str	x0, [sp, #256]
  460878:	cbz	x0, 460890 <ASN1_generate_nconf@plt+0x41f20>
  46087c:	add	x2, sp, #0x100
  460880:	mov	w0, w25
  460884:	mov	w1, #0x0                   	// #0
  460888:	bl	41b790 <BIO_sock_info@plt>
  46088c:	cbnz	w0, 460b74 <ASN1_generate_nconf@plt+0x42204>
  460890:	mov	x27, #0x0                   	// #0
  460894:	mov	x26, #0x0                   	// #0
  460898:	ldr	x0, [sp, #392]
  46089c:	mov	x3, #0x0                   	// #0
  4608a0:	mov	x2, #0x0                   	// #0
  4608a4:	mov	w1, #0xb                   	// #11
  4608a8:	adrp	x19, 482000 <ASN1_generate_nconf@plt+0x63690>
  4608ac:	add	x19, x19, #0xfa0
  4608b0:	bl	41de90 <BIO_ctrl@plt>
  4608b4:	mov	w28, #0x0                   	// #0
  4608b8:	mov	x0, x26
  4608bc:	mov	x1, x19
  4608c0:	mov	w2, #0x134                 	// #308
  4608c4:	bl	41b1e0 <CRYPTO_free@plt>
  4608c8:	mov	w2, #0x135                 	// #309
  4608cc:	mov	x1, x19
  4608d0:	mov	x0, x27
  4608d4:	bl	41b1e0 <CRYPTO_free@plt>
  4608d8:	ldr	x0, [sp, #256]
  4608dc:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4608e0:	str	x1, [sp, #152]
  4608e4:	bl	419d10 <BIO_ADDR_free@plt>
  4608e8:	mov	w0, w25
  4608ec:	bl	41c050 <BIO_closesocket@plt>
  4608f0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4608f4:	ldr	x0, [x0, #4024]
  4608f8:	ldr	x0, [x0]
  4608fc:	bl	41e7f0 <ERR_print_errors@plt>
  460900:	b	460814 <ASN1_generate_nconf@plt+0x41ea4>
  460904:	bl	4196a0 <BIO_ADDRINFO_socktype@plt>
  460908:	cmp	w0, w19
  46090c:	b.ne	460c7c <ASN1_generate_nconf@plt+0x4230c>  // b.any
  460910:	ldr	x0, [sp, #168]
  460914:	cbz	w22, 460750 <ASN1_generate_nconf@plt+0x41de0>
  460918:	b	460740 <ASN1_generate_nconf@plt+0x41dd0>
  46091c:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460920:	ldr	w1, [sp, #120]
  460924:	cmp	w0, w1
  460928:	b.ne	460c7c <ASN1_generate_nconf@plt+0x4230c>  // b.any
  46092c:	ldr	x0, [sp, #168]
  460930:	cbz	w19, 46073c <ASN1_generate_nconf@plt+0x41dcc>
  460934:	b	460904 <ASN1_generate_nconf@plt+0x41f94>
  460938:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  46093c:	ldr	x0, [x0, #4024]
  460940:	ldr	x0, [x0]
  460944:	bl	41e7f0 <ERR_print_errors@plt>
  460948:	b	4606e4 <ASN1_generate_nconf@plt+0x41d74>
  46094c:	ldr	x0, [sp, #144]
  460950:	bl	419940 <unlink@plt>
  460954:	b	460820 <ASN1_generate_nconf@plt+0x41eb0>
  460958:	ldr	x0, [sp, #168]
  46095c:	adrp	x1, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460960:	str	x1, [sp, #152]
  460964:	mov	w28, #0x0                   	// #0
  460968:	bl	41bd50 <BIO_ADDRINFO_free@plt>
  46096c:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460970:	ldr	x0, [x0, #4024]
  460974:	ldr	x0, [x0]
  460978:	bl	41e7f0 <ERR_print_errors@plt>
  46097c:	b	460814 <ASN1_generate_nconf@plt+0x41ea4>
  460980:	ldr	x0, [sp, #392]
  460984:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  460988:	add	x1, x1, #0x178
  46098c:	bl	419740 <BIO_printf@plt>
  460990:	ldr	x0, [sp, #392]
  460994:	mov	x3, #0x0                   	// #0
  460998:	mov	x2, #0x0                   	// #0
  46099c:	mov	w1, #0xb                   	// #11
  4609a0:	bl	41de90 <BIO_ctrl@plt>
  4609a4:	cbz	x21, 4609ac <ASN1_generate_nconf@plt+0x4203c>
  4609a8:	str	w25, [x21]
  4609ac:	add	x0, sp, #0xb0
  4609b0:	str	x0, [sp, #128]
  4609b4:	add	x0, sp, #0xc0
  4609b8:	add	x21, sp, #0x100
  4609bc:	str	x0, [sp, #136]
  4609c0:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  4609c4:	str	x0, [sp, #152]
  4609c8:	b	460a08 <ASN1_generate_nconf@plt+0x42098>
  4609cc:	ldr	x4, [sp, #104]
  4609d0:	mov	x3, x24
  4609d4:	mov	w2, w22
  4609d8:	mov	w1, w19
  4609dc:	mov	w0, w25
  4609e0:	blr	x4
  4609e4:	mov	w28, w0
  4609e8:	cmn	w20, #0x1
  4609ec:	mov	w0, #0x0                   	// #0
  4609f0:	b.eq	4609fc <ASN1_generate_nconf@plt+0x4208c>  // b.none
  4609f4:	subs	w20, w20, #0x1
  4609f8:	cset	w0, eq  // eq = none
  4609fc:	cmp	w28, #0x0
  460a00:	ccmp	w0, #0x0, #0x0, ge  // ge = tcont
  460a04:	b.ne	460b20 <ASN1_generate_nconf@plt+0x421b0>  // b.any
  460a08:	cmp	w19, #0x1
  460a0c:	b.ne	4609cc <ASN1_generate_nconf@plt+0x4205c>  // b.any
  460a10:	ldr	x0, [sp, #152]
  460a14:	ldr	x26, [x0, #4064]
  460a18:	ldr	x0, [x26]
  460a1c:	bl	419d10 <BIO_ADDR_free@plt>
  460a20:	bl	41b6d0 <BIO_ADDR_new@plt>
  460a24:	str	x0, [x26]
  460a28:	mov	x1, x0
  460a2c:	cbnz	x0, 460a44 <ASN1_generate_nconf@plt+0x420d4>
  460a30:	b	460c20 <ASN1_generate_nconf@plt+0x422b0>
  460a34:	bl	41ae60 <BIO_sock_should_retry@plt>
  460a38:	mov	w28, w0
  460a3c:	cbz	w0, 4607fc <ASN1_generate_nconf@plt+0x41e8c>
  460a40:	ldr	x1, [x26]
  460a44:	mov	w0, w25
  460a48:	mov	w2, #0x0                   	// #0
  460a4c:	bl	41cba0 <BIO_accept_ex@plt>
  460a50:	mov	w23, w0
  460a54:	tbnz	w0, #31, 460a34 <ASN1_generate_nconf@plt+0x420c4>
  460a58:	mov	w1, #0x1                   	// #1
  460a5c:	bl	41a3a0 <BIO_set_tcp_ndelay@plt>
  460a60:	ldr	x4, [sp, #104]
  460a64:	mov	x3, x24
  460a68:	mov	w2, w22
  460a6c:	mov	w1, #0x1                   	// #1
  460a70:	mov	w0, w23
  460a74:	asr	w26, w23, #6
  460a78:	blr	x4
  460a7c:	mov	w28, w0
  460a80:	mov	w1, #0x1                   	// #1
  460a84:	mov	w0, w23
  460a88:	bl	41af60 <shutdown@plt>
  460a8c:	sbfiz	x26, x26, #3, #32
  460a90:	mov	x0, #0x1                   	// #1
  460a94:	add	x27, sp, #0x180
  460a98:	lsl	x0, x0, x23
  460a9c:	str	x0, [sp, #112]
  460aa0:	add	w0, w23, #0x1
  460aa4:	str	w0, [sp, #124]
  460aa8:	mov	x0, #0xa120                	// #41248
  460aac:	str	xzr, [sp, #176]
  460ab0:	movk	x0, #0x7, lsl #16
  460ab4:	str	x0, [sp, #184]
  460ab8:	mov	x1, x21
  460abc:	nop
  460ac0:	str	xzr, [x1], #8
  460ac4:	cmp	x1, x27
  460ac8:	b.ne	460ac0 <ASN1_generate_nconf@plt+0x42150>  // b.any
  460acc:	ldr	x0, [x21, x26]
  460ad0:	mov	x3, #0x0                   	// #0
  460ad4:	ldr	x1, [sp, #112]
  460ad8:	mov	x2, #0x0                   	// #0
  460adc:	ldr	x4, [sp, #128]
  460ae0:	orr	x0, x0, x1
  460ae4:	str	x0, [x21, x26]
  460ae8:	mov	x1, x21
  460aec:	ldr	w0, [sp, #124]
  460af0:	bl	41ae70 <select@plt>
  460af4:	cmp	w0, #0x0
  460af8:	b.le	460b14 <ASN1_generate_nconf@plt+0x421a4>
  460afc:	ldr	x1, [sp, #136]
  460b00:	mov	w0, w23
  460b04:	mov	x2, #0x40                  	// #64
  460b08:	bl	41bdd0 <read@plt>
  460b0c:	cmp	x0, #0x0
  460b10:	b.gt	460ab8 <ASN1_generate_nconf@plt+0x42148>
  460b14:	mov	w0, w23
  460b18:	bl	41c050 <BIO_closesocket@plt>
  460b1c:	b	4609e8 <ASN1_generate_nconf@plt+0x42078>
  460b20:	mov	w0, w25
  460b24:	bl	41c050 <BIO_closesocket@plt>
  460b28:	b	460814 <ASN1_generate_nconf@plt+0x41ea4>
  460b2c:	mov	x0, x1
  460b30:	str	w3, [sp, #124]
  460b34:	bl	41a7b0 <BIO_ADDRINFO_protocol@plt>
  460b38:	cmp	w0, w28
  460b3c:	ldr	w3, [sp, #124]
  460b40:	ldr	x1, [sp, #112]
  460b44:	b.ne	4607b8 <ASN1_generate_nconf@plt+0x41e48>  // b.any
  460b48:	cmp	w3, #0x2
  460b4c:	b.eq	460c40 <ASN1_generate_nconf@plt+0x422d0>  // b.none
  460b50:	cmp	w3, #0xa
  460b54:	b.ne	4607b8 <ASN1_generate_nconf@plt+0x41e48>  // b.any
  460b58:	mov	x0, x1
  460b5c:	str	w3, [sp, #112]
  460b60:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460b64:	cmp	w0, #0x2
  460b68:	ldr	w3, [sp, #112]
  460b6c:	csinc	w27, w27, wzr, ne  // ne = any
  460b70:	b	4607b8 <ASN1_generate_nconf@plt+0x41e48>
  460b74:	ldr	x0, [sp, #256]
  460b78:	mov	w1, #0x1                   	// #1
  460b7c:	bl	41e5c0 <BIO_ADDR_hostname_string@plt>
  460b80:	mov	x26, x0
  460b84:	cbz	x0, 460890 <ASN1_generate_nconf@plt+0x41f20>
  460b88:	ldr	x0, [sp, #256]
  460b8c:	mov	w1, #0x1                   	// #1
  460b90:	bl	41d810 <BIO_ADDR_service_string@plt>
  460b94:	mov	x27, x0
  460b98:	cbz	x0, 460898 <ASN1_generate_nconf@plt+0x41f28>
  460b9c:	mov	w1, #0x3a                  	// #58
  460ba0:	mov	x0, x26
  460ba4:	bl	41d830 <strchr@plt>
  460ba8:	cmp	x0, #0x0
  460bac:	adrp	x1, 483000 <ASN1_generate_nconf@plt+0x64690>
  460bb0:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  460bb4:	add	x1, x1, #0x98
  460bb8:	add	x0, x0, #0xa8
  460bbc:	csel	x1, x1, x0, eq  // eq = none
  460bc0:	mov	x3, x27
  460bc4:	ldr	x0, [sp, #392]
  460bc8:	mov	x2, x26
  460bcc:	bl	419740 <BIO_printf@plt>
  460bd0:	cmp	w0, #0x0
  460bd4:	b.le	460898 <ASN1_generate_nconf@plt+0x41f28>
  460bd8:	ldr	x0, [sp, #392]
  460bdc:	mov	x3, #0x0                   	// #0
  460be0:	mov	x2, #0x0                   	// #0
  460be4:	mov	w1, #0xb                   	// #11
  460be8:	adrp	x28, 482000 <ASN1_generate_nconf@plt+0x63690>
  460bec:	add	x28, x28, #0xfa0
  460bf0:	bl	41de90 <BIO_ctrl@plt>
  460bf4:	mov	x0, x26
  460bf8:	mov	x1, x28
  460bfc:	mov	w2, #0x134                 	// #308
  460c00:	bl	41b1e0 <CRYPTO_free@plt>
  460c04:	mov	x0, x27
  460c08:	mov	x1, x28
  460c0c:	mov	w2, #0x135                 	// #309
  460c10:	bl	41b1e0 <CRYPTO_free@plt>
  460c14:	ldr	x0, [sp, #256]
  460c18:	bl	419d10 <BIO_ADDR_free@plt>
  460c1c:	b	4609a4 <ASN1_generate_nconf@plt+0x42034>
  460c20:	mov	w0, w25
  460c24:	bl	41c050 <BIO_closesocket@plt>
  460c28:	adrp	x0, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460c2c:	mov	w28, #0x0                   	// #0
  460c30:	ldr	x0, [x0, #4024]
  460c34:	ldr	x0, [x0]
  460c38:	bl	41e7f0 <ERR_print_errors@plt>
  460c3c:	b	460814 <ASN1_generate_nconf@plt+0x41ea4>
  460c40:	mov	x0, x1
  460c44:	str	w3, [sp, #124]
  460c48:	bl	41b770 <BIO_ADDRINFO_family@plt>
  460c4c:	mov	w2, w0
  460c50:	ldr	w3, [sp, #124]
  460c54:	cmp	w0, #0xa
  460c58:	ldr	x1, [sp, #112]
  460c5c:	b.ne	4607b8 <ASN1_generate_nconf@plt+0x41e48>  // b.any
  460c60:	mov	x0, x1
  460c64:	str	w2, [sp, #112]
  460c68:	bl	41b9e0 <BIO_ADDRINFO_address@plt>
  460c6c:	mov	x26, x0
  460c70:	ldr	w2, [sp, #112]
  460c74:	mov	w3, w2
  460c78:	b	4607b8 <ASN1_generate_nconf@plt+0x41e48>
  460c7c:	adrp	x1, 482000 <ASN1_generate_nconf@plt+0x63690>
  460c80:	adrp	x0, 483000 <ASN1_generate_nconf@plt+0x64690>
  460c84:	add	x1, x1, #0xfa0
  460c88:	add	x0, x0, #0xb8
  460c8c:	mov	w2, #0xe7                  	// #231
  460c90:	bl	41aba0 <OPENSSL_die@plt>
  460c94:	nop
  460c98:	stp	x29, x30, [sp, #-64]!
  460c9c:	mov	x29, sp
  460ca0:	stp	x19, x20, [sp, #16]
  460ca4:	adrp	x20, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460ca8:	add	x20, x20, #0x7d0
  460cac:	stp	x21, x22, [sp, #32]
  460cb0:	adrp	x21, 49a000 <ASN1_generate_nconf@plt+0x7b690>
  460cb4:	add	x21, x21, #0x7c8
  460cb8:	sub	x20, x20, x21
  460cbc:	mov	w22, w0
  460cc0:	stp	x23, x24, [sp, #48]
  460cc4:	mov	x23, x1
  460cc8:	mov	x24, x2
  460ccc:	bl	419520 <d2i_ECPrivateKey_bio@plt-0x40>
  460cd0:	cmp	xzr, x20, asr #3
  460cd4:	b.eq	460d00 <ASN1_generate_nconf@plt+0x42390>  // b.none
  460cd8:	asr	x20, x20, #3
  460cdc:	mov	x19, #0x0                   	// #0
  460ce0:	ldr	x3, [x21, x19, lsl #3]
  460ce4:	mov	x2, x24
  460ce8:	add	x19, x19, #0x1
  460cec:	mov	x1, x23
  460cf0:	mov	w0, w22
  460cf4:	blr	x3
  460cf8:	cmp	x20, x19
  460cfc:	b.ne	460ce0 <ASN1_generate_nconf@plt+0x42370>  // b.any
  460d00:	ldp	x19, x20, [sp, #16]
  460d04:	ldp	x21, x22, [sp, #32]
  460d08:	ldp	x23, x24, [sp, #48]
  460d0c:	ldp	x29, x30, [sp], #64
  460d10:	ret
  460d14:	nop
  460d18:	ret

Disassembly of section .fini:

0000000000460d1c <.fini>:
  460d1c:	stp	x29, x30, [sp, #-16]!
  460d20:	mov	x29, sp
  460d24:	ldp	x29, x30, [sp], #16
  460d28:	ret
