#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x564b67c430e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x564b67c4d090 .scope module, "tb" "tb" 3 77;
 .timescale -12 -12;
L_0x564b67c45d40 .functor NOT 1, L_0x564b67c7b720, C4<0>, C4<0>, C4<0>;
L_0x564b67c3f450 .functor XOR 8, v0x564b67c3f570_0, v0x564b67c7a5a0_0, C4<00000000>, C4<00000000>;
L_0x564b67c3b8c0 .functor XOR 8, L_0x564b67c3f450, v0x564b67c3f570_0, C4<00000000>, C4<00000000>;
v0x564b67c7ab30_0 .net *"_ivl_2", 7 0, L_0x564b67c3f450;  1 drivers
v0x564b67c7ac30_0 .net *"_ivl_4", 7 0, L_0x564b67c3b8c0;  1 drivers
v0x564b67c7ad10_0 .var "clk", 0 0;
v0x564b67c7adb0_0 .net "data_in", 0 0, v0x564b67c79af0_0;  1 drivers
v0x564b67c7ae50_0 .net "data_out_dut", 7 0, v0x564b67c7a5a0_0;  1 drivers
v0x564b67c7af40_0 .net "data_out_ref", 7 0, v0x564b67c3f570_0;  1 drivers
v0x564b67c7afe0_0 .net "reset_n", 0 0, v0x564b67c79b90_0;  1 drivers
v0x564b67c7b080_0 .net "shift_enable", 0 0, v0x564b67c79c60_0;  1 drivers
v0x564b67c7b120_0 .var/2u "stats1", 159 0;
v0x564b67c7b270_0 .var/2u "strobe", 0 0;
v0x564b67c7b330_0 .net "tb_match", 0 0, L_0x564b67c7b720;  1 drivers
v0x564b67c7b3f0_0 .net "tb_mismatch", 0 0, L_0x564b67c45d40;  1 drivers
v0x564b67c7b4b0_0 .net "wavedrom_enable", 0 0, v0x564b67c79f80_0;  1 drivers
v0x564b67c7b550_0 .net "wavedrom_title", 511 0, v0x564b67c7a040_0;  1 drivers
L_0x564b67c7b720 .cmp/eeq 8, v0x564b67c3f570_0, L_0x564b67c3b8c0;
S_0x564b67c4d220 .scope module, "good1" "reference_module" 3 119, 3 5 0, S_0x564b67c4d090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
v0x564b67c41400_0 .net "clk", 0 0, v0x564b67c7ad10_0;  1 drivers
v0x564b67c414a0_0 .net "data_in", 0 0, v0x564b67c79af0_0;  alias, 1 drivers
v0x564b67c3f570_0 .var "data_out", 7 0;
v0x564b67c3f610_0 .net "reset_n", 0 0, v0x564b67c79b90_0;  alias, 1 drivers
v0x564b67c3ba20_0 .net "shift_enable", 0 0, v0x564b67c79c60_0;  alias, 1 drivers
E_0x564b67c4b200/0 .event negedge, v0x564b67c3f610_0;
E_0x564b67c4b200/1 .event posedge, v0x564b67c41400_0;
E_0x564b67c4b200 .event/or E_0x564b67c4b200/0, E_0x564b67c4b200/1;
S_0x564b67c78fb0 .scope module, "stim1" "stimulus_gen" 3 111, 3 22 0, S_0x564b67c4d090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "data_in";
    .port_info 3 /OUTPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x564b67c79a50_0 .net "clk", 0 0, v0x564b67c7ad10_0;  alias, 1 drivers
v0x564b67c79af0_0 .var "data_in", 0 0;
v0x564b67c79b90_0 .var "reset_n", 0 0;
v0x564b67c79c60_0 .var "shift_enable", 0 0;
v0x564b67c79d30_0 .var "test_case_data_in", 7 0;
v0x564b67c79e20_0 .var "test_case_reset_n", 7 0;
v0x564b67c79ec0_0 .var "test_case_shift_enable", 7 0;
v0x564b67c79f80_0 .var "wavedrom_enable", 0 0;
v0x564b67c7a040_0 .var "wavedrom_title", 511 0;
S_0x564b67c79250 .scope begin, "$unm_blk_7" "$unm_blk_7" 3 43, 3 43 0, S_0x564b67c78fb0;
 .timescale -12 -12;
v0x564b67c79490_0 .var/2s "count", 31 0;
E_0x564b67c34390/0 .event negedge, v0x564b67c41400_0;
E_0x564b67c34390/1 .event posedge, v0x564b67c41400_0;
E_0x564b67c34390 .event/or E_0x564b67c34390/0, E_0x564b67c34390/1;
E_0x564b67c459e0 .event posedge, v0x564b67c41400_0;
S_0x564b67c79590 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x564b67c78fb0;
 .timescale -12 -12;
v0x564b67c79790_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x564b67c79870 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x564b67c78fb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x564b67c7a1e0 .scope module, "top_module1" "top_module" 3 127, 4 1 0, S_0x564b67c4d090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /INPUT 1 "shift_enable";
    .port_info 4 /OUTPUT 8 "data_out";
v0x564b67c7a3a0_0 .net "clk", 0 0, v0x564b67c7ad10_0;  alias, 1 drivers
v0x564b67c7a490_0 .net "data_in", 0 0, v0x564b67c79af0_0;  alias, 1 drivers
v0x564b67c7a5a0_0 .var "data_out", 7 0;
v0x564b67c7a640_0 .net "reset_n", 0 0, v0x564b67c79b90_0;  alias, 1 drivers
v0x564b67c7a730_0 .net "shift_enable", 0 0, v0x564b67c79c60_0;  alias, 1 drivers
S_0x564b67c7a910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 136, 3 136 0, S_0x564b67c4d090;
 .timescale -12 -12;
E_0x564b67c4b6b0 .event edge, v0x564b67c7b270_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x564b67c7b270_0;
    %nor/r;
    %assign/vec4 v0x564b67c7b270_0, 0;
    %wait E_0x564b67c4b6b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x564b67c78fb0;
T_3 ;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x564b67c79e20_0, 0, 8;
    %pushi/vec4 92, 0, 8;
    %store/vec4 v0x564b67c79d30_0, 0, 8;
    %pushi/vec4 186, 0, 8;
    %store/vec4 v0x564b67c79ec0_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0x564b67c78fb0;
T_4 ;
    %fork t_1, S_0x564b67c79250;
    %jmp t_0;
    .scope S_0x564b67c79250;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564b67c79490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b67c79b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b67c79af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564b67c79c60_0, 0;
    %wait E_0x564b67c459e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564b67c79b90_0, 0;
    %pushi/vec4 7, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564b67c459e0;
    %load/vec4 v0x564b67c79e20_0;
    %load/vec4 v0x564b67c79490_0;
    %part/s 1;
    %assign/vec4 v0x564b67c79b90_0, 0;
    %load/vec4 v0x564b67c79d30_0;
    %load/vec4 v0x564b67c79490_0;
    %part/s 1;
    %assign/vec4 v0x564b67c79af0_0, 0;
    %load/vec4 v0x564b67c79ec0_0;
    %load/vec4 v0x564b67c79490_0;
    %part/s 1;
    %assign/vec4 v0x564b67c79c60_0, 0;
    %load/vec4 v0x564b67c79490_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x564b67c79490_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x564b67c79870;
    %join;
    %pushi/vec4 50, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564b67c34390;
    %vpi_func 3 67 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x564b67c79b90_0, 0;
    %vpi_func 3 68 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x564b67c79af0_0, 0;
    %vpi_func 3 69 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x564b67c79c60_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .scope S_0x564b67c78fb0;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_0x564b67c4d220;
T_5 ;
    %wait E_0x564b67c4b200;
    %load/vec4 v0x564b67c3f610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564b67c3f570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564b67c3ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x564b67c3f570_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564b67c414a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b67c3f570_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564b67c7a1e0;
T_6 ;
    %wait E_0x564b67c4b200;
    %load/vec4 v0x564b67c7a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564b67c7a5a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564b67c7a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x564b67c7a5a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564b67c7a490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564b67c7a5a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564b67c4d090;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b67c7ad10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564b67c7b270_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x564b67c4d090;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x564b67c7ad10_0;
    %inv;
    %store/vec4 v0x564b67c7ad10_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x564b67c4d090;
T_9 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x564b67c79a50_0, v0x564b67c7b3f0_0, v0x564b67c7afe0_0, v0x564b67c7adb0_0, v0x564b67c7b080_0, v0x564b67c7af40_0, v0x564b67c7ae50_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x564b67c4d090;
T_10 ;
    %load/vec4 v0x564b67c7b120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "data_out", &PV<v0x564b67c7b120_0, 64, 32>, &PV<v0x564b67c7b120_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has no mismatches.", "data_out" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 147 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0x564b67c7b120_0, 128, 32>, &PV<v0x564b67c7b120_0, 0, 32> {0 0 0};
    %vpi_call/w 3 148 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 149 "$display", "Mismatches: %1d in %1d samples", &PV<v0x564b67c7b120_0, 128, 32>, &PV<v0x564b67c7b120_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x564b67c4d090;
T_11 ;
    %wait E_0x564b67c34390;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564b67c7b120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564b67c7b120_0, 4, 32;
    %load/vec4 v0x564b67c7b330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x564b67c7b120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564b67c7b120_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x564b67c7b120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564b67c7b120_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x564b67c7af40_0;
    %load/vec4 v0x564b67c7af40_0;
    %load/vec4 v0x564b67c7ae50_0;
    %xor;
    %load/vec4 v0x564b67c7af40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x564b67c7b120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 163 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564b67c7b120_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x564b67c7b120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564b67c7b120_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./design_tb.sv";
    "outputs_bcd/iter2/response2/top_module.sv";
