initSidebarItems({"constant":[["CACHE_INFO_TABLE","This table is taken from Intel manual (Section CPUID instruction)."],["CPU_FEATURE_1GIB_PAGES","1-GByte pages are available if 1 (Bit 26)."],["CPU_FEATURE_64BIT_MODE","Intel ® 64 Architecture available if 1 (Bit 29)."],["CPU_FEATURE_ACPI","Thermal Monitor and Software Controlled Clock Facilities. The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control."],["CPU_FEATURE_ADJUST_MSR","IA32_TSC_ADJUST MSR is supported if 1. (Bit 01)"],["CPU_FEATURE_AESNI","A value of 1 indicates that the processor supports the AESNI instruction extensions."],["CPU_FEATURE_APIC","APIC On-Chip. The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some processors permit the APIC to be relocated)."],["CPU_FEATURE_ARAT","ARAT. APIC-Timer-always-running feature is supported if set. (Bit 02)"],["CPU_FEATURE_AVX","A value of 1 indicates the processor supports the AVX instruction extensions."],["CPU_FEATURE_AVX2","AVX2 (Bit 05)"],["CPU_FEATURE_BMI1","BMI1 (Bit 03)"],["CPU_FEATURE_BMI2","BMI2 (Bit 08)"],["CPU_FEATURE_BRANCH_INST_RET_EV_UNAVAILABLE","Branch instruction retired event not available if 1. (Bit 05)"],["CPU_FEATURE_BRANCH_MISPRED_EV_UNAVAILABLE","Branch mispredict retired event not available if 1. (Bit 06)"],["CPU_FEATURE_CACHE_REF_EV_UNAVAILABLE","Last-level cache reference event not available if 1. (Bit 03)"],["CPU_FEATURE_CLFSH","CLFLUSH Instruction. CLFLUSH Instruction is supported."],["CPU_FEATURE_CMOV","Conditional Move Instructions. The conditional move instruction CMOV is supported. In addition, if x87 FPU is present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported"],["CPU_FEATURE_CMPXCHG16B","CMPXCHG16B Available. A value of 1 indicates that the feature is available. See the CMPXCHG8B/CMPXCHG16B Compare and Exchange Bytes section. 14"],["CPU_FEATURE_CNXTID","L1 Context ID. A value of 1 indicates the L1 data cache mode can be set to either adaptive mode or shared mode. A value of 0 indicates this feature is not supported. See definition of the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details."],["CPU_FEATURE_CORE_CYC_EV_UNAVAILABLE","Core cycle event not available if 1. (Bit 0)"],["CPU_FEATURE_CX8","CMPXCHG8B Instruction. The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly locked and atomic)."],["CPU_FEATURE_DCA","A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped device."],["CPU_FEATURE_DE","Debugging Extensions. Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional trapping of accesses to DR4 and DR5."],["CPU_FEATURE_DEPRECATE_FPU_CS_DS","Deprecates FPU CS and FPU DS values if 1. (Bit 13)"],["CPU_FEATURE_DS","Debug Store. The processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities (see Chapter 23, Introduction to Virtual-Machine Extensions, in the Intel® 64 and IA-32 Architectures Software Developers Manual, Volume 3C)."],["CPU_FEATURE_DSCPL","CPL Qualified Debug Store. A value of 1 indicates the processor supports the extensions to the  Debug Store feature to allow for branch message storage qualified by CPL."],["CPU_FEATURE_DTES64","64-bit DS Area. A value of 1 indicates the processor supports DS area using 64-bit layout"],["CPU_FEATURE_DTS","Digital temperature sensor is supported if set. (Bit 00)"],["CPU_FEATURE_ECMD","ECMD. Clock modulation duty cycle extension is supported if set. (Bit 05)"],["CPU_FEATURE_EIST","Enhanced Intel SpeedStep® technology. A value of 1 indicates that the processor supports this technology."],["CPU_FEATURE_ENERGY_BIAS_PREF","The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H)"],["CPU_FEATURE_EXECUTE_DISABLE","Execute Disable Bit available (Bit 20)."],["CPU_FEATURE_F16C","A value of 1 indicates that processor supports 16-bit floating-point conversion instructions."],["CPU_FEATURE_FMA","A value of 1 indicates the processor supports FMA extensions using YMM state."],["CPU_FEATURE_FPU","Floating Point Unit On-Chip. The processor contains an x87 FPU."],["CPU_FEATURE_FSGSBASE","FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if 1. (Bit 00)"],["CPU_FEATURE_FXSR","FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions."],["CPU_FEATURE_HLE","HLE (Bit 04)"],["CPU_FEATURE_HTT","Max APIC IDs reserved field is Valid. A value of 0 for HTT indicates there is only a single logical processor in the package and software should assume only a single APIC ID is reserved.  A value of 1 for HTT indicates the value in CPUID.1.EBX23:16 is valid for the package."],["CPU_FEATURE_HW_COORD_FEEDBACK","Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The capability to provide a measure of delivered processor performance (since last reset of the counters), as a percentage of expected processor performance at frequency specified in CPUID Brand String Bits 02 - 01"],["CPU_FEATURE_INST_RET_EV_UNAVAILABLE","Instruction retired event not available if 1. (Bit 01)"],["CPU_FEATURE_INVPCID","INVPCID. If 1, supports INVPCID instruction for system software that manages process-context identifiers. (Bit 10)"],["CPU_FEATURE_LAHF_SAHF","LAHF/SAHF available in 64-bit mode."],["CPU_FEATURE_LL_CACHE_MISS_EV_UNAVAILABLE","Last-level cache misses event not available if 1. (Bit 04)"],["CPU_FEATURE_LZCNT","Bit 05: LZCNT"],["CPU_FEATURE_MCA","Machine Check Architecture. The Machine Check Architecture, which provides a compatible mechanism for error reporting in P6 family, Pentium 4, Intel Xeon processors, and future processors, is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting MSRs are supported."],["CPU_FEATURE_MCE","Machine Check Exception. Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the feature. This feature does not define the model-specific implementations of machine-check error logging, reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor version to do model specific processing of the exception, or test for the presence of the Machine Check feature."],["CPU_FEATURE_MMX","Intel MMX Technology. The processor supports the Intel MMX technology."],["CPU_FEATURE_MONITOR","MONITOR/MWAIT. A value of 1 indicates the processor supports this feature."],["CPU_FEATURE_MOVBE","A value of 1 indicates that the processor supports MOVBE instruction."],["CPU_FEATURE_MSR","Model Specific Registers RDMSR and WRMSR Instructions. The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent."],["CPU_FEATURE_MTRR","Memory Type Range Registers. MTRRs are supported. The MTRRcap MSR contains feature bits that describe what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are supported."],["CPU_FEATURE_OSXSAVE","A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access XCR0, and support for processor extended state management using XSAVE/XRSTOR."],["CPU_FEATURE_PAE","Physical Address Extension. Physical addresses greater than 32 bits are supported: extended page table entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of 4 Mbyte pages if PAE bit is 1."],["CPU_FEATURE_PAT","Page Attribute Table. Page Attribute Table is supported. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear address on a 4KB granularity."],["CPU_FEATURE_PBE","Pending Break Enable. The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability."],["CPU_FEATURE_PCID","Process-context identifiers. A value of 1 indicates that the processor supports PCIDs and the software may set CR4.PCIDE to 1."],["CPU_FEATURE_PCLMULQDQ","PCLMULQDQ. A value of 1 indicates the processor supports the PCLMULQDQ instruction"],["CPU_FEATURE_PDCM","Perfmon and Debug Capability: A value of 1 indicates the processor supports the performance   and debug feature indication MSR IA32_PERF_CAPABILITIES."],["CPU_FEATURE_PGE","Page Global Bit. The global bit is supported in paging-structure entries that map a page, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature."],["CPU_FEATURE_PLN","PLN. Power limit notification controls are supported if set. (Bit 04)"],["CPU_FEATURE_POPCNT","A value of 1 indicates that the processor supports the POPCNT instruction."],["CPU_FEATURE_PREFETCHW","Bit 08: PREFETCHW"],["CPU_FEATURE_PSE","Page Size Extension. Large pages of size 4 MByte are supported, including CR4.PSE for controlling the feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and PTEs."],["CPU_FEATURE_PSE36","36-Bit Page Size Extension. 4-MByte pages addressing physical memory beyond 4 GBytes are supported with 32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to 40 bits in size."],["CPU_FEATURE_PSN","Processor Serial Number. The processor supports the 96-bit processor identification number feature and the feature is enabled."],["CPU_FEATURE_PTM","PTM. Package thermal management is supported if set. (Bit 06)"],["CPU_FEATURE_QM","Supports Quality of Service Monitoring (QM) capability if 1. (Bit 12)"],["CPU_FEATURE_RDRAND","A value of 1 indicates that processor supports RDRAND instruction."],["CPU_FEATURE_RDTSCP","RDTSCP and IA32_TSC_AUX are available if 1 (Bit 27)."],["CPU_FEATURE_REF_CYC_EV_UNAVAILABLE","Reference cycles event not available if 1. (Bit 02)"],["CPU_FEATURE_REP_MOVSB_STOSB","Supports Enhanced REP MOVSB/STOSB if 1. (Bit 09)"],["CPU_FEATURE_RTM","RTM (Bit 11)"],["CPU_FEATURE_SEP","SYSENTER and SYSEXIT Instructions. The SYSENTER and SYSEXIT and associated MSRs are supported."],["CPU_FEATURE_SMEP","SMEP. Supports Supervisor-Mode Execution Prevention if 1. (Bit 07)"],["CPU_FEATURE_SMX","Safer Mode Extensions. A value of 1 indicates that the processor supports this technology. See Chapter 5, Safer Mode Extensions Reference."],["CPU_FEATURE_SS","Self Snoop. The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus."],["CPU_FEATURE_SSE","SSE. The processor supports the SSE extensions."],["CPU_FEATURE_SSE2","SSE2. The processor supports the SSE2 extensions."],["CPU_FEATURE_SSE3","Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates the processor supports this technology."],["CPU_FEATURE_SSE41","A value of 1 indicates that the processor supports SSE4.1."],["CPU_FEATURE_SSE42","A value of 1 indicates that the processor supports SSE4.2."],["CPU_FEATURE_SSSE3","A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates the instruction extensions are not present in the processor"],["CPU_FEATURE_SYSCALL_SYSRET","SYSCALL/SYSRET available in 64-bit mode (Bit 11)."],["CPU_FEATURE_TM","Thermal Monitor. The processor implements the thermal monitor automatic thermal control circuitry (TCC)."],["CPU_FEATURE_TM2","Thermal Monitor 2. A value of 1 indicates whether the processor supports this technology."],["CPU_FEATURE_TSC","Time Stamp Counter. The RDTSC instruction is supported, including CR4.TSD for controlling privilege."],["CPU_FEATURE_TSC_DEADLINE","A value of 1 indicates that the processors local APIC timer supports one-shot operation using a TSC deadline value."],["CPU_FEATURE_TURBO_BOOST","Intel Turbo Boost Technology Available (see description of IA32_MISC_ENABLE[38]). (Bit 01)"],["CPU_FEATURE_VME","Virtual 8086 Mode Enhancements. Virtual 8086 mode enhancements, including CR4.VME for controlling the feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags."],["CPU_FEATURE_VMX","Virtual Machine Extensions. A value of 1 indicates that the processor supports this technology."],["CPU_FEATURE_X2APIC","A value of 1 indicates that the processor supports x2APIC feature."],["CPU_FEATURE_XSAVE","A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/XGETBV instructions, and XCR0."]],"enum":[["CacheInfoType",""],["CacheType",""],["ExtendedStateIdent",""],["L2Associativity",""],["TopologyType",""]],"fn":[["cpuid1","Execute CPUID instruction with eax register set. Note: This is a low-level function to query cpuid directly. If in doubt use `CpuId` instead."],["cpuid2","Execute CPUID instruction with eax and ecx register set. Note: This is a low-level function to query cpuid directly. If in doubt use `CpuId` instead."]],"macro":[["cpuid!","Macro to choose between `cpuid1` and `cpuid2`. Note: This is a low-level macro to query cpuid directly. If in doubt use `CpuId` instead."]],"struct":[["CacheInfo","Describes any kind of cache (TLB, Data and Instruction caches plus prefetchers)."],["CacheInfoIter","Used to iterate over cache information contained in cpuid instruction."],["CacheParameter",""],["CacheParametersIter",""],["CpuId","Main type used to query for information about the CPU we're running on."],["CpuIdResult","Low-level data-structure to store result of cpuid instruction."],["DirectCacheAccessInfo",""],["ExtendedFeatures",""],["ExtendedFeaturesEbx",""],["ExtendedFunctionInfo",""],["ExtendedFunctionInfoEcx",""],["ExtendedFunctionInfoEdx",""],["ExtendedState",""],["ExtendedStateInfo",""],["ExtendedStateIter",""],["ExtendedTopologyIter",""],["ExtendedTopologyLevel",""],["FeatureInfo",""],["FeatureInfoEcx",""],["FeatureInfoEdx",""],["MonitorMwaitInfo",""],["PerformanceMonitoringFeaturesEbx",""],["PerformanceMonitoringInfo",""],["ProcessorSerial",""],["QoSInfo",""],["ThermalPowerFeaturesEax",""],["ThermalPowerFeaturesEcx",""],["ThermalPowerInfo",""],["VendorInfo",""]]});