# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_14.ip_user_files/bd/design_2/ipshared/0b1e/src/ha.v" \
"../../../../project_14.ip_user_files/bd/design_2/ip/design_2_half_adder_0_0/sim/design_2_half_adder_0_0.v" \
"../../../../project_14.ip_user_files/bd/design_2/ip/design_2_half_adder_0_1/sim/design_2_half_adder_0_1.v" \
"../../../../project_14.ip_user_files/bd/design_2/ip/design_2_util_vector_logic_0_0/sim/design_2_util_vector_logic_0_0.v" \
"../../../../project_14.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../project_14.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
