
module test_bench(   );
reg a;
reg b;
reg c;
wire y;

odd_parity dut (.a(a), .b(b), .c(c), .y(y));
initial begin 

     $monitor("a=%b, b=%b, c=%b,y=%b",a,b,c,y);
     a=0; b=0; c=0; #10;
     a=0; b=0; c=1; #10;
     a=0; b=1; c=0; #10;
     a=0; b=1; c=1; #10;
     a=1; b=0; c=0; #10;
     a=1; b=0; c=1; #10;
     a=1; b=1; c=0; #10;
     a=1; b=1; c=1; #10;
     $finish;
 
end

endmodule
