<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='500' type='void llvm::ScheduleDAGMILive::initQueues(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1235' u='c' c='_ZN4llvm17ScheduleDAGMILive8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1396' ll='1403' type='void llvm::ScheduleDAGMILive::initQueues(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1394'>/// Release ExitSU predecessors and setup scheduler queues. Re-position
/// the Top RP tracker in case the region beginning has changed.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='498'>/// Release ExitSU predecessors and setup scheduler queues. Re-position
  /// the Top RP tracker in case the region beginning has changed.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1915' u='c' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='222' u='c' c='_ZN4llvm20VLIWMachineScheduler8scheduleEv'/>
