Running: /nas/ei/share/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /nas/lrz/home/ge74men/EIT-VHDL-SDL/assignments/rcs1/tb_register_16b_isim_beh.exe -prj /nas/lrz/home/ge74men/EIT-VHDL-SDL/assignments/rcs1/tb_register_16b_beh.prj work.tb_register_16b 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/nas/lrz/home/ge74men/EIT-VHDL-SDL/assignments/rcs1/register_16b.vhd" into library work
Parsing VHDL file "/nas/lrz/home/ge74men/EIT-VHDL-SDL/assignments/rcs1/tb_register_16b.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 90568 KB
Fuse CPU Usage: 950 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity register_16b [register_16b_default]
Compiling architecture behavior of entity tb_register_16b
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /nas/lrz/home/ge74men/EIT-VHDL-SDL/assignments/rcs1/tb_register_16b_isim_beh.exe
Fuse Memory Usage: 656284 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 350 ms
