
*** Running vivado
    with args -log design_1_generateBoardMatrix_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_generateBoardMatrix_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_generateBoardMatrix_0_0.tcl -notrace
Command: synth_design -top design_1_generateBoardMatrix_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 389.492 ; gain = 82.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_generateBoardMatrix_0_0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_0/synth/design_1_generateBoardMatrix_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:12]
	Parameter ap_ST_fsm_state1 bound to: 63'b000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 63'b000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 63'b000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 63'b000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 63'b000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 63'b000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 63'b000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 63'b000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 63'b000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 63'b000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 63'b000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 63'b000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 63'b000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 63'b000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 63'b000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 63'b000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 63'b000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 63'b000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 63'b000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 63'b000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 63'b000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 63'b000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 63'b000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 63'b000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 63'b000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 63'b000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 63'b000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 63'b000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 63'b000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 63'b000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 63'b000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 63'b000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 63'b000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 63'b000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 63'b000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 63'b000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 63'b000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 63'b000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 63'b000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 63'b000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 63'b000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 63'b000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 63'b000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 63'b000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 63'b000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 63'b000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 63'b000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 63'b000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 63'b000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 63'b000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 63'b000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 63'b000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 63'b000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 63'b000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 63'b000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 63'b000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 63'b000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 63'b000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 63'b000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 63'b000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 63'b001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 63'b010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 63'b100000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_MEM_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_MEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MEM_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:235]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrbkb' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:43]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrbkb_rom' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './generateBoardMatrbkb_rom.dat' is read successfully [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrbkb_rom' (1#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrbkb' (2#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrcud' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrcud_rom' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:21]
INFO: [Synth 8-3876] $readmem data file './generateBoardMatrcud_rom.dat' is read successfully [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrcud_rom' (3#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrcud' (4#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrcud.v:43]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_CTRL_BUS_s_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_BOARD_OFFSET_DATA_0 bound to: 6'b010000 
	Parameter ADDR_BOARD_OFFSET_CTRL bound to: 6'b010100 
	Parameter ADDR_PIECECHAR_DATA_0 bound to: 6'b011000 
	Parameter ADDR_PIECECHAR_CTRL bound to: 6'b011100 
	Parameter ADDR_BOARDARRAY_OFFSET_DATA_0 bound to: 6'b100000 
	Parameter ADDR_BOARDARRAY_OFFSET_CTRL bound to: 6'b100100 
	Parameter ADDR_LANDINGHEIGHTARRAY_OFFSET_DATA_0 bound to: 6'b101000 
	Parameter ADDR_LANDINGHEIGHTARRAY_OFFSET_CTRL bound to: 6'b101100 
	Parameter ADDR_PLACEMENTVALID_OFFSET_DATA_0 bound to: 6'b110000 
	Parameter ADDR_PLACEMENTVALID_OFFSET_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:225]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:264]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:342]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_CTRL_BUS_s_axi' (5#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:10]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_throttl' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:687]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter threshold bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_throttl' (6#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:687]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_write' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1500]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo' (7#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized0' (8#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_buffer' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_buffer' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized1' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized1' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized2' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:495]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_fifo__parameterized2' (9#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:397]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1864]
WARNING: [Synth 8-3848] Net AWREGION in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1532]
WARNING: [Synth 8-3848] Net WID in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1537]
WARNING: [Synth 8-3848] Net WUSER in module/entity generateBoardMatrix_mem_m_axi_write does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1541]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_write' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1500]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_read' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:739]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_buffer__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_buffer__parameterized0' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:506]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice__parameterized0' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_reg_slice__parameterized0' (10#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:293]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1070]
WARNING: [Synth 8-3848] Net ARREGION in module/entity generateBoardMatrix_mem_m_axi_read does not have driver. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:770]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi_read' (11#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:739]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix_mem_m_axi' (12#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:10]
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrdEe' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrdEe.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generateBoardMatrdEe_ram' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrdEe.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrdEe.v:22]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrdEe_ram' (13#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrdEe' (14#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrdEe.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1971]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2005]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2061]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2095]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AR_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1350]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_AW_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1358]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_B_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1366]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_R_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1374]
WARNING: [Synth 8-6014] Unused sequential element mem_blk_n_W_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1382]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state11_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1836]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state45_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1844]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state56_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1848]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:622]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_1508_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:953]
WARNING: [Synth 8-6014] Unused sequential element landingHeightCurrent_reg_1617_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:986]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast1_reg_1589_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1008]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast3_reg_1594_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1009]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_cast_reg_1636_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1043]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_cast_reg_1732_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1050]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_cast_reg_1478_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1098]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_cast_reg_1489_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1099]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1484_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1100]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_cast_reg_1499_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1101]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_cast_reg_1494_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1102]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_1750_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1124]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1755_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1125]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_1650_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1149]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_cast_reg_1478_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1983]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_1484_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1873]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_cast_reg_1489_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1913]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_cast_reg_1494_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2165]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_cast_reg_1499_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2077]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_1508_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2085]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast1_reg_1589_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1987]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast3_reg_1594_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2183]
WARNING: [Synth 8-6014] Unused sequential element landingHeightCurrent_reg_1617_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2184]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_cast_reg_1636_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2113]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_1650_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2117]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_cast_reg_1732_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2145]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_1750_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1989]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1755_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2149]
INFO: [Synth 8-256] done synthesizing module 'generateBoardMatrix' (15#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_generateBoardMatrix_0_0' (16#1) [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_0/synth/design_1_generateBoardMatrix_0_0.v:58]
WARNING: [Synth 8-3331] design generateBoardMatrdEe has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARLOCK[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port I_ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrcud has unconnected port reset
WARNING: [Synth 8-3331] design generateBoardMatrbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 441.594 ; gain = 134.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 441.594 ; gain = 134.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_0/constraints/generateBoardMatrix_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ip/design_1_generateBoardMatrix_0_0/constraints/generateBoardMatrix_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 762.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'generateBoardMatrix_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:139]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element throttl_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:721]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:587]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:485]
WARNING: [Synth 8-6014] Unused sequential element pout_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:483]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:498]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1934]
WARNING: [Synth 8-6014] Unused sequential element bus_equal_gen.len_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:2074]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1809]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:589]
WARNING: [Synth 8-6014] Unused sequential element usedw_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:587]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.loop_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1127]
WARNING: [Synth 8-6014] Unused sequential element sect_cnt_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_mem_m_axi.v:1026]
INFO: [Synth 8-4471] merging register 'tmp_43_reg_1555_reg[5:0]' into 'tmp_42_reg_1550_reg[5:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1001]
INFO: [Synth 8-4471] merging register 'curShift_cast3_reg_1594_reg[3:0]' into 'curShift_cast1_reg_1589_reg[3:0]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1009]
INFO: [Synth 8-4471] merging register 'tmp_3_cast_reg_1489_reg[30:30]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1913]
INFO: [Synth 8-4471] merging register 'tmp_4_cast_reg_1494_reg[30:30]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2165]
INFO: [Synth 8-4471] merging register 'tmp_41_cast_reg_1499_reg[1:0]' into 'tmp_3_reg_1484_reg[31:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2077]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_1508_reg[0:0]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2085]
INFO: [Synth 8-4471] merging register 'landingHeightCurrent_reg_1617_reg[31:31]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2184]
INFO: [Synth 8-4471] merging register 'tmp_53_cast_reg_1636_reg[1:0]' into 'tmp_3_reg_1484_reg[31:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2113]
INFO: [Synth 8-4471] merging register 'tmp_52_reg_1650_reg[0:0]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2117]
INFO: [Synth 8-4471] merging register 'tmp_61_cast_reg_1732_reg[1:0]' into 'tmp_3_reg_1484_reg[31:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2145]
INFO: [Synth 8-4471] merging register 'tmp_63_reg_1750_reg[0:0]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1989]
INFO: [Synth 8-4471] merging register 'tmp_64_reg_1755_reg[0:0]' into 'tmp_1_cast_reg_1478_reg[30:30]' [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2149]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_1555_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1001]
WARNING: [Synth 8-6014] Unused sequential element curShift_cast3_reg_1594_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1009]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_cast_reg_1489_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1913]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_cast_reg_1494_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2165]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_cast_reg_1499_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2077]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_1508_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2085]
WARNING: [Synth 8-6014] Unused sequential element landingHeightCurrent_reg_1617_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2184]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_cast_reg_1636_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2113]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_1650_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2117]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_cast_reg_1732_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2145]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_1750_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1989]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_1755_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2149]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:591]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2063]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2063]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_52_reg_1650_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1149]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_53_cast_reg_1636_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1043]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_cast_reg_1732_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1050]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_64_reg_1755_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1125]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_1508_reg' and it is trimmed from '8' to '7' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:953]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_41_cast_reg_1499_reg' and it is trimmed from '5' to '4' bits. [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1101]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:2063]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond7_fu_1244_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_772_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_806_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_681_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_856_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_1167_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1332_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_555_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1244_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_772_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_806_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_fu_681_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_856_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond9_fu_1109_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond8_fu_1167_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1332_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_555_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_ARLEN" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_48_cast_cast_fu_651_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_38_cast_cast_fu_567_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_43_cast_cast_fu_605_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_27_fu_619_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:139]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:139]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'generateBoardMatrix_CTRL_BUS_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix_CTRL_BUS_s_axi.v:139]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 13    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 6     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 31    
	               31 Bit    Registers := 7     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 69    
+---RAMs : 
	               9K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	  64 Input     63 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   3 Input     46 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 28    
	   5 Input      2 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generateBoardMatrbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module generateBoardMatrcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module generateBoardMatrix_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrix_mem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generateBoardMatrix_mem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module generateBoardMatrix_mem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generateBoardMatrix_mem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module generateBoardMatrdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module generateBoardMatrix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 4     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               31 Bit    Registers := 7     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	  64 Input     63 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   3 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   3 Input     46 Bit        Muxes := 1     
	   3 Input     45 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     31 Bit        Muxes := 3     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Tetris_Design/Tetris_Version1/Tetris_Version1.srcs/sources_1/bd/design_1/ipshared/cb4b/hdl/verilog/generateBoardMatrix.v:1873]
INFO: [Synth 8-5546] ROM "tmp_29_fu_633_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_28_fu_627_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_21_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_561_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_555_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port ARREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[1]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port AWREGION[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port WID[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port WUSER[0]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port ARREGION[3]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port ARREGION[2]
WARNING: [Synth 8-3331] design generateBoardMatrix_mem_m_axi has unconnected port ARREGION[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast1_reg_1589_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[1]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[2]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[3]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[4]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[5]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[6]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_23_cast_reg_1693_reg[7]' (FDE) to 'inst/tmp_23_cast1_reg_1688_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast_reg_1693_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_23_cast1_reg_1688_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_1579_reg[4]' (FDE) to 'inst/tmp_7_cast1_reg_1579_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_7_cast1_reg_1579_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_7_cast1_reg_1579_reg[1]' (FDE) to 'inst/tmp_7_cast1_reg_1579_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_7_cast1_reg_1579_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[1]' (FDE) to 'inst/tmp_64_reg_1755_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[2]' (FDE) to 'inst/tmp_60_reg_1745_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_60_reg_1745_reg[0]' (FDE) to 'inst/tmp_64_reg_1755_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[3]' (FDE) to 'inst/tmp_60_reg_1745_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[4]' (FDE) to 'inst/tmp_60_reg_1745_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[5]' (FDE) to 'inst/tmp_60_reg_1745_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[6]' (FDE) to 'inst/tmp_60_reg_1745_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[7]' (FDE) to 'inst/tmp_60_reg_1745_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[8]' (FDE) to 'inst/tmp_60_reg_1745_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[9]' (FDE) to 'inst/tmp_60_reg_1745_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[10]' (FDE) to 'inst/tmp_60_reg_1745_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[11]' (FDE) to 'inst/tmp_60_reg_1745_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[12]' (FDE) to 'inst/tmp_60_reg_1745_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[13]' (FDE) to 'inst/tmp_60_reg_1745_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[14]' (FDE) to 'inst/tmp_60_reg_1745_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[15]' (FDE) to 'inst/tmp_60_reg_1745_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[16]' (FDE) to 'inst/tmp_60_reg_1745_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[17]' (FDE) to 'inst/tmp_60_reg_1745_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[18]' (FDE) to 'inst/tmp_60_reg_1745_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[19]' (FDE) to 'inst/tmp_60_reg_1745_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[20]' (FDE) to 'inst/tmp_60_reg_1745_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[21]' (FDE) to 'inst/tmp_60_reg_1745_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[22]' (FDE) to 'inst/tmp_60_reg_1745_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[23]' (FDE) to 'inst/tmp_60_reg_1745_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[24]' (FDE) to 'inst/tmp_60_reg_1745_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[25]' (FDE) to 'inst/tmp_60_reg_1745_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[26]' (FDE) to 'inst/tmp_60_reg_1745_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_63_reg_1750_reg[27]' (FDE) to 'inst/tmp_60_reg_1745_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_60_reg_1745_reg[27]' (FDE) to 'inst/tmp_63_reg_1750_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_60_reg_1745_reg[28]' (FDE) to 'inst/tmp_63_reg_1750_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\curShift_cast3_reg_1594_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/generateBoardMatrix_mem_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[34]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module generateBoardMatrix_mem_m_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_7_cast1_reg_1579_reg[5]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_7_cast1_reg_1579_reg[0]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[31]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[30]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[29]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[28]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[27]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[26]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[25]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[24]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[23]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[22]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[21]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[20]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[19]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[18]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[17]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[16]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[15]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[14]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[13]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[12]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[11]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[10]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[9]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[8]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast1_reg_1688_reg[0]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[30]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[29]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[28]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[27]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[26]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[25]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[24]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[23]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[22]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[21]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[20]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[19]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[18]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[17]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[16]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[15]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[14]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[13]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[12]) is unused and will be removed from module generateBoardMatrix.
WARNING: [Synth 8-3332] Sequential element (tmp_23_cast_reg_1693_reg[11]) is unused and will be removed from module generateBoardMatrix.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|generateBoardMatrbkb_rom | p_0_out    | 32x4          | LUT            | 
|generateBoardMatrcud_rom | p_0_out    | 512x1         | LUT            | 
|generateBoardMatrix      | p_0_out    | 32x4          | LUT            | 
|generateBoardMatrix      | p_0_out    | 512x1         | LUT            | 
+-------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|generateBoardMatrix_mem_m_axi_buffer:                 | mem_reg    | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generateBoardMatrix_mem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|generateBoardMatrdEe_ram:                             | ram_reg    | 256 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 762.992 ; gain = 455.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/generateBoardMatrix_mem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/generateBoardMatrix_mem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/oldBoard_U/generateBoardMatrdEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   161|
|2     |LUT1       |   321|
|3     |LUT2       |   257|
|4     |LUT3       |   486|
|5     |LUT4       |   270|
|6     |LUT5       |   258|
|7     |LUT6       |   416|
|8     |MUXF7      |     4|
|9     |MUXF8      |     1|
|10    |RAMB18E1   |     2|
|11    |RAMB18E1_1 |     1|
|12    |SRL16E     |    70|
|13    |FDRE       |  2199|
|14    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------------------------------+------+
|      |Instance                                 |Module                                                  |Cells |
+------+-----------------------------------------+--------------------------------------------------------+------+
|1     |top                                      |                                                        |  4452|
|2     |  inst                                   |generateBoardMatrix                                     |  4452|
|3     |    generateBoardMatrix_CTRL_BUS_s_axi_U |generateBoardMatrix_CTRL_BUS_s_axi                      |   454|
|4     |    generateBoardMatrix_mem_m_axi_U      |generateBoardMatrix_mem_m_axi                           |  2038|
|5     |      bus_read                           |generateBoardMatrix_mem_m_axi_read                      |   989|
|6     |        buff_rdata                       |generateBoardMatrix_mem_m_axi_buffer__parameterized0    |   172|
|7     |        fifo_rctl                        |generateBoardMatrix_mem_m_axi_fifo__parameterized1_0    |    43|
|8     |        fifo_rreq                        |generateBoardMatrix_mem_m_axi_fifo__parameterized0_1    |   125|
|9     |        rs_rdata                         |generateBoardMatrix_mem_m_axi_reg_slice__parameterized0 |   111|
|10    |        rs_rreq                          |generateBoardMatrix_mem_m_axi_reg_slice_2               |   141|
|11    |      bus_write                          |generateBoardMatrix_mem_m_axi_write                     |  1030|
|12    |        buff_wdata                       |generateBoardMatrix_mem_m_axi_buffer                    |   185|
|13    |        \bus_equal_gen.fifo_burst        |generateBoardMatrix_mem_m_axi_fifo                      |    82|
|14    |        fifo_resp                        |generateBoardMatrix_mem_m_axi_fifo__parameterized1      |    27|
|15    |        fifo_resp_to_user                |generateBoardMatrix_mem_m_axi_fifo__parameterized2      |    54|
|16    |        fifo_wreq                        |generateBoardMatrix_mem_m_axi_fifo__parameterized0      |    87|
|17    |        rs_wreq                          |generateBoardMatrix_mem_m_axi_reg_slice                 |   176|
|18    |      wreq_throttl                       |generateBoardMatrix_mem_m_axi_throttl                   |    19|
|19    |    maxShift_U                           |generateBoardMatrbkb                                    |     8|
|20    |      generateBoardMatrbkb_rom_U         |generateBoardMatrbkb_rom                                |     8|
|21    |    oldBoard_U                           |generateBoardMatrdEe                                    |    65|
|22    |      generateBoardMatrdEe_ram_U         |generateBoardMatrdEe_ram                                |    65|
|23    |    pieceArray_U                         |generateBoardMatrcud                                    |    29|
|24    |      generateBoardMatrcud_rom_U         |generateBoardMatrcud_rom                                |    29|
+------+-----------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 804.715 ; gain = 497.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 335 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 804.715 ; gain = 176.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 804.715 ; gain = 497.441
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

365 Infos, 317 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 804.715 ; gain = 502.074
INFO: [Common 17-1381] The checkpoint 'D:/Tetris_Design/Tetris_Version1/Tetris_Version1.runs/design_1_generateBoardMatrix_0_0_synth_1/design_1_generateBoardMatrix_0_0.dcp' has been generated.
