Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e6ea3e17a99546f7bdbf91c6a6b1ce98 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot delay_line_behavior_tb_behav xil_defaultlib.delay_line_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.delay_line_behavior
Compiling module xil_defaultlib.delay_line_behavior_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot delay_line_behavior_tb_behav
