// Seed: 3875006222
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6
    , id_12,
    input tri id_7,
    output wor id_8,
    input tri1 id_9,
    output tri id_10
);
  wire id_13;
  wand id_14 = id_4;
  wire id_15;
  always @(posedge id_4 or posedge 1) begin
    assert (id_2);
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input wor id_4,
    output wire id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri id_12,
    input tri0 id_13,
    output tri id_14,
    input wor id_15,
    inout tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    input wand id_19
);
  wire id_21;
  module_0(
      id_0, id_9, id_7, id_8, id_3, id_3, id_6, id_18, id_14, id_16, id_12
  );
endmodule
