WARNING: [COSIM-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2023.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling tb.cpp_pre.cpp.tb.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling apatb_hdv_engine_util.cpp
   Compiling apatb_hdv_engine.cpp
   Compiling apatb_hdv_engine_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Test index: 0, Correct Label: 0, Predicted: 0, Percentage: 0%
[--------------------]
Accuracy: 1
Precision: 0.333333
Test index: 1, Correct Label: 0, Predicted: 0, Percentage: 50%
[##########----------]
Accuracy: 1
Precision: 0.333333
Test index: 2, Correct Label: 0, Predicted: 1, Percentage: 100%
[####################]
Accuracy: 0.666667
Precision: 0.333333
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 504
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_uint<8>, 1ull, 1ull, 1ull>, 0>0' contains leftover data, which may result in RTL simulation hanging.

C:\Reconfigurable_HDC_Platform-1\main\_hdc_hls_xilinx\solution1\sim\verilog>set PATH= 

C:\Reconfigurable_HDC_Platform-1\main\_hdc_hls_xilinx\solution1\sim\verilog>call C:/Xilinx/Vivado/2023.1/bin/xelab xil_defaultlib.apatb_hdv_engine_top glbl -Oenable_linking_all_libraries  -prj hdv_engine.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib "ieee_proposed=./ieee_proposed" -s hdv_engine -debug all 
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hdv_engine_top glbl -Oenable_linking_all_libraries -prj hdv_engine.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s hdv_engine -debug all 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_axi_s_sdata_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_sdata_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hdv_engine_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_273_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_281_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_494_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_899_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_899_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_hdv_engine_Pipeline_VITIS_LOOP_912_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_mul_17ns_17ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_mul_17ns_17ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_mul_32s_15ns_47_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_mul_32s_15ns_47_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_mux_3_2_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_mux_3_2_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_regslice_both
INFO: [VRFC 10-311] analyzing module hdv_engine_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine_udiv_64s_34ns_32_68_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdv_engine_udiv_64s_34ns_32_68_1_divider
INFO: [VRFC 10-311] analyzing module hdv_engine_udiv_64s_34ns_32_68_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:39]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:40]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:66]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:82]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:83]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:84]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:100]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:101]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:102]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:110]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:112]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:114]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:124]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:134]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:135]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:144]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:145]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:146]
WARNING: [VRFC 10-3705] select index -1 into 'write_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:189]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:190]
WARNING: [VRFC 10-3705] select index -1 into 'read_address' is out of bounds [C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/AESL_fifo.v:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hdv_engine_flow_control_loop_pip...
Compiling module xil_defaultlib.hdv_engine_hdv_engine_Pipeline_V...
Compiling module xil_defaultlib.hdv_engine_hdv_engine_Pipeline_V...
Compiling module xil_defaultlib.hdv_engine_hdv_engine_Pipeline_V...
Compiling module xil_defaultlib.hdv_engine_mul_32s_15ns_47_1_1(N...
Compiling module xil_defaultlib.hdv_engine_mux_3_2_32_1_1(ID=1,d...
Compiling module xil_defaultlib.hdv_engine_mul_17ns_17ns_34_1_1(...
Compiling module xil_defaultlib.hdv_engine_udiv_64s_34ns_32_68_1...
Compiling module xil_defaultlib.hdv_engine_udiv_64s_34ns_32_68_1...
Compiling module xil_defaultlib.hdv_engine_hdv_engine_Pipeline_V...
Compiling module xil_defaultlib.hdv_engine_hdv_engine_Pipeline_V...
Compiling module xil_defaultlib.hdv_engine_regslice_both(DataWid...
Compiling module xil_defaultlib.hdv_engine_regslice_both(DataWid...
Compiling module xil_defaultlib.hdv_engine
Compiling module xil_defaultlib.fifo(DEPTH=0)
Compiling module xil_defaultlib.fifo(DEPTH=0,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_sdata_i
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hdv_engine_top
Compiling module work.glbl
Built simulation snapshot hdv_engine

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/hdv_engine/xsim_script.tcl
# xsim {hdv_engine} -view {{hdv_engine_dataflow_ana.wcfg}} -tclbatch {hdv_engine.tcl} -protoinst {hdv_engine.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hdv_engine.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine//AESL_inst_hdv_engine_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine/grp_hdv_engine_Pipeline_VITIS_LOOP_273_1_fu_720/grp_hdv_engine_Pipeline_VITIS_LOOP_273_1_fu_720_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine/grp_hdv_engine_Pipeline_VITIS_LOOP_281_2_fu_738/grp_hdv_engine_Pipeline_VITIS_LOOP_281_2_fu_738_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine/grp_hdv_engine_Pipeline_VITIS_LOOP_494_4_fu_760/grp_hdv_engine_Pipeline_VITIS_LOOP_494_4_fu_760_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine/grp_hdv_engine_Pipeline_VITIS_LOOP_899_7_fu_1149/grp_hdv_engine_Pipeline_VITIS_LOOP_899_7_fu_1149_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hdv_engine_top/AESL_inst_hdv_engine/grp_hdv_engine_Pipeline_VITIS_LOOP_912_8_fu_1168/grp_hdv_engine_Pipeline_VITIS_LOOP_912_8_fu_1168_activity
Time resolution is 1 ps
open_wave_config hdv_engine_dataflow_ana.wcfg
source hdv_engine.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/status_o -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/pred_class_o -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/lhv_i -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/bhv_i -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/chv_i -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TDEST -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TID -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TUSER -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TSTRB -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TKEEP -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/sdata_i_TDATA -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/frame_in -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/op_mode_i -into $return_group -radix hex
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/nrst_i -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_start -into $blocksiggroup
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_done -into $blocksiggroup
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_idle -into $blocksiggroup
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hdv_engine_top/AESL_inst_hdv_engine/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hdv_engine_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hdv_engine_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hdv_engine_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_bhv_i -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_chv_i -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_frame_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_lhv_i -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_nrst_i -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_op_mode_i -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_pred_class_o -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_sdata_i_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_hdv_engine_top/LENGTH_status_o -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_hdv_engine_top/status_o -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/pred_class_o -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_hdv_engine_top/lhv_i -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/bhv_i -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/chv_i -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TID -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hdv_engine_top/sdata_i_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/frame_in -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/op_mode_i -into $tb_return_group -radix hex
## add_wave /apatb_hdv_engine_top/nrst_i -into $tb_return_group -radix hex
## save_wave_config hdv_engine.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 578 [n/a] @ "113000"
// RTL Simulation : 1 / 578 [n/a] @ "148000"
// RTL Simulation : 2 / 578 [n/a] @ "183000"
// RTL Simulation : 3 / 578 [n/a] @ "218000"
// RTL Simulation : 4 / 578 [n/a] @ "253000"
// RTL Simulation : 5 / 578 [n/a] @ "288000"
// RTL Simulation : 6 / 578 [n/a] @ "323000"
// RTL Simulation : 7 / 578 [n/a] @ "358000"
// RTL Simulation : 8 / 578 [n/a] @ "393000"
// RTL Simulation : 9 / 578 [n/a] @ "428000"
// RTL Simulation : 10 / 578 [n/a] @ "463000"
// RTL Simulation : 11 / 578 [n/a] @ "498000"
// RTL Simulation : 12 / 578 [n/a] @ "533000"
// RTL Simulation : 13 / 578 [n/a] @ "568000"
// RTL Simulation : 14 / 578 [n/a] @ "603000"
// RTL Simulation : 15 / 578 [n/a] @ "638000"
// RTL Simulation : 16 / 578 [n/a] @ "673000"
// RTL Simulation : 17 / 578 [n/a] @ "708000"
// RTL Simulation : 18 / 578 [n/a] @ "743000"
// RTL Simulation : 19 / 578 [n/a] @ "778000"
// RTL Simulation : 20 / 578 [n/a] @ "813000"
// RTL Simulation : 21 / 578 [n/a] @ "848000"
// RTL Simulation : 22 / 578 [n/a] @ "883000"
// RTL Simulation : 23 / 578 [n/a] @ "918000"
// RTL Simulation : 24 / 578 [n/a] @ "1043000"
// RTL Simulation : 25 / 578 [n/a] @ "1168000"
// RTL Simulation : 26 / 578 [n/a] @ "1293000"
// RTL Simulation : 27 / 578 [n/a] @ "1328000"
// RTL Simulation : 28 / 578 [n/a] @ "1363000"
// RTL Simulation : 29 / 578 [n/a] @ "1398000"
// RTL Simulation : 30 / 578 [n/a] @ "1433000"
// RTL Simulation : 31 / 578 [n/a] @ "1468000"
// RTL Simulation : 32 / 578 [n/a] @ "1503000"
// RTL Simulation : 33 / 578 [n/a] @ "1538000"
// RTL Simulation : 34 / 578 [n/a] @ "1573000"
// RTL Simulation : 35 / 578 [n/a] @ "1608000"
// RTL Simulation : 36 / 578 [n/a] @ "1643000"
// RTL Simulation : 37 / 578 [n/a] @ "1678000"
// RTL Simulation : 38 / 578 [n/a] @ "1713000"
// RTL Simulation : 39 / 578 [n/a] @ "1748000"
// RTL Simulation : 40 / 578 [n/a] @ "1783000"
// RTL Simulation : 41 / 578 [n/a] @ "1818000"
// RTL Simulation : 42 / 578 [n/a] @ "1853000"
// RTL Simulation : 43 / 578 [n/a] @ "1888000"
// RTL Simulation : 44 / 578 [n/a] @ "1923000"
// RTL Simulation : 45 / 578 [n/a] @ "1958000"
// RTL Simulation : 46 / 578 [n/a] @ "1993000"
// RTL Simulation : 47 / 578 [n/a] @ "2028000"
// RTL Simulation : 48 / 578 [n/a] @ "2153000"
// RTL Simulation : 49 / 578 [n/a] @ "2278000"
// RTL Simulation : 50 / 578 [n/a] @ "2403000"
// RTL Simulation : 51 / 578 [n/a] @ "2438000"
// RTL Simulation : 52 / 578 [n/a] @ "2473000"
// RTL Simulation : 53 / 578 [n/a] @ "2508000"
// RTL Simulation : 54 / 578 [n/a] @ "2543000"
// RTL Simulation : 55 / 578 [n/a] @ "2578000"
// RTL Simulation : 56 / 578 [n/a] @ "2613000"
// RTL Simulation : 57 / 578 [n/a] @ "2648000"
// RTL Simulation : 58 / 578 [n/a] @ "2683000"
// RTL Simulation : 59 / 578 [n/a] @ "2718000"
// RTL Simulation : 60 / 578 [n/a] @ "2753000"
// RTL Simulation : 61 / 578 [n/a] @ "2788000"
// RTL Simulation : 62 / 578 [n/a] @ "2823000"
// RTL Simulation : 63 / 578 [n/a] @ "2858000"
// RTL Simulation : 64 / 578 [n/a] @ "2893000"
// RTL Simulation : 65 / 578 [n/a] @ "2928000"
// RTL Simulation : 66 / 578 [n/a] @ "2963000"
// RTL Simulation : 67 / 578 [n/a] @ "2998000"
// RTL Simulation : 68 / 578 [n/a] @ "3033000"
// RTL Simulation : 69 / 578 [n/a] @ "3068000"
// RTL Simulation : 70 / 578 [n/a] @ "3103000"
// RTL Simulation : 71 / 578 [n/a] @ "3138000"
// RTL Simulation : 72 / 578 [n/a] @ "3263000"
// RTL Simulation : 73 / 578 [n/a] @ "3388000"
// RTL Simulation : 74 / 578 [n/a] @ "3513000"
// RTL Simulation : 75 / 578 [n/a] @ "3548000"
// RTL Simulation : 76 / 578 [n/a] @ "3583000"
// RTL Simulation : 77 / 578 [n/a] @ "3618000"
// RTL Simulation : 78 / 578 [n/a] @ "3653000"
// RTL Simulation : 79 / 578 [n/a] @ "3688000"
// RTL Simulation : 80 / 578 [n/a] @ "3723000"
// RTL Simulation : 81 / 578 [n/a] @ "3758000"
// RTL Simulation : 82 / 578 [n/a] @ "3793000"
// RTL Simulation : 83 / 578 [n/a] @ "3828000"
// RTL Simulation : 84 / 578 [n/a] @ "3863000"
// RTL Simulation : 85 / 578 [n/a] @ "3898000"
// RTL Simulation : 86 / 578 [n/a] @ "3933000"
// RTL Simulation : 87 / 578 [n/a] @ "3968000"
// RTL Simulation : 88 / 578 [n/a] @ "4003000"
// RTL Simulation : 89 / 578 [n/a] @ "4038000"
// RTL Simulation : 90 / 578 [n/a] @ "4073000"
// RTL Simulation : 91 / 578 [n/a] @ "4108000"
// RTL Simulation : 92 / 578 [n/a] @ "4143000"
// RTL Simulation : 93 / 578 [n/a] @ "4178000"
// RTL Simulation : 94 / 578 [n/a] @ "4213000"
// RTL Simulation : 95 / 578 [n/a] @ "4248000"
// RTL Simulation : 96 / 578 [n/a] @ "4373000"
// RTL Simulation : 97 / 578 [n/a] @ "4498000"
// RTL Simulation : 98 / 578 [n/a] @ "4623000"
// RTL Simulation : 99 / 578 [n/a] @ "4658000"
// RTL Simulation : 100 / 578 [n/a] @ "4693000"
// RTL Simulation : 101 / 578 [n/a] @ "4728000"
// RTL Simulation : 102 / 578 [n/a] @ "4763000"
// RTL Simulation : 103 / 578 [n/a] @ "4798000"
// RTL Simulation : 104 / 578 [n/a] @ "4833000"
// RTL Simulation : 105 / 578 [n/a] @ "4868000"
// RTL Simulation : 106 / 578 [n/a] @ "4903000"
// RTL Simulation : 107 / 578 [n/a] @ "4938000"
// RTL Simulation : 108 / 578 [n/a] @ "4973000"
// RTL Simulation : 109 / 578 [n/a] @ "5008000"
// RTL Simulation : 110 / 578 [n/a] @ "5043000"
// RTL Simulation : 111 / 578 [n/a] @ "5078000"
// RTL Simulation : 112 / 578 [n/a] @ "5113000"
// RTL Simulation : 113 / 578 [n/a] @ "5148000"
// RTL Simulation : 114 / 578 [n/a] @ "5183000"
// RTL Simulation : 115 / 578 [n/a] @ "5218000"
// RTL Simulation : 116 / 578 [n/a] @ "5253000"
// RTL Simulation : 117 / 578 [n/a] @ "5288000"
// RTL Simulation : 118 / 578 [n/a] @ "5323000"
// RTL Simulation : 119 / 578 [n/a] @ "5358000"
// RTL Simulation : 120 / 578 [n/a] @ "5483000"
// RTL Simulation : 121 / 578 [n/a] @ "5608000"
// RTL Simulation : 122 / 578 [n/a] @ "5733000"
// RTL Simulation : 123 / 578 [n/a] @ "5768000"
// RTL Simulation : 124 / 578 [n/a] @ "5803000"
// RTL Simulation : 125 / 578 [n/a] @ "5838000"
// RTL Simulation : 126 / 578 [n/a] @ "5873000"
// RTL Simulation : 127 / 578 [n/a] @ "5908000"
// RTL Simulation : 128 / 578 [n/a] @ "5943000"
// RTL Simulation : 129 / 578 [n/a] @ "5978000"
// RTL Simulation : 130 / 578 [n/a] @ "6013000"
// RTL Simulation : 131 / 578 [n/a] @ "6048000"
// RTL Simulation : 132 / 578 [n/a] @ "6083000"
// RTL Simulation : 133 / 578 [n/a] @ "6118000"
// RTL Simulation : 134 / 578 [n/a] @ "6153000"
// RTL Simulation : 135 / 578 [n/a] @ "6188000"
// RTL Simulation : 136 / 578 [n/a] @ "6223000"
// RTL Simulation : 137 / 578 [n/a] @ "6258000"
// RTL Simulation : 138 / 578 [n/a] @ "6293000"
// RTL Simulation : 139 / 578 [n/a] @ "6328000"
// RTL Simulation : 140 / 578 [n/a] @ "6363000"
// RTL Simulation : 141 / 578 [n/a] @ "6398000"
// RTL Simulation : 142 / 578 [n/a] @ "6433000"
// RTL Simulation : 143 / 578 [n/a] @ "6468000"
// RTL Simulation : 144 / 578 [n/a] @ "6593000"
// RTL Simulation : 145 / 578 [n/a] @ "6718000"
// RTL Simulation : 146 / 578 [n/a] @ "6843000"
// RTL Simulation : 147 / 578 [n/a] @ "6878000"
// RTL Simulation : 148 / 578 [n/a] @ "6913000"
// RTL Simulation : 149 / 578 [n/a] @ "6948000"
// RTL Simulation : 150 / 578 [n/a] @ "6983000"
// RTL Simulation : 151 / 578 [n/a] @ "7018000"
// RTL Simulation : 152 / 578 [n/a] @ "7053000"
// RTL Simulation : 153 / 578 [n/a] @ "7088000"
// RTL Simulation : 154 / 578 [n/a] @ "7123000"
// RTL Simulation : 155 / 578 [n/a] @ "7158000"
// RTL Simulation : 156 / 578 [n/a] @ "7193000"
// RTL Simulation : 157 / 578 [n/a] @ "7228000"
// RTL Simulation : 158 / 578 [n/a] @ "7263000"
// RTL Simulation : 159 / 578 [n/a] @ "7298000"
// RTL Simulation : 160 / 578 [n/a] @ "7333000"
// RTL Simulation : 161 / 578 [n/a] @ "7368000"
// RTL Simulation : 162 / 578 [n/a] @ "7403000"
// RTL Simulation : 163 / 578 [n/a] @ "7438000"
// RTL Simulation : 164 / 578 [n/a] @ "7473000"
// RTL Simulation : 165 / 578 [n/a] @ "7508000"
// RTL Simulation : 166 / 578 [n/a] @ "7543000"
// RTL Simulation : 167 / 578 [n/a] @ "7578000"
// RTL Simulation : 168 / 578 [n/a] @ "7703000"
// RTL Simulation : 169 / 578 [n/a] @ "7828000"
// RTL Simulation : 170 / 578 [n/a] @ "7953000"
// RTL Simulation : 171 / 578 [n/a] @ "7988000"
// RTL Simulation : 172 / 578 [n/a] @ "8023000"
// RTL Simulation : 173 / 578 [n/a] @ "8058000"
// RTL Simulation : 174 / 578 [n/a] @ "8093000"
// RTL Simulation : 175 / 578 [n/a] @ "8128000"
// RTL Simulation : 176 / 578 [n/a] @ "8163000"
// RTL Simulation : 177 / 578 [n/a] @ "8198000"
// RTL Simulation : 178 / 578 [n/a] @ "8233000"
// RTL Simulation : 179 / 578 [n/a] @ "8268000"
// RTL Simulation : 180 / 578 [n/a] @ "8303000"
// RTL Simulation : 181 / 578 [n/a] @ "8338000"
// RTL Simulation : 182 / 578 [n/a] @ "8373000"
// RTL Simulation : 183 / 578 [n/a] @ "8408000"
// RTL Simulation : 184 / 578 [n/a] @ "8443000"
// RTL Simulation : 185 / 578 [n/a] @ "8478000"
// RTL Simulation : 186 / 578 [n/a] @ "8513000"
// RTL Simulation : 187 / 578 [n/a] @ "8548000"
// RTL Simulation : 188 / 578 [n/a] @ "8583000"
// RTL Simulation : 189 / 578 [n/a] @ "8618000"
// RTL Simulation : 190 / 578 [n/a] @ "8653000"
// RTL Simulation : 191 / 578 [n/a] @ "8688000"
// RTL Simulation : 192 / 578 [n/a] @ "8813000"
// RTL Simulation : 193 / 578 [n/a] @ "8938000"
// RTL Simulation : 194 / 578 [n/a] @ "9518000"
// RTL Simulation : 195 / 578 [n/a] @ "9553000"
// RTL Simulation : 196 / 578 [n/a] @ "9588000"
// RTL Simulation : 197 / 578 [n/a] @ "9623000"
// RTL Simulation : 198 / 578 [n/a] @ "9658000"
// RTL Simulation : 199 / 578 [n/a] @ "9693000"
// RTL Simulation : 200 / 578 [n/a] @ "9728000"
// RTL Simulation : 201 / 578 [n/a] @ "9763000"
// RTL Simulation : 202 / 578 [n/a] @ "9798000"
// RTL Simulation : 203 / 578 [n/a] @ "9833000"
// RTL Simulation : 204 / 578 [n/a] @ "9868000"
// RTL Simulation : 205 / 578 [n/a] @ "9903000"
// RTL Simulation : 206 / 578 [n/a] @ "9938000"
// RTL Simulation : 207 / 578 [n/a] @ "9973000"
// RTL Simulation : 208 / 578 [n/a] @ "10008000"
// RTL Simulation : 209 / 578 [n/a] @ "10043000"
// RTL Simulation : 210 / 578 [n/a] @ "10078000"
// RTL Simulation : 211 / 578 [n/a] @ "10113000"
// RTL Simulation : 212 / 578 [n/a] @ "10148000"
// RTL Simulation : 213 / 578 [n/a] @ "10183000"
// RTL Simulation : 214 / 578 [n/a] @ "10218000"
// RTL Simulation : 215 / 578 [n/a] @ "10253000"
// RTL Simulation : 216 / 578 [n/a] @ "10378000"
// RTL Simulation : 217 / 578 [n/a] @ "10503000"
// RTL Simulation : 218 / 578 [n/a] @ "10628000"
// RTL Simulation : 219 / 578 [n/a] @ "10663000"
// RTL Simulation : 220 / 578 [n/a] @ "10698000"
// RTL Simulation : 221 / 578 [n/a] @ "10733000"
// RTL Simulation : 222 / 578 [n/a] @ "10768000"
// RTL Simulation : 223 / 578 [n/a] @ "10803000"
// RTL Simulation : 224 / 578 [n/a] @ "10838000"
// RTL Simulation : 225 / 578 [n/a] @ "10873000"
// RTL Simulation : 226 / 578 [n/a] @ "10908000"
// RTL Simulation : 227 / 578 [n/a] @ "10943000"
// RTL Simulation : 228 / 578 [n/a] @ "10978000"
// RTL Simulation : 229 / 578 [n/a] @ "11013000"
// RTL Simulation : 230 / 578 [n/a] @ "11048000"
// RTL Simulation : 231 / 578 [n/a] @ "11083000"
// RTL Simulation : 232 / 578 [n/a] @ "11118000"
// RTL Simulation : 233 / 578 [n/a] @ "11153000"
// RTL Simulation : 234 / 578 [n/a] @ "11188000"
// RTL Simulation : 235 / 578 [n/a] @ "11223000"
// RTL Simulation : 236 / 578 [n/a] @ "11258000"
// RTL Simulation : 237 / 578 [n/a] @ "11293000"
// RTL Simulation : 238 / 578 [n/a] @ "11328000"
// RTL Simulation : 239 / 578 [n/a] @ "11363000"
// RTL Simulation : 240 / 578 [n/a] @ "11488000"
// RTL Simulation : 241 / 578 [n/a] @ "11613000"
// RTL Simulation : 242 / 578 [n/a] @ "11738000"
// RTL Simulation : 243 / 578 [n/a] @ "11773000"
// RTL Simulation : 244 / 578 [n/a] @ "11808000"
// RTL Simulation : 245 / 578 [n/a] @ "11843000"
// RTL Simulation : 246 / 578 [n/a] @ "11878000"
// RTL Simulation : 247 / 578 [n/a] @ "11913000"
// RTL Simulation : 248 / 578 [n/a] @ "11948000"
// RTL Simulation : 249 / 578 [n/a] @ "11983000"
// RTL Simulation : 250 / 578 [n/a] @ "12018000"
// RTL Simulation : 251 / 578 [n/a] @ "12053000"
// RTL Simulation : 252 / 578 [n/a] @ "12088000"
// RTL Simulation : 253 / 578 [n/a] @ "12123000"
// RTL Simulation : 254 / 578 [n/a] @ "12158000"
// RTL Simulation : 255 / 578 [n/a] @ "12193000"
// RTL Simulation : 256 / 578 [n/a] @ "12228000"
// RTL Simulation : 257 / 578 [n/a] @ "12263000"
// RTL Simulation : 258 / 578 [n/a] @ "12298000"
// RTL Simulation : 259 / 578 [n/a] @ "12333000"
// RTL Simulation : 260 / 578 [n/a] @ "12368000"
// RTL Simulation : 261 / 578 [n/a] @ "12403000"
// RTL Simulation : 262 / 578 [n/a] @ "12438000"
// RTL Simulation : 263 / 578 [n/a] @ "12473000"
// RTL Simulation : 264 / 578 [n/a] @ "12598000"
// RTL Simulation : 265 / 578 [n/a] @ "12723000"
// RTL Simulation : 266 / 578 [n/a] @ "12848000"
// RTL Simulation : 267 / 578 [n/a] @ "12883000"
// RTL Simulation : 268 / 578 [n/a] @ "12918000"
// RTL Simulation : 269 / 578 [n/a] @ "12953000"
// RTL Simulation : 270 / 578 [n/a] @ "12988000"
// RTL Simulation : 271 / 578 [n/a] @ "13023000"
// RTL Simulation : 272 / 578 [n/a] @ "13058000"
// RTL Simulation : 273 / 578 [n/a] @ "13093000"
// RTL Simulation : 274 / 578 [n/a] @ "13128000"
// RTL Simulation : 275 / 578 [n/a] @ "13163000"
// RTL Simulation : 276 / 578 [n/a] @ "13198000"
// RTL Simulation : 277 / 578 [n/a] @ "13233000"
// RTL Simulation : 278 / 578 [n/a] @ "13268000"
// RTL Simulation : 279 / 578 [n/a] @ "13303000"
// RTL Simulation : 280 / 578 [n/a] @ "13338000"
// RTL Simulation : 281 / 578 [n/a] @ "13373000"
// RTL Simulation : 282 / 578 [n/a] @ "13408000"
// RTL Simulation : 283 / 578 [n/a] @ "13443000"
// RTL Simulation : 284 / 578 [n/a] @ "13478000"
// RTL Simulation : 285 / 578 [n/a] @ "13513000"
// RTL Simulation : 286 / 578 [n/a] @ "13548000"
// RTL Simulation : 287 / 578 [n/a] @ "13583000"
// RTL Simulation : 288 / 578 [n/a] @ "13708000"
// RTL Simulation : 289 / 578 [n/a] @ "13833000"
// RTL Simulation : 290 / 578 [n/a] @ "13958000"
// RTL Simulation : 291 / 578 [n/a] @ "13993000"
// RTL Simulation : 292 / 578 [n/a] @ "14028000"
// RTL Simulation : 293 / 578 [n/a] @ "14063000"
// RTL Simulation : 294 / 578 [n/a] @ "14098000"
// RTL Simulation : 295 / 578 [n/a] @ "14133000"
// RTL Simulation : 296 / 578 [n/a] @ "14168000"
// RTL Simulation : 297 / 578 [n/a] @ "14203000"
// RTL Simulation : 298 / 578 [n/a] @ "14238000"
// RTL Simulation : 299 / 578 [n/a] @ "14273000"
// RTL Simulation : 300 / 578 [n/a] @ "14308000"
// RTL Simulation : 301 / 578 [n/a] @ "14343000"
// RTL Simulation : 302 / 578 [n/a] @ "14378000"
// RTL Simulation : 303 / 578 [n/a] @ "14413000"
// RTL Simulation : 304 / 578 [n/a] @ "14448000"
// RTL Simulation : 305 / 578 [n/a] @ "14483000"
// RTL Simulation : 306 / 578 [n/a] @ "14518000"
// RTL Simulation : 307 / 578 [n/a] @ "14553000"
// RTL Simulation : 308 / 578 [n/a] @ "14588000"
// RTL Simulation : 309 / 578 [n/a] @ "14623000"
// RTL Simulation : 310 / 578 [n/a] @ "14658000"
// RTL Simulation : 311 / 578 [n/a] @ "14693000"
// RTL Simulation : 312 / 578 [n/a] @ "14818000"
// RTL Simulation : 313 / 578 [n/a] @ "14943000"
// RTL Simulation : 314 / 578 [n/a] @ "15068000"
// RTL Simulation : 315 / 578 [n/a] @ "15103000"
// RTL Simulation : 316 / 578 [n/a] @ "15138000"
// RTL Simulation : 317 / 578 [n/a] @ "15173000"
// RTL Simulation : 318 / 578 [n/a] @ "15208000"
// RTL Simulation : 319 / 578 [n/a] @ "15243000"
// RTL Simulation : 320 / 578 [n/a] @ "15278000"
// RTL Simulation : 321 / 578 [n/a] @ "15313000"
// RTL Simulation : 322 / 578 [n/a] @ "15348000"
// RTL Simulation : 323 / 578 [n/a] @ "15383000"
// RTL Simulation : 324 / 578 [n/a] @ "15418000"
// RTL Simulation : 325 / 578 [n/a] @ "15453000"
// RTL Simulation : 326 / 578 [n/a] @ "15488000"
// RTL Simulation : 327 / 578 [n/a] @ "15523000"
// RTL Simulation : 328 / 578 [n/a] @ "15558000"
// RTL Simulation : 329 / 578 [n/a] @ "15593000"
// RTL Simulation : 330 / 578 [n/a] @ "15628000"
// RTL Simulation : 331 / 578 [n/a] @ "15663000"
// RTL Simulation : 332 / 578 [n/a] @ "15698000"
// RTL Simulation : 333 / 578 [n/a] @ "15733000"
// RTL Simulation : 334 / 578 [n/a] @ "15768000"
// RTL Simulation : 335 / 578 [n/a] @ "15803000"
// RTL Simulation : 336 / 578 [n/a] @ "15928000"
// RTL Simulation : 337 / 578 [n/a] @ "16053000"
// RTL Simulation : 338 / 578 [n/a] @ "16178000"
// RTL Simulation : 339 / 578 [n/a] @ "16213000"
// RTL Simulation : 340 / 578 [n/a] @ "16248000"
// RTL Simulation : 341 / 578 [n/a] @ "16283000"
// RTL Simulation : 342 / 578 [n/a] @ "16318000"
// RTL Simulation : 343 / 578 [n/a] @ "16353000"
// RTL Simulation : 344 / 578 [n/a] @ "16388000"
// RTL Simulation : 345 / 578 [n/a] @ "16423000"
// RTL Simulation : 346 / 578 [n/a] @ "16458000"
// RTL Simulation : 347 / 578 [n/a] @ "16493000"
// RTL Simulation : 348 / 578 [n/a] @ "16528000"
// RTL Simulation : 349 / 578 [n/a] @ "16563000"
// RTL Simulation : 350 / 578 [n/a] @ "16598000"
// RTL Simulation : 351 / 578 [n/a] @ "16633000"
// RTL Simulation : 352 / 578 [n/a] @ "16668000"
// RTL Simulation : 353 / 578 [n/a] @ "16703000"
// RTL Simulation : 354 / 578 [n/a] @ "16738000"
// RTL Simulation : 355 / 578 [n/a] @ "16773000"
// RTL Simulation : 356 / 578 [n/a] @ "16808000"
// RTL Simulation : 357 / 578 [n/a] @ "16843000"
// RTL Simulation : 358 / 578 [n/a] @ "16878000"
// RTL Simulation : 359 / 578 [n/a] @ "16913000"
// RTL Simulation : 360 / 578 [n/a] @ "17038000"
// RTL Simulation : 361 / 578 [n/a] @ "17163000"
// RTL Simulation : 362 / 578 [n/a] @ "17288000"
// RTL Simulation : 363 / 578 [n/a] @ "17323000"
// RTL Simulation : 364 / 578 [n/a] @ "17358000"
// RTL Simulation : 365 / 578 [n/a] @ "17393000"
// RTL Simulation : 366 / 578 [n/a] @ "17428000"
// RTL Simulation : 367 / 578 [n/a] @ "17463000"
// RTL Simulation : 368 / 578 [n/a] @ "17498000"
// RTL Simulation : 369 / 578 [n/a] @ "17533000"
// RTL Simulation : 370 / 578 [n/a] @ "17568000"
// RTL Simulation : 371 / 578 [n/a] @ "17603000"
// RTL Simulation : 372 / 578 [n/a] @ "17638000"
// RTL Simulation : 373 / 578 [n/a] @ "17673000"
// RTL Simulation : 374 / 578 [n/a] @ "17708000"
// RTL Simulation : 375 / 578 [n/a] @ "17743000"
// RTL Simulation : 376 / 578 [n/a] @ "17778000"
// RTL Simulation : 377 / 578 [n/a] @ "17813000"
// RTL Simulation : 378 / 578 [n/a] @ "17848000"
// RTL Simulation : 379 / 578 [n/a] @ "17883000"
// RTL Simulation : 380 / 578 [n/a] @ "17918000"
// RTL Simulation : 381 / 578 [n/a] @ "17953000"
// RTL Simulation : 382 / 578 [n/a] @ "17988000"
// RTL Simulation : 383 / 578 [n/a] @ "18023000"
// RTL Simulation : 384 / 578 [n/a] @ "18148000"
// RTL Simulation : 385 / 578 [n/a] @ "18273000"
// RTL Simulation : 386 / 578 [n/a] @ "18853000"
// RTL Simulation : 387 / 578 [n/a] @ "18888000"
// RTL Simulation : 388 / 578 [n/a] @ "18923000"
// RTL Simulation : 389 / 578 [n/a] @ "18958000"
// RTL Simulation : 390 / 578 [n/a] @ "18993000"
// RTL Simulation : 391 / 578 [n/a] @ "19028000"
// RTL Simulation : 392 / 578 [n/a] @ "19063000"
// RTL Simulation : 393 / 578 [n/a] @ "19098000"
// RTL Simulation : 394 / 578 [n/a] @ "19133000"
// RTL Simulation : 395 / 578 [n/a] @ "19168000"
// RTL Simulation : 396 / 578 [n/a] @ "19203000"
// RTL Simulation : 397 / 578 [n/a] @ "19238000"
// RTL Simulation : 398 / 578 [n/a] @ "19273000"
// RTL Simulation : 399 / 578 [n/a] @ "19308000"
// RTL Simulation : 400 / 578 [n/a] @ "19343000"
// RTL Simulation : 401 / 578 [n/a] @ "19378000"
// RTL Simulation : 402 / 578 [n/a] @ "19413000"
// RTL Simulation : 403 / 578 [n/a] @ "19448000"
// RTL Simulation : 404 / 578 [n/a] @ "19483000"
// RTL Simulation : 405 / 578 [n/a] @ "19518000"
// RTL Simulation : 406 / 578 [n/a] @ "19553000"
// RTL Simulation : 407 / 578 [n/a] @ "19588000"
// RTL Simulation : 408 / 578 [n/a] @ "19713000"
// RTL Simulation : 409 / 578 [n/a] @ "19838000"
// RTL Simulation : 410 / 578 [n/a] @ "19963000"
// RTL Simulation : 411 / 578 [n/a] @ "19998000"
// RTL Simulation : 412 / 578 [n/a] @ "20033000"
// RTL Simulation : 413 / 578 [n/a] @ "20068000"
// RTL Simulation : 414 / 578 [n/a] @ "20103000"
// RTL Simulation : 415 / 578 [n/a] @ "20138000"
// RTL Simulation : 416 / 578 [n/a] @ "20173000"
// RTL Simulation : 417 / 578 [n/a] @ "20208000"
// RTL Simulation : 418 / 578 [n/a] @ "20243000"
// RTL Simulation : 419 / 578 [n/a] @ "20278000"
// RTL Simulation : 420 / 578 [n/a] @ "20313000"
// RTL Simulation : 421 / 578 [n/a] @ "20348000"
// RTL Simulation : 422 / 578 [n/a] @ "20383000"
// RTL Simulation : 423 / 578 [n/a] @ "20418000"
// RTL Simulation : 424 / 578 [n/a] @ "20453000"
// RTL Simulation : 425 / 578 [n/a] @ "20488000"
// RTL Simulation : 426 / 578 [n/a] @ "20523000"
// RTL Simulation : 427 / 578 [n/a] @ "20558000"
// RTL Simulation : 428 / 578 [n/a] @ "20593000"
// RTL Simulation : 429 / 578 [n/a] @ "20628000"
// RTL Simulation : 430 / 578 [n/a] @ "20663000"
// RTL Simulation : 431 / 578 [n/a] @ "20698000"
// RTL Simulation : 432 / 578 [n/a] @ "20823000"
// RTL Simulation : 433 / 578 [n/a] @ "20948000"
// RTL Simulation : 434 / 578 [n/a] @ "21073000"
// RTL Simulation : 435 / 578 [n/a] @ "21108000"
// RTL Simulation : 436 / 578 [n/a] @ "21143000"
// RTL Simulation : 437 / 578 [n/a] @ "21178000"
// RTL Simulation : 438 / 578 [n/a] @ "21213000"
// RTL Simulation : 439 / 578 [n/a] @ "21248000"
// RTL Simulation : 440 / 578 [n/a] @ "21283000"
// RTL Simulation : 441 / 578 [n/a] @ "21318000"
// RTL Simulation : 442 / 578 [n/a] @ "21353000"
// RTL Simulation : 443 / 578 [n/a] @ "21388000"
// RTL Simulation : 444 / 578 [n/a] @ "21423000"
// RTL Simulation : 445 / 578 [n/a] @ "21458000"
// RTL Simulation : 446 / 578 [n/a] @ "21493000"
// RTL Simulation : 447 / 578 [n/a] @ "21528000"
// RTL Simulation : 448 / 578 [n/a] @ "21563000"
// RTL Simulation : 449 / 578 [n/a] @ "21598000"
// RTL Simulation : 450 / 578 [n/a] @ "21633000"
// RTL Simulation : 451 / 578 [n/a] @ "21668000"
// RTL Simulation : 452 / 578 [n/a] @ "21703000"
// RTL Simulation : 453 / 578 [n/a] @ "21738000"
// RTL Simulation : 454 / 578 [n/a] @ "21773000"
// RTL Simulation : 455 / 578 [n/a] @ "21808000"
// RTL Simulation : 456 / 578 [n/a] @ "21933000"
// RTL Simulation : 457 / 578 [n/a] @ "22058000"
// RTL Simulation : 458 / 578 [n/a] @ "22183000"
// RTL Simulation : 459 / 578 [n/a] @ "22218000"
// RTL Simulation : 460 / 578 [n/a] @ "22253000"
// RTL Simulation : 461 / 578 [n/a] @ "22288000"
// RTL Simulation : 462 / 578 [n/a] @ "22323000"
// RTL Simulation : 463 / 578 [n/a] @ "22358000"
// RTL Simulation : 464 / 578 [n/a] @ "22393000"
// RTL Simulation : 465 / 578 [n/a] @ "22428000"
// RTL Simulation : 466 / 578 [n/a] @ "22463000"
// RTL Simulation : 467 / 578 [n/a] @ "22498000"
// RTL Simulation : 468 / 578 [n/a] @ "22533000"
// RTL Simulation : 469 / 578 [n/a] @ "22568000"
// RTL Simulation : 470 / 578 [n/a] @ "22603000"
// RTL Simulation : 471 / 578 [n/a] @ "22638000"
// RTL Simulation : 472 / 578 [n/a] @ "22673000"
// RTL Simulation : 473 / 578 [n/a] @ "22708000"
// RTL Simulation : 474 / 578 [n/a] @ "22743000"
// RTL Simulation : 475 / 578 [n/a] @ "22778000"
// RTL Simulation : 476 / 578 [n/a] @ "22813000"
// RTL Simulation : 477 / 578 [n/a] @ "22848000"
// RTL Simulation : 478 / 578 [n/a] @ "22883000"
// RTL Simulation : 479 / 578 [n/a] @ "22918000"
// RTL Simulation : 480 / 578 [n/a] @ "23043000"
// RTL Simulation : 481 / 578 [n/a] @ "23168000"
// RTL Simulation : 482 / 578 [n/a] @ "23293000"
// RTL Simulation : 483 / 578 [n/a] @ "23328000"
// RTL Simulation : 484 / 578 [n/a] @ "23363000"
// RTL Simulation : 485 / 578 [n/a] @ "23398000"
// RTL Simulation : 486 / 578 [n/a] @ "23433000"
// RTL Simulation : 487 / 578 [n/a] @ "23468000"
// RTL Simulation : 488 / 578 [n/a] @ "23503000"
// RTL Simulation : 489 / 578 [n/a] @ "23538000"
// RTL Simulation : 490 / 578 [n/a] @ "23573000"
// RTL Simulation : 491 / 578 [n/a] @ "23608000"
// RTL Simulation : 492 / 578 [n/a] @ "23643000"
// RTL Simulation : 493 / 578 [n/a] @ "23678000"
// RTL Simulation : 494 / 578 [n/a] @ "23713000"
// RTL Simulation : 495 / 578 [n/a] @ "23748000"
// RTL Simulation : 496 / 578 [n/a] @ "23783000"
// RTL Simulation : 497 / 578 [n/a] @ "23818000"
// RTL Simulation : 498 / 578 [n/a] @ "23853000"
// RTL Simulation : 499 / 578 [n/a] @ "23888000"
// RTL Simulation : 500 / 578 [n/a] @ "23923000"
// RTL Simulation : 501 / 578 [n/a] @ "23958000"
// RTL Simulation : 502 / 578 [n/a] @ "23993000"
// RTL Simulation : 503 / 578 [n/a] @ "24028000"
// RTL Simulation : 504 / 578 [n/a] @ "24153000"
// RTL Simulation : 505 / 578 [n/a] @ "24278000"
// RTL Simulation : 506 / 578 [n/a] @ "24403000"
// RTL Simulation : 507 / 578 [n/a] @ "24438000"
// RTL Simulation : 508 / 578 [n/a] @ "24473000"
// RTL Simulation : 509 / 578 [n/a] @ "24508000"
// RTL Simulation : 510 / 578 [n/a] @ "24543000"
// RTL Simulation : 511 / 578 [n/a] @ "24578000"
// RTL Simulation : 512 / 578 [n/a] @ "24613000"
// RTL Simulation : 513 / 578 [n/a] @ "24648000"
// RTL Simulation : 514 / 578 [n/a] @ "24683000"
// RTL Simulation : 515 / 578 [n/a] @ "24718000"
// RTL Simulation : 516 / 578 [n/a] @ "24753000"
// RTL Simulation : 517 / 578 [n/a] @ "24788000"
// RTL Simulation : 518 / 578 [n/a] @ "24823000"
// RTL Simulation : 519 / 578 [n/a] @ "24858000"
// RTL Simulation : 520 / 578 [n/a] @ "24893000"
// RTL Simulation : 521 / 578 [n/a] @ "24928000"
// RTL Simulation : 522 / 578 [n/a] @ "24963000"
// RTL Simulation : 523 / 578 [n/a] @ "24998000"
// RTL Simulation : 524 / 578 [n/a] @ "25033000"
// RTL Simulation : 525 / 578 [n/a] @ "25068000"
// RTL Simulation : 526 / 578 [n/a] @ "25103000"
// RTL Simulation : 527 / 578 [n/a] @ "25138000"
// RTL Simulation : 528 / 578 [n/a] @ "25263000"
// RTL Simulation : 529 / 578 [n/a] @ "25388000"
// RTL Simulation : 530 / 578 [n/a] @ "25513000"
// RTL Simulation : 531 / 578 [n/a] @ "25548000"
// RTL Simulation : 532 / 578 [n/a] @ "25583000"
// RTL Simulation : 533 / 578 [n/a] @ "25618000"
// RTL Simulation : 534 / 578 [n/a] @ "25653000"
// RTL Simulation : 535 / 578 [n/a] @ "25688000"
// RTL Simulation : 536 / 578 [n/a] @ "25723000"
// RTL Simulation : 537 / 578 [n/a] @ "25758000"
// RTL Simulation : 538 / 578 [n/a] @ "25793000"
// RTL Simulation : 539 / 578 [n/a] @ "25828000"
// RTL Simulation : 540 / 578 [n/a] @ "25863000"
// RTL Simulation : 541 / 578 [n/a] @ "25898000"
// RTL Simulation : 542 / 578 [n/a] @ "25933000"
// RTL Simulation : 543 / 578 [n/a] @ "25968000"
// RTL Simulation : 544 / 578 [n/a] @ "26003000"
// RTL Simulation : 545 / 578 [n/a] @ "26038000"
// RTL Simulation : 546 / 578 [n/a] @ "26073000"
// RTL Simulation : 547 / 578 [n/a] @ "26108000"
// RTL Simulation : 548 / 578 [n/a] @ "26143000"
// RTL Simulation : 549 / 578 [n/a] @ "26178000"
// RTL Simulation : 550 / 578 [n/a] @ "26213000"
// RTL Simulation : 551 / 578 [n/a] @ "26248000"
// RTL Simulation : 552 / 578 [n/a] @ "26373000"
// RTL Simulation : 553 / 578 [n/a] @ "26498000"
// RTL Simulation : 554 / 578 [n/a] @ "26623000"
// RTL Simulation : 555 / 578 [n/a] @ "26658000"
// RTL Simulation : 556 / 578 [n/a] @ "26693000"
// RTL Simulation : 557 / 578 [n/a] @ "26728000"
// RTL Simulation : 558 / 578 [n/a] @ "26763000"
// RTL Simulation : 559 / 578 [n/a] @ "26798000"
// RTL Simulation : 560 / 578 [n/a] @ "26833000"
// RTL Simulation : 561 / 578 [n/a] @ "26868000"
// RTL Simulation : 562 / 578 [n/a] @ "26903000"
// RTL Simulation : 563 / 578 [n/a] @ "26938000"
// RTL Simulation : 564 / 578 [n/a] @ "26973000"
// RTL Simulation : 565 / 578 [n/a] @ "27008000"
// RTL Simulation : 566 / 578 [n/a] @ "27043000"
// RTL Simulation : 567 / 578 [n/a] @ "27078000"
// RTL Simulation : 568 / 578 [n/a] @ "27113000"
// RTL Simulation : 569 / 578 [n/a] @ "27148000"
// RTL Simulation : 570 / 578 [n/a] @ "27183000"
// RTL Simulation : 571 / 578 [n/a] @ "27218000"
// RTL Simulation : 572 / 578 [n/a] @ "27253000"
// RTL Simulation : 573 / 578 [n/a] @ "27288000"
// RTL Simulation : 574 / 578 [n/a] @ "27323000"
// RTL Simulation : 575 / 578 [n/a] @ "27358000"
// RTL Simulation : 576 / 578 [n/a] @ "27483000"
// RTL Simulation : 577 / 578 [n/a] @ "27608000"
// RTL Simulation : 578 / 578 [n/a] @ "28188000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 28217500 ps : File "C:/Reconfigurable_HDC_Platform-1/main/_hdc_hls_xilinx/solution1/sim/verilog/hdv_engine.autotb.v" Line 662
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jun 23 22:00:46 2024...
Test index: 0, Correct Label: 0, Predicted: 2, Percentage: 0%
[--------------------]
Accuracy: 0
Precision: 0
Test index: 1, Correct Label: 0, Predicted: 2, Percentage: 50%
[##########----------]
Accuracy: 0
Precision: 0
Test index: 2, Correct Label: 0, Predicted: 2, Percentage: 100%
[####################]
Accuracy: 0
Precision: 0
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 504
WARNING [HLS SIM]: hls::stream 'hls::stream<hls::axis<ap_uint<8>, 1ull, 1ull, 1ull>, 0>0' contains leftover data, which may result in RTL simulation hanging.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
