--
--	Conversion of IOBoard.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun Oct 22 19:28:16 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \ADC_1:vinPlus_0\ : bit;
TERMINAL Net_384 : bit;
TERMINAL \ADC_1:Net_107\ : bit;
TERMINAL \ADC_1:vinPlus_1\ : bit;
TERMINAL Net_386 : bit;
TERMINAL \ADC_1:Net_110\ : bit;
TERMINAL \ADC_1:vinPlus_2\ : bit;
TERMINAL \ADC_1:Net_113\ : bit;
TERMINAL \ADC_1:vinPlus_3\ : bit;
TERMINAL \ADC_1:Net_115\ : bit;
TERMINAL \ADC_1:vinPlus_4\ : bit;
TERMINAL \ADC_1:Net_117\ : bit;
TERMINAL \ADC_1:vinPlus_5\ : bit;
TERMINAL \ADC_1:Net_119\ : bit;
TERMINAL \ADC_1:vinPlus_6\ : bit;
TERMINAL \ADC_1:Net_121\ : bit;
TERMINAL \ADC_1:vinPlus_7\ : bit;
TERMINAL \ADC_1:Net_123\ : bit;
TERMINAL \ADC_1:vinPlus_8\ : bit;
TERMINAL \ADC_1:Net_125\ : bit;
TERMINAL \ADC_1:vinPlus_9\ : bit;
TERMINAL \ADC_1:Net_127\ : bit;
TERMINAL \ADC_1:vinPlus_10\ : bit;
TERMINAL \ADC_1:Net_129\ : bit;
TERMINAL \ADC_1:vinPlus_11\ : bit;
TERMINAL \ADC_1:Net_131\ : bit;
TERMINAL \ADC_1:vinPlus_12\ : bit;
TERMINAL \ADC_1:Net_133\ : bit;
TERMINAL \ADC_1:vinPlus_13\ : bit;
TERMINAL \ADC_1:Net_135\ : bit;
TERMINAL \ADC_1:vinPlus_14\ : bit;
TERMINAL \ADC_1:Net_137\ : bit;
TERMINAL \ADC_1:vinPlus_15\ : bit;
TERMINAL \ADC_1:Net_139\ : bit;
TERMINAL \ADC_1:vinPlus_16\ : bit;
TERMINAL \ADC_1:Net_142\ : bit;
TERMINAL \ADC_1:vinPlus_17\ : bit;
TERMINAL \ADC_1:Net_144\ : bit;
TERMINAL \ADC_1:vinPlus_18\ : bit;
TERMINAL \ADC_1:Net_146\ : bit;
TERMINAL \ADC_1:vinPlus_19\ : bit;
TERMINAL \ADC_1:Net_148\ : bit;
TERMINAL \ADC_1:vinPlus_20\ : bit;
TERMINAL \ADC_1:Net_150\ : bit;
TERMINAL \ADC_1:vinPlus_21\ : bit;
TERMINAL \ADC_1:Net_152\ : bit;
TERMINAL \ADC_1:vinPlus_22\ : bit;
TERMINAL \ADC_1:Net_154\ : bit;
TERMINAL \ADC_1:vinPlus_23\ : bit;
TERMINAL \ADC_1:Net_156\ : bit;
TERMINAL \ADC_1:vinPlus_24\ : bit;
TERMINAL \ADC_1:Net_158\ : bit;
TERMINAL \ADC_1:vinPlus_25\ : bit;
TERMINAL \ADC_1:Net_160\ : bit;
TERMINAL \ADC_1:vinPlus_26\ : bit;
TERMINAL \ADC_1:Net_162\ : bit;
TERMINAL \ADC_1:vinPlus_27\ : bit;
TERMINAL \ADC_1:Net_164\ : bit;
TERMINAL \ADC_1:vinPlus_28\ : bit;
TERMINAL \ADC_1:Net_166\ : bit;
TERMINAL \ADC_1:vinPlus_29\ : bit;
TERMINAL \ADC_1:Net_168\ : bit;
TERMINAL \ADC_1:vinPlus_30\ : bit;
TERMINAL \ADC_1:Net_170\ : bit;
TERMINAL \ADC_1:vinPlus_31\ : bit;
TERMINAL \ADC_1:Net_172\ : bit;
TERMINAL \ADC_1:vinPlus_32\ : bit;
TERMINAL \ADC_1:Net_180\ : bit;
TERMINAL \ADC_1:vinPlus_33\ : bit;
TERMINAL \ADC_1:Net_181\ : bit;
TERMINAL \ADC_1:vinPlus_34\ : bit;
TERMINAL \ADC_1:Net_182\ : bit;
TERMINAL \ADC_1:vinPlus_35\ : bit;
TERMINAL \ADC_1:Net_183\ : bit;
TERMINAL \ADC_1:vinPlus_36\ : bit;
TERMINAL \ADC_1:Net_184\ : bit;
TERMINAL \ADC_1:vinPlus_37\ : bit;
TERMINAL \ADC_1:Net_185\ : bit;
TERMINAL \ADC_1:vinPlus_38\ : bit;
TERMINAL \ADC_1:Net_186\ : bit;
TERMINAL \ADC_1:vinPlus_39\ : bit;
TERMINAL \ADC_1:Net_187\ : bit;
TERMINAL \ADC_1:vinPlus_40\ : bit;
TERMINAL \ADC_1:Net_188\ : bit;
TERMINAL \ADC_1:vinPlus_41\ : bit;
TERMINAL \ADC_1:Net_189\ : bit;
TERMINAL \ADC_1:vinPlus_42\ : bit;
TERMINAL \ADC_1:Net_190\ : bit;
TERMINAL \ADC_1:vinPlus_43\ : bit;
TERMINAL \ADC_1:Net_191\ : bit;
TERMINAL \ADC_1:vinPlus_44\ : bit;
TERMINAL \ADC_1:Net_192\ : bit;
TERMINAL \ADC_1:vinPlus_45\ : bit;
TERMINAL \ADC_1:Net_193\ : bit;
TERMINAL \ADC_1:vinPlus_46\ : bit;
TERMINAL \ADC_1:Net_194\ : bit;
TERMINAL \ADC_1:vinPlus_47\ : bit;
TERMINAL \ADC_1:Net_195\ : bit;
TERMINAL \ADC_1:vinPlus_48\ : bit;
TERMINAL \ADC_1:Net_196\ : bit;
TERMINAL \ADC_1:vinPlus_49\ : bit;
TERMINAL \ADC_1:Net_197\ : bit;
TERMINAL \ADC_1:vinPlus_50\ : bit;
TERMINAL \ADC_1:Net_198\ : bit;
TERMINAL \ADC_1:vinPlus_51\ : bit;
TERMINAL \ADC_1:Net_199\ : bit;
TERMINAL \ADC_1:vinPlus_52\ : bit;
TERMINAL \ADC_1:Net_200\ : bit;
TERMINAL \ADC_1:vinPlus_53\ : bit;
TERMINAL \ADC_1:Net_201\ : bit;
TERMINAL \ADC_1:vinPlus_54\ : bit;
TERMINAL \ADC_1:Net_202\ : bit;
TERMINAL \ADC_1:vinPlus_55\ : bit;
TERMINAL \ADC_1:Net_203\ : bit;
TERMINAL \ADC_1:vinPlus_56\ : bit;
TERMINAL \ADC_1:Net_204\ : bit;
TERMINAL \ADC_1:vinPlus_57\ : bit;
TERMINAL \ADC_1:Net_205\ : bit;
TERMINAL \ADC_1:vinPlus_58\ : bit;
TERMINAL \ADC_1:Net_206\ : bit;
TERMINAL \ADC_1:vinPlus_59\ : bit;
TERMINAL \ADC_1:Net_207\ : bit;
TERMINAL \ADC_1:vinPlus_60\ : bit;
TERMINAL \ADC_1:Net_208\ : bit;
TERMINAL \ADC_1:vinPlus_61\ : bit;
TERMINAL \ADC_1:Net_209\ : bit;
TERMINAL \ADC_1:vinPlus_62\ : bit;
TERMINAL \ADC_1:Net_210\ : bit;
TERMINAL \ADC_1:vinPlus_63\ : bit;
TERMINAL \ADC_1:Net_211\ : bit;
TERMINAL \ADC_1:vinMinus_0\ : bit;
TERMINAL \ADC_1:Net_213\ : bit;
TERMINAL \ADC_1:vinMinus_1\ : bit;
TERMINAL \ADC_1:Net_218\ : bit;
TERMINAL \ADC_1:vinMinus_2\ : bit;
TERMINAL \ADC_1:Net_220\ : bit;
TERMINAL \ADC_1:vinMinus_3\ : bit;
TERMINAL \ADC_1:Net_222\ : bit;
TERMINAL \ADC_1:vinMinus_4\ : bit;
TERMINAL \ADC_1:Net_224\ : bit;
TERMINAL \ADC_1:vinMinus_5\ : bit;
TERMINAL \ADC_1:Net_226\ : bit;
TERMINAL \ADC_1:vinMinus_6\ : bit;
TERMINAL \ADC_1:Net_228\ : bit;
TERMINAL \ADC_1:vinMinus_7\ : bit;
TERMINAL \ADC_1:Net_230\ : bit;
TERMINAL \ADC_1:vinMinus_8\ : bit;
TERMINAL \ADC_1:Net_232\ : bit;
TERMINAL \ADC_1:vinMinus_9\ : bit;
TERMINAL \ADC_1:Net_234\ : bit;
TERMINAL \ADC_1:vinMinus_10\ : bit;
TERMINAL \ADC_1:Net_236\ : bit;
TERMINAL \ADC_1:vinMinus_11\ : bit;
TERMINAL \ADC_1:Net_238\ : bit;
TERMINAL \ADC_1:vinMinus_12\ : bit;
TERMINAL \ADC_1:Net_240\ : bit;
TERMINAL \ADC_1:vinMinus_13\ : bit;
TERMINAL \ADC_1:Net_242\ : bit;
TERMINAL \ADC_1:vinMinus_14\ : bit;
TERMINAL \ADC_1:Net_244\ : bit;
TERMINAL \ADC_1:vinMinus_15\ : bit;
TERMINAL \ADC_1:Net_246\ : bit;
TERMINAL \ADC_1:vinMinus_16\ : bit;
TERMINAL \ADC_1:Net_248\ : bit;
TERMINAL \ADC_1:vinMinus_17\ : bit;
TERMINAL \ADC_1:Net_250\ : bit;
TERMINAL \ADC_1:vinMinus_18\ : bit;
TERMINAL \ADC_1:Net_252\ : bit;
TERMINAL \ADC_1:vinMinus_19\ : bit;
TERMINAL \ADC_1:Net_254\ : bit;
TERMINAL \ADC_1:vinMinus_20\ : bit;
TERMINAL \ADC_1:Net_256\ : bit;
TERMINAL \ADC_1:vinMinus_21\ : bit;
TERMINAL \ADC_1:Net_258\ : bit;
TERMINAL \ADC_1:vinMinus_22\ : bit;
TERMINAL \ADC_1:Net_260\ : bit;
TERMINAL \ADC_1:vinMinus_23\ : bit;
TERMINAL \ADC_1:Net_262\ : bit;
TERMINAL \ADC_1:vinMinus_24\ : bit;
TERMINAL \ADC_1:Net_264\ : bit;
TERMINAL \ADC_1:vinMinus_25\ : bit;
TERMINAL \ADC_1:Net_266\ : bit;
TERMINAL \ADC_1:vinMinus_26\ : bit;
TERMINAL \ADC_1:Net_268\ : bit;
TERMINAL \ADC_1:vinMinus_27\ : bit;
TERMINAL \ADC_1:Net_270\ : bit;
TERMINAL \ADC_1:vinMinus_28\ : bit;
TERMINAL \ADC_1:Net_272\ : bit;
TERMINAL \ADC_1:vinMinus_29\ : bit;
TERMINAL \ADC_1:Net_274\ : bit;
TERMINAL \ADC_1:vinMinus_30\ : bit;
TERMINAL \ADC_1:Net_276\ : bit;
TERMINAL \ADC_1:vinMinus_31\ : bit;
TERMINAL \ADC_1:Net_278\ : bit;
TERMINAL \ADC_1:vinMinus_32\ : bit;
TERMINAL \ADC_1:Net_285\ : bit;
TERMINAL \ADC_1:vinMinus_33\ : bit;
TERMINAL \ADC_1:Net_286\ : bit;
TERMINAL \ADC_1:vinMinus_34\ : bit;
TERMINAL \ADC_1:Net_287\ : bit;
TERMINAL \ADC_1:vinMinus_35\ : bit;
TERMINAL \ADC_1:Net_288\ : bit;
TERMINAL \ADC_1:vinMinus_36\ : bit;
TERMINAL \ADC_1:Net_289\ : bit;
TERMINAL \ADC_1:vinMinus_37\ : bit;
TERMINAL \ADC_1:Net_290\ : bit;
TERMINAL \ADC_1:vinMinus_38\ : bit;
TERMINAL \ADC_1:Net_291\ : bit;
TERMINAL \ADC_1:vinMinus_39\ : bit;
TERMINAL \ADC_1:Net_292\ : bit;
TERMINAL \ADC_1:vinMinus_40\ : bit;
TERMINAL \ADC_1:Net_293\ : bit;
TERMINAL \ADC_1:vinMinus_41\ : bit;
TERMINAL \ADC_1:Net_294\ : bit;
TERMINAL \ADC_1:vinMinus_42\ : bit;
TERMINAL \ADC_1:Net_295\ : bit;
TERMINAL \ADC_1:vinMinus_43\ : bit;
TERMINAL \ADC_1:Net_296\ : bit;
TERMINAL \ADC_1:vinMinus_44\ : bit;
TERMINAL \ADC_1:Net_297\ : bit;
TERMINAL \ADC_1:vinMinus_45\ : bit;
TERMINAL \ADC_1:Net_298\ : bit;
TERMINAL \ADC_1:vinMinus_46\ : bit;
TERMINAL \ADC_1:Net_299\ : bit;
TERMINAL \ADC_1:vinMinus_47\ : bit;
TERMINAL \ADC_1:Net_300\ : bit;
TERMINAL \ADC_1:vinMinus_48\ : bit;
TERMINAL \ADC_1:Net_301\ : bit;
TERMINAL \ADC_1:vinMinus_49\ : bit;
TERMINAL \ADC_1:Net_302\ : bit;
TERMINAL \ADC_1:vinMinus_50\ : bit;
TERMINAL \ADC_1:Net_303\ : bit;
TERMINAL \ADC_1:vinMinus_51\ : bit;
TERMINAL \ADC_1:Net_304\ : bit;
TERMINAL \ADC_1:vinMinus_52\ : bit;
TERMINAL \ADC_1:Net_305\ : bit;
TERMINAL \ADC_1:vinMinus_53\ : bit;
TERMINAL \ADC_1:Net_306\ : bit;
TERMINAL \ADC_1:vinMinus_54\ : bit;
TERMINAL \ADC_1:Net_307\ : bit;
TERMINAL \ADC_1:vinMinus_55\ : bit;
TERMINAL \ADC_1:Net_308\ : bit;
TERMINAL \ADC_1:vinMinus_56\ : bit;
TERMINAL \ADC_1:Net_309\ : bit;
TERMINAL \ADC_1:vinMinus_57\ : bit;
TERMINAL \ADC_1:Net_310\ : bit;
TERMINAL \ADC_1:vinMinus_58\ : bit;
TERMINAL \ADC_1:Net_311\ : bit;
TERMINAL \ADC_1:vinMinus_59\ : bit;
TERMINAL \ADC_1:Net_312\ : bit;
TERMINAL \ADC_1:vinMinus_60\ : bit;
TERMINAL \ADC_1:Net_313\ : bit;
TERMINAL \ADC_1:vinMinus_61\ : bit;
TERMINAL \ADC_1:Net_314\ : bit;
TERMINAL \ADC_1:vinMinus_62\ : bit;
TERMINAL \ADC_1:Net_315\ : bit;
TERMINAL \ADC_1:vinMinus_63\ : bit;
TERMINAL \ADC_1:Net_316\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_1\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_0\ : bit;
TERMINAL \ADC_1:Net_340_1\ : bit;
TERMINAL \ADC_1:Net_340_0\ : bit;
TERMINAL \ADC_1:Net_339_1\ : bit;
TERMINAL \ADC_1:Net_339_0\ : bit;
TERMINAL \ADC_1:Net_365_0\ : bit;
TERMINAL \ADC_1:sarmuxOutPlus\ : bit;
TERMINAL \ADC_1:sarmuxOutMinus\ : bit;
TERMINAL \ADC_1:Net_349\ : bit;
TERMINAL \ADC_1:vinNeg_3\ : bit;
TERMINAL \ADC_1:Net_347\ : bit;
TERMINAL \ADC_1:vinNeg_2\ : bit;
TERMINAL \ADC_1:Net_345\ : bit;
TERMINAL \ADC_1:vinNeg_1\ : bit;
TERMINAL \ADC_1:Net_331\ : bit;
TERMINAL \ADC_1:vinNeg_0\ : bit;
TERMINAL \ADC_1:muxoutPlus\ : bit;
TERMINAL \ADC_1:muxoutMinus\ : bit;
TERMINAL \ADC_1:vref\ : bit;
TERMINAL \ADC_1:Net_408\ : bit;
SIGNAL \ADC_1:sarClock\ : bit;
SIGNAL Net_374 : bit;
SIGNAL Net_376 : bit;
SIGNAL \ADC_1:t_chid_3\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_chid_3\:SIGNAL IS 2;
SIGNAL \ADC_1:t_chid_2\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_chid_2\:SIGNAL IS 2;
SIGNAL \ADC_1:t_chid_1\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_chid_1\:SIGNAL IS 2;
SIGNAL Net_377 : bit;
SIGNAL Net_378 : bit;
SIGNAL \ADC_1:t_da_11\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_11\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_10\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_10\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_9\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_9\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_8\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_8\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_7\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_7\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_6\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_6\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_5\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_5\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_4\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_4\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_3\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_3\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_2\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_2\:SIGNAL IS 2;
SIGNAL \ADC_1:t_da_1\ : bit;
ATTRIBUTE port_state_att of \ADC_1:t_da_1\:SIGNAL IS 2;
SIGNAL Net_379 : bit;
SIGNAL Net_375 : bit;
SIGNAL \ADC_1:Net_423\ : bit;
SIGNAL \ADC_1:Net_410\ : bit;
SIGNAL \ADC_1:st_sel_1\ : bit;
SIGNAL \ADC_1:st_sel_0\ : bit;
SIGNAL \ADC_1:Net_412\ : bit;
SIGNAL \ADC_1:Net_413\ : bit;
SIGNAL \ADC_1:Net_414\ : bit;
SIGNAL \ADC_1:Net_415\ : bit;
SIGNAL \ADC_1:Net_416\ : bit;
SIGNAL \ADC_1:Net_428\ : bit;
SIGNAL \ADC_1:Net_431\ : bit;
TERMINAL \ADC_1:Net_439\ : bit;
TERMINAL \ADC_1:Net_441\ : bit;
SIGNAL \ADC_1:tmpOE__Bypass_net_0\ : bit;
SIGNAL zero : bit;
SIGNAL \ADC_1:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_1:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_1:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \ADC_1:tmpINTERRUPT_0__Bypass_net_0\ : bit;
SIGNAL \ADC_1:Net_448\ : bit;
SIGNAL \ADC_1:Net_446\ : bit;
TERMINAL \ADC_1:vrefBus_0\ : bit;
TERMINAL \ADC_1:Net_456\ : bit;
TERMINAL \ADC_1:vrefBus_1\ : bit;
TERMINAL \ADC_1:Net_457\ : bit;
TERMINAL \ADC_1:vrefBus_2\ : bit;
TERMINAL \ADC_1:Net_458\ : bit;
TERMINAL \ADC_1:vrefBus_3\ : bit;
TERMINAL \ADC_1:Net_459\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_0\ : bit;
TERMINAL \ADC_1:filterVin_3\ : bit;
TERMINAL \ADC_1:Net_1149\ : bit;
TERMINAL \ADC_1:filterVin_1\ : bit;
TERMINAL \ADC_1:Net_1137\ : bit;
TERMINAL \ADC_1:filterVin_2\ : bit;
TERMINAL \ADC_1:Net_1144\ : bit;
TERMINAL \ADC_1:filterVin_0\ : bit;
TERMINAL \ADC_1:Net_1023\ : bit;
TERMINAL \ADC_1:Net_1148\ : bit;
TERMINAL \ADC_1:Net_1147\ : bit;
TERMINAL \ADC_1:Net_1146\ : bit;
TERMINAL \ADC_1:Net_1143\ : bit;
TERMINAL \ADC_1:Net_1142\ : bit;
TERMINAL \ADC_1:Net_1136\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_1\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_2\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_3\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_4\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_5\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_6\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_7\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_8\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_9\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_10\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_11\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_12\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_13\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_14\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_15\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_16\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_17\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_18\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_19\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_20\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_21\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_22\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_23\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_24\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_25\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_26\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_27\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_28\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_29\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_30\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_31\ : bit;
TERMINAL \ADC_1:Net_1475\ : bit;
SIGNAL \ADC_1:Net_1002\ : bit;
SIGNAL \ADC_1:Net_1009\ : bit;
SIGNAL \ADC_1:Net_1003\ : bit;
SIGNAL \ADC_1:Net_1007\ : bit;
SIGNAL \ADC_1:Net_991\ : bit;
SIGNAL \ADC_1:Net_987\ : bit;
SIGNAL \ADC_1:Net_993\ : bit;
SIGNAL \ADC_1:Net_986\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_32\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_32\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_33\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_34\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_35\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_36\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_37\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_38\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_39\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_40\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_41\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_42\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_43\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_44\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_45\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_46\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_47\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_48\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_49\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_50\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_51\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_52\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_53\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_54\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_55\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_56\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_57\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_58\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_59\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_60\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_61\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_62\ : bit;
TERMINAL \ADC_1:sarmuxVinPlus_63\ : bit;
SIGNAL \ADC_1:uabClock\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_2\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_3\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_4\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_5\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_6\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_7\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_8\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_9\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_10\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_11\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_12\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_13\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_14\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_15\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_16\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_17\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_18\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_19\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_20\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_21\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_22\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_23\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_24\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_25\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_26\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_27\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_28\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_29\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_30\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_31\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_33\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_34\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_35\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_36\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_37\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_38\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_39\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_40\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_41\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_42\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_43\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_44\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_45\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_46\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_47\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_48\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_49\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_50\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_51\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_52\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_53\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_54\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_55\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_56\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_57\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_58\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_59\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_60\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_61\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_62\ : bit;
TERMINAL \ADC_1:sarmuxVinMinus_63\ : bit;
TERMINAL \ADC_1:Net_1379\ : bit;
TERMINAL \ADC_1:Net_1382\ : bit;
TERMINAL \ADC_1:Net_1385\ : bit;
TERMINAL \ADC_1:Net_1388\ : bit;
TERMINAL \ADC_1:Net_1406\ : bit;
TERMINAL \ADC_1:Net_1402\ : bit;
TERMINAL \ADC_1:Net_1399\ : bit;
TERMINAL \ADC_1:Net_1405\ : bit;
TERMINAL \ADC_1:Net_1448\ : bit;
TERMINAL \ADC_1:Net_1523_0\ : bit;
TERMINAL Net_382_0 : bit;
TERMINAL \ADC_1:Net_983\ : bit;
TERMINAL \ADC_1:filterVagnd\ : bit;
TERMINAL Net_382_1 : bit;
TERMINAL \ADC_1:Net_1506\ : bit;
TERMINAL \ADC_1:Net_1507\ : bit;
TERMINAL \ADC_1:Net_1504\ : bit;
TERMINAL \ADC_1:Net_1530\ : bit;
TERMINAL \ADC_1:Net_1529\ : bit;
TERMINAL \ADC_1:Net_1528\ : bit;
TERMINAL Net_380 : bit;
TERMINAL \ADC_1:filterVout\ : bit;
TERMINAL \VDAC_1:Net_471\ : bit;
TERMINAL \VDAC_1:Net_472\ : bit;
TERMINAL \VDAC_1:Net_50\ : bit;
TERMINAL \VDAC_1:Net_63\ : bit;
TERMINAL \VDAC_1:Net_92\ : bit;
TERMINAL \VDAC_1:Net_468\ : bit;
TERMINAL \VDAC_1:Net_470\ : bit;
TERMINAL \VDAC_1:Net_495\ : bit;
TERMINAL Net_274 : bit;
SIGNAL \VDAC_1:Net_30\ : bit;
SIGNAL \VDAC_1:Net_478\ : bit;
SIGNAL \VDAC_1:Net_541\ : bit;
SIGNAL \VDAC_1:Net_539\ : bit;
TERMINAL \VDAC_1:Net_493\ : bit;
TERMINAL \VDAC_1:Net_18\ : bit;
SIGNAL \VDAC_1:mi\ : bit;
SIGNAL \VDAC_1:strobe\ : bit;
SIGNAL \VDAC_1:Net_14\ : bit;
SIGNAL \VDAC_1:Net_15\ : bit;
SIGNAL \VDAC_1:Net_17\ : bit;
SIGNAL \VDAC_1:Net_16\ : bit;
TERMINAL \VDAC_1:OUTBUFFER:Net_9\ : bit;
TERMINAL \VDAC_1:OUTBUFFER:Net_18\ : bit;
TERMINAL \VDAC_1:OUTBUFFER:Net_29\ : bit;
TERMINAL \VDAC_1:OUTBUFFER:Net_19\ : bit;
SIGNAL \VDAC_1:OUTBUFFER:Net_12\ : bit;
SIGNAL \VDAC_1:Net_36\ : bit;
SIGNAL \VDAC_1:Net_32\ : bit;
TERMINAL \VDAC_2:Net_471\ : bit;
TERMINAL \VDAC_2:Net_472\ : bit;
TERMINAL \VDAC_2:Net_50\ : bit;
TERMINAL \VDAC_2:Net_63\ : bit;
TERMINAL \VDAC_2:Net_92\ : bit;
TERMINAL \VDAC_2:Net_468\ : bit;
TERMINAL \VDAC_2:Net_470\ : bit;
TERMINAL \VDAC_2:Net_495\ : bit;
TERMINAL Net_155 : bit;
SIGNAL \VDAC_2:Net_30\ : bit;
SIGNAL \VDAC_2:Net_478\ : bit;
SIGNAL \VDAC_2:Net_541\ : bit;
SIGNAL \VDAC_2:Net_539\ : bit;
TERMINAL \VDAC_2:Net_493\ : bit;
TERMINAL \VDAC_2:Net_18\ : bit;
SIGNAL \VDAC_2:mi\ : bit;
SIGNAL \VDAC_2:strobe\ : bit;
SIGNAL \VDAC_2:Net_14\ : bit;
SIGNAL \VDAC_2:Net_15\ : bit;
SIGNAL \VDAC_2:Net_17\ : bit;
SIGNAL \VDAC_2:Net_16\ : bit;
TERMINAL \VDAC_2:OUTBUFFER:Net_9\ : bit;
TERMINAL \VDAC_2:OUTBUFFER:Net_18\ : bit;
TERMINAL \VDAC_2:OUTBUFFER:Net_29\ : bit;
TERMINAL \VDAC_2:OUTBUFFER:Net_19\ : bit;
SIGNAL \VDAC_2:OUTBUFFER:Net_12\ : bit;
SIGNAL \VDAC_2:Net_36\ : bit;
SIGNAL \VDAC_2:Net_32\ : bit;
SIGNAL tmpOE__CPU_ANA_OUT2_net_0 : bit;
SIGNAL tmpFB_0__CPU_ANA_OUT2_net_0 : bit;
SIGNAL tmpIO_0__CPU_ANA_OUT2_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_ANA_OUT2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_ANA_OUT2_net_0 : bit;
SIGNAL tmpOE__CPU_ANA_OUT1_net_0 : bit;
SIGNAL tmpFB_0__CPU_ANA_OUT1_net_0 : bit;
SIGNAL tmpIO_0__CPU_ANA_OUT1_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_ANA_OUT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_ANA_OUT1_net_0 : bit;
SIGNAL tmpOE__CPU_ANA_IN1_net_0 : bit;
SIGNAL tmpFB_0__CPU_ANA_IN1_net_0 : bit;
SIGNAL tmpIO_0__CPU_ANA_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_ANA_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_ANA_IN1_net_0 : bit;
SIGNAL tmpOE__CPU_ANA_IN2_net_0 : bit;
SIGNAL tmpFB_0__CPU_ANA_IN2_net_0 : bit;
SIGNAL tmpIO_0__CPU_ANA_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_ANA_IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_ANA_IN2_net_0 : bit;
SIGNAL \PWM_1:Net_81\ : bit;
SIGNAL \PWM_1:Net_75\ : bit;
SIGNAL \PWM_1:Net_69\ : bit;
SIGNAL \PWM_1:Net_66\ : bit;
SIGNAL \PWM_1:Net_82\ : bit;
SIGNAL \PWM_1:Net_72\ : bit;
SIGNAL Net_396 : bit;
SIGNAL Net_395 : bit;
SIGNAL Net_397 : bit;
SIGNAL Net_447 : bit;
SIGNAL Net_399 : bit;
SIGNAL Net_394 : bit;
SIGNAL Net_400 : bit;
SIGNAL \PWM_2:Net_81\ : bit;
SIGNAL \PWM_2:Net_75\ : bit;
SIGNAL \PWM_2:Net_69\ : bit;
SIGNAL \PWM_2:Net_66\ : bit;
SIGNAL \PWM_2:Net_82\ : bit;
SIGNAL \PWM_2:Net_72\ : bit;
SIGNAL Net_408 : bit;
SIGNAL Net_407 : bit;
SIGNAL Net_409 : bit;
SIGNAL Net_454 : bit;
SIGNAL Net_411 : bit;
SIGNAL Net_406 : bit;
SIGNAL \Timer_1:Net_81\ : bit;
SIGNAL \Timer_1:Net_75\ : bit;
SIGNAL \Timer_1:Net_69\ : bit;
SIGNAL \Timer_1:Net_66\ : bit;
SIGNAL \Timer_1:Net_82\ : bit;
SIGNAL \Timer_1:Net_72\ : bit;
SIGNAL Net_420 : bit;
SIGNAL Net_419 : bit;
SIGNAL Net_421 : bit;
SIGNAL Net_422 : bit;
SIGNAL Net_423 : bit;
SIGNAL Net_418 : bit;
SIGNAL Net_417 : bit;
SIGNAL Net_450 : bit;
SIGNAL \Timer_2:Net_81\ : bit;
SIGNAL \Timer_2:Net_75\ : bit;
SIGNAL \Timer_2:Net_69\ : bit;
SIGNAL \Timer_2:Net_66\ : bit;
SIGNAL \Timer_2:Net_82\ : bit;
SIGNAL \Timer_2:Net_72\ : bit;
SIGNAL Net_432 : bit;
SIGNAL Net_431 : bit;
SIGNAL Net_433 : bit;
SIGNAL Net_434 : bit;
SIGNAL Net_435 : bit;
SIGNAL Net_430 : bit;
SIGNAL Net_424 : bit;
SIGNAL tmpOE__CPU_FREQ_IN2_net_0 : bit;
SIGNAL tmpIO_0__CPU_FREQ_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_FREQ_IN2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_FREQ_IN2_net_0 : bit;
SIGNAL tmpOE__CPU_FREQ_IN1_net_0 : bit;
SIGNAL tmpIO_0__CPU_FREQ_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_FREQ_IN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_FREQ_IN1_net_0 : bit;
SIGNAL tmpOE__CPU_FREQ_OUT1_net_0 : bit;
SIGNAL tmpFB_0__CPU_FREQ_OUT1_net_0 : bit;
SIGNAL tmpIO_0__CPU_FREQ_OUT1_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_FREQ_OUT1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_FREQ_OUT1_net_0 : bit;
SIGNAL tmpOE__CPU_FREQ_OUT2_net_0 : bit;
SIGNAL tmpFB_0__CPU_FREQ_OUT2_net_0 : bit;
SIGNAL tmpIO_0__CPU_FREQ_OUT2_net_0 : bit;
TERMINAL tmpSIOVREF__CPU_FREQ_OUT2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CPU_FREQ_OUT2_net_0 : bit;
SIGNAL \SPI:Net_847\ : bit;
SIGNAL \SPI:tmpOE__ss_s_net_0\ : bit;
SIGNAL \SPI:Net_1297\ : bit;
SIGNAL \SPI:tmpIO_0__ss_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__ss_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__ss_s_net_0\ : bit;
SIGNAL \SPI:select_s_wire\ : bit;
SIGNAL \SPI:rx_wire\ : bit;
SIGNAL \SPI:Net_1257\ : bit;
SIGNAL \SPI:uncfg_rx_irq\ : bit;
SIGNAL \SPI:Net_1170\ : bit;
SIGNAL \SPI:sclk_s_wire\ : bit;
SIGNAL \SPI:Net_1320\ : bit;
SIGNAL \SPI:mosi_s_wire\ : bit;
SIGNAL \SPI:Net_252\ : bit;
SIGNAL \SPI:miso_m_wire\ : bit;
SIGNAL \SPI:tmpOE__miso_s_net_0\ : bit;
SIGNAL \SPI:miso_s_wire\ : bit;
SIGNAL \SPI:tmpFB_0__miso_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__miso_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__miso_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__miso_s_net_0\ : bit;
SIGNAL \SPI:Net_1099\ : bit;
SIGNAL \SPI:Net_1258\ : bit;
SIGNAL \SPI:tmpOE__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__sclk_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__sclk_s_net_0\ : bit;
SIGNAL \SPI:tmpOE__mosi_s_net_0\ : bit;
SIGNAL \SPI:tmpIO_0__mosi_s_net_0\ : bit;
TERMINAL \SPI:tmpSIOVREF__mosi_s_net_0\ : bit;
SIGNAL \SPI:tmpINTERRUPT_0__mosi_s_net_0\ : bit;
SIGNAL \SPI:cts_wire\ : bit;
SIGNAL Net_457 : bit;
SIGNAL \SPI:tx_wire\ : bit;
SIGNAL \SPI:rts_wire\ : bit;
SIGNAL \SPI:mosi_m_wire\ : bit;
SIGNAL \SPI:select_m_wire_3\ : bit;
SIGNAL \SPI:select_m_wire_2\ : bit;
SIGNAL \SPI:select_m_wire_1\ : bit;
SIGNAL \SPI:select_m_wire_0\ : bit;
SIGNAL \SPI:sclk_m_wire\ : bit;
SIGNAL Net_474 : bit;
SIGNAL Net_475 : bit;
SIGNAL Net_460 : bit;
SIGNAL Net_459 : bit;
SIGNAL \SPI:Net_1028\ : bit;
SIGNAL Net_456 : bit;
SIGNAL Net_465 : bit;
SIGNAL Net_466 : bit;
SIGNAL Net_467 : bit;
SIGNAL Net_468 : bit;
SIGNAL Net_469 : bit;
SIGNAL Net_470 : bit;
SIGNAL Net_471 : bit;
SIGNAL Net_473 : bit;
SIGNAL Net_476 : bit;
SIGNAL \I2C:Net_847\ : bit;
SIGNAL \I2C:select_s_wire\ : bit;
SIGNAL \I2C:rx_wire\ : bit;
SIGNAL \I2C:Net_1257\ : bit;
SIGNAL \I2C:uncfg_rx_irq\ : bit;
SIGNAL \I2C:Net_1170\ : bit;
SIGNAL \I2C:sclk_s_wire\ : bit;
SIGNAL \I2C:mosi_s_wire\ : bit;
SIGNAL \I2C:miso_m_wire\ : bit;
SIGNAL \I2C:tmpOE__sda_net_0\ : bit;
SIGNAL \I2C:tmpFB_0__sda_net_0\ : bit;
SIGNAL Net_497 : bit;
TERMINAL \I2C:tmpSIOVREF__sda_net_0\ : bit;
SIGNAL \I2C:tmpINTERRUPT_0__sda_net_0\ : bit;
SIGNAL \I2C:tmpOE__scl_net_0\ : bit;
SIGNAL \I2C:tmpFB_0__scl_net_0\ : bit;
SIGNAL Net_496 : bit;
TERMINAL \I2C:tmpSIOVREF__scl_net_0\ : bit;
SIGNAL \I2C:tmpINTERRUPT_0__scl_net_0\ : bit;
SIGNAL \I2C:Net_1099\ : bit;
SIGNAL \I2C:Net_1258\ : bit;
SIGNAL Net_479 : bit;
SIGNAL \I2C:cts_wire\ : bit;
SIGNAL \I2C:tx_wire\ : bit;
SIGNAL \I2C:rts_wire\ : bit;
SIGNAL \I2C:mosi_m_wire\ : bit;
SIGNAL \I2C:select_m_wire_3\ : bit;
SIGNAL \I2C:select_m_wire_2\ : bit;
SIGNAL \I2C:select_m_wire_1\ : bit;
SIGNAL \I2C:select_m_wire_0\ : bit;
SIGNAL \I2C:sclk_m_wire\ : bit;
SIGNAL \I2C:miso_s_wire\ : bit;
SIGNAL Net_482 : bit;
SIGNAL Net_481 : bit;
SIGNAL \I2C:Net_1028\ : bit;
SIGNAL Net_478 : bit;
SIGNAL Net_487 : bit;
SIGNAL Net_488 : bit;
SIGNAL Net_489 : bit;
SIGNAL Net_490 : bit;
SIGNAL Net_491 : bit;
SIGNAL Net_492 : bit;
SIGNAL Net_493 : bit;
SIGNAL Net_495 : bit;
SIGNAL Net_498 : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

\ADC_1:vinPlusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_0\,
		signal2=>Net_384);
\ADC_1:cy_analog_noconnect_133\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_107\);
\ADC_1:vinPlusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_1\,
		signal2=>Net_386);
\ADC_1:cy_analog_noconnect_134\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_110\);
\ADC_1:vinPlusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_2\,
		signal2=>\ADC_1:Net_113\);
\ADC_1:cy_analog_noconnect_135\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_113\);
\ADC_1:vinPlusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_3\,
		signal2=>\ADC_1:Net_115\);
\ADC_1:cy_analog_noconnect_136\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_115\);
\ADC_1:vinPlusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_4\,
		signal2=>\ADC_1:Net_117\);
\ADC_1:cy_analog_noconnect_137\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_117\);
\ADC_1:vinPlusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_5\,
		signal2=>\ADC_1:Net_119\);
\ADC_1:cy_analog_noconnect_138\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_119\);
\ADC_1:vinPlusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_6\,
		signal2=>\ADC_1:Net_121\);
\ADC_1:cy_analog_noconnect_139\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_121\);
\ADC_1:vinPlusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_7\,
		signal2=>\ADC_1:Net_123\);
\ADC_1:cy_analog_noconnect_140\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_123\);
\ADC_1:vinPlusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_8\,
		signal2=>\ADC_1:Net_125\);
\ADC_1:cy_analog_noconnect_141\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_125\);
\ADC_1:vinPlusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_9\,
		signal2=>\ADC_1:Net_127\);
\ADC_1:cy_analog_noconnect_142\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_127\);
\ADC_1:vinPlusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_10\,
		signal2=>\ADC_1:Net_129\);
\ADC_1:cy_analog_noconnect_143\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_129\);
\ADC_1:vinPlusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_11\,
		signal2=>\ADC_1:Net_131\);
\ADC_1:cy_analog_noconnect_144\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_131\);
\ADC_1:vinPlusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_12\,
		signal2=>\ADC_1:Net_133\);
\ADC_1:cy_analog_noconnect_145\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_133\);
\ADC_1:vinPlusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_13\,
		signal2=>\ADC_1:Net_135\);
\ADC_1:cy_analog_noconnect_146\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_135\);
\ADC_1:vinPlusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_14\,
		signal2=>\ADC_1:Net_137\);
\ADC_1:cy_analog_noconnect_147\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_137\);
\ADC_1:vinPlusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_15\,
		signal2=>\ADC_1:Net_139\);
\ADC_1:cy_analog_noconnect_148\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_139\);
\ADC_1:vinPlusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_16\,
		signal2=>\ADC_1:Net_142\);
\ADC_1:cy_analog_noconnect_149\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_142\);
\ADC_1:vinPlusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_17\,
		signal2=>\ADC_1:Net_144\);
\ADC_1:cy_analog_noconnect_150\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_144\);
\ADC_1:vinPlusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_18\,
		signal2=>\ADC_1:Net_146\);
\ADC_1:cy_analog_noconnect_151\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_146\);
\ADC_1:vinPlusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_19\,
		signal2=>\ADC_1:Net_148\);
\ADC_1:cy_analog_noconnect_152\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_148\);
\ADC_1:vinPlusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_20\,
		signal2=>\ADC_1:Net_150\);
\ADC_1:cy_analog_noconnect_153\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_150\);
\ADC_1:vinPlusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_21\,
		signal2=>\ADC_1:Net_152\);
\ADC_1:cy_analog_noconnect_154\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_152\);
\ADC_1:vinPlusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_22\,
		signal2=>\ADC_1:Net_154\);
\ADC_1:cy_analog_noconnect_155\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_154\);
\ADC_1:vinPlusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_23\,
		signal2=>\ADC_1:Net_156\);
\ADC_1:cy_analog_noconnect_156\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_156\);
\ADC_1:vinPlusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_24\,
		signal2=>\ADC_1:Net_158\);
\ADC_1:cy_analog_noconnect_157\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_158\);
\ADC_1:vinPlusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_25\,
		signal2=>\ADC_1:Net_160\);
\ADC_1:cy_analog_noconnect_158\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_160\);
\ADC_1:vinPlusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_26\,
		signal2=>\ADC_1:Net_162\);
\ADC_1:cy_analog_noconnect_159\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_162\);
\ADC_1:vinPlusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_27\,
		signal2=>\ADC_1:Net_164\);
\ADC_1:cy_analog_noconnect_160\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_164\);
\ADC_1:vinPlusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_28\,
		signal2=>\ADC_1:Net_166\);
\ADC_1:cy_analog_noconnect_161\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_166\);
\ADC_1:vinPlusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_29\,
		signal2=>\ADC_1:Net_168\);
\ADC_1:cy_analog_noconnect_162\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_168\);
\ADC_1:vinPlusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_30\,
		signal2=>\ADC_1:Net_170\);
\ADC_1:cy_analog_noconnect_163\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_170\);
\ADC_1:vinPlusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_31\,
		signal2=>\ADC_1:Net_172\);
\ADC_1:cy_analog_noconnect_164\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_172\);
\ADC_1:vinPlusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_32\,
		signal2=>\ADC_1:Net_180\);
\ADC_1:cy_analog_noconnect_165\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_180\);
\ADC_1:vinPlusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_33\,
		signal2=>\ADC_1:Net_181\);
\ADC_1:cy_analog_noconnect_166\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_181\);
\ADC_1:vinPlusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_34\,
		signal2=>\ADC_1:Net_182\);
\ADC_1:cy_analog_noconnect_167\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_182\);
\ADC_1:vinPlusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_35\,
		signal2=>\ADC_1:Net_183\);
\ADC_1:cy_analog_noconnect_168\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_183\);
\ADC_1:vinPlusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_36\,
		signal2=>\ADC_1:Net_184\);
\ADC_1:cy_analog_noconnect_169\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_184\);
\ADC_1:vinPlusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_37\,
		signal2=>\ADC_1:Net_185\);
\ADC_1:cy_analog_noconnect_170\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_185\);
\ADC_1:vinPlusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_38\,
		signal2=>\ADC_1:Net_186\);
\ADC_1:cy_analog_noconnect_171\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_186\);
\ADC_1:vinPlusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_39\,
		signal2=>\ADC_1:Net_187\);
\ADC_1:cy_analog_noconnect_172\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_187\);
\ADC_1:vinPlusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_40\,
		signal2=>\ADC_1:Net_188\);
\ADC_1:cy_analog_noconnect_173\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_188\);
\ADC_1:vinPlusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_41\,
		signal2=>\ADC_1:Net_189\);
\ADC_1:cy_analog_noconnect_174\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_189\);
\ADC_1:vinPlusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_42\,
		signal2=>\ADC_1:Net_190\);
\ADC_1:cy_analog_noconnect_175\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_190\);
\ADC_1:vinPlusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_43\,
		signal2=>\ADC_1:Net_191\);
\ADC_1:cy_analog_noconnect_176\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_191\);
\ADC_1:vinPlusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_44\,
		signal2=>\ADC_1:Net_192\);
\ADC_1:cy_analog_noconnect_177\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_192\);
\ADC_1:vinPlusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_45\,
		signal2=>\ADC_1:Net_193\);
\ADC_1:cy_analog_noconnect_178\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_193\);
\ADC_1:vinPlusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_46\,
		signal2=>\ADC_1:Net_194\);
\ADC_1:cy_analog_noconnect_179\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_194\);
\ADC_1:vinPlusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_47\,
		signal2=>\ADC_1:Net_195\);
\ADC_1:cy_analog_noconnect_180\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_195\);
\ADC_1:vinPlusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_48\,
		signal2=>\ADC_1:Net_196\);
\ADC_1:cy_analog_noconnect_181\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_196\);
\ADC_1:vinPlusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_49\,
		signal2=>\ADC_1:Net_197\);
\ADC_1:cy_analog_noconnect_182\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_197\);
\ADC_1:vinPlusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_50\,
		signal2=>\ADC_1:Net_198\);
\ADC_1:cy_analog_noconnect_183\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_198\);
\ADC_1:vinPlusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_51\,
		signal2=>\ADC_1:Net_199\);
\ADC_1:cy_analog_noconnect_184\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_199\);
\ADC_1:vinPlusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_52\,
		signal2=>\ADC_1:Net_200\);
\ADC_1:cy_analog_noconnect_185\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_200\);
\ADC_1:vinPlusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_53\,
		signal2=>\ADC_1:Net_201\);
\ADC_1:cy_analog_noconnect_186\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_201\);
\ADC_1:vinPlusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_54\,
		signal2=>\ADC_1:Net_202\);
\ADC_1:cy_analog_noconnect_187\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_202\);
\ADC_1:vinPlusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_55\,
		signal2=>\ADC_1:Net_203\);
\ADC_1:cy_analog_noconnect_188\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_203\);
\ADC_1:vinPlusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_56\,
		signal2=>\ADC_1:Net_204\);
\ADC_1:cy_analog_noconnect_189\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_204\);
\ADC_1:vinPlusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_57\,
		signal2=>\ADC_1:Net_205\);
\ADC_1:cy_analog_noconnect_190\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_205\);
\ADC_1:vinPlusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_58\,
		signal2=>\ADC_1:Net_206\);
\ADC_1:cy_analog_noconnect_191\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_206\);
\ADC_1:vinPlusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_59\,
		signal2=>\ADC_1:Net_207\);
\ADC_1:cy_analog_noconnect_192\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_207\);
\ADC_1:vinPlusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_60\,
		signal2=>\ADC_1:Net_208\);
\ADC_1:cy_analog_noconnect_193\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_208\);
\ADC_1:vinPlusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_61\,
		signal2=>\ADC_1:Net_209\);
\ADC_1:cy_analog_noconnect_194\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_209\);
\ADC_1:vinPlusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_62\,
		signal2=>\ADC_1:Net_210\);
\ADC_1:cy_analog_noconnect_195\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_210\);
\ADC_1:vinPlusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinPlus_63\,
		signal2=>\ADC_1:Net_211\);
\ADC_1:cy_analog_noconnect_196\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_211\);
\ADC_1:vinMinusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_0\,
		signal2=>\ADC_1:Net_213\);
\ADC_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_213\);
\ADC_1:vinMinusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_1\,
		signal2=>\ADC_1:Net_218\);
\ADC_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_218\);
\ADC_1:vinMinusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_2\,
		signal2=>\ADC_1:Net_220\);
\ADC_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_220\);
\ADC_1:vinMinusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_3\,
		signal2=>\ADC_1:Net_222\);
\ADC_1:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_222\);
\ADC_1:vinMinusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_4\,
		signal2=>\ADC_1:Net_224\);
\ADC_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_224\);
\ADC_1:vinMinusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_5\,
		signal2=>\ADC_1:Net_226\);
\ADC_1:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_226\);
\ADC_1:vinMinusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_6\,
		signal2=>\ADC_1:Net_228\);
\ADC_1:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_228\);
\ADC_1:vinMinusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_7\,
		signal2=>\ADC_1:Net_230\);
\ADC_1:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_230\);
\ADC_1:vinMinusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_8\,
		signal2=>\ADC_1:Net_232\);
\ADC_1:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_232\);
\ADC_1:vinMinusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_9\,
		signal2=>\ADC_1:Net_234\);
\ADC_1:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_234\);
\ADC_1:vinMinusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_10\,
		signal2=>\ADC_1:Net_236\);
\ADC_1:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_236\);
\ADC_1:vinMinusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_11\,
		signal2=>\ADC_1:Net_238\);
\ADC_1:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_238\);
\ADC_1:vinMinusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_12\,
		signal2=>\ADC_1:Net_240\);
\ADC_1:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_240\);
\ADC_1:vinMinusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_13\,
		signal2=>\ADC_1:Net_242\);
\ADC_1:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_242\);
\ADC_1:vinMinusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_14\,
		signal2=>\ADC_1:Net_244\);
\ADC_1:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_244\);
\ADC_1:vinMinusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_15\,
		signal2=>\ADC_1:Net_246\);
\ADC_1:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_246\);
\ADC_1:vinMinusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_16\,
		signal2=>\ADC_1:Net_248\);
\ADC_1:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_248\);
\ADC_1:vinMinusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_17\,
		signal2=>\ADC_1:Net_250\);
\ADC_1:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_250\);
\ADC_1:vinMinusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_18\,
		signal2=>\ADC_1:Net_252\);
\ADC_1:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_252\);
\ADC_1:vinMinusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_19\,
		signal2=>\ADC_1:Net_254\);
\ADC_1:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_254\);
\ADC_1:vinMinusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_20\,
		signal2=>\ADC_1:Net_256\);
\ADC_1:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_256\);
\ADC_1:vinMinusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_21\,
		signal2=>\ADC_1:Net_258\);
\ADC_1:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_258\);
\ADC_1:vinMinusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_22\,
		signal2=>\ADC_1:Net_260\);
\ADC_1:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_260\);
\ADC_1:vinMinusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_23\,
		signal2=>\ADC_1:Net_262\);
\ADC_1:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_262\);
\ADC_1:vinMinusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_24\,
		signal2=>\ADC_1:Net_264\);
\ADC_1:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_264\);
\ADC_1:vinMinusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_25\,
		signal2=>\ADC_1:Net_266\);
\ADC_1:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_266\);
\ADC_1:vinMinusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_26\,
		signal2=>\ADC_1:Net_268\);
\ADC_1:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_268\);
\ADC_1:vinMinusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_27\,
		signal2=>\ADC_1:Net_270\);
\ADC_1:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_270\);
\ADC_1:vinMinusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_28\,
		signal2=>\ADC_1:Net_272\);
\ADC_1:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_272\);
\ADC_1:vinMinusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_29\,
		signal2=>\ADC_1:Net_274\);
\ADC_1:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_274\);
\ADC_1:vinMinusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_30\,
		signal2=>\ADC_1:Net_276\);
\ADC_1:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_276\);
\ADC_1:vinMinusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_31\,
		signal2=>\ADC_1:Net_278\);
\ADC_1:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_278\);
\ADC_1:vinMinusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_32\,
		signal2=>\ADC_1:Net_285\);
\ADC_1:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_285\);
\ADC_1:vinMinusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_33\,
		signal2=>\ADC_1:Net_286\);
\ADC_1:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_286\);
\ADC_1:vinMinusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_34\,
		signal2=>\ADC_1:Net_287\);
\ADC_1:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_287\);
\ADC_1:vinMinusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_35\,
		signal2=>\ADC_1:Net_288\);
\ADC_1:cy_analog_noconnect_36\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_288\);
\ADC_1:vinMinusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_36\,
		signal2=>\ADC_1:Net_289\);
\ADC_1:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_289\);
\ADC_1:vinMinusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_37\,
		signal2=>\ADC_1:Net_290\);
\ADC_1:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_290\);
\ADC_1:vinMinusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_38\,
		signal2=>\ADC_1:Net_291\);
\ADC_1:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_291\);
\ADC_1:vinMinusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_39\,
		signal2=>\ADC_1:Net_292\);
\ADC_1:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_292\);
\ADC_1:vinMinusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_40\,
		signal2=>\ADC_1:Net_293\);
\ADC_1:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_293\);
\ADC_1:vinMinusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_41\,
		signal2=>\ADC_1:Net_294\);
\ADC_1:cy_analog_noconnect_42\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_294\);
\ADC_1:vinMinusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_42\,
		signal2=>\ADC_1:Net_295\);
\ADC_1:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_295\);
\ADC_1:vinMinusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_43\,
		signal2=>\ADC_1:Net_296\);
\ADC_1:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_296\);
\ADC_1:vinMinusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_44\,
		signal2=>\ADC_1:Net_297\);
\ADC_1:cy_analog_noconnect_45\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_297\);
\ADC_1:vinMinusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_45\,
		signal2=>\ADC_1:Net_298\);
\ADC_1:cy_analog_noconnect_46\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_298\);
\ADC_1:vinMinusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_46\,
		signal2=>\ADC_1:Net_299\);
\ADC_1:cy_analog_noconnect_47\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_299\);
\ADC_1:vinMinusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_47\,
		signal2=>\ADC_1:Net_300\);
\ADC_1:cy_analog_noconnect_48\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_300\);
\ADC_1:vinMinusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_48\,
		signal2=>\ADC_1:Net_301\);
\ADC_1:cy_analog_noconnect_49\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_301\);
\ADC_1:vinMinusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_49\,
		signal2=>\ADC_1:Net_302\);
\ADC_1:cy_analog_noconnect_50\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_302\);
\ADC_1:vinMinusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_50\,
		signal2=>\ADC_1:Net_303\);
\ADC_1:cy_analog_noconnect_51\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_303\);
\ADC_1:vinMinusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_51\,
		signal2=>\ADC_1:Net_304\);
\ADC_1:cy_analog_noconnect_52\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_304\);
\ADC_1:vinMinusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_52\,
		signal2=>\ADC_1:Net_305\);
\ADC_1:cy_analog_noconnect_53\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_305\);
\ADC_1:vinMinusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_53\,
		signal2=>\ADC_1:Net_306\);
\ADC_1:cy_analog_noconnect_54\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_306\);
\ADC_1:vinMinusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_54\,
		signal2=>\ADC_1:Net_307\);
\ADC_1:cy_analog_noconnect_55\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_307\);
\ADC_1:vinMinusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_55\,
		signal2=>\ADC_1:Net_308\);
\ADC_1:cy_analog_noconnect_56\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_308\);
\ADC_1:vinMinusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_56\,
		signal2=>\ADC_1:Net_309\);
\ADC_1:cy_analog_noconnect_57\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_309\);
\ADC_1:vinMinusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_57\,
		signal2=>\ADC_1:Net_310\);
\ADC_1:cy_analog_noconnect_58\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_310\);
\ADC_1:vinMinusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_58\,
		signal2=>\ADC_1:Net_311\);
\ADC_1:cy_analog_noconnect_59\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_311\);
\ADC_1:vinMinusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_59\,
		signal2=>\ADC_1:Net_312\);
\ADC_1:cy_analog_noconnect_60\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_312\);
\ADC_1:vinMinusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_60\,
		signal2=>\ADC_1:Net_313\);
\ADC_1:cy_analog_noconnect_61\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_313\);
\ADC_1:vinMinusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_61\,
		signal2=>\ADC_1:Net_314\);
\ADC_1:cy_analog_noconnect_62\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_314\);
\ADC_1:vinMinusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_62\,
		signal2=>\ADC_1:Net_315\);
\ADC_1:cy_analog_noconnect_63\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_315\);
\ADC_1:vinMinusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinMinus_63\,
		signal2=>\ADC_1:Net_316\);
\ADC_1:cy_analog_noconnect_64\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_316\);
\ADC_1:vinMinusConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_1:sarmuxVinMinus_1\, \ADC_1:sarmuxVinMinus_0\),
		signal2=>(\ADC_1:Net_340_1\, \ADC_1:Net_340_0\));
\ADC_1:cy_psoc4_sarmux_1\:cy_psoc4_sarmux_v1_10
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		cmn_neg_width=>1,
		input_mode=>"00")
	PORT MAP(muxin_plus=>(\ADC_1:Net_339_1\, \ADC_1:Net_339_0\),
		muxin_minus=>(\ADC_1:Net_340_1\, \ADC_1:Net_340_0\),
		cmn_neg=>(\ADC_1:Net_365_0\),
		vout_plus=>\ADC_1:sarmuxOutPlus\,
		vout_minus=>\ADC_1:sarmuxOutMinus\);
\ADC_1:cy_analog_noconnect_68\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_349\);
\ADC_1:vinNegMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinNeg_3\,
		signal2=>\ADC_1:Net_349\);
\ADC_1:cy_analog_noconnect_67\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_347\);
\ADC_1:vinNegMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinNeg_2\,
		signal2=>\ADC_1:Net_347\);
\ADC_1:cy_analog_noconnect_66\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_345\);
\ADC_1:vinNegMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinNeg_1\,
		signal2=>\ADC_1:Net_345\);
\ADC_1:cy_analog_noconnect_65\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_331\);
\ADC_1:vinNegMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vinNeg_0\,
		signal2=>\ADC_1:Net_331\);
\ADC_1:vinNegConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_1:vinNeg_0\),
		signal2=>(\ADC_1:Net_365_0\));
\ADC_1:vplusMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:muxoutPlus\,
		signal2=>\ADC_1:sarmuxOutPlus\);
\ADC_1:vminusMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:muxoutMinus\,
		signal2=>\ADC_1:sarmuxOutMinus\);
\ADC_1:cy_psoc4_sar_1\:cy_psoc4_sar_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_1:muxoutPlus\,
		vminus=>\ADC_1:muxoutMinus\,
		vref=>\ADC_1:vref\,
		ext_vref=>\ADC_1:Net_408\,
		clock=>\ADC_1:sarClock\,
		sample_done=>Net_374,
		chan_id_valid=>Net_376,
		chan_id=>(open, open, open, Net_377),
		data_valid=>Net_378,
		data=>(open, open, open, open,
			open, open, open, open,
			open, open, open, Net_379),
		eos_intr=>Net_375,
		irq=>\ADC_1:Net_423\,
		sw_negvref=>zero,
		cfg_st_sel=>(zero, zero),
		cfg_average=>zero,
		cfg_resolution=>zero,
		cfg_differential=>zero,
		trigger=>zero,
		data_hilo_sel=>zero);
\ADC_1:extVrefMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_408\,
		signal2=>\ADC_1:Net_439\);
\ADC_1:cy_analog_noconnect_70\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_441\);
\ADC_1:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c59db613-4f36-4240-9fd1-6497221364b3/77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_1:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_1:Net_439\,
		io=>(\ADC_1:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_1:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_1:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_1:intSarClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c59db613-4f36-4240-9fd1-6497221364b3/d2cd031e-911c-40bc-bbf8-28db941411f9",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_1:sarClock\,
		dig_domain_out=>open);
\ADC_1:vrefMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vrefBus_0\,
		signal2=>\ADC_1:Net_456\);
\ADC_1:cy_analog_noconnect_71\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_456\);
\ADC_1:vrefMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vrefBus_1\,
		signal2=>\ADC_1:Net_457\);
\ADC_1:cy_analog_noconnect_72\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_457\);
\ADC_1:vrefMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vrefBus_2\,
		signal2=>\ADC_1:Net_458\);
\ADC_1:cy_analog_noconnect_73\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_458\);
\ADC_1:vrefMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vrefBus_3\,
		signal2=>\ADC_1:Net_459\);
\ADC_1:cy_analog_noconnect_74\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_459\);
\ADC_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\ADC_1:Net_423\);
\ADC_1:sarmuxVinPlusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_0\,
		signal2=>\ADC_1:vinPlus_0\);
\ADC_1:filterConfigMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:filterVin_3\,
		signal2=>\ADC_1:Net_1149\);
\ADC_1:filterConfigMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:filterVin_1\,
		signal2=>\ADC_1:Net_1137\);
\ADC_1:filterConfigMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:filterVin_2\,
		signal2=>\ADC_1:Net_1144\);
\ADC_1:filterConfigMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:filterVin_0\,
		signal2=>\ADC_1:Net_1023\);
\ADC_1:filterVinMux_3_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1148\,
		signal2=>\ADC_1:vinPlus_35\);
\ADC_1:filterVinMux_3_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1147\,
		signal2=>\ADC_1:vinPlus_19\);
\ADC_1:filterVinMux_3_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1146\,
		signal2=>\ADC_1:vinPlus_3\);
\ADC_1:filterVinMux_2_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1143\,
		signal2=>\ADC_1:vinPlus_18\);
\ADC_1:filterVinMux_2_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1142\,
		signal2=>\ADC_1:vinPlus_2\);
\ADC_1:filterVinMux_1_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:Net_1136\,
		signal2=>\ADC_1:vinPlus_2\);
\ADC_1:sarmuxVinPlusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_1\,
		signal2=>\ADC_1:vinPlus_1\);
\ADC_1:sarmuxVinPlusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_2\,
		signal2=>\ADC_1:vinPlus_2\);
\ADC_1:sarmuxVinPlusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_3\,
		signal2=>\ADC_1:vinPlus_3\);
\ADC_1:sarmuxVinPlusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_4\,
		signal2=>\ADC_1:vinPlus_4\);
\ADC_1:sarmuxVinPlusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_5\,
		signal2=>\ADC_1:vinPlus_5\);
\ADC_1:sarmuxVinPlusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_6\,
		signal2=>\ADC_1:vinPlus_6\);
\ADC_1:sarmuxVinPlusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_7\,
		signal2=>\ADC_1:vinPlus_7\);
\ADC_1:sarmuxVinPlusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_8\,
		signal2=>\ADC_1:vinPlus_8\);
\ADC_1:sarmuxVinPlusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_9\,
		signal2=>\ADC_1:vinPlus_9\);
\ADC_1:sarmuxVinPlusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_10\,
		signal2=>\ADC_1:vinPlus_10\);
\ADC_1:sarmuxVinPlusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_11\,
		signal2=>\ADC_1:vinPlus_11\);
\ADC_1:sarmuxVinPlusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_12\,
		signal2=>\ADC_1:vinPlus_12\);
\ADC_1:sarmuxVinPlusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_13\,
		signal2=>\ADC_1:vinPlus_13\);
\ADC_1:sarmuxVinPlusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_14\,
		signal2=>\ADC_1:vinPlus_14\);
\ADC_1:sarmuxVinPlusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_15\,
		signal2=>\ADC_1:vinPlus_15\);
\ADC_1:sarmuxVinPlusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_16\,
		signal2=>\ADC_1:vinPlus_16\);
\ADC_1:sarmuxVinPlusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_17\,
		signal2=>\ADC_1:vinPlus_17\);
\ADC_1:sarmuxVinPlusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_18\,
		signal2=>\ADC_1:vinPlus_18\);
\ADC_1:sarmuxVinPlusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_19\,
		signal2=>\ADC_1:vinPlus_19\);
\ADC_1:sarmuxVinPlusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_20\,
		signal2=>\ADC_1:vinPlus_20\);
\ADC_1:sarmuxVinPlusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_21\,
		signal2=>\ADC_1:vinPlus_21\);
\ADC_1:sarmuxVinPlusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_22\,
		signal2=>\ADC_1:vinPlus_22\);
\ADC_1:sarmuxVinPlusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_23\,
		signal2=>\ADC_1:vinPlus_23\);
\ADC_1:sarmuxVinPlusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_24\,
		signal2=>\ADC_1:vinPlus_24\);
\ADC_1:sarmuxVinPlusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_25\,
		signal2=>\ADC_1:vinPlus_25\);
\ADC_1:sarmuxVinPlusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_26\,
		signal2=>\ADC_1:vinPlus_26\);
\ADC_1:sarmuxVinPlusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_27\,
		signal2=>\ADC_1:vinPlus_27\);
\ADC_1:sarmuxVinPlusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_28\,
		signal2=>\ADC_1:vinPlus_28\);
\ADC_1:sarmuxVinPlusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_29\,
		signal2=>\ADC_1:vinPlus_29\);
\ADC_1:sarmuxVinPlusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_30\,
		signal2=>\ADC_1:vinPlus_30\);
\ADC_1:sarmuxVinPlusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_31\,
		signal2=>\ADC_1:vinPlus_31\);
\ADC_1:cy_analog_noconnect_69\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1149\);
\ADC_1:cy_analog_noconnect_75\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1144\);
\ADC_1:cy_analog_noconnect_76\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1137\);
\ADC_1:cy_analog_noconnect_77\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1023\);
\ADC_1:cy_analog_noconnect_78\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1475\);
\ADC_1:sarmuxVinMinusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_32\,
		signal2=>\ADC_1:vinMinus_32\);
\ADC_1:sarmuxVinPlusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_32\,
		signal2=>\ADC_1:vinPlus_32\);
\ADC_1:sarmuxVinPlusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_33\,
		signal2=>\ADC_1:vinPlus_33\);
\ADC_1:sarmuxVinPlusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_34\,
		signal2=>\ADC_1:vinPlus_34\);
\ADC_1:sarmuxVinPlusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_35\,
		signal2=>\ADC_1:vinPlus_35\);
\ADC_1:sarmuxVinPlusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_36\,
		signal2=>\ADC_1:vinPlus_36\);
\ADC_1:sarmuxVinPlusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_37\,
		signal2=>\ADC_1:vinPlus_37\);
\ADC_1:sarmuxVinPlusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_38\,
		signal2=>\ADC_1:vinPlus_38\);
\ADC_1:sarmuxVinPlusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_39\,
		signal2=>\ADC_1:vinPlus_39\);
\ADC_1:sarmuxVinPlusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_40\,
		signal2=>\ADC_1:vinPlus_40\);
\ADC_1:sarmuxVinPlusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_41\,
		signal2=>\ADC_1:vinPlus_41\);
\ADC_1:sarmuxVinPlusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_42\,
		signal2=>\ADC_1:vinPlus_42\);
\ADC_1:sarmuxVinPlusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_43\,
		signal2=>\ADC_1:vinPlus_43\);
\ADC_1:sarmuxVinPlusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_44\,
		signal2=>\ADC_1:vinPlus_44\);
\ADC_1:sarmuxVinPlusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_45\,
		signal2=>\ADC_1:vinPlus_45\);
\ADC_1:sarmuxVinPlusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_46\,
		signal2=>\ADC_1:vinPlus_46\);
\ADC_1:sarmuxVinPlusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_47\,
		signal2=>\ADC_1:vinPlus_47\);
\ADC_1:sarmuxVinPlusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_48\,
		signal2=>\ADC_1:vinPlus_48\);
\ADC_1:sarmuxVinPlusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_49\,
		signal2=>\ADC_1:vinPlus_49\);
\ADC_1:sarmuxVinPlusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_50\,
		signal2=>\ADC_1:vinPlus_50\);
\ADC_1:sarmuxVinPlusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_51\,
		signal2=>\ADC_1:vinPlus_51\);
\ADC_1:sarmuxVinPlusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_52\,
		signal2=>\ADC_1:vinPlus_52\);
\ADC_1:sarmuxVinPlusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_53\,
		signal2=>\ADC_1:vinPlus_53\);
\ADC_1:sarmuxVinPlusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_54\,
		signal2=>\ADC_1:vinPlus_54\);
\ADC_1:sarmuxVinPlusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_55\,
		signal2=>\ADC_1:vinPlus_55\);
\ADC_1:sarmuxVinPlusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_56\,
		signal2=>\ADC_1:vinPlus_56\);
\ADC_1:sarmuxVinPlusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_57\,
		signal2=>\ADC_1:vinPlus_57\);
\ADC_1:sarmuxVinPlusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_58\,
		signal2=>\ADC_1:vinPlus_58\);
\ADC_1:sarmuxVinPlusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_59\,
		signal2=>\ADC_1:vinPlus_59\);
\ADC_1:sarmuxVinPlusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_60\,
		signal2=>\ADC_1:vinPlus_60\);
\ADC_1:sarmuxVinPlusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_61\,
		signal2=>\ADC_1:vinPlus_61\);
\ADC_1:sarmuxVinPlusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_62\,
		signal2=>\ADC_1:vinPlus_62\);
\ADC_1:sarmuxVinPlusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinPlus_63\,
		signal2=>\ADC_1:vinPlus_63\);
\ADC_1:intUabClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c59db613-4f36-4240-9fd1-6497221364b3/b6815a07-3ae4-40f3-8790-63c50500bc89",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>2,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_1:uabClock\,
		dig_domain_out=>open);
\ADC_1:sarmuxVinMinusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_0\,
		signal2=>\ADC_1:vinMinus_0\);
\ADC_1:sarmuxVinMinusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_1\,
		signal2=>\ADC_1:vinMinus_1\);
\ADC_1:sarmuxVinMinusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_2\,
		signal2=>\ADC_1:vinMinus_2\);
\ADC_1:sarmuxVinMinusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_3\,
		signal2=>\ADC_1:vinMinus_3\);
\ADC_1:sarmuxVinMinusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_4\,
		signal2=>\ADC_1:vinMinus_4\);
\ADC_1:sarmuxVinMinusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_5\,
		signal2=>\ADC_1:vinMinus_5\);
\ADC_1:sarmuxVinMinusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_6\,
		signal2=>\ADC_1:vinMinus_6\);
\ADC_1:sarmuxVinMinusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_7\,
		signal2=>\ADC_1:vinMinus_7\);
\ADC_1:sarmuxVinMinusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_8\,
		signal2=>\ADC_1:vinMinus_8\);
\ADC_1:sarmuxVinMinusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_9\,
		signal2=>\ADC_1:vinMinus_9\);
\ADC_1:sarmuxVinMinusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_10\,
		signal2=>\ADC_1:vinMinus_10\);
\ADC_1:sarmuxVinMinusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_11\,
		signal2=>\ADC_1:vinMinus_11\);
\ADC_1:sarmuxVinMinusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_12\,
		signal2=>\ADC_1:vinMinus_12\);
\ADC_1:sarmuxVinMinusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_13\,
		signal2=>\ADC_1:vinMinus_13\);
\ADC_1:sarmuxVinMinusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_14\,
		signal2=>\ADC_1:vinMinus_14\);
\ADC_1:sarmuxVinMinusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_15\,
		signal2=>\ADC_1:vinMinus_15\);
\ADC_1:sarmuxVinMinusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_16\,
		signal2=>\ADC_1:vinMinus_16\);
\ADC_1:sarmuxVinMinusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_17\,
		signal2=>\ADC_1:vinMinus_17\);
\ADC_1:sarmuxVinMinusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_18\,
		signal2=>\ADC_1:vinMinus_18\);
\ADC_1:sarmuxVinMinusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_19\,
		signal2=>\ADC_1:vinMinus_19\);
\ADC_1:sarmuxVinMinusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_20\,
		signal2=>\ADC_1:vinMinus_20\);
\ADC_1:sarmuxVinMinusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_21\,
		signal2=>\ADC_1:vinMinus_21\);
\ADC_1:sarmuxVinMinusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_22\,
		signal2=>\ADC_1:vinMinus_22\);
\ADC_1:sarmuxVinMinusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_23\,
		signal2=>\ADC_1:vinMinus_23\);
\ADC_1:sarmuxVinMinusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_24\,
		signal2=>\ADC_1:vinMinus_24\);
\ADC_1:sarmuxVinMinusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_25\,
		signal2=>\ADC_1:vinMinus_25\);
\ADC_1:sarmuxVinMinusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_26\,
		signal2=>\ADC_1:vinMinus_26\);
\ADC_1:sarmuxVinMinusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_27\,
		signal2=>\ADC_1:vinMinus_27\);
\ADC_1:sarmuxVinMinusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_28\,
		signal2=>\ADC_1:vinMinus_28\);
\ADC_1:sarmuxVinMinusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_29\,
		signal2=>\ADC_1:vinMinus_29\);
\ADC_1:sarmuxVinMinusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_30\,
		signal2=>\ADC_1:vinMinus_30\);
\ADC_1:sarmuxVinMinusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_31\,
		signal2=>\ADC_1:vinMinus_31\);
\ADC_1:sarmuxVinMinusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_33\,
		signal2=>\ADC_1:vinMinus_33\);
\ADC_1:sarmuxVinMinusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_34\,
		signal2=>\ADC_1:vinMinus_34\);
\ADC_1:sarmuxVinMinusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_35\,
		signal2=>\ADC_1:vinMinus_35\);
\ADC_1:sarmuxVinMinusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_36\,
		signal2=>\ADC_1:vinMinus_36\);
\ADC_1:sarmuxVinMinusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_37\,
		signal2=>\ADC_1:vinMinus_37\);
\ADC_1:sarmuxVinMinusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_38\,
		signal2=>\ADC_1:vinMinus_38\);
\ADC_1:sarmuxVinMinusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_39\,
		signal2=>\ADC_1:vinMinus_39\);
\ADC_1:sarmuxVinMinusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_40\,
		signal2=>\ADC_1:vinMinus_40\);
\ADC_1:sarmuxVinMinusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_41\,
		signal2=>\ADC_1:vinMinus_41\);
\ADC_1:sarmuxVinMinusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_42\,
		signal2=>\ADC_1:vinMinus_42\);
\ADC_1:sarmuxVinMinusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_43\,
		signal2=>\ADC_1:vinMinus_43\);
\ADC_1:sarmuxVinMinusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_44\,
		signal2=>\ADC_1:vinMinus_44\);
\ADC_1:sarmuxVinMinusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_45\,
		signal2=>\ADC_1:vinMinus_45\);
\ADC_1:sarmuxVinMinusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_46\,
		signal2=>\ADC_1:vinMinus_46\);
\ADC_1:sarmuxVinMinusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_47\,
		signal2=>\ADC_1:vinMinus_47\);
\ADC_1:sarmuxVinMinusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_48\,
		signal2=>\ADC_1:vinMinus_48\);
\ADC_1:sarmuxVinMinusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_49\,
		signal2=>\ADC_1:vinMinus_49\);
\ADC_1:sarmuxVinMinusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_50\,
		signal2=>\ADC_1:vinMinus_50\);
\ADC_1:sarmuxVinMinusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_51\,
		signal2=>\ADC_1:vinMinus_51\);
\ADC_1:sarmuxVinMinusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_52\,
		signal2=>\ADC_1:vinMinus_52\);
\ADC_1:sarmuxVinMinusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_53\,
		signal2=>\ADC_1:vinMinus_53\);
\ADC_1:sarmuxVinMinusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_54\,
		signal2=>\ADC_1:vinMinus_54\);
\ADC_1:sarmuxVinMinusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_55\,
		signal2=>\ADC_1:vinMinus_55\);
\ADC_1:sarmuxVinMinusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_56\,
		signal2=>\ADC_1:vinMinus_56\);
\ADC_1:sarmuxVinMinusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_57\,
		signal2=>\ADC_1:vinMinus_57\);
\ADC_1:sarmuxVinMinusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_58\,
		signal2=>\ADC_1:vinMinus_58\);
\ADC_1:sarmuxVinMinusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_59\,
		signal2=>\ADC_1:vinMinus_59\);
\ADC_1:sarmuxVinMinusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_60\,
		signal2=>\ADC_1:vinMinus_60\);
\ADC_1:sarmuxVinMinusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_61\,
		signal2=>\ADC_1:vinMinus_61\);
\ADC_1:sarmuxVinMinusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_62\,
		signal2=>\ADC_1:vinMinus_62\);
\ADC_1:sarmuxVinMinusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:sarmuxVinMinus_63\,
		signal2=>\ADC_1:vinMinus_63\);
\ADC_1:vRef_4\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1379\);
\ADC_1:vRef_5\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1382\);
\ADC_1:vRef_6\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1385\);
\ADC_1:vRef_7\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1388\);
\ADC_1:vssa_kelvin_3\:cy_vref_v1_0
	GENERIC MAP(guid=>"27E55207-D708-4E0A-9CA9-208BEFB90B23",
		name=>"CY_INTERNAL_VSSA_KELVIN",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1406\);
\ADC_1:vssa_kelvin_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"27E55207-D708-4E0A-9CA9-208BEFB90B23",
		name=>"CY_INTERNAL_VSSA_KELVIN",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1402\);
\ADC_1:vssa_kelvin_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"27E55207-D708-4E0A-9CA9-208BEFB90B23",
		name=>"CY_INTERNAL_VSSA_KELVIN",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1399\);
\ADC_1:vssa_kelvin_0\:cy_vref_v1_0
	GENERIC MAP(guid=>"27E55207-D708-4E0A-9CA9-208BEFB90B23",
		name=>"CY_INTERNAL_VSSA_KELVIN",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_1:Net_1405\);
\ADC_1:vrefMuxRemoved_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_1:vref\,
		signal2=>\ADC_1:Net_1448\);
\ADC_1:cy_analog_noconnect_87\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1448\);
\ADC_1:intermbc:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_1:Net_1523_0\),
		signal2=>(Net_382_0));
\ADC_1:cy_analog_noconnect_81\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_983\);
\ADC_1:agndbc:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_1:filterVagnd\),
		signal2=>(Net_382_1));
\ADC_1:cy_analog_noconnect_80\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1506\);
\ADC_1:cy_analog_noconnect_82\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1507\);
\ADC_1:cy_analog_noconnect_83\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1504\);
\ADC_1:cy_analog_noconnect_84\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1530\);
\ADC_1:cy_analog_noconnect_85\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1529\);
\ADC_1:cy_analog_noconnect_86\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_1:Net_1528\);
\ADC_1:vinPlusConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>2,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC_1:sarmuxVinPlus_1\, \ADC_1:sarmuxVinPlus_0\),
		signal2=>(\ADC_1:Net_339_1\, \ADC_1:Net_339_0\));
\ADC_1:t_fvout__cy_connect_v1_0\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_380,
		signal2=>\ADC_1:filterVout\);
\VDAC_1:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:Net_471\);
\VDAC_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:Net_472\);
\VDAC_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_1:Net_50\,
		signal2=>\VDAC_1:Net_63\);
\VDAC_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_1:Net_92\,
		signal2=>\VDAC_1:Net_63\);
\VDAC_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:Net_468\);
\VDAC_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:Net_470\);
\VDAC_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_1:Net_495\,
		signal2=>Net_274);
\VDAC_1:internalClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eb4d724f-6dd5-4043-968b-07304afe48d5/fb74bf99-08d8-48cc-9b6e-02166c31b629",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\VDAC_1:Net_30\,
		dig_domain_out=>open);
\VDAC_1:UAB:halfuab\:cy_psoc4_half_uab_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(x0=>\VDAC_1:Net_468\,
		x1=>\VDAC_1:Net_470\,
		x2=>\VDAC_1:Net_471\,
		x3=>\VDAC_1:Net_472\,
		ref=>\VDAC_1:Net_50\,
		agnd=>\VDAC_1:Net_92\,
		vout=>\VDAC_1:Net_493\,
		couple=>\VDAC_1:Net_18\,
		clock=>\VDAC_1:Net_30\,
		modbitab=>zero,
		modbitc=>zero,
		strobe=>zero,
		trigger=>zero,
		comp=>\VDAC_1:Net_14\,
		uab_valid=>\VDAC_1:Net_15\,
		uab_trig_out=>\VDAC_1:Net_17\,
		uab_dac_intr=>\VDAC_1:Net_16\);
\VDAC_1:OUTBUFFER:cy_psoc4_abuf\:cy_psoc4_abuf_v1_0
	GENERIC MAP(cy_registers=>"",
		needs_dsab=>'0',
		deepsleep_available=>'0',
		has_resistor=>'0')
	PORT MAP(vplus=>\VDAC_1:Net_493\,
		vminus=>\VDAC_1:OUTBUFFER:Net_9\,
		vout1=>\VDAC_1:OUTBUFFER:Net_18\,
		rs_bot=>\VDAC_1:OUTBUFFER:Net_29\,
		vout10=>\VDAC_1:OUTBUFFER:Net_19\,
		cmpout=>\VDAC_1:OUTBUFFER:Net_12\);
\VDAC_1:OUTBUFFER:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_1:OUTBUFFER:Net_9\,
		signal2=>\VDAC_1:Net_495\);
\VDAC_1:OUTBUFFER:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_274,
		signal2=>\VDAC_1:OUTBUFFER:Net_19\);
\VDAC_1:OUTBUFFER:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:OUTBUFFER:Net_29\);
\VDAC_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_1:Net_18\);
\VDAC_1:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\VDAC_1:Net_63\);
\VDAC_2:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:Net_471\);
\VDAC_2:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:Net_472\);
\VDAC_2:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_2:Net_50\,
		signal2=>\VDAC_2:Net_63\);
\VDAC_2:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_2:Net_92\,
		signal2=>\VDAC_2:Net_63\);
\VDAC_2:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:Net_468\);
\VDAC_2:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:Net_470\);
\VDAC_2:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_2:Net_495\,
		signal2=>Net_155);
\VDAC_2:internalClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1877c660-adcb-4401-858c-10770658ce18/fb74bf99-08d8-48cc-9b6e-02166c31b629",
		source_clock_id=>"",
		divisor=>0,
		period=>"4000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\VDAC_2:Net_30\,
		dig_domain_out=>open);
\VDAC_2:UAB:halfuab\:cy_psoc4_half_uab_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(x0=>\VDAC_2:Net_468\,
		x1=>\VDAC_2:Net_470\,
		x2=>\VDAC_2:Net_471\,
		x3=>\VDAC_2:Net_472\,
		ref=>\VDAC_2:Net_50\,
		agnd=>\VDAC_2:Net_92\,
		vout=>\VDAC_2:Net_493\,
		couple=>\VDAC_2:Net_18\,
		clock=>\VDAC_2:Net_30\,
		modbitab=>zero,
		modbitc=>zero,
		strobe=>zero,
		trigger=>zero,
		comp=>\VDAC_2:Net_14\,
		uab_valid=>\VDAC_2:Net_15\,
		uab_trig_out=>\VDAC_2:Net_17\,
		uab_dac_intr=>\VDAC_2:Net_16\);
\VDAC_2:OUTBUFFER:cy_psoc4_abuf\:cy_psoc4_abuf_v1_0
	GENERIC MAP(cy_registers=>"",
		needs_dsab=>'0',
		deepsleep_available=>'0',
		has_resistor=>'0')
	PORT MAP(vplus=>\VDAC_2:Net_493\,
		vminus=>\VDAC_2:OUTBUFFER:Net_9\,
		vout1=>\VDAC_2:OUTBUFFER:Net_18\,
		rs_bot=>\VDAC_2:OUTBUFFER:Net_29\,
		vout10=>\VDAC_2:OUTBUFFER:Net_19\,
		cmpout=>\VDAC_2:OUTBUFFER:Net_12\);
\VDAC_2:OUTBUFFER:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\VDAC_2:OUTBUFFER:Net_9\,
		signal2=>\VDAC_2:Net_495\);
\VDAC_2:OUTBUFFER:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_155,
		signal2=>\VDAC_2:OUTBUFFER:Net_19\);
\VDAC_2:OUTBUFFER:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:OUTBUFFER:Net_29\);
\VDAC_2:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC_2:Net_18\);
\VDAC_2:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"8033E1AF-BF3E-4071-8785-2960FD1E3424",
		name=>"System wide reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\VDAC_2:Net_63\);
CPU_ANA_OUT2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CPU_ANA_OUT2_net_0),
		analog=>Net_155,
		io=>(tmpIO_0__CPU_ANA_OUT2_net_0),
		siovref=>(tmpSIOVREF__CPU_ANA_OUT2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_ANA_OUT2_net_0);
CPU_ANA_OUT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b23e8237-0337-409c-a272-d625f2b73210",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CPU_ANA_OUT1_net_0),
		analog=>Net_274,
		io=>(tmpIO_0__CPU_ANA_OUT1_net_0),
		siovref=>(tmpSIOVREF__CPU_ANA_OUT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_ANA_OUT1_net_0);
CPU_ANA_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1483c14c-f1aa-4c02-868b-09369c21a7c1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CPU_ANA_IN1_net_0),
		analog=>Net_384,
		io=>(tmpIO_0__CPU_ANA_IN1_net_0),
		siovref=>(tmpSIOVREF__CPU_ANA_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_ANA_IN1_net_0);
CPU_ANA_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e655b24b-3dee-434b-9d4a-478d1a133d9e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__CPU_ANA_IN2_net_0),
		analog=>Net_386,
		io=>(tmpIO_0__CPU_ANA_IN2_net_0),
		siovref=>(tmpSIOVREF__CPU_ANA_IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_ANA_IN2_net_0);
\PWM_1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_400,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_396,
		overflow=>Net_395,
		compare_match=>Net_397,
		line_out=>Net_447,
		line_out_compl=>Net_399,
		interrupt=>Net_394);
\PWM_2:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_400,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_408,
		overflow=>Net_407,
		compare_match=>Net_409,
		line_out=>Net_454,
		line_out_compl=>Net_411,
		interrupt=>Net_406);
\Timer_1:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_450,
		capture=>Net_417,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_420,
		overflow=>Net_419,
		compare_match=>Net_421,
		line_out=>Net_422,
		line_out_compl=>Net_423,
		interrupt=>Net_418);
\Timer_2:cy_m0s8_tcpwm_1\:cy_m0s8_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_450,
		capture=>Net_424,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		underflow=>Net_432,
		overflow=>Net_431,
		compare_match=>Net_433,
		line_out=>Net_434,
		line_out_compl=>Net_435,
		interrupt=>Net_430);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"47cab00f-e1ff-455e-8262-591754572025",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_400,
		dig_domain_out=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"209d7826-7cb5-4618-b6e0-ff2d6a198c8e",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_450,
		dig_domain_out=>open);
CPU_FREQ_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_424,
		analog=>(open),
		io=>(tmpIO_0__CPU_FREQ_IN2_net_0),
		siovref=>(tmpSIOVREF__CPU_FREQ_IN2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_FREQ_IN2_net_0);
CPU_FREQ_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15ff6209-bf7f-45a2-a768-791ecb1cf79e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_417,
		analog=>(open),
		io=>(tmpIO_0__CPU_FREQ_IN1_net_0),
		siovref=>(tmpSIOVREF__CPU_FREQ_IN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_FREQ_IN1_net_0);
CPU_FREQ_OUT1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_447,
		fb=>(tmpFB_0__CPU_FREQ_OUT1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPU_FREQ_OUT1_net_0),
		siovref=>(tmpSIOVREF__CPU_FREQ_OUT1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_FREQ_OUT1_net_0);
CPU_FREQ_OUT2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf25e472-98c0-4d23-a363-ddc4c928b007",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_454,
		fb=>(tmpFB_0__CPU_FREQ_OUT2_net_0),
		analog=>(open),
		io=>(tmpIO_0__CPU_FREQ_OUT2_net_0),
		siovref=>(tmpSIOVREF__CPU_FREQ_OUT2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CPU_FREQ_OUT2_net_0);
\SPI:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8c8734ef-3644-4eed-bc55-360072b94fff/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\SPI:Net_847\,
		dig_domain_out=>open);
\SPI:ss_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/3446580a-3b9d-491c-8730-f7ea34ca86e3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\SPI:Net_1297\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__ss_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__ss_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__ss_s_net_0\);
\SPI:miso_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>\SPI:miso_s_wire\,
		fb=>(\SPI:tmpFB_0__miso_s_net_0\),
		analog=>(open),
		io=>(\SPI:tmpIO_0__miso_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__miso_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__miso_s_net_0\);
\SPI:sclk_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\SPI:sclk_s_wire\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__sclk_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__sclk_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__sclk_s_net_0\);
\SPI:mosi_s\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c8734ef-3644-4eed-bc55-360072b94fff/5e2b647c-52cb-4f09-80bd-87ed9563ab24",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\SPI:mosi_s_wire\,
		analog=>(open),
		io=>(\SPI:tmpIO_0__mosi_s_net_0\),
		siovref=>(\SPI:tmpSIOVREF__mosi_s_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\SPI:tmpINTERRUPT_0__mosi_s_net_0\);
\SPI:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>1)
	PORT MAP(clock=>\SPI:Net_847\,
		interrupt=>Net_457,
		rx=>zero,
		tx=>\SPI:tx_wire\,
		cts=>zero,
		rts=>\SPI:rts_wire\,
		mosi_m=>\SPI:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\SPI:select_m_wire_3\, \SPI:select_m_wire_2\, \SPI:select_m_wire_1\, \SPI:select_m_wire_0\),
		sclk_m=>\SPI:sclk_m_wire\,
		mosi_s=>\SPI:mosi_s_wire\,
		miso_s=>\SPI:miso_s_wire\,
		select_s=>\SPI:Net_1297\,
		sclk_s=>\SPI:sclk_s_wire\,
		scl=>Net_474,
		sda=>Net_475,
		tx_req=>Net_460,
		rx_req=>Net_459);
\I2C:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"127877237.851662",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\I2C:Net_847\,
		dig_domain_out=>open);
\I2C:sda\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__sda_net_0\),
		analog=>(open),
		io=>Net_497,
		siovref=>(\I2C:tmpSIOVREF__sda_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__sda_net_0\);
\I2C:scl\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\I2C:tmpFB_0__scl_net_0\),
		analog=>(open),
		io=>Net_496,
		siovref=>(\I2C:tmpSIOVREF__scl_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\I2C:tmpINTERRUPT_0__scl_net_0\);
\I2C:SCB_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_479);
\I2C:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>0)
	PORT MAP(clock=>\I2C:Net_847\,
		interrupt=>Net_479,
		rx=>zero,
		tx=>\I2C:tx_wire\,
		cts=>zero,
		rts=>\I2C:rts_wire\,
		mosi_m=>\I2C:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\I2C:select_m_wire_3\, \I2C:select_m_wire_2\, \I2C:select_m_wire_1\, \I2C:select_m_wire_0\),
		sclk_m=>\I2C:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\I2C:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_496,
		sda=>Net_497,
		tx_req=>Net_482,
		rx_req=>Net_481);

END R_T_L;
