# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Adder_1bit.sv" \
"../../../../project_1.srcs/sim_1/new/Adder_1bit_test.sv" \
"../../../../project_1.srcs/sources_1/new/HalfAdder.sv" \
"../../../../project_1.srcs/sim_1/new/Main_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
