
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009da4  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001a8  20000000  00009da4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a14  200001a8  00009f4c  000181a8  2**2
                  ALLOC
  3 .stack        00002004  20000bbc  0000a960  000181a8  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000181a8  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000181d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00031f46  00000000  00000000  0001822b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004ce4  00000000  00000000  0004a171  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b211  00000000  00000000  0004ee55  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000007f0  00000000  00000000  0005a066  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000c18  00000000  00000000  0005a856  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001cb45  00000000  00000000  0005b46e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00015d25  00000000  00000000  00077fb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000883f0  00000000  00000000  0008dcd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002330  00000000  00000000  001160c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002bc0 	.word	0x20002bc0
       4:	000028a9 	.word	0x000028a9
       8:	000028a5 	.word	0x000028a5
       c:	000028a5 	.word	0x000028a5
	...
      2c:	000028a5 	.word	0x000028a5
	...
      38:	000028a5 	.word	0x000028a5
      3c:	000028a5 	.word	0x000028a5
      40:	000028a5 	.word	0x000028a5
      44:	000028a5 	.word	0x000028a5
      48:	000028a5 	.word	0x000028a5
      4c:	000028a5 	.word	0x000028a5
      50:	000028a5 	.word	0x000028a5
      54:	000028a5 	.word	0x000028a5
      58:	000028a5 	.word	0x000028a5
      5c:	000028a5 	.word	0x000028a5
      60:	000028a5 	.word	0x000028a5
      64:	00002155 	.word	0x00002155
      68:	00002165 	.word	0x00002165
      6c:	00002175 	.word	0x00002175
      70:	00002185 	.word	0x00002185
      74:	000028a5 	.word	0x000028a5
      78:	000028a5 	.word	0x000028a5
      7c:	000028a5 	.word	0x000028a5
      80:	000028a5 	.word	0x000028a5
      84:	000028a5 	.word	0x000028a5
      88:	00000ce1 	.word	0x00000ce1
      8c:	00000cf1 	.word	0x00000cf1
      90:	00000d01 	.word	0x00000d01
      94:	000028a5 	.word	0x000028a5
      98:	000028a5 	.word	0x000028a5
      9c:	000028a5 	.word	0x000028a5
      a0:	000028a5 	.word	0x000028a5
      a4:	000028a5 	.word	0x000028a5
      a8:	000028a5 	.word	0x000028a5
      ac:	000028a5 	.word	0x000028a5

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200001a8 	.word	0x200001a8
      d0:	00000000 	.word	0x00000000
      d4:	00009da4 	.word	0x00009da4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00009da4 	.word	0x00009da4
     104:	200001ac 	.word	0x200001ac
     108:	00009da4 	.word	0x00009da4
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000210 	.word	0x20000210
     14c:	20000a4c 	.word	0x20000a4c
     150:	00001bfd 	.word	0x00001bfd
     154:	41004400 	.word	0x41004400
     158:	00001ce9 	.word	0x00001ce9

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	00002195 	.word	0x00002195
     2f8:	0000265d 	.word	0x0000265d
     2fc:	000f4240 	.word	0x000f4240
     300:	00006ced 	.word	0x00006ced
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	20000a4c 	.word	0x20000a4c
     310:	000021fd 	.word	0x000021fd
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000210 	.word	0x20000210
     328:	42000c00 	.word	0x42000c00
     32c:	000019e5 	.word	0x000019e5
     330:	00002129 	.word	0x00002129
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	2000024c 	.word	0x2000024c
     340:	00002e3f 	.word	0x00002e3f

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000210 	.word	0x20000210
     380:	20000a4c 	.word	0x20000a4c
     384:	00001bfd 	.word	0x00001bfd
     388:	41004400 	.word	0x41004400
     38c:	00001ce9 	.word	0x00001ce9

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000210 	.word	0x20000210
     3d0:	20000a4c 	.word	0x20000a4c
     3d4:	00001bfd 	.word	0x00001bfd
     3d8:	00000111 	.word	0x00000111
     3dc:	2000064c 	.word	0x2000064c
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000210 	.word	0x20000210
     424:	20000a4c 	.word	0x20000a4c
     428:	00001bfd 	.word	0x00001bfd
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     434:	b5f0      	push	{r4, r5, r6, r7, lr}
     436:	465f      	mov	r7, fp
     438:	4656      	mov	r6, sl
     43a:	464d      	mov	r5, r9
     43c:	4644      	mov	r4, r8
     43e:	b4f0      	push	{r4, r5, r6, r7}
     440:	b091      	sub	sp, #68	; 0x44
     442:	1c05      	adds	r5, r0, #0
     444:	1c0c      	adds	r4, r1, #0
     446:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     448:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     44a:	1c08      	adds	r0, r1, #0
     44c:	4bad      	ldr	r3, [pc, #692]	; (704 <usart_init+0x2d0>)
     44e:	4798      	blx	r3
     450:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     452:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     454:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     456:	07d9      	lsls	r1, r3, #31
     458:	d500      	bpl.n	45c <usart_init+0x28>
     45a:	e14b      	b.n	6f4 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     45c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     45e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     460:	079f      	lsls	r7, r3, #30
     462:	d500      	bpl.n	466 <usart_init+0x32>
     464:	e146      	b.n	6f4 <usart_init+0x2c0>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     466:	4ba8      	ldr	r3, [pc, #672]	; (708 <usart_init+0x2d4>)
     468:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     46a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     46c:	2701      	movs	r7, #1
     46e:	408f      	lsls	r7, r1
     470:	1c39      	adds	r1, r7, #0
     472:	4301      	orrs	r1, r0
     474:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     476:	a90f      	add	r1, sp, #60	; 0x3c
     478:	272d      	movs	r7, #45	; 0x2d
     47a:	5df3      	ldrb	r3, [r6, r7]
     47c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     47e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     480:	b2d2      	uxtb	r2, r2
     482:	4690      	mov	r8, r2
     484:	1c10      	adds	r0, r2, #0
     486:	4ba1      	ldr	r3, [pc, #644]	; (70c <usart_init+0x2d8>)
     488:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     48a:	4640      	mov	r0, r8
     48c:	4ba0      	ldr	r3, [pc, #640]	; (710 <usart_init+0x2dc>)
     48e:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     490:	5df0      	ldrb	r0, [r6, r7]
     492:	2100      	movs	r1, #0
     494:	4b9f      	ldr	r3, [pc, #636]	; (714 <usart_init+0x2e0>)
     496:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     498:	7af3      	ldrb	r3, [r6, #11]
     49a:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     49c:	2324      	movs	r3, #36	; 0x24
     49e:	5cf3      	ldrb	r3, [r6, r3]
     4a0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     4a2:	2325      	movs	r3, #37	; 0x25
     4a4:	5cf3      	ldrb	r3, [r6, r3]
     4a6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     4a8:	7ef3      	ldrb	r3, [r6, #27]
     4aa:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     4ac:	7f33      	ldrb	r3, [r6, #28]
     4ae:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     4b0:	6829      	ldr	r1, [r5, #0]
     4b2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     4b4:	1c08      	adds	r0, r1, #0
     4b6:	4b93      	ldr	r3, [pc, #588]	; (704 <usart_init+0x2d0>)
     4b8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     4ba:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     4bc:	2200      	movs	r2, #0
     4be:	466b      	mov	r3, sp
     4c0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     4c2:	8a32      	ldrh	r2, [r6, #16]
     4c4:	9202      	str	r2, [sp, #8]
     4c6:	2380      	movs	r3, #128	; 0x80
     4c8:	01db      	lsls	r3, r3, #7
     4ca:	429a      	cmp	r2, r3
     4cc:	d021      	beq.n	512 <usart_init+0xde>
     4ce:	2380      	movs	r3, #128	; 0x80
     4d0:	01db      	lsls	r3, r3, #7
     4d2:	429a      	cmp	r2, r3
     4d4:	d804      	bhi.n	4e0 <usart_init+0xac>
     4d6:	2380      	movs	r3, #128	; 0x80
     4d8:	019b      	lsls	r3, r3, #6
     4da:	429a      	cmp	r2, r3
     4dc:	d011      	beq.n	502 <usart_init+0xce>
     4de:	e008      	b.n	4f2 <usart_init+0xbe>
     4e0:	23c0      	movs	r3, #192	; 0xc0
     4e2:	01db      	lsls	r3, r3, #7
     4e4:	9f02      	ldr	r7, [sp, #8]
     4e6:	429f      	cmp	r7, r3
     4e8:	d00f      	beq.n	50a <usart_init+0xd6>
     4ea:	2380      	movs	r3, #128	; 0x80
     4ec:	021b      	lsls	r3, r3, #8
     4ee:	429f      	cmp	r7, r3
     4f0:	d003      	beq.n	4fa <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     4f2:	2710      	movs	r7, #16
     4f4:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4f6:	2700      	movs	r7, #0
     4f8:	e00e      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     4fa:	2703      	movs	r7, #3
     4fc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     4fe:	2700      	movs	r7, #0
     500:	e00a      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     502:	2710      	movs	r7, #16
     504:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     506:	2701      	movs	r7, #1
     508:	e006      	b.n	518 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     50a:	2708      	movs	r7, #8
     50c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     50e:	2701      	movs	r7, #1
     510:	e002      	b.n	518 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     512:	2708      	movs	r7, #8
     514:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     516:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     518:	6831      	ldr	r1, [r6, #0]
     51a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     51c:	68f2      	ldr	r2, [r6, #12]
     51e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     520:	6973      	ldr	r3, [r6, #20]
     522:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     524:	7e31      	ldrb	r1, [r6, #24]
     526:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     528:	2326      	movs	r3, #38	; 0x26
     52a:	5cf3      	ldrb	r3, [r6, r3]
     52c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     52e:	6873      	ldr	r3, [r6, #4]
     530:	2b00      	cmp	r3, #0
     532:	d013      	beq.n	55c <usart_init+0x128>
     534:	2280      	movs	r2, #128	; 0x80
     536:	0552      	lsls	r2, r2, #21
     538:	4293      	cmp	r3, r2
     53a:	d12e      	bne.n	59a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     53c:	2327      	movs	r3, #39	; 0x27
     53e:	5cf3      	ldrb	r3, [r6, r3]
     540:	2b00      	cmp	r3, #0
     542:	d12e      	bne.n	5a2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     544:	6a37      	ldr	r7, [r6, #32]
     546:	b2c0      	uxtb	r0, r0
     548:	4b73      	ldr	r3, [pc, #460]	; (718 <usart_init+0x2e4>)
     54a:	4798      	blx	r3
     54c:	1c01      	adds	r1, r0, #0
     54e:	1c38      	adds	r0, r7, #0
     550:	466a      	mov	r2, sp
     552:	3226      	adds	r2, #38	; 0x26
     554:	4b71      	ldr	r3, [pc, #452]	; (71c <usart_init+0x2e8>)
     556:	4798      	blx	r3
     558:	1c03      	adds	r3, r0, #0
     55a:	e01f      	b.n	59c <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     55c:	2327      	movs	r3, #39	; 0x27
     55e:	5cf3      	ldrb	r3, [r6, r3]
     560:	2b00      	cmp	r3, #0
     562:	d00a      	beq.n	57a <usart_init+0x146>
				status_code =
     564:	9a06      	ldr	r2, [sp, #24]
     566:	9200      	str	r2, [sp, #0]
     568:	6a30      	ldr	r0, [r6, #32]
     56a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     56c:	466a      	mov	r2, sp
     56e:	3226      	adds	r2, #38	; 0x26
     570:	1c3b      	adds	r3, r7, #0
     572:	4f6b      	ldr	r7, [pc, #428]	; (720 <usart_init+0x2ec>)
     574:	47b8      	blx	r7
     576:	1c03      	adds	r3, r0, #0
     578:	e010      	b.n	59c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     57a:	6a31      	ldr	r1, [r6, #32]
     57c:	9107      	str	r1, [sp, #28]
     57e:	b2c0      	uxtb	r0, r0
     580:	4b65      	ldr	r3, [pc, #404]	; (718 <usart_init+0x2e4>)
     582:	4798      	blx	r3
     584:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     586:	9a06      	ldr	r2, [sp, #24]
     588:	9200      	str	r2, [sp, #0]
     58a:	9807      	ldr	r0, [sp, #28]
     58c:	466a      	mov	r2, sp
     58e:	3226      	adds	r2, #38	; 0x26
     590:	1c3b      	adds	r3, r7, #0
     592:	4f63      	ldr	r7, [pc, #396]	; (720 <usart_init+0x2ec>)
     594:	47b8      	blx	r7
     596:	1c03      	adds	r3, r0, #0
     598:	e000      	b.n	59c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     59a:	2300      	movs	r3, #0
     59c:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     59e:	d000      	beq.n	5a2 <usart_init+0x16e>
     5a0:	e0a8      	b.n	6f4 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     5a2:	7e73      	ldrb	r3, [r6, #25]
     5a4:	2b00      	cmp	r3, #0
     5a6:	d002      	beq.n	5ae <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     5a8:	7eb3      	ldrb	r3, [r6, #26]
     5aa:	4641      	mov	r1, r8
     5ac:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     5ae:	682a      	ldr	r2, [r5, #0]
     5b0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     5b2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     5b4:	2b00      	cmp	r3, #0
     5b6:	d1fc      	bne.n	5b2 <usart_init+0x17e>
     5b8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     5ba:	466b      	mov	r3, sp
     5bc:	3326      	adds	r3, #38	; 0x26
     5be:	881b      	ldrh	r3, [r3, #0]
     5c0:	4642      	mov	r2, r8
     5c2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5c4:	464b      	mov	r3, r9
     5c6:	9f03      	ldr	r7, [sp, #12]
     5c8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     5ca:	9f04      	ldr	r7, [sp, #16]
     5cc:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     5ce:	6871      	ldr	r1, [r6, #4]
     5d0:	430b      	orrs	r3, r1
		config->sample_rate |
     5d2:	9f02      	ldr	r7, [sp, #8]
     5d4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     5d6:	4652      	mov	r2, sl
     5d8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     5da:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     5dc:	4659      	mov	r1, fp
     5de:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     5e0:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     5e2:	2327      	movs	r3, #39	; 0x27
     5e4:	5cf3      	ldrb	r3, [r6, r3]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d101      	bne.n	5ee <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     5ea:	2304      	movs	r3, #4
     5ec:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5ee:	7e71      	ldrb	r1, [r6, #25]
     5f0:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     5f2:	7f33      	ldrb	r3, [r6, #28]
     5f4:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     5f6:	4319      	orrs	r1, r3
     5f8:	7af2      	ldrb	r2, [r6, #11]
     5fa:	7ab3      	ldrb	r3, [r6, #10]
     5fc:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     5fe:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     600:	7f73      	ldrb	r3, [r6, #29]
     602:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     604:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     606:	2324      	movs	r3, #36	; 0x24
     608:	5cf3      	ldrb	r3, [r6, r3]
     60a:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     60c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     60e:	2325      	movs	r3, #37	; 0x25
     610:	5cf3      	ldrb	r3, [r6, r3]
     612:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     614:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     616:	8933      	ldrh	r3, [r6, #8]
     618:	2bff      	cmp	r3, #255	; 0xff
     61a:	d00b      	beq.n	634 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     61c:	7ef2      	ldrb	r2, [r6, #27]
     61e:	2a00      	cmp	r2, #0
     620:	d003      	beq.n	62a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     622:	22a0      	movs	r2, #160	; 0xa0
     624:	04d2      	lsls	r2, r2, #19
     626:	4317      	orrs	r7, r2
     628:	e002      	b.n	630 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     62a:	2280      	movs	r2, #128	; 0x80
     62c:	0452      	lsls	r2, r2, #17
     62e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     630:	4319      	orrs	r1, r3
     632:	e005      	b.n	640 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     634:	7ef3      	ldrb	r3, [r6, #27]
     636:	2b00      	cmp	r3, #0
     638:	d002      	beq.n	640 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     63a:	2380      	movs	r3, #128	; 0x80
     63c:	04db      	lsls	r3, r3, #19
     63e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     640:	232c      	movs	r3, #44	; 0x2c
     642:	5cf3      	ldrb	r3, [r6, r3]
     644:	2b00      	cmp	r3, #0
     646:	d103      	bne.n	650 <usart_init+0x21c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     648:	4b36      	ldr	r3, [pc, #216]	; (724 <usart_init+0x2f0>)
     64a:	789b      	ldrb	r3, [r3, #2]
     64c:	079a      	lsls	r2, r3, #30
     64e:	d501      	bpl.n	654 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     650:	2380      	movs	r3, #128	; 0x80
     652:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     654:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     656:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     658:	2b00      	cmp	r3, #0
     65a:	d1fc      	bne.n	656 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     65c:	4643      	mov	r3, r8
     65e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     660:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     662:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     664:	2b00      	cmp	r3, #0
     666:	d1fc      	bne.n	662 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     668:	4641      	mov	r1, r8
     66a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     66c:	ab0e      	add	r3, sp, #56	; 0x38
     66e:	2280      	movs	r2, #128	; 0x80
     670:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     672:	2200      	movs	r2, #0
     674:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     676:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     678:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     67a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     67c:	920a      	str	r2, [sp, #40]	; 0x28
     67e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     680:	930b      	str	r3, [sp, #44]	; 0x2c
     682:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     684:	970c      	str	r7, [sp, #48]	; 0x30
     686:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     688:	960d      	str	r6, [sp, #52]	; 0x34
     68a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     68c:	ae0e      	add	r6, sp, #56	; 0x38
     68e:	b2f9      	uxtb	r1, r7
     690:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     692:	aa0a      	add	r2, sp, #40	; 0x28
     694:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     696:	2800      	cmp	r0, #0
     698:	d102      	bne.n	6a0 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     69a:	1c20      	adds	r0, r4, #0
     69c:	4a22      	ldr	r2, [pc, #136]	; (728 <usart_init+0x2f4>)
     69e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     6a0:	1c43      	adds	r3, r0, #1
     6a2:	d005      	beq.n	6b0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     6a4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     6a6:	0c00      	lsrs	r0, r0, #16
     6a8:	b2c0      	uxtb	r0, r0
     6aa:	1c31      	adds	r1, r6, #0
     6ac:	4a1f      	ldr	r2, [pc, #124]	; (72c <usart_init+0x2f8>)
     6ae:	4790      	blx	r2
     6b0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     6b2:	2f04      	cmp	r7, #4
     6b4:	d1eb      	bne.n	68e <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     6b6:	2300      	movs	r3, #0
     6b8:	60eb      	str	r3, [r5, #12]
     6ba:	612b      	str	r3, [r5, #16]
     6bc:	616b      	str	r3, [r5, #20]
     6be:	61ab      	str	r3, [r5, #24]
     6c0:	61eb      	str	r3, [r5, #28]
     6c2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     6c4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     6c6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     6c8:	2200      	movs	r2, #0
     6ca:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     6cc:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     6ce:	2330      	movs	r3, #48	; 0x30
     6d0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     6d2:	2331      	movs	r3, #49	; 0x31
     6d4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     6d6:	2332      	movs	r3, #50	; 0x32
     6d8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     6da:	2333      	movs	r3, #51	; 0x33
     6dc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     6de:	6828      	ldr	r0, [r5, #0]
     6e0:	4b08      	ldr	r3, [pc, #32]	; (704 <usart_init+0x2d0>)
     6e2:	4798      	blx	r3
     6e4:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     6e6:	4912      	ldr	r1, [pc, #72]	; (730 <usart_init+0x2fc>)
     6e8:	4b12      	ldr	r3, [pc, #72]	; (734 <usart_init+0x300>)
     6ea:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     6ec:	00a4      	lsls	r4, r4, #2
     6ee:	4b12      	ldr	r3, [pc, #72]	; (738 <usart_init+0x304>)
     6f0:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
     6f2:	2000      	movs	r0, #0
}
     6f4:	b011      	add	sp, #68	; 0x44
     6f6:	bc3c      	pop	{r2, r3, r4, r5}
     6f8:	4690      	mov	r8, r2
     6fa:	4699      	mov	r9, r3
     6fc:	46a2      	mov	sl, r4
     6fe:	46ab      	mov	fp, r5
     700:	bdf0      	pop	{r4, r5, r6, r7, pc}
     702:	46c0      	nop			; (mov r8, r8)
     704:	000019a1 	.word	0x000019a1
     708:	40000400 	.word	0x40000400
     70c:	00002775 	.word	0x00002775
     710:	000026e9 	.word	0x000026e9
     714:	00001849 	.word	0x00001849
     718:	00002791 	.word	0x00002791
     71c:	0000166d 	.word	0x0000166d
     720:	00001699 	.word	0x00001699
     724:	41002000 	.word	0x41002000
     728:	00001899 	.word	0x00001899
     72c:	00002851 	.word	0x00002851
     730:	00000849 	.word	0x00000849
     734:	000020e9 	.word	0x000020e9
     738:	20000ac8 	.word	0x20000ac8

0000073c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     73c:	b510      	push	{r4, lr}
     73e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     740:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     742:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
     744:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     746:	2c00      	cmp	r4, #0
     748:	d00d      	beq.n	766 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     74a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
     74c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     74e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     750:	2a00      	cmp	r2, #0
     752:	d108      	bne.n	766 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     754:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     756:	2a00      	cmp	r2, #0
     758:	d1fc      	bne.n	754 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
     75a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     75c:	2102      	movs	r1, #2
     75e:	7e1a      	ldrb	r2, [r3, #24]
     760:	420a      	tst	r2, r1
     762:	d0fc      	beq.n	75e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     764:	2000      	movs	r0, #0
}
     766:	bd10      	pop	{r4, pc}

00000768 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
     768:	b510      	push	{r4, lr}
     76a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     76c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     76e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     770:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     772:	2a00      	cmp	r2, #0
     774:	d033      	beq.n	7de <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     776:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
     778:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     77a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
     77c:	2b00      	cmp	r3, #0
     77e:	d12e      	bne.n	7de <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     780:	7e23      	ldrb	r3, [r4, #24]
     782:	075a      	lsls	r2, r3, #29
     784:	d52b      	bpl.n	7de <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     786:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     788:	2b00      	cmp	r3, #0
     78a:	d1fc      	bne.n	786 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     78c:	8b63      	ldrh	r3, [r4, #26]
     78e:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
     790:	069a      	lsls	r2, r3, #26
     792:	d021      	beq.n	7d8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
     794:	079a      	lsls	r2, r3, #30
     796:	d503      	bpl.n	7a0 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     798:	2302      	movs	r3, #2
     79a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
     79c:	201a      	movs	r0, #26
     79e:	e01e      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     7a0:	075a      	lsls	r2, r3, #29
     7a2:	d503      	bpl.n	7ac <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     7a4:	2304      	movs	r3, #4
     7a6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
     7a8:	201e      	movs	r0, #30
     7aa:	e018      	b.n	7de <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     7ac:	07da      	lsls	r2, r3, #31
     7ae:	d503      	bpl.n	7b8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     7b0:	2301      	movs	r3, #1
     7b2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
     7b4:	2013      	movs	r0, #19
     7b6:	e012      	b.n	7de <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     7b8:	06da      	lsls	r2, r3, #27
     7ba:	d505      	bpl.n	7c8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     7bc:	8b62      	ldrh	r2, [r4, #26]
     7be:	2310      	movs	r3, #16
     7c0:	4313      	orrs	r3, r2
     7c2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
     7c4:	2042      	movs	r0, #66	; 0x42
     7c6:	e00a      	b.n	7de <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     7c8:	069a      	lsls	r2, r3, #26
     7ca:	d505      	bpl.n	7d8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     7cc:	8b62      	ldrh	r2, [r4, #26]
     7ce:	2320      	movs	r3, #32
     7d0:	4313      	orrs	r3, r2
     7d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
     7d4:	2041      	movs	r0, #65	; 0x41
     7d6:	e002      	b.n	7de <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
     7d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     7da:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
     7dc:	2000      	movs	r0, #0
}
     7de:	bd10      	pop	{r4, pc}

000007e0 <_usart_read_buffer>:
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     7e0:	6803      	ldr	r3, [r0, #0]

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
     7e2:	8582      	strh	r2, [r0, #44]	; 0x2c
	module->rx_buffer_ptr              = rx_data;
     7e4:	6241      	str	r1, [r0, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     7e6:	2105      	movs	r1, #5
     7e8:	2232      	movs	r2, #50	; 0x32
     7ea:	5481      	strb	r1, [r0, r2]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     7ec:	2204      	movs	r2, #4
     7ee:	759a      	strb	r2, [r3, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
     7f0:	7a02      	ldrb	r2, [r0, #8]
     7f2:	2a00      	cmp	r2, #0
     7f4:	d001      	beq.n	7fa <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     7f6:	2220      	movs	r2, #32
     7f8:	759a      	strb	r2, [r3, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
     7fa:	7a42      	ldrb	r2, [r0, #9]
     7fc:	2a00      	cmp	r2, #0
     7fe:	d001      	beq.n	804 <_usart_read_buffer+0x24>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     800:	2208      	movs	r2, #8
     802:	759a      	strb	r2, [r3, #22]
	}
#endif
}
     804:	4770      	bx	lr
     806:	46c0      	nop			; (mov r8, r8)

00000808 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     808:	1c93      	adds	r3, r2, #2
     80a:	009b      	lsls	r3, r3, #2
     80c:	18c3      	adds	r3, r0, r3
     80e:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     810:	2301      	movs	r3, #1
     812:	4093      	lsls	r3, r2
     814:	1c1a      	adds	r2, r3, #0
     816:	2330      	movs	r3, #48	; 0x30
     818:	5cc1      	ldrb	r1, [r0, r3]
     81a:	430a      	orrs	r2, r1
     81c:	54c2      	strb	r2, [r0, r3]
}
     81e:	4770      	bx	lr

00000820 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     820:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     822:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
     824:	2a00      	cmp	r2, #0
     826:	d00b      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     828:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     82a:	231c      	movs	r3, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     82c:	2c00      	cmp	r4, #0
     82e:	d007      	beq.n	840 <usart_read_buffer_job+0x20>
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     830:	8d84      	ldrh	r4, [r0, #44]	; 0x2c
     832:	b2a4      	uxth	r4, r4
		return STATUS_BUSY;
     834:	2305      	movs	r3, #5
	if (!(module->receiver_enabled)) {
		return STATUS_ERR_DENIED;
	}

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     836:	2c00      	cmp	r4, #0
     838:	d102      	bne.n	840 <usart_read_buffer_job+0x20>
		return STATUS_BUSY;
	}

	/* Issue internal asynchronous read */
	_usart_read_buffer(module, rx_data, length);
     83a:	4b02      	ldr	r3, [pc, #8]	; (844 <usart_read_buffer_job+0x24>)
     83c:	4798      	blx	r3

	return STATUS_OK;
     83e:	2300      	movs	r3, #0
}
     840:	1c18      	adds	r0, r3, #0
     842:	bd10      	pop	{r4, pc}
     844:	000007e1 	.word	0x000007e1

00000848 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     84a:	0080      	lsls	r0, r0, #2
     84c:	4b64      	ldr	r3, [pc, #400]	; (9e0 <_usart_interrupt_handler+0x198>)
     84e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     850:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     852:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     854:	2b00      	cmp	r3, #0
     856:	d1fc      	bne.n	852 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     858:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     85a:	7da6      	ldrb	r6, [r4, #22]
     85c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     85e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     860:	5ceb      	ldrb	r3, [r5, r3]
     862:	2230      	movs	r2, #48	; 0x30
     864:	5caf      	ldrb	r7, [r5, r2]
     866:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     868:	07f1      	lsls	r1, r6, #31
     86a:	d520      	bpl.n	8ae <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
     86c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     86e:	b29b      	uxth	r3, r3
     870:	2b00      	cmp	r3, #0
     872:	d01a      	beq.n	8aa <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     874:	6aab      	ldr	r3, [r5, #40]	; 0x28
     876:	781a      	ldrb	r2, [r3, #0]
     878:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     87a:	1c59      	adds	r1, r3, #1
     87c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     87e:	7969      	ldrb	r1, [r5, #5]
     880:	2901      	cmp	r1, #1
     882:	d104      	bne.n	88e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     884:	7859      	ldrb	r1, [r3, #1]
     886:	0209      	lsls	r1, r1, #8
     888:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
     88a:	3302      	adds	r3, #2
     88c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     88e:	05d3      	lsls	r3, r2, #23
     890:	0ddb      	lsrs	r3, r3, #23
     892:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     894:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     896:	3b01      	subs	r3, #1
     898:	b29b      	uxth	r3, r3
     89a:	85eb      	strh	r3, [r5, #46]	; 0x2e
     89c:	2b00      	cmp	r3, #0
     89e:	d106      	bne.n	8ae <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8a0:	2301      	movs	r3, #1
     8a2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     8a4:	2302      	movs	r3, #2
     8a6:	75a3      	strb	r3, [r4, #22]
     8a8:	e001      	b.n	8ae <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     8aa:	2301      	movs	r3, #1
     8ac:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     8ae:	07b2      	lsls	r2, r6, #30
     8b0:	d509      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     8b2:	2302      	movs	r3, #2
     8b4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     8b6:	2200      	movs	r2, #0
     8b8:	2333      	movs	r3, #51	; 0x33
     8ba:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     8bc:	07fb      	lsls	r3, r7, #31
     8be:	d502      	bpl.n	8c6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     8c0:	1c28      	adds	r0, r5, #0
     8c2:	68e9      	ldr	r1, [r5, #12]
     8c4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     8c6:	0772      	lsls	r2, r6, #29
     8c8:	d56a      	bpl.n	9a0 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
     8ca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     8cc:	b29b      	uxth	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	d064      	beq.n	99c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8d2:	8b63      	ldrh	r3, [r4, #26]
     8d4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     8d6:	0719      	lsls	r1, r3, #28
     8d8:	d402      	bmi.n	8e0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     8da:	223f      	movs	r2, #63	; 0x3f
     8dc:	4013      	ands	r3, r2
     8de:	e001      	b.n	8e4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
     8e0:	2237      	movs	r2, #55	; 0x37
     8e2:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     8e4:	2b00      	cmp	r3, #0
     8e6:	d037      	beq.n	958 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     8e8:	079a      	lsls	r2, r3, #30
     8ea:	d507      	bpl.n	8fc <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     8ec:	221a      	movs	r2, #26
     8ee:	2332      	movs	r3, #50	; 0x32
     8f0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
     8f2:	8b62      	ldrh	r2, [r4, #26]
     8f4:	2302      	movs	r3, #2
     8f6:	4313      	orrs	r3, r2
     8f8:	8363      	strh	r3, [r4, #26]
     8fa:	e027      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     8fc:	0759      	lsls	r1, r3, #29
     8fe:	d507      	bpl.n	910 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     900:	221e      	movs	r2, #30
     902:	2332      	movs	r3, #50	; 0x32
     904:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
     906:	8b62      	ldrh	r2, [r4, #26]
     908:	2304      	movs	r3, #4
     90a:	4313      	orrs	r3, r2
     90c:	8363      	strh	r3, [r4, #26]
     90e:	e01d      	b.n	94c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     910:	07da      	lsls	r2, r3, #31
     912:	d507      	bpl.n	924 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     914:	2213      	movs	r2, #19
     916:	2332      	movs	r3, #50	; 0x32
     918:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
     91a:	8b62      	ldrh	r2, [r4, #26]
     91c:	2301      	movs	r3, #1
     91e:	4313      	orrs	r3, r2
     920:	8363      	strh	r3, [r4, #26]
     922:	e013      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     924:	06d9      	lsls	r1, r3, #27
     926:	d507      	bpl.n	938 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     928:	2242      	movs	r2, #66	; 0x42
     92a:	2332      	movs	r3, #50	; 0x32
     92c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
     92e:	8b62      	ldrh	r2, [r4, #26]
     930:	2310      	movs	r3, #16
     932:	4313      	orrs	r3, r2
     934:	8363      	strh	r3, [r4, #26]
     936:	e009      	b.n	94c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     938:	2220      	movs	r2, #32
     93a:	421a      	tst	r2, r3
     93c:	d006      	beq.n	94c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     93e:	2241      	movs	r2, #65	; 0x41
     940:	2332      	movs	r3, #50	; 0x32
     942:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
     944:	8b62      	ldrh	r2, [r4, #26]
     946:	2320      	movs	r3, #32
     948:	4313      	orrs	r3, r2
     94a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     94c:	077a      	lsls	r2, r7, #29
     94e:	d527      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     950:	1c28      	adds	r0, r5, #0
     952:	696b      	ldr	r3, [r5, #20]
     954:	4798      	blx	r3
     956:	e023      	b.n	9a0 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     958:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     95a:	05d2      	lsls	r2, r2, #23
     95c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     95e:	b2d3      	uxtb	r3, r2
     960:	6a69      	ldr	r1, [r5, #36]	; 0x24
     962:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     964:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     966:	1c59      	adds	r1, r3, #1
     968:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     96a:	7969      	ldrb	r1, [r5, #5]
     96c:	2901      	cmp	r1, #1
     96e:	d104      	bne.n	97a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
     970:	0a12      	lsrs	r2, r2, #8
     972:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
     974:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     976:	3301      	adds	r3, #1
     978:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     97a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     97c:	3b01      	subs	r3, #1
     97e:	b29b      	uxth	r3, r3
     980:	85ab      	strh	r3, [r5, #44]	; 0x2c
     982:	2b00      	cmp	r3, #0
     984:	d10c      	bne.n	9a0 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     986:	2304      	movs	r3, #4
     988:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     98a:	2200      	movs	r2, #0
     98c:	2332      	movs	r3, #50	; 0x32
     98e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     990:	07ba      	lsls	r2, r7, #30
     992:	d505      	bpl.n	9a0 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     994:	1c28      	adds	r0, r5, #0
     996:	692b      	ldr	r3, [r5, #16]
     998:	4798      	blx	r3
     99a:	e001      	b.n	9a0 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     99c:	2304      	movs	r3, #4
     99e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     9a0:	06f1      	lsls	r1, r6, #27
     9a2:	d507      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     9a4:	2310      	movs	r3, #16
     9a6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     9a8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     9aa:	06fa      	lsls	r2, r7, #27
     9ac:	d502      	bpl.n	9b4 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     9ae:	1c28      	adds	r0, r5, #0
     9b0:	69eb      	ldr	r3, [r5, #28]
     9b2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     9b4:	06b1      	lsls	r1, r6, #26
     9b6:	d507      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     9b8:	2320      	movs	r3, #32
     9ba:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     9bc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     9be:	073a      	lsls	r2, r7, #28
     9c0:	d502      	bpl.n	9c8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     9c2:	1c28      	adds	r0, r5, #0
     9c4:	69ab      	ldr	r3, [r5, #24]
     9c6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     9c8:	0731      	lsls	r1, r6, #28
     9ca:	d507      	bpl.n	9dc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     9cc:	2308      	movs	r3, #8
     9ce:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     9d0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     9d2:	06ba      	lsls	r2, r7, #26
     9d4:	d502      	bpl.n	9dc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     9d6:	6a2b      	ldr	r3, [r5, #32]
     9d8:	1c28      	adds	r0, r5, #0
     9da:	4798      	blx	r3
		}
	}
#endif
}
     9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     9de:	46c0      	nop			; (mov r8, r8)
     9e0:	20000ac8 	.word	0x20000ac8

000009e4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9e6:	4647      	mov	r7, r8
     9e8:	b480      	push	{r7}
     9ea:	1c0c      	adds	r4, r1, #0
     9ec:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     9ee:	2800      	cmp	r0, #0
     9f0:	d10c      	bne.n	a0c <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
     9f2:	2a00      	cmp	r2, #0
     9f4:	dd0d      	ble.n	a12 <_read+0x2e>
     9f6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     9f8:	4e09      	ldr	r6, [pc, #36]	; (a20 <_read+0x3c>)
     9fa:	4d0a      	ldr	r5, [pc, #40]	; (a24 <_read+0x40>)
     9fc:	6830      	ldr	r0, [r6, #0]
     9fe:	1c21      	adds	r1, r4, #0
     a00:	682b      	ldr	r3, [r5, #0]
     a02:	4798      	blx	r3
		ptr++;
     a04:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     a06:	42bc      	cmp	r4, r7
     a08:	d1f8      	bne.n	9fc <_read+0x18>
     a0a:	e004      	b.n	a16 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     a0c:	2001      	movs	r0, #1
     a0e:	4240      	negs	r0, r0
     a10:	e002      	b.n	a18 <_read+0x34>
	}

	for (; len > 0; --len) {
     a12:	2000      	movs	r0, #0
     a14:	e000      	b.n	a18 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     a16:	4640      	mov	r0, r8
	}
	return nChars;
}
     a18:	bc04      	pop	{r2}
     a1a:	4690      	mov	r8, r2
     a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a1e:	46c0      	nop			; (mov r8, r8)
     a20:	20000a58 	.word	0x20000a58
     a24:	20000a50 	.word	0x20000a50

00000a28 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     a28:	b5f0      	push	{r4, r5, r6, r7, lr}
     a2a:	4647      	mov	r7, r8
     a2c:	b480      	push	{r7}
     a2e:	1c0e      	adds	r6, r1, #0
     a30:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     a32:	3801      	subs	r0, #1
     a34:	2802      	cmp	r0, #2
     a36:	d810      	bhi.n	a5a <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
     a38:	2a00      	cmp	r2, #0
     a3a:	d011      	beq.n	a60 <_write+0x38>
     a3c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     a3e:	4b0d      	ldr	r3, [pc, #52]	; (a74 <_write+0x4c>)
     a40:	4698      	mov	r8, r3
     a42:	4f0d      	ldr	r7, [pc, #52]	; (a78 <_write+0x50>)
     a44:	4643      	mov	r3, r8
     a46:	6818      	ldr	r0, [r3, #0]
     a48:	5d31      	ldrb	r1, [r6, r4]
     a4a:	683b      	ldr	r3, [r7, #0]
     a4c:	4798      	blx	r3
     a4e:	2800      	cmp	r0, #0
     a50:	db08      	blt.n	a64 <_write+0x3c>
			return -1;
		}
		++nChars;
     a52:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     a54:	42a5      	cmp	r5, r4
     a56:	d1f5      	bne.n	a44 <_write+0x1c>
     a58:	e007      	b.n	a6a <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     a5a:	2001      	movs	r0, #1
     a5c:	4240      	negs	r0, r0
     a5e:	e005      	b.n	a6c <_write+0x44>
	}

	for (; len != 0; --len) {
     a60:	2000      	movs	r0, #0
     a62:	e003      	b.n	a6c <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     a64:	2001      	movs	r0, #1
     a66:	4240      	negs	r0, r0
     a68:	e000      	b.n	a6c <_write+0x44>
		}
		++nChars;
     a6a:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
     a6c:	bc04      	pop	{r2}
     a6e:	4690      	mov	r8, r2
     a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a72:	46c0      	nop			; (mov r8, r8)
     a74:	20000a58 	.word	0x20000a58
     a78:	20000a54 	.word	0x20000a54
     a7c:	00000000 	.word	0x00000000

00000a80 <gps_utils_coord_to_dec>:
 *  Author: jiut0001
 */ 
#include "gps_utils.h"

//Convert from ddmm.mmmm to decimal coordinates
float gps_utils_coord_to_dec(char* val) {
     a80:	b5f0      	push	{r4, r5, r6, r7, lr}
     a82:	b083      	sub	sp, #12
     a84:	af00      	add	r7, sp, #0
     a86:	1c04      	adds	r4, r0, #0
	float o;

	char minutes[8];
	
	char *dotPointer;
	dotPointer = strchr(val, '.');
     a88:	212e      	movs	r1, #46	; 0x2e
     a8a:	4b17      	ldr	r3, [pc, #92]	; (ae8 <gps_utils_coord_to_dec+0x68>)
     a8c:	4798      	blx	r3
	
	char degrees[dotPointer - val];
     a8e:	1b06      	subs	r6, r0, r4
     a90:	1df3      	adds	r3, r6, #7
     a92:	08db      	lsrs	r3, r3, #3
     a94:	00db      	lsls	r3, r3, #3
     a96:	466a      	mov	r2, sp
     a98:	1ad2      	subs	r2, r2, r3
     a9a:	4695      	mov	sp, r2
	
	strncpy(minutes, dotPointer-2, 7);
     a9c:	1e81      	subs	r1, r0, #2
     a9e:	1c38      	adds	r0, r7, #0
     aa0:	2207      	movs	r2, #7
     aa2:	4d12      	ldr	r5, [pc, #72]	; (aec <gps_utils_coord_to_dec+0x6c>)
     aa4:	47a8      	blx	r5
	strncpy(degrees, val, (dotPointer - val - 2));
     aa6:	1eb2      	subs	r2, r6, #2
     aa8:	4668      	mov	r0, sp
     aaa:	1c21      	adds	r1, r4, #0
     aac:	47a8      	blx	r5
	
	o = atof(degrees) + (atof(minutes)/60.0);
     aae:	4668      	mov	r0, sp
     ab0:	4e0f      	ldr	r6, [pc, #60]	; (af0 <gps_utils_coord_to_dec+0x70>)
     ab2:	47b0      	blx	r6
     ab4:	1c04      	adds	r4, r0, #0
     ab6:	1c0d      	adds	r5, r1, #0
     ab8:	1c38      	adds	r0, r7, #0
     aba:	47b0      	blx	r6
     abc:	4b09      	ldr	r3, [pc, #36]	; (ae4 <gps_utils_coord_to_dec+0x64>)
     abe:	4a08      	ldr	r2, [pc, #32]	; (ae0 <gps_utils_coord_to_dec+0x60>)
     ac0:	4e0c      	ldr	r6, [pc, #48]	; (af4 <gps_utils_coord_to_dec+0x74>)
     ac2:	47b0      	blx	r6
     ac4:	1c02      	adds	r2, r0, #0
     ac6:	1c0b      	adds	r3, r1, #0
     ac8:	1c20      	adds	r0, r4, #0
     aca:	1c29      	adds	r1, r5, #0
     acc:	4c0a      	ldr	r4, [pc, #40]	; (af8 <gps_utils_coord_to_dec+0x78>)
     ace:	47a0      	blx	r4
     ad0:	4b0a      	ldr	r3, [pc, #40]	; (afc <gps_utils_coord_to_dec+0x7c>)
     ad2:	4798      	blx	r3
	
	return o;
     ad4:	46bd      	mov	sp, r7
     ad6:	b003      	add	sp, #12
     ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ada:	46c0      	nop			; (mov r8, r8)
     adc:	46c0      	nop			; (mov r8, r8)
     ade:	46c0      	nop			; (mov r8, r8)
     ae0:	00000000 	.word	0x00000000
     ae4:	404e0000 	.word	0x404e0000
     ae8:	00002fa5 	.word	0x00002fa5
     aec:	00002fef 	.word	0x00002fef
     af0:	00002dc9 	.word	0x00002dc9
     af4:	00007595 	.word	0x00007595
     af8:	00006f51 	.word	0x00006f51
     afc:	00008b3d 	.word	0x00008b3d

00000b00 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     b00:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     b02:	4b08      	ldr	r3, [pc, #32]	; (b24 <display_menu+0x24>)
     b04:	7819      	ldrb	r1, [r3, #0]
     b06:	4a08      	ldr	r2, [pc, #32]	; (b28 <display_menu+0x28>)
     b08:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     b0a:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu-(VIEW_MAX_INDEX+1)]);
     b0c:	3804      	subs	r0, #4
     b0e:	0083      	lsls	r3, r0, #2
     b10:	1818      	adds	r0, r3, r0
     b12:	0080      	lsls	r0, r0, #2
     b14:	4b05      	ldr	r3, [pc, #20]	; (b2c <display_menu+0x2c>)
     b16:	18c0      	adds	r0, r0, r3
     b18:	4b05      	ldr	r3, [pc, #20]	; (b30 <display_menu+0x30>)
     b1a:	4798      	blx	r3
	ssd1306_write_display();
     b1c:	4b05      	ldr	r3, [pc, #20]	; (b34 <display_menu+0x34>)
     b1e:	4798      	blx	r3
}
     b20:	bd08      	pop	{r3, pc}
     b22:	46c0      	nop			; (mov r8, r8)
     b24:	20000a5c 	.word	0x20000a5c
     b28:	20000a5d 	.word	0x20000a5d
     b2c:	20000090 	.word	0x20000090
     b30:	000014ad 	.word	0x000014ad
     b34:	00000391 	.word	0x00000391

00000b38 <SIM808_response_gps_data>:
 * Created: 2015-10-15 13:12:52
 *  Author: jiut0001
 */ 
#include "response_actions.h"

void SIM808_response_gps_data(uint8_t success, volatile char *cmd) {
     b38:	b570      	push	{r4, r5, r6, lr}
     b3a:	b084      	sub	sp, #16
     b3c:	1c0c      	adds	r4, r1, #0
	volatile uint8_t testVar = success;
     b3e:	466b      	mov	r3, sp
     b40:	73d8      	strb	r0, [r3, #15]
	testVar = success;
     b42:	73d8      	strb	r0, [r3, #15]
	
	volatile char *comma;
	volatile char *position;
	char field[15];
	
	comma = strchr (cmd, ',');
     b44:	1c08      	adds	r0, r1, #0
     b46:	212c      	movs	r1, #44	; 0x2c
     b48:	4b38      	ldr	r3, [pc, #224]	; (c2c <SIM808_response_gps_data+0xf4>)
     b4a:	4798      	blx	r3
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     b4c:	2800      	cmp	r0, #0
     b4e:	d06a      	beq.n	c26 <SIM808_response_gps_data+0xee>
	char field[15];
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
     b50:	2500      	movs	r5, #0
		// Add a NULL to the end of the string
		field[i] = '\0';
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b52:	4e37      	ldr	r6, [pc, #220]	; (c30 <SIM808_response_gps_data+0xf8>)
     b54:	e062      	b.n	c1c <SIM808_response_gps_data+0xe4>
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
			field[i] = *position;
     b56:	7819      	ldrb	r1, [r3, #0]
     b58:	7011      	strb	r1, [r2, #0]
			i++;
			position++;
     b5a:	3301      	adds	r3, #1
     b5c:	3201      	adds	r2, #1
	
	uint8_t j = 0;
	while (comma) {
		int i = 0;

		while (position < comma) {
     b5e:	4283      	cmp	r3, r0
     b60:	d1f9      	bne.n	b56 <SIM808_response_gps_data+0x1e>
     b62:	1b02      	subs	r2, r0, r4
     b64:	1c04      	adds	r4, r0, #0
     b66:	e000      	b.n	b6a <SIM808_response_gps_data+0x32>
     b68:	2200      	movs	r2, #0
			i++;
			position++;
		}
		
		// Add a NULL to the end of the string
		field[i] = '\0';
     b6a:	2300      	movs	r3, #0
     b6c:	4669      	mov	r1, sp
     b6e:	548b      	strb	r3, [r1, r2]
		
		
		//Bind the separated field to the gps_data struct object:
		switch(j) {
     b70:	2d0b      	cmp	r5, #11
     b72:	d84a      	bhi.n	c0a <SIM808_response_gps_data+0xd2>
     b74:	00ab      	lsls	r3, r5, #2
     b76:	58f3      	ldr	r3, [r6, r3]
     b78:	469f      	mov	pc, r3
			case 1:
			strcpy(gps_data.utc_time, field);
     b7a:	482e      	ldr	r0, [pc, #184]	; (c34 <SIM808_response_gps_data+0xfc>)
     b7c:	4669      	mov	r1, sp
     b7e:	4b2e      	ldr	r3, [pc, #184]	; (c38 <SIM808_response_gps_data+0x100>)
     b80:	4798      	blx	r3
			break;
     b82:	e042      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 2:
			gps_data.status = field[0];
     b84:	780a      	ldrb	r2, [r1, #0]
     b86:	4b2d      	ldr	r3, [pc, #180]	; (c3c <SIM808_response_gps_data+0x104>)
     b88:	73da      	strb	r2, [r3, #15]
			break;
     b8a:	e03e      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 3:
			if(gps_data.status != 'V') {
     b8c:	4b2b      	ldr	r3, [pc, #172]	; (c3c <SIM808_response_gps_data+0x104>)
     b8e:	7bdb      	ldrb	r3, [r3, #15]
     b90:	2b56      	cmp	r3, #86	; 0x56
     b92:	d005      	beq.n	ba0 <SIM808_response_gps_data+0x68>
				gps_data.lat = gps_utils_coord_to_dec(field);
     b94:	4668      	mov	r0, sp
     b96:	4b2a      	ldr	r3, [pc, #168]	; (c40 <SIM808_response_gps_data+0x108>)
     b98:	4798      	blx	r3
     b9a:	4b28      	ldr	r3, [pc, #160]	; (c3c <SIM808_response_gps_data+0x104>)
     b9c:	6118      	str	r0, [r3, #16]
     b9e:	e034      	b.n	c0a <SIM808_response_gps_data+0xd2>
			}
			else {
				gps_data.lat = 0;
     ba0:	2200      	movs	r2, #0
     ba2:	4b26      	ldr	r3, [pc, #152]	; (c3c <SIM808_response_gps_data+0x104>)
     ba4:	611a      	str	r2, [r3, #16]
     ba6:	e030      	b.n	c0a <SIM808_response_gps_data+0xd2>
			}
			break;
			case 4:
			gps_data.ns_indicator = field[0];
     ba8:	4669      	mov	r1, sp
     baa:	780a      	ldrb	r2, [r1, #0]
     bac:	4b23      	ldr	r3, [pc, #140]	; (c3c <SIM808_response_gps_data+0x104>)
     bae:	761a      	strb	r2, [r3, #24]
			break;
     bb0:	e02b      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 5:
			if(gps_data.status != 'V') {
     bb2:	4b22      	ldr	r3, [pc, #136]	; (c3c <SIM808_response_gps_data+0x104>)
     bb4:	7bdb      	ldrb	r3, [r3, #15]
     bb6:	2b56      	cmp	r3, #86	; 0x56
     bb8:	d005      	beq.n	bc6 <SIM808_response_gps_data+0x8e>
				gps_data.lng = gps_utils_coord_to_dec(field);
     bba:	4668      	mov	r0, sp
     bbc:	4b20      	ldr	r3, [pc, #128]	; (c40 <SIM808_response_gps_data+0x108>)
     bbe:	4798      	blx	r3
     bc0:	4b1e      	ldr	r3, [pc, #120]	; (c3c <SIM808_response_gps_data+0x104>)
     bc2:	6158      	str	r0, [r3, #20]
     bc4:	e021      	b.n	c0a <SIM808_response_gps_data+0xd2>
			}
			else {
				gps_data.lng = 0;
     bc6:	2200      	movs	r2, #0
     bc8:	4b1c      	ldr	r3, [pc, #112]	; (c3c <SIM808_response_gps_data+0x104>)
     bca:	615a      	str	r2, [r3, #20]
     bcc:	e01d      	b.n	c0a <SIM808_response_gps_data+0xd2>
			}
			break;
			case 6:
			gps_data.ew_indicator = field[0];
     bce:	780a      	ldrb	r2, [r1, #0]
     bd0:	4b1a      	ldr	r3, [pc, #104]	; (c3c <SIM808_response_gps_data+0x104>)
     bd2:	765a      	strb	r2, [r3, #25]
			break;
     bd4:	e019      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 7:
			gps_data.ground_speed = atof(field);
     bd6:	4668      	mov	r0, sp
     bd8:	4b1a      	ldr	r3, [pc, #104]	; (c44 <SIM808_response_gps_data+0x10c>)
     bda:	4798      	blx	r3
     bdc:	4b1a      	ldr	r3, [pc, #104]	; (c48 <SIM808_response_gps_data+0x110>)
     bde:	4798      	blx	r3
     be0:	4b16      	ldr	r3, [pc, #88]	; (c3c <SIM808_response_gps_data+0x104>)
     be2:	61d8      	str	r0, [r3, #28]
			break;
     be4:	e011      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 8:
			gps_data.ground_course = atof(field);
     be6:	4668      	mov	r0, sp
     be8:	4b16      	ldr	r3, [pc, #88]	; (c44 <SIM808_response_gps_data+0x10c>)
     bea:	4798      	blx	r3
     bec:	4b16      	ldr	r3, [pc, #88]	; (c48 <SIM808_response_gps_data+0x110>)
     bee:	4798      	blx	r3
     bf0:	4b12      	ldr	r3, [pc, #72]	; (c3c <SIM808_response_gps_data+0x104>)
     bf2:	6218      	str	r0, [r3, #32]
			break;
     bf4:	e009      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 9:
			gps_data.date = atoi(field);
     bf6:	4668      	mov	r0, sp
     bf8:	4914      	ldr	r1, [pc, #80]	; (c4c <SIM808_response_gps_data+0x114>)
     bfa:	4788      	blx	r1
     bfc:	4b0f      	ldr	r3, [pc, #60]	; (c3c <SIM808_response_gps_data+0x104>)
     bfe:	6258      	str	r0, [r3, #36]	; 0x24
			break;
     c00:	e003      	b.n	c0a <SIM808_response_gps_data+0xd2>
			case 10:

			break;
			case 11:
			gps_data.mode = field[0];
     c02:	780a      	ldrb	r2, [r1, #0]
     c04:	2328      	movs	r3, #40	; 0x28
     c06:	490d      	ldr	r1, [pc, #52]	; (c3c <SIM808_response_gps_data+0x104>)
     c08:	54ca      	strb	r2, [r1, r3]
			default:
			break;
		}

		// Position is now the comma, skip it past
		position++;
     c0a:	3401      	adds	r4, #1
		j++;
     c0c:	3501      	adds	r5, #1
     c0e:	b2ed      	uxtb	r5, r5
		comma = strchr (position, ',');
     c10:	1c20      	adds	r0, r4, #0
     c12:	212c      	movs	r1, #44	; 0x2c
     c14:	4b05      	ldr	r3, [pc, #20]	; (c2c <SIM808_response_gps_data+0xf4>)
     c16:	4798      	blx	r3
	
	comma = strchr (cmd, ',');
	position = cmd;
	
	uint8_t j = 0;
	while (comma) {
     c18:	2800      	cmp	r0, #0
     c1a:	d004      	beq.n	c26 <SIM808_response_gps_data+0xee>
		int i = 0;

		while (position < comma) {
     c1c:	4284      	cmp	r4, r0
     c1e:	d2a3      	bcs.n	b68 <SIM808_response_gps_data+0x30>
     c20:	466a      	mov	r2, sp
     c22:	1c23      	adds	r3, r4, #0
     c24:	e797      	b.n	b56 <SIM808_response_gps_data+0x1e>
		// Position is now the comma, skip it past
		position++;
		j++;
		comma = strchr (position, ',');
	}
}
     c26:	b004      	add	sp, #16
     c28:	bd70      	pop	{r4, r5, r6, pc}
     c2a:	46c0      	nop			; (mov r8, r8)
     c2c:	00002fa5 	.word	0x00002fa5
     c30:	00008c90 	.word	0x00008c90
     c34:	20000a81 	.word	0x20000a81
     c38:	00002fd1 	.word	0x00002fd1
     c3c:	20000a7c 	.word	0x20000a7c
     c40:	00000a81 	.word	0x00000a81
     c44:	00002dc9 	.word	0x00002dc9
     c48:	00008b3d 	.word	0x00008b3d
     c4c:	00002dd3 	.word	0x00002dd3

00000c50 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     c50:	1c93      	adds	r3, r2, #2
     c52:	009b      	lsls	r3, r3, #2
     c54:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     c56:	2a02      	cmp	r2, #2
     c58:	d104      	bne.n	c64 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     c5a:	7e02      	ldrb	r2, [r0, #24]
     c5c:	2310      	movs	r3, #16
     c5e:	4313      	orrs	r3, r2
     c60:	7603      	strb	r3, [r0, #24]
     c62:	e00c      	b.n	c7e <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     c64:	2a03      	cmp	r2, #3
     c66:	d104      	bne.n	c72 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     c68:	7e02      	ldrb	r2, [r0, #24]
     c6a:	2320      	movs	r3, #32
     c6c:	4313      	orrs	r3, r2
     c6e:	7603      	strb	r3, [r0, #24]
     c70:	e005      	b.n	c7e <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     c72:	2301      	movs	r3, #1
     c74:	4093      	lsls	r3, r2
     c76:	1c1a      	adds	r2, r3, #0
     c78:	7e03      	ldrb	r3, [r0, #24]
     c7a:	431a      	orrs	r2, r3
     c7c:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
     c7e:	2000      	movs	r0, #0
     c80:	4770      	bx	lr
     c82:	46c0      	nop			; (mov r8, r8)

00000c84 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     c84:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     c86:	0080      	lsls	r0, r0, #2
     c88:	4b14      	ldr	r3, [pc, #80]	; (cdc <_tc_interrupt_handler+0x58>)
     c8a:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     c8c:	6822      	ldr	r2, [r4, #0]
     c8e:	7b95      	ldrb	r5, [r2, #14]
     c90:	7e23      	ldrb	r3, [r4, #24]
     c92:	401d      	ands	r5, r3
     c94:	7e63      	ldrb	r3, [r4, #25]
     c96:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     c98:	07eb      	lsls	r3, r5, #31
     c9a:	d505      	bpl.n	ca8 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     c9c:	1c20      	adds	r0, r4, #0
     c9e:	68a2      	ldr	r2, [r4, #8]
     ca0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     ca2:	2301      	movs	r3, #1
     ca4:	6822      	ldr	r2, [r4, #0]
     ca6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     ca8:	07ab      	lsls	r3, r5, #30
     caa:	d505      	bpl.n	cb8 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     cac:	1c20      	adds	r0, r4, #0
     cae:	68e2      	ldr	r2, [r4, #12]
     cb0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     cb2:	2302      	movs	r3, #2
     cb4:	6822      	ldr	r2, [r4, #0]
     cb6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     cb8:	06eb      	lsls	r3, r5, #27
     cba:	d505      	bpl.n	cc8 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     cbc:	1c20      	adds	r0, r4, #0
     cbe:	6922      	ldr	r2, [r4, #16]
     cc0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     cc2:	2310      	movs	r3, #16
     cc4:	6822      	ldr	r2, [r4, #0]
     cc6:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     cc8:	06ab      	lsls	r3, r5, #26
     cca:	d505      	bpl.n	cd8 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     ccc:	1c20      	adds	r0, r4, #0
     cce:	6962      	ldr	r2, [r4, #20]
     cd0:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     cd2:	6823      	ldr	r3, [r4, #0]
     cd4:	2220      	movs	r2, #32
     cd6:	739a      	strb	r2, [r3, #14]
	}
}
     cd8:	bd38      	pop	{r3, r4, r5, pc}
     cda:	46c0      	nop			; (mov r8, r8)
     cdc:	20000ab0 	.word	0x20000ab0

00000ce0 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     ce0:	b508      	push	{r3, lr}
     ce2:	2000      	movs	r0, #0
     ce4:	4b01      	ldr	r3, [pc, #4]	; (cec <TC3_Handler+0xc>)
     ce6:	4798      	blx	r3
     ce8:	bd08      	pop	{r3, pc}
     cea:	46c0      	nop			; (mov r8, r8)
     cec:	00000c85 	.word	0x00000c85

00000cf0 <TC4_Handler>:
     cf0:	b508      	push	{r3, lr}
     cf2:	2001      	movs	r0, #1
     cf4:	4b01      	ldr	r3, [pc, #4]	; (cfc <TC4_Handler+0xc>)
     cf6:	4798      	blx	r3
     cf8:	bd08      	pop	{r3, pc}
     cfa:	46c0      	nop			; (mov r8, r8)
     cfc:	00000c85 	.word	0x00000c85

00000d00 <TC5_Handler>:
     d00:	b508      	push	{r3, lr}
     d02:	2002      	movs	r0, #2
     d04:	4b01      	ldr	r3, [pc, #4]	; (d0c <TC5_Handler+0xc>)
     d06:	4798      	blx	r3
     d08:	bd08      	pop	{r3, pc}
     d0a:	46c0      	nop			; (mov r8, r8)
     d0c:	00000c85 	.word	0x00000c85

00000d10 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     d10:	b570      	push	{r4, r5, r6, lr}
     d12:	b084      	sub	sp, #16
     d14:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     d16:	ab01      	add	r3, sp, #4
     d18:	4a0a      	ldr	r2, [pc, #40]	; (d44 <_tc_get_inst_index+0x34>)
     d1a:	ca70      	ldmia	r2!, {r4, r5, r6}
     d1c:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     d1e:	9b01      	ldr	r3, [sp, #4]
     d20:	4283      	cmp	r3, r0
     d22:	d00a      	beq.n	d3a <_tc_get_inst_index+0x2a>
     d24:	9c02      	ldr	r4, [sp, #8]
     d26:	4284      	cmp	r4, r0
     d28:	d005      	beq.n	d36 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     d2a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     d2c:	9d03      	ldr	r5, [sp, #12]
     d2e:	428d      	cmp	r5, r1
     d30:	d105      	bne.n	d3e <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     d32:	2002      	movs	r0, #2
     d34:	e002      	b.n	d3c <_tc_get_inst_index+0x2c>
     d36:	2001      	movs	r0, #1
     d38:	e000      	b.n	d3c <_tc_get_inst_index+0x2c>
     d3a:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
     d3c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     d3e:	b004      	add	sp, #16
     d40:	bd70      	pop	{r4, r5, r6, pc}
     d42:	46c0      	nop			; (mov r8, r8)
     d44:	00008cc0 	.word	0x00008cc0

00000d48 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     d48:	b5f0      	push	{r4, r5, r6, r7, lr}
     d4a:	464f      	mov	r7, r9
     d4c:	4646      	mov	r6, r8
     d4e:	b4c0      	push	{r6, r7}
     d50:	b087      	sub	sp, #28
     d52:	1c04      	adds	r4, r0, #0
     d54:	1c0d      	adds	r5, r1, #0
     d56:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     d58:	1c08      	adds	r0, r1, #0
     d5a:	4b90      	ldr	r3, [pc, #576]	; (f9c <tc_init+0x254>)
     d5c:	4798      	blx	r3
     d5e:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     d60:	4f8f      	ldr	r7, [pc, #572]	; (fa0 <tc_init+0x258>)
     d62:	1c39      	adds	r1, r7, #0
     d64:	310c      	adds	r1, #12
     d66:	a805      	add	r0, sp, #20
     d68:	2203      	movs	r2, #3
     d6a:	4e8e      	ldr	r6, [pc, #568]	; (fa4 <tc_init+0x25c>)
     d6c:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     d6e:	1c39      	adds	r1, r7, #0
     d70:	3110      	adds	r1, #16
     d72:	a803      	add	r0, sp, #12
     d74:	2206      	movs	r2, #6
     d76:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     d78:	2300      	movs	r3, #0
     d7a:	60a3      	str	r3, [r4, #8]
     d7c:	60e3      	str	r3, [r4, #12]
     d7e:	6123      	str	r3, [r4, #16]
     d80:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     d82:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     d84:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     d86:	4648      	mov	r0, r9
     d88:	0082      	lsls	r2, r0, #2
     d8a:	4b87      	ldr	r3, [pc, #540]	; (fa8 <tc_init+0x260>)
     d8c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     d8e:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d90:	4641      	mov	r1, r8
     d92:	788b      	ldrb	r3, [r1, #2]
     d94:	2b08      	cmp	r3, #8
     d96:	d104      	bne.n	da2 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     d98:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     d9a:	464a      	mov	r2, r9
     d9c:	07d2      	lsls	r2, r2, #31
     d9e:	d400      	bmi.n	da2 <tc_init+0x5a>
     da0:	e0f6      	b.n	f90 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     da2:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     da4:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     da6:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     da8:	07d9      	lsls	r1, r3, #31
     daa:	d500      	bpl.n	dae <tc_init+0x66>
     dac:	e0f0      	b.n	f90 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     dae:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     db0:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     db2:	06da      	lsls	r2, r3, #27
     db4:	d500      	bpl.n	db8 <tc_init+0x70>
     db6:	e0eb      	b.n	f90 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     db8:	882b      	ldrh	r3, [r5, #0]
     dba:	0799      	lsls	r1, r3, #30
     dbc:	d500      	bpl.n	dc0 <tc_init+0x78>
     dbe:	e0e7      	b.n	f90 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     dc0:	4642      	mov	r2, r8
     dc2:	7c13      	ldrb	r3, [r2, #16]
     dc4:	2b00      	cmp	r3, #0
     dc6:	d00c      	beq.n	de2 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     dc8:	a902      	add	r1, sp, #8
     dca:	2301      	movs	r3, #1
     dcc:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     dce:	2200      	movs	r2, #0
     dd0:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     dd2:	4640      	mov	r0, r8
     dd4:	6980      	ldr	r0, [r0, #24]
     dd6:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     dd8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     dda:	4642      	mov	r2, r8
     ddc:	7d10      	ldrb	r0, [r2, #20]
     dde:	4b73      	ldr	r3, [pc, #460]	; (fac <tc_init+0x264>)
     de0:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     de2:	4640      	mov	r0, r8
     de4:	7f03      	ldrb	r3, [r0, #28]
     de6:	2b00      	cmp	r3, #0
     de8:	d00b      	beq.n	e02 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     dea:	a902      	add	r1, sp, #8
     dec:	2301      	movs	r3, #1
     dee:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     df0:	2200      	movs	r2, #0
     df2:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     df4:	6a42      	ldr	r2, [r0, #36]	; 0x24
     df6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     df8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     dfa:	6a03      	ldr	r3, [r0, #32]
     dfc:	b2d8      	uxtb	r0, r3
     dfe:	4b6b      	ldr	r3, [pc, #428]	; (fac <tc_init+0x264>)
     e00:	4798      	blx	r3
     e02:	4b6b      	ldr	r3, [pc, #428]	; (fb0 <tc_init+0x268>)
     e04:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     e06:	4648      	mov	r0, r9
     e08:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     e0a:	a803      	add	r0, sp, #12
     e0c:	5a12      	ldrh	r2, [r2, r0]
     e0e:	430a      	orrs	r2, r1
     e10:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     e12:	4641      	mov	r1, r8
     e14:	788b      	ldrb	r3, [r1, #2]
     e16:	2b08      	cmp	r3, #8
     e18:	d108      	bne.n	e2c <tc_init+0xe4>
     e1a:	4b65      	ldr	r3, [pc, #404]	; (fb0 <tc_init+0x268>)
     e1c:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     e1e:	4648      	mov	r0, r9
     e20:	3001      	adds	r0, #1
     e22:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     e24:	a903      	add	r1, sp, #12
     e26:	5a41      	ldrh	r1, [r0, r1]
     e28:	430a      	orrs	r2, r1
     e2a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
     e2c:	a901      	add	r1, sp, #4
     e2e:	4642      	mov	r2, r8
     e30:	7813      	ldrb	r3, [r2, #0]
     e32:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     e34:	ab05      	add	r3, sp, #20
     e36:	4648      	mov	r0, r9
     e38:	5c1e      	ldrb	r6, [r3, r0]
     e3a:	1c30      	adds	r0, r6, #0
     e3c:	4b5d      	ldr	r3, [pc, #372]	; (fb4 <tc_init+0x26c>)
     e3e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     e40:	1c30      	adds	r0, r6, #0
     e42:	4b5d      	ldr	r3, [pc, #372]	; (fb8 <tc_init+0x270>)
     e44:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
     e46:	4641      	mov	r1, r8
     e48:	8888      	ldrh	r0, [r1, #4]
     e4a:	890b      	ldrh	r3, [r1, #8]
     e4c:	4303      	orrs	r3, r0
     e4e:	7988      	ldrb	r0, [r1, #6]
     e50:	788a      	ldrb	r2, [r1, #2]
     e52:	4310      	orrs	r0, r2
     e54:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     e56:	784b      	ldrb	r3, [r1, #1]
     e58:	2b00      	cmp	r3, #0
     e5a:	d002      	beq.n	e62 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     e5c:	2380      	movs	r3, #128	; 0x80
     e5e:	011b      	lsls	r3, r3, #4
     e60:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e62:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e64:	227f      	movs	r2, #127	; 0x7f
     e66:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     e68:	4393      	bics	r3, r2
     e6a:	d1fc      	bne.n	e66 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     e6c:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     e6e:	4642      	mov	r2, r8
     e70:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
     e72:	1e43      	subs	r3, r0, #1
     e74:	4198      	sbcs	r0, r3
     e76:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
     e78:	7b93      	ldrb	r3, [r2, #14]
     e7a:	2b00      	cmp	r3, #0
     e7c:	d001      	beq.n	e82 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     e7e:	2301      	movs	r3, #1
     e80:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e82:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e84:	227f      	movs	r2, #127	; 0x7f
     e86:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     e88:	4393      	bics	r3, r2
     e8a:	d1fc      	bne.n	e86 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     e8c:	23ff      	movs	r3, #255	; 0xff
     e8e:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     e90:	2800      	cmp	r0, #0
     e92:	d005      	beq.n	ea0 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     e94:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     e96:	227f      	movs	r2, #127	; 0x7f
     e98:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
     e9a:	4393      	bics	r3, r2
     e9c:	d1fc      	bne.n	e98 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     e9e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     ea0:	4643      	mov	r3, r8
     ea2:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     ea4:	7adb      	ldrb	r3, [r3, #11]
     ea6:	2b00      	cmp	r3, #0
     ea8:	d001      	beq.n	eae <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     eaa:	2310      	movs	r3, #16
     eac:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     eae:	4641      	mov	r1, r8
     eb0:	7b0b      	ldrb	r3, [r1, #12]
     eb2:	2b00      	cmp	r3, #0
     eb4:	d001      	beq.n	eba <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     eb6:	2320      	movs	r3, #32
     eb8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     eba:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ebc:	227f      	movs	r2, #127	; 0x7f
     ebe:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     ec0:	4393      	bics	r3, r2
     ec2:	d1fc      	bne.n	ebe <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     ec4:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ec6:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ec8:	217f      	movs	r1, #127	; 0x7f
     eca:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     ecc:	438b      	bics	r3, r1
     ece:	d1fc      	bne.n	eca <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     ed0:	7923      	ldrb	r3, [r4, #4]
     ed2:	2b04      	cmp	r3, #4
     ed4:	d005      	beq.n	ee2 <tc_init+0x19a>
     ed6:	2b08      	cmp	r3, #8
     ed8:	d041      	beq.n	f5e <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     eda:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     edc:	2b00      	cmp	r3, #0
     ede:	d157      	bne.n	f90 <tc_init+0x248>
     ee0:	e024      	b.n	f2c <tc_init+0x1e4>
     ee2:	217f      	movs	r1, #127	; 0x7f
     ee4:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     ee6:	438b      	bics	r3, r1
     ee8:	d1fc      	bne.n	ee4 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     eea:	2328      	movs	r3, #40	; 0x28
     eec:	4642      	mov	r2, r8
     eee:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     ef0:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ef2:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ef4:	227f      	movs	r2, #127	; 0x7f
     ef6:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     ef8:	4393      	bics	r3, r2
     efa:	d1fc      	bne.n	ef6 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     efc:	2329      	movs	r3, #41	; 0x29
     efe:	4640      	mov	r0, r8
     f00:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     f02:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f04:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f06:	227f      	movs	r2, #127	; 0x7f
     f08:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     f0a:	4393      	bics	r3, r2
     f0c:	d1fc      	bne.n	f08 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     f0e:	232a      	movs	r3, #42	; 0x2a
     f10:	4641      	mov	r1, r8
     f12:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     f14:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f16:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f18:	227f      	movs	r2, #127	; 0x7f
     f1a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f1c:	4393      	bics	r3, r2
     f1e:	d1fc      	bne.n	f1a <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     f20:	232b      	movs	r3, #43	; 0x2b
     f22:	4642      	mov	r2, r8
     f24:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     f26:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     f28:	2000      	movs	r0, #0
     f2a:	e031      	b.n	f90 <tc_init+0x248>
     f2c:	217f      	movs	r1, #127	; 0x7f
     f2e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     f30:	438b      	bics	r3, r1
     f32:	d1fc      	bne.n	f2e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     f34:	4640      	mov	r0, r8
     f36:	8d03      	ldrh	r3, [r0, #40]	; 0x28
     f38:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f3a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f3c:	227f      	movs	r2, #127	; 0x7f
     f3e:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     f40:	4393      	bics	r3, r2
     f42:	d1fc      	bne.n	f3e <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     f44:	4641      	mov	r1, r8
     f46:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     f48:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f4a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f4c:	227f      	movs	r2, #127	; 0x7f
     f4e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f50:	4393      	bics	r3, r2
     f52:	d1fc      	bne.n	f4e <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     f54:	4642      	mov	r2, r8
     f56:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     f58:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     f5a:	2000      	movs	r0, #0
     f5c:	e018      	b.n	f90 <tc_init+0x248>
     f5e:	217f      	movs	r1, #127	; 0x7f
     f60:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     f62:	438b      	bics	r3, r1
     f64:	d1fc      	bne.n	f60 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     f66:	4643      	mov	r3, r8
     f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     f6a:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f6c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f6e:	227f      	movs	r2, #127	; 0x7f
     f70:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     f72:	4393      	bics	r3, r2
     f74:	d1fc      	bne.n	f70 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     f76:	4640      	mov	r0, r8
     f78:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     f7a:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     f7c:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     f7e:	227f      	movs	r2, #127	; 0x7f
     f80:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     f82:	4393      	bics	r3, r2
     f84:	d1fc      	bne.n	f80 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     f86:	4641      	mov	r1, r8
     f88:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     f8a:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     f8c:	2000      	movs	r0, #0
     f8e:	e7ff      	b.n	f90 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     f90:	b007      	add	sp, #28
     f92:	bc0c      	pop	{r2, r3}
     f94:	4690      	mov	r8, r2
     f96:	4699      	mov	r9, r3
     f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f9a:	46c0      	nop			; (mov r8, r8)
     f9c:	00000d11 	.word	0x00000d11
     fa0:	00008cc0 	.word	0x00008cc0
     fa4:	00002e2d 	.word	0x00002e2d
     fa8:	20000ab0 	.word	0x20000ab0
     fac:	00002851 	.word	0x00002851
     fb0:	40000400 	.word	0x40000400
     fb4:	00002775 	.word	0x00002775
     fb8:	000026e9 	.word	0x000026e9

00000fbc <btn_timer_read_callback>:
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
     fbc:	b082      	sub	sp, #8
	volatile bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
     fbe:	4b27      	ldr	r3, [pc, #156]	; (105c <btn_timer_read_callback+0xa0>)
     fc0:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     fc2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     fc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     fc6:	2900      	cmp	r1, #0
     fc8:	d103      	bne.n	fd2 <btn_timer_read_callback+0x16>
		return &(ports[port_index]->Group[group_index]);
     fca:	095a      	lsrs	r2, r3, #5
     fcc:	01d2      	lsls	r2, r2, #7
     fce:	4924      	ldr	r1, [pc, #144]	; (1060 <btn_timer_read_callback+0xa4>)
     fd0:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     fd2:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     fd4:	211f      	movs	r1, #31
     fd6:	400b      	ands	r3, r1
     fd8:	2101      	movs	r1, #1
     fda:	4099      	lsls	r1, r3
     fdc:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     fde:	4013      	ands	r3, r2
     fe0:	1e5a      	subs	r2, r3, #1
     fe2:	4193      	sbcs	r3, r2
     fe4:	b2db      	uxtb	r3, r3
     fe6:	466a      	mov	r2, sp
     fe8:	71d3      	strb	r3, [r2, #7]
	volatile bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
     fea:	4b1e      	ldr	r3, [pc, #120]	; (1064 <btn_timer_read_callback+0xa8>)
     fec:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     fee:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     ff0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ff2:	2900      	cmp	r1, #0
     ff4:	d103      	bne.n	ffe <btn_timer_read_callback+0x42>
		return &(ports[port_index]->Group[group_index]);
     ff6:	095a      	lsrs	r2, r3, #5
     ff8:	01d2      	lsls	r2, r2, #7
     ffa:	4919      	ldr	r1, [pc, #100]	; (1060 <btn_timer_read_callback+0xa4>)
     ffc:	1852      	adds	r2, r2, r1
     ffe:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1000:	211f      	movs	r1, #31
    1002:	400b      	ands	r3, r1
    1004:	2101      	movs	r1, #1
    1006:	4099      	lsls	r1, r3
    1008:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
    100a:	4013      	ands	r3, r2
    100c:	1e5a      	subs	r2, r3, #1
    100e:	4193      	sbcs	r3, r2
    1010:	b2db      	uxtb	r3, r3
    1012:	466a      	mov	r2, sp
    1014:	7193      	strb	r3, [r2, #6]
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
    1016:	466b      	mov	r3, sp
    1018:	3307      	adds	r3, #7
    101a:	781b      	ldrb	r3, [r3, #0]
    101c:	2b00      	cmp	r3, #0
    101e:	d106      	bne.n	102e <btn_timer_read_callback+0x72>
    1020:	4b0e      	ldr	r3, [pc, #56]	; (105c <btn_timer_read_callback+0xa0>)
    1022:	789b      	ldrb	r3, [r3, #2]
    1024:	2b01      	cmp	r3, #1
    1026:	d102      	bne.n	102e <btn_timer_read_callback+0x72>
		btn_nav_down.active = 1;
    1028:	2201      	movs	r2, #1
    102a:	4b0c      	ldr	r3, [pc, #48]	; (105c <btn_timer_read_callback+0xa0>)
    102c:	701a      	strb	r2, [r3, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
    102e:	466b      	mov	r3, sp
    1030:	3306      	adds	r3, #6
    1032:	781b      	ldrb	r3, [r3, #0]
    1034:	2b00      	cmp	r3, #0
    1036:	d106      	bne.n	1046 <btn_timer_read_callback+0x8a>
    1038:	4b0a      	ldr	r3, [pc, #40]	; (1064 <btn_timer_read_callback+0xa8>)
    103a:	789b      	ldrb	r3, [r3, #2]
    103c:	2b01      	cmp	r3, #1
    103e:	d102      	bne.n	1046 <btn_timer_read_callback+0x8a>
		btn_nav_select.active = 1;
    1040:	2201      	movs	r2, #1
    1042:	4b08      	ldr	r3, [pc, #32]	; (1064 <btn_timer_read_callback+0xa8>)
    1044:	701a      	strb	r2, [r3, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
    1046:	466b      	mov	r3, sp
    1048:	79da      	ldrb	r2, [r3, #7]
    104a:	4b04      	ldr	r3, [pc, #16]	; (105c <btn_timer_read_callback+0xa0>)
    104c:	709a      	strb	r2, [r3, #2]
	btn_nav_select.lastState = nav_select_state;
    104e:	466b      	mov	r3, sp
    1050:	799a      	ldrb	r2, [r3, #6]
    1052:	4b04      	ldr	r3, [pc, #16]	; (1064 <btn_timer_read_callback+0xa8>)
    1054:	709a      	strb	r2, [r3, #2]
}
    1056:	b002      	add	sp, #8
    1058:	4770      	bx	lr
    105a:	46c0      	nop			; (mov r8, r8)
    105c:	20000ac0 	.word	0x20000ac0
    1060:	41004400 	.word	0x41004400
    1064:	20000abc 	.word	0x20000abc

00001068 <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
    1068:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
    106a:	490c      	ldr	r1, [pc, #48]	; (109c <menu_buttons_init+0x34>)
    106c:	230f      	movs	r3, #15
    106e:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
    1070:	2201      	movs	r2, #1
    1072:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
    1074:	2300      	movs	r3, #0
    1076:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
    1078:	4909      	ldr	r1, [pc, #36]	; (10a0 <menu_buttons_init+0x38>)
    107a:	200e      	movs	r0, #14
    107c:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
    107e:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
    1080:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1082:	4c08      	ldr	r4, [pc, #32]	; (10a4 <menu_buttons_init+0x3c>)
    1084:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    1086:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    1088:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
    108a:	200f      	movs	r0, #15
    108c:	1c21      	adds	r1, r4, #0
    108e:	4d06      	ldr	r5, [pc, #24]	; (10a8 <menu_buttons_init+0x40>)
    1090:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
    1092:	200e      	movs	r0, #14
    1094:	1c21      	adds	r1, r4, #0
    1096:	47a8      	blx	r5
}
    1098:	bd38      	pop	{r3, r4, r5, pc}
    109a:	46c0      	nop			; (mov r8, r8)
    109c:	20000ac0 	.word	0x20000ac0
    10a0:	20000abc 	.word	0x20000abc
    10a4:	20000aa8 	.word	0x20000aa8
    10a8:	000021fd 	.word	0x000021fd

000010ac <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
    10ac:	b510      	push	{r4, lr}
    10ae:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    10b0:	aa01      	add	r2, sp, #4
    10b2:	2300      	movs	r3, #0
    10b4:	2100      	movs	r1, #0
    10b6:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    10b8:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    10ba:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    10bc:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    10be:	2000      	movs	r0, #0
    10c0:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    10c2:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    10c4:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    10c6:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    10c8:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    10ca:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    10cc:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    10ce:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    10d0:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    10d2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    10d4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    10d6:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    10d8:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    10da:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    10dc:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
    10de:	23c0      	movs	r3, #192	; 0xc0
    10e0:	009b      	lsls	r3, r3, #2
    10e2:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
    10e4:	4c07      	ldr	r4, [pc, #28]	; (1104 <btn_timer_config+0x58>)
    10e6:	1c20      	adds	r0, r4, #0
    10e8:	4907      	ldr	r1, [pc, #28]	; (1108 <btn_timer_config+0x5c>)
    10ea:	4b08      	ldr	r3, [pc, #32]	; (110c <btn_timer_config+0x60>)
    10ec:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    10ee:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    10f0:	217f      	movs	r1, #127	; 0x7f
    10f2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    10f4:	438b      	bics	r3, r1
    10f6:	d1fc      	bne.n	10f2 <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    10f8:	8811      	ldrh	r1, [r2, #0]
    10fa:	2302      	movs	r3, #2
    10fc:	430b      	orrs	r3, r1
    10fe:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
    1100:	b00e      	add	sp, #56	; 0x38
    1102:	bd10      	pop	{r4, pc}
    1104:	20000a60 	.word	0x20000a60
    1108:	42002c00 	.word	0x42002c00
    110c:	00000d49 	.word	0x00000d49

00001110 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
    1110:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
    1112:	4c0d      	ldr	r4, [pc, #52]	; (1148 <btn_timer_config_callbacks+0x38>)
    1114:	1c20      	adds	r0, r4, #0
    1116:	490d      	ldr	r1, [pc, #52]	; (114c <btn_timer_config_callbacks+0x3c>)
    1118:	2200      	movs	r2, #0
    111a:	4b0d      	ldr	r3, [pc, #52]	; (1150 <btn_timer_config_callbacks+0x40>)
    111c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    111e:	6820      	ldr	r0, [r4, #0]
    1120:	4b0c      	ldr	r3, [pc, #48]	; (1154 <btn_timer_config_callbacks+0x44>)
    1122:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1124:	4b0c      	ldr	r3, [pc, #48]	; (1158 <btn_timer_config_callbacks+0x48>)
    1126:	5c1b      	ldrb	r3, [r3, r0]
    1128:	211f      	movs	r1, #31
    112a:	4019      	ands	r1, r3
    112c:	2301      	movs	r3, #1
    112e:	1c1a      	adds	r2, r3, #0
    1130:	408a      	lsls	r2, r1
    1132:	1c11      	adds	r1, r2, #0
    1134:	4a09      	ldr	r2, [pc, #36]	; (115c <btn_timer_config_callbacks+0x4c>)
    1136:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1138:	7e61      	ldrb	r1, [r4, #25]
    113a:	2201      	movs	r2, #1
    113c:	430a      	orrs	r2, r1
    113e:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1140:	6822      	ldr	r2, [r4, #0]
    1142:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
    1144:	bd10      	pop	{r4, pc}
    1146:	46c0      	nop			; (mov r8, r8)
    1148:	20000a60 	.word	0x20000a60
    114c:	00000fbd 	.word	0x00000fbd
    1150:	00000c51 	.word	0x00000c51
    1154:	00000d11 	.word	0x00000d11
    1158:	00008cd8 	.word	0x00008cd8
    115c:	e000e100 	.word	0xe000e100

00001160 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
    1160:	4b01      	ldr	r3, [pc, #4]	; (1168 <gfx_mono_set_framebuffer+0x8>)
    1162:	6018      	str	r0, [r3, #0]
}
    1164:	4770      	bx	lr
    1166:	46c0      	nop			; (mov r8, r8)
    1168:	200001c4 	.word	0x200001c4

0000116c <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
    116c:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
    116e:	01c9      	lsls	r1, r1, #7
    1170:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
    1172:	4906      	ldr	r1, [pc, #24]	; (118c <gfx_mono_framebuffer_put_page+0x20>)
    1174:	6809      	ldr	r1, [r1, #0]
    1176:	188a      	adds	r2, r1, r2
    1178:	1e5c      	subs	r4, r3, #1
    117a:	b2e4      	uxtb	r4, r4
    117c:	3401      	adds	r4, #1
    117e:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
    1180:	5cc1      	ldrb	r1, [r0, r3]
    1182:	54d1      	strb	r1, [r2, r3]
    1184:	3301      	adds	r3, #1
	} while (--width > 0);
    1186:	42a3      	cmp	r3, r4
    1188:	d1fa      	bne.n	1180 <gfx_mono_framebuffer_put_page+0x14>
}
    118a:	bd10      	pop	{r4, pc}
    118c:	200001c4 	.word	0x200001c4

00001190 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
    1190:	4b02      	ldr	r3, [pc, #8]	; (119c <gfx_mono_framebuffer_put_byte+0xc>)
    1192:	681b      	ldr	r3, [r3, #0]
    1194:	01c0      	lsls	r0, r0, #7
    1196:	1841      	adds	r1, r0, r1
    1198:	54ca      	strb	r2, [r1, r3]
}
    119a:	4770      	bx	lr
    119c:	200001c4 	.word	0x200001c4

000011a0 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
    11a0:	4b02      	ldr	r3, [pc, #8]	; (11ac <gfx_mono_framebuffer_get_byte+0xc>)
    11a2:	681b      	ldr	r3, [r3, #0]
    11a4:	01c0      	lsls	r0, r0, #7
    11a6:	1840      	adds	r0, r0, r1
    11a8:	5c18      	ldrb	r0, [r3, r0]
}
    11aa:	4770      	bx	lr
    11ac:	200001c4 	.word	0x200001c4

000011b0 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
    11b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    11b2:	4647      	mov	r7, r8
    11b4:	b480      	push	{r7}
    11b6:	1c04      	adds	r4, r0, #0
    11b8:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
    11ba:	b243      	sxtb	r3, r0
    11bc:	2b00      	cmp	r3, #0
    11be:	db22      	blt.n	1206 <gfx_mono_framebuffer_draw_pixel+0x56>
    11c0:	293f      	cmp	r1, #63	; 0x3f
    11c2:	d820      	bhi.n	1206 <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
    11c4:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
    11c6:	00f7      	lsls	r7, r6, #3
    11c8:	1bc9      	subs	r1, r1, r7
    11ca:	2701      	movs	r7, #1
    11cc:	408f      	lsls	r7, r1
    11ce:	b2fb      	uxtb	r3, r7
    11d0:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
    11d2:	1c30      	adds	r0, r6, #0
    11d4:	1c21      	adds	r1, r4, #0
    11d6:	4b0d      	ldr	r3, [pc, #52]	; (120c <gfx_mono_framebuffer_draw_pixel+0x5c>)
    11d8:	4798      	blx	r3
    11da:	1c02      	adds	r2, r0, #0

	switch (color) {
    11dc:	2d01      	cmp	r5, #1
    11de:	d004      	beq.n	11ea <gfx_mono_framebuffer_draw_pixel+0x3a>
    11e0:	2d00      	cmp	r5, #0
    11e2:	d006      	beq.n	11f2 <gfx_mono_framebuffer_draw_pixel+0x42>
    11e4:	2d02      	cmp	r5, #2
    11e6:	d007      	beq.n	11f8 <gfx_mono_framebuffer_draw_pixel+0x48>
    11e8:	e009      	b.n	11fe <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
    11ea:	4643      	mov	r3, r8
    11ec:	4318      	orrs	r0, r3
    11ee:	b2c2      	uxtb	r2, r0
		break;
    11f0:	e005      	b.n	11fe <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
    11f2:	43b8      	bics	r0, r7
    11f4:	b2c2      	uxtb	r2, r0
		break;
    11f6:	e002      	b.n	11fe <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
    11f8:	4643      	mov	r3, r8
    11fa:	4058      	eors	r0, r3
    11fc:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
    11fe:	1c30      	adds	r0, r6, #0
    1200:	1c21      	adds	r1, r4, #0
    1202:	4b03      	ldr	r3, [pc, #12]	; (1210 <gfx_mono_framebuffer_draw_pixel+0x60>)
    1204:	4798      	blx	r3
}
    1206:	bc04      	pop	{r2}
    1208:	4690      	mov	r8, r2
    120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    120c:	000011a1 	.word	0x000011a1
    1210:	00001191 	.word	0x00001191

00001214 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
    1214:	b5f0      	push	{r4, r5, r6, r7, lr}
    1216:	4657      	mov	r7, sl
    1218:	464e      	mov	r6, r9
    121a:	4645      	mov	r5, r8
    121c:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
    121e:	1884      	adds	r4, r0, r2
    1220:	2c80      	cmp	r4, #128	; 0x80
    1222:	dd03      	ble.n	122c <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
    1224:	2280      	movs	r2, #128	; 0x80
    1226:	4252      	negs	r2, r2
    1228:	1a12      	subs	r2, r2, r0
    122a:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
    122c:	2a00      	cmp	r2, #0
    122e:	d053      	beq.n	12d8 <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
    1230:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
    1232:	00e5      	lsls	r5, r4, #3
    1234:	1b49      	subs	r1, r1, r5
    1236:	2501      	movs	r5, #1
    1238:	408d      	lsls	r5, r1
    123a:	46a8      	mov	r8, r5
    123c:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    123e:	2b01      	cmp	r3, #1
    1240:	d00b      	beq.n	125a <gfx_mono_generic_draw_horizontal_line+0x46>
    1242:	2b00      	cmp	r3, #0
    1244:	d011      	beq.n	126a <gfx_mono_generic_draw_horizontal_line+0x56>
    1246:	2b02      	cmp	r3, #2
    1248:	d146      	bne.n	12d8 <gfx_mono_generic_draw_horizontal_line+0xc4>
    124a:	1c15      	adds	r5, r2, #0
    124c:	3801      	subs	r0, #1
    124e:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1250:	4b24      	ldr	r3, [pc, #144]	; (12e4 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1252:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1254:	4924      	ldr	r1, [pc, #144]	; (12e8 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1256:	4688      	mov	r8, r1
    1258:	e02f      	b.n	12ba <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    125a:	1c15      	adds	r5, r2, #0
    125c:	3801      	subs	r0, #1
    125e:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1260:	4b20      	ldr	r3, [pc, #128]	; (12e4 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1262:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1264:	4920      	ldr	r1, [pc, #128]	; (12e8 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1266:	4688      	mov	r8, r1
    1268:	e006      	b.n	1278 <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
    126a:	1c15      	adds	r5, r2, #0
    126c:	3801      	subs	r0, #1
    126e:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    1270:	4b1c      	ldr	r3, [pc, #112]	; (12e4 <gfx_mono_generic_draw_horizontal_line+0xd0>)
    1272:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
    1274:	4f1c      	ldr	r7, [pc, #112]	; (12e8 <gfx_mono_generic_draw_horizontal_line+0xd4>)
    1276:	e00f      	b.n	1298 <gfx_mono_generic_draw_horizontal_line+0x84>
    1278:	4651      	mov	r1, sl
    127a:	186e      	adds	r6, r5, r1
    127c:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    127e:	1c20      	adds	r0, r4, #0
    1280:	1c31      	adds	r1, r6, #0
    1282:	47c8      	blx	r9
			temp |= pixelmask;
    1284:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    1286:	b2c2      	uxtb	r2, r0
    1288:	1c20      	adds	r0, r4, #0
    128a:	1c31      	adds	r1, r6, #0
    128c:	47c0      	blx	r8
    128e:	3d01      	subs	r5, #1
    1290:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
    1292:	2d00      	cmp	r5, #0
    1294:	d1f0      	bne.n	1278 <gfx_mono_generic_draw_horizontal_line+0x64>
    1296:	e01f      	b.n	12d8 <gfx_mono_generic_draw_horizontal_line+0xc4>
    1298:	4653      	mov	r3, sl
    129a:	18ee      	adds	r6, r5, r3
    129c:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    129e:	1c20      	adds	r0, r4, #0
    12a0:	1c31      	adds	r1, r6, #0
    12a2:	47c8      	blx	r9
			temp &= ~pixelmask;
    12a4:	4641      	mov	r1, r8
    12a6:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
    12a8:	b2c2      	uxtb	r2, r0
    12aa:	1c20      	adds	r0, r4, #0
    12ac:	1c31      	adds	r1, r6, #0
    12ae:	47b8      	blx	r7
    12b0:	3d01      	subs	r5, #1
    12b2:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
    12b4:	2d00      	cmp	r5, #0
    12b6:	d1ef      	bne.n	1298 <gfx_mono_generic_draw_horizontal_line+0x84>
    12b8:	e00e      	b.n	12d8 <gfx_mono_generic_draw_horizontal_line+0xc4>
    12ba:	4653      	mov	r3, sl
    12bc:	18ee      	adds	r6, r5, r3
    12be:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
    12c0:	1c20      	adds	r0, r4, #0
    12c2:	1c31      	adds	r1, r6, #0
    12c4:	47c8      	blx	r9
			temp ^= pixelmask;
    12c6:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
    12c8:	b2c2      	uxtb	r2, r0
    12ca:	1c20      	adds	r0, r4, #0
    12cc:	1c31      	adds	r1, r6, #0
    12ce:	47c0      	blx	r8
    12d0:	3d01      	subs	r5, #1
    12d2:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
    12d4:	2d00      	cmp	r5, #0
    12d6:	d1f0      	bne.n	12ba <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
    12d8:	bc1c      	pop	{r2, r3, r4}
    12da:	4690      	mov	r8, r2
    12dc:	4699      	mov	r9, r3
    12de:	46a2      	mov	sl, r4
    12e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12e2:	46c0      	nop			; (mov r8, r8)
    12e4:	000011a1 	.word	0x000011a1
    12e8:	00001191 	.word	0x00001191

000012ec <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
    12ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12ee:	464f      	mov	r7, r9
    12f0:	4646      	mov	r6, r8
    12f2:	b4c0      	push	{r6, r7}
    12f4:	1c05      	adds	r5, r0, #0
    12f6:	1c16      	adds	r6, r2, #0
    12f8:	aa08      	add	r2, sp, #32
    12fa:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
    12fc:	2b00      	cmp	r3, #0
    12fe:	d00f      	beq.n	1320 <gfx_mono_generic_draw_filled_rect+0x34>
    1300:	1c1c      	adds	r4, r3, #0
    1302:	3901      	subs	r1, #1
    1304:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
    1306:	4b08      	ldr	r3, [pc, #32]	; (1328 <gfx_mono_generic_draw_filled_rect+0x3c>)
    1308:	4698      	mov	r8, r3
    130a:	464b      	mov	r3, r9
    130c:	18e1      	adds	r1, r4, r3
    130e:	b2c9      	uxtb	r1, r1
    1310:	1c28      	adds	r0, r5, #0
    1312:	1c32      	adds	r2, r6, #0
    1314:	1c3b      	adds	r3, r7, #0
    1316:	47c0      	blx	r8
    1318:	3c01      	subs	r4, #1
    131a:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
    131c:	2c00      	cmp	r4, #0
    131e:	d1f4      	bne.n	130a <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
    1320:	bc0c      	pop	{r2, r3}
    1322:	4690      	mov	r8, r2
    1324:	4699      	mov	r9, r3
    1326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1328:	00001215 	.word	0x00001215

0000132c <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
    132c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    132e:	465f      	mov	r7, fp
    1330:	4656      	mov	r6, sl
    1332:	464d      	mov	r5, r9
    1334:	4644      	mov	r4, r8
    1336:	b4f0      	push	{r4, r5, r6, r7}
    1338:	1c05      	adds	r5, r0, #0
    133a:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
    133c:	7843      	ldrb	r3, [r0, #1]
    133e:	08db      	lsrs	r3, r3, #3
    1340:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
    1342:	08d2      	lsrs	r2, r2, #3
    1344:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
    1346:	7883      	ldrb	r3, [r0, #2]
    1348:	2b00      	cmp	r3, #0
    134a:	d008      	beq.n	135e <gfx_mono_generic_put_bitmap+0x32>
    134c:	2b01      	cmp	r3, #1
    134e:	d134      	bne.n	13ba <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1350:	4650      	mov	r0, sl
    1352:	2800      	cmp	r0, #0
    1354:	d031      	beq.n	13ba <gfx_mono_generic_put_bitmap+0x8e>
    1356:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1358:	491b      	ldr	r1, [pc, #108]	; (13c8 <gfx_mono_generic_put_bitmap+0x9c>)
    135a:	4689      	mov	r9, r1
    135c:	e015      	b.n	138a <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    135e:	2400      	movs	r4, #0
    1360:	4652      	mov	r2, sl
    1362:	2a00      	cmp	r2, #0
    1364:	d11a      	bne.n	139c <gfx_mono_generic_put_bitmap+0x70>
    1366:	e028      	b.n	13ba <gfx_mono_generic_put_bitmap+0x8e>
    1368:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    136a:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
    136c:	4373      	muls	r3, r6
    136e:	6868      	ldr	r0, [r5, #4]
    1370:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1372:	5cd2      	ldrb	r2, [r2, r3]
    1374:	4640      	mov	r0, r8
    1376:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
    1378:	3401      	adds	r4, #1
    137a:	b2e4      	uxtb	r4, r4
    137c:	782b      	ldrb	r3, [r5, #0]
    137e:	42a3      	cmp	r3, r4
    1380:	d8f2      	bhi.n	1368 <gfx_mono_generic_put_bitmap+0x3c>
    1382:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
    1384:	b2f3      	uxtb	r3, r6
    1386:	4553      	cmp	r3, sl
    1388:	d217      	bcs.n	13ba <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
    138a:	782b      	ldrb	r3, [r5, #0]
    138c:	2b00      	cmp	r3, #0
    138e:	d0f8      	beq.n	1382 <gfx_mono_generic_put_bitmap+0x56>
    1390:	2400      	movs	r4, #0
    1392:	4659      	mov	r1, fp
    1394:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
    1396:	b2d2      	uxtb	r2, r2
    1398:	4690      	mov	r8, r2
    139a:	e7e5      	b.n	1368 <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
    139c:	4e0b      	ldr	r6, [pc, #44]	; (13cc <gfx_mono_generic_put_bitmap+0xa0>)
    139e:	782b      	ldrb	r3, [r5, #0]
    13a0:	1c18      	adds	r0, r3, #0
    13a2:	4360      	muls	r0, r4
    13a4:	686a      	ldr	r2, [r5, #4]
    13a6:	1810      	adds	r0, r2, r0
    13a8:	465a      	mov	r2, fp
    13aa:	1911      	adds	r1, r2, r4
    13ac:	b2c9      	uxtb	r1, r1
    13ae:	1c3a      	adds	r2, r7, #0
    13b0:	47b0      	blx	r6
    13b2:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
    13b4:	b2e3      	uxtb	r3, r4
    13b6:	459a      	cmp	sl, r3
    13b8:	d8f1      	bhi.n	139e <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
    13ba:	bc3c      	pop	{r2, r3, r4, r5}
    13bc:	4690      	mov	r8, r2
    13be:	4699      	mov	r9, r3
    13c0:	46a2      	mov	sl, r4
    13c2:	46ab      	mov	fp, r5
    13c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	00001191 	.word	0x00001191
    13cc:	0000116d 	.word	0x0000116d

000013d0 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
    13d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    13d2:	464f      	mov	r7, r9
    13d4:	4646      	mov	r6, r8
    13d6:	b4c0      	push	{r6, r7}
    13d8:	b083      	sub	sp, #12
    13da:	1c06      	adds	r6, r0, #0
    13dc:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
    13de:	7c40      	ldrb	r0, [r0, #17]
    13e0:	2103      	movs	r1, #3
    13e2:	4b2a      	ldr	r3, [pc, #168]	; (148c <menu_draw+0xbc>)
    13e4:	4798      	blx	r3
    13e6:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
    13e8:	7cb3      	ldrb	r3, [r6, #18]
    13ea:	42bb      	cmp	r3, r7
    13ec:	d101      	bne.n	13f2 <menu_draw+0x22>
    13ee:	2c00      	cmp	r4, #0
    13f0:	d00a      	beq.n	1408 <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    13f2:	2300      	movs	r3, #0
    13f4:	9300      	str	r3, [sp, #0]
    13f6:	2000      	movs	r0, #0
    13f8:	2110      	movs	r1, #16
    13fa:	2280      	movs	r2, #128	; 0x80
    13fc:	2330      	movs	r3, #48	; 0x30
    13fe:	4c24      	ldr	r4, [pc, #144]	; (1490 <menu_draw+0xc0>)
    1400:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
    1402:	2201      	movs	r2, #1
    1404:	4b23      	ldr	r3, [pc, #140]	; (1494 <menu_draw+0xc4>)
    1406:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
    1408:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
    140a:	2300      	movs	r3, #0
    140c:	9300      	str	r3, [sp, #0]
    140e:	2000      	movs	r0, #0
    1410:	2110      	movs	r1, #16
    1412:	2206      	movs	r2, #6
    1414:	2330      	movs	r3, #48	; 0x30
    1416:	4c1e      	ldr	r4, [pc, #120]	; (1490 <menu_draw+0xc0>)
    1418:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
    141a:	7c70      	ldrb	r0, [r6, #17]
    141c:	2103      	movs	r1, #3
    141e:	4b1e      	ldr	r3, [pc, #120]	; (1498 <menu_draw+0xc8>)
    1420:	4798      	blx	r3
    1422:	b2ca      	uxtb	r2, r1
    1424:	3201      	adds	r2, #1
    1426:	0112      	lsls	r2, r2, #4
    1428:	b2d2      	uxtb	r2, r2
    142a:	481c      	ldr	r0, [pc, #112]	; (149c <menu_draw+0xcc>)
    142c:	2100      	movs	r1, #0
    142e:	4b1c      	ldr	r3, [pc, #112]	; (14a0 <menu_draw+0xd0>)
    1430:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
    1432:	4b18      	ldr	r3, [pc, #96]	; (1494 <menu_draw+0xc4>)
    1434:	781b      	ldrb	r3, [r3, #0]
    1436:	2b00      	cmp	r3, #0
    1438:	d022      	beq.n	1480 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    143a:	007c      	lsls	r4, r7, #1
    143c:	193c      	adds	r4, r7, r4
    143e:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
    1440:	3701      	adds	r7, #1
    1442:	007b      	lsls	r3, r7, #1
    1444:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    1446:	42bc      	cmp	r4, r7
    1448:	da17      	bge.n	147a <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    144a:	7a33      	ldrb	r3, [r6, #8]
    144c:	42a3      	cmp	r3, r4
    144e:	d914      	bls.n	147a <menu_draw+0xaa>
    1450:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
    1452:	4a14      	ldr	r2, [pc, #80]	; (14a4 <menu_draw+0xd4>)
    1454:	4691      	mov	r9, r2
    1456:	4b14      	ldr	r3, [pc, #80]	; (14a8 <menu_draw+0xd8>)
    1458:	4698      	mov	r8, r3
    145a:	00a3      	lsls	r3, r4, #2
    145c:	6872      	ldr	r2, [r6, #4]
    145e:	5898      	ldr	r0, [r3, r2]
    1460:	2107      	movs	r1, #7
    1462:	1c2a      	adds	r2, r5, #0
    1464:	464b      	mov	r3, r9
    1466:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
    1468:	3401      	adds	r4, #1
    146a:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
    146c:	42bc      	cmp	r4, r7
    146e:	da04      	bge.n	147a <menu_draw+0xaa>
    1470:	3510      	adds	r5, #16
    1472:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
    1474:	7a33      	ldrb	r3, [r6, #8]
    1476:	42a3      	cmp	r3, r4
    1478:	d8ef      	bhi.n	145a <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
    147a:	2200      	movs	r2, #0
    147c:	4b05      	ldr	r3, [pc, #20]	; (1494 <menu_draw+0xc4>)
    147e:	701a      	strb	r2, [r3, #0]
	}
}
    1480:	b003      	add	sp, #12
    1482:	bc0c      	pop	{r2, r3}
    1484:	4690      	mov	r8, r2
    1486:	4699      	mov	r9, r3
    1488:	bdf0      	pop	{r4, r5, r6, r7, pc}
    148a:	46c0      	nop			; (mov r8, r8)
    148c:	00006ced 	.word	0x00006ced
    1490:	000012ed 	.word	0x000012ed
    1494:	200001c8 	.word	0x200001c8
    1498:	00006d75 	.word	0x00006d75
    149c:	20000000 	.word	0x20000000
    14a0:	0000132d 	.word	0x0000132d
    14a4:	20000008 	.word	0x20000008
    14a8:	00001619 	.word	0x00001619

000014ac <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
    14ac:	b530      	push	{r4, r5, lr}
    14ae:	b083      	sub	sp, #12
    14b0:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
    14b2:	2300      	movs	r3, #0
    14b4:	9300      	str	r3, [sp, #0]
    14b6:	2000      	movs	r0, #0
    14b8:	2100      	movs	r1, #0
    14ba:	2280      	movs	r2, #128	; 0x80
    14bc:	2340      	movs	r3, #64	; 0x40
    14be:	4d07      	ldr	r5, [pc, #28]	; (14dc <gfx_mono_menu_init+0x30>)
    14c0:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
    14c2:	6820      	ldr	r0, [r4, #0]
    14c4:	2100      	movs	r1, #0
    14c6:	2200      	movs	r2, #0
    14c8:	4b05      	ldr	r3, [pc, #20]	; (14e0 <gfx_mono_menu_init+0x34>)
    14ca:	4d06      	ldr	r5, [pc, #24]	; (14e4 <gfx_mono_menu_init+0x38>)
    14cc:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
    14ce:	1c20      	adds	r0, r4, #0
    14d0:	2101      	movs	r1, #1
    14d2:	4b05      	ldr	r3, [pc, #20]	; (14e8 <gfx_mono_menu_init+0x3c>)
    14d4:	4798      	blx	r3
}
    14d6:	b003      	add	sp, #12
    14d8:	bd30      	pop	{r4, r5, pc}
    14da:	46c0      	nop			; (mov r8, r8)
    14dc:	000012ed 	.word	0x000012ed
    14e0:	20000008 	.word	0x20000008
    14e4:	00001619 	.word	0x00001619
    14e8:	000013d1 	.word	0x000013d1

000014ec <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
    14ec:	b508      	push	{r3, lr}
	switch (keycode) {
    14ee:	290d      	cmp	r1, #13
    14f0:	d025      	beq.n	153e <gfx_mono_menu_process_key+0x52>
    14f2:	d803      	bhi.n	14fc <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
    14f4:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
    14f6:	2908      	cmp	r1, #8
    14f8:	d024      	beq.n	1544 <gfx_mono_menu_process_key+0x58>
    14fa:	e022      	b.n	1542 <gfx_mono_menu_process_key+0x56>
    14fc:	2926      	cmp	r1, #38	; 0x26
    14fe:	d010      	beq.n	1522 <gfx_mono_menu_process_key+0x36>
    1500:	2928      	cmp	r1, #40	; 0x28
    1502:	d11e      	bne.n	1542 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
    1504:	7c43      	ldrb	r3, [r0, #17]
    1506:	7a02      	ldrb	r2, [r0, #8]
    1508:	3a01      	subs	r2, #1
    150a:	4293      	cmp	r3, r2
    150c:	d102      	bne.n	1514 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
    150e:	2300      	movs	r3, #0
    1510:	7443      	strb	r3, [r0, #17]
    1512:	e001      	b.n	1518 <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
    1514:	3301      	adds	r3, #1
    1516:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    1518:	2100      	movs	r1, #0
    151a:	4b0b      	ldr	r3, [pc, #44]	; (1548 <gfx_mono_menu_process_key+0x5c>)
    151c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    151e:	20ff      	movs	r0, #255	; 0xff
    1520:	e010      	b.n	1544 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
    1522:	7c43      	ldrb	r3, [r0, #17]
    1524:	2b00      	cmp	r3, #0
    1526:	d002      	beq.n	152e <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
    1528:	3b01      	subs	r3, #1
    152a:	7443      	strb	r3, [r0, #17]
    152c:	e002      	b.n	1534 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
    152e:	7a03      	ldrb	r3, [r0, #8]
    1530:	3b01      	subs	r3, #1
    1532:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
    1534:	2100      	movs	r1, #0
    1536:	4b04      	ldr	r3, [pc, #16]	; (1548 <gfx_mono_menu_process_key+0x5c>)
    1538:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
    153a:	20ff      	movs	r0, #255	; 0xff
    153c:	e002      	b.n	1544 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
    153e:	7c40      	ldrb	r0, [r0, #17]
    1540:	e000      	b.n	1544 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
    1542:	20ff      	movs	r0, #255	; 0xff
	}
}
    1544:	bd08      	pop	{r3, pc}
    1546:	46c0      	nop			; (mov r8, r8)
    1548:	000013d1 	.word	0x000013d1

0000154c <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
    154c:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
    154e:	4802      	ldr	r0, [pc, #8]	; (1558 <gfx_mono_null_init+0xc>)
    1550:	4b02      	ldr	r3, [pc, #8]	; (155c <gfx_mono_null_init+0x10>)
    1552:	4798      	blx	r3
}
    1554:	bd08      	pop	{r3, pc}
    1556:	46c0      	nop			; (mov r8, r8)
    1558:	2000064c 	.word	0x2000064c
    155c:	00001161 	.word	0x00001161

00001560 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
    1560:	b5f0      	push	{r4, r5, r6, r7, lr}
    1562:	465f      	mov	r7, fp
    1564:	4656      	mov	r6, sl
    1566:	464d      	mov	r5, r9
    1568:	4644      	mov	r4, r8
    156a:	b4f0      	push	{r4, r5, r6, r7}
    156c:	b085      	sub	sp, #20
    156e:	1c06      	adds	r6, r0, #0
    1570:	4688      	mov	r8, r1
    1572:	1c14      	adds	r4, r2, #0
    1574:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
    1576:	7a1a      	ldrb	r2, [r3, #8]
    1578:	7a5b      	ldrb	r3, [r3, #9]
    157a:	2100      	movs	r1, #0
    157c:	9100      	str	r1, [sp, #0]
    157e:	4640      	mov	r0, r8
    1580:	1c21      	adds	r1, r4, #0
    1582:	4d23      	ldr	r5, [pc, #140]	; (1610 <gfx_mono_draw_char+0xb0>)
    1584:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
    1586:	9903      	ldr	r1, [sp, #12]
    1588:	780b      	ldrb	r3, [r1, #0]
    158a:	2b00      	cmp	r3, #0
    158c:	d139      	bne.n	1602 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
    158e:	7a0a      	ldrb	r2, [r1, #8]
    1590:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
    1592:	0751      	lsls	r1, r2, #29
    1594:	d000      	beq.n	1598 <gfx_mono_draw_char+0x38>
		char_row_size++;
    1596:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
    1598:	9a03      	ldr	r2, [sp, #12]
    159a:	7a52      	ldrb	r2, [r2, #9]
    159c:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
    159e:	9903      	ldr	r1, [sp, #12]
    15a0:	7a8a      	ldrb	r2, [r1, #10]
    15a2:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
    15a4:	465a      	mov	r2, fp
    15a6:	4356      	muls	r6, r2
    15a8:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
    15aa:	b2b6      	uxth	r6, r6
    15ac:	684b      	ldr	r3, [r1, #4]
    15ae:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
    15b0:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    15b2:	2107      	movs	r1, #7
    15b4:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
    15b6:	9a03      	ldr	r2, [sp, #12]
    15b8:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
    15ba:	2f00      	cmp	r7, #0
    15bc:	d017      	beq.n	15ee <gfx_mono_draw_char+0x8e>
    15be:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
    15c0:	2500      	movs	r5, #0
    15c2:	b2e3      	uxtb	r3, r4
    15c4:	4641      	mov	r1, r8
    15c6:	1858      	adds	r0, r3, r1
    15c8:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
    15ca:	464a      	mov	r2, r9
    15cc:	421a      	tst	r2, r3
    15ce:	d101      	bne.n	15d4 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
    15d0:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
    15d2:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
    15d4:	b26b      	sxtb	r3, r5
    15d6:	2b00      	cmp	r3, #0
    15d8:	da03      	bge.n	15e2 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
    15da:	4651      	mov	r1, sl
    15dc:	2201      	movs	r2, #1
    15de:	4b0d      	ldr	r3, [pc, #52]	; (1614 <gfx_mono_draw_char+0xb4>)
    15e0:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
    15e2:	006d      	lsls	r5, r5, #1
    15e4:	b2ed      	uxtb	r5, r5
    15e6:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
    15e8:	b2e3      	uxtb	r3, r4
    15ea:	429f      	cmp	r7, r3
    15ec:	d8e9      	bhi.n	15c2 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
    15ee:	4653      	mov	r3, sl
    15f0:	3301      	adds	r3, #1
    15f2:	b2db      	uxtb	r3, r3
    15f4:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
    15f6:	465b      	mov	r3, fp
    15f8:	3b01      	subs	r3, #1
    15fa:	b2db      	uxtb	r3, r3
    15fc:	469b      	mov	fp, r3
	} while (rows_left > 0);
    15fe:	2b00      	cmp	r3, #0
    1600:	d1d9      	bne.n	15b6 <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
    1602:	b005      	add	sp, #20
    1604:	bc3c      	pop	{r2, r3, r4, r5}
    1606:	4690      	mov	r8, r2
    1608:	4699      	mov	r9, r3
    160a:	46a2      	mov	sl, r4
    160c:	46ab      	mov	fp, r5
    160e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1610:	000012ed 	.word	0x000012ed
    1614:	000011b1 	.word	0x000011b1

00001618 <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
    1618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    161a:	464f      	mov	r7, r9
    161c:	4646      	mov	r6, r8
    161e:	b4c0      	push	{r6, r7}
    1620:	1c04      	adds	r4, r0, #0
    1622:	4688      	mov	r8, r1
    1624:	4691      	mov	r9, r2
    1626:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
    1628:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
    162a:	2800      	cmp	r0, #0
    162c:	d017      	beq.n	165e <gfx_mono_draw_progmem_string+0x46>
    162e:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
    1630:	280a      	cmp	r0, #10
    1632:	d106      	bne.n	1642 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
    1634:	7a7b      	ldrb	r3, [r7, #9]
    1636:	3301      	adds	r3, #1
    1638:	444b      	add	r3, r9
    163a:	b2db      	uxtb	r3, r3
    163c:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
    163e:	4645      	mov	r5, r8
    1640:	e009      	b.n	1656 <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
    1642:	280d      	cmp	r0, #13
    1644:	d007      	beq.n	1656 <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
    1646:	1c29      	adds	r1, r5, #0
    1648:	464a      	mov	r2, r9
    164a:	1c3b      	adds	r3, r7, #0
    164c:	4e06      	ldr	r6, [pc, #24]	; (1668 <gfx_mono_draw_progmem_string+0x50>)
    164e:	47b0      	blx	r6
			x += font->width;
    1650:	7a3b      	ldrb	r3, [r7, #8]
    1652:	18ed      	adds	r5, r5, r3
    1654:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
    1656:	3401      	adds	r4, #1
    1658:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
    165a:	2800      	cmp	r0, #0
    165c:	d1e8      	bne.n	1630 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
    165e:	bc0c      	pop	{r2, r3}
    1660:	4690      	mov	r8, r2
    1662:	4699      	mov	r9, r3
    1664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1666:	46c0      	nop			; (mov r8, r8)
    1668:	00001561 	.word	0x00001561

0000166c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    166c:	b510      	push	{r4, lr}
    166e:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1670:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1672:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    1674:	4299      	cmp	r1, r3
    1676:	d30c      	bcc.n	1692 <_sercom_get_sync_baud_val+0x26>
    1678:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    167a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    167c:	1c60      	adds	r0, r4, #1
    167e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1680:	428b      	cmp	r3, r1
    1682:	d801      	bhi.n	1688 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1684:	1c04      	adds	r4, r0, #0
    1686:	e7f8      	b.n	167a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1688:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    168a:	2cff      	cmp	r4, #255	; 0xff
    168c:	d801      	bhi.n	1692 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    168e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1690:	2000      	movs	r0, #0
	}
}
    1692:	bd10      	pop	{r4, pc}
    1694:	0000      	movs	r0, r0
	...

00001698 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1698:	b5f0      	push	{r4, r5, r6, r7, lr}
    169a:	465f      	mov	r7, fp
    169c:	4656      	mov	r6, sl
    169e:	464d      	mov	r5, r9
    16a0:	4644      	mov	r4, r8
    16a2:	b4f0      	push	{r4, r5, r6, r7}
    16a4:	b087      	sub	sp, #28
    16a6:	1c06      	adds	r6, r0, #0
    16a8:	1c0d      	adds	r5, r1, #0
    16aa:	9204      	str	r2, [sp, #16]
    16ac:	aa10      	add	r2, sp, #64	; 0x40
    16ae:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    16b0:	1c32      	adds	r2, r6, #0
    16b2:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    16b4:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    16b6:	428a      	cmp	r2, r1
    16b8:	d900      	bls.n	16bc <_sercom_get_async_baud_val+0x24>
    16ba:	e0b3      	b.n	1824 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    16bc:	2b00      	cmp	r3, #0
    16be:	d14b      	bne.n	1758 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    16c0:	2100      	movs	r1, #0
    16c2:	1c32      	adds	r2, r6, #0
    16c4:	4c5e      	ldr	r4, [pc, #376]	; (1840 <_sercom_get_async_baud_val+0x1a8>)
    16c6:	47a0      	blx	r4
    16c8:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    16ca:	1c2e      	adds	r6, r5, #0
    16cc:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    16ce:	2000      	movs	r0, #0
    16d0:	2100      	movs	r1, #0
    16d2:	2200      	movs	r2, #0
    16d4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    16d6:	243f      	movs	r4, #63	; 0x3f
    16d8:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    16da:	2501      	movs	r5, #1
    16dc:	46a8      	mov	r8, r5
    16de:	9002      	str	r0, [sp, #8]
    16e0:	9103      	str	r1, [sp, #12]
    16e2:	4661      	mov	r1, ip
    16e4:	3920      	subs	r1, #32
    16e6:	d403      	bmi.n	16f0 <_sercom_get_async_baud_val+0x58>
    16e8:	4640      	mov	r0, r8
    16ea:	4088      	lsls	r0, r1
    16ec:	4681      	mov	r9, r0
    16ee:	e005      	b.n	16fc <_sercom_get_async_baud_val+0x64>
    16f0:	2120      	movs	r1, #32
    16f2:	4665      	mov	r5, ip
    16f4:	1b4c      	subs	r4, r1, r5
    16f6:	4640      	mov	r0, r8
    16f8:	40e0      	lsrs	r0, r4
    16fa:	4681      	mov	r9, r0
    16fc:	4641      	mov	r1, r8
    16fe:	4664      	mov	r4, ip
    1700:	40a1      	lsls	r1, r4
    1702:	468a      	mov	sl, r1

		r = r << 1;
    1704:	1c10      	adds	r0, r2, #0
    1706:	1c19      	adds	r1, r3, #0
    1708:	1880      	adds	r0, r0, r2
    170a:	4159      	adcs	r1, r3
    170c:	1c02      	adds	r2, r0, #0
    170e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1710:	465d      	mov	r5, fp
    1712:	464c      	mov	r4, r9
    1714:	4225      	tst	r5, r4
    1716:	d002      	beq.n	171e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1718:	4642      	mov	r2, r8
    171a:	4302      	orrs	r2, r0
    171c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    171e:	429f      	cmp	r7, r3
    1720:	d80c      	bhi.n	173c <_sercom_get_async_baud_val+0xa4>
    1722:	d101      	bne.n	1728 <_sercom_get_async_baud_val+0x90>
    1724:	4296      	cmp	r6, r2
    1726:	d809      	bhi.n	173c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1728:	1b92      	subs	r2, r2, r6
    172a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    172c:	4650      	mov	r0, sl
    172e:	9d02      	ldr	r5, [sp, #8]
    1730:	4328      	orrs	r0, r5
    1732:	4649      	mov	r1, r9
    1734:	9c03      	ldr	r4, [sp, #12]
    1736:	4321      	orrs	r1, r4
    1738:	9002      	str	r0, [sp, #8]
    173a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    173c:	4665      	mov	r5, ip
    173e:	3d01      	subs	r5, #1
    1740:	46ac      	mov	ip, r5
    1742:	d2ce      	bcs.n	16e2 <_sercom_get_async_baud_val+0x4a>
    1744:	9802      	ldr	r0, [sp, #8]
    1746:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1748:	4b3c      	ldr	r3, [pc, #240]	; (183c <_sercom_get_async_baud_val+0x1a4>)
    174a:	4a3b      	ldr	r2, [pc, #236]	; (1838 <_sercom_get_async_baud_val+0x1a0>)
    174c:	1a12      	subs	r2, r2, r0
    174e:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1750:	0c12      	lsrs	r2, r2, #16
    1752:	041b      	lsls	r3, r3, #16
    1754:	431a      	orrs	r2, r3
    1756:	e062      	b.n	181e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1758:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    175a:	2b01      	cmp	r3, #1
    175c:	d15f      	bne.n	181e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    175e:	0f4f      	lsrs	r7, r1, #29
    1760:	46b9      	mov	r9, r7
    1762:	00cd      	lsls	r5, r1, #3
    1764:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1766:	2100      	movs	r1, #0
    1768:	1c32      	adds	r2, r6, #0
    176a:	2300      	movs	r3, #0
    176c:	4c34      	ldr	r4, [pc, #208]	; (1840 <_sercom_get_async_baud_val+0x1a8>)
    176e:	47a0      	blx	r4
    1770:	1c06      	adds	r6, r0, #0
    1772:	1c0f      	adds	r7, r1, #0
    1774:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1776:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1778:	9602      	str	r6, [sp, #8]
    177a:	9703      	str	r7, [sp, #12]
    177c:	469a      	mov	sl, r3
    177e:	4650      	mov	r0, sl
    1780:	b2c0      	uxtb	r0, r0
    1782:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1784:	2100      	movs	r1, #0
    1786:	4688      	mov	r8, r1
    1788:	2200      	movs	r2, #0
    178a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    178c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    178e:	1c27      	adds	r7, r4, #0
    1790:	3f20      	subs	r7, #32
    1792:	d403      	bmi.n	179c <_sercom_get_async_baud_val+0x104>
    1794:	1c2e      	adds	r6, r5, #0
    1796:	40be      	lsls	r6, r7
    1798:	9601      	str	r6, [sp, #4]
    179a:	e004      	b.n	17a6 <_sercom_get_async_baud_val+0x10e>
    179c:	2020      	movs	r0, #32
    179e:	1b07      	subs	r7, r0, r4
    17a0:	1c29      	adds	r1, r5, #0
    17a2:	40f9      	lsrs	r1, r7
    17a4:	9101      	str	r1, [sp, #4]
    17a6:	1c2e      	adds	r6, r5, #0
    17a8:	40a6      	lsls	r6, r4
    17aa:	9600      	str	r6, [sp, #0]

		r = r << 1;
    17ac:	1c10      	adds	r0, r2, #0
    17ae:	1c19      	adds	r1, r3, #0
    17b0:	1880      	adds	r0, r0, r2
    17b2:	4159      	adcs	r1, r3
    17b4:	1c02      	adds	r2, r0, #0
    17b6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    17b8:	465f      	mov	r7, fp
    17ba:	4037      	ands	r7, r6
    17bc:	46bc      	mov	ip, r7
    17be:	9e01      	ldr	r6, [sp, #4]
    17c0:	464f      	mov	r7, r9
    17c2:	403e      	ands	r6, r7
    17c4:	4667      	mov	r7, ip
    17c6:	433e      	orrs	r6, r7
    17c8:	d002      	beq.n	17d0 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    17ca:	1c2a      	adds	r2, r5, #0
    17cc:	4302      	orrs	r2, r0
    17ce:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    17d0:	9803      	ldr	r0, [sp, #12]
    17d2:	4298      	cmp	r0, r3
    17d4:	d80b      	bhi.n	17ee <_sercom_get_async_baud_val+0x156>
    17d6:	d102      	bne.n	17de <_sercom_get_async_baud_val+0x146>
    17d8:	9902      	ldr	r1, [sp, #8]
    17da:	4291      	cmp	r1, r2
    17dc:	d807      	bhi.n	17ee <_sercom_get_async_baud_val+0x156>
			r = r - d;
    17de:	9e02      	ldr	r6, [sp, #8]
    17e0:	9f03      	ldr	r7, [sp, #12]
    17e2:	1b92      	subs	r2, r2, r6
    17e4:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    17e6:	4647      	mov	r7, r8
    17e8:	9800      	ldr	r0, [sp, #0]
    17ea:	4307      	orrs	r7, r0
    17ec:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    17ee:	3c01      	subs	r4, #1
    17f0:	d2cd      	bcs.n	178e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    17f2:	4641      	mov	r1, r8
    17f4:	4652      	mov	r2, sl
    17f6:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    17f8:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    17fa:	4c12      	ldr	r4, [pc, #72]	; (1844 <_sercom_get_async_baud_val+0x1ac>)
    17fc:	42a3      	cmp	r3, r4
    17fe:	d908      	bls.n	1812 <_sercom_get_async_baud_val+0x17a>
    1800:	9a05      	ldr	r2, [sp, #20]
    1802:	3201      	adds	r2, #1
    1804:	b2d2      	uxtb	r2, r2
    1806:	9205      	str	r2, [sp, #20]
    1808:	2601      	movs	r6, #1
    180a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    180c:	4657      	mov	r7, sl
    180e:	2f08      	cmp	r7, #8
    1810:	d1b5      	bne.n	177e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1812:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1814:	9805      	ldr	r0, [sp, #20]
    1816:	2808      	cmp	r0, #8
    1818:	d004      	beq.n	1824 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    181a:	0342      	lsls	r2, r0, #13
    181c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    181e:	9c04      	ldr	r4, [sp, #16]
    1820:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1822:	2400      	movs	r4, #0
}
    1824:	1c20      	adds	r0, r4, #0
    1826:	b007      	add	sp, #28
    1828:	bc3c      	pop	{r2, r3, r4, r5}
    182a:	4690      	mov	r8, r2
    182c:	4699      	mov	r9, r3
    182e:	46a2      	mov	sl, r4
    1830:	46ab      	mov	fp, r5
    1832:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1834:	46c0      	nop			; (mov r8, r8)
    1836:	46c0      	nop			; (mov r8, r8)
    1838:	00000000 	.word	0x00000000
    183c:	00000001 	.word	0x00000001
    1840:	00006ec9 	.word	0x00006ec9
    1844:	00001fff 	.word	0x00001fff

00001848 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1848:	b510      	push	{r4, lr}
    184a:	b082      	sub	sp, #8
    184c:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    184e:	4b0f      	ldr	r3, [pc, #60]	; (188c <sercom_set_gclk_generator+0x44>)
    1850:	781b      	ldrb	r3, [r3, #0]
    1852:	2b00      	cmp	r3, #0
    1854:	d001      	beq.n	185a <sercom_set_gclk_generator+0x12>
    1856:	2900      	cmp	r1, #0
    1858:	d00d      	beq.n	1876 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    185a:	a901      	add	r1, sp, #4
    185c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    185e:	2013      	movs	r0, #19
    1860:	4b0b      	ldr	r3, [pc, #44]	; (1890 <sercom_set_gclk_generator+0x48>)
    1862:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1864:	2013      	movs	r0, #19
    1866:	4b0b      	ldr	r3, [pc, #44]	; (1894 <sercom_set_gclk_generator+0x4c>)
    1868:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    186a:	4b08      	ldr	r3, [pc, #32]	; (188c <sercom_set_gclk_generator+0x44>)
    186c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    186e:	2201      	movs	r2, #1
    1870:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1872:	2000      	movs	r0, #0
    1874:	e007      	b.n	1886 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1876:	4b05      	ldr	r3, [pc, #20]	; (188c <sercom_set_gclk_generator+0x44>)
    1878:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    187a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    187c:	1b14      	subs	r4, r2, r4
    187e:	1e62      	subs	r2, r4, #1
    1880:	4194      	sbcs	r4, r2
    1882:	4264      	negs	r4, r4
    1884:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1886:	b002      	add	sp, #8
    1888:	bd10      	pop	{r4, pc}
    188a:	46c0      	nop			; (mov r8, r8)
    188c:	200001cc 	.word	0x200001cc
    1890:	00002775 	.word	0x00002775
    1894:	000026e9 	.word	0x000026e9

00001898 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1898:	4b2e      	ldr	r3, [pc, #184]	; (1954 <_sercom_get_default_pad+0xbc>)
    189a:	4298      	cmp	r0, r3
    189c:	d01c      	beq.n	18d8 <_sercom_get_default_pad+0x40>
    189e:	d803      	bhi.n	18a8 <_sercom_get_default_pad+0x10>
    18a0:	4b2d      	ldr	r3, [pc, #180]	; (1958 <_sercom_get_default_pad+0xc0>)
    18a2:	4298      	cmp	r0, r3
    18a4:	d007      	beq.n	18b6 <_sercom_get_default_pad+0x1e>
    18a6:	e04a      	b.n	193e <_sercom_get_default_pad+0xa6>
    18a8:	4b2c      	ldr	r3, [pc, #176]	; (195c <_sercom_get_default_pad+0xc4>)
    18aa:	4298      	cmp	r0, r3
    18ac:	d025      	beq.n	18fa <_sercom_get_default_pad+0x62>
    18ae:	4b2c      	ldr	r3, [pc, #176]	; (1960 <_sercom_get_default_pad+0xc8>)
    18b0:	4298      	cmp	r0, r3
    18b2:	d033      	beq.n	191c <_sercom_get_default_pad+0x84>
    18b4:	e043      	b.n	193e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18b6:	2901      	cmp	r1, #1
    18b8:	d043      	beq.n	1942 <_sercom_get_default_pad+0xaa>
    18ba:	2900      	cmp	r1, #0
    18bc:	d004      	beq.n	18c8 <_sercom_get_default_pad+0x30>
    18be:	2902      	cmp	r1, #2
    18c0:	d006      	beq.n	18d0 <_sercom_get_default_pad+0x38>
    18c2:	2903      	cmp	r1, #3
    18c4:	d006      	beq.n	18d4 <_sercom_get_default_pad+0x3c>
    18c6:	e001      	b.n	18cc <_sercom_get_default_pad+0x34>
    18c8:	4826      	ldr	r0, [pc, #152]	; (1964 <_sercom_get_default_pad+0xcc>)
    18ca:	e041      	b.n	1950 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18cc:	2000      	movs	r0, #0
    18ce:	e03f      	b.n	1950 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18d0:	4825      	ldr	r0, [pc, #148]	; (1968 <_sercom_get_default_pad+0xd0>)
    18d2:	e03d      	b.n	1950 <_sercom_get_default_pad+0xb8>
    18d4:	4825      	ldr	r0, [pc, #148]	; (196c <_sercom_get_default_pad+0xd4>)
    18d6:	e03b      	b.n	1950 <_sercom_get_default_pad+0xb8>
    18d8:	2901      	cmp	r1, #1
    18da:	d034      	beq.n	1946 <_sercom_get_default_pad+0xae>
    18dc:	2900      	cmp	r1, #0
    18de:	d004      	beq.n	18ea <_sercom_get_default_pad+0x52>
    18e0:	2902      	cmp	r1, #2
    18e2:	d006      	beq.n	18f2 <_sercom_get_default_pad+0x5a>
    18e4:	2903      	cmp	r1, #3
    18e6:	d006      	beq.n	18f6 <_sercom_get_default_pad+0x5e>
    18e8:	e001      	b.n	18ee <_sercom_get_default_pad+0x56>
    18ea:	2003      	movs	r0, #3
    18ec:	e030      	b.n	1950 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    18ee:	2000      	movs	r0, #0
    18f0:	e02e      	b.n	1950 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    18f2:	481f      	ldr	r0, [pc, #124]	; (1970 <_sercom_get_default_pad+0xd8>)
    18f4:	e02c      	b.n	1950 <_sercom_get_default_pad+0xb8>
    18f6:	481f      	ldr	r0, [pc, #124]	; (1974 <_sercom_get_default_pad+0xdc>)
    18f8:	e02a      	b.n	1950 <_sercom_get_default_pad+0xb8>
    18fa:	2901      	cmp	r1, #1
    18fc:	d025      	beq.n	194a <_sercom_get_default_pad+0xb2>
    18fe:	2900      	cmp	r1, #0
    1900:	d004      	beq.n	190c <_sercom_get_default_pad+0x74>
    1902:	2902      	cmp	r1, #2
    1904:	d006      	beq.n	1914 <_sercom_get_default_pad+0x7c>
    1906:	2903      	cmp	r1, #3
    1908:	d006      	beq.n	1918 <_sercom_get_default_pad+0x80>
    190a:	e001      	b.n	1910 <_sercom_get_default_pad+0x78>
    190c:	481a      	ldr	r0, [pc, #104]	; (1978 <_sercom_get_default_pad+0xe0>)
    190e:	e01f      	b.n	1950 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1910:	2000      	movs	r0, #0
    1912:	e01d      	b.n	1950 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1914:	4819      	ldr	r0, [pc, #100]	; (197c <_sercom_get_default_pad+0xe4>)
    1916:	e01b      	b.n	1950 <_sercom_get_default_pad+0xb8>
    1918:	4819      	ldr	r0, [pc, #100]	; (1980 <_sercom_get_default_pad+0xe8>)
    191a:	e019      	b.n	1950 <_sercom_get_default_pad+0xb8>
    191c:	2901      	cmp	r1, #1
    191e:	d016      	beq.n	194e <_sercom_get_default_pad+0xb6>
    1920:	2900      	cmp	r1, #0
    1922:	d004      	beq.n	192e <_sercom_get_default_pad+0x96>
    1924:	2902      	cmp	r1, #2
    1926:	d006      	beq.n	1936 <_sercom_get_default_pad+0x9e>
    1928:	2903      	cmp	r1, #3
    192a:	d006      	beq.n	193a <_sercom_get_default_pad+0xa2>
    192c:	e001      	b.n	1932 <_sercom_get_default_pad+0x9a>
    192e:	4815      	ldr	r0, [pc, #84]	; (1984 <_sercom_get_default_pad+0xec>)
    1930:	e00e      	b.n	1950 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1932:	2000      	movs	r0, #0
    1934:	e00c      	b.n	1950 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1936:	4814      	ldr	r0, [pc, #80]	; (1988 <_sercom_get_default_pad+0xf0>)
    1938:	e00a      	b.n	1950 <_sercom_get_default_pad+0xb8>
    193a:	4814      	ldr	r0, [pc, #80]	; (198c <_sercom_get_default_pad+0xf4>)
    193c:	e008      	b.n	1950 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    193e:	2000      	movs	r0, #0
    1940:	e006      	b.n	1950 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1942:	4813      	ldr	r0, [pc, #76]	; (1990 <_sercom_get_default_pad+0xf8>)
    1944:	e004      	b.n	1950 <_sercom_get_default_pad+0xb8>
    1946:	4813      	ldr	r0, [pc, #76]	; (1994 <_sercom_get_default_pad+0xfc>)
    1948:	e002      	b.n	1950 <_sercom_get_default_pad+0xb8>
    194a:	4813      	ldr	r0, [pc, #76]	; (1998 <_sercom_get_default_pad+0x100>)
    194c:	e000      	b.n	1950 <_sercom_get_default_pad+0xb8>
    194e:	4813      	ldr	r0, [pc, #76]	; (199c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1950:	4770      	bx	lr
    1952:	46c0      	nop			; (mov r8, r8)
    1954:	42000c00 	.word	0x42000c00
    1958:	42000800 	.word	0x42000800
    195c:	42001000 	.word	0x42001000
    1960:	42001400 	.word	0x42001400
    1964:	00040003 	.word	0x00040003
    1968:	00060003 	.word	0x00060003
    196c:	00070003 	.word	0x00070003
    1970:	001e0003 	.word	0x001e0003
    1974:	001f0003 	.word	0x001f0003
    1978:	00080003 	.word	0x00080003
    197c:	000a0003 	.word	0x000a0003
    1980:	000b0003 	.word	0x000b0003
    1984:	00100003 	.word	0x00100003
    1988:	00120003 	.word	0x00120003
    198c:	00130003 	.word	0x00130003
    1990:	00050003 	.word	0x00050003
    1994:	00010003 	.word	0x00010003
    1998:	00090003 	.word	0x00090003
    199c:	00110003 	.word	0x00110003

000019a0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    19a0:	b570      	push	{r4, r5, r6, lr}
    19a2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    19a4:	4a0e      	ldr	r2, [pc, #56]	; (19e0 <_sercom_get_sercom_inst_index+0x40>)
    19a6:	4669      	mov	r1, sp
    19a8:	ca70      	ldmia	r2!, {r4, r5, r6}
    19aa:	c170      	stmia	r1!, {r4, r5, r6}
    19ac:	6812      	ldr	r2, [r2, #0]
    19ae:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    19b0:	1c03      	adds	r3, r0, #0
    19b2:	9a00      	ldr	r2, [sp, #0]
    19b4:	4282      	cmp	r2, r0
    19b6:	d00f      	beq.n	19d8 <_sercom_get_sercom_inst_index+0x38>
    19b8:	9c01      	ldr	r4, [sp, #4]
    19ba:	4284      	cmp	r4, r0
    19bc:	d008      	beq.n	19d0 <_sercom_get_sercom_inst_index+0x30>
    19be:	9d02      	ldr	r5, [sp, #8]
    19c0:	4285      	cmp	r5, r0
    19c2:	d007      	beq.n	19d4 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    19c4:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    19c6:	9e03      	ldr	r6, [sp, #12]
    19c8:	429e      	cmp	r6, r3
    19ca:	d107      	bne.n	19dc <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    19cc:	2003      	movs	r0, #3
    19ce:	e004      	b.n	19da <_sercom_get_sercom_inst_index+0x3a>
    19d0:	2001      	movs	r0, #1
    19d2:	e002      	b.n	19da <_sercom_get_sercom_inst_index+0x3a>
    19d4:	2002      	movs	r0, #2
    19d6:	e000      	b.n	19da <_sercom_get_sercom_inst_index+0x3a>
    19d8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    19da:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    19dc:	b004      	add	sp, #16
    19de:	bd70      	pop	{r4, r5, r6, pc}
    19e0:	000098a8 	.word	0x000098a8

000019e4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    19e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19e6:	4647      	mov	r7, r8
    19e8:	b480      	push	{r7}
    19ea:	b088      	sub	sp, #32
    19ec:	1c05      	adds	r5, r0, #0
    19ee:	1c0c      	adds	r4, r1, #0
    19f0:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    19f2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    19f4:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    19f6:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    19f8:	079a      	lsls	r2, r3, #30
    19fa:	d500      	bpl.n	19fe <spi_init+0x1a>
    19fc:	e0df      	b.n	1bbe <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    19fe:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1a00:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1a02:	07da      	lsls	r2, r3, #31
    1a04:	d500      	bpl.n	1a08 <spi_init+0x24>
    1a06:	e0da      	b.n	1bbe <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1a08:	1c08      	adds	r0, r1, #0
    1a0a:	4b6f      	ldr	r3, [pc, #444]	; (1bc8 <spi_init+0x1e4>)
    1a0c:	4798      	blx	r3
    1a0e:	4b6f      	ldr	r3, [pc, #444]	; (1bcc <spi_init+0x1e8>)
    1a10:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1a12:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1a14:	2701      	movs	r7, #1
    1a16:	4097      	lsls	r7, r2
    1a18:	1c3a      	adds	r2, r7, #0
    1a1a:	430a      	orrs	r2, r1
    1a1c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1a1e:	a907      	add	r1, sp, #28
    1a20:	2724      	movs	r7, #36	; 0x24
    1a22:	5df3      	ldrb	r3, [r6, r7]
    1a24:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1a26:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1a28:	b2c0      	uxtb	r0, r0
    1a2a:	4680      	mov	r8, r0
    1a2c:	4b68      	ldr	r3, [pc, #416]	; (1bd0 <spi_init+0x1ec>)
    1a2e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1a30:	4640      	mov	r0, r8
    1a32:	4b68      	ldr	r3, [pc, #416]	; (1bd4 <spi_init+0x1f0>)
    1a34:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1a36:	5df0      	ldrb	r0, [r6, r7]
    1a38:	2100      	movs	r1, #0
    1a3a:	4b67      	ldr	r3, [pc, #412]	; (1bd8 <spi_init+0x1f4>)
    1a3c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1a3e:	7833      	ldrb	r3, [r6, #0]
    1a40:	2b01      	cmp	r3, #1
    1a42:	d103      	bne.n	1a4c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1a44:	6822      	ldr	r2, [r4, #0]
    1a46:	230c      	movs	r3, #12
    1a48:	4313      	orrs	r3, r2
    1a4a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1a4c:	7833      	ldrb	r3, [r6, #0]
    1a4e:	2b00      	cmp	r3, #0
    1a50:	d000      	beq.n	1a54 <spi_init+0x70>
    1a52:	e0b1      	b.n	1bb8 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1a54:	6822      	ldr	r2, [r4, #0]
    1a56:	2308      	movs	r3, #8
    1a58:	4313      	orrs	r3, r2
    1a5a:	6023      	str	r3, [r4, #0]
    1a5c:	e0ac      	b.n	1bb8 <spi_init+0x1d4>
    1a5e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1a60:	60d1      	str	r1, [r2, #12]
    1a62:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1a64:	2b1c      	cmp	r3, #28
    1a66:	d1fa      	bne.n	1a5e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1a68:	2300      	movs	r3, #0
    1a6a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1a6c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1a6e:	2400      	movs	r4, #0
    1a70:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1a72:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1a74:	2336      	movs	r3, #54	; 0x36
    1a76:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1a78:	2337      	movs	r3, #55	; 0x37
    1a7a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1a7c:	2338      	movs	r3, #56	; 0x38
    1a7e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1a80:	2303      	movs	r3, #3
    1a82:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1a84:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1a86:	6828      	ldr	r0, [r5, #0]
    1a88:	4b4f      	ldr	r3, [pc, #316]	; (1bc8 <spi_init+0x1e4>)
    1a8a:	4798      	blx	r3
    1a8c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1a8e:	4953      	ldr	r1, [pc, #332]	; (1bdc <spi_init+0x1f8>)
    1a90:	4b53      	ldr	r3, [pc, #332]	; (1be0 <spi_init+0x1fc>)
    1a92:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1a94:	00bf      	lsls	r7, r7, #2
    1a96:	4b53      	ldr	r3, [pc, #332]	; (1be4 <spi_init+0x200>)
    1a98:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1a9a:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1a9c:	ab02      	add	r3, sp, #8
    1a9e:	2280      	movs	r2, #128	; 0x80
    1aa0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1aa2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1aa4:	2201      	movs	r2, #1
    1aa6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1aa8:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1aaa:	7833      	ldrb	r3, [r6, #0]
    1aac:	2b00      	cmp	r3, #0
    1aae:	d102      	bne.n	1ab6 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1ab0:	2200      	movs	r2, #0
    1ab2:	ab02      	add	r3, sp, #8
    1ab4:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    1ab6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1ab8:	9303      	str	r3, [sp, #12]
    1aba:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    1abc:	9004      	str	r0, [sp, #16]
    1abe:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1ac0:	9205      	str	r2, [sp, #20]
    1ac2:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1ac4:	9306      	str	r3, [sp, #24]
    1ac6:	2400      	movs	r4, #0
    1ac8:	b2e1      	uxtb	r1, r4
    1aca:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1acc:	aa03      	add	r2, sp, #12
    1ace:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1ad0:	2800      	cmp	r0, #0
    1ad2:	d102      	bne.n	1ada <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1ad4:	1c38      	adds	r0, r7, #0
    1ad6:	4a44      	ldr	r2, [pc, #272]	; (1be8 <spi_init+0x204>)
    1ad8:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1ada:	1c43      	adds	r3, r0, #1
    1adc:	d006      	beq.n	1aec <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1ade:	466a      	mov	r2, sp
    1ae0:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1ae2:	0c00      	lsrs	r0, r0, #16
    1ae4:	b2c0      	uxtb	r0, r0
    1ae6:	a902      	add	r1, sp, #8
    1ae8:	4b40      	ldr	r3, [pc, #256]	; (1bec <spi_init+0x208>)
    1aea:	4798      	blx	r3
    1aec:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1aee:	2c04      	cmp	r4, #4
    1af0:	d1ea      	bne.n	1ac8 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1af2:	7833      	ldrb	r3, [r6, #0]
    1af4:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1af6:	7c33      	ldrb	r3, [r6, #16]
    1af8:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1afa:	7cb3      	ldrb	r3, [r6, #18]
    1afc:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1afe:	7d33      	ldrb	r3, [r6, #20]
    1b00:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1b02:	2200      	movs	r2, #0
    1b04:	466b      	mov	r3, sp
    1b06:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1b08:	7833      	ldrb	r3, [r6, #0]
    1b0a:	2b01      	cmp	r3, #1
    1b0c:	d114      	bne.n	1b38 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1b0e:	6828      	ldr	r0, [r5, #0]
    1b10:	4b2d      	ldr	r3, [pc, #180]	; (1bc8 <spi_init+0x1e4>)
    1b12:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1b14:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1b16:	b2c0      	uxtb	r0, r0
    1b18:	4b35      	ldr	r3, [pc, #212]	; (1bf0 <spi_init+0x20c>)
    1b1a:	4798      	blx	r3
    1b1c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1b1e:	69b0      	ldr	r0, [r6, #24]
    1b20:	466a      	mov	r2, sp
    1b22:	3206      	adds	r2, #6
    1b24:	4b33      	ldr	r3, [pc, #204]	; (1bf4 <spi_init+0x210>)
    1b26:	4798      	blx	r3
    1b28:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1b2a:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	d146      	bne.n	1bbe <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1b30:	466b      	mov	r3, sp
    1b32:	3306      	adds	r3, #6
    1b34:	781b      	ldrb	r3, [r3, #0]
    1b36:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1b38:	7833      	ldrb	r3, [r6, #0]
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d10f      	bne.n	1b5e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1b3e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1b40:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1b42:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1b44:	7ff4      	ldrb	r4, [r6, #31]
    1b46:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1b48:	7fb2      	ldrb	r2, [r6, #30]
    1b4a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1b4c:	4302      	orrs	r2, r0
    1b4e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1b50:	2220      	movs	r2, #32
    1b52:	5cb2      	ldrb	r2, [r6, r2]
    1b54:	2a00      	cmp	r2, #0
    1b56:	d004      	beq.n	1b62 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1b58:	2240      	movs	r2, #64	; 0x40
    1b5a:	4313      	orrs	r3, r2
    1b5c:	e001      	b.n	1b62 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1b5e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1b60:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1b62:	68b2      	ldr	r2, [r6, #8]
    1b64:	6870      	ldr	r0, [r6, #4]
    1b66:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1b68:	68f0      	ldr	r0, [r6, #12]
    1b6a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1b6c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1b6e:	7c31      	ldrb	r1, [r6, #16]
    1b70:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1b72:	7c71      	ldrb	r1, [r6, #17]
    1b74:	2900      	cmp	r1, #0
    1b76:	d103      	bne.n	1b80 <spi_init+0x19c>
    1b78:	491f      	ldr	r1, [pc, #124]	; (1bf8 <spi_init+0x214>)
    1b7a:	7889      	ldrb	r1, [r1, #2]
    1b7c:	0788      	lsls	r0, r1, #30
    1b7e:	d501      	bpl.n	1b84 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1b80:	2180      	movs	r1, #128	; 0x80
    1b82:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1b84:	7cb1      	ldrb	r1, [r6, #18]
    1b86:	2900      	cmp	r1, #0
    1b88:	d002      	beq.n	1b90 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1b8a:	2180      	movs	r1, #128	; 0x80
    1b8c:	0289      	lsls	r1, r1, #10
    1b8e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1b90:	7cf1      	ldrb	r1, [r6, #19]
    1b92:	2900      	cmp	r1, #0
    1b94:	d002      	beq.n	1b9c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1b96:	2180      	movs	r1, #128	; 0x80
    1b98:	0089      	lsls	r1, r1, #2
    1b9a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1b9c:	7d31      	ldrb	r1, [r6, #20]
    1b9e:	2900      	cmp	r1, #0
    1ba0:	d002      	beq.n	1ba8 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1ba2:	2180      	movs	r1, #128	; 0x80
    1ba4:	0189      	lsls	r1, r1, #6
    1ba6:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1ba8:	6839      	ldr	r1, [r7, #0]
    1baa:	430a      	orrs	r2, r1
    1bac:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1bae:	687a      	ldr	r2, [r7, #4]
    1bb0:	4313      	orrs	r3, r2
    1bb2:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    1bb4:	2000      	movs	r0, #0
    1bb6:	e002      	b.n	1bbe <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1bb8:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1bba:	2100      	movs	r1, #0
    1bbc:	e74f      	b.n	1a5e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1bbe:	b008      	add	sp, #32
    1bc0:	bc04      	pop	{r2}
    1bc2:	4690      	mov	r8, r2
    1bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bc6:	46c0      	nop			; (mov r8, r8)
    1bc8:	000019a1 	.word	0x000019a1
    1bcc:	40000400 	.word	0x40000400
    1bd0:	00002775 	.word	0x00002775
    1bd4:	000026e9 	.word	0x000026e9
    1bd8:	00001849 	.word	0x00001849
    1bdc:	00001f05 	.word	0x00001f05
    1be0:	000020e9 	.word	0x000020e9
    1be4:	20000ac8 	.word	0x20000ac8
    1be8:	00001899 	.word	0x00001899
    1bec:	00002851 	.word	0x00002851
    1bf0:	00002791 	.word	0x00002791
    1bf4:	0000166d 	.word	0x0000166d
    1bf8:	41002000 	.word	0x41002000

00001bfc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1bfc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1bfe:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1c00:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1c02:	2c01      	cmp	r4, #1
    1c04:	d16c      	bne.n	1ce0 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1c06:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c08:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1c0a:	2c00      	cmp	r4, #0
    1c0c:	d168      	bne.n	1ce0 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    1c0e:	2a00      	cmp	r2, #0
    1c10:	d057      	beq.n	1cc2 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1c12:	784b      	ldrb	r3, [r1, #1]
    1c14:	2b00      	cmp	r3, #0
    1c16:	d044      	beq.n	1ca2 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1c18:	6802      	ldr	r2, [r0, #0]
    1c1a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1c1c:	07dc      	lsls	r4, r3, #31
    1c1e:	d40f      	bmi.n	1c40 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1c20:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c22:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c24:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c26:	2900      	cmp	r1, #0
    1c28:	d103      	bne.n	1c32 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    1c2a:	095a      	lsrs	r2, r3, #5
    1c2c:	01d2      	lsls	r2, r2, #7
    1c2e:	492d      	ldr	r1, [pc, #180]	; (1ce4 <spi_select_slave+0xe8>)
    1c30:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c32:	211f      	movs	r1, #31
    1c34:	400b      	ands	r3, r1
    1c36:	2101      	movs	r1, #1
    1c38:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1c3a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1c3c:	2305      	movs	r3, #5
    1c3e:	e04f      	b.n	1ce0 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1c40:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c42:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1c44:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1c46:	2c00      	cmp	r4, #0
    1c48:	d103      	bne.n	1c52 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    1c4a:	095a      	lsrs	r2, r3, #5
    1c4c:	01d2      	lsls	r2, r2, #7
    1c4e:	4c25      	ldr	r4, [pc, #148]	; (1ce4 <spi_select_slave+0xe8>)
    1c50:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1c52:	241f      	movs	r4, #31
    1c54:	4023      	ands	r3, r4
    1c56:	2401      	movs	r4, #1
    1c58:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1c5a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    1c5c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1c5e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1c60:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1c62:	07d4      	lsls	r4, r2, #31
    1c64:	d500      	bpl.n	1c68 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1c66:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    1c68:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c6a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1c6c:	2a00      	cmp	r2, #0
    1c6e:	d137      	bne.n	1ce0 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1c70:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1c72:	2104      	movs	r1, #4
    1c74:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1c76:	420b      	tst	r3, r1
    1c78:	d0fc      	beq.n	1c74 <spi_select_slave+0x78>
    1c7a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1c7c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1c7e:	074c      	lsls	r4, r1, #29
    1c80:	d52e      	bpl.n	1ce0 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1c82:	8b53      	ldrh	r3, [r2, #26]
    1c84:	0759      	lsls	r1, r3, #29
    1c86:	d503      	bpl.n	1c90 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1c88:	8b51      	ldrh	r1, [r2, #26]
    1c8a:	2304      	movs	r3, #4
    1c8c:	430b      	orrs	r3, r1
    1c8e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1c90:	7983      	ldrb	r3, [r0, #6]
    1c92:	2b01      	cmp	r3, #1
    1c94:	d102      	bne.n	1c9c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1c96:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c98:	2300      	movs	r3, #0
    1c9a:	e021      	b.n	1ce0 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1c9c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1c9e:	2300      	movs	r3, #0
    1ca0:	e01e      	b.n	1ce0 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1ca2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ca4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1ca6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ca8:	2900      	cmp	r1, #0
    1caa:	d103      	bne.n	1cb4 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    1cac:	095a      	lsrs	r2, r3, #5
    1cae:	01d2      	lsls	r2, r2, #7
    1cb0:	4c0c      	ldr	r4, [pc, #48]	; (1ce4 <spi_select_slave+0xe8>)
    1cb2:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1cb4:	211f      	movs	r1, #31
    1cb6:	400b      	ands	r3, r1
    1cb8:	2101      	movs	r1, #1
    1cba:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1cbc:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1cbe:	2300      	movs	r3, #0
    1cc0:	e00e      	b.n	1ce0 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1cc2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1cc4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1cc6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1cc8:	2900      	cmp	r1, #0
    1cca:	d103      	bne.n	1cd4 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1ccc:	095a      	lsrs	r2, r3, #5
    1cce:	01d2      	lsls	r2, r2, #7
    1cd0:	4904      	ldr	r1, [pc, #16]	; (1ce4 <spi_select_slave+0xe8>)
    1cd2:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1cd4:	211f      	movs	r1, #31
    1cd6:	400b      	ands	r3, r1
    1cd8:	2101      	movs	r1, #1
    1cda:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1cdc:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1cde:	2300      	movs	r3, #0
}
    1ce0:	1c18      	adds	r0, r3, #0
    1ce2:	bd10      	pop	{r4, pc}
    1ce4:	41004400 	.word	0x41004400

00001ce8 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cea:	465f      	mov	r7, fp
    1cec:	4656      	mov	r6, sl
    1cee:	464d      	mov	r5, r9
    1cf0:	4644      	mov	r4, r8
    1cf2:	b4f0      	push	{r4, r5, r6, r7}
    1cf4:	b083      	sub	sp, #12
    1cf6:	1c04      	adds	r4, r0, #0
    1cf8:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1cfa:	2338      	movs	r3, #56	; 0x38
    1cfc:	5cc0      	ldrb	r0, [r0, r3]
    1cfe:	b2c0      	uxtb	r0, r0
    1d00:	2805      	cmp	r0, #5
    1d02:	d100      	bne.n	1d06 <spi_write_buffer_wait+0x1e>
    1d04:	e0f1      	b.n	1eea <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1d06:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    1d08:	2a00      	cmp	r2, #0
    1d0a:	d100      	bne.n	1d0e <spi_write_buffer_wait+0x26>
    1d0c:	e0ed      	b.n	1eea <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1d0e:	7963      	ldrb	r3, [r4, #5]
    1d10:	2b00      	cmp	r3, #0
    1d12:	d105      	bne.n	1d20 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d14:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1d16:	7e18      	ldrb	r0, [r3, #24]
    1d18:	0782      	lsls	r2, r0, #30
    1d1a:	d501      	bpl.n	1d20 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1d1c:	2002      	movs	r0, #2
    1d1e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1d20:	4655      	mov	r5, sl
    1d22:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d24:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1d26:	2602      	movs	r6, #2
    1d28:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1d2a:	2704      	movs	r7, #4
    1d2c:	46bb      	mov	fp, r7
    1d2e:	e08f      	b.n	1e50 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1d30:	7962      	ldrb	r2, [r4, #5]
    1d32:	2a00      	cmp	r2, #0
    1d34:	d001      	beq.n	1d3a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d36:	6826      	ldr	r6, [r4, #0]
    1d38:	e016      	b.n	1d68 <spi_write_buffer_wait+0x80>
    1d3a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d3c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    1d3e:	421e      	tst	r6, r3
    1d40:	d106      	bne.n	1d50 <spi_write_buffer_wait+0x68>
    1d42:	4e6d      	ldr	r6, [pc, #436]	; (1ef8 <spi_write_buffer_wait+0x210>)
    1d44:	7e17      	ldrb	r7, [r2, #24]
    1d46:	421f      	tst	r7, r3
    1d48:	d102      	bne.n	1d50 <spi_write_buffer_wait+0x68>
    1d4a:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1d4c:	2e00      	cmp	r6, #0
    1d4e:	d1f9      	bne.n	1d44 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1d50:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1d52:	4667      	mov	r7, ip
    1d54:	423e      	tst	r6, r7
    1d56:	d003      	beq.n	1d60 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1d58:	2302      	movs	r3, #2
    1d5a:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    1d5c:	2004      	movs	r0, #4
    1d5e:	e0c4      	b.n	1eea <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1d60:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    1d62:	421a      	tst	r2, r3
    1d64:	d1e7      	bne.n	1d36 <spi_write_buffer_wait+0x4e>
    1d66:	e0b3      	b.n	1ed0 <spi_write_buffer_wait+0x1e8>
    1d68:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1d6a:	421a      	tst	r2, r3
    1d6c:	d0fc      	beq.n	1d68 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d6e:	1c42      	adds	r2, r0, #1
    1d70:	b292      	uxth	r2, r2
    1d72:	4690      	mov	r8, r2
    1d74:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d76:	79a2      	ldrb	r2, [r4, #6]
    1d78:	2a01      	cmp	r2, #1
    1d7a:	d001      	beq.n	1d80 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1d7c:	4640      	mov	r0, r8
    1d7e:	e005      	b.n	1d8c <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    1d80:	3002      	adds	r0, #2
    1d82:	b280      	uxth	r0, r0
    1d84:	4642      	mov	r2, r8
    1d86:	5c8a      	ldrb	r2, [r1, r2]
    1d88:	0212      	lsls	r2, r2, #8
    1d8a:	4317      	orrs	r7, r2
    1d8c:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1d8e:	421a      	tst	r2, r3
    1d90:	d002      	beq.n	1d98 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1d92:	05ff      	lsls	r7, r7, #23
    1d94:	0dff      	lsrs	r7, r7, #23
    1d96:	62b7      	str	r7, [r6, #40]	; 0x28
    1d98:	1e6a      	subs	r2, r5, #1
    1d9a:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    1d9c:	79e2      	ldrb	r2, [r4, #7]
    1d9e:	2a00      	cmp	r2, #0
    1da0:	d101      	bne.n	1da6 <spi_write_buffer_wait+0xbe>
    1da2:	1c35      	adds	r5, r6, #0
    1da4:	e056      	b.n	1e54 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    1da6:	7962      	ldrb	r2, [r4, #5]
    1da8:	2a00      	cmp	r2, #0
    1daa:	d137      	bne.n	1e1c <spi_write_buffer_wait+0x134>
    1dac:	4a53      	ldr	r2, [pc, #332]	; (1efc <spi_write_buffer_wait+0x214>)
    1dae:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1db0:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1db2:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    1db4:	421f      	tst	r7, r3
    1db6:	d01c      	beq.n	1df2 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    1db8:	1c47      	adds	r7, r0, #1
    1dba:	b2bf      	uxth	r7, r7
    1dbc:	46b9      	mov	r9, r7
    1dbe:	9901      	ldr	r1, [sp, #4]
    1dc0:	5c09      	ldrb	r1, [r1, r0]
    1dc2:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1dc4:	79a7      	ldrb	r7, [r4, #6]
    1dc6:	2f01      	cmp	r7, #1
    1dc8:	d001      	beq.n	1dce <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1dca:	4648      	mov	r0, r9
    1dcc:	e008      	b.n	1de0 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    1dce:	3002      	adds	r0, #2
    1dd0:	b280      	uxth	r0, r0
    1dd2:	9901      	ldr	r1, [sp, #4]
    1dd4:	464f      	mov	r7, r9
    1dd6:	5dc9      	ldrb	r1, [r1, r7]
    1dd8:	0209      	lsls	r1, r1, #8
    1dda:	4647      	mov	r7, r8
    1ddc:	430f      	orrs	r7, r1
    1dde:	46b8      	mov	r8, r7
    1de0:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1de2:	421f      	tst	r7, r3
    1de4:	d003      	beq.n	1dee <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1de6:	4647      	mov	r7, r8
    1de8:	05f9      	lsls	r1, r7, #23
    1dea:	0dcf      	lsrs	r7, r1, #23
    1dec:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    1dee:	3d01      	subs	r5, #1
    1df0:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1df2:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1df4:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    1df6:	4659      	mov	r1, fp
    1df8:	420f      	tst	r7, r1
    1dfa:	d102      	bne.n	1e02 <spi_write_buffer_wait+0x11a>
    1dfc:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1dfe:	2a00      	cmp	r2, #0
    1e00:	d1d6      	bne.n	1db0 <spi_write_buffer_wait+0xc8>
    1e02:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1e04:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1e06:	4667      	mov	r7, ip
    1e08:	423a      	tst	r2, r7
    1e0a:	d003      	beq.n	1e14 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1e0c:	2302      	movs	r3, #2
    1e0e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    1e10:	2004      	movs	r0, #4
    1e12:	e06a      	b.n	1eea <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e14:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    1e16:	465e      	mov	r6, fp
    1e18:	4232      	tst	r2, r6
    1e1a:	d05b      	beq.n	1ed4 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e1c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e1e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    1e20:	465f      	mov	r7, fp
    1e22:	423a      	tst	r2, r7
    1e24:	d0fb      	beq.n	1e1e <spi_write_buffer_wait+0x136>
    1e26:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1e28:	423a      	tst	r2, r7
    1e2a:	d00d      	beq.n	1e48 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1e2c:	8b72      	ldrh	r2, [r6, #26]
    1e2e:	423a      	tst	r2, r7
    1e30:	d004      	beq.n	1e3c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e32:	8b72      	ldrh	r2, [r6, #26]
    1e34:	2704      	movs	r7, #4
    1e36:	433a      	orrs	r2, r7
    1e38:	b292      	uxth	r2, r2
    1e3a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1e3c:	79a2      	ldrb	r2, [r4, #6]
    1e3e:	2a01      	cmp	r2, #1
    1e40:	d101      	bne.n	1e46 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1e42:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1e44:	e000      	b.n	1e48 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1e46:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    1e48:	4652      	mov	r2, sl
    1e4a:	3a01      	subs	r2, #1
    1e4c:	b292      	uxth	r2, r2
    1e4e:	4692      	mov	sl, r2
    1e50:	3d01      	subs	r5, #1
    1e52:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    1e54:	4a2a      	ldr	r2, [pc, #168]	; (1f00 <spi_write_buffer_wait+0x218>)
    1e56:	4295      	cmp	r5, r2
    1e58:	d000      	beq.n	1e5c <spi_write_buffer_wait+0x174>
    1e5a:	e769      	b.n	1d30 <spi_write_buffer_wait+0x48>
    1e5c:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    1e5e:	7963      	ldrb	r3, [r4, #5]
    1e60:	2b01      	cmp	r3, #1
    1e62:	d105      	bne.n	1e70 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1e64:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1e66:	2202      	movs	r2, #2
    1e68:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    1e6a:	4213      	tst	r3, r2
    1e6c:	d0fc      	beq.n	1e68 <spi_write_buffer_wait+0x180>
    1e6e:	e033      	b.n	1ed8 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1e70:	2b00      	cmp	r3, #0
    1e72:	d133      	bne.n	1edc <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    1e74:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1e76:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d036      	beq.n	1eea <spi_write_buffer_wait+0x202>
			while (flush_length) {
    1e7c:	2900      	cmp	r1, #0
    1e7e:	d02f      	beq.n	1ee0 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e80:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1e82:	4e1d      	ldr	r6, [pc, #116]	; (1ef8 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1e84:	2704      	movs	r7, #4
    1e86:	4650      	mov	r0, sl
    1e88:	e01c      	b.n	1ec4 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1e8a:	7e0a      	ldrb	r2, [r1, #24]
    1e8c:	422a      	tst	r2, r5
    1e8e:	d102      	bne.n	1e96 <spi_write_buffer_wait+0x1ae>
    1e90:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1e92:	2b00      	cmp	r3, #0
    1e94:	d1f9      	bne.n	1e8a <spi_write_buffer_wait+0x1a2>
    1e96:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    1e98:	422b      	tst	r3, r5
    1e9a:	d023      	beq.n	1ee4 <spi_write_buffer_wait+0x1fc>
    1e9c:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1e9e:	422b      	tst	r3, r5
    1ea0:	d00c      	beq.n	1ebc <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1ea2:	8b4b      	ldrh	r3, [r1, #26]
    1ea4:	422b      	tst	r3, r5
    1ea6:	d003      	beq.n	1eb0 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1ea8:	8b4b      	ldrh	r3, [r1, #26]
    1eaa:	433b      	orrs	r3, r7
    1eac:	b29b      	uxth	r3, r3
    1eae:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1eb0:	79a3      	ldrb	r3, [r4, #6]
    1eb2:	2b01      	cmp	r3, #1
    1eb4:	d101      	bne.n	1eba <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1eb6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    1eb8:	e000      	b.n	1ebc <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1eba:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    1ebc:	3801      	subs	r0, #1
    1ebe:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    1ec0:	2800      	cmp	r0, #0
    1ec2:	d011      	beq.n	1ee8 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1ec4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1ec6:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1ec8:	422b      	tst	r3, r5
    1eca:	d1e4      	bne.n	1e96 <spi_write_buffer_wait+0x1ae>
    1ecc:	1c33      	adds	r3, r6, #0
    1ece:	e7dc      	b.n	1e8a <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1ed0:	2012      	movs	r0, #18
    1ed2:	e00a      	b.n	1eea <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1ed4:	2012      	movs	r0, #18
    1ed6:	e008      	b.n	1eea <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1ed8:	2000      	movs	r0, #0
    1eda:	e006      	b.n	1eea <spi_write_buffer_wait+0x202>
    1edc:	2000      	movs	r0, #0
    1ede:	e004      	b.n	1eea <spi_write_buffer_wait+0x202>
    1ee0:	2000      	movs	r0, #0
    1ee2:	e002      	b.n	1eea <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1ee4:	2012      	movs	r0, #18
    1ee6:	e000      	b.n	1eea <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1ee8:	2000      	movs	r0, #0
}
    1eea:	b003      	add	sp, #12
    1eec:	bc3c      	pop	{r2, r3, r4, r5}
    1eee:	4690      	mov	r8, r2
    1ef0:	4699      	mov	r9, r3
    1ef2:	46a2      	mov	sl, r4
    1ef4:	46ab      	mov	fp, r5
    1ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ef8:	00002710 	.word	0x00002710
    1efc:	00002711 	.word	0x00002711
    1f00:	0000ffff 	.word	0x0000ffff

00001f04 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1f06:	0080      	lsls	r0, r0, #2
    1f08:	4b74      	ldr	r3, [pc, #464]	; (20dc <STACK_SIZE+0xdc>)
    1f0a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1f0c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    1f0e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1f10:	5ce3      	ldrb	r3, [r4, r3]
    1f12:	2237      	movs	r2, #55	; 0x37
    1f14:	5ca7      	ldrb	r7, [r4, r2]
    1f16:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1f18:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    1f1a:	7dae      	ldrb	r6, [r5, #22]
    1f1c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    1f1e:	07f1      	lsls	r1, r6, #31
    1f20:	d549      	bpl.n	1fb6 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1f22:	7963      	ldrb	r3, [r4, #5]
    1f24:	2b01      	cmp	r3, #1
    1f26:	d116      	bne.n	1f56 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1f28:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1f2a:	2b00      	cmp	r3, #0
    1f2c:	d10f      	bne.n	1f4e <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    1f2e:	4b6c      	ldr	r3, [pc, #432]	; (20e0 <STACK_SIZE+0xe0>)
    1f30:	881b      	ldrh	r3, [r3, #0]
    1f32:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1f34:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f36:	3b01      	subs	r3, #1
    1f38:	b29b      	uxth	r3, r3
    1f3a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    1f3c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1f3e:	b29b      	uxth	r3, r3
    1f40:	2b00      	cmp	r3, #0
    1f42:	d101      	bne.n	1f48 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1f44:	2301      	movs	r3, #1
    1f46:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1f48:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    1f4a:	2b01      	cmp	r3, #1
    1f4c:	d103      	bne.n	1f56 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    1f4e:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1f50:	2b00      	cmp	r3, #0
    1f52:	d105      	bne.n	1f60 <_spi_interrupt_handler+0x5c>
    1f54:	e02f      	b.n	1fb6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1f56:	2b00      	cmp	r3, #0
    1f58:	d12d      	bne.n	1fb6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    1f5a:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1f5c:	2b00      	cmp	r3, #0
    1f5e:	d02a      	beq.n	1fb6 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1f60:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    1f62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f64:	7819      	ldrb	r1, [r3, #0]
    1f66:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    1f68:	1c58      	adds	r0, r3, #1
    1f6a:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f6c:	79a0      	ldrb	r0, [r4, #6]
    1f6e:	2801      	cmp	r0, #1
    1f70:	d104      	bne.n	1f7c <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    1f72:	7858      	ldrb	r0, [r3, #1]
    1f74:	0200      	lsls	r0, r0, #8
    1f76:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    1f78:	3302      	adds	r3, #2
    1f7a:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    1f7c:	05cb      	lsls	r3, r1, #23
    1f7e:	0ddb      	lsrs	r3, r3, #23
    1f80:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    1f82:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f84:	3b01      	subs	r3, #1
    1f86:	b29b      	uxth	r3, r3
    1f88:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    1f8a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    1f8c:	b29b      	uxth	r3, r3
    1f8e:	2b00      	cmp	r3, #0
    1f90:	d111      	bne.n	1fb6 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1f92:	2301      	movs	r3, #1
    1f94:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    1f96:	7a63      	ldrb	r3, [r4, #9]
    1f98:	2b01      	cmp	r3, #1
    1f9a:	d10c      	bne.n	1fb6 <_spi_interrupt_handler+0xb2>
    1f9c:	79e3      	ldrb	r3, [r4, #7]
    1f9e:	2b00      	cmp	r3, #0
    1fa0:	d109      	bne.n	1fb6 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    1fa2:	2303      	movs	r3, #3
    1fa4:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    1fa6:	2200      	movs	r2, #0
    1fa8:	2338      	movs	r3, #56	; 0x38
    1faa:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1fac:	07fa      	lsls	r2, r7, #31
    1fae:	d502      	bpl.n	1fb6 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    1fb0:	1c20      	adds	r0, r4, #0
    1fb2:	68e3      	ldr	r3, [r4, #12]
    1fb4:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    1fb6:	0771      	lsls	r1, r6, #29
    1fb8:	d561      	bpl.n	207e <STACK_SIZE+0x7e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1fba:	8b6b      	ldrh	r3, [r5, #26]
    1fbc:	075a      	lsls	r2, r3, #29
    1fbe:	d514      	bpl.n	1fea <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1fc0:	7a63      	ldrb	r3, [r4, #9]
    1fc2:	2b01      	cmp	r3, #1
    1fc4:	d00b      	beq.n	1fde <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1fc6:	221e      	movs	r2, #30
    1fc8:	2338      	movs	r3, #56	; 0x38
    1fca:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1fcc:	2303      	movs	r3, #3
    1fce:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1fd0:	2305      	movs	r3, #5
    1fd2:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1fd4:	073b      	lsls	r3, r7, #28
    1fd6:	d502      	bpl.n	1fde <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1fd8:	1c20      	adds	r0, r4, #0
    1fda:	69a1      	ldr	r1, [r4, #24]
    1fdc:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1fde:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1fe0:	8b6a      	ldrh	r2, [r5, #26]
    1fe2:	2304      	movs	r3, #4
    1fe4:	4313      	orrs	r3, r2
    1fe6:	836b      	strh	r3, [r5, #26]
    1fe8:	e049      	b.n	207e <STACK_SIZE+0x7e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    1fea:	7a63      	ldrb	r3, [r4, #9]
    1fec:	2b01      	cmp	r3, #1
    1fee:	d116      	bne.n	201e <STACK_SIZE+0x1e>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1ff0:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    1ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1ff4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1ff6:	3b01      	subs	r3, #1
    1ff8:	b29b      	uxth	r3, r3
    1ffa:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    1ffc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1ffe:	b29b      	uxth	r3, r3
    2000:	2b00      	cmp	r3, #0
    2002:	d13c      	bne.n	207e <STACK_SIZE+0x7e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2004:	2304      	movs	r3, #4
    2006:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2008:	2200      	movs	r2, #0
    200a:	2338      	movs	r3, #56	; 0x38
    200c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    200e:	2303      	movs	r3, #3
    2010:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2012:	07fa      	lsls	r2, r7, #31
    2014:	d533      	bpl.n	207e <STACK_SIZE+0x7e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2016:	1c20      	adds	r0, r4, #0
    2018:	68e3      	ldr	r3, [r4, #12]
    201a:	4798      	blx	r3
    201c:	e02f      	b.n	207e <STACK_SIZE+0x7e>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    201e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2022:	05d2      	lsls	r2, r2, #23
    2024:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    2026:	b2d3      	uxtb	r3, r2
    2028:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    202a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    202c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    202e:	1c59      	adds	r1, r3, #1
    2030:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2032:	79a1      	ldrb	r1, [r4, #6]
    2034:	2901      	cmp	r1, #1
    2036:	d104      	bne.n	2042 <STACK_SIZE+0x42>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2038:	0a12      	lsrs	r2, r2, #8
    203a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    203c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    203e:	3301      	adds	r3, #1
    2040:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2042:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2044:	3b01      	subs	r3, #1
    2046:	b29b      	uxth	r3, r3
    2048:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    204a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    204c:	b29b      	uxth	r3, r3
    204e:	2b00      	cmp	r3, #0
    2050:	d115      	bne.n	207e <STACK_SIZE+0x7e>
					module->status = STATUS_OK;
    2052:	2200      	movs	r2, #0
    2054:	2338      	movs	r3, #56	; 0x38
    2056:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2058:	2304      	movs	r3, #4
    205a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    205c:	7a63      	ldrb	r3, [r4, #9]
    205e:	2b02      	cmp	r3, #2
    2060:	d105      	bne.n	206e <STACK_SIZE+0x6e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2062:	077a      	lsls	r2, r7, #29
    2064:	d50b      	bpl.n	207e <STACK_SIZE+0x7e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    2066:	1c20      	adds	r0, r4, #0
    2068:	6963      	ldr	r3, [r4, #20]
    206a:	4798      	blx	r3
    206c:	e007      	b.n	207e <STACK_SIZE+0x7e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    206e:	7a63      	ldrb	r3, [r4, #9]
    2070:	2b00      	cmp	r3, #0
    2072:	d104      	bne.n	207e <STACK_SIZE+0x7e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2074:	07b9      	lsls	r1, r7, #30
    2076:	d502      	bpl.n	207e <STACK_SIZE+0x7e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    2078:	1c20      	adds	r0, r4, #0
    207a:	6922      	ldr	r2, [r4, #16]
    207c:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    207e:	07b3      	lsls	r3, r6, #30
    2080:	d513      	bpl.n	20aa <STACK_SIZE+0xaa>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2082:	7963      	ldrb	r3, [r4, #5]
    2084:	2b00      	cmp	r3, #0
    2086:	d110      	bne.n	20aa <STACK_SIZE+0xaa>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2088:	2307      	movs	r3, #7
    208a:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    208c:	2302      	movs	r3, #2
    208e:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2090:	2303      	movs	r3, #3
    2092:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2094:	2300      	movs	r3, #0
    2096:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    2098:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    209a:	2338      	movs	r3, #56	; 0x38
    209c:	2200      	movs	r2, #0
    209e:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    20a0:	06f9      	lsls	r1, r7, #27
    20a2:	d502      	bpl.n	20aa <STACK_SIZE+0xaa>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    20a4:	1c20      	adds	r0, r4, #0
    20a6:	69e2      	ldr	r2, [r4, #28]
    20a8:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    20aa:	0733      	lsls	r3, r6, #28
    20ac:	d50a      	bpl.n	20c4 <STACK_SIZE+0xc4>
			if (module->mode == SPI_MODE_SLAVE) {
    20ae:	7963      	ldrb	r3, [r4, #5]
    20b0:	2b00      	cmp	r3, #0
    20b2:	d107      	bne.n	20c4 <STACK_SIZE+0xc4>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    20b4:	2308      	movs	r3, #8
    20b6:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    20b8:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    20ba:	06b9      	lsls	r1, r7, #26
    20bc:	d502      	bpl.n	20c4 <STACK_SIZE+0xc4>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    20be:	1c20      	adds	r0, r4, #0
    20c0:	6a22      	ldr	r2, [r4, #32]
    20c2:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    20c4:	09f6      	lsrs	r6, r6, #7
    20c6:	d007      	beq.n	20d8 <STACK_SIZE+0xd8>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    20c8:	2380      	movs	r3, #128	; 0x80
    20ca:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    20cc:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    20ce:	067b      	lsls	r3, r7, #25
    20d0:	d502      	bpl.n	20d8 <STACK_SIZE+0xd8>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    20d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    20d4:	1c20      	adds	r0, r4, #0
    20d6:	4798      	blx	r3
		}
	}
#  endif
}
    20d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20da:	46c0      	nop			; (mov r8, r8)
    20dc:	20000ac8 	.word	0x20000ac8
    20e0:	20000ac4 	.word	0x20000ac4

000020e4 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    20e4:	4770      	bx	lr
    20e6:	46c0      	nop			; (mov r8, r8)

000020e8 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    20e8:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    20ea:	4b0b      	ldr	r3, [pc, #44]	; (2118 <_sercom_set_handler+0x30>)
    20ec:	781b      	ldrb	r3, [r3, #0]
    20ee:	2b00      	cmp	r3, #0
    20f0:	d10e      	bne.n	2110 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20f2:	4c0a      	ldr	r4, [pc, #40]	; (211c <_sercom_set_handler+0x34>)
    20f4:	4d0a      	ldr	r5, [pc, #40]	; (2120 <_sercom_set_handler+0x38>)
    20f6:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    20f8:	4b0a      	ldr	r3, [pc, #40]	; (2124 <_sercom_set_handler+0x3c>)
    20fa:	2200      	movs	r2, #0
    20fc:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    20fe:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2100:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2102:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2104:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2106:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2108:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    210a:	2201      	movs	r2, #1
    210c:	4b02      	ldr	r3, [pc, #8]	; (2118 <_sercom_set_handler+0x30>)
    210e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2110:	0080      	lsls	r0, r0, #2
    2112:	4b02      	ldr	r3, [pc, #8]	; (211c <_sercom_set_handler+0x34>)
    2114:	50c1      	str	r1, [r0, r3]
}
    2116:	bd30      	pop	{r4, r5, pc}
    2118:	200001d0 	.word	0x200001d0
    211c:	200001d4 	.word	0x200001d4
    2120:	000020e5 	.word	0x000020e5
    2124:	20000ac8 	.word	0x20000ac8

00002128 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2128:	b530      	push	{r4, r5, lr}
    212a:	b083      	sub	sp, #12
    212c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    212e:	ac01      	add	r4, sp, #4
    2130:	1c20      	adds	r0, r4, #0
    2132:	4905      	ldr	r1, [pc, #20]	; (2148 <_sercom_get_interrupt_vector+0x20>)
    2134:	2204      	movs	r2, #4
    2136:	4b05      	ldr	r3, [pc, #20]	; (214c <_sercom_get_interrupt_vector+0x24>)
    2138:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    213a:	1c28      	adds	r0, r5, #0
    213c:	4b04      	ldr	r3, [pc, #16]	; (2150 <_sercom_get_interrupt_vector+0x28>)
    213e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    2140:	5620      	ldrsb	r0, [r4, r0]
}
    2142:	b003      	add	sp, #12
    2144:	bd30      	pop	{r4, r5, pc}
    2146:	46c0      	nop			; (mov r8, r8)
    2148:	000098b8 	.word	0x000098b8
    214c:	00002e2d 	.word	0x00002e2d
    2150:	000019a1 	.word	0x000019a1

00002154 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2154:	b508      	push	{r3, lr}
    2156:	4b02      	ldr	r3, [pc, #8]	; (2160 <SERCOM0_Handler+0xc>)
    2158:	681b      	ldr	r3, [r3, #0]
    215a:	2000      	movs	r0, #0
    215c:	4798      	blx	r3
    215e:	bd08      	pop	{r3, pc}
    2160:	200001d4 	.word	0x200001d4

00002164 <SERCOM1_Handler>:
    2164:	b508      	push	{r3, lr}
    2166:	4b02      	ldr	r3, [pc, #8]	; (2170 <SERCOM1_Handler+0xc>)
    2168:	685b      	ldr	r3, [r3, #4]
    216a:	2001      	movs	r0, #1
    216c:	4798      	blx	r3
    216e:	bd08      	pop	{r3, pc}
    2170:	200001d4 	.word	0x200001d4

00002174 <SERCOM2_Handler>:
    2174:	b508      	push	{r3, lr}
    2176:	4b02      	ldr	r3, [pc, #8]	; (2180 <SERCOM2_Handler+0xc>)
    2178:	689b      	ldr	r3, [r3, #8]
    217a:	2002      	movs	r0, #2
    217c:	4798      	blx	r3
    217e:	bd08      	pop	{r3, pc}
    2180:	200001d4 	.word	0x200001d4

00002184 <SERCOM3_Handler>:
    2184:	b508      	push	{r3, lr}
    2186:	4b02      	ldr	r3, [pc, #8]	; (2190 <SERCOM3_Handler+0xc>)
    2188:	68db      	ldr	r3, [r3, #12]
    218a:	2003      	movs	r0, #3
    218c:	4798      	blx	r3
    218e:	bd08      	pop	{r3, pc}
    2190:	200001d4 	.word	0x200001d4

00002194 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    2194:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    2196:	2000      	movs	r0, #0
    2198:	4b08      	ldr	r3, [pc, #32]	; (21bc <delay_init+0x28>)
    219a:	4798      	blx	r3
	cycles_per_ms /= 1000;
    219c:	4c08      	ldr	r4, [pc, #32]	; (21c0 <delay_init+0x2c>)
    219e:	21fa      	movs	r1, #250	; 0xfa
    21a0:	0089      	lsls	r1, r1, #2
    21a2:	47a0      	blx	r4
    21a4:	4b07      	ldr	r3, [pc, #28]	; (21c4 <delay_init+0x30>)
    21a6:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    21a8:	21fa      	movs	r1, #250	; 0xfa
    21aa:	0089      	lsls	r1, r1, #2
    21ac:	47a0      	blx	r4
    21ae:	4b06      	ldr	r3, [pc, #24]	; (21c8 <delay_init+0x34>)
    21b0:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    21b2:	2205      	movs	r2, #5
    21b4:	4b05      	ldr	r3, [pc, #20]	; (21cc <delay_init+0x38>)
    21b6:	601a      	str	r2, [r3, #0]
}
    21b8:	bd10      	pop	{r4, pc}
    21ba:	46c0      	nop			; (mov r8, r8)
    21bc:	0000265d 	.word	0x0000265d
    21c0:	00006ced 	.word	0x00006ced
    21c4:	20000018 	.word	0x20000018
    21c8:	20000014 	.word	0x20000014
    21cc:	e000e010 	.word	0xe000e010

000021d0 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    21d0:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    21d2:	4b08      	ldr	r3, [pc, #32]	; (21f4 <delay_cycles_ms+0x24>)
    21d4:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    21d6:	4a08      	ldr	r2, [pc, #32]	; (21f8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    21d8:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    21da:	2180      	movs	r1, #128	; 0x80
    21dc:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    21de:	e006      	b.n	21ee <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    21e0:	2c00      	cmp	r4, #0
    21e2:	d004      	beq.n	21ee <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    21e4:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    21e6:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    21e8:	6813      	ldr	r3, [r2, #0]
    21ea:	420b      	tst	r3, r1
    21ec:	d0fc      	beq.n	21e8 <delay_cycles_ms+0x18>
    21ee:	3801      	subs	r0, #1
    21f0:	d2f6      	bcs.n	21e0 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    21f2:	bd30      	pop	{r4, r5, pc}
    21f4:	20000018 	.word	0x20000018
    21f8:	e000e010 	.word	0xe000e010

000021fc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    21fc:	b500      	push	{lr}
    21fe:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2200:	ab01      	add	r3, sp, #4
    2202:	2280      	movs	r2, #128	; 0x80
    2204:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    2206:	780a      	ldrb	r2, [r1, #0]
    2208:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    220a:	784a      	ldrb	r2, [r1, #1]
    220c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    220e:	788a      	ldrb	r2, [r1, #2]
    2210:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    2212:	1c19      	adds	r1, r3, #0
    2214:	4b01      	ldr	r3, [pc, #4]	; (221c <port_pin_set_config+0x20>)
    2216:	4798      	blx	r3
}
    2218:	b003      	add	sp, #12
    221a:	bd00      	pop	{pc}
    221c:	00002851 	.word	0x00002851

00002220 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2220:	4770      	bx	lr
    2222:	46c0      	nop			; (mov r8, r8)

00002224 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2224:	4b0c      	ldr	r3, [pc, #48]	; (2258 <cpu_irq_enter_critical+0x34>)
    2226:	681b      	ldr	r3, [r3, #0]
    2228:	2b00      	cmp	r3, #0
    222a:	d110      	bne.n	224e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    222c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2230:	2b00      	cmp	r3, #0
    2232:	d109      	bne.n	2248 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2234:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2236:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    223a:	2200      	movs	r2, #0
    223c:	4b07      	ldr	r3, [pc, #28]	; (225c <cpu_irq_enter_critical+0x38>)
    223e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2240:	2201      	movs	r2, #1
    2242:	4b07      	ldr	r3, [pc, #28]	; (2260 <cpu_irq_enter_critical+0x3c>)
    2244:	701a      	strb	r2, [r3, #0]
    2246:	e002      	b.n	224e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2248:	2200      	movs	r2, #0
    224a:	4b05      	ldr	r3, [pc, #20]	; (2260 <cpu_irq_enter_critical+0x3c>)
    224c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    224e:	4b02      	ldr	r3, [pc, #8]	; (2258 <cpu_irq_enter_critical+0x34>)
    2250:	681a      	ldr	r2, [r3, #0]
    2252:	3201      	adds	r2, #1
    2254:	601a      	str	r2, [r3, #0]
}
    2256:	4770      	bx	lr
    2258:	200001e4 	.word	0x200001e4
    225c:	2000001c 	.word	0x2000001c
    2260:	200001e8 	.word	0x200001e8

00002264 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2264:	4b08      	ldr	r3, [pc, #32]	; (2288 <cpu_irq_leave_critical+0x24>)
    2266:	681a      	ldr	r2, [r3, #0]
    2268:	3a01      	subs	r2, #1
    226a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    226c:	681b      	ldr	r3, [r3, #0]
    226e:	2b00      	cmp	r3, #0
    2270:	d109      	bne.n	2286 <cpu_irq_leave_critical+0x22>
    2272:	4b06      	ldr	r3, [pc, #24]	; (228c <cpu_irq_leave_critical+0x28>)
    2274:	781b      	ldrb	r3, [r3, #0]
    2276:	2b00      	cmp	r3, #0
    2278:	d005      	beq.n	2286 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    227a:	2201      	movs	r2, #1
    227c:	4b04      	ldr	r3, [pc, #16]	; (2290 <cpu_irq_leave_critical+0x2c>)
    227e:	701a      	strb	r2, [r3, #0]
    2280:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2284:	b662      	cpsie	i
	}
}
    2286:	4770      	bx	lr
    2288:	200001e4 	.word	0x200001e4
    228c:	200001e8 	.word	0x200001e8
    2290:	2000001c 	.word	0x2000001c

00002294 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2294:	b508      	push	{r3, lr}
	switch (clock_source) {
    2296:	2808      	cmp	r0, #8
    2298:	d834      	bhi.n	2304 <system_clock_source_get_hz+0x70>
    229a:	0080      	lsls	r0, r0, #2
    229c:	4b1b      	ldr	r3, [pc, #108]	; (230c <system_clock_source_get_hz+0x78>)
    229e:	581b      	ldr	r3, [r3, r0]
    22a0:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    22a2:	2080      	movs	r0, #128	; 0x80
    22a4:	0200      	lsls	r0, r0, #8
    22a6:	e030      	b.n	230a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    22a8:	4b19      	ldr	r3, [pc, #100]	; (2310 <system_clock_source_get_hz+0x7c>)
    22aa:	6918      	ldr	r0, [r3, #16]
    22ac:	e02d      	b.n	230a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    22ae:	4b19      	ldr	r3, [pc, #100]	; (2314 <system_clock_source_get_hz+0x80>)
    22b0:	6a18      	ldr	r0, [r3, #32]
    22b2:	0580      	lsls	r0, r0, #22
    22b4:	0f80      	lsrs	r0, r0, #30
    22b6:	4b18      	ldr	r3, [pc, #96]	; (2318 <system_clock_source_get_hz+0x84>)
    22b8:	40c3      	lsrs	r3, r0
    22ba:	1c18      	adds	r0, r3, #0
    22bc:	e025      	b.n	230a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    22be:	4b14      	ldr	r3, [pc, #80]	; (2310 <system_clock_source_get_hz+0x7c>)
    22c0:	6958      	ldr	r0, [r3, #20]
    22c2:	e022      	b.n	230a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    22c4:	4b12      	ldr	r3, [pc, #72]	; (2310 <system_clock_source_get_hz+0x7c>)
    22c6:	681b      	ldr	r3, [r3, #0]
    22c8:	2002      	movs	r0, #2
    22ca:	4018      	ands	r0, r3
    22cc:	d01d      	beq.n	230a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    22ce:	4911      	ldr	r1, [pc, #68]	; (2314 <system_clock_source_get_hz+0x80>)
    22d0:	2210      	movs	r2, #16
    22d2:	68cb      	ldr	r3, [r1, #12]
    22d4:	421a      	tst	r2, r3
    22d6:	d0fc      	beq.n	22d2 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    22d8:	4b0d      	ldr	r3, [pc, #52]	; (2310 <system_clock_source_get_hz+0x7c>)
    22da:	681b      	ldr	r3, [r3, #0]
    22dc:	075a      	lsls	r2, r3, #29
    22de:	d513      	bpl.n	2308 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    22e0:	2000      	movs	r0, #0
    22e2:	4b0e      	ldr	r3, [pc, #56]	; (231c <system_clock_source_get_hz+0x88>)
    22e4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    22e6:	4b0a      	ldr	r3, [pc, #40]	; (2310 <system_clock_source_get_hz+0x7c>)
    22e8:	689b      	ldr	r3, [r3, #8]
    22ea:	041b      	lsls	r3, r3, #16
    22ec:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    22ee:	4358      	muls	r0, r3
    22f0:	e00b      	b.n	230a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    22f2:	2350      	movs	r3, #80	; 0x50
    22f4:	4a07      	ldr	r2, [pc, #28]	; (2314 <system_clock_source_get_hz+0x80>)
    22f6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    22f8:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    22fa:	075a      	lsls	r2, r3, #29
    22fc:	d505      	bpl.n	230a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    22fe:	4b04      	ldr	r3, [pc, #16]	; (2310 <system_clock_source_get_hz+0x7c>)
    2300:	68d8      	ldr	r0, [r3, #12]
    2302:	e002      	b.n	230a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2304:	2000      	movs	r0, #0
    2306:	e000      	b.n	230a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2308:	4805      	ldr	r0, [pc, #20]	; (2320 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    230a:	bd08      	pop	{r3, pc}
    230c:	000098bc 	.word	0x000098bc
    2310:	200001ec 	.word	0x200001ec
    2314:	40000800 	.word	0x40000800
    2318:	007a1200 	.word	0x007a1200
    231c:	00002791 	.word	0x00002791
    2320:	02dc6c00 	.word	0x02dc6c00

00002324 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2324:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2326:	4b0c      	ldr	r3, [pc, #48]	; (2358 <system_clock_source_osc8m_set_config+0x34>)
    2328:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    232a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    232c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    232e:	7840      	ldrb	r0, [r0, #1]
    2330:	2201      	movs	r2, #1
    2332:	4010      	ands	r0, r2
    2334:	0180      	lsls	r0, r0, #6
    2336:	2640      	movs	r6, #64	; 0x40
    2338:	43b4      	bics	r4, r6
    233a:	4304      	orrs	r4, r0
    233c:	402a      	ands	r2, r5
    233e:	01d0      	lsls	r0, r2, #7
    2340:	2280      	movs	r2, #128	; 0x80
    2342:	4394      	bics	r4, r2
    2344:	1c22      	adds	r2, r4, #0
    2346:	4302      	orrs	r2, r0
    2348:	2003      	movs	r0, #3
    234a:	4001      	ands	r1, r0
    234c:	0209      	lsls	r1, r1, #8
    234e:	4803      	ldr	r0, [pc, #12]	; (235c <system_clock_source_osc8m_set_config+0x38>)
    2350:	4002      	ands	r2, r0
    2352:	430a      	orrs	r2, r1
    2354:	621a      	str	r2, [r3, #32]
}
    2356:	bd70      	pop	{r4, r5, r6, pc}
    2358:	40000800 	.word	0x40000800
    235c:	fffffcff 	.word	0xfffffcff

00002360 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2360:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2362:	7a02      	ldrb	r2, [r0, #8]
    2364:	0692      	lsls	r2, r2, #26
    2366:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2368:	8943      	ldrh	r3, [r0, #10]
    236a:	059b      	lsls	r3, r3, #22
    236c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    236e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2370:	4b15      	ldr	r3, [pc, #84]	; (23c8 <system_clock_source_dfll_set_config+0x68>)
    2372:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2374:	8881      	ldrh	r1, [r0, #4]
    2376:	8842      	ldrh	r2, [r0, #2]
    2378:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    237a:	79c4      	ldrb	r4, [r0, #7]
    237c:	7982      	ldrb	r2, [r0, #6]
    237e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2380:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2382:	7841      	ldrb	r1, [r0, #1]
    2384:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2386:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2388:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    238a:	7803      	ldrb	r3, [r0, #0]
    238c:	2b04      	cmp	r3, #4
    238e:	d10f      	bne.n	23b0 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2390:	7b02      	ldrb	r2, [r0, #12]
    2392:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2394:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2396:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2398:	89c3      	ldrh	r3, [r0, #14]
    239a:	041b      	lsls	r3, r3, #16
    239c:	490b      	ldr	r1, [pc, #44]	; (23cc <system_clock_source_dfll_set_config+0x6c>)
    239e:	400b      	ands	r3, r1
    23a0:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    23a2:	4b09      	ldr	r3, [pc, #36]	; (23c8 <system_clock_source_dfll_set_config+0x68>)
    23a4:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    23a6:	6819      	ldr	r1, [r3, #0]
    23a8:	2204      	movs	r2, #4
    23aa:	430a      	orrs	r2, r1
    23ac:	601a      	str	r2, [r3, #0]
    23ae:	e009      	b.n	23c4 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    23b0:	2b20      	cmp	r3, #32
    23b2:	d107      	bne.n	23c4 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    23b4:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    23b6:	4b04      	ldr	r3, [pc, #16]	; (23c8 <system_clock_source_dfll_set_config+0x68>)
    23b8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    23ba:	6819      	ldr	r1, [r3, #0]
    23bc:	2284      	movs	r2, #132	; 0x84
    23be:	00d2      	lsls	r2, r2, #3
    23c0:	430a      	orrs	r2, r1
    23c2:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    23c4:	bd10      	pop	{r4, pc}
    23c6:	46c0      	nop			; (mov r8, r8)
    23c8:	200001ec 	.word	0x200001ec
    23cc:	03ff0000 	.word	0x03ff0000

000023d0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    23d0:	2808      	cmp	r0, #8
    23d2:	d843      	bhi.n	245c <system_clock_source_enable+0x8c>
    23d4:	0080      	lsls	r0, r0, #2
    23d6:	4b22      	ldr	r3, [pc, #136]	; (2460 <system_clock_source_enable+0x90>)
    23d8:	581b      	ldr	r3, [r3, r0]
    23da:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    23dc:	2000      	movs	r0, #0
    23de:	e03e      	b.n	245e <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    23e0:	4b20      	ldr	r3, [pc, #128]	; (2464 <system_clock_source_enable+0x94>)
    23e2:	6a19      	ldr	r1, [r3, #32]
    23e4:	2202      	movs	r2, #2
    23e6:	430a      	orrs	r2, r1
    23e8:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    23ea:	2000      	movs	r0, #0
    23ec:	e037      	b.n	245e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    23ee:	4b1d      	ldr	r3, [pc, #116]	; (2464 <system_clock_source_enable+0x94>)
    23f0:	6999      	ldr	r1, [r3, #24]
    23f2:	2202      	movs	r2, #2
    23f4:	430a      	orrs	r2, r1
    23f6:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    23f8:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    23fa:	e030      	b.n	245e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    23fc:	4b19      	ldr	r3, [pc, #100]	; (2464 <system_clock_source_enable+0x94>)
    23fe:	8a19      	ldrh	r1, [r3, #16]
    2400:	2202      	movs	r2, #2
    2402:	430a      	orrs	r2, r1
    2404:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2406:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2408:	e029      	b.n	245e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    240a:	4b16      	ldr	r3, [pc, #88]	; (2464 <system_clock_source_enable+0x94>)
    240c:	8a99      	ldrh	r1, [r3, #20]
    240e:	2202      	movs	r2, #2
    2410:	430a      	orrs	r2, r1
    2412:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2414:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2416:	e022      	b.n	245e <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2418:	4b13      	ldr	r3, [pc, #76]	; (2468 <system_clock_source_enable+0x98>)
    241a:	6819      	ldr	r1, [r3, #0]
    241c:	2202      	movs	r2, #2
    241e:	430a      	orrs	r2, r1
    2420:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    2422:	681a      	ldr	r2, [r3, #0]
    2424:	4b11      	ldr	r3, [pc, #68]	; (246c <system_clock_source_enable+0x9c>)
    2426:	401a      	ands	r2, r3
    2428:	4b0e      	ldr	r3, [pc, #56]	; (2464 <system_clock_source_enable+0x94>)
    242a:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    242c:	1c19      	adds	r1, r3, #0
    242e:	2210      	movs	r2, #16
    2430:	68cb      	ldr	r3, [r1, #12]
    2432:	421a      	tst	r2, r3
    2434:	d0fc      	beq.n	2430 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2436:	4a0c      	ldr	r2, [pc, #48]	; (2468 <system_clock_source_enable+0x98>)
    2438:	6891      	ldr	r1, [r2, #8]
    243a:	4b0a      	ldr	r3, [pc, #40]	; (2464 <system_clock_source_enable+0x94>)
    243c:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    243e:	6851      	ldr	r1, [r2, #4]
    2440:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2442:	6812      	ldr	r2, [r2, #0]
    2444:	b292      	uxth	r2, r2
    2446:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2448:	2000      	movs	r0, #0
    244a:	e008      	b.n	245e <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    244c:	4a05      	ldr	r2, [pc, #20]	; (2464 <system_clock_source_enable+0x94>)
    244e:	2344      	movs	r3, #68	; 0x44
    2450:	5cd0      	ldrb	r0, [r2, r3]
    2452:	2102      	movs	r1, #2
    2454:	4301      	orrs	r1, r0
    2456:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2458:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    245a:	e000      	b.n	245e <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    245c:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    245e:	4770      	bx	lr
    2460:	000098e0 	.word	0x000098e0
    2464:	40000800 	.word	0x40000800
    2468:	200001ec 	.word	0x200001ec
    246c:	0000ff7f 	.word	0x0000ff7f

00002470 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2470:	b530      	push	{r4, r5, lr}
    2472:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2474:	22c2      	movs	r2, #194	; 0xc2
    2476:	00d2      	lsls	r2, r2, #3
    2478:	4b27      	ldr	r3, [pc, #156]	; (2518 <system_clock_init+0xa8>)
    247a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    247c:	4b27      	ldr	r3, [pc, #156]	; (251c <system_clock_init+0xac>)
    247e:	685a      	ldr	r2, [r3, #4]
    2480:	211e      	movs	r1, #30
    2482:	438a      	bics	r2, r1
    2484:	2102      	movs	r1, #2
    2486:	430a      	orrs	r2, r1
    2488:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    248a:	2201      	movs	r2, #1
    248c:	ab01      	add	r3, sp, #4
    248e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2490:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2492:	4d23      	ldr	r5, [pc, #140]	; (2520 <system_clock_init+0xb0>)
    2494:	b2e0      	uxtb	r0, r4
    2496:	a901      	add	r1, sp, #4
    2498:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    249a:	3401      	adds	r4, #1
    249c:	2c25      	cmp	r4, #37	; 0x25
    249e:	d1f9      	bne.n	2494 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    24a0:	a805      	add	r0, sp, #20
    24a2:	2300      	movs	r3, #0
    24a4:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    24a6:	2400      	movs	r4, #0
    24a8:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    24aa:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    24ac:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    24ae:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    24b0:	2207      	movs	r2, #7
    24b2:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    24b4:	233f      	movs	r3, #63	; 0x3f
    24b6:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    24b8:	2106      	movs	r1, #6
    24ba:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    24bc:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    24be:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    24c0:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    24c2:	4b18      	ldr	r3, [pc, #96]	; (2524 <system_clock_init+0xb4>)
    24c4:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    24c6:	a804      	add	r0, sp, #16
    24c8:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    24ca:	2301      	movs	r3, #1
    24cc:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    24ce:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    24d0:	4b15      	ldr	r3, [pc, #84]	; (2528 <system_clock_init+0xb8>)
    24d2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    24d4:	2006      	movs	r0, #6
    24d6:	4c15      	ldr	r4, [pc, #84]	; (252c <system_clock_init+0xbc>)
    24d8:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    24da:	4b15      	ldr	r3, [pc, #84]	; (2530 <system_clock_init+0xc0>)
    24dc:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    24de:	2007      	movs	r0, #7
    24e0:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    24e2:	490d      	ldr	r1, [pc, #52]	; (2518 <system_clock_init+0xa8>)
    24e4:	2210      	movs	r2, #16
    24e6:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    24e8:	421a      	tst	r2, r3
    24ea:	d0fc      	beq.n	24e6 <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    24ec:	4a11      	ldr	r2, [pc, #68]	; (2534 <system_clock_init+0xc4>)
    24ee:	2300      	movs	r3, #0
    24f0:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    24f2:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    24f4:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    24f6:	a901      	add	r1, sp, #4
    24f8:	2201      	movs	r2, #1
    24fa:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    24fc:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    24fe:	2206      	movs	r2, #6
    2500:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2502:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2504:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2506:	2000      	movs	r0, #0
    2508:	4b0b      	ldr	r3, [pc, #44]	; (2538 <system_clock_init+0xc8>)
    250a:	4798      	blx	r3
    250c:	2000      	movs	r0, #0
    250e:	4b0b      	ldr	r3, [pc, #44]	; (253c <system_clock_init+0xcc>)
    2510:	4798      	blx	r3
#endif
}
    2512:	b00b      	add	sp, #44	; 0x2c
    2514:	bd30      	pop	{r4, r5, pc}
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	40000800 	.word	0x40000800
    251c:	41004000 	.word	0x41004000
    2520:	00002775 	.word	0x00002775
    2524:	00002361 	.word	0x00002361
    2528:	00002325 	.word	0x00002325
    252c:	000023d1 	.word	0x000023d1
    2530:	00002541 	.word	0x00002541
    2534:	40000400 	.word	0x40000400
    2538:	00002565 	.word	0x00002565
    253c:	00002619 	.word	0x00002619

00002540 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2540:	4b06      	ldr	r3, [pc, #24]	; (255c <system_gclk_init+0x1c>)
    2542:	6999      	ldr	r1, [r3, #24]
    2544:	2208      	movs	r2, #8
    2546:	430a      	orrs	r2, r1
    2548:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    254a:	2201      	movs	r2, #1
    254c:	4b04      	ldr	r3, [pc, #16]	; (2560 <system_gclk_init+0x20>)
    254e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2550:	1c19      	adds	r1, r3, #0
    2552:	780b      	ldrb	r3, [r1, #0]
    2554:	4213      	tst	r3, r2
    2556:	d1fc      	bne.n	2552 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2558:	4770      	bx	lr
    255a:	46c0      	nop			; (mov r8, r8)
    255c:	40000400 	.word	0x40000400
    2560:	40000c00 	.word	0x40000c00

00002564 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2566:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2568:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    256a:	780d      	ldrb	r5, [r1, #0]
    256c:	022d      	lsls	r5, r5, #8
    256e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2570:	784b      	ldrb	r3, [r1, #1]
    2572:	2b00      	cmp	r3, #0
    2574:	d002      	beq.n	257c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2576:	2380      	movs	r3, #128	; 0x80
    2578:	02db      	lsls	r3, r3, #11
    257a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    257c:	7a4b      	ldrb	r3, [r1, #9]
    257e:	2b00      	cmp	r3, #0
    2580:	d002      	beq.n	2588 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2582:	2380      	movs	r3, #128	; 0x80
    2584:	031b      	lsls	r3, r3, #12
    2586:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2588:	684c      	ldr	r4, [r1, #4]
    258a:	2c01      	cmp	r4, #1
    258c:	d917      	bls.n	25be <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    258e:	1e63      	subs	r3, r4, #1
    2590:	421c      	tst	r4, r3
    2592:	d10f      	bne.n	25b4 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2594:	2c02      	cmp	r4, #2
    2596:	d906      	bls.n	25a6 <system_gclk_gen_set_config+0x42>
    2598:	2302      	movs	r3, #2
    259a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    259c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    259e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    25a0:	429c      	cmp	r4, r3
    25a2:	d8fb      	bhi.n	259c <system_gclk_gen_set_config+0x38>
    25a4:	e000      	b.n	25a8 <system_gclk_gen_set_config+0x44>
    25a6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    25a8:	0217      	lsls	r7, r2, #8
    25aa:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    25ac:	2380      	movs	r3, #128	; 0x80
    25ae:	035b      	lsls	r3, r3, #13
    25b0:	431d      	orrs	r5, r3
    25b2:	e004      	b.n	25be <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    25b4:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    25b6:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    25b8:	2380      	movs	r3, #128	; 0x80
    25ba:	029b      	lsls	r3, r3, #10
    25bc:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    25be:	7a0b      	ldrb	r3, [r1, #8]
    25c0:	2b00      	cmp	r3, #0
    25c2:	d002      	beq.n	25ca <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    25c4:	2380      	movs	r3, #128	; 0x80
    25c6:	039b      	lsls	r3, r3, #14
    25c8:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25ca:	4a0f      	ldr	r2, [pc, #60]	; (2608 <system_gclk_gen_set_config+0xa4>)
    25cc:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    25ce:	b25b      	sxtb	r3, r3
    25d0:	2b00      	cmp	r3, #0
    25d2:	dbfb      	blt.n	25cc <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    25d4:	4b0d      	ldr	r3, [pc, #52]	; (260c <system_gclk_gen_set_config+0xa8>)
    25d6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    25d8:	4b0d      	ldr	r3, [pc, #52]	; (2610 <system_gclk_gen_set_config+0xac>)
    25da:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25dc:	4a0a      	ldr	r2, [pc, #40]	; (2608 <system_gclk_gen_set_config+0xa4>)
    25de:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    25e0:	b25b      	sxtb	r3, r3
    25e2:	2b00      	cmp	r3, #0
    25e4:	dbfb      	blt.n	25de <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    25e6:	4b08      	ldr	r3, [pc, #32]	; (2608 <system_gclk_gen_set_config+0xa4>)
    25e8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    25ea:	1c1a      	adds	r2, r3, #0
    25ec:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    25ee:	b25b      	sxtb	r3, r3
    25f0:	2b00      	cmp	r3, #0
    25f2:	dbfb      	blt.n	25ec <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    25f4:	4b04      	ldr	r3, [pc, #16]	; (2608 <system_gclk_gen_set_config+0xa4>)
    25f6:	6859      	ldr	r1, [r3, #4]
    25f8:	2280      	movs	r2, #128	; 0x80
    25fa:	0252      	lsls	r2, r2, #9
    25fc:	400a      	ands	r2, r1
    25fe:	4315      	orrs	r5, r2
    2600:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2602:	4b04      	ldr	r3, [pc, #16]	; (2614 <system_gclk_gen_set_config+0xb0>)
    2604:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2608:	40000c00 	.word	0x40000c00
    260c:	00002225 	.word	0x00002225
    2610:	40000c08 	.word	0x40000c08
    2614:	00002265 	.word	0x00002265

00002618 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2618:	b510      	push	{r4, lr}
    261a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    261c:	4a0b      	ldr	r2, [pc, #44]	; (264c <system_gclk_gen_enable+0x34>)
    261e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2620:	b25b      	sxtb	r3, r3
    2622:	2b00      	cmp	r3, #0
    2624:	dbfb      	blt.n	261e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2626:	4b0a      	ldr	r3, [pc, #40]	; (2650 <system_gclk_gen_enable+0x38>)
    2628:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    262a:	4b0a      	ldr	r3, [pc, #40]	; (2654 <system_gclk_gen_enable+0x3c>)
    262c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    262e:	4a07      	ldr	r2, [pc, #28]	; (264c <system_gclk_gen_enable+0x34>)
    2630:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2632:	b25b      	sxtb	r3, r3
    2634:	2b00      	cmp	r3, #0
    2636:	dbfb      	blt.n	2630 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2638:	4b04      	ldr	r3, [pc, #16]	; (264c <system_gclk_gen_enable+0x34>)
    263a:	6859      	ldr	r1, [r3, #4]
    263c:	2280      	movs	r2, #128	; 0x80
    263e:	0252      	lsls	r2, r2, #9
    2640:	430a      	orrs	r2, r1
    2642:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2644:	4b04      	ldr	r3, [pc, #16]	; (2658 <system_gclk_gen_enable+0x40>)
    2646:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2648:	bd10      	pop	{r4, pc}
    264a:	46c0      	nop			; (mov r8, r8)
    264c:	40000c00 	.word	0x40000c00
    2650:	00002225 	.word	0x00002225
    2654:	40000c04 	.word	0x40000c04
    2658:	00002265 	.word	0x00002265

0000265c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    265c:	b570      	push	{r4, r5, r6, lr}
    265e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2660:	4a1a      	ldr	r2, [pc, #104]	; (26cc <system_gclk_gen_get_hz+0x70>)
    2662:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2664:	b25b      	sxtb	r3, r3
    2666:	2b00      	cmp	r3, #0
    2668:	dbfb      	blt.n	2662 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    266a:	4b19      	ldr	r3, [pc, #100]	; (26d0 <system_gclk_gen_get_hz+0x74>)
    266c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    266e:	4b19      	ldr	r3, [pc, #100]	; (26d4 <system_gclk_gen_get_hz+0x78>)
    2670:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2672:	4a16      	ldr	r2, [pc, #88]	; (26cc <system_gclk_gen_get_hz+0x70>)
    2674:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2676:	b25b      	sxtb	r3, r3
    2678:	2b00      	cmp	r3, #0
    267a:	dbfb      	blt.n	2674 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    267c:	4e13      	ldr	r6, [pc, #76]	; (26cc <system_gclk_gen_get_hz+0x70>)
    267e:	6870      	ldr	r0, [r6, #4]
    2680:	04c0      	lsls	r0, r0, #19
    2682:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2684:	4b14      	ldr	r3, [pc, #80]	; (26d8 <system_gclk_gen_get_hz+0x7c>)
    2686:	4798      	blx	r3
    2688:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    268a:	4b12      	ldr	r3, [pc, #72]	; (26d4 <system_gclk_gen_get_hz+0x78>)
    268c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    268e:	6876      	ldr	r6, [r6, #4]
    2690:	02f6      	lsls	r6, r6, #11
    2692:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2694:	4b11      	ldr	r3, [pc, #68]	; (26dc <system_gclk_gen_get_hz+0x80>)
    2696:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2698:	4a0c      	ldr	r2, [pc, #48]	; (26cc <system_gclk_gen_get_hz+0x70>)
    269a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    269c:	b25b      	sxtb	r3, r3
    269e:	2b00      	cmp	r3, #0
    26a0:	dbfb      	blt.n	269a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    26a2:	4b0a      	ldr	r3, [pc, #40]	; (26cc <system_gclk_gen_get_hz+0x70>)
    26a4:	689c      	ldr	r4, [r3, #8]
    26a6:	0a24      	lsrs	r4, r4, #8
    26a8:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    26aa:	4b0d      	ldr	r3, [pc, #52]	; (26e0 <system_gclk_gen_get_hz+0x84>)
    26ac:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    26ae:	2e00      	cmp	r6, #0
    26b0:	d107      	bne.n	26c2 <system_gclk_gen_get_hz+0x66>
    26b2:	2c01      	cmp	r4, #1
    26b4:	d907      	bls.n	26c6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    26b6:	1c28      	adds	r0, r5, #0
    26b8:	1c21      	adds	r1, r4, #0
    26ba:	4b0a      	ldr	r3, [pc, #40]	; (26e4 <system_gclk_gen_get_hz+0x88>)
    26bc:	4798      	blx	r3
    26be:	1c05      	adds	r5, r0, #0
    26c0:	e001      	b.n	26c6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    26c2:	3401      	adds	r4, #1
    26c4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    26c6:	1c28      	adds	r0, r5, #0
    26c8:	bd70      	pop	{r4, r5, r6, pc}
    26ca:	46c0      	nop			; (mov r8, r8)
    26cc:	40000c00 	.word	0x40000c00
    26d0:	00002225 	.word	0x00002225
    26d4:	40000c04 	.word	0x40000c04
    26d8:	00002295 	.word	0x00002295
    26dc:	40000c08 	.word	0x40000c08
    26e0:	00002265 	.word	0x00002265
    26e4:	00006ced 	.word	0x00006ced

000026e8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    26e8:	b510      	push	{r4, lr}
    26ea:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26ec:	4b06      	ldr	r3, [pc, #24]	; (2708 <system_gclk_chan_enable+0x20>)
    26ee:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    26f0:	4b06      	ldr	r3, [pc, #24]	; (270c <system_gclk_chan_enable+0x24>)
    26f2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    26f4:	4b06      	ldr	r3, [pc, #24]	; (2710 <system_gclk_chan_enable+0x28>)
    26f6:	8859      	ldrh	r1, [r3, #2]
    26f8:	2280      	movs	r2, #128	; 0x80
    26fa:	01d2      	lsls	r2, r2, #7
    26fc:	430a      	orrs	r2, r1
    26fe:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2700:	4b04      	ldr	r3, [pc, #16]	; (2714 <system_gclk_chan_enable+0x2c>)
    2702:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2704:	bd10      	pop	{r4, pc}
    2706:	46c0      	nop			; (mov r8, r8)
    2708:	00002225 	.word	0x00002225
    270c:	40000c02 	.word	0x40000c02
    2710:	40000c00 	.word	0x40000c00
    2714:	00002265 	.word	0x00002265

00002718 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2718:	b510      	push	{r4, lr}
    271a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    271c:	4b0f      	ldr	r3, [pc, #60]	; (275c <system_gclk_chan_disable+0x44>)
    271e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2720:	4b0f      	ldr	r3, [pc, #60]	; (2760 <system_gclk_chan_disable+0x48>)
    2722:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2724:	4b0f      	ldr	r3, [pc, #60]	; (2764 <system_gclk_chan_disable+0x4c>)
    2726:	8858      	ldrh	r0, [r3, #2]
    2728:	0500      	lsls	r0, r0, #20
    272a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    272c:	8859      	ldrh	r1, [r3, #2]
    272e:	4a0e      	ldr	r2, [pc, #56]	; (2768 <system_gclk_chan_disable+0x50>)
    2730:	400a      	ands	r2, r1
    2732:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2734:	8859      	ldrh	r1, [r3, #2]
    2736:	4a0d      	ldr	r2, [pc, #52]	; (276c <system_gclk_chan_disable+0x54>)
    2738:	400a      	ands	r2, r1
    273a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    273c:	1c19      	adds	r1, r3, #0
    273e:	2280      	movs	r2, #128	; 0x80
    2740:	01d2      	lsls	r2, r2, #7
    2742:	884b      	ldrh	r3, [r1, #2]
    2744:	4213      	tst	r3, r2
    2746:	d1fc      	bne.n	2742 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2748:	4b06      	ldr	r3, [pc, #24]	; (2764 <system_gclk_chan_disable+0x4c>)
    274a:	0201      	lsls	r1, r0, #8
    274c:	8858      	ldrh	r0, [r3, #2]
    274e:	4a06      	ldr	r2, [pc, #24]	; (2768 <system_gclk_chan_disable+0x50>)
    2750:	4002      	ands	r2, r0
    2752:	430a      	orrs	r2, r1
    2754:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2756:	4b06      	ldr	r3, [pc, #24]	; (2770 <system_gclk_chan_disable+0x58>)
    2758:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    275a:	bd10      	pop	{r4, pc}
    275c:	00002225 	.word	0x00002225
    2760:	40000c02 	.word	0x40000c02
    2764:	40000c00 	.word	0x40000c00
    2768:	fffff0ff 	.word	0xfffff0ff
    276c:	ffffbfff 	.word	0xffffbfff
    2770:	00002265 	.word	0x00002265

00002774 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2774:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2776:	780c      	ldrb	r4, [r1, #0]
    2778:	0224      	lsls	r4, r4, #8
    277a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    277c:	4b02      	ldr	r3, [pc, #8]	; (2788 <system_gclk_chan_set_config+0x14>)
    277e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2780:	b2a4      	uxth	r4, r4
    2782:	4b02      	ldr	r3, [pc, #8]	; (278c <system_gclk_chan_set_config+0x18>)
    2784:	805c      	strh	r4, [r3, #2]
}
    2786:	bd10      	pop	{r4, pc}
    2788:	00002719 	.word	0x00002719
    278c:	40000c00 	.word	0x40000c00

00002790 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2790:	b510      	push	{r4, lr}
    2792:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2794:	4b06      	ldr	r3, [pc, #24]	; (27b0 <system_gclk_chan_get_hz+0x20>)
    2796:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2798:	4b06      	ldr	r3, [pc, #24]	; (27b4 <system_gclk_chan_get_hz+0x24>)
    279a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    279c:	4b06      	ldr	r3, [pc, #24]	; (27b8 <system_gclk_chan_get_hz+0x28>)
    279e:	885c      	ldrh	r4, [r3, #2]
    27a0:	0524      	lsls	r4, r4, #20
    27a2:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    27a4:	4b05      	ldr	r3, [pc, #20]	; (27bc <system_gclk_chan_get_hz+0x2c>)
    27a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    27a8:	1c20      	adds	r0, r4, #0
    27aa:	4b05      	ldr	r3, [pc, #20]	; (27c0 <system_gclk_chan_get_hz+0x30>)
    27ac:	4798      	blx	r3
}
    27ae:	bd10      	pop	{r4, pc}
    27b0:	00002225 	.word	0x00002225
    27b4:	40000c02 	.word	0x40000c02
    27b8:	40000c00 	.word	0x40000c00
    27bc:	00002265 	.word	0x00002265
    27c0:	0000265d 	.word	0x0000265d

000027c4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    27c4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    27c6:	78d3      	ldrb	r3, [r2, #3]
    27c8:	2b00      	cmp	r3, #0
    27ca:	d11e      	bne.n	280a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    27cc:	7813      	ldrb	r3, [r2, #0]
    27ce:	2b80      	cmp	r3, #128	; 0x80
    27d0:	d004      	beq.n	27dc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    27d2:	061b      	lsls	r3, r3, #24
    27d4:	2480      	movs	r4, #128	; 0x80
    27d6:	0264      	lsls	r4, r4, #9
    27d8:	4323      	orrs	r3, r4
    27da:	e000      	b.n	27de <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    27dc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    27de:	7854      	ldrb	r4, [r2, #1]
    27e0:	2502      	movs	r5, #2
    27e2:	43ac      	bics	r4, r5
    27e4:	d10a      	bne.n	27fc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    27e6:	7894      	ldrb	r4, [r2, #2]
    27e8:	2c00      	cmp	r4, #0
    27ea:	d103      	bne.n	27f4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    27ec:	2480      	movs	r4, #128	; 0x80
    27ee:	02a4      	lsls	r4, r4, #10
    27f0:	4323      	orrs	r3, r4
    27f2:	e002      	b.n	27fa <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    27f4:	24c0      	movs	r4, #192	; 0xc0
    27f6:	02e4      	lsls	r4, r4, #11
    27f8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    27fa:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    27fc:	7854      	ldrb	r4, [r2, #1]
    27fe:	3c01      	subs	r4, #1
    2800:	2c01      	cmp	r4, #1
    2802:	d804      	bhi.n	280e <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2804:	4c11      	ldr	r4, [pc, #68]	; (284c <_system_pinmux_config+0x88>)
    2806:	4023      	ands	r3, r4
    2808:	e001      	b.n	280e <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    280a:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    280c:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    280e:	040d      	lsls	r5, r1, #16
    2810:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2812:	24a0      	movs	r4, #160	; 0xa0
    2814:	05e4      	lsls	r4, r4, #23
    2816:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2818:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    281a:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    281c:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    281e:	24d0      	movs	r4, #208	; 0xd0
    2820:	0624      	lsls	r4, r4, #24
    2822:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2824:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2826:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2828:	78d4      	ldrb	r4, [r2, #3]
    282a:	2c00      	cmp	r4, #0
    282c:	d10c      	bne.n	2848 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    282e:	035c      	lsls	r4, r3, #13
    2830:	d505      	bpl.n	283e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2832:	7893      	ldrb	r3, [r2, #2]
    2834:	2b01      	cmp	r3, #1
    2836:	d101      	bne.n	283c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    2838:	6181      	str	r1, [r0, #24]
    283a:	e000      	b.n	283e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    283c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    283e:	7853      	ldrb	r3, [r2, #1]
    2840:	3b01      	subs	r3, #1
    2842:	2b01      	cmp	r3, #1
    2844:	d800      	bhi.n	2848 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2846:	6081      	str	r1, [r0, #8]
		}
	}
}
    2848:	bd30      	pop	{r4, r5, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	fffbffff 	.word	0xfffbffff

00002850 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2850:	b508      	push	{r3, lr}
    2852:	1c03      	adds	r3, r0, #0
    2854:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2856:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2858:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    285a:	2900      	cmp	r1, #0
    285c:	d103      	bne.n	2866 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    285e:	0958      	lsrs	r0, r3, #5
    2860:	01c0      	lsls	r0, r0, #7
    2862:	4904      	ldr	r1, [pc, #16]	; (2874 <system_pinmux_pin_set_config+0x24>)
    2864:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    2866:	211f      	movs	r1, #31
    2868:	400b      	ands	r3, r1
    286a:	2101      	movs	r1, #1
    286c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    286e:	4b02      	ldr	r3, [pc, #8]	; (2878 <system_pinmux_pin_set_config+0x28>)
    2870:	4798      	blx	r3
}
    2872:	bd08      	pop	{r3, pc}
    2874:	41004400 	.word	0x41004400
    2878:	000027c5 	.word	0x000027c5

0000287c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    287c:	4770      	bx	lr
    287e:	46c0      	nop			; (mov r8, r8)

00002880 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2880:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2882:	4b04      	ldr	r3, [pc, #16]	; (2894 <system_init+0x14>)
    2884:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2886:	4b04      	ldr	r3, [pc, #16]	; (2898 <system_init+0x18>)
    2888:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    288a:	4b04      	ldr	r3, [pc, #16]	; (289c <system_init+0x1c>)
    288c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    288e:	4b04      	ldr	r3, [pc, #16]	; (28a0 <system_init+0x20>)
    2890:	4798      	blx	r3
}
    2892:	bd08      	pop	{r3, pc}
    2894:	00002471 	.word	0x00002471
    2898:	00002221 	.word	0x00002221
    289c:	0000287d 	.word	0x0000287d
    28a0:	0000287d 	.word	0x0000287d

000028a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    28a4:	e7fe      	b.n	28a4 <Dummy_Handler>
    28a6:	46c0      	nop			; (mov r8, r8)

000028a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    28a8:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    28aa:	2102      	movs	r1, #2
    28ac:	2390      	movs	r3, #144	; 0x90
    28ae:	005b      	lsls	r3, r3, #1
    28b0:	4a28      	ldr	r2, [pc, #160]	; (2954 <Reset_Handler+0xac>)
    28b2:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    28b4:	4b28      	ldr	r3, [pc, #160]	; (2958 <Reset_Handler+0xb0>)
    28b6:	78d8      	ldrb	r0, [r3, #3]
    28b8:	2103      	movs	r1, #3
    28ba:	4388      	bics	r0, r1
    28bc:	2202      	movs	r2, #2
    28be:	4310      	orrs	r0, r2
    28c0:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    28c2:	78dd      	ldrb	r5, [r3, #3]
    28c4:	240c      	movs	r4, #12
    28c6:	43a5      	bics	r5, r4
    28c8:	2008      	movs	r0, #8
    28ca:	4305      	orrs	r5, r0
    28cc:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    28ce:	4b23      	ldr	r3, [pc, #140]	; (295c <Reset_Handler+0xb4>)
    28d0:	7b9e      	ldrb	r6, [r3, #14]
    28d2:	2530      	movs	r5, #48	; 0x30
    28d4:	43ae      	bics	r6, r5
    28d6:	2520      	movs	r5, #32
    28d8:	4335      	orrs	r5, r6
    28da:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    28dc:	7b9d      	ldrb	r5, [r3, #14]
    28de:	43a5      	bics	r5, r4
    28e0:	4328      	orrs	r0, r5
    28e2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    28e4:	7b98      	ldrb	r0, [r3, #14]
    28e6:	4388      	bics	r0, r1
    28e8:	4302      	orrs	r2, r0
    28ea:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    28ec:	4b1c      	ldr	r3, [pc, #112]	; (2960 <Reset_Handler+0xb8>)
    28ee:	4a1d      	ldr	r2, [pc, #116]	; (2964 <Reset_Handler+0xbc>)
    28f0:	429a      	cmp	r2, r3
    28f2:	d003      	beq.n	28fc <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    28f4:	4b1c      	ldr	r3, [pc, #112]	; (2968 <Reset_Handler+0xc0>)
    28f6:	4a1a      	ldr	r2, [pc, #104]	; (2960 <Reset_Handler+0xb8>)
    28f8:	429a      	cmp	r2, r3
    28fa:	d304      	bcc.n	2906 <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    28fc:	4b1b      	ldr	r3, [pc, #108]	; (296c <Reset_Handler+0xc4>)
    28fe:	4a1c      	ldr	r2, [pc, #112]	; (2970 <Reset_Handler+0xc8>)
    2900:	429a      	cmp	r2, r3
    2902:	d310      	bcc.n	2926 <Reset_Handler+0x7e>
    2904:	e01b      	b.n	293e <Reset_Handler+0x96>
    2906:	4b1b      	ldr	r3, [pc, #108]	; (2974 <Reset_Handler+0xcc>)
    2908:	4817      	ldr	r0, [pc, #92]	; (2968 <Reset_Handler+0xc0>)
    290a:	3003      	adds	r0, #3
    290c:	1ac0      	subs	r0, r0, r3
    290e:	0880      	lsrs	r0, r0, #2
    2910:	3001      	adds	r0, #1
    2912:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2914:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    2916:	4912      	ldr	r1, [pc, #72]	; (2960 <Reset_Handler+0xb8>)
    2918:	4a12      	ldr	r2, [pc, #72]	; (2964 <Reset_Handler+0xbc>)
    291a:	58d4      	ldr	r4, [r2, r3]
    291c:	50cc      	str	r4, [r1, r3]
    291e:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2920:	4283      	cmp	r3, r0
    2922:	d1fa      	bne.n	291a <Reset_Handler+0x72>
    2924:	e7ea      	b.n	28fc <Reset_Handler+0x54>
    2926:	4b12      	ldr	r3, [pc, #72]	; (2970 <Reset_Handler+0xc8>)
    2928:	1d1a      	adds	r2, r3, #4
    292a:	4910      	ldr	r1, [pc, #64]	; (296c <Reset_Handler+0xc4>)
    292c:	3103      	adds	r1, #3
    292e:	1a89      	subs	r1, r1, r2
    2930:	0889      	lsrs	r1, r1, #2
    2932:	0089      	lsls	r1, r1, #2
    2934:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    2936:	2100      	movs	r1, #0
    2938:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    293a:	4293      	cmp	r3, r2
    293c:	d1fc      	bne.n	2938 <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    293e:	4b0e      	ldr	r3, [pc, #56]	; (2978 <Reset_Handler+0xd0>)
    2940:	217f      	movs	r1, #127	; 0x7f
    2942:	4a0e      	ldr	r2, [pc, #56]	; (297c <Reset_Handler+0xd4>)
    2944:	438a      	bics	r2, r1
    2946:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    2948:	4b0d      	ldr	r3, [pc, #52]	; (2980 <Reset_Handler+0xd8>)
    294a:	4798      	blx	r3

        /* Branch to main function */
        main();
    294c:	4b0d      	ldr	r3, [pc, #52]	; (2984 <Reset_Handler+0xdc>)
    294e:	4798      	blx	r3
    2950:	e7fe      	b.n	2950 <Reset_Handler+0xa8>
    2952:	46c0      	nop			; (mov r8, r8)
    2954:	41007000 	.word	0x41007000
    2958:	41005000 	.word	0x41005000
    295c:	41004800 	.word	0x41004800
    2960:	20000000 	.word	0x20000000
    2964:	00009da4 	.word	0x00009da4
    2968:	200001a8 	.word	0x200001a8
    296c:	20000bbc 	.word	0x20000bbc
    2970:	200001a8 	.word	0x200001a8
    2974:	20000004 	.word	0x20000004
    2978:	e000ed00 	.word	0xe000ed00
    297c:	00000000 	.word	0x00000000
    2980:	00002de1 	.word	0x00002de1
    2984:	00002b61 	.word	0x00002b61

00002988 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2988:	4b06      	ldr	r3, [pc, #24]	; (29a4 <_sbrk+0x1c>)
    298a:	681b      	ldr	r3, [r3, #0]
    298c:	2b00      	cmp	r3, #0
    298e:	d102      	bne.n	2996 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    2990:	4a05      	ldr	r2, [pc, #20]	; (29a8 <_sbrk+0x20>)
    2992:	4b04      	ldr	r3, [pc, #16]	; (29a4 <_sbrk+0x1c>)
    2994:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    2996:	4a03      	ldr	r2, [pc, #12]	; (29a4 <_sbrk+0x1c>)
    2998:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    299a:	1818      	adds	r0, r3, r0
    299c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    299e:	1c18      	adds	r0, r3, #0
    29a0:	4770      	bx	lr
    29a2:	46c0      	nop			; (mov r8, r8)
    29a4:	20000204 	.word	0x20000204
    29a8:	20002bc0 	.word	0x20002bc0

000029ac <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    29ac:	2001      	movs	r0, #1
}
    29ae:	4240      	negs	r0, r0
    29b0:	4770      	bx	lr
    29b2:	46c0      	nop			; (mov r8, r8)

000029b4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    29b4:	2380      	movs	r3, #128	; 0x80
    29b6:	019b      	lsls	r3, r3, #6
    29b8:	604b      	str	r3, [r1, #4]

	return 0;
}
    29ba:	2000      	movs	r0, #0
    29bc:	4770      	bx	lr
    29be:	46c0      	nop			; (mov r8, r8)

000029c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    29c0:	2001      	movs	r0, #1
    29c2:	4770      	bx	lr

000029c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    29c4:	2000      	movs	r0, #0
    29c6:	4770      	bx	lr

000029c8 <usart_write_callback>:
}

void usart_write_callback(struct usart_module *const usart_module)
{
	//Write callback
}
    29c8:	4770      	bx	lr
    29ca:	46c0      	nop			; (mov r8, r8)

000029cc <usart_read_callback>:
	SIM808_buf.position = 0;
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
}

void usart_read_callback(struct usart_module *const usart_module)
{
    29cc:	b508      	push	{r3, lr}
	if(incoming_byte[0] == '\n') {
    29ce:	4b10      	ldr	r3, [pc, #64]	; (2a10 <usart_read_callback+0x44>)
    29d0:	781b      	ldrb	r3, [r3, #0]
    29d2:	2b0a      	cmp	r3, #10
    29d4:	d10a      	bne.n	29ec <usart_read_callback+0x20>
		if(SIM808_buf.position > 1) {
    29d6:	2380      	movs	r3, #128	; 0x80
    29d8:	4a0e      	ldr	r2, [pc, #56]	; (2a14 <usart_read_callback+0x48>)
    29da:	5cd3      	ldrb	r3, [r2, r3]
    29dc:	2b01      	cmp	r3, #1
    29de:	d911      	bls.n	2a04 <usart_read_callback+0x38>
			SIM808_buf.command[SIM808_buf.position] = '\0';
    29e0:	2100      	movs	r1, #0
    29e2:	54d1      	strb	r1, [r2, r3]
			SIM808_buf.available = 1;
    29e4:	2101      	movs	r1, #1
    29e6:	2381      	movs	r3, #129	; 0x81
    29e8:	54d1      	strb	r1, [r2, r3]
    29ea:	e00b      	b.n	2a04 <usart_read_callback+0x38>
		}
	}
	else if(incoming_byte[0] != '\r'){
    29ec:	4b08      	ldr	r3, [pc, #32]	; (2a10 <usart_read_callback+0x44>)
    29ee:	781b      	ldrb	r3, [r3, #0]
    29f0:	2b0d      	cmp	r3, #13
    29f2:	d007      	beq.n	2a04 <usart_read_callback+0x38>
		SIM808_buf.command[SIM808_buf.position] = incoming_byte[0];
    29f4:	4b07      	ldr	r3, [pc, #28]	; (2a14 <usart_read_callback+0x48>)
    29f6:	2280      	movs	r2, #128	; 0x80
    29f8:	5c99      	ldrb	r1, [r3, r2]
    29fa:	4805      	ldr	r0, [pc, #20]	; (2a10 <usart_read_callback+0x44>)
    29fc:	7800      	ldrb	r0, [r0, #0]
    29fe:	5458      	strb	r0, [r3, r1]
		SIM808_buf.position++;
    2a00:	3101      	adds	r1, #1
    2a02:	5499      	strb	r1, [r3, r2]
	}	
	
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    2a04:	4804      	ldr	r0, [pc, #16]	; (2a18 <usart_read_callback+0x4c>)
    2a06:	4902      	ldr	r1, [pc, #8]	; (2a10 <usart_read_callback+0x44>)
    2a08:	2201      	movs	r2, #1
    2a0a:	4b04      	ldr	r3, [pc, #16]	; (2a1c <usart_read_callback+0x50>)
    2a0c:	4798      	blx	r3
}
    2a0e:	bd08      	pop	{r3, pc}
    2a10:	20000af0 	.word	0x20000af0
    2a14:	20000b00 	.word	0x20000b00
    2a18:	20000b84 	.word	0x20000b84
    2a1c:	00000821 	.word	0x00000821

00002a20 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2a20:	b570      	push	{r4, r5, r6, lr}
    2a22:	b082      	sub	sp, #8
    2a24:	1c05      	adds	r5, r0, #0
    2a26:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2a28:	2200      	movs	r2, #0
    2a2a:	466b      	mov	r3, sp
    2a2c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2a2e:	4c06      	ldr	r4, [pc, #24]	; (2a48 <usart_serial_getchar+0x28>)
    2a30:	1c28      	adds	r0, r5, #0
    2a32:	4669      	mov	r1, sp
    2a34:	3106      	adds	r1, #6
    2a36:	47a0      	blx	r4
    2a38:	2800      	cmp	r0, #0
    2a3a:	d1f9      	bne.n	2a30 <usart_serial_getchar+0x10>

	*c = temp;
    2a3c:	466b      	mov	r3, sp
    2a3e:	3306      	adds	r3, #6
    2a40:	881b      	ldrh	r3, [r3, #0]
    2a42:	7033      	strb	r3, [r6, #0]
}
    2a44:	b002      	add	sp, #8
    2a46:	bd70      	pop	{r4, r5, r6, pc}
    2a48:	00000769 	.word	0x00000769

00002a4c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    2a4c:	b570      	push	{r4, r5, r6, lr}
    2a4e:	1c06      	adds	r6, r0, #0
    2a50:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2a52:	4c03      	ldr	r4, [pc, #12]	; (2a60 <usart_serial_putchar+0x14>)
    2a54:	1c30      	adds	r0, r6, #0
    2a56:	1c29      	adds	r1, r5, #0
    2a58:	47a0      	blx	r4
    2a5a:	2800      	cmp	r0, #0
    2a5c:	d1fa      	bne.n	2a54 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    2a5e:	bd70      	pop	{r4, r5, r6, pc}
    2a60:	0000073d 	.word	0x0000073d

00002a64 <sim808_send_command>:
command last_command;

command CMD_NO_ECHO;
command CMD_GET_GPS_DATA;

void sim808_send_command(command cmd) {
    2a64:	b530      	push	{r4, r5, lr}
    2a66:	b085      	sub	sp, #20
    2a68:	ab01      	add	r3, sp, #4
    2a6a:	9001      	str	r0, [sp, #4]
    2a6c:	9102      	str	r1, [sp, #8]
    2a6e:	9203      	str	r2, [sp, #12]
	uint8_t send_string_len = strlen(cmd.cmd)+2;
	char send_string[50];
	last_command = cmd;
    2a70:	4a04      	ldr	r2, [pc, #16]	; (2a84 <sim808_send_command+0x20>)
    2a72:	cb31      	ldmia	r3!, {r0, r4, r5}
    2a74:	c231      	stmia	r2!, {r0, r4, r5}
	printf("%s\r\n", cmd.cmd);	
    2a76:	4804      	ldr	r0, [pc, #16]	; (2a88 <sim808_send_command+0x24>)
    2a78:	9901      	ldr	r1, [sp, #4]
    2a7a:	4b04      	ldr	r3, [pc, #16]	; (2a8c <sim808_send_command+0x28>)
    2a7c:	4798      	blx	r3
}
    2a7e:	b005      	add	sp, #20
    2a80:	bd30      	pop	{r4, r5, pc}
    2a82:	46c0      	nop			; (mov r8, r8)
    2a84:	20000af4 	.word	0x20000af4
    2a88:	00009904 	.word	0x00009904
    2a8c:	00002e51 	.word	0x00002e51

00002a90 <sim808_parse_response>:

void sim808_parse_response() {
    2a90:	b570      	push	{r4, r5, r6, lr}
    2a92:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    2a94:	2200      	movs	r2, #0
    2a96:	466b      	mov	r3, sp
    2a98:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    2a9a:	4e22      	ldr	r6, [pc, #136]	; (2b24 <sim808_parse_response+0x94>)
    2a9c:	2380      	movs	r3, #128	; 0x80
    2a9e:	5cf3      	ldrb	r3, [r6, r3]
    2aa0:	466c      	mov	r4, sp
    2aa2:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2aa4:	4b20      	ldr	r3, [pc, #128]	; (2b28 <sim808_parse_response+0x98>)
    2aa6:	685d      	ldr	r5, [r3, #4]
    2aa8:	1c28      	adds	r0, r5, #0
    2aaa:	4b20      	ldr	r3, [pc, #128]	; (2b2c <sim808_parse_response+0x9c>)
    2aac:	4798      	blx	r3
    2aae:	b2c0      	uxtb	r0, r0
    2ab0:	466b      	mov	r3, sp
    2ab2:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2ab4:	7962      	ldrb	r2, [r4, #5]
}

void sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    2ab6:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    2ab8:	b2d2      	uxtb	r2, r2
    2aba:	5cb1      	ldrb	r1, [r6, r2]
    2abc:	aa01      	add	r2, sp, #4
    2abe:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    2ac0:	79a2      	ldrb	r2, [r4, #6]
    2ac2:	781b      	ldrb	r3, [r3, #0]
    2ac4:	b2d2      	uxtb	r2, r2
    2ac6:	429a      	cmp	r2, r3
    2ac8:	d905      	bls.n	2ad6 <sim808_parse_response+0x46>
		SIM808_buf.command[resp_len] = '\0';
    2aca:	466b      	mov	r3, sp
    2acc:	3305      	adds	r3, #5
    2ace:	781b      	ldrb	r3, [r3, #0]
    2ad0:	b2db      	uxtb	r3, r3
    2ad2:	2100      	movs	r1, #0
    2ad4:	54f1      	strb	r1, [r6, r3]
	}
	
	//TOODO: add function pointer to call if correct result
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    2ad6:	4813      	ldr	r0, [pc, #76]	; (2b24 <sim808_parse_response+0x94>)
    2ad8:	1c29      	adds	r1, r5, #0
    2ada:	4b15      	ldr	r3, [pc, #84]	; (2b30 <sim808_parse_response+0xa0>)
    2adc:	4798      	blx	r3
    2ade:	2800      	cmp	r0, #0
    2ae0:	d102      	bne.n	2ae8 <sim808_parse_response+0x58>
		result = 1;
    2ae2:	2201      	movs	r2, #1
    2ae4:	466b      	mov	r3, sp
    2ae6:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    2ae8:	466b      	mov	r3, sp
    2aea:	3305      	adds	r3, #5
    2aec:	781b      	ldrb	r3, [r3, #0]
    2aee:	b2db      	uxtb	r3, r3
    2af0:	aa01      	add	r2, sp, #4
    2af2:	7812      	ldrb	r2, [r2, #0]
    2af4:	4c0b      	ldr	r4, [pc, #44]	; (2b24 <sim808_parse_response+0x94>)
    2af6:	54e2      	strb	r2, [r4, r3]
	
	(*last_command.response_cb)(result, SIM808_buf.command);
    2af8:	466b      	mov	r3, sp
    2afa:	79d8      	ldrb	r0, [r3, #7]
    2afc:	b2c0      	uxtb	r0, r0
    2afe:	4b0a      	ldr	r3, [pc, #40]	; (2b28 <sim808_parse_response+0x98>)
    2b00:	689b      	ldr	r3, [r3, #8]
    2b02:	1c21      	adds	r1, r4, #0
    2b04:	4798      	blx	r3
	
	SIM808_buf.available = 0;
    2b06:	2200      	movs	r2, #0
    2b08:	2381      	movs	r3, #129	; 0x81
    2b0a:	54e2      	strb	r2, [r4, r3]
	volatile testVar = SIM808_buf.position;
    2b0c:	2380      	movs	r3, #128	; 0x80
    2b0e:	5ce1      	ldrb	r1, [r4, r3]
    2b10:	9100      	str	r1, [sp, #0]
	SIM808_buf.position = 0;
    2b12:	54e2      	strb	r2, [r4, r3]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    2b14:	1c20      	adds	r0, r4, #0
    2b16:	2100      	movs	r1, #0
    2b18:	2280      	movs	r2, #128	; 0x80
    2b1a:	4b06      	ldr	r3, [pc, #24]	; (2b34 <sim808_parse_response+0xa4>)
    2b1c:	4798      	blx	r3
}
    2b1e:	b002      	add	sp, #8
    2b20:	bd70      	pop	{r4, r5, r6, pc}
    2b22:	46c0      	nop			; (mov r8, r8)
    2b24:	20000b00 	.word	0x20000b00
    2b28:	20000af4 	.word	0x20000af4
    2b2c:	00002fe1 	.word	0x00002fe1
    2b30:	00002fbd 	.word	0x00002fbd
    2b34:	00002e3f 	.word	0x00002e3f

00002b38 <init_sim808_usart_callbacks>:
	stdio_serial_init(&SIM808_usart, SERCOM0, &uart_settings);
	usart_enable(&SIM808_usart);
}

void init_sim808_usart_callbacks(void)
{
    2b38:	b510      	push	{r4, lr}
	usart_register_callback(&SIM808_usart, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
    2b3a:	4c06      	ldr	r4, [pc, #24]	; (2b54 <init_sim808_usart_callbacks+0x1c>)
    2b3c:	1c20      	adds	r0, r4, #0
    2b3e:	4906      	ldr	r1, [pc, #24]	; (2b58 <init_sim808_usart_callbacks+0x20>)
    2b40:	2200      	movs	r2, #0
    2b42:	4b06      	ldr	r3, [pc, #24]	; (2b5c <init_sim808_usart_callbacks+0x24>)
    2b44:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    2b46:	2331      	movs	r3, #49	; 0x31
    2b48:	5ce1      	ldrb	r1, [r4, r3]
    2b4a:	2203      	movs	r2, #3
    2b4c:	430a      	orrs	r2, r1
    2b4e:	54e2      	strb	r2, [r4, r3]
	//usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&SIM808_usart, USART_CALLBACK_BUFFER_RECEIVED);
}
    2b50:	bd10      	pop	{r4, pc}
    2b52:	46c0      	nop			; (mov r8, r8)
    2b54:	20000b84 	.word	0x20000b84
    2b58:	000029c9 	.word	0x000029c9
    2b5c:	00000809 	.word	0x00000809

00002b60 <main>:

int main (void)
{
    2b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b62:	4647      	mov	r7, r8
    2b64:	b480      	push	{r7}
    2b66:	b090      	sub	sp, #64	; 0x40
	system_init();
    2b68:	4b68      	ldr	r3, [pc, #416]	; (2d0c <main+0x1ac>)
    2b6a:	4798      	blx	r3
	delay_init();
    2b6c:	4b68      	ldr	r3, [pc, #416]	; (2d10 <main+0x1b0>)
    2b6e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2b70:	2380      	movs	r3, #128	; 0x80
    2b72:	05db      	lsls	r3, r3, #23
    2b74:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2b76:	2300      	movs	r3, #0
    2b78:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2b7a:	22ff      	movs	r2, #255	; 0xff
    2b7c:	4668      	mov	r0, sp
    2b7e:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2b80:	2200      	movs	r2, #0
    2b82:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2b84:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    2b86:	2196      	movs	r1, #150	; 0x96
    2b88:	0189      	lsls	r1, r1, #6
    2b8a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2b8c:	2101      	movs	r1, #1
    2b8e:	2024      	movs	r0, #36	; 0x24
    2b90:	466c      	mov	r4, sp
    2b92:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2b94:	2025      	movs	r0, #37	; 0x25
    2b96:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2b98:	2126      	movs	r1, #38	; 0x26
    2b9a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2b9c:	2127      	movs	r1, #39	; 0x27
    2b9e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2ba0:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    2ba2:	2188      	movs	r1, #136	; 0x88
    2ba4:	0349      	lsls	r1, r1, #13
    2ba6:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    2ba8:	212c      	movs	r1, #44	; 0x2c
    2baa:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2bac:	212d      	movs	r1, #45	; 0x2d
    2bae:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2bb0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2bb2:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2bb4:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2bb6:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    2bb8:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    2bba:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    2bbc:	2313      	movs	r3, #19
    2bbe:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    2bc0:	7762      	strb	r2, [r4, #29]
		
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_0;
		
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA10C_SERCOM0_PAD2; // Tx
    2bc2:	4b54      	ldr	r3, [pc, #336]	; (2d14 <main+0x1b4>)
    2bc4:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1; // Rx
    2bc6:	4b54      	ldr	r3, [pc, #336]	; (2d18 <main+0x1b8>)
    2bc8:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    2bca:	2301      	movs	r3, #1
    2bcc:	425b      	negs	r3, r3
    2bce:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    2bd0:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 9600;
	while (usart_init(&SIM808_usart, SERCOM0, &uart_settings) != STATUS_OK){}
    2bd2:	4e52      	ldr	r6, [pc, #328]	; (2d1c <main+0x1bc>)
    2bd4:	4d52      	ldr	r5, [pc, #328]	; (2d20 <main+0x1c0>)
    2bd6:	4c53      	ldr	r4, [pc, #332]	; (2d24 <main+0x1c4>)
    2bd8:	1c30      	adds	r0, r6, #0
    2bda:	1c29      	adds	r1, r5, #0
    2bdc:	466a      	mov	r2, sp
    2bde:	47a0      	blx	r4
    2be0:	2800      	cmp	r0, #0
    2be2:	d1f9      	bne.n	2bd8 <main+0x78>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2be4:	4c4d      	ldr	r4, [pc, #308]	; (2d1c <main+0x1bc>)
    2be6:	4b50      	ldr	r3, [pc, #320]	; (2d28 <main+0x1c8>)
    2be8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2bea:	4a50      	ldr	r2, [pc, #320]	; (2d2c <main+0x1cc>)
    2bec:	4b50      	ldr	r3, [pc, #320]	; (2d30 <main+0x1d0>)
    2bee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2bf0:	4a50      	ldr	r2, [pc, #320]	; (2d34 <main+0x1d4>)
    2bf2:	4b51      	ldr	r3, [pc, #324]	; (2d38 <main+0x1d8>)
    2bf4:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2bf6:	1c20      	adds	r0, r4, #0
    2bf8:	4949      	ldr	r1, [pc, #292]	; (2d20 <main+0x1c0>)
    2bfa:	466a      	mov	r2, sp
    2bfc:	4b49      	ldr	r3, [pc, #292]	; (2d24 <main+0x1c4>)
    2bfe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2c00:	4e4e      	ldr	r6, [pc, #312]	; (2d3c <main+0x1dc>)
    2c02:	6833      	ldr	r3, [r6, #0]
    2c04:	6898      	ldr	r0, [r3, #8]
    2c06:	2100      	movs	r1, #0
    2c08:	4d4d      	ldr	r5, [pc, #308]	; (2d40 <main+0x1e0>)
    2c0a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2c0c:	6833      	ldr	r3, [r6, #0]
    2c0e:	6858      	ldr	r0, [r3, #4]
    2c10:	2100      	movs	r1, #0
    2c12:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2c14:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2c16:	1c28      	adds	r0, r5, #0
    2c18:	4b4a      	ldr	r3, [pc, #296]	; (2d44 <main+0x1e4>)
    2c1a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2c1c:	221f      	movs	r2, #31
    2c1e:	4010      	ands	r0, r2
    2c20:	2201      	movs	r2, #1
    2c22:	4082      	lsls	r2, r0
    2c24:	4b48      	ldr	r3, [pc, #288]	; (2d48 <main+0x1e8>)
    2c26:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2c28:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2c2a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2c2c:	2a00      	cmp	r2, #0
    2c2e:	d1fc      	bne.n	2c2a <main+0xca>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2c30:	682a      	ldr	r2, [r5, #0]
    2c32:	2302      	movs	r3, #2
    2c34:	4313      	orrs	r3, r2
    2c36:	602b      	str	r3, [r5, #0]
	system_init();
	delay_init();
	
	//Init uart
	init_SIM808_uart();
	init_sim808_usart_callbacks();
    2c38:	4b44      	ldr	r3, [pc, #272]	; (2d4c <main+0x1ec>)
    2c3a:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2c3c:	2201      	movs	r2, #1
    2c3e:	4b44      	ldr	r3, [pc, #272]	; (2d50 <main+0x1f0>)
    2c40:	701a      	strb	r2, [r3, #0]
    2c42:	f3bf 8f5f 	dmb	sy
    2c46:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	
	SIM808_buf.position = 0;
    2c48:	4842      	ldr	r0, [pc, #264]	; (2d54 <main+0x1f4>)
    2c4a:	2300      	movs	r3, #0
    2c4c:	2280      	movs	r2, #128	; 0x80
    2c4e:	5483      	strb	r3, [r0, r2]
	SIM808_buf.available = 0;
    2c50:	2281      	movs	r2, #129	; 0x81
    2c52:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    2c54:	2100      	movs	r1, #0
    2c56:	2280      	movs	r2, #128	; 0x80
    2c58:	4b3f      	ldr	r3, [pc, #252]	; (2d58 <main+0x1f8>)
    2c5a:	4798      	blx	r3
	
	CMD_NO_ECHO.cmd = "ATE0";
    2c5c:	4d3f      	ldr	r5, [pc, #252]	; (2d5c <main+0x1fc>)
    2c5e:	4b40      	ldr	r3, [pc, #256]	; (2d60 <main+0x200>)
    2c60:	602b      	str	r3, [r5, #0]
	CMD_NO_ECHO.expected_response = "OK";
    2c62:	4b40      	ldr	r3, [pc, #256]	; (2d64 <main+0x204>)
    2c64:	606b      	str	r3, [r5, #4]
	
	CMD_GET_GPS_DATA.cmd = "AT+CGPSINF=32";
    2c66:	4c40      	ldr	r4, [pc, #256]	; (2d68 <main+0x208>)
    2c68:	4b40      	ldr	r3, [pc, #256]	; (2d6c <main+0x20c>)
    2c6a:	6023      	str	r3, [r4, #0]
	CMD_GET_GPS_DATA.expected_response = "+CGPSINF";
    2c6c:	4b40      	ldr	r3, [pc, #256]	; (2d70 <main+0x210>)
    2c6e:	6063      	str	r3, [r4, #4]
	CMD_GET_GPS_DATA.response_cb = &SIM808_response_gps_data;
    2c70:	4b40      	ldr	r3, [pc, #256]	; (2d74 <main+0x214>)
    2c72:	60a3      	str	r3, [r4, #8]
	

	
	gfx_mono_init();
    2c74:	4b40      	ldr	r3, [pc, #256]	; (2d78 <main+0x218>)
    2c76:	4798      	blx	r3
	
	menu_buttons_init();
    2c78:	4b40      	ldr	r3, [pc, #256]	; (2d7c <main+0x21c>)
    2c7a:	4798      	blx	r3
	btn_timer_config();
    2c7c:	4b40      	ldr	r3, [pc, #256]	; (2d80 <main+0x220>)
    2c7e:	4798      	blx	r3
	btn_timer_config_callbacks();
    2c80:	4b40      	ldr	r3, [pc, #256]	; (2d84 <main+0x224>)
    2c82:	4798      	blx	r3
	
	device.speed = 22; //Only for debug
    2c84:	2216      	movs	r2, #22
    2c86:	4b40      	ldr	r3, [pc, #256]	; (2d88 <main+0x228>)
    2c88:	701a      	strb	r2, [r3, #0]
	uint8_t page_address = 0;
	// the column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    2c8a:	4b40      	ldr	r3, [pc, #256]	; (2d8c <main+0x22c>)
    2c8c:	4798      	blx	r3
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    2c8e:	4b40      	ldr	r3, [pc, #256]	; (2d90 <main+0x230>)
    2c90:	4798      	blx	r3
	
	display_menu(MAIN_MENU);
    2c92:	2004      	movs	r0, #4
    2c94:	4b3f      	ldr	r3, [pc, #252]	; (2d94 <main+0x234>)
    2c96:	4798      	blx	r3
	ssd1306_write_display();
    2c98:	4b3f      	ldr	r3, [pc, #252]	; (2d98 <main+0x238>)
    2c9a:	4798      	blx	r3
	
	
	
	//Disable echo
	sim808_send_command(CMD_NO_ECHO);
    2c9c:	6828      	ldr	r0, [r5, #0]
    2c9e:	6869      	ldr	r1, [r5, #4]
    2ca0:	68aa      	ldr	r2, [r5, #8]
    2ca2:	4d3e      	ldr	r5, [pc, #248]	; (2d9c <main+0x23c>)
    2ca4:	47a8      	blx	r5
	delay_ms(500);
    2ca6:	27fa      	movs	r7, #250	; 0xfa
    2ca8:	007f      	lsls	r7, r7, #1
    2caa:	1c38      	adds	r0, r7, #0
    2cac:	4e3c      	ldr	r6, [pc, #240]	; (2da0 <main+0x240>)
    2cae:	47b0      	blx	r6
	usart_register_callback(&SIM808_usart, usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    2cb0:	491a      	ldr	r1, [pc, #104]	; (2d1c <main+0x1bc>)
    2cb2:	4688      	mov	r8, r1
    2cb4:	1c08      	adds	r0, r1, #0
    2cb6:	493b      	ldr	r1, [pc, #236]	; (2da4 <main+0x244>)
    2cb8:	2201      	movs	r2, #1
    2cba:	4b3b      	ldr	r3, [pc, #236]	; (2da8 <main+0x248>)
    2cbc:	4798      	blx	r3
	usart_read_buffer_job(&SIM808_usart, (uint8_t *)incoming_byte, MAX_RX_BUFFER_LENGTH);
    2cbe:	4640      	mov	r0, r8
    2cc0:	493a      	ldr	r1, [pc, #232]	; (2dac <main+0x24c>)
    2cc2:	2201      	movs	r2, #1
    2cc4:	4b3a      	ldr	r3, [pc, #232]	; (2db0 <main+0x250>)
    2cc6:	4798      	blx	r3
	delay_ms(500);
    2cc8:	1c38      	adds	r0, r7, #0
    2cca:	47b0      	blx	r6
	
	sim808_send_command(CMD_GET_GPS_DATA);
    2ccc:	6820      	ldr	r0, [r4, #0]
    2cce:	6861      	ldr	r1, [r4, #4]
    2cd0:	68a2      	ldr	r2, [r4, #8]
    2cd2:	47a8      	blx	r5
	
	
	while (true) {
		
		
		if(SIM808_buf.available == 1) {
    2cd4:	4d1f      	ldr	r5, [pc, #124]	; (2d54 <main+0x1f4>)
			sim808_parse_response();
    2cd6:	4e37      	ldr	r6, [pc, #220]	; (2db4 <main+0x254>)
		}
			
			
		if(btn_nav_down.active) {
    2cd8:	4c37      	ldr	r4, [pc, #220]	; (2db8 <main+0x258>)
	
	
	while (true) {
		
		
		if(SIM808_buf.available == 1) {
    2cda:	2381      	movs	r3, #129	; 0x81
    2cdc:	5ceb      	ldrb	r3, [r5, r3]
    2cde:	2b01      	cmp	r3, #1
    2ce0:	d100      	bne.n	2ce4 <main+0x184>
			sim808_parse_response();
    2ce2:	47b0      	blx	r6
		}
			
			
		if(btn_nav_down.active) {
    2ce4:	7823      	ldrb	r3, [r4, #0]
    2ce6:	2b00      	cmp	r3, #0
    2ce8:	d0f7      	beq.n	2cda <main+0x17a>
			btn_nav_down.active = 0;
    2cea:	2200      	movs	r2, #0
    2cec:	4b32      	ldr	r3, [pc, #200]	; (2db8 <main+0x258>)
    2cee:	701a      	strb	r2, [r3, #0]
			gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu-(VIEW_MAX_INDEX+1)], GFX_MONO_MENU_KEYCODE_DOWN);
    2cf0:	4b32      	ldr	r3, [pc, #200]	; (2dbc <main+0x25c>)
    2cf2:	781b      	ldrb	r3, [r3, #0]
    2cf4:	3b04      	subs	r3, #4
    2cf6:	0098      	lsls	r0, r3, #2
    2cf8:	18c3      	adds	r3, r0, r3
    2cfa:	009b      	lsls	r3, r3, #2
    2cfc:	4830      	ldr	r0, [pc, #192]	; (2dc0 <main+0x260>)
    2cfe:	18c0      	adds	r0, r0, r3
    2d00:	2128      	movs	r1, #40	; 0x28
    2d02:	4b30      	ldr	r3, [pc, #192]	; (2dc4 <main+0x264>)
    2d04:	4798      	blx	r3
			ssd1306_write_display();
    2d06:	4b24      	ldr	r3, [pc, #144]	; (2d98 <main+0x238>)
    2d08:	4798      	blx	r3
    2d0a:	e7e6      	b.n	2cda <main+0x17a>
    2d0c:	00002881 	.word	0x00002881
    2d10:	00002195 	.word	0x00002195
    2d14:	000a0002 	.word	0x000a0002
    2d18:	00090002 	.word	0x00090002
    2d1c:	20000b84 	.word	0x20000b84
    2d20:	42000800 	.word	0x42000800
    2d24:	00000435 	.word	0x00000435
    2d28:	20000a58 	.word	0x20000a58
    2d2c:	00002a4d 	.word	0x00002a4d
    2d30:	20000a54 	.word	0x20000a54
    2d34:	00002a21 	.word	0x00002a21
    2d38:	20000a50 	.word	0x20000a50
    2d3c:	20000168 	.word	0x20000168
    2d40:	00002e85 	.word	0x00002e85
    2d44:	00002129 	.word	0x00002129
    2d48:	e000e100 	.word	0xe000e100
    2d4c:	00002b39 	.word	0x00002b39
    2d50:	2000001c 	.word	0x2000001c
    2d54:	20000b00 	.word	0x20000b00
    2d58:	00002e3f 	.word	0x00002e3f
    2d5c:	20000ad8 	.word	0x20000ad8
    2d60:	0000990c 	.word	0x0000990c
    2d64:	00009914 	.word	0x00009914
    2d68:	20000ae4 	.word	0x20000ae4
    2d6c:	00009918 	.word	0x00009918
    2d70:	00009928 	.word	0x00009928
    2d74:	00000b39 	.word	0x00000b39
    2d78:	0000154d 	.word	0x0000154d
    2d7c:	00001069 	.word	0x00001069
    2d80:	000010ad 	.word	0x000010ad
    2d84:	00001111 	.word	0x00001111
    2d88:	20000aac 	.word	0x20000aac
    2d8c:	0000015d 	.word	0x0000015d
    2d90:	000003e5 	.word	0x000003e5
    2d94:	00000b01 	.word	0x00000b01
    2d98:	00000391 	.word	0x00000391
    2d9c:	00002a65 	.word	0x00002a65
    2da0:	000021d1 	.word	0x000021d1
    2da4:	000029cd 	.word	0x000029cd
    2da8:	00000809 	.word	0x00000809
    2dac:	20000af0 	.word	0x20000af0
    2db0:	00000821 	.word	0x00000821
    2db4:	00002a91 	.word	0x00002a91
    2db8:	20000ac0 	.word	0x20000ac0
    2dbc:	20000a5c 	.word	0x20000a5c
    2dc0:	20000090 	.word	0x20000090
    2dc4:	000014ed 	.word	0x000014ed

00002dc8 <atof>:
    2dc8:	b508      	push	{r3, lr}
    2dca:	2100      	movs	r1, #0
    2dcc:	f000 ff78 	bl	3cc0 <strtod>
    2dd0:	bd08      	pop	{r3, pc}

00002dd2 <atoi>:
    2dd2:	b508      	push	{r3, lr}
    2dd4:	2100      	movs	r1, #0
    2dd6:	220a      	movs	r2, #10
    2dd8:	f001 f808 	bl	3dec <strtol>
    2ddc:	bd08      	pop	{r3, pc}
	...

00002de0 <__libc_init_array>:
    2de0:	b570      	push	{r4, r5, r6, lr}
    2de2:	4b0e      	ldr	r3, [pc, #56]	; (2e1c <__libc_init_array+0x3c>)
    2de4:	4d0e      	ldr	r5, [pc, #56]	; (2e20 <__libc_init_array+0x40>)
    2de6:	2400      	movs	r4, #0
    2de8:	1aed      	subs	r5, r5, r3
    2dea:	10ad      	asrs	r5, r5, #2
    2dec:	1c1e      	adds	r6, r3, #0
    2dee:	42ac      	cmp	r4, r5
    2df0:	d004      	beq.n	2dfc <__libc_init_array+0x1c>
    2df2:	00a3      	lsls	r3, r4, #2
    2df4:	58f3      	ldr	r3, [r6, r3]
    2df6:	4798      	blx	r3
    2df8:	3401      	adds	r4, #1
    2dfa:	e7f8      	b.n	2dee <__libc_init_array+0xe>
    2dfc:	f006 ffc2 	bl	9d84 <_init>
    2e00:	4b08      	ldr	r3, [pc, #32]	; (2e24 <__libc_init_array+0x44>)
    2e02:	4d09      	ldr	r5, [pc, #36]	; (2e28 <__libc_init_array+0x48>)
    2e04:	2400      	movs	r4, #0
    2e06:	1aed      	subs	r5, r5, r3
    2e08:	10ad      	asrs	r5, r5, #2
    2e0a:	1c1e      	adds	r6, r3, #0
    2e0c:	42ac      	cmp	r4, r5
    2e0e:	d004      	beq.n	2e1a <__libc_init_array+0x3a>
    2e10:	00a3      	lsls	r3, r4, #2
    2e12:	58f3      	ldr	r3, [r6, r3]
    2e14:	4798      	blx	r3
    2e16:	3401      	adds	r4, #1
    2e18:	e7f8      	b.n	2e0c <__libc_init_array+0x2c>
    2e1a:	bd70      	pop	{r4, r5, r6, pc}
    2e1c:	00009d90 	.word	0x00009d90
    2e20:	00009d90 	.word	0x00009d90
    2e24:	00009d90 	.word	0x00009d90
    2e28:	00009d94 	.word	0x00009d94

00002e2c <memcpy>:
    2e2c:	b510      	push	{r4, lr}
    2e2e:	2300      	movs	r3, #0
    2e30:	4293      	cmp	r3, r2
    2e32:	d003      	beq.n	2e3c <memcpy+0x10>
    2e34:	5ccc      	ldrb	r4, [r1, r3]
    2e36:	54c4      	strb	r4, [r0, r3]
    2e38:	3301      	adds	r3, #1
    2e3a:	e7f9      	b.n	2e30 <memcpy+0x4>
    2e3c:	bd10      	pop	{r4, pc}

00002e3e <memset>:
    2e3e:	1c03      	adds	r3, r0, #0
    2e40:	1882      	adds	r2, r0, r2
    2e42:	4293      	cmp	r3, r2
    2e44:	d002      	beq.n	2e4c <memset+0xe>
    2e46:	7019      	strb	r1, [r3, #0]
    2e48:	3301      	adds	r3, #1
    2e4a:	e7fa      	b.n	2e42 <memset+0x4>
    2e4c:	4770      	bx	lr
	...

00002e50 <iprintf>:
    2e50:	b40f      	push	{r0, r1, r2, r3}
    2e52:	4b0b      	ldr	r3, [pc, #44]	; (2e80 <iprintf+0x30>)
    2e54:	b513      	push	{r0, r1, r4, lr}
    2e56:	681c      	ldr	r4, [r3, #0]
    2e58:	2c00      	cmp	r4, #0
    2e5a:	d005      	beq.n	2e68 <iprintf+0x18>
    2e5c:	69a3      	ldr	r3, [r4, #24]
    2e5e:	2b00      	cmp	r3, #0
    2e60:	d102      	bne.n	2e68 <iprintf+0x18>
    2e62:	1c20      	adds	r0, r4, #0
    2e64:	f002 fd92 	bl	598c <__sinit>
    2e68:	ab05      	add	r3, sp, #20
    2e6a:	68a1      	ldr	r1, [r4, #8]
    2e6c:	1c20      	adds	r0, r4, #0
    2e6e:	9a04      	ldr	r2, [sp, #16]
    2e70:	9301      	str	r3, [sp, #4]
    2e72:	f000 fff1 	bl	3e58 <_vfiprintf_r>
    2e76:	bc16      	pop	{r1, r2, r4}
    2e78:	bc08      	pop	{r3}
    2e7a:	b004      	add	sp, #16
    2e7c:	4718      	bx	r3
    2e7e:	46c0      	nop			; (mov r8, r8)
    2e80:	20000168 	.word	0x20000168

00002e84 <setbuf>:
    2e84:	b508      	push	{r3, lr}
    2e86:	424a      	negs	r2, r1
    2e88:	414a      	adcs	r2, r1
    2e8a:	2380      	movs	r3, #128	; 0x80
    2e8c:	0052      	lsls	r2, r2, #1
    2e8e:	00db      	lsls	r3, r3, #3
    2e90:	f000 f802 	bl	2e98 <setvbuf>
    2e94:	bd08      	pop	{r3, pc}
	...

00002e98 <setvbuf>:
    2e98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2e9a:	1c1e      	adds	r6, r3, #0
    2e9c:	4b3c      	ldr	r3, [pc, #240]	; (2f90 <setvbuf+0xf8>)
    2e9e:	1c04      	adds	r4, r0, #0
    2ea0:	681d      	ldr	r5, [r3, #0]
    2ea2:	1c0f      	adds	r7, r1, #0
    2ea4:	9201      	str	r2, [sp, #4]
    2ea6:	2d00      	cmp	r5, #0
    2ea8:	d005      	beq.n	2eb6 <setvbuf+0x1e>
    2eaa:	69aa      	ldr	r2, [r5, #24]
    2eac:	2a00      	cmp	r2, #0
    2eae:	d102      	bne.n	2eb6 <setvbuf+0x1e>
    2eb0:	1c28      	adds	r0, r5, #0
    2eb2:	f002 fd6b 	bl	598c <__sinit>
    2eb6:	4b37      	ldr	r3, [pc, #220]	; (2f94 <setvbuf+0xfc>)
    2eb8:	429c      	cmp	r4, r3
    2eba:	d101      	bne.n	2ec0 <setvbuf+0x28>
    2ebc:	686c      	ldr	r4, [r5, #4]
    2ebe:	e008      	b.n	2ed2 <setvbuf+0x3a>
    2ec0:	4b35      	ldr	r3, [pc, #212]	; (2f98 <setvbuf+0x100>)
    2ec2:	429c      	cmp	r4, r3
    2ec4:	d101      	bne.n	2eca <setvbuf+0x32>
    2ec6:	68ac      	ldr	r4, [r5, #8]
    2ec8:	e003      	b.n	2ed2 <setvbuf+0x3a>
    2eca:	4b34      	ldr	r3, [pc, #208]	; (2f9c <setvbuf+0x104>)
    2ecc:	429c      	cmp	r4, r3
    2ece:	d100      	bne.n	2ed2 <setvbuf+0x3a>
    2ed0:	68ec      	ldr	r4, [r5, #12]
    2ed2:	9b01      	ldr	r3, [sp, #4]
    2ed4:	2b02      	cmp	r3, #2
    2ed6:	d857      	bhi.n	2f88 <setvbuf+0xf0>
    2ed8:	2e00      	cmp	r6, #0
    2eda:	db55      	blt.n	2f88 <setvbuf+0xf0>
    2edc:	1c28      	adds	r0, r5, #0
    2ede:	1c21      	adds	r1, r4, #0
    2ee0:	f002 fcd4 	bl	588c <_fflush_r>
    2ee4:	2300      	movs	r3, #0
    2ee6:	6063      	str	r3, [r4, #4]
    2ee8:	61a3      	str	r3, [r4, #24]
    2eea:	89a3      	ldrh	r3, [r4, #12]
    2eec:	061a      	lsls	r2, r3, #24
    2eee:	d503      	bpl.n	2ef8 <setvbuf+0x60>
    2ef0:	1c28      	adds	r0, r5, #0
    2ef2:	6921      	ldr	r1, [r4, #16]
    2ef4:	f003 fd44 	bl	6980 <_free_r>
    2ef8:	89a3      	ldrh	r3, [r4, #12]
    2efa:	2283      	movs	r2, #131	; 0x83
    2efc:	4393      	bics	r3, r2
    2efe:	81a3      	strh	r3, [r4, #12]
    2f00:	9b01      	ldr	r3, [sp, #4]
    2f02:	2b02      	cmp	r3, #2
    2f04:	d013      	beq.n	2f2e <setvbuf+0x96>
    2f06:	2f00      	cmp	r7, #0
    2f08:	d125      	bne.n	2f56 <setvbuf+0xbe>
    2f0a:	2e00      	cmp	r6, #0
    2f0c:	d101      	bne.n	2f12 <setvbuf+0x7a>
    2f0e:	2680      	movs	r6, #128	; 0x80
    2f10:	00f6      	lsls	r6, r6, #3
    2f12:	1c30      	adds	r0, r6, #0
    2f14:	f003 f912 	bl	613c <malloc>
    2f18:	1e07      	subs	r7, r0, #0
    2f1a:	d118      	bne.n	2f4e <setvbuf+0xb6>
    2f1c:	2080      	movs	r0, #128	; 0x80
    2f1e:	00c0      	lsls	r0, r0, #3
    2f20:	f003 f90c 	bl	613c <malloc>
    2f24:	1e07      	subs	r7, r0, #0
    2f26:	d110      	bne.n	2f4a <setvbuf+0xb2>
    2f28:	2001      	movs	r0, #1
    2f2a:	4240      	negs	r0, r0
    2f2c:	e000      	b.n	2f30 <setvbuf+0x98>
    2f2e:	2000      	movs	r0, #0
    2f30:	89a3      	ldrh	r3, [r4, #12]
    2f32:	2202      	movs	r2, #2
    2f34:	4313      	orrs	r3, r2
    2f36:	81a3      	strh	r3, [r4, #12]
    2f38:	2300      	movs	r3, #0
    2f3a:	60a3      	str	r3, [r4, #8]
    2f3c:	1c23      	adds	r3, r4, #0
    2f3e:	3347      	adds	r3, #71	; 0x47
    2f40:	6023      	str	r3, [r4, #0]
    2f42:	6123      	str	r3, [r4, #16]
    2f44:	2301      	movs	r3, #1
    2f46:	6163      	str	r3, [r4, #20]
    2f48:	e020      	b.n	2f8c <setvbuf+0xf4>
    2f4a:	2680      	movs	r6, #128	; 0x80
    2f4c:	00f6      	lsls	r6, r6, #3
    2f4e:	89a3      	ldrh	r3, [r4, #12]
    2f50:	2280      	movs	r2, #128	; 0x80
    2f52:	4313      	orrs	r3, r2
    2f54:	81a3      	strh	r3, [r4, #12]
    2f56:	9a01      	ldr	r2, [sp, #4]
    2f58:	2a01      	cmp	r2, #1
    2f5a:	d104      	bne.n	2f66 <setvbuf+0xce>
    2f5c:	89a3      	ldrh	r3, [r4, #12]
    2f5e:	4313      	orrs	r3, r2
    2f60:	81a3      	strh	r3, [r4, #12]
    2f62:	4273      	negs	r3, r6
    2f64:	61a3      	str	r3, [r4, #24]
    2f66:	4b0e      	ldr	r3, [pc, #56]	; (2fa0 <setvbuf+0x108>)
    2f68:	2000      	movs	r0, #0
    2f6a:	62ab      	str	r3, [r5, #40]	; 0x28
    2f6c:	89a3      	ldrh	r3, [r4, #12]
    2f6e:	6027      	str	r7, [r4, #0]
    2f70:	6127      	str	r7, [r4, #16]
    2f72:	6166      	str	r6, [r4, #20]
    2f74:	071a      	lsls	r2, r3, #28
    2f76:	d509      	bpl.n	2f8c <setvbuf+0xf4>
    2f78:	2203      	movs	r2, #3
    2f7a:	4013      	ands	r3, r2
    2f7c:	425a      	negs	r2, r3
    2f7e:	4153      	adcs	r3, r2
    2f80:	425b      	negs	r3, r3
    2f82:	401e      	ands	r6, r3
    2f84:	60a6      	str	r6, [r4, #8]
    2f86:	e001      	b.n	2f8c <setvbuf+0xf4>
    2f88:	2001      	movs	r0, #1
    2f8a:	4240      	negs	r0, r0
    2f8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)
    2f90:	20000168 	.word	0x20000168
    2f94:	00009b9c 	.word	0x00009b9c
    2f98:	00009bbc 	.word	0x00009bbc
    2f9c:	00009bdc 	.word	0x00009bdc
    2fa0:	000058e5 	.word	0x000058e5

00002fa4 <strchr>:
    2fa4:	b2c9      	uxtb	r1, r1
    2fa6:	7803      	ldrb	r3, [r0, #0]
    2fa8:	2b00      	cmp	r3, #0
    2faa:	d003      	beq.n	2fb4 <strchr+0x10>
    2fac:	428b      	cmp	r3, r1
    2fae:	d004      	beq.n	2fba <strchr+0x16>
    2fb0:	3001      	adds	r0, #1
    2fb2:	e7f8      	b.n	2fa6 <strchr+0x2>
    2fb4:	2900      	cmp	r1, #0
    2fb6:	d000      	beq.n	2fba <strchr+0x16>
    2fb8:	1c18      	adds	r0, r3, #0
    2fba:	4770      	bx	lr

00002fbc <strcmp>:
    2fbc:	7802      	ldrb	r2, [r0, #0]
    2fbe:	780b      	ldrb	r3, [r1, #0]
    2fc0:	3001      	adds	r0, #1
    2fc2:	3101      	adds	r1, #1
    2fc4:	2a00      	cmp	r2, #0
    2fc6:	d001      	beq.n	2fcc <strcmp+0x10>
    2fc8:	429a      	cmp	r2, r3
    2fca:	d0f7      	beq.n	2fbc <strcmp>
    2fcc:	1ad0      	subs	r0, r2, r3
    2fce:	4770      	bx	lr

00002fd0 <strcpy>:
    2fd0:	1c03      	adds	r3, r0, #0
    2fd2:	780a      	ldrb	r2, [r1, #0]
    2fd4:	3101      	adds	r1, #1
    2fd6:	701a      	strb	r2, [r3, #0]
    2fd8:	3301      	adds	r3, #1
    2fda:	2a00      	cmp	r2, #0
    2fdc:	d1f9      	bne.n	2fd2 <strcpy+0x2>
    2fde:	4770      	bx	lr

00002fe0 <strlen>:
    2fe0:	2300      	movs	r3, #0
    2fe2:	5cc2      	ldrb	r2, [r0, r3]
    2fe4:	3301      	adds	r3, #1
    2fe6:	2a00      	cmp	r2, #0
    2fe8:	d1fb      	bne.n	2fe2 <strlen+0x2>
    2fea:	1e58      	subs	r0, r3, #1
    2fec:	4770      	bx	lr

00002fee <strncpy>:
    2fee:	b530      	push	{r4, r5, lr}
    2ff0:	1c03      	adds	r3, r0, #0
    2ff2:	2a00      	cmp	r2, #0
    2ff4:	d007      	beq.n	3006 <strncpy+0x18>
    2ff6:	780c      	ldrb	r4, [r1, #0]
    2ff8:	3301      	adds	r3, #1
    2ffa:	1e5d      	subs	r5, r3, #1
    2ffc:	3a01      	subs	r2, #1
    2ffe:	702c      	strb	r4, [r5, #0]
    3000:	3101      	adds	r1, #1
    3002:	2c00      	cmp	r4, #0
    3004:	d1f5      	bne.n	2ff2 <strncpy+0x4>
    3006:	189a      	adds	r2, r3, r2
    3008:	4293      	cmp	r3, r2
    300a:	d003      	beq.n	3014 <strncpy+0x26>
    300c:	2100      	movs	r1, #0
    300e:	7019      	strb	r1, [r3, #0]
    3010:	3301      	adds	r3, #1
    3012:	e7f9      	b.n	3008 <strncpy+0x1a>
    3014:	bd30      	pop	{r4, r5, pc}

00003016 <match>:
    3016:	b530      	push	{r4, r5, lr}
    3018:	6802      	ldr	r2, [r0, #0]
    301a:	780c      	ldrb	r4, [r1, #0]
    301c:	3201      	adds	r2, #1
    301e:	2c00      	cmp	r4, #0
    3020:	d00a      	beq.n	3038 <match+0x22>
    3022:	7813      	ldrb	r3, [r2, #0]
    3024:	1c1d      	adds	r5, r3, #0
    3026:	3d41      	subs	r5, #65	; 0x41
    3028:	2d19      	cmp	r5, #25
    302a:	d800      	bhi.n	302e <match+0x18>
    302c:	3320      	adds	r3, #32
    302e:	3101      	adds	r1, #1
    3030:	42a3      	cmp	r3, r4
    3032:	d0f2      	beq.n	301a <match+0x4>
    3034:	2000      	movs	r0, #0
    3036:	e001      	b.n	303c <match+0x26>
    3038:	6002      	str	r2, [r0, #0]
    303a:	2001      	movs	r0, #1
    303c:	bd30      	pop	{r4, r5, pc}
	...

00003040 <sulp>:
    3040:	b570      	push	{r4, r5, r6, lr}
    3042:	1c16      	adds	r6, r2, #0
    3044:	1c0d      	adds	r5, r1, #0
    3046:	f003 fb65 	bl	6714 <__ulp>
    304a:	2e00      	cmp	r6, #0
    304c:	d00b      	beq.n	3066 <sulp+0x26>
    304e:	006b      	lsls	r3, r5, #1
    3050:	0d5b      	lsrs	r3, r3, #21
    3052:	226b      	movs	r2, #107	; 0x6b
    3054:	1ad3      	subs	r3, r2, r3
    3056:	2b00      	cmp	r3, #0
    3058:	dd05      	ble.n	3066 <sulp+0x26>
    305a:	4d03      	ldr	r5, [pc, #12]	; (3068 <sulp+0x28>)
    305c:	051c      	lsls	r4, r3, #20
    305e:	1963      	adds	r3, r4, r5
    3060:	2200      	movs	r2, #0
    3062:	f004 ff01 	bl	7e68 <__aeabi_dmul>
    3066:	bd70      	pop	{r4, r5, r6, pc}
    3068:	3ff00000 	.word	0x3ff00000
    306c:	00000000 	.word	0x00000000

00003070 <_strtod_r>:
    3070:	b5f0      	push	{r4, r5, r6, r7, lr}
    3072:	4fbe      	ldr	r7, [pc, #760]	; (336c <_strtod_r+0x2fc>)
    3074:	4ebc      	ldr	r6, [pc, #752]	; (3368 <_strtod_r+0x2f8>)
    3076:	b0a1      	sub	sp, #132	; 0x84
    3078:	2300      	movs	r3, #0
    307a:	9008      	str	r0, [sp, #32]
    307c:	910a      	str	r1, [sp, #40]	; 0x28
    307e:	9219      	str	r2, [sp, #100]	; 0x64
    3080:	931c      	str	r3, [sp, #112]	; 0x70
    3082:	911b      	str	r1, [sp, #108]	; 0x6c
    3084:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
    3086:	7813      	ldrb	r3, [r2, #0]
    3088:	2b0d      	cmp	r3, #13
    308a:	d805      	bhi.n	3098 <_strtod_r+0x28>
    308c:	2b09      	cmp	r3, #9
    308e:	d215      	bcs.n	30bc <_strtod_r+0x4c>
    3090:	2b00      	cmp	r3, #0
    3092:	d100      	bne.n	3096 <_strtod_r+0x26>
    3094:	e1c1      	b.n	341a <_strtod_r+0x3aa>
    3096:	e014      	b.n	30c2 <_strtod_r+0x52>
    3098:	2b2b      	cmp	r3, #43	; 0x2b
    309a:	d007      	beq.n	30ac <_strtod_r+0x3c>
    309c:	2b2d      	cmp	r3, #45	; 0x2d
    309e:	d002      	beq.n	30a6 <_strtod_r+0x36>
    30a0:	2b20      	cmp	r3, #32
    30a2:	d10e      	bne.n	30c2 <_strtod_r+0x52>
    30a4:	e00a      	b.n	30bc <_strtod_r+0x4c>
    30a6:	2401      	movs	r4, #1
    30a8:	9416      	str	r4, [sp, #88]	; 0x58
    30aa:	e001      	b.n	30b0 <_strtod_r+0x40>
    30ac:	2500      	movs	r5, #0
    30ae:	9516      	str	r5, [sp, #88]	; 0x58
    30b0:	1c53      	adds	r3, r2, #1
    30b2:	931b      	str	r3, [sp, #108]	; 0x6c
    30b4:	7853      	ldrb	r3, [r2, #1]
    30b6:	2b00      	cmp	r3, #0
    30b8:	d105      	bne.n	30c6 <_strtod_r+0x56>
    30ba:	e1ae      	b.n	341a <_strtod_r+0x3aa>
    30bc:	3201      	adds	r2, #1
    30be:	921b      	str	r2, [sp, #108]	; 0x6c
    30c0:	e7e0      	b.n	3084 <_strtod_r+0x14>
    30c2:	2400      	movs	r4, #0
    30c4:	9416      	str	r4, [sp, #88]	; 0x58
    30c6:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    30c8:	2400      	movs	r4, #0
    30ca:	782b      	ldrb	r3, [r5, #0]
    30cc:	940d      	str	r4, [sp, #52]	; 0x34
    30ce:	2b30      	cmp	r3, #48	; 0x30
    30d0:	d15a      	bne.n	3188 <_strtod_r+0x118>
    30d2:	786b      	ldrb	r3, [r5, #1]
    30d4:	2b58      	cmp	r3, #88	; 0x58
    30d6:	d001      	beq.n	30dc <_strtod_r+0x6c>
    30d8:	2b78      	cmp	r3, #120	; 0x78
    30da:	d149      	bne.n	3170 <_strtod_r+0x100>
    30dc:	9c16      	ldr	r4, [sp, #88]	; 0x58
    30de:	ab1c      	add	r3, sp, #112	; 0x70
    30e0:	9300      	str	r3, [sp, #0]
    30e2:	9401      	str	r4, [sp, #4]
    30e4:	9808      	ldr	r0, [sp, #32]
    30e6:	a91b      	add	r1, sp, #108	; 0x6c
    30e8:	4aa1      	ldr	r2, [pc, #644]	; (3370 <_strtod_r+0x300>)
    30ea:	ab1d      	add	r3, sp, #116	; 0x74
    30ec:	f002 fd09 	bl	5b02 <__gethex>
    30f0:	2407      	movs	r4, #7
    30f2:	9007      	str	r0, [sp, #28]
    30f4:	4004      	ands	r4, r0
    30f6:	d101      	bne.n	30fc <_strtod_r+0x8c>
    30f8:	f000 fdb0 	bl	3c5c <_strtod_r+0xbec>
    30fc:	2c06      	cmp	r4, #6
    30fe:	d102      	bne.n	3106 <_strtod_r+0x96>
    3100:	3501      	adds	r5, #1
    3102:	951b      	str	r5, [sp, #108]	; 0x6c
    3104:	e18b      	b.n	341e <_strtod_r+0x3ae>
    3106:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    3108:	2a00      	cmp	r2, #0
    310a:	d007      	beq.n	311c <_strtod_r+0xac>
    310c:	a81e      	add	r0, sp, #120	; 0x78
    310e:	2135      	movs	r1, #53	; 0x35
    3110:	f003 fbf0 	bl	68f4 <__copybits>
    3114:	9808      	ldr	r0, [sp, #32]
    3116:	991c      	ldr	r1, [sp, #112]	; 0x70
    3118:	f003 f85d 	bl	61d6 <_Bfree>
    311c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    311e:	2c06      	cmp	r4, #6
    3120:	d81c      	bhi.n	315c <_strtod_r+0xec>
    3122:	1c20      	adds	r0, r4, #0
    3124:	f003 fdd8 	bl	6cd8 <__gnu_thumb1_case_uqi>
    3128:	14070a04 	.word	0x14070a04
    312c:	0a17      	.short	0x0a17
    312e:	04          	.byte	0x04
    312f:	00          	.byte	0x00
    3130:	2700      	movs	r7, #0
    3132:	1c3e      	adds	r6, r7, #0
    3134:	e012      	b.n	315c <_strtod_r+0xec>
    3136:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    3138:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    313a:	e00f      	b.n	315c <_strtod_r+0xec>
    313c:	488d      	ldr	r0, [pc, #564]	; (3374 <_strtod_r+0x304>)
    313e:	4a8e      	ldr	r2, [pc, #568]	; (3378 <_strtod_r+0x308>)
    3140:	181b      	adds	r3, r3, r0
    3142:	991f      	ldr	r1, [sp, #124]	; 0x7c
    3144:	051b      	lsls	r3, r3, #20
    3146:	400a      	ands	r2, r1
    3148:	1c1f      	adds	r7, r3, #0
    314a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    314c:	4317      	orrs	r7, r2
    314e:	e005      	b.n	315c <_strtod_r+0xec>
    3150:	4f8a      	ldr	r7, [pc, #552]	; (337c <_strtod_r+0x30c>)
    3152:	2600      	movs	r6, #0
    3154:	e002      	b.n	315c <_strtod_r+0xec>
    3156:	2301      	movs	r3, #1
    3158:	4f89      	ldr	r7, [pc, #548]	; (3380 <_strtod_r+0x310>)
    315a:	425e      	negs	r6, r3
    315c:	9c07      	ldr	r4, [sp, #28]
    315e:	0724      	lsls	r4, r4, #28
    3160:	d401      	bmi.n	3166 <_strtod_r+0xf6>
    3162:	f000 fd7b 	bl	3c5c <_strtod_r+0xbec>
    3166:	2380      	movs	r3, #128	; 0x80
    3168:	061b      	lsls	r3, r3, #24
    316a:	431f      	orrs	r7, r3
    316c:	f000 fd76 	bl	3c5c <_strtod_r+0xbec>
    3170:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3172:	1c5a      	adds	r2, r3, #1
    3174:	921b      	str	r2, [sp, #108]	; 0x6c
    3176:	785b      	ldrb	r3, [r3, #1]
    3178:	2b30      	cmp	r3, #48	; 0x30
    317a:	d0f9      	beq.n	3170 <_strtod_r+0x100>
    317c:	2b00      	cmp	r3, #0
    317e:	d101      	bne.n	3184 <_strtod_r+0x114>
    3180:	f000 fd6c 	bl	3c5c <_strtod_r+0xbec>
    3184:	2501      	movs	r5, #1
    3186:	950d      	str	r5, [sp, #52]	; 0x34
    3188:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    318a:	2500      	movs	r5, #0
    318c:	9410      	str	r4, [sp, #64]	; 0x40
    318e:	950b      	str	r5, [sp, #44]	; 0x2c
    3190:	950e      	str	r5, [sp, #56]	; 0x38
    3192:	9509      	str	r5, [sp, #36]	; 0x24
    3194:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    3196:	7825      	ldrb	r5, [r4, #0]
    3198:	1c2b      	adds	r3, r5, #0
    319a:	3b30      	subs	r3, #48	; 0x30
    319c:	b2da      	uxtb	r2, r3
    319e:	2a09      	cmp	r2, #9
    31a0:	d812      	bhi.n	31c8 <_strtod_r+0x158>
    31a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
    31a4:	220a      	movs	r2, #10
    31a6:	2d08      	cmp	r5, #8
    31a8:	dc04      	bgt.n	31b4 <_strtod_r+0x144>
    31aa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    31ac:	436a      	muls	r2, r5
    31ae:	189b      	adds	r3, r3, r2
    31b0:	930e      	str	r3, [sp, #56]	; 0x38
    31b2:	e003      	b.n	31bc <_strtod_r+0x14c>
    31b4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    31b6:	436a      	muls	r2, r5
    31b8:	189b      	adds	r3, r3, r2
    31ba:	930b      	str	r3, [sp, #44]	; 0x2c
    31bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    31be:	3401      	adds	r4, #1
    31c0:	3501      	adds	r5, #1
    31c2:	9509      	str	r5, [sp, #36]	; 0x24
    31c4:	941b      	str	r4, [sp, #108]	; 0x6c
    31c6:	e7e5      	b.n	3194 <_strtod_r+0x124>
    31c8:	9808      	ldr	r0, [sp, #32]
    31ca:	f002 ff63 	bl	6094 <_localeconv_r>
    31ce:	6800      	ldr	r0, [r0, #0]
    31d0:	9007      	str	r0, [sp, #28]
    31d2:	9808      	ldr	r0, [sp, #32]
    31d4:	f002 ff5e 	bl	6094 <_localeconv_r>
    31d8:	6800      	ldr	r0, [r0, #0]
    31da:	f7ff ff01 	bl	2fe0 <strlen>
    31de:	9907      	ldr	r1, [sp, #28]
    31e0:	1c02      	adds	r2, r0, #0
    31e2:	1c20      	adds	r0, r4, #0
    31e4:	f003 fcf0 	bl	6bc8 <strncmp>
    31e8:	1e04      	subs	r4, r0, #0
    31ea:	d006      	beq.n	31fa <_strtod_r+0x18a>
    31ec:	9c09      	ldr	r4, [sp, #36]	; 0x24
    31ee:	2000      	movs	r0, #0
    31f0:	1c2b      	adds	r3, r5, #0
    31f2:	9407      	str	r4, [sp, #28]
    31f4:	4684      	mov	ip, r0
    31f6:	900c      	str	r0, [sp, #48]	; 0x30
    31f8:	e063      	b.n	32c2 <_strtod_r+0x252>
    31fa:	9808      	ldr	r0, [sp, #32]
    31fc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    31fe:	f002 ff49 	bl	6094 <_localeconv_r>
    3202:	6800      	ldr	r0, [r0, #0]
    3204:	f7ff feec 	bl	2fe0 <strlen>
    3208:	182d      	adds	r5, r5, r0
    320a:	951b      	str	r5, [sp, #108]	; 0x6c
    320c:	782b      	ldrb	r3, [r5, #0]
    320e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    3210:	1e28      	subs	r0, r5, #0
    3212:	d148      	bne.n	32a6 <_strtod_r+0x236>
    3214:	2b30      	cmp	r3, #48	; 0x30
    3216:	d105      	bne.n	3224 <_strtod_r+0x1b4>
    3218:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    321a:	3001      	adds	r0, #1
    321c:	1c5a      	adds	r2, r3, #1
    321e:	921b      	str	r2, [sp, #108]	; 0x6c
    3220:	785b      	ldrb	r3, [r3, #1]
    3222:	e7f7      	b.n	3214 <_strtod_r+0x1a4>
    3224:	1c1a      	adds	r2, r3, #0
    3226:	3a31      	subs	r2, #49	; 0x31
    3228:	2a08      	cmp	r2, #8
    322a:	d845      	bhi.n	32b8 <_strtod_r+0x248>
    322c:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
    322e:	4684      	mov	ip, r0
    3230:	2000      	movs	r0, #0
    3232:	9410      	str	r4, [sp, #64]	; 0x40
    3234:	9007      	str	r0, [sp, #28]
    3236:	3b30      	subs	r3, #48	; 0x30
    3238:	1c42      	adds	r2, r0, #1
    323a:	2b00      	cmp	r3, #0
    323c:	d02d      	beq.n	329a <_strtod_r+0x22a>
    323e:	9907      	ldr	r1, [sp, #28]
    3240:	4494      	add	ip, r2
    3242:	9d07      	ldr	r5, [sp, #28]
    3244:	3101      	adds	r1, #1
    3246:	1b4c      	subs	r4, r1, r5
    3248:	4294      	cmp	r4, r2
    324a:	da0e      	bge.n	326a <_strtod_r+0x1fa>
    324c:	1e4c      	subs	r4, r1, #1
    324e:	2c08      	cmp	r4, #8
    3250:	dc04      	bgt.n	325c <_strtod_r+0x1ec>
    3252:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    3254:	240a      	movs	r4, #10
    3256:	4365      	muls	r5, r4
    3258:	950e      	str	r5, [sp, #56]	; 0x38
    325a:	e7f2      	b.n	3242 <_strtod_r+0x1d2>
    325c:	2910      	cmp	r1, #16
    325e:	dcf0      	bgt.n	3242 <_strtod_r+0x1d2>
    3260:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3262:	240a      	movs	r4, #10
    3264:	4365      	muls	r5, r4
    3266:	950b      	str	r5, [sp, #44]	; 0x2c
    3268:	e7eb      	b.n	3242 <_strtod_r+0x1d2>
    326a:	43c2      	mvns	r2, r0
    326c:	17d2      	asrs	r2, r2, #31
    326e:	4010      	ands	r0, r2
    3270:	1828      	adds	r0, r5, r0
    3272:	1c44      	adds	r4, r0, #1
    3274:	9407      	str	r4, [sp, #28]
    3276:	2808      	cmp	r0, #8
    3278:	dc06      	bgt.n	3288 <_strtod_r+0x218>
    327a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    327c:	220a      	movs	r2, #10
    327e:	436a      	muls	r2, r5
    3280:	18d2      	adds	r2, r2, r3
    3282:	920e      	str	r2, [sp, #56]	; 0x38
    3284:	2200      	movs	r2, #0
    3286:	e008      	b.n	329a <_strtod_r+0x22a>
    3288:	9c07      	ldr	r4, [sp, #28]
    328a:	2200      	movs	r2, #0
    328c:	2c10      	cmp	r4, #16
    328e:	dc04      	bgt.n	329a <_strtod_r+0x22a>
    3290:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3292:	210a      	movs	r1, #10
    3294:	4369      	muls	r1, r5
    3296:	18c9      	adds	r1, r1, r3
    3298:	910b      	str	r1, [sp, #44]	; 0x2c
    329a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    329c:	1c10      	adds	r0, r2, #0
    329e:	1c59      	adds	r1, r3, #1
    32a0:	911b      	str	r1, [sp, #108]	; 0x6c
    32a2:	785b      	ldrb	r3, [r3, #1]
    32a4:	e003      	b.n	32ae <_strtod_r+0x23e>
    32a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    32a8:	1c20      	adds	r0, r4, #0
    32aa:	9507      	str	r5, [sp, #28]
    32ac:	46a4      	mov	ip, r4
    32ae:	1c1a      	adds	r2, r3, #0
    32b0:	3a30      	subs	r2, #48	; 0x30
    32b2:	2a09      	cmp	r2, #9
    32b4:	d9bf      	bls.n	3236 <_strtod_r+0x1c6>
    32b6:	e002      	b.n	32be <_strtod_r+0x24e>
    32b8:	2400      	movs	r4, #0
    32ba:	9407      	str	r4, [sp, #28]
    32bc:	46a4      	mov	ip, r4
    32be:	2101      	movs	r1, #1
    32c0:	910c      	str	r1, [sp, #48]	; 0x30
    32c2:	2220      	movs	r2, #32
    32c4:	1c19      	adds	r1, r3, #0
    32c6:	4391      	bics	r1, r2
    32c8:	2200      	movs	r2, #0
    32ca:	2945      	cmp	r1, #69	; 0x45
    32cc:	d15f      	bne.n	338e <_strtod_r+0x31e>
    32ce:	9b07      	ldr	r3, [sp, #28]
    32d0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    32d2:	4303      	orrs	r3, r0
    32d4:	4323      	orrs	r3, r4
    32d6:	4293      	cmp	r3, r2
    32d8:	d100      	bne.n	32dc <_strtod_r+0x26c>
    32da:	e09e      	b.n	341a <_strtod_r+0x3aa>
    32dc:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
    32de:	1c2b      	adds	r3, r5, #0
    32e0:	3301      	adds	r3, #1
    32e2:	931b      	str	r3, [sp, #108]	; 0x6c
    32e4:	786b      	ldrb	r3, [r5, #1]
    32e6:	950a      	str	r5, [sp, #40]	; 0x28
    32e8:	2b2b      	cmp	r3, #43	; 0x2b
    32ea:	d003      	beq.n	32f4 <_strtod_r+0x284>
    32ec:	2b2d      	cmp	r3, #45	; 0x2d
    32ee:	d003      	beq.n	32f8 <_strtod_r+0x288>
    32f0:	9211      	str	r2, [sp, #68]	; 0x44
    32f2:	e008      	b.n	3306 <_strtod_r+0x296>
    32f4:	9211      	str	r2, [sp, #68]	; 0x44
    32f6:	e001      	b.n	32fc <_strtod_r+0x28c>
    32f8:	2101      	movs	r1, #1
    32fa:	9111      	str	r1, [sp, #68]	; 0x44
    32fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    32fe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    3300:	3302      	adds	r3, #2
    3302:	931b      	str	r3, [sp, #108]	; 0x6c
    3304:	78a3      	ldrb	r3, [r4, #2]
    3306:	1c1a      	adds	r2, r3, #0
    3308:	3a30      	subs	r2, #48	; 0x30
    330a:	2a09      	cmp	r2, #9
    330c:	d83c      	bhi.n	3388 <_strtod_r+0x318>
    330e:	2b30      	cmp	r3, #48	; 0x30
    3310:	d104      	bne.n	331c <_strtod_r+0x2ac>
    3312:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    3314:	1c5a      	adds	r2, r3, #1
    3316:	921b      	str	r2, [sp, #108]	; 0x6c
    3318:	785b      	ldrb	r3, [r3, #1]
    331a:	e7f8      	b.n	330e <_strtod_r+0x29e>
    331c:	1c1c      	adds	r4, r3, #0
    331e:	3c31      	subs	r4, #49	; 0x31
    3320:	2200      	movs	r2, #0
    3322:	2c08      	cmp	r4, #8
    3324:	d833      	bhi.n	338e <_strtod_r+0x31e>
    3326:	1c1d      	adds	r5, r3, #0
    3328:	991b      	ldr	r1, [sp, #108]	; 0x6c
    332a:	3d30      	subs	r5, #48	; 0x30
    332c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    332e:	1c5a      	adds	r2, r3, #1
    3330:	921b      	str	r2, [sp, #108]	; 0x6c
    3332:	785b      	ldrb	r3, [r3, #1]
    3334:	1c1c      	adds	r4, r3, #0
    3336:	3c30      	subs	r4, #48	; 0x30
    3338:	2c09      	cmp	r4, #9
    333a:	d804      	bhi.n	3346 <_strtod_r+0x2d6>
    333c:	220a      	movs	r2, #10
    333e:	4355      	muls	r5, r2
    3340:	18ed      	adds	r5, r5, r3
    3342:	3d30      	subs	r5, #48	; 0x30
    3344:	e7f2      	b.n	332c <_strtod_r+0x2bc>
    3346:	1a52      	subs	r2, r2, r1
    3348:	920f      	str	r2, [sp, #60]	; 0x3c
    334a:	4c0e      	ldr	r4, [pc, #56]	; (3384 <_strtod_r+0x314>)
    334c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    334e:	1c22      	adds	r2, r4, #0
    3350:	2908      	cmp	r1, #8
    3352:	dc03      	bgt.n	335c <_strtod_r+0x2ec>
    3354:	1e2a      	subs	r2, r5, #0
    3356:	42a2      	cmp	r2, r4
    3358:	dd00      	ble.n	335c <_strtod_r+0x2ec>
    335a:	1c22      	adds	r2, r4, #0
    335c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    335e:	2c00      	cmp	r4, #0
    3360:	d015      	beq.n	338e <_strtod_r+0x31e>
    3362:	4252      	negs	r2, r2
    3364:	e013      	b.n	338e <_strtod_r+0x31e>
    3366:	46c0      	nop			; (mov r8, r8)
	...
    3370:	00009a20 	.word	0x00009a20
    3374:	00000433 	.word	0x00000433
    3378:	ffefffff 	.word	0xffefffff
    337c:	7ff00000 	.word	0x7ff00000
    3380:	7fffffff 	.word	0x7fffffff
    3384:	00004e1f 	.word	0x00004e1f
    3388:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    338a:	2200      	movs	r2, #0
    338c:	951b      	str	r5, [sp, #108]	; 0x6c
    338e:	9c07      	ldr	r4, [sp, #28]
    3390:	2c00      	cmp	r4, #0
    3392:	d148      	bne.n	3426 <_strtod_r+0x3b6>
    3394:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    3396:	4328      	orrs	r0, r5
    3398:	d001      	beq.n	339e <_strtod_r+0x32e>
    339a:	f000 fc5f 	bl	3c5c <_strtod_r+0xbec>
    339e:	980c      	ldr	r0, [sp, #48]	; 0x30
    33a0:	2800      	cmp	r0, #0
    33a2:	d13a      	bne.n	341a <_strtod_r+0x3aa>
    33a4:	2b4e      	cmp	r3, #78	; 0x4e
    33a6:	d01c      	beq.n	33e2 <_strtod_r+0x372>
    33a8:	dc02      	bgt.n	33b0 <_strtod_r+0x340>
    33aa:	2b49      	cmp	r3, #73	; 0x49
    33ac:	d005      	beq.n	33ba <_strtod_r+0x34a>
    33ae:	e034      	b.n	341a <_strtod_r+0x3aa>
    33b0:	2b69      	cmp	r3, #105	; 0x69
    33b2:	d002      	beq.n	33ba <_strtod_r+0x34a>
    33b4:	2b6e      	cmp	r3, #110	; 0x6e
    33b6:	d014      	beq.n	33e2 <_strtod_r+0x372>
    33b8:	e02f      	b.n	341a <_strtod_r+0x3aa>
    33ba:	a81b      	add	r0, sp, #108	; 0x6c
    33bc:	49a8      	ldr	r1, [pc, #672]	; (3660 <_strtod_r+0x5f0>)
    33be:	f7ff fe2a 	bl	3016 <match>
    33c2:	2800      	cmp	r0, #0
    33c4:	d029      	beq.n	341a <_strtod_r+0x3aa>
    33c6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    33c8:	a81b      	add	r0, sp, #108	; 0x6c
    33ca:	3b01      	subs	r3, #1
    33cc:	49a5      	ldr	r1, [pc, #660]	; (3664 <_strtod_r+0x5f4>)
    33ce:	931b      	str	r3, [sp, #108]	; 0x6c
    33d0:	f7ff fe21 	bl	3016 <match>
    33d4:	2800      	cmp	r0, #0
    33d6:	d102      	bne.n	33de <_strtod_r+0x36e>
    33d8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    33da:	3301      	adds	r3, #1
    33dc:	931b      	str	r3, [sp, #108]	; 0x6c
    33de:	4fa2      	ldr	r7, [pc, #648]	; (3668 <_strtod_r+0x5f8>)
    33e0:	e018      	b.n	3414 <_strtod_r+0x3a4>
    33e2:	a81b      	add	r0, sp, #108	; 0x6c
    33e4:	49a1      	ldr	r1, [pc, #644]	; (366c <_strtod_r+0x5fc>)
    33e6:	f7ff fe16 	bl	3016 <match>
    33ea:	2800      	cmp	r0, #0
    33ec:	d015      	beq.n	341a <_strtod_r+0x3aa>
    33ee:	991b      	ldr	r1, [sp, #108]	; 0x6c
    33f0:	780b      	ldrb	r3, [r1, #0]
    33f2:	2b28      	cmp	r3, #40	; 0x28
    33f4:	d10d      	bne.n	3412 <_strtod_r+0x3a2>
    33f6:	a81b      	add	r0, sp, #108	; 0x6c
    33f8:	499d      	ldr	r1, [pc, #628]	; (3670 <_strtod_r+0x600>)
    33fa:	aa1e      	add	r2, sp, #120	; 0x78
    33fc:	f002 fdb1 	bl	5f62 <__hexnan>
    3400:	2805      	cmp	r0, #5
    3402:	d106      	bne.n	3412 <_strtod_r+0x3a2>
    3404:	4a98      	ldr	r2, [pc, #608]	; (3668 <_strtod_r+0x5f8>)
    3406:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    3408:	1c17      	adds	r7, r2, #0
    340a:	431f      	orrs	r7, r3
    340c:	9e1e      	ldr	r6, [sp, #120]	; 0x78
    340e:	f000 fc25 	bl	3c5c <_strtod_r+0xbec>
    3412:	4f98      	ldr	r7, [pc, #608]	; (3674 <_strtod_r+0x604>)
    3414:	2600      	movs	r6, #0
    3416:	f000 fc21 	bl	3c5c <_strtod_r+0xbec>
    341a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    341c:	941b      	str	r4, [sp, #108]	; 0x6c
    341e:	2500      	movs	r5, #0
    3420:	9516      	str	r5, [sp, #88]	; 0x58
    3422:	f000 fc1b 	bl	3c5c <_strtod_r+0xbec>
    3426:	4664      	mov	r4, ip
    3428:	9d09      	ldr	r5, [sp, #36]	; 0x24
    342a:	1b14      	subs	r4, r2, r4
    342c:	940a      	str	r4, [sp, #40]	; 0x28
    342e:	2d00      	cmp	r5, #0
    3430:	d101      	bne.n	3436 <_strtod_r+0x3c6>
    3432:	9c07      	ldr	r4, [sp, #28]
    3434:	9409      	str	r4, [sp, #36]	; 0x24
    3436:	9c07      	ldr	r4, [sp, #28]
    3438:	2c10      	cmp	r4, #16
    343a:	dd00      	ble.n	343e <_strtod_r+0x3ce>
    343c:	2410      	movs	r4, #16
    343e:	980e      	ldr	r0, [sp, #56]	; 0x38
    3440:	f005 fb48 	bl	8ad4 <__aeabi_ui2d>
    3444:	1c06      	adds	r6, r0, #0
    3446:	1c0f      	adds	r7, r1, #0
    3448:	2c09      	cmp	r4, #9
    344a:	dd15      	ble.n	3478 <_strtod_r+0x408>
    344c:	1c23      	adds	r3, r4, #0
    344e:	4a8a      	ldr	r2, [pc, #552]	; (3678 <_strtod_r+0x608>)
    3450:	3b09      	subs	r3, #9
    3452:	00db      	lsls	r3, r3, #3
    3454:	18d3      	adds	r3, r2, r3
    3456:	681a      	ldr	r2, [r3, #0]
    3458:	685b      	ldr	r3, [r3, #4]
    345a:	f004 fd05 	bl	7e68 <__aeabi_dmul>
    345e:	1c06      	adds	r6, r0, #0
    3460:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3462:	1c0f      	adds	r7, r1, #0
    3464:	f005 fb36 	bl	8ad4 <__aeabi_ui2d>
    3468:	1c02      	adds	r2, r0, #0
    346a:	1c0b      	adds	r3, r1, #0
    346c:	1c30      	adds	r0, r6, #0
    346e:	1c39      	adds	r1, r7, #0
    3470:	f003 fd6e 	bl	6f50 <__aeabi_dadd>
    3474:	1c06      	adds	r6, r0, #0
    3476:	1c0f      	adds	r7, r1, #0
    3478:	9d07      	ldr	r5, [sp, #28]
    347a:	2d0f      	cmp	r5, #15
    347c:	dc3a      	bgt.n	34f4 <_strtod_r+0x484>
    347e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    3480:	2d00      	cmp	r5, #0
    3482:	d101      	bne.n	3488 <_strtod_r+0x418>
    3484:	f000 fbea 	bl	3c5c <_strtod_r+0xbec>
    3488:	dd26      	ble.n	34d8 <_strtod_r+0x468>
    348a:	2d16      	cmp	r5, #22
    348c:	dc07      	bgt.n	349e <_strtod_r+0x42e>
    348e:	4b7a      	ldr	r3, [pc, #488]	; (3678 <_strtod_r+0x608>)
    3490:	00ea      	lsls	r2, r5, #3
    3492:	189a      	adds	r2, r3, r2
    3494:	6810      	ldr	r0, [r2, #0]
    3496:	6851      	ldr	r1, [r2, #4]
    3498:	1c3b      	adds	r3, r7, #0
    349a:	1c32      	adds	r2, r6, #0
    349c:	e017      	b.n	34ce <_strtod_r+0x45e>
    349e:	9d07      	ldr	r5, [sp, #28]
    34a0:	2325      	movs	r3, #37	; 0x25
    34a2:	1b5b      	subs	r3, r3, r5
    34a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    34a6:	429d      	cmp	r5, r3
    34a8:	dc24      	bgt.n	34f4 <_strtod_r+0x484>
    34aa:	9c07      	ldr	r4, [sp, #28]
    34ac:	220f      	movs	r2, #15
    34ae:	1b15      	subs	r5, r2, r4
    34b0:	4c71      	ldr	r4, [pc, #452]	; (3678 <_strtod_r+0x608>)
    34b2:	00eb      	lsls	r3, r5, #3
    34b4:	18e3      	adds	r3, r4, r3
    34b6:	6818      	ldr	r0, [r3, #0]
    34b8:	6859      	ldr	r1, [r3, #4]
    34ba:	1c32      	adds	r2, r6, #0
    34bc:	1c3b      	adds	r3, r7, #0
    34be:	f004 fcd3 	bl	7e68 <__aeabi_dmul>
    34c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    34c4:	1b57      	subs	r7, r2, r5
    34c6:	00ff      	lsls	r7, r7, #3
    34c8:	19e4      	adds	r4, r4, r7
    34ca:	6822      	ldr	r2, [r4, #0]
    34cc:	6863      	ldr	r3, [r4, #4]
    34ce:	f004 fccb 	bl	7e68 <__aeabi_dmul>
    34d2:	1c06      	adds	r6, r0, #0
    34d4:	1c0f      	adds	r7, r1, #0
    34d6:	e3c1      	b.n	3c5c <_strtod_r+0xbec>
    34d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    34da:	3516      	adds	r5, #22
    34dc:	db0a      	blt.n	34f4 <_strtod_r+0x484>
    34de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    34e0:	4b65      	ldr	r3, [pc, #404]	; (3678 <_strtod_r+0x608>)
    34e2:	00e2      	lsls	r2, r4, #3
    34e4:	1a9a      	subs	r2, r3, r2
    34e6:	1c30      	adds	r0, r6, #0
    34e8:	1c39      	adds	r1, r7, #0
    34ea:	6853      	ldr	r3, [r2, #4]
    34ec:	6812      	ldr	r2, [r2, #0]
    34ee:	f004 f851 	bl	7594 <__aeabi_ddiv>
    34f2:	e7ee      	b.n	34d2 <_strtod_r+0x462>
    34f4:	9d07      	ldr	r5, [sp, #28]
    34f6:	1b2c      	subs	r4, r5, r4
    34f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    34fa:	192c      	adds	r4, r5, r4
    34fc:	2c00      	cmp	r4, #0
    34fe:	dd56      	ble.n	35ae <_strtod_r+0x53e>
    3500:	230f      	movs	r3, #15
    3502:	4023      	ands	r3, r4
    3504:	d00a      	beq.n	351c <_strtod_r+0x4ac>
    3506:	4a5c      	ldr	r2, [pc, #368]	; (3678 <_strtod_r+0x608>)
    3508:	00db      	lsls	r3, r3, #3
    350a:	18d3      	adds	r3, r2, r3
    350c:	6818      	ldr	r0, [r3, #0]
    350e:	6859      	ldr	r1, [r3, #4]
    3510:	1c32      	adds	r2, r6, #0
    3512:	1c3b      	adds	r3, r7, #0
    3514:	f004 fca8 	bl	7e68 <__aeabi_dmul>
    3518:	1c06      	adds	r6, r0, #0
    351a:	1c0f      	adds	r7, r1, #0
    351c:	230f      	movs	r3, #15
    351e:	439c      	bics	r4, r3
    3520:	d100      	bne.n	3524 <_strtod_r+0x4b4>
    3522:	e0b7      	b.n	3694 <_strtod_r+0x624>
    3524:	239a      	movs	r3, #154	; 0x9a
    3526:	005b      	lsls	r3, r3, #1
    3528:	429c      	cmp	r4, r3
    352a:	dd0e      	ble.n	354a <_strtod_r+0x4da>
    352c:	2400      	movs	r4, #0
    352e:	9407      	str	r4, [sp, #28]
    3530:	9409      	str	r4, [sp, #36]	; 0x24
    3532:	9410      	str	r4, [sp, #64]	; 0x40
    3534:	940e      	str	r4, [sp, #56]	; 0x38
    3536:	9d08      	ldr	r5, [sp, #32]
    3538:	9c10      	ldr	r4, [sp, #64]	; 0x40
    353a:	2322      	movs	r3, #34	; 0x22
    353c:	2600      	movs	r6, #0
    353e:	602b      	str	r3, [r5, #0]
    3540:	4f49      	ldr	r7, [pc, #292]	; (3668 <_strtod_r+0x5f8>)
    3542:	42b4      	cmp	r4, r6
    3544:	d000      	beq.n	3548 <_strtod_r+0x4d8>
    3546:	e375      	b.n	3c34 <_strtod_r+0xbc4>
    3548:	e388      	b.n	3c5c <_strtod_r+0xbec>
    354a:	1124      	asrs	r4, r4, #4
    354c:	1c30      	adds	r0, r6, #0
    354e:	1c39      	adds	r1, r7, #0
    3550:	2500      	movs	r5, #0
    3552:	2c01      	cmp	r4, #1
    3554:	dd0b      	ble.n	356e <_strtod_r+0x4fe>
    3556:	07e2      	lsls	r2, r4, #31
    3558:	d506      	bpl.n	3568 <_strtod_r+0x4f8>
    355a:	4b48      	ldr	r3, [pc, #288]	; (367c <_strtod_r+0x60c>)
    355c:	00ea      	lsls	r2, r5, #3
    355e:	18d3      	adds	r3, r2, r3
    3560:	681a      	ldr	r2, [r3, #0]
    3562:	685b      	ldr	r3, [r3, #4]
    3564:	f004 fc80 	bl	7e68 <__aeabi_dmul>
    3568:	3501      	adds	r5, #1
    356a:	1064      	asrs	r4, r4, #1
    356c:	e7f1      	b.n	3552 <_strtod_r+0x4e2>
    356e:	4b44      	ldr	r3, [pc, #272]	; (3680 <_strtod_r+0x610>)
    3570:	00ed      	lsls	r5, r5, #3
    3572:	18cf      	adds	r7, r1, r3
    3574:	4b41      	ldr	r3, [pc, #260]	; (367c <_strtod_r+0x60c>)
    3576:	1c06      	adds	r6, r0, #0
    3578:	195d      	adds	r5, r3, r5
    357a:	1c32      	adds	r2, r6, #0
    357c:	1c3b      	adds	r3, r7, #0
    357e:	6828      	ldr	r0, [r5, #0]
    3580:	6869      	ldr	r1, [r5, #4]
    3582:	f004 fc71 	bl	7e68 <__aeabi_dmul>
    3586:	4b38      	ldr	r3, [pc, #224]	; (3668 <_strtod_r+0x5f8>)
    3588:	1c0f      	adds	r7, r1, #0
    358a:	400b      	ands	r3, r1
    358c:	493d      	ldr	r1, [pc, #244]	; (3684 <_strtod_r+0x614>)
    358e:	1c06      	adds	r6, r0, #0
    3590:	428b      	cmp	r3, r1
    3592:	d8cb      	bhi.n	352c <_strtod_r+0x4bc>
    3594:	493c      	ldr	r1, [pc, #240]	; (3688 <_strtod_r+0x618>)
    3596:	428b      	cmp	r3, r1
    3598:	d903      	bls.n	35a2 <_strtod_r+0x532>
    359a:	2301      	movs	r3, #1
    359c:	4f3b      	ldr	r7, [pc, #236]	; (368c <_strtod_r+0x61c>)
    359e:	425e      	negs	r6, r3
    35a0:	e002      	b.n	35a8 <_strtod_r+0x538>
    35a2:	25d4      	movs	r5, #212	; 0xd4
    35a4:	04ad      	lsls	r5, r5, #18
    35a6:	197f      	adds	r7, r7, r5
    35a8:	2400      	movs	r4, #0
    35aa:	940b      	str	r4, [sp, #44]	; 0x2c
    35ac:	e074      	b.n	3698 <_strtod_r+0x628>
    35ae:	2c00      	cmp	r4, #0
    35b0:	d070      	beq.n	3694 <_strtod_r+0x624>
    35b2:	4264      	negs	r4, r4
    35b4:	230f      	movs	r3, #15
    35b6:	4023      	ands	r3, r4
    35b8:	d00a      	beq.n	35d0 <_strtod_r+0x560>
    35ba:	4a2f      	ldr	r2, [pc, #188]	; (3678 <_strtod_r+0x608>)
    35bc:	00db      	lsls	r3, r3, #3
    35be:	18d3      	adds	r3, r2, r3
    35c0:	1c30      	adds	r0, r6, #0
    35c2:	1c39      	adds	r1, r7, #0
    35c4:	681a      	ldr	r2, [r3, #0]
    35c6:	685b      	ldr	r3, [r3, #4]
    35c8:	f003 ffe4 	bl	7594 <__aeabi_ddiv>
    35cc:	1c06      	adds	r6, r0, #0
    35ce:	1c0f      	adds	r7, r1, #0
    35d0:	1124      	asrs	r4, r4, #4
    35d2:	d05f      	beq.n	3694 <_strtod_r+0x624>
    35d4:	2c1f      	cmp	r4, #31
    35d6:	dd05      	ble.n	35e4 <_strtod_r+0x574>
    35d8:	2500      	movs	r5, #0
    35da:	9507      	str	r5, [sp, #28]
    35dc:	9509      	str	r5, [sp, #36]	; 0x24
    35de:	9510      	str	r5, [sp, #64]	; 0x40
    35e0:	950e      	str	r5, [sp, #56]	; 0x38
    35e2:	e121      	b.n	3828 <_strtod_r+0x7b8>
    35e4:	06e3      	lsls	r3, r4, #27
    35e6:	256a      	movs	r5, #106	; 0x6a
    35e8:	17db      	asrs	r3, r3, #31
    35ea:	401d      	ands	r5, r3
    35ec:	950b      	str	r5, [sp, #44]	; 0x2c
    35ee:	4d28      	ldr	r5, [pc, #160]	; (3690 <_strtod_r+0x620>)
    35f0:	1c30      	adds	r0, r6, #0
    35f2:	1c39      	adds	r1, r7, #0
    35f4:	2c00      	cmp	r4, #0
    35f6:	dd08      	ble.n	360a <_strtod_r+0x59a>
    35f8:	07e2      	lsls	r2, r4, #31
    35fa:	d503      	bpl.n	3604 <_strtod_r+0x594>
    35fc:	682a      	ldr	r2, [r5, #0]
    35fe:	686b      	ldr	r3, [r5, #4]
    3600:	f004 fc32 	bl	7e68 <__aeabi_dmul>
    3604:	1064      	asrs	r4, r4, #1
    3606:	3508      	adds	r5, #8
    3608:	e7f4      	b.n	35f4 <_strtod_r+0x584>
    360a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    360c:	1c06      	adds	r6, r0, #0
    360e:	1c0f      	adds	r7, r1, #0
    3610:	2c00      	cmp	r4, #0
    3612:	d017      	beq.n	3644 <_strtod_r+0x5d4>
    3614:	004b      	lsls	r3, r1, #1
    3616:	0d5b      	lsrs	r3, r3, #21
    3618:	216b      	movs	r1, #107	; 0x6b
    361a:	1acb      	subs	r3, r1, r3
    361c:	2b00      	cmp	r3, #0
    361e:	dd11      	ble.n	3644 <_strtod_r+0x5d4>
    3620:	2b1f      	cmp	r3, #31
    3622:	dd0b      	ble.n	363c <_strtod_r+0x5cc>
    3624:	2600      	movs	r6, #0
    3626:	2b34      	cmp	r3, #52	; 0x34
    3628:	dd02      	ble.n	3630 <_strtod_r+0x5c0>
    362a:	23dc      	movs	r3, #220	; 0xdc
    362c:	049f      	lsls	r7, r3, #18
    362e:	e009      	b.n	3644 <_strtod_r+0x5d4>
    3630:	2101      	movs	r1, #1
    3632:	3b20      	subs	r3, #32
    3634:	4249      	negs	r1, r1
    3636:	4099      	lsls	r1, r3
    3638:	400f      	ands	r7, r1
    363a:	e003      	b.n	3644 <_strtod_r+0x5d4>
    363c:	2201      	movs	r2, #1
    363e:	4252      	negs	r2, r2
    3640:	409a      	lsls	r2, r3
    3642:	4016      	ands	r6, r2
    3644:	1c30      	adds	r0, r6, #0
    3646:	1c39      	adds	r1, r7, #0
    3648:	4b04      	ldr	r3, [pc, #16]	; (365c <_strtod_r+0x5ec>)
    364a:	4a03      	ldr	r2, [pc, #12]	; (3658 <_strtod_r+0x5e8>)
    364c:	f003 fc0e 	bl	6e6c <__aeabi_dcmpeq>
    3650:	2800      	cmp	r0, #0
    3652:	d1c1      	bne.n	35d8 <_strtod_r+0x568>
    3654:	e020      	b.n	3698 <_strtod_r+0x628>
    3656:	46c0      	nop			; (mov r8, r8)
	...
    3660:	00009a5e 	.word	0x00009a5e
    3664:	00009b91 	.word	0x00009b91
    3668:	7ff00000 	.word	0x7ff00000
    366c:	00009a66 	.word	0x00009a66
    3670:	00009a34 	.word	0x00009a34
    3674:	fff80000 	.word	0xfff80000
    3678:	00009c08 	.word	0x00009c08
    367c:	00009cd0 	.word	0x00009cd0
    3680:	fcb00000 	.word	0xfcb00000
    3684:	7ca00000 	.word	0x7ca00000
    3688:	7c900000 	.word	0x7c900000
    368c:	7fefffff 	.word	0x7fefffff
    3690:	000099f8 	.word	0x000099f8
    3694:	2500      	movs	r5, #0
    3696:	950b      	str	r5, [sp, #44]	; 0x2c
    3698:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    369a:	9808      	ldr	r0, [sp, #32]
    369c:	9400      	str	r4, [sp, #0]
    369e:	9910      	ldr	r1, [sp, #64]	; 0x40
    36a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    36a2:	9b07      	ldr	r3, [sp, #28]
    36a4:	f002 fdee 	bl	6284 <__s2b>
    36a8:	9010      	str	r0, [sp, #64]	; 0x40
    36aa:	2800      	cmp	r0, #0
    36ac:	d100      	bne.n	36b0 <_strtod_r+0x640>
    36ae:	e73d      	b.n	352c <_strtod_r+0x4bc>
    36b0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    36b2:	2400      	movs	r4, #0
    36b4:	426b      	negs	r3, r5
    36b6:	17ea      	asrs	r2, r5, #31
    36b8:	4013      	ands	r3, r2
    36ba:	9317      	str	r3, [sp, #92]	; 0x5c
    36bc:	9407      	str	r4, [sp, #28]
    36be:	9409      	str	r4, [sp, #36]	; 0x24
    36c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    36c2:	9808      	ldr	r0, [sp, #32]
    36c4:	686d      	ldr	r5, [r5, #4]
    36c6:	1c29      	adds	r1, r5, #0
    36c8:	9506      	str	r5, [sp, #24]
    36ca:	f002 fd4c 	bl	6166 <_Balloc>
    36ce:	900e      	str	r0, [sp, #56]	; 0x38
    36d0:	2800      	cmp	r0, #0
    36d2:	d100      	bne.n	36d6 <_strtod_r+0x666>
    36d4:	e72f      	b.n	3536 <_strtod_r+0x4c6>
    36d6:	9810      	ldr	r0, [sp, #64]	; 0x40
    36d8:	9910      	ldr	r1, [sp, #64]	; 0x40
    36da:	6900      	ldr	r0, [r0, #16]
    36dc:	310c      	adds	r1, #12
    36de:	1c02      	adds	r2, r0, #0
    36e0:	980e      	ldr	r0, [sp, #56]	; 0x38
    36e2:	3202      	adds	r2, #2
    36e4:	0092      	lsls	r2, r2, #2
    36e6:	300c      	adds	r0, #12
    36e8:	f7ff fba0 	bl	2e2c <memcpy>
    36ec:	ab1d      	add	r3, sp, #116	; 0x74
    36ee:	9300      	str	r3, [sp, #0]
    36f0:	ab1e      	add	r3, sp, #120	; 0x78
    36f2:	9301      	str	r3, [sp, #4]
    36f4:	9808      	ldr	r0, [sp, #32]
    36f6:	1c32      	adds	r2, r6, #0
    36f8:	1c3b      	adds	r3, r7, #0
    36fa:	9612      	str	r6, [sp, #72]	; 0x48
    36fc:	9713      	str	r7, [sp, #76]	; 0x4c
    36fe:	f003 f87d 	bl	67fc <__d2b>
    3702:	901c      	str	r0, [sp, #112]	; 0x70
    3704:	2800      	cmp	r0, #0
    3706:	d100      	bne.n	370a <_strtod_r+0x69a>
    3708:	e715      	b.n	3536 <_strtod_r+0x4c6>
    370a:	9808      	ldr	r0, [sp, #32]
    370c:	2101      	movs	r1, #1
    370e:	f002 fe42 	bl	6396 <__i2b>
    3712:	9009      	str	r0, [sp, #36]	; 0x24
    3714:	2800      	cmp	r0, #0
    3716:	d100      	bne.n	371a <_strtod_r+0x6aa>
    3718:	e70d      	b.n	3536 <_strtod_r+0x4c6>
    371a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    371c:	2400      	movs	r4, #0
    371e:	940d      	str	r4, [sp, #52]	; 0x34
    3720:	42ac      	cmp	r4, r5
    3722:	da00      	bge.n	3726 <_strtod_r+0x6b6>
    3724:	950d      	str	r5, [sp, #52]	; 0x34
    3726:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    3728:	2b00      	cmp	r3, #0
    372a:	da00      	bge.n	372e <_strtod_r+0x6be>
    372c:	e086      	b.n	383c <_strtod_r+0x7cc>
    372e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    3730:	990d      	ldr	r1, [sp, #52]	; 0x34
    3732:	18ec      	adds	r4, r5, r3
    3734:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    3736:	981e      	ldr	r0, [sp, #120]	; 0x78
    3738:	1b5b      	subs	r3, r3, r5
    373a:	2536      	movs	r5, #54	; 0x36
    373c:	181a      	adds	r2, r3, r0
    373e:	1a2d      	subs	r5, r5, r0
    3740:	48c7      	ldr	r0, [pc, #796]	; (3a60 <_strtod_r+0x9f0>)
    3742:	2301      	movs	r3, #1
    3744:	4282      	cmp	r2, r0
    3746:	db00      	blt.n	374a <_strtod_r+0x6da>
    3748:	e082      	b.n	3850 <_strtod_r+0x7e0>
    374a:	1a80      	subs	r0, r0, r2
    374c:	1a2d      	subs	r5, r5, r0
    374e:	281f      	cmp	r0, #31
    3750:	dc78      	bgt.n	3844 <_strtod_r+0x7d4>
    3752:	4083      	lsls	r3, r0
    3754:	2000      	movs	r0, #0
    3756:	9318      	str	r3, [sp, #96]	; 0x60
    3758:	9011      	str	r0, [sp, #68]	; 0x44
    375a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    375c:	1963      	adds	r3, r4, r5
    375e:	194d      	adds	r5, r1, r5
    3760:	930c      	str	r3, [sp, #48]	; 0x30
    3762:	182d      	adds	r5, r5, r0
    3764:	42a3      	cmp	r3, r4
    3766:	dd00      	ble.n	376a <_strtod_r+0x6fa>
    3768:	1c23      	adds	r3, r4, #0
    376a:	42ab      	cmp	r3, r5
    376c:	dd00      	ble.n	3770 <_strtod_r+0x700>
    376e:	1c2b      	adds	r3, r5, #0
    3770:	2b00      	cmp	r3, #0
    3772:	dd04      	ble.n	377e <_strtod_r+0x70e>
    3774:	990c      	ldr	r1, [sp, #48]	; 0x30
    3776:	1aed      	subs	r5, r5, r3
    3778:	1ac9      	subs	r1, r1, r3
    377a:	910c      	str	r1, [sp, #48]	; 0x30
    377c:	1ae4      	subs	r4, r4, r3
    377e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    3780:	2a00      	cmp	r2, #0
    3782:	d169      	bne.n	3858 <_strtod_r+0x7e8>
    3784:	980c      	ldr	r0, [sp, #48]	; 0x30
    3786:	2800      	cmp	r0, #0
    3788:	dc7e      	bgt.n	3888 <_strtod_r+0x818>
    378a:	990d      	ldr	r1, [sp, #52]	; 0x34
    378c:	2900      	cmp	r1, #0
    378e:	d000      	beq.n	3792 <_strtod_r+0x722>
    3790:	e084      	b.n	389c <_strtod_r+0x82c>
    3792:	2d00      	cmp	r5, #0
    3794:	dd00      	ble.n	3798 <_strtod_r+0x728>
    3796:	e08b      	b.n	38b0 <_strtod_r+0x840>
    3798:	2c00      	cmp	r4, #0
    379a:	dd00      	ble.n	379e <_strtod_r+0x72e>
    379c:	e092      	b.n	38c4 <_strtod_r+0x854>
    379e:	9808      	ldr	r0, [sp, #32]
    37a0:	991c      	ldr	r1, [sp, #112]	; 0x70
    37a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    37a4:	f002 ff4f 	bl	6646 <__mdiff>
    37a8:	9007      	str	r0, [sp, #28]
    37aa:	2800      	cmp	r0, #0
    37ac:	d100      	bne.n	37b0 <_strtod_r+0x740>
    37ae:	e6c2      	b.n	3536 <_strtod_r+0x4c6>
    37b0:	68c4      	ldr	r4, [r0, #12]
    37b2:	2500      	movs	r5, #0
    37b4:	60c5      	str	r5, [r0, #12]
    37b6:	9909      	ldr	r1, [sp, #36]	; 0x24
    37b8:	940f      	str	r4, [sp, #60]	; 0x3c
    37ba:	f002 ff29 	bl	6610 <__mcmp>
    37be:	42a8      	cmp	r0, r5
    37c0:	db00      	blt.n	37c4 <_strtod_r+0x754>
    37c2:	e08e      	b.n	38e2 <_strtod_r+0x872>
    37c4:	42ac      	cmp	r4, r5
    37c6:	d000      	beq.n	37ca <_strtod_r+0x75a>
    37c8:	e21f      	b.n	3c0a <_strtod_r+0xb9a>
    37ca:	42ae      	cmp	r6, r5
    37cc:	d000      	beq.n	37d0 <_strtod_r+0x760>
    37ce:	e21c      	b.n	3c0a <_strtod_r+0xb9a>
    37d0:	033b      	lsls	r3, r7, #12
    37d2:	42ab      	cmp	r3, r5
    37d4:	d000      	beq.n	37d8 <_strtod_r+0x768>
    37d6:	e218      	b.n	3c0a <_strtod_r+0xb9a>
    37d8:	4aa2      	ldr	r2, [pc, #648]	; (3a64 <_strtod_r+0x9f4>)
    37da:	23d6      	movs	r3, #214	; 0xd6
    37dc:	403a      	ands	r2, r7
    37de:	04db      	lsls	r3, r3, #19
    37e0:	429a      	cmp	r2, r3
    37e2:	d800      	bhi.n	37e6 <_strtod_r+0x776>
    37e4:	e211      	b.n	3c0a <_strtod_r+0xb9a>
    37e6:	9807      	ldr	r0, [sp, #28]
    37e8:	6940      	ldr	r0, [r0, #20]
    37ea:	42a8      	cmp	r0, r5
    37ec:	d074      	beq.n	38d8 <_strtod_r+0x868>
    37ee:	9907      	ldr	r1, [sp, #28]
    37f0:	9808      	ldr	r0, [sp, #32]
    37f2:	2201      	movs	r2, #1
    37f4:	f002 feba 	bl	656c <__lshift>
    37f8:	9909      	ldr	r1, [sp, #36]	; 0x24
    37fa:	9007      	str	r0, [sp, #28]
    37fc:	f002 ff08 	bl	6610 <__mcmp>
    3800:	2800      	cmp	r0, #0
    3802:	dc00      	bgt.n	3806 <_strtod_r+0x796>
    3804:	e201      	b.n	3c0a <_strtod_r+0xb9a>
    3806:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3808:	4b96      	ldr	r3, [pc, #600]	; (3a64 <_strtod_r+0x9f4>)
    380a:	2c00      	cmp	r4, #0
    380c:	d100      	bne.n	3810 <_strtod_r+0x7a0>
    380e:	e099      	b.n	3944 <_strtod_r+0x8d4>
    3810:	1c1a      	adds	r2, r3, #0
    3812:	21d6      	movs	r1, #214	; 0xd6
    3814:	403a      	ands	r2, r7
    3816:	04c9      	lsls	r1, r1, #19
    3818:	428a      	cmp	r2, r1
    381a:	d900      	bls.n	381e <_strtod_r+0x7ae>
    381c:	e092      	b.n	3944 <_strtod_r+0x8d4>
    381e:	23dc      	movs	r3, #220	; 0xdc
    3820:	049b      	lsls	r3, r3, #18
    3822:	429a      	cmp	r2, r3
    3824:	d900      	bls.n	3828 <_strtod_r+0x7b8>
    3826:	e1f3      	b.n	3c10 <_strtod_r+0xba0>
    3828:	9d08      	ldr	r5, [sp, #32]
    382a:	9c10      	ldr	r4, [sp, #64]	; 0x40
    382c:	2322      	movs	r3, #34	; 0x22
    382e:	4f83      	ldr	r7, [pc, #524]	; (3a3c <_strtod_r+0x9cc>)
    3830:	4e81      	ldr	r6, [pc, #516]	; (3a38 <_strtod_r+0x9c8>)
    3832:	602b      	str	r3, [r5, #0]
    3834:	2c00      	cmp	r4, #0
    3836:	d000      	beq.n	383a <_strtod_r+0x7ca>
    3838:	e1fc      	b.n	3c34 <_strtod_r+0xbc4>
    383a:	e20f      	b.n	3c5c <_strtod_r+0xbec>
    383c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    383e:	1ae1      	subs	r1, r4, r3
    3840:	9c17      	ldr	r4, [sp, #92]	; 0x5c
    3842:	e777      	b.n	3734 <_strtod_r+0x6c4>
    3844:	4888      	ldr	r0, [pc, #544]	; (3a68 <_strtod_r+0x9f8>)
    3846:	1a82      	subs	r2, r0, r2
    3848:	1c18      	adds	r0, r3, #0
    384a:	4090      	lsls	r0, r2
    384c:	9011      	str	r0, [sp, #68]	; 0x44
    384e:	e001      	b.n	3854 <_strtod_r+0x7e4>
    3850:	2200      	movs	r2, #0
    3852:	9211      	str	r2, [sp, #68]	; 0x44
    3854:	9318      	str	r3, [sp, #96]	; 0x60
    3856:	e780      	b.n	375a <_strtod_r+0x6ea>
    3858:	9808      	ldr	r0, [sp, #32]
    385a:	9909      	ldr	r1, [sp, #36]	; 0x24
    385c:	f002 fe34 	bl	64c8 <__pow5mult>
    3860:	9009      	str	r0, [sp, #36]	; 0x24
    3862:	2800      	cmp	r0, #0
    3864:	d100      	bne.n	3868 <_strtod_r+0x7f8>
    3866:	e666      	b.n	3536 <_strtod_r+0x4c6>
    3868:	9808      	ldr	r0, [sp, #32]
    386a:	9909      	ldr	r1, [sp, #36]	; 0x24
    386c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    386e:	f002 fd9b 	bl	63a8 <__multiply>
    3872:	900f      	str	r0, [sp, #60]	; 0x3c
    3874:	2800      	cmp	r0, #0
    3876:	d100      	bne.n	387a <_strtod_r+0x80a>
    3878:	e65d      	b.n	3536 <_strtod_r+0x4c6>
    387a:	9808      	ldr	r0, [sp, #32]
    387c:	991c      	ldr	r1, [sp, #112]	; 0x70
    387e:	f002 fcaa 	bl	61d6 <_Bfree>
    3882:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3884:	931c      	str	r3, [sp, #112]	; 0x70
    3886:	e77d      	b.n	3784 <_strtod_r+0x714>
    3888:	9808      	ldr	r0, [sp, #32]
    388a:	991c      	ldr	r1, [sp, #112]	; 0x70
    388c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    388e:	f002 fe6d 	bl	656c <__lshift>
    3892:	901c      	str	r0, [sp, #112]	; 0x70
    3894:	2800      	cmp	r0, #0
    3896:	d000      	beq.n	389a <_strtod_r+0x82a>
    3898:	e777      	b.n	378a <_strtod_r+0x71a>
    389a:	e64c      	b.n	3536 <_strtod_r+0x4c6>
    389c:	9808      	ldr	r0, [sp, #32]
    389e:	990e      	ldr	r1, [sp, #56]	; 0x38
    38a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    38a2:	f002 fe11 	bl	64c8 <__pow5mult>
    38a6:	900e      	str	r0, [sp, #56]	; 0x38
    38a8:	2800      	cmp	r0, #0
    38aa:	d000      	beq.n	38ae <_strtod_r+0x83e>
    38ac:	e771      	b.n	3792 <_strtod_r+0x722>
    38ae:	e642      	b.n	3536 <_strtod_r+0x4c6>
    38b0:	9808      	ldr	r0, [sp, #32]
    38b2:	990e      	ldr	r1, [sp, #56]	; 0x38
    38b4:	1c2a      	adds	r2, r5, #0
    38b6:	f002 fe59 	bl	656c <__lshift>
    38ba:	900e      	str	r0, [sp, #56]	; 0x38
    38bc:	2800      	cmp	r0, #0
    38be:	d000      	beq.n	38c2 <_strtod_r+0x852>
    38c0:	e76a      	b.n	3798 <_strtod_r+0x728>
    38c2:	e638      	b.n	3536 <_strtod_r+0x4c6>
    38c4:	9808      	ldr	r0, [sp, #32]
    38c6:	9909      	ldr	r1, [sp, #36]	; 0x24
    38c8:	1c22      	adds	r2, r4, #0
    38ca:	f002 fe4f 	bl	656c <__lshift>
    38ce:	9009      	str	r0, [sp, #36]	; 0x24
    38d0:	2800      	cmp	r0, #0
    38d2:	d000      	beq.n	38d6 <_strtod_r+0x866>
    38d4:	e763      	b.n	379e <_strtod_r+0x72e>
    38d6:	e62e      	b.n	3536 <_strtod_r+0x4c6>
    38d8:	9907      	ldr	r1, [sp, #28]
    38da:	6909      	ldr	r1, [r1, #16]
    38dc:	2901      	cmp	r1, #1
    38de:	dc86      	bgt.n	37ee <_strtod_r+0x77e>
    38e0:	e193      	b.n	3c0a <_strtod_r+0xb9a>
    38e2:	2800      	cmp	r0, #0
    38e4:	d165      	bne.n	39b2 <_strtod_r+0x942>
    38e6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    38e8:	033a      	lsls	r2, r7, #12
    38ea:	2c00      	cmp	r4, #0
    38ec:	d025      	beq.n	393a <_strtod_r+0x8ca>
    38ee:	495f      	ldr	r1, [pc, #380]	; (3a6c <_strtod_r+0x9fc>)
    38f0:	1c3b      	adds	r3, r7, #0
    38f2:	0b12      	lsrs	r2, r2, #12
    38f4:	428a      	cmp	r2, r1
    38f6:	d12e      	bne.n	3956 <_strtod_r+0x8e6>
    38f8:	2101      	movs	r1, #1
    38fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    38fc:	4249      	negs	r1, r1
    38fe:	1c30      	adds	r0, r6, #0
    3900:	1c0a      	adds	r2, r1, #0
    3902:	2d00      	cmp	r5, #0
    3904:	d00a      	beq.n	391c <_strtod_r+0x8ac>
    3906:	4c57      	ldr	r4, [pc, #348]	; (3a64 <_strtod_r+0x9f4>)
    3908:	25d4      	movs	r5, #212	; 0xd4
    390a:	403c      	ands	r4, r7
    390c:	04ed      	lsls	r5, r5, #19
    390e:	42ac      	cmp	r4, r5
    3910:	d804      	bhi.n	391c <_strtod_r+0x8ac>
    3912:	0d24      	lsrs	r4, r4, #20
    3914:	226b      	movs	r2, #107	; 0x6b
    3916:	1b12      	subs	r2, r2, r4
    3918:	4091      	lsls	r1, r2
    391a:	1c0a      	adds	r2, r1, #0
    391c:	4290      	cmp	r0, r2
    391e:	d11a      	bne.n	3956 <_strtod_r+0x8e6>
    3920:	4a53      	ldr	r2, [pc, #332]	; (3a70 <_strtod_r+0xa00>)
    3922:	4293      	cmp	r3, r2
    3924:	d102      	bne.n	392c <_strtod_r+0x8bc>
    3926:	3001      	adds	r0, #1
    3928:	d100      	bne.n	392c <_strtod_r+0x8bc>
    392a:	e604      	b.n	3536 <_strtod_r+0x4c6>
    392c:	4a4d      	ldr	r2, [pc, #308]	; (3a64 <_strtod_r+0x9f4>)
    392e:	2080      	movs	r0, #128	; 0x80
    3930:	4013      	ands	r3, r2
    3932:	0340      	lsls	r0, r0, #13
    3934:	181f      	adds	r7, r3, r0
    3936:	2600      	movs	r6, #0
    3938:	e167      	b.n	3c0a <_strtod_r+0xb9a>
    393a:	2a00      	cmp	r2, #0
    393c:	d10b      	bne.n	3956 <_strtod_r+0x8e6>
    393e:	2e00      	cmp	r6, #0
    3940:	d109      	bne.n	3956 <_strtod_r+0x8e6>
    3942:	e760      	b.n	3806 <_strtod_r+0x796>
    3944:	4d4b      	ldr	r5, [pc, #300]	; (3a74 <_strtod_r+0xa04>)
    3946:	4a49      	ldr	r2, [pc, #292]	; (3a6c <_strtod_r+0x9fc>)
    3948:	403b      	ands	r3, r7
    394a:	195b      	adds	r3, r3, r5
    394c:	1c17      	adds	r7, r2, #0
    394e:	431f      	orrs	r7, r3
    3950:	2301      	movs	r3, #1
    3952:	425e      	negs	r6, r3
    3954:	e159      	b.n	3c0a <_strtod_r+0xb9a>
    3956:	9c11      	ldr	r4, [sp, #68]	; 0x44
    3958:	2c00      	cmp	r4, #0
    395a:	d003      	beq.n	3964 <_strtod_r+0x8f4>
    395c:	423c      	tst	r4, r7
    395e:	d100      	bne.n	3962 <_strtod_r+0x8f2>
    3960:	e153      	b.n	3c0a <_strtod_r+0xb9a>
    3962:	e003      	b.n	396c <_strtod_r+0x8fc>
    3964:	9d18      	ldr	r5, [sp, #96]	; 0x60
    3966:	4235      	tst	r5, r6
    3968:	d100      	bne.n	396c <_strtod_r+0x8fc>
    396a:	e14e      	b.n	3c0a <_strtod_r+0xb9a>
    396c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    396e:	1c30      	adds	r0, r6, #0
    3970:	1c39      	adds	r1, r7, #0
    3972:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3974:	2c00      	cmp	r4, #0
    3976:	d00a      	beq.n	398e <_strtod_r+0x91e>
    3978:	f7ff fb62 	bl	3040 <sulp>
    397c:	1c02      	adds	r2, r0, #0
    397e:	1c0b      	adds	r3, r1, #0
    3980:	9812      	ldr	r0, [sp, #72]	; 0x48
    3982:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3984:	f003 fae4 	bl	6f50 <__aeabi_dadd>
    3988:	1c06      	adds	r6, r0, #0
    398a:	1c0f      	adds	r7, r1, #0
    398c:	e13d      	b.n	3c0a <_strtod_r+0xb9a>
    398e:	f7ff fb57 	bl	3040 <sulp>
    3992:	1c02      	adds	r2, r0, #0
    3994:	1c0b      	adds	r3, r1, #0
    3996:	9812      	ldr	r0, [sp, #72]	; 0x48
    3998:	9913      	ldr	r1, [sp, #76]	; 0x4c
    399a:	f004 fcf5 	bl	8388 <__aeabi_dsub>
    399e:	4b27      	ldr	r3, [pc, #156]	; (3a3c <_strtod_r+0x9cc>)
    39a0:	4a25      	ldr	r2, [pc, #148]	; (3a38 <_strtod_r+0x9c8>)
    39a2:	1c06      	adds	r6, r0, #0
    39a4:	1c0f      	adds	r7, r1, #0
    39a6:	f003 fa61 	bl	6e6c <__aeabi_dcmpeq>
    39aa:	2800      	cmp	r0, #0
    39ac:	d000      	beq.n	39b0 <_strtod_r+0x940>
    39ae:	e73b      	b.n	3828 <_strtod_r+0x7b8>
    39b0:	e12b      	b.n	3c0a <_strtod_r+0xb9a>
    39b2:	9807      	ldr	r0, [sp, #28]
    39b4:	9909      	ldr	r1, [sp, #36]	; 0x24
    39b6:	f002 ff79 	bl	68ac <__ratio>
    39ba:	4a21      	ldr	r2, [pc, #132]	; (3a40 <_strtod_r+0x9d0>)
    39bc:	4b21      	ldr	r3, [pc, #132]	; (3a44 <_strtod_r+0x9d4>)
    39be:	1c04      	adds	r4, r0, #0
    39c0:	1c0d      	adds	r5, r1, #0
    39c2:	f003 fa63 	bl	6e8c <__aeabi_dcmple>
    39c6:	2800      	cmp	r0, #0
    39c8:	d05a      	beq.n	3a80 <_strtod_r+0xa10>
    39ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
    39cc:	2800      	cmp	r0, #0
    39ce:	d006      	beq.n	39de <_strtod_r+0x96e>
    39d0:	4a29      	ldr	r2, [pc, #164]	; (3a78 <_strtod_r+0xa08>)
    39d2:	2100      	movs	r1, #0
    39d4:	4c1c      	ldr	r4, [pc, #112]	; (3a48 <_strtod_r+0x9d8>)
    39d6:	4d1d      	ldr	r5, [pc, #116]	; (3a4c <_strtod_r+0x9dc>)
    39d8:	910c      	str	r1, [sp, #48]	; 0x30
    39da:	920d      	str	r2, [sp, #52]	; 0x34
    39dc:	e061      	b.n	3aa2 <_strtod_r+0xa32>
    39de:	2e00      	cmp	r6, #0
    39e0:	d102      	bne.n	39e8 <_strtod_r+0x978>
    39e2:	033b      	lsls	r3, r7, #12
    39e4:	d105      	bne.n	39f2 <_strtod_r+0x982>
    39e6:	e00b      	b.n	3a00 <_strtod_r+0x990>
    39e8:	2e01      	cmp	r6, #1
    39ea:	d102      	bne.n	39f2 <_strtod_r+0x982>
    39ec:	2f00      	cmp	r7, #0
    39ee:	d100      	bne.n	39f2 <_strtod_r+0x982>
    39f0:	e71a      	b.n	3828 <_strtod_r+0x7b8>
    39f2:	4821      	ldr	r0, [pc, #132]	; (3a78 <_strtod_r+0xa08>)
    39f4:	2300      	movs	r3, #0
    39f6:	4c16      	ldr	r4, [pc, #88]	; (3a50 <_strtod_r+0x9e0>)
    39f8:	4d16      	ldr	r5, [pc, #88]	; (3a54 <_strtod_r+0x9e4>)
    39fa:	930c      	str	r3, [sp, #48]	; 0x30
    39fc:	900d      	str	r0, [sp, #52]	; 0x34
    39fe:	e050      	b.n	3aa2 <_strtod_r+0xa32>
    3a00:	1c20      	adds	r0, r4, #0
    3a02:	1c29      	adds	r1, r5, #0
    3a04:	4a10      	ldr	r2, [pc, #64]	; (3a48 <_strtod_r+0x9d8>)
    3a06:	4b11      	ldr	r3, [pc, #68]	; (3a4c <_strtod_r+0x9dc>)
    3a08:	f003 fa36 	bl	6e78 <__aeabi_dcmplt>
    3a0c:	2800      	cmp	r0, #0
    3a0e:	d108      	bne.n	3a22 <_strtod_r+0x9b2>
    3a10:	1c20      	adds	r0, r4, #0
    3a12:	1c29      	adds	r1, r5, #0
    3a14:	4a10      	ldr	r2, [pc, #64]	; (3a58 <_strtod_r+0x9e8>)
    3a16:	4b11      	ldr	r3, [pc, #68]	; (3a5c <_strtod_r+0x9ec>)
    3a18:	f004 fa26 	bl	7e68 <__aeabi_dmul>
    3a1c:	900c      	str	r0, [sp, #48]	; 0x30
    3a1e:	910d      	str	r1, [sp, #52]	; 0x34
    3a20:	e003      	b.n	3a2a <_strtod_r+0x9ba>
    3a22:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3a24:	4d15      	ldr	r5, [pc, #84]	; (3a7c <_strtod_r+0xa0c>)
    3a26:	940c      	str	r4, [sp, #48]	; 0x30
    3a28:	950d      	str	r5, [sp, #52]	; 0x34
    3a2a:	980d      	ldr	r0, [sp, #52]	; 0x34
    3a2c:	2180      	movs	r1, #128	; 0x80
    3a2e:	0609      	lsls	r1, r1, #24
    3a30:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3a32:	1845      	adds	r5, r0, r1
    3a34:	e035      	b.n	3aa2 <_strtod_r+0xa32>
    3a36:	46c0      	nop			; (mov r8, r8)
	...
    3a44:	40000000 	.word	0x40000000
    3a48:	00000000 	.word	0x00000000
    3a4c:	3ff00000 	.word	0x3ff00000
    3a50:	00000000 	.word	0x00000000
    3a54:	bff00000 	.word	0xbff00000
    3a58:	00000000 	.word	0x00000000
    3a5c:	3fe00000 	.word	0x3fe00000
    3a60:	fffffc03 	.word	0xfffffc03
    3a64:	7ff00000 	.word	0x7ff00000
    3a68:	fffffbe3 	.word	0xfffffbe3
    3a6c:	000fffff 	.word	0x000fffff
    3a70:	7fefffff 	.word	0x7fefffff
    3a74:	fff00000 	.word	0xfff00000
    3a78:	3ff00000 	.word	0x3ff00000
    3a7c:	3fe00000 	.word	0x3fe00000
    3a80:	1c20      	adds	r0, r4, #0
    3a82:	4b80      	ldr	r3, [pc, #512]	; (3c84 <_strtod_r+0xc14>)
    3a84:	4a7e      	ldr	r2, [pc, #504]	; (3c80 <_strtod_r+0xc10>)
    3a86:	1c29      	adds	r1, r5, #0
    3a88:	f004 f9ee 	bl	7e68 <__aeabi_dmul>
    3a8c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3a8e:	900c      	str	r0, [sp, #48]	; 0x30
    3a90:	910d      	str	r1, [sp, #52]	; 0x34
    3a92:	1c0b      	adds	r3, r1, #0
    3a94:	2c00      	cmp	r4, #0
    3a96:	d102      	bne.n	3a9e <_strtod_r+0xa2e>
    3a98:	2580      	movs	r5, #128	; 0x80
    3a9a:	062d      	lsls	r5, r5, #24
    3a9c:	194b      	adds	r3, r1, r5
    3a9e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3aa0:	1c1d      	adds	r5, r3, #0
    3aa2:	4881      	ldr	r0, [pc, #516]	; (3ca8 <_strtod_r+0xc38>)
    3aa4:	4b81      	ldr	r3, [pc, #516]	; (3cac <_strtod_r+0xc3c>)
    3aa6:	4038      	ands	r0, r7
    3aa8:	9011      	str	r0, [sp, #68]	; 0x44
    3aaa:	4298      	cmp	r0, r3
    3aac:	d12b      	bne.n	3b06 <_strtod_r+0xa96>
    3aae:	9912      	ldr	r1, [sp, #72]	; 0x48
    3ab0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3ab2:	9114      	str	r1, [sp, #80]	; 0x50
    3ab4:	9215      	str	r2, [sp, #84]	; 0x54
    3ab6:	4a7e      	ldr	r2, [pc, #504]	; (3cb0 <_strtod_r+0xc40>)
    3ab8:	1c30      	adds	r0, r6, #0
    3aba:	18bf      	adds	r7, r7, r2
    3abc:	1c39      	adds	r1, r7, #0
    3abe:	f002 fe29 	bl	6714 <__ulp>
    3ac2:	1c02      	adds	r2, r0, #0
    3ac4:	1c0b      	adds	r3, r1, #0
    3ac6:	1c20      	adds	r0, r4, #0
    3ac8:	1c29      	adds	r1, r5, #0
    3aca:	f004 f9cd 	bl	7e68 <__aeabi_dmul>
    3ace:	1c02      	adds	r2, r0, #0
    3ad0:	1c0b      	adds	r3, r1, #0
    3ad2:	1c30      	adds	r0, r6, #0
    3ad4:	1c39      	adds	r1, r7, #0
    3ad6:	f003 fa3b 	bl	6f50 <__aeabi_dadd>
    3ada:	4a73      	ldr	r2, [pc, #460]	; (3ca8 <_strtod_r+0xc38>)
    3adc:	4b75      	ldr	r3, [pc, #468]	; (3cb4 <_strtod_r+0xc44>)
    3ade:	1c06      	adds	r6, r0, #0
    3ae0:	400a      	ands	r2, r1
    3ae2:	429a      	cmp	r2, r3
    3ae4:	d90b      	bls.n	3afe <_strtod_r+0xa8e>
    3ae6:	4b74      	ldr	r3, [pc, #464]	; (3cb8 <_strtod_r+0xc48>)
    3ae8:	9c15      	ldr	r4, [sp, #84]	; 0x54
    3aea:	429c      	cmp	r4, r3
    3aec:	d103      	bne.n	3af6 <_strtod_r+0xa86>
    3aee:	9d14      	ldr	r5, [sp, #80]	; 0x50
    3af0:	3501      	adds	r5, #1
    3af2:	d100      	bne.n	3af6 <_strtod_r+0xa86>
    3af4:	e51f      	b.n	3536 <_strtod_r+0x4c6>
    3af6:	2301      	movs	r3, #1
    3af8:	4f6f      	ldr	r7, [pc, #444]	; (3cb8 <_strtod_r+0xc48>)
    3afa:	425e      	negs	r6, r3
    3afc:	e074      	b.n	3be8 <_strtod_r+0xb78>
    3afe:	20d4      	movs	r0, #212	; 0xd4
    3b00:	0480      	lsls	r0, r0, #18
    3b02:	180f      	adds	r7, r1, r0
    3b04:	e03a      	b.n	3b7c <_strtod_r+0xb0c>
    3b06:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3b08:	2900      	cmp	r1, #0
    3b0a:	d025      	beq.n	3b58 <_strtod_r+0xae8>
    3b0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3b0e:	23d4      	movs	r3, #212	; 0xd4
    3b10:	04db      	lsls	r3, r3, #19
    3b12:	429a      	cmp	r2, r3
    3b14:	d820      	bhi.n	3b58 <_strtod_r+0xae8>
    3b16:	980c      	ldr	r0, [sp, #48]	; 0x30
    3b18:	990d      	ldr	r1, [sp, #52]	; 0x34
    3b1a:	4a5b      	ldr	r2, [pc, #364]	; (3c88 <_strtod_r+0xc18>)
    3b1c:	4b5b      	ldr	r3, [pc, #364]	; (3c8c <_strtod_r+0xc1c>)
    3b1e:	f003 f9b5 	bl	6e8c <__aeabi_dcmple>
    3b22:	2800      	cmp	r0, #0
    3b24:	d013      	beq.n	3b4e <_strtod_r+0xade>
    3b26:	980c      	ldr	r0, [sp, #48]	; 0x30
    3b28:	990d      	ldr	r1, [sp, #52]	; 0x34
    3b2a:	f003 f9f1 	bl	6f10 <__aeabi_d2uiz>
    3b2e:	2800      	cmp	r0, #0
    3b30:	d100      	bne.n	3b34 <_strtod_r+0xac4>
    3b32:	2001      	movs	r0, #1
    3b34:	f004 ffce 	bl	8ad4 <__aeabi_ui2d>
    3b38:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    3b3a:	900c      	str	r0, [sp, #48]	; 0x30
    3b3c:	910d      	str	r1, [sp, #52]	; 0x34
    3b3e:	1c0b      	adds	r3, r1, #0
    3b40:	2c00      	cmp	r4, #0
    3b42:	d102      	bne.n	3b4a <_strtod_r+0xada>
    3b44:	2580      	movs	r5, #128	; 0x80
    3b46:	062d      	lsls	r5, r5, #24
    3b48:	194b      	adds	r3, r1, r5
    3b4a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    3b4c:	1c1d      	adds	r5, r3, #0
    3b4e:	20d6      	movs	r0, #214	; 0xd6
    3b50:	04c0      	lsls	r0, r0, #19
    3b52:	9911      	ldr	r1, [sp, #68]	; 0x44
    3b54:	182b      	adds	r3, r5, r0
    3b56:	1a5d      	subs	r5, r3, r1
    3b58:	9812      	ldr	r0, [sp, #72]	; 0x48
    3b5a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3b5c:	f002 fdda 	bl	6714 <__ulp>
    3b60:	1c02      	adds	r2, r0, #0
    3b62:	1c0b      	adds	r3, r1, #0
    3b64:	1c20      	adds	r0, r4, #0
    3b66:	1c29      	adds	r1, r5, #0
    3b68:	f004 f97e 	bl	7e68 <__aeabi_dmul>
    3b6c:	1c02      	adds	r2, r0, #0
    3b6e:	1c0b      	adds	r3, r1, #0
    3b70:	9812      	ldr	r0, [sp, #72]	; 0x48
    3b72:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3b74:	f003 f9ec 	bl	6f50 <__aeabi_dadd>
    3b78:	1c06      	adds	r6, r0, #0
    3b7a:	1c0f      	adds	r7, r1, #0
    3b7c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3b7e:	9712      	str	r7, [sp, #72]	; 0x48
    3b80:	2c00      	cmp	r4, #0
    3b82:	d131      	bne.n	3be8 <_strtod_r+0xb78>
    3b84:	4b48      	ldr	r3, [pc, #288]	; (3ca8 <_strtod_r+0xc38>)
    3b86:	9d11      	ldr	r5, [sp, #68]	; 0x44
    3b88:	403b      	ands	r3, r7
    3b8a:	429d      	cmp	r5, r3
    3b8c:	d12c      	bne.n	3be8 <_strtod_r+0xb78>
    3b8e:	990d      	ldr	r1, [sp, #52]	; 0x34
    3b90:	980c      	ldr	r0, [sp, #48]	; 0x30
    3b92:	f004 ff2d 	bl	89f0 <__aeabi_d2iz>
    3b96:	f004 ff5f 	bl	8a58 <__aeabi_i2d>
    3b9a:	1c02      	adds	r2, r0, #0
    3b9c:	1c0b      	adds	r3, r1, #0
    3b9e:	980c      	ldr	r0, [sp, #48]	; 0x30
    3ba0:	990d      	ldr	r1, [sp, #52]	; 0x34
    3ba2:	f004 fbf1 	bl	8388 <__aeabi_dsub>
    3ba6:	1c04      	adds	r4, r0, #0
    3ba8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3baa:	1c0d      	adds	r5, r1, #0
    3bac:	2800      	cmp	r0, #0
    3bae:	d104      	bne.n	3bba <_strtod_r+0xb4a>
    3bb0:	2e00      	cmp	r6, #0
    3bb2:	d102      	bne.n	3bba <_strtod_r+0xb4a>
    3bb4:	9912      	ldr	r1, [sp, #72]	; 0x48
    3bb6:	030b      	lsls	r3, r1, #12
    3bb8:	d00e      	beq.n	3bd8 <_strtod_r+0xb68>
    3bba:	1c20      	adds	r0, r4, #0
    3bbc:	1c29      	adds	r1, r5, #0
    3bbe:	4a34      	ldr	r2, [pc, #208]	; (3c90 <_strtod_r+0xc20>)
    3bc0:	4b34      	ldr	r3, [pc, #208]	; (3c94 <_strtod_r+0xc24>)
    3bc2:	f003 f959 	bl	6e78 <__aeabi_dcmplt>
    3bc6:	2800      	cmp	r0, #0
    3bc8:	d134      	bne.n	3c34 <_strtod_r+0xbc4>
    3bca:	1c20      	adds	r0, r4, #0
    3bcc:	1c29      	adds	r1, r5, #0
    3bce:	4a32      	ldr	r2, [pc, #200]	; (3c98 <_strtod_r+0xc28>)
    3bd0:	4b32      	ldr	r3, [pc, #200]	; (3c9c <_strtod_r+0xc2c>)
    3bd2:	f003 f965 	bl	6ea0 <__aeabi_dcmpgt>
    3bd6:	e005      	b.n	3be4 <_strtod_r+0xb74>
    3bd8:	1c20      	adds	r0, r4, #0
    3bda:	1c29      	adds	r1, r5, #0
    3bdc:	4a30      	ldr	r2, [pc, #192]	; (3ca0 <_strtod_r+0xc30>)
    3bde:	4b31      	ldr	r3, [pc, #196]	; (3ca4 <_strtod_r+0xc34>)
    3be0:	f003 f94a 	bl	6e78 <__aeabi_dcmplt>
    3be4:	2800      	cmp	r0, #0
    3be6:	d125      	bne.n	3c34 <_strtod_r+0xbc4>
    3be8:	9808      	ldr	r0, [sp, #32]
    3bea:	991c      	ldr	r1, [sp, #112]	; 0x70
    3bec:	f002 faf3 	bl	61d6 <_Bfree>
    3bf0:	9808      	ldr	r0, [sp, #32]
    3bf2:	990e      	ldr	r1, [sp, #56]	; 0x38
    3bf4:	f002 faef 	bl	61d6 <_Bfree>
    3bf8:	9808      	ldr	r0, [sp, #32]
    3bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
    3bfc:	f002 faeb 	bl	61d6 <_Bfree>
    3c00:	9808      	ldr	r0, [sp, #32]
    3c02:	9907      	ldr	r1, [sp, #28]
    3c04:	f002 fae7 	bl	61d6 <_Bfree>
    3c08:	e55a      	b.n	36c0 <_strtod_r+0x650>
    3c0a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    3c0c:	2c00      	cmp	r4, #0
    3c0e:	d011      	beq.n	3c34 <_strtod_r+0xbc4>
    3c10:	4d2a      	ldr	r5, [pc, #168]	; (3cbc <_strtod_r+0xc4c>)
    3c12:	2000      	movs	r0, #0
    3c14:	9014      	str	r0, [sp, #80]	; 0x50
    3c16:	9515      	str	r5, [sp, #84]	; 0x54
    3c18:	1c30      	adds	r0, r6, #0
    3c1a:	1c39      	adds	r1, r7, #0
    3c1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3c1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3c20:	f004 f922 	bl	7e68 <__aeabi_dmul>
    3c24:	1c06      	adds	r6, r0, #0
    3c26:	1c0f      	adds	r7, r1, #0
    3c28:	d104      	bne.n	3c34 <_strtod_r+0xbc4>
    3c2a:	2800      	cmp	r0, #0
    3c2c:	d102      	bne.n	3c34 <_strtod_r+0xbc4>
    3c2e:	9c08      	ldr	r4, [sp, #32]
    3c30:	2322      	movs	r3, #34	; 0x22
    3c32:	6023      	str	r3, [r4, #0]
    3c34:	9808      	ldr	r0, [sp, #32]
    3c36:	991c      	ldr	r1, [sp, #112]	; 0x70
    3c38:	f002 facd 	bl	61d6 <_Bfree>
    3c3c:	9808      	ldr	r0, [sp, #32]
    3c3e:	990e      	ldr	r1, [sp, #56]	; 0x38
    3c40:	f002 fac9 	bl	61d6 <_Bfree>
    3c44:	9808      	ldr	r0, [sp, #32]
    3c46:	9909      	ldr	r1, [sp, #36]	; 0x24
    3c48:	f002 fac5 	bl	61d6 <_Bfree>
    3c4c:	9808      	ldr	r0, [sp, #32]
    3c4e:	9910      	ldr	r1, [sp, #64]	; 0x40
    3c50:	f002 fac1 	bl	61d6 <_Bfree>
    3c54:	9808      	ldr	r0, [sp, #32]
    3c56:	9907      	ldr	r1, [sp, #28]
    3c58:	f002 fabd 	bl	61d6 <_Bfree>
    3c5c:	9d19      	ldr	r5, [sp, #100]	; 0x64
    3c5e:	2d00      	cmp	r5, #0
    3c60:	d001      	beq.n	3c66 <_strtod_r+0xbf6>
    3c62:	981b      	ldr	r0, [sp, #108]	; 0x6c
    3c64:	6028      	str	r0, [r5, #0]
    3c66:	9c16      	ldr	r4, [sp, #88]	; 0x58
    3c68:	1c32      	adds	r2, r6, #0
    3c6a:	1c3b      	adds	r3, r7, #0
    3c6c:	2c00      	cmp	r4, #0
    3c6e:	d002      	beq.n	3c76 <_strtod_r+0xc06>
    3c70:	2580      	movs	r5, #128	; 0x80
    3c72:	062d      	lsls	r5, r5, #24
    3c74:	197b      	adds	r3, r7, r5
    3c76:	1c10      	adds	r0, r2, #0
    3c78:	1c19      	adds	r1, r3, #0
    3c7a:	b021      	add	sp, #132	; 0x84
    3c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c7e:	46c0      	nop			; (mov r8, r8)
    3c80:	00000000 	.word	0x00000000
    3c84:	3fe00000 	.word	0x3fe00000
    3c88:	ffc00000 	.word	0xffc00000
    3c8c:	41dfffff 	.word	0x41dfffff
    3c90:	94a03595 	.word	0x94a03595
    3c94:	3fdfffff 	.word	0x3fdfffff
    3c98:	35afe535 	.word	0x35afe535
    3c9c:	3fe00000 	.word	0x3fe00000
    3ca0:	94a03595 	.word	0x94a03595
    3ca4:	3fcfffff 	.word	0x3fcfffff
    3ca8:	7ff00000 	.word	0x7ff00000
    3cac:	7fe00000 	.word	0x7fe00000
    3cb0:	fcb00000 	.word	0xfcb00000
    3cb4:	7c9fffff 	.word	0x7c9fffff
    3cb8:	7fefffff 	.word	0x7fefffff
    3cbc:	39500000 	.word	0x39500000

00003cc0 <strtod>:
    3cc0:	b508      	push	{r3, lr}
    3cc2:	1c0a      	adds	r2, r1, #0
    3cc4:	4903      	ldr	r1, [pc, #12]	; (3cd4 <strtod+0x14>)
    3cc6:	1c03      	adds	r3, r0, #0
    3cc8:	6808      	ldr	r0, [r1, #0]
    3cca:	1c19      	adds	r1, r3, #0
    3ccc:	f7ff f9d0 	bl	3070 <_strtod_r>
    3cd0:	bd08      	pop	{r3, pc}
    3cd2:	46c0      	nop			; (mov r8, r8)
    3cd4:	20000168 	.word	0x20000168

00003cd8 <_strtol_r>:
    3cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3cda:	1c1d      	adds	r5, r3, #0
    3cdc:	4b42      	ldr	r3, [pc, #264]	; (3de8 <_strtol_r+0x110>)
    3cde:	b087      	sub	sp, #28
    3ce0:	681b      	ldr	r3, [r3, #0]
    3ce2:	9005      	str	r0, [sp, #20]
    3ce4:	9302      	str	r3, [sp, #8]
    3ce6:	9103      	str	r1, [sp, #12]
    3ce8:	9201      	str	r2, [sp, #4]
    3cea:	1c0b      	adds	r3, r1, #0
    3cec:	781c      	ldrb	r4, [r3, #0]
    3cee:	9f02      	ldr	r7, [sp, #8]
    3cf0:	1c5e      	adds	r6, r3, #1
    3cf2:	193a      	adds	r2, r7, r4
    3cf4:	7851      	ldrb	r1, [r2, #1]
    3cf6:	2208      	movs	r2, #8
    3cf8:	400a      	ands	r2, r1
    3cfa:	d001      	beq.n	3d00 <_strtol_r+0x28>
    3cfc:	1c33      	adds	r3, r6, #0
    3cfe:	e7f5      	b.n	3cec <_strtol_r+0x14>
    3d00:	2c2d      	cmp	r4, #45	; 0x2d
    3d02:	d104      	bne.n	3d0e <_strtol_r+0x36>
    3d04:	2701      	movs	r7, #1
    3d06:	1c9e      	adds	r6, r3, #2
    3d08:	785c      	ldrb	r4, [r3, #1]
    3d0a:	9700      	str	r7, [sp, #0]
    3d0c:	e004      	b.n	3d18 <_strtol_r+0x40>
    3d0e:	9200      	str	r2, [sp, #0]
    3d10:	2c2b      	cmp	r4, #43	; 0x2b
    3d12:	d101      	bne.n	3d18 <_strtol_r+0x40>
    3d14:	785c      	ldrb	r4, [r3, #1]
    3d16:	1c9e      	adds	r6, r3, #2
    3d18:	2310      	movs	r3, #16
    3d1a:	1c2a      	adds	r2, r5, #0
    3d1c:	439a      	bics	r2, r3
    3d1e:	d111      	bne.n	3d44 <_strtol_r+0x6c>
    3d20:	2c30      	cmp	r4, #48	; 0x30
    3d22:	d108      	bne.n	3d36 <_strtol_r+0x5e>
    3d24:	7832      	ldrb	r2, [r6, #0]
    3d26:	2120      	movs	r1, #32
    3d28:	438a      	bics	r2, r1
    3d2a:	2a58      	cmp	r2, #88	; 0x58
    3d2c:	d107      	bne.n	3d3e <_strtol_r+0x66>
    3d2e:	7874      	ldrb	r4, [r6, #1]
    3d30:	1c1d      	adds	r5, r3, #0
    3d32:	3602      	adds	r6, #2
    3d34:	e006      	b.n	3d44 <_strtol_r+0x6c>
    3d36:	2d00      	cmp	r5, #0
    3d38:	d104      	bne.n	3d44 <_strtol_r+0x6c>
    3d3a:	250a      	movs	r5, #10
    3d3c:	e002      	b.n	3d44 <_strtol_r+0x6c>
    3d3e:	2d00      	cmp	r5, #0
    3d40:	d100      	bne.n	3d44 <_strtol_r+0x6c>
    3d42:	2508      	movs	r5, #8
    3d44:	9f00      	ldr	r7, [sp, #0]
    3d46:	1c29      	adds	r1, r5, #0
    3d48:	427b      	negs	r3, r7
    3d4a:	417b      	adcs	r3, r7
    3d4c:	2780      	movs	r7, #128	; 0x80
    3d4e:	063f      	lsls	r7, r7, #24
    3d50:	1aff      	subs	r7, r7, r3
    3d52:	1c38      	adds	r0, r7, #0
    3d54:	f003 f80e 	bl	6d74 <__aeabi_uidivmod>
    3d58:	1c38      	adds	r0, r7, #0
    3d5a:	9104      	str	r1, [sp, #16]
    3d5c:	1c29      	adds	r1, r5, #0
    3d5e:	f002 ffc5 	bl	6cec <__aeabi_uidiv>
    3d62:	2300      	movs	r3, #0
    3d64:	1c02      	adds	r2, r0, #0
    3d66:	1c18      	adds	r0, r3, #0
    3d68:	9f02      	ldr	r7, [sp, #8]
    3d6a:	1939      	adds	r1, r7, r4
    3d6c:	7849      	ldrb	r1, [r1, #1]
    3d6e:	074f      	lsls	r7, r1, #29
    3d70:	d501      	bpl.n	3d76 <_strtol_r+0x9e>
    3d72:	3c30      	subs	r4, #48	; 0x30
    3d74:	e007      	b.n	3d86 <_strtol_r+0xae>
    3d76:	2703      	movs	r7, #3
    3d78:	400f      	ands	r7, r1
    3d7a:	d017      	beq.n	3dac <_strtol_r+0xd4>
    3d7c:	2157      	movs	r1, #87	; 0x57
    3d7e:	2f01      	cmp	r7, #1
    3d80:	d100      	bne.n	3d84 <_strtol_r+0xac>
    3d82:	2137      	movs	r1, #55	; 0x37
    3d84:	1a64      	subs	r4, r4, r1
    3d86:	42ac      	cmp	r4, r5
    3d88:	da10      	bge.n	3dac <_strtol_r+0xd4>
    3d8a:	1c59      	adds	r1, r3, #1
    3d8c:	d00b      	beq.n	3da6 <_strtol_r+0xce>
    3d8e:	4290      	cmp	r0, r2
    3d90:	d807      	bhi.n	3da2 <_strtol_r+0xca>
    3d92:	d102      	bne.n	3d9a <_strtol_r+0xc2>
    3d94:	9f04      	ldr	r7, [sp, #16]
    3d96:	42bc      	cmp	r4, r7
    3d98:	dc03      	bgt.n	3da2 <_strtol_r+0xca>
    3d9a:	4368      	muls	r0, r5
    3d9c:	2301      	movs	r3, #1
    3d9e:	1820      	adds	r0, r4, r0
    3da0:	e001      	b.n	3da6 <_strtol_r+0xce>
    3da2:	2301      	movs	r3, #1
    3da4:	425b      	negs	r3, r3
    3da6:	7834      	ldrb	r4, [r6, #0]
    3da8:	3601      	adds	r6, #1
    3daa:	e7dd      	b.n	3d68 <_strtol_r+0x90>
    3dac:	9f00      	ldr	r7, [sp, #0]
    3dae:	1c59      	adds	r1, r3, #1
    3db0:	d10b      	bne.n	3dca <_strtol_r+0xf2>
    3db2:	2080      	movs	r0, #128	; 0x80
    3db4:	427b      	negs	r3, r7
    3db6:	417b      	adcs	r3, r7
    3db8:	0600      	lsls	r0, r0, #24
    3dba:	9f05      	ldr	r7, [sp, #20]
    3dbc:	1ac0      	subs	r0, r0, r3
    3dbe:	2322      	movs	r3, #34	; 0x22
    3dc0:	603b      	str	r3, [r7, #0]
    3dc2:	9f01      	ldr	r7, [sp, #4]
    3dc4:	2f00      	cmp	r7, #0
    3dc6:	d109      	bne.n	3ddc <_strtol_r+0x104>
    3dc8:	e00b      	b.n	3de2 <_strtol_r+0x10a>
    3dca:	2f00      	cmp	r7, #0
    3dcc:	d000      	beq.n	3dd0 <_strtol_r+0xf8>
    3dce:	4240      	negs	r0, r0
    3dd0:	9f01      	ldr	r7, [sp, #4]
    3dd2:	2f00      	cmp	r7, #0
    3dd4:	d005      	beq.n	3de2 <_strtol_r+0x10a>
    3dd6:	9a03      	ldr	r2, [sp, #12]
    3dd8:	2b00      	cmp	r3, #0
    3dda:	d000      	beq.n	3dde <_strtol_r+0x106>
    3ddc:	1e72      	subs	r2, r6, #1
    3dde:	9f01      	ldr	r7, [sp, #4]
    3de0:	603a      	str	r2, [r7, #0]
    3de2:	b007      	add	sp, #28
    3de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3de6:	46c0      	nop			; (mov r8, r8)
    3de8:	2000016c 	.word	0x2000016c

00003dec <strtol>:
    3dec:	b538      	push	{r3, r4, r5, lr}
    3dee:	1c13      	adds	r3, r2, #0
    3df0:	4a04      	ldr	r2, [pc, #16]	; (3e04 <strtol+0x18>)
    3df2:	1c05      	adds	r5, r0, #0
    3df4:	1c0c      	adds	r4, r1, #0
    3df6:	6810      	ldr	r0, [r2, #0]
    3df8:	1c29      	adds	r1, r5, #0
    3dfa:	1c22      	adds	r2, r4, #0
    3dfc:	f7ff ff6c 	bl	3cd8 <_strtol_r>
    3e00:	bd38      	pop	{r3, r4, r5, pc}
    3e02:	46c0      	nop			; (mov r8, r8)
    3e04:	20000168 	.word	0x20000168

00003e08 <__sfputc_r>:
    3e08:	6893      	ldr	r3, [r2, #8]
    3e0a:	b510      	push	{r4, lr}
    3e0c:	3b01      	subs	r3, #1
    3e0e:	6093      	str	r3, [r2, #8]
    3e10:	2b00      	cmp	r3, #0
    3e12:	da05      	bge.n	3e20 <__sfputc_r+0x18>
    3e14:	6994      	ldr	r4, [r2, #24]
    3e16:	42a3      	cmp	r3, r4
    3e18:	db08      	blt.n	3e2c <__sfputc_r+0x24>
    3e1a:	b2cb      	uxtb	r3, r1
    3e1c:	2b0a      	cmp	r3, #10
    3e1e:	d005      	beq.n	3e2c <__sfputc_r+0x24>
    3e20:	6813      	ldr	r3, [r2, #0]
    3e22:	1c58      	adds	r0, r3, #1
    3e24:	6010      	str	r0, [r2, #0]
    3e26:	7019      	strb	r1, [r3, #0]
    3e28:	b2c8      	uxtb	r0, r1
    3e2a:	e001      	b.n	3e30 <__sfputc_r+0x28>
    3e2c:	f000 fd72 	bl	4914 <__swbuf_r>
    3e30:	bd10      	pop	{r4, pc}

00003e32 <__sfputs_r>:
    3e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3e34:	1c06      	adds	r6, r0, #0
    3e36:	1c0f      	adds	r7, r1, #0
    3e38:	1c14      	adds	r4, r2, #0
    3e3a:	18d5      	adds	r5, r2, r3
    3e3c:	42ac      	cmp	r4, r5
    3e3e:	d008      	beq.n	3e52 <__sfputs_r+0x20>
    3e40:	7821      	ldrb	r1, [r4, #0]
    3e42:	1c30      	adds	r0, r6, #0
    3e44:	1c3a      	adds	r2, r7, #0
    3e46:	f7ff ffdf 	bl	3e08 <__sfputc_r>
    3e4a:	3401      	adds	r4, #1
    3e4c:	1c43      	adds	r3, r0, #1
    3e4e:	d1f5      	bne.n	3e3c <__sfputs_r+0xa>
    3e50:	e000      	b.n	3e54 <__sfputs_r+0x22>
    3e52:	2000      	movs	r0, #0
    3e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003e58 <_vfiprintf_r>:
    3e58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e5a:	b09f      	sub	sp, #124	; 0x7c
    3e5c:	1c06      	adds	r6, r0, #0
    3e5e:	1c0f      	adds	r7, r1, #0
    3e60:	9203      	str	r2, [sp, #12]
    3e62:	9305      	str	r3, [sp, #20]
    3e64:	2800      	cmp	r0, #0
    3e66:	d004      	beq.n	3e72 <_vfiprintf_r+0x1a>
    3e68:	6981      	ldr	r1, [r0, #24]
    3e6a:	2900      	cmp	r1, #0
    3e6c:	d101      	bne.n	3e72 <_vfiprintf_r+0x1a>
    3e6e:	f001 fd8d 	bl	598c <__sinit>
    3e72:	4b75      	ldr	r3, [pc, #468]	; (4048 <_vfiprintf_r+0x1f0>)
    3e74:	429f      	cmp	r7, r3
    3e76:	d101      	bne.n	3e7c <_vfiprintf_r+0x24>
    3e78:	6877      	ldr	r7, [r6, #4]
    3e7a:	e008      	b.n	3e8e <_vfiprintf_r+0x36>
    3e7c:	4b73      	ldr	r3, [pc, #460]	; (404c <_vfiprintf_r+0x1f4>)
    3e7e:	429f      	cmp	r7, r3
    3e80:	d101      	bne.n	3e86 <_vfiprintf_r+0x2e>
    3e82:	68b7      	ldr	r7, [r6, #8]
    3e84:	e003      	b.n	3e8e <_vfiprintf_r+0x36>
    3e86:	4b72      	ldr	r3, [pc, #456]	; (4050 <_vfiprintf_r+0x1f8>)
    3e88:	429f      	cmp	r7, r3
    3e8a:	d100      	bne.n	3e8e <_vfiprintf_r+0x36>
    3e8c:	68f7      	ldr	r7, [r6, #12]
    3e8e:	89bb      	ldrh	r3, [r7, #12]
    3e90:	071a      	lsls	r2, r3, #28
    3e92:	d50a      	bpl.n	3eaa <_vfiprintf_r+0x52>
    3e94:	693b      	ldr	r3, [r7, #16]
    3e96:	2b00      	cmp	r3, #0
    3e98:	d007      	beq.n	3eaa <_vfiprintf_r+0x52>
    3e9a:	ad06      	add	r5, sp, #24
    3e9c:	2300      	movs	r3, #0
    3e9e:	616b      	str	r3, [r5, #20]
    3ea0:	2320      	movs	r3, #32
    3ea2:	766b      	strb	r3, [r5, #25]
    3ea4:	2330      	movs	r3, #48	; 0x30
    3ea6:	76ab      	strb	r3, [r5, #26]
    3ea8:	e03b      	b.n	3f22 <_vfiprintf_r+0xca>
    3eaa:	1c30      	adds	r0, r6, #0
    3eac:	1c39      	adds	r1, r7, #0
    3eae:	f000 fd89 	bl	49c4 <__swsetup_r>
    3eb2:	2800      	cmp	r0, #0
    3eb4:	d0f1      	beq.n	3e9a <_vfiprintf_r+0x42>
    3eb6:	2001      	movs	r0, #1
    3eb8:	4240      	negs	r0, r0
    3eba:	e0c2      	b.n	4042 <_vfiprintf_r+0x1ea>
    3ebc:	9a05      	ldr	r2, [sp, #20]
    3ebe:	1d11      	adds	r1, r2, #4
    3ec0:	6812      	ldr	r2, [r2, #0]
    3ec2:	9105      	str	r1, [sp, #20]
    3ec4:	2a00      	cmp	r2, #0
    3ec6:	db76      	blt.n	3fb6 <_vfiprintf_r+0x15e>
    3ec8:	9209      	str	r2, [sp, #36]	; 0x24
    3eca:	3401      	adds	r4, #1
    3ecc:	7823      	ldrb	r3, [r4, #0]
    3ece:	2b2e      	cmp	r3, #46	; 0x2e
    3ed0:	d100      	bne.n	3ed4 <_vfiprintf_r+0x7c>
    3ed2:	e081      	b.n	3fd8 <_vfiprintf_r+0x180>
    3ed4:	7821      	ldrb	r1, [r4, #0]
    3ed6:	485f      	ldr	r0, [pc, #380]	; (4054 <_vfiprintf_r+0x1fc>)
    3ed8:	2203      	movs	r2, #3
    3eda:	f002 f939 	bl	6150 <memchr>
    3ede:	2800      	cmp	r0, #0
    3ee0:	d007      	beq.n	3ef2 <_vfiprintf_r+0x9a>
    3ee2:	495c      	ldr	r1, [pc, #368]	; (4054 <_vfiprintf_r+0x1fc>)
    3ee4:	682a      	ldr	r2, [r5, #0]
    3ee6:	1a43      	subs	r3, r0, r1
    3ee8:	2040      	movs	r0, #64	; 0x40
    3eea:	4098      	lsls	r0, r3
    3eec:	4310      	orrs	r0, r2
    3eee:	6028      	str	r0, [r5, #0]
    3ef0:	3401      	adds	r4, #1
    3ef2:	7821      	ldrb	r1, [r4, #0]
    3ef4:	1c63      	adds	r3, r4, #1
    3ef6:	4858      	ldr	r0, [pc, #352]	; (4058 <_vfiprintf_r+0x200>)
    3ef8:	2206      	movs	r2, #6
    3efa:	9303      	str	r3, [sp, #12]
    3efc:	7629      	strb	r1, [r5, #24]
    3efe:	f002 f927 	bl	6150 <memchr>
    3f02:	2800      	cmp	r0, #0
    3f04:	d100      	bne.n	3f08 <_vfiprintf_r+0xb0>
    3f06:	e08a      	b.n	401e <_vfiprintf_r+0x1c6>
    3f08:	4b54      	ldr	r3, [pc, #336]	; (405c <_vfiprintf_r+0x204>)
    3f0a:	2b00      	cmp	r3, #0
    3f0c:	d17e      	bne.n	400c <_vfiprintf_r+0x1b4>
    3f0e:	9b05      	ldr	r3, [sp, #20]
    3f10:	2207      	movs	r2, #7
    3f12:	3307      	adds	r3, #7
    3f14:	4393      	bics	r3, r2
    3f16:	3308      	adds	r3, #8
    3f18:	9305      	str	r3, [sp, #20]
    3f1a:	696a      	ldr	r2, [r5, #20]
    3f1c:	9904      	ldr	r1, [sp, #16]
    3f1e:	1853      	adds	r3, r2, r1
    3f20:	616b      	str	r3, [r5, #20]
    3f22:	9c03      	ldr	r4, [sp, #12]
    3f24:	7823      	ldrb	r3, [r4, #0]
    3f26:	2b00      	cmp	r3, #0
    3f28:	d104      	bne.n	3f34 <_vfiprintf_r+0xdc>
    3f2a:	9903      	ldr	r1, [sp, #12]
    3f2c:	1a61      	subs	r1, r4, r1
    3f2e:	9102      	str	r1, [sp, #8]
    3f30:	d010      	beq.n	3f54 <_vfiprintf_r+0xfc>
    3f32:	e003      	b.n	3f3c <_vfiprintf_r+0xe4>
    3f34:	2b25      	cmp	r3, #37	; 0x25
    3f36:	d0f8      	beq.n	3f2a <_vfiprintf_r+0xd2>
    3f38:	3401      	adds	r4, #1
    3f3a:	e7f3      	b.n	3f24 <_vfiprintf_r+0xcc>
    3f3c:	1c30      	adds	r0, r6, #0
    3f3e:	1c39      	adds	r1, r7, #0
    3f40:	9a03      	ldr	r2, [sp, #12]
    3f42:	9b02      	ldr	r3, [sp, #8]
    3f44:	f7ff ff75 	bl	3e32 <__sfputs_r>
    3f48:	3001      	adds	r0, #1
    3f4a:	d075      	beq.n	4038 <_vfiprintf_r+0x1e0>
    3f4c:	696a      	ldr	r2, [r5, #20]
    3f4e:	9902      	ldr	r1, [sp, #8]
    3f50:	1853      	adds	r3, r2, r1
    3f52:	616b      	str	r3, [r5, #20]
    3f54:	7823      	ldrb	r3, [r4, #0]
    3f56:	2b00      	cmp	r3, #0
    3f58:	d06e      	beq.n	4038 <_vfiprintf_r+0x1e0>
    3f5a:	2201      	movs	r2, #1
    3f5c:	4252      	negs	r2, r2
    3f5e:	606a      	str	r2, [r5, #4]
    3f60:	466a      	mov	r2, sp
    3f62:	2300      	movs	r3, #0
    3f64:	325b      	adds	r2, #91	; 0x5b
    3f66:	3401      	adds	r4, #1
    3f68:	602b      	str	r3, [r5, #0]
    3f6a:	60eb      	str	r3, [r5, #12]
    3f6c:	60ab      	str	r3, [r5, #8]
    3f6e:	7013      	strb	r3, [r2, #0]
    3f70:	65ab      	str	r3, [r5, #88]	; 0x58
    3f72:	7821      	ldrb	r1, [r4, #0]
    3f74:	483a      	ldr	r0, [pc, #232]	; (4060 <_vfiprintf_r+0x208>)
    3f76:	2205      	movs	r2, #5
    3f78:	f002 f8ea 	bl	6150 <memchr>
    3f7c:	2800      	cmp	r0, #0
    3f7e:	d008      	beq.n	3f92 <_vfiprintf_r+0x13a>
    3f80:	4a37      	ldr	r2, [pc, #220]	; (4060 <_vfiprintf_r+0x208>)
    3f82:	3401      	adds	r4, #1
    3f84:	1a83      	subs	r3, r0, r2
    3f86:	2001      	movs	r0, #1
    3f88:	4098      	lsls	r0, r3
    3f8a:	682b      	ldr	r3, [r5, #0]
    3f8c:	4318      	orrs	r0, r3
    3f8e:	6028      	str	r0, [r5, #0]
    3f90:	e7ef      	b.n	3f72 <_vfiprintf_r+0x11a>
    3f92:	682b      	ldr	r3, [r5, #0]
    3f94:	06d9      	lsls	r1, r3, #27
    3f96:	d503      	bpl.n	3fa0 <_vfiprintf_r+0x148>
    3f98:	466a      	mov	r2, sp
    3f9a:	2120      	movs	r1, #32
    3f9c:	325b      	adds	r2, #91	; 0x5b
    3f9e:	7011      	strb	r1, [r2, #0]
    3fa0:	071a      	lsls	r2, r3, #28
    3fa2:	d503      	bpl.n	3fac <_vfiprintf_r+0x154>
    3fa4:	466a      	mov	r2, sp
    3fa6:	212b      	movs	r1, #43	; 0x2b
    3fa8:	325b      	adds	r2, #91	; 0x5b
    3faa:	7011      	strb	r1, [r2, #0]
    3fac:	7822      	ldrb	r2, [r4, #0]
    3fae:	2a2a      	cmp	r2, #42	; 0x2a
    3fb0:	d084      	beq.n	3ebc <_vfiprintf_r+0x64>
    3fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3fb4:	e005      	b.n	3fc2 <_vfiprintf_r+0x16a>
    3fb6:	4252      	negs	r2, r2
    3fb8:	60ea      	str	r2, [r5, #12]
    3fba:	2202      	movs	r2, #2
    3fbc:	4313      	orrs	r3, r2
    3fbe:	602b      	str	r3, [r5, #0]
    3fc0:	e783      	b.n	3eca <_vfiprintf_r+0x72>
    3fc2:	7822      	ldrb	r2, [r4, #0]
    3fc4:	3a30      	subs	r2, #48	; 0x30
    3fc6:	2a09      	cmp	r2, #9
    3fc8:	d804      	bhi.n	3fd4 <_vfiprintf_r+0x17c>
    3fca:	210a      	movs	r1, #10
    3fcc:	434b      	muls	r3, r1
    3fce:	3401      	adds	r4, #1
    3fd0:	189b      	adds	r3, r3, r2
    3fd2:	e7f6      	b.n	3fc2 <_vfiprintf_r+0x16a>
    3fd4:	9309      	str	r3, [sp, #36]	; 0x24
    3fd6:	e779      	b.n	3ecc <_vfiprintf_r+0x74>
    3fd8:	7863      	ldrb	r3, [r4, #1]
    3fda:	2b2a      	cmp	r3, #42	; 0x2a
    3fdc:	d109      	bne.n	3ff2 <_vfiprintf_r+0x19a>
    3fde:	9b05      	ldr	r3, [sp, #20]
    3fe0:	3402      	adds	r4, #2
    3fe2:	1d1a      	adds	r2, r3, #4
    3fe4:	681b      	ldr	r3, [r3, #0]
    3fe6:	9205      	str	r2, [sp, #20]
    3fe8:	2b00      	cmp	r3, #0
    3fea:	da0d      	bge.n	4008 <_vfiprintf_r+0x1b0>
    3fec:	2301      	movs	r3, #1
    3fee:	425b      	negs	r3, r3
    3ff0:	e00a      	b.n	4008 <_vfiprintf_r+0x1b0>
    3ff2:	3401      	adds	r4, #1
    3ff4:	2300      	movs	r3, #0
    3ff6:	7822      	ldrb	r2, [r4, #0]
    3ff8:	3a30      	subs	r2, #48	; 0x30
    3ffa:	2a09      	cmp	r2, #9
    3ffc:	d804      	bhi.n	4008 <_vfiprintf_r+0x1b0>
    3ffe:	210a      	movs	r1, #10
    4000:	434b      	muls	r3, r1
    4002:	3401      	adds	r4, #1
    4004:	189b      	adds	r3, r3, r2
    4006:	e7f6      	b.n	3ff6 <_vfiprintf_r+0x19e>
    4008:	9307      	str	r3, [sp, #28]
    400a:	e763      	b.n	3ed4 <_vfiprintf_r+0x7c>
    400c:	ab05      	add	r3, sp, #20
    400e:	9300      	str	r3, [sp, #0]
    4010:	1c30      	adds	r0, r6, #0
    4012:	1c29      	adds	r1, r5, #0
    4014:	1c3a      	adds	r2, r7, #0
    4016:	4b13      	ldr	r3, [pc, #76]	; (4064 <_vfiprintf_r+0x20c>)
    4018:	f000 f8c6 	bl	41a8 <_printf_float>
    401c:	e007      	b.n	402e <_vfiprintf_r+0x1d6>
    401e:	ab05      	add	r3, sp, #20
    4020:	9300      	str	r3, [sp, #0]
    4022:	1c30      	adds	r0, r6, #0
    4024:	1c29      	adds	r1, r5, #0
    4026:	1c3a      	adds	r2, r7, #0
    4028:	4b0e      	ldr	r3, [pc, #56]	; (4064 <_vfiprintf_r+0x20c>)
    402a:	f000 fb5d 	bl	46e8 <_printf_i>
    402e:	9004      	str	r0, [sp, #16]
    4030:	9904      	ldr	r1, [sp, #16]
    4032:	3101      	adds	r1, #1
    4034:	d000      	beq.n	4038 <_vfiprintf_r+0x1e0>
    4036:	e770      	b.n	3f1a <_vfiprintf_r+0xc2>
    4038:	89bb      	ldrh	r3, [r7, #12]
    403a:	065a      	lsls	r2, r3, #25
    403c:	d500      	bpl.n	4040 <_vfiprintf_r+0x1e8>
    403e:	e73a      	b.n	3eb6 <_vfiprintf_r+0x5e>
    4040:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4042:	b01f      	add	sp, #124	; 0x7c
    4044:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4046:	46c0      	nop			; (mov r8, r8)
    4048:	00009b9c 	.word	0x00009b9c
    404c:	00009bbc 	.word	0x00009bbc
    4050:	00009bdc 	.word	0x00009bdc
    4054:	00009a4e 	.word	0x00009a4e
    4058:	00009a52 	.word	0x00009a52
    405c:	000041a9 	.word	0x000041a9
    4060:	00009a48 	.word	0x00009a48
    4064:	00003e33 	.word	0x00003e33

00004068 <__cvt>:
    4068:	b5f0      	push	{r4, r5, r6, r7, lr}
    406a:	b08b      	sub	sp, #44	; 0x2c
    406c:	1c16      	adds	r6, r2, #0
    406e:	1c1c      	adds	r4, r3, #0
    4070:	9912      	ldr	r1, [sp, #72]	; 0x48
    4072:	d504      	bpl.n	407e <__cvt+0x16>
    4074:	2280      	movs	r2, #128	; 0x80
    4076:	0612      	lsls	r2, r2, #24
    4078:	18a4      	adds	r4, r4, r2
    407a:	232d      	movs	r3, #45	; 0x2d
    407c:	e000      	b.n	4080 <__cvt+0x18>
    407e:	2300      	movs	r3, #0
    4080:	9f14      	ldr	r7, [sp, #80]	; 0x50
    4082:	700b      	strb	r3, [r1, #0]
    4084:	2320      	movs	r3, #32
    4086:	439f      	bics	r7, r3
    4088:	2f46      	cmp	r7, #70	; 0x46
    408a:	d008      	beq.n	409e <__cvt+0x36>
    408c:	1c3a      	adds	r2, r7, #0
    408e:	3a45      	subs	r2, #69	; 0x45
    4090:	4251      	negs	r1, r2
    4092:	414a      	adcs	r2, r1
    4094:	9910      	ldr	r1, [sp, #64]	; 0x40
    4096:	2302      	movs	r3, #2
    4098:	1889      	adds	r1, r1, r2
    409a:	9110      	str	r1, [sp, #64]	; 0x40
    409c:	e000      	b.n	40a0 <__cvt+0x38>
    409e:	2303      	movs	r3, #3
    40a0:	9300      	str	r3, [sp, #0]
    40a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    40a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    40a6:	9302      	str	r3, [sp, #8]
    40a8:	ab08      	add	r3, sp, #32
    40aa:	9303      	str	r3, [sp, #12]
    40ac:	ab09      	add	r3, sp, #36	; 0x24
    40ae:	9201      	str	r2, [sp, #4]
    40b0:	9304      	str	r3, [sp, #16]
    40b2:	1c32      	adds	r2, r6, #0
    40b4:	1c23      	adds	r3, r4, #0
    40b6:	f000 fd83 	bl	4bc0 <_dtoa_r>
    40ba:	1c05      	adds	r5, r0, #0
    40bc:	2f47      	cmp	r7, #71	; 0x47
    40be:	d102      	bne.n	40c6 <__cvt+0x5e>
    40c0:	9911      	ldr	r1, [sp, #68]	; 0x44
    40c2:	07c9      	lsls	r1, r1, #31
    40c4:	d52c      	bpl.n	4120 <__cvt+0xb8>
    40c6:	9910      	ldr	r1, [sp, #64]	; 0x40
    40c8:	1869      	adds	r1, r5, r1
    40ca:	9107      	str	r1, [sp, #28]
    40cc:	2f46      	cmp	r7, #70	; 0x46
    40ce:	d114      	bne.n	40fa <__cvt+0x92>
    40d0:	782b      	ldrb	r3, [r5, #0]
    40d2:	2b30      	cmp	r3, #48	; 0x30
    40d4:	d10c      	bne.n	40f0 <__cvt+0x88>
    40d6:	1c30      	adds	r0, r6, #0
    40d8:	1c21      	adds	r1, r4, #0
    40da:	4b16      	ldr	r3, [pc, #88]	; (4134 <__cvt+0xcc>)
    40dc:	4a14      	ldr	r2, [pc, #80]	; (4130 <__cvt+0xc8>)
    40de:	f002 fec5 	bl	6e6c <__aeabi_dcmpeq>
    40e2:	2800      	cmp	r0, #0
    40e4:	d104      	bne.n	40f0 <__cvt+0x88>
    40e6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    40e8:	2301      	movs	r3, #1
    40ea:	9913      	ldr	r1, [sp, #76]	; 0x4c
    40ec:	1a9b      	subs	r3, r3, r2
    40ee:	600b      	str	r3, [r1, #0]
    40f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    40f2:	9907      	ldr	r1, [sp, #28]
    40f4:	6813      	ldr	r3, [r2, #0]
    40f6:	18c9      	adds	r1, r1, r3
    40f8:	9107      	str	r1, [sp, #28]
    40fa:	1c30      	adds	r0, r6, #0
    40fc:	1c21      	adds	r1, r4, #0
    40fe:	4b0d      	ldr	r3, [pc, #52]	; (4134 <__cvt+0xcc>)
    4100:	4a0b      	ldr	r2, [pc, #44]	; (4130 <__cvt+0xc8>)
    4102:	f002 feb3 	bl	6e6c <__aeabi_dcmpeq>
    4106:	2800      	cmp	r0, #0
    4108:	d001      	beq.n	410e <__cvt+0xa6>
    410a:	9a07      	ldr	r2, [sp, #28]
    410c:	9209      	str	r2, [sp, #36]	; 0x24
    410e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4110:	9907      	ldr	r1, [sp, #28]
    4112:	428b      	cmp	r3, r1
    4114:	d204      	bcs.n	4120 <__cvt+0xb8>
    4116:	1c5a      	adds	r2, r3, #1
    4118:	9209      	str	r2, [sp, #36]	; 0x24
    411a:	2230      	movs	r2, #48	; 0x30
    411c:	701a      	strb	r2, [r3, #0]
    411e:	e7f6      	b.n	410e <__cvt+0xa6>
    4120:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4122:	1c28      	adds	r0, r5, #0
    4124:	1b5a      	subs	r2, r3, r5
    4126:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4128:	601a      	str	r2, [r3, #0]
    412a:	b00b      	add	sp, #44	; 0x2c
    412c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    412e:	46c0      	nop			; (mov r8, r8)
	...

00004138 <__exponent>:
    4138:	b5f0      	push	{r4, r5, r6, r7, lr}
    413a:	232b      	movs	r3, #43	; 0x2b
    413c:	b085      	sub	sp, #20
    413e:	1c05      	adds	r5, r0, #0
    4140:	1c0c      	adds	r4, r1, #0
    4142:	7002      	strb	r2, [r0, #0]
    4144:	1c86      	adds	r6, r0, #2
    4146:	2900      	cmp	r1, #0
    4148:	da01      	bge.n	414e <__exponent+0x16>
    414a:	424c      	negs	r4, r1
    414c:	232d      	movs	r3, #45	; 0x2d
    414e:	706b      	strb	r3, [r5, #1]
    4150:	2c09      	cmp	r4, #9
    4152:	dd1e      	ble.n	4192 <__exponent+0x5a>
    4154:	466f      	mov	r7, sp
    4156:	370e      	adds	r7, #14
    4158:	1c20      	adds	r0, r4, #0
    415a:	210a      	movs	r1, #10
    415c:	9701      	str	r7, [sp, #4]
    415e:	f002 fe69 	bl	6e34 <__aeabi_idivmod>
    4162:	3130      	adds	r1, #48	; 0x30
    4164:	7039      	strb	r1, [r7, #0]
    4166:	1c20      	adds	r0, r4, #0
    4168:	210a      	movs	r1, #10
    416a:	f002 fe0d 	bl	6d88 <__aeabi_idiv>
    416e:	3f01      	subs	r7, #1
    4170:	1e04      	subs	r4, r0, #0
    4172:	2c09      	cmp	r4, #9
    4174:	dcf0      	bgt.n	4158 <__exponent+0x20>
    4176:	9b01      	ldr	r3, [sp, #4]
    4178:	3430      	adds	r4, #48	; 0x30
    417a:	3b01      	subs	r3, #1
    417c:	701c      	strb	r4, [r3, #0]
    417e:	466a      	mov	r2, sp
    4180:	320f      	adds	r2, #15
    4182:	1c30      	adds	r0, r6, #0
    4184:	4293      	cmp	r3, r2
    4186:	d209      	bcs.n	419c <__exponent+0x64>
    4188:	781a      	ldrb	r2, [r3, #0]
    418a:	3301      	adds	r3, #1
    418c:	7032      	strb	r2, [r6, #0]
    418e:	3601      	adds	r6, #1
    4190:	e7f5      	b.n	417e <__exponent+0x46>
    4192:	2330      	movs	r3, #48	; 0x30
    4194:	18e4      	adds	r4, r4, r3
    4196:	7033      	strb	r3, [r6, #0]
    4198:	1cb0      	adds	r0, r6, #2
    419a:	7074      	strb	r4, [r6, #1]
    419c:	1b40      	subs	r0, r0, r5
    419e:	b005      	add	sp, #20
    41a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41a2:	0000      	movs	r0, r0
    41a4:	0000      	movs	r0, r0
	...

000041a8 <_printf_float>:
    41a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    41aa:	b093      	sub	sp, #76	; 0x4c
    41ac:	1c0c      	adds	r4, r1, #0
    41ae:	920a      	str	r2, [sp, #40]	; 0x28
    41b0:	930b      	str	r3, [sp, #44]	; 0x2c
    41b2:	9e18      	ldr	r6, [sp, #96]	; 0x60
    41b4:	1c05      	adds	r5, r0, #0
    41b6:	f001 ff6d 	bl	6094 <_localeconv_r>
    41ba:	6800      	ldr	r0, [r0, #0]
    41bc:	900c      	str	r0, [sp, #48]	; 0x30
    41be:	f7fe ff0f 	bl	2fe0 <strlen>
    41c2:	2300      	movs	r3, #0
    41c4:	9310      	str	r3, [sp, #64]	; 0x40
    41c6:	6833      	ldr	r3, [r6, #0]
    41c8:	2207      	movs	r2, #7
    41ca:	3307      	adds	r3, #7
    41cc:	4393      	bics	r3, r2
    41ce:	1c1a      	adds	r2, r3, #0
    41d0:	3208      	adds	r2, #8
    41d2:	900d      	str	r0, [sp, #52]	; 0x34
    41d4:	7e27      	ldrb	r7, [r4, #24]
    41d6:	6818      	ldr	r0, [r3, #0]
    41d8:	6859      	ldr	r1, [r3, #4]
    41da:	6032      	str	r2, [r6, #0]
    41dc:	64a0      	str	r0, [r4, #72]	; 0x48
    41de:	64e1      	str	r1, [r4, #76]	; 0x4c
    41e0:	f002 fc6a 	bl	6ab8 <__fpclassifyd>
    41e4:	2801      	cmp	r0, #1
    41e6:	d119      	bne.n	421c <_printf_float+0x74>
    41e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    41ea:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    41ec:	4bb9      	ldr	r3, [pc, #740]	; (44d4 <_printf_float+0x32c>)
    41ee:	4ab8      	ldr	r2, [pc, #736]	; (44d0 <_printf_float+0x328>)
    41f0:	f002 fe42 	bl	6e78 <__aeabi_dcmplt>
    41f4:	2800      	cmp	r0, #0
    41f6:	d003      	beq.n	4200 <_printf_float+0x58>
    41f8:	1c23      	adds	r3, r4, #0
    41fa:	222d      	movs	r2, #45	; 0x2d
    41fc:	3343      	adds	r3, #67	; 0x43
    41fe:	701a      	strb	r2, [r3, #0]
    4200:	2f47      	cmp	r7, #71	; 0x47
    4202:	d801      	bhi.n	4208 <_printf_float+0x60>
    4204:	4eb4      	ldr	r6, [pc, #720]	; (44d8 <_printf_float+0x330>)
    4206:	e000      	b.n	420a <_printf_float+0x62>
    4208:	4eb4      	ldr	r6, [pc, #720]	; (44dc <_printf_float+0x334>)
    420a:	2303      	movs	r3, #3
    420c:	6820      	ldr	r0, [r4, #0]
    420e:	6123      	str	r3, [r4, #16]
    4210:	2304      	movs	r3, #4
    4212:	4398      	bics	r0, r3
    4214:	2100      	movs	r1, #0
    4216:	6020      	str	r0, [r4, #0]
    4218:	9109      	str	r1, [sp, #36]	; 0x24
    421a:	e091      	b.n	4340 <_printf_float+0x198>
    421c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    421e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4220:	f002 fc4a 	bl	6ab8 <__fpclassifyd>
    4224:	6823      	ldr	r3, [r4, #0]
    4226:	2800      	cmp	r0, #0
    4228:	d10c      	bne.n	4244 <_printf_float+0x9c>
    422a:	2f47      	cmp	r7, #71	; 0x47
    422c:	d801      	bhi.n	4232 <_printf_float+0x8a>
    422e:	4eac      	ldr	r6, [pc, #688]	; (44e0 <_printf_float+0x338>)
    4230:	e000      	b.n	4234 <_printf_float+0x8c>
    4232:	4eac      	ldr	r6, [pc, #688]	; (44e4 <_printf_float+0x33c>)
    4234:	2203      	movs	r2, #3
    4236:	6122      	str	r2, [r4, #16]
    4238:	2204      	movs	r2, #4
    423a:	4393      	bics	r3, r2
    423c:	2200      	movs	r2, #0
    423e:	6023      	str	r3, [r4, #0]
    4240:	9209      	str	r2, [sp, #36]	; 0x24
    4242:	e07d      	b.n	4340 <_printf_float+0x198>
    4244:	6862      	ldr	r2, [r4, #4]
    4246:	1c56      	adds	r6, r2, #1
    4248:	d101      	bne.n	424e <_printf_float+0xa6>
    424a:	2206      	movs	r2, #6
    424c:	e007      	b.n	425e <_printf_float+0xb6>
    424e:	2120      	movs	r1, #32
    4250:	1c38      	adds	r0, r7, #0
    4252:	4388      	bics	r0, r1
    4254:	2847      	cmp	r0, #71	; 0x47
    4256:	d103      	bne.n	4260 <_printf_float+0xb8>
    4258:	2a00      	cmp	r2, #0
    425a:	d101      	bne.n	4260 <_printf_float+0xb8>
    425c:	2201      	movs	r2, #1
    425e:	6062      	str	r2, [r4, #4]
    4260:	2280      	movs	r2, #128	; 0x80
    4262:	00d2      	lsls	r2, r2, #3
    4264:	4313      	orrs	r3, r2
    4266:	6023      	str	r3, [r4, #0]
    4268:	9301      	str	r3, [sp, #4]
    426a:	466b      	mov	r3, sp
    426c:	333b      	adds	r3, #59	; 0x3b
    426e:	9302      	str	r3, [sp, #8]
    4270:	ab0f      	add	r3, sp, #60	; 0x3c
    4272:	6861      	ldr	r1, [r4, #4]
    4274:	9303      	str	r3, [sp, #12]
    4276:	ab10      	add	r3, sp, #64	; 0x40
    4278:	9305      	str	r3, [sp, #20]
    427a:	2300      	movs	r3, #0
    427c:	9100      	str	r1, [sp, #0]
    427e:	9306      	str	r3, [sp, #24]
    4280:	9704      	str	r7, [sp, #16]
    4282:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4284:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4286:	1c28      	adds	r0, r5, #0
    4288:	f7ff feee 	bl	4068 <__cvt>
    428c:	2320      	movs	r3, #32
    428e:	1c3a      	adds	r2, r7, #0
    4290:	1c06      	adds	r6, r0, #0
    4292:	439a      	bics	r2, r3
    4294:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4296:	2a47      	cmp	r2, #71	; 0x47
    4298:	d107      	bne.n	42aa <_printf_float+0x102>
    429a:	1ccb      	adds	r3, r1, #3
    429c:	db02      	blt.n	42a4 <_printf_float+0xfc>
    429e:	6860      	ldr	r0, [r4, #4]
    42a0:	4281      	cmp	r1, r0
    42a2:	dd2e      	ble.n	4302 <_printf_float+0x15a>
    42a4:	3f02      	subs	r7, #2
    42a6:	b2ff      	uxtb	r7, r7
    42a8:	e001      	b.n	42ae <_printf_float+0x106>
    42aa:	2f65      	cmp	r7, #101	; 0x65
    42ac:	d812      	bhi.n	42d4 <_printf_float+0x12c>
    42ae:	1c20      	adds	r0, r4, #0
    42b0:	3901      	subs	r1, #1
    42b2:	1c3a      	adds	r2, r7, #0
    42b4:	3050      	adds	r0, #80	; 0x50
    42b6:	910f      	str	r1, [sp, #60]	; 0x3c
    42b8:	f7ff ff3e 	bl	4138 <__exponent>
    42bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
    42be:	9009      	str	r0, [sp, #36]	; 0x24
    42c0:	18c2      	adds	r2, r0, r3
    42c2:	6122      	str	r2, [r4, #16]
    42c4:	2b01      	cmp	r3, #1
    42c6:	dc02      	bgt.n	42ce <_printf_float+0x126>
    42c8:	6821      	ldr	r1, [r4, #0]
    42ca:	07c9      	lsls	r1, r1, #31
    42cc:	d52f      	bpl.n	432e <_printf_float+0x186>
    42ce:	3201      	adds	r2, #1
    42d0:	6122      	str	r2, [r4, #16]
    42d2:	e02c      	b.n	432e <_printf_float+0x186>
    42d4:	2f66      	cmp	r7, #102	; 0x66
    42d6:	d115      	bne.n	4304 <_printf_float+0x15c>
    42d8:	6863      	ldr	r3, [r4, #4]
    42da:	2900      	cmp	r1, #0
    42dc:	dd08      	ble.n	42f0 <_printf_float+0x148>
    42de:	6121      	str	r1, [r4, #16]
    42e0:	2b00      	cmp	r3, #0
    42e2:	d102      	bne.n	42ea <_printf_float+0x142>
    42e4:	6822      	ldr	r2, [r4, #0]
    42e6:	07d2      	lsls	r2, r2, #31
    42e8:	d51d      	bpl.n	4326 <_printf_float+0x17e>
    42ea:	3301      	adds	r3, #1
    42ec:	18c9      	adds	r1, r1, r3
    42ee:	e011      	b.n	4314 <_printf_float+0x16c>
    42f0:	2b00      	cmp	r3, #0
    42f2:	d103      	bne.n	42fc <_printf_float+0x154>
    42f4:	6820      	ldr	r0, [r4, #0]
    42f6:	2201      	movs	r2, #1
    42f8:	4210      	tst	r0, r2
    42fa:	d000      	beq.n	42fe <_printf_float+0x156>
    42fc:	1c9a      	adds	r2, r3, #2
    42fe:	6122      	str	r2, [r4, #16]
    4300:	e011      	b.n	4326 <_printf_float+0x17e>
    4302:	2767      	movs	r7, #103	; 0x67
    4304:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4306:	4291      	cmp	r1, r2
    4308:	db06      	blt.n	4318 <_printf_float+0x170>
    430a:	6822      	ldr	r2, [r4, #0]
    430c:	6121      	str	r1, [r4, #16]
    430e:	07d2      	lsls	r2, r2, #31
    4310:	d509      	bpl.n	4326 <_printf_float+0x17e>
    4312:	3101      	adds	r1, #1
    4314:	6121      	str	r1, [r4, #16]
    4316:	e006      	b.n	4326 <_printf_float+0x17e>
    4318:	2301      	movs	r3, #1
    431a:	2900      	cmp	r1, #0
    431c:	dc01      	bgt.n	4322 <_printf_float+0x17a>
    431e:	2302      	movs	r3, #2
    4320:	1a5b      	subs	r3, r3, r1
    4322:	18d3      	adds	r3, r2, r3
    4324:	6123      	str	r3, [r4, #16]
    4326:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4328:	2000      	movs	r0, #0
    432a:	65a3      	str	r3, [r4, #88]	; 0x58
    432c:	9009      	str	r0, [sp, #36]	; 0x24
    432e:	466b      	mov	r3, sp
    4330:	333b      	adds	r3, #59	; 0x3b
    4332:	781b      	ldrb	r3, [r3, #0]
    4334:	2b00      	cmp	r3, #0
    4336:	d003      	beq.n	4340 <_printf_float+0x198>
    4338:	1c23      	adds	r3, r4, #0
    433a:	222d      	movs	r2, #45	; 0x2d
    433c:	3343      	adds	r3, #67	; 0x43
    433e:	701a      	strb	r2, [r3, #0]
    4340:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4342:	1c28      	adds	r0, r5, #0
    4344:	9100      	str	r1, [sp, #0]
    4346:	aa11      	add	r2, sp, #68	; 0x44
    4348:	1c21      	adds	r1, r4, #0
    434a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    434c:	f000 f958 	bl	4600 <_printf_common>
    4350:	3001      	adds	r0, #1
    4352:	d102      	bne.n	435a <_printf_float+0x1b2>
    4354:	2001      	movs	r0, #1
    4356:	4240      	negs	r0, r0
    4358:	e14c      	b.n	45f4 <_printf_float+0x44c>
    435a:	6822      	ldr	r2, [r4, #0]
    435c:	0553      	lsls	r3, r2, #21
    435e:	d404      	bmi.n	436a <_printf_float+0x1c2>
    4360:	1c28      	adds	r0, r5, #0
    4362:	990a      	ldr	r1, [sp, #40]	; 0x28
    4364:	1c32      	adds	r2, r6, #0
    4366:	6923      	ldr	r3, [r4, #16]
    4368:	e067      	b.n	443a <_printf_float+0x292>
    436a:	2f65      	cmp	r7, #101	; 0x65
    436c:	d800      	bhi.n	4370 <_printf_float+0x1c8>
    436e:	e0e0      	b.n	4532 <_printf_float+0x38a>
    4370:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4372:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4374:	4b57      	ldr	r3, [pc, #348]	; (44d4 <_printf_float+0x32c>)
    4376:	4a56      	ldr	r2, [pc, #344]	; (44d0 <_printf_float+0x328>)
    4378:	f002 fd78 	bl	6e6c <__aeabi_dcmpeq>
    437c:	2800      	cmp	r0, #0
    437e:	d02b      	beq.n	43d8 <_printf_float+0x230>
    4380:	1c28      	adds	r0, r5, #0
    4382:	990a      	ldr	r1, [sp, #40]	; 0x28
    4384:	4a58      	ldr	r2, [pc, #352]	; (44e8 <_printf_float+0x340>)
    4386:	2301      	movs	r3, #1
    4388:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    438a:	47b0      	blx	r6
    438c:	3001      	adds	r0, #1
    438e:	d0e1      	beq.n	4354 <_printf_float+0x1ac>
    4390:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4392:	9810      	ldr	r0, [sp, #64]	; 0x40
    4394:	4287      	cmp	r7, r0
    4396:	db07      	blt.n	43a8 <_printf_float+0x200>
    4398:	6821      	ldr	r1, [r4, #0]
    439a:	07c9      	lsls	r1, r1, #31
    439c:	d404      	bmi.n	43a8 <_printf_float+0x200>
    439e:	6827      	ldr	r7, [r4, #0]
    43a0:	07bf      	lsls	r7, r7, #30
    43a2:	d500      	bpl.n	43a6 <_printf_float+0x1fe>
    43a4:	e10e      	b.n	45c4 <_printf_float+0x41c>
    43a6:	e113      	b.n	45d0 <_printf_float+0x428>
    43a8:	1c28      	adds	r0, r5, #0
    43aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    43ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    43ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    43b0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    43b2:	47b0      	blx	r6
    43b4:	3001      	adds	r0, #1
    43b6:	d0cd      	beq.n	4354 <_printf_float+0x1ac>
    43b8:	2600      	movs	r6, #0
    43ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
    43bc:	3b01      	subs	r3, #1
    43be:	429e      	cmp	r6, r3
    43c0:	daed      	bge.n	439e <_printf_float+0x1f6>
    43c2:	1c22      	adds	r2, r4, #0
    43c4:	1c28      	adds	r0, r5, #0
    43c6:	990a      	ldr	r1, [sp, #40]	; 0x28
    43c8:	321a      	adds	r2, #26
    43ca:	2301      	movs	r3, #1
    43cc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    43ce:	47b8      	blx	r7
    43d0:	3001      	adds	r0, #1
    43d2:	d0bf      	beq.n	4354 <_printf_float+0x1ac>
    43d4:	3601      	adds	r6, #1
    43d6:	e7f0      	b.n	43ba <_printf_float+0x212>
    43d8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    43da:	2800      	cmp	r0, #0
    43dc:	dc30      	bgt.n	4440 <_printf_float+0x298>
    43de:	1c28      	adds	r0, r5, #0
    43e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    43e2:	4a41      	ldr	r2, [pc, #260]	; (44e8 <_printf_float+0x340>)
    43e4:	2301      	movs	r3, #1
    43e6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    43e8:	47b8      	blx	r7
    43ea:	3001      	adds	r0, #1
    43ec:	d0b2      	beq.n	4354 <_printf_float+0x1ac>
    43ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
    43f0:	2800      	cmp	r0, #0
    43f2:	d105      	bne.n	4400 <_printf_float+0x258>
    43f4:	9910      	ldr	r1, [sp, #64]	; 0x40
    43f6:	2900      	cmp	r1, #0
    43f8:	d102      	bne.n	4400 <_printf_float+0x258>
    43fa:	6822      	ldr	r2, [r4, #0]
    43fc:	07d2      	lsls	r2, r2, #31
    43fe:	d5ce      	bpl.n	439e <_printf_float+0x1f6>
    4400:	1c28      	adds	r0, r5, #0
    4402:	990a      	ldr	r1, [sp, #40]	; 0x28
    4404:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4408:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    440a:	47b8      	blx	r7
    440c:	3001      	adds	r0, #1
    440e:	d0a1      	beq.n	4354 <_printf_float+0x1ac>
    4410:	2700      	movs	r7, #0
    4412:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4414:	9709      	str	r7, [sp, #36]	; 0x24
    4416:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4418:	4243      	negs	r3, r0
    441a:	990a      	ldr	r1, [sp, #40]	; 0x28
    441c:	1c28      	adds	r0, r5, #0
    441e:	429f      	cmp	r7, r3
    4420:	da09      	bge.n	4436 <_printf_float+0x28e>
    4422:	1c22      	adds	r2, r4, #0
    4424:	321a      	adds	r2, #26
    4426:	2301      	movs	r3, #1
    4428:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    442a:	47b8      	blx	r7
    442c:	3001      	adds	r0, #1
    442e:	d091      	beq.n	4354 <_printf_float+0x1ac>
    4430:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4432:	3701      	adds	r7, #1
    4434:	e7ed      	b.n	4412 <_printf_float+0x26a>
    4436:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4438:	1c32      	adds	r2, r6, #0
    443a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    443c:	47b0      	blx	r6
    443e:	e0b5      	b.n	45ac <_printf_float+0x404>
    4440:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4442:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4444:	9708      	str	r7, [sp, #32]
    4446:	429f      	cmp	r7, r3
    4448:	dd00      	ble.n	444c <_printf_float+0x2a4>
    444a:	9308      	str	r3, [sp, #32]
    444c:	9f08      	ldr	r7, [sp, #32]
    444e:	2f00      	cmp	r7, #0
    4450:	dc01      	bgt.n	4456 <_printf_float+0x2ae>
    4452:	2700      	movs	r7, #0
    4454:	e014      	b.n	4480 <_printf_float+0x2d8>
    4456:	1c28      	adds	r0, r5, #0
    4458:	990a      	ldr	r1, [sp, #40]	; 0x28
    445a:	1c32      	adds	r2, r6, #0
    445c:	9b08      	ldr	r3, [sp, #32]
    445e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4460:	47b8      	blx	r7
    4462:	3001      	adds	r0, #1
    4464:	d1f5      	bne.n	4452 <_printf_float+0x2aa>
    4466:	e775      	b.n	4354 <_printf_float+0x1ac>
    4468:	1c22      	adds	r2, r4, #0
    446a:	1c28      	adds	r0, r5, #0
    446c:	990a      	ldr	r1, [sp, #40]	; 0x28
    446e:	321a      	adds	r2, #26
    4470:	2301      	movs	r3, #1
    4472:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4474:	47b8      	blx	r7
    4476:	3001      	adds	r0, #1
    4478:	d100      	bne.n	447c <_printf_float+0x2d4>
    447a:	e76b      	b.n	4354 <_printf_float+0x1ac>
    447c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    447e:	3701      	adds	r7, #1
    4480:	9709      	str	r7, [sp, #36]	; 0x24
    4482:	9f08      	ldr	r7, [sp, #32]
    4484:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4486:	43fa      	mvns	r2, r7
    4488:	17d2      	asrs	r2, r2, #31
    448a:	403a      	ands	r2, r7
    448c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    448e:	1a9a      	subs	r2, r3, r2
    4490:	4297      	cmp	r7, r2
    4492:	dbe9      	blt.n	4468 <_printf_float+0x2c0>
    4494:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4496:	9910      	ldr	r1, [sp, #64]	; 0x40
    4498:	18f3      	adds	r3, r6, r3
    449a:	9309      	str	r3, [sp, #36]	; 0x24
    449c:	4288      	cmp	r0, r1
    449e:	db0e      	blt.n	44be <_printf_float+0x316>
    44a0:	6822      	ldr	r2, [r4, #0]
    44a2:	07d2      	lsls	r2, r2, #31
    44a4:	d40b      	bmi.n	44be <_printf_float+0x316>
    44a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    44a8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    44aa:	18f6      	adds	r6, r6, r3
    44ac:	1bdb      	subs	r3, r3, r7
    44ae:	9f09      	ldr	r7, [sp, #36]	; 0x24
    44b0:	1bf6      	subs	r6, r6, r7
    44b2:	429e      	cmp	r6, r3
    44b4:	dd00      	ble.n	44b8 <_printf_float+0x310>
    44b6:	1c1e      	adds	r6, r3, #0
    44b8:	2e00      	cmp	r6, #0
    44ba:	dc17      	bgt.n	44ec <_printf_float+0x344>
    44bc:	e01f      	b.n	44fe <_printf_float+0x356>
    44be:	1c28      	adds	r0, r5, #0
    44c0:	990a      	ldr	r1, [sp, #40]	; 0x28
    44c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    44c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    44c6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    44c8:	47b8      	blx	r7
    44ca:	3001      	adds	r0, #1
    44cc:	d1eb      	bne.n	44a6 <_printf_float+0x2fe>
    44ce:	e741      	b.n	4354 <_printf_float+0x1ac>
	...
    44d8:	00009a59 	.word	0x00009a59
    44dc:	00009a5d 	.word	0x00009a5d
    44e0:	00009a61 	.word	0x00009a61
    44e4:	00009a65 	.word	0x00009a65
    44e8:	00009a69 	.word	0x00009a69
    44ec:	1c28      	adds	r0, r5, #0
    44ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    44f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    44f2:	1c33      	adds	r3, r6, #0
    44f4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    44f6:	47b8      	blx	r7
    44f8:	3001      	adds	r0, #1
    44fa:	d100      	bne.n	44fe <_printf_float+0x356>
    44fc:	e72a      	b.n	4354 <_printf_float+0x1ac>
    44fe:	2700      	movs	r7, #0
    4500:	e00b      	b.n	451a <_printf_float+0x372>
    4502:	1c22      	adds	r2, r4, #0
    4504:	1c28      	adds	r0, r5, #0
    4506:	990a      	ldr	r1, [sp, #40]	; 0x28
    4508:	321a      	adds	r2, #26
    450a:	2301      	movs	r3, #1
    450c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    450e:	47b8      	blx	r7
    4510:	3001      	adds	r0, #1
    4512:	d100      	bne.n	4516 <_printf_float+0x36e>
    4514:	e71e      	b.n	4354 <_printf_float+0x1ac>
    4516:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4518:	3701      	adds	r7, #1
    451a:	9709      	str	r7, [sp, #36]	; 0x24
    451c:	9810      	ldr	r0, [sp, #64]	; 0x40
    451e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4520:	43f3      	mvns	r3, r6
    4522:	17db      	asrs	r3, r3, #31
    4524:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4526:	1a42      	subs	r2, r0, r1
    4528:	4033      	ands	r3, r6
    452a:	1ad3      	subs	r3, r2, r3
    452c:	429f      	cmp	r7, r3
    452e:	dbe8      	blt.n	4502 <_printf_float+0x35a>
    4530:	e735      	b.n	439e <_printf_float+0x1f6>
    4532:	9810      	ldr	r0, [sp, #64]	; 0x40
    4534:	2801      	cmp	r0, #1
    4536:	dc02      	bgt.n	453e <_printf_float+0x396>
    4538:	2301      	movs	r3, #1
    453a:	421a      	tst	r2, r3
    453c:	d03a      	beq.n	45b4 <_printf_float+0x40c>
    453e:	1c28      	adds	r0, r5, #0
    4540:	990a      	ldr	r1, [sp, #40]	; 0x28
    4542:	1c32      	adds	r2, r6, #0
    4544:	2301      	movs	r3, #1
    4546:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4548:	47b8      	blx	r7
    454a:	3001      	adds	r0, #1
    454c:	d100      	bne.n	4550 <_printf_float+0x3a8>
    454e:	e701      	b.n	4354 <_printf_float+0x1ac>
    4550:	1c28      	adds	r0, r5, #0
    4552:	990a      	ldr	r1, [sp, #40]	; 0x28
    4554:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4556:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4558:	47b8      	blx	r7
    455a:	3001      	adds	r0, #1
    455c:	d100      	bne.n	4560 <_printf_float+0x3b8>
    455e:	e6f9      	b.n	4354 <_printf_float+0x1ac>
    4560:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4562:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4564:	4b25      	ldr	r3, [pc, #148]	; (45fc <_printf_float+0x454>)
    4566:	4a24      	ldr	r2, [pc, #144]	; (45f8 <_printf_float+0x450>)
    4568:	f002 fc80 	bl	6e6c <__aeabi_dcmpeq>
    456c:	2800      	cmp	r0, #0
    456e:	d001      	beq.n	4574 <_printf_float+0x3cc>
    4570:	2600      	movs	r6, #0
    4572:	e010      	b.n	4596 <_printf_float+0x3ee>
    4574:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4576:	1c72      	adds	r2, r6, #1
    4578:	3b01      	subs	r3, #1
    457a:	1c28      	adds	r0, r5, #0
    457c:	990a      	ldr	r1, [sp, #40]	; 0x28
    457e:	e01c      	b.n	45ba <_printf_float+0x412>
    4580:	1c22      	adds	r2, r4, #0
    4582:	1c28      	adds	r0, r5, #0
    4584:	990a      	ldr	r1, [sp, #40]	; 0x28
    4586:	321a      	adds	r2, #26
    4588:	2301      	movs	r3, #1
    458a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    458c:	47b8      	blx	r7
    458e:	3001      	adds	r0, #1
    4590:	d100      	bne.n	4594 <_printf_float+0x3ec>
    4592:	e6df      	b.n	4354 <_printf_float+0x1ac>
    4594:	3601      	adds	r6, #1
    4596:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4598:	3b01      	subs	r3, #1
    459a:	429e      	cmp	r6, r3
    459c:	dbf0      	blt.n	4580 <_printf_float+0x3d8>
    459e:	1c22      	adds	r2, r4, #0
    45a0:	1c28      	adds	r0, r5, #0
    45a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    45a4:	3250      	adds	r2, #80	; 0x50
    45a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    45a8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    45aa:	47b8      	blx	r7
    45ac:	3001      	adds	r0, #1
    45ae:	d000      	beq.n	45b2 <_printf_float+0x40a>
    45b0:	e6f5      	b.n	439e <_printf_float+0x1f6>
    45b2:	e6cf      	b.n	4354 <_printf_float+0x1ac>
    45b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    45b6:	1c28      	adds	r0, r5, #0
    45b8:	1c32      	adds	r2, r6, #0
    45ba:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    45bc:	47b0      	blx	r6
    45be:	3001      	adds	r0, #1
    45c0:	d1ed      	bne.n	459e <_printf_float+0x3f6>
    45c2:	e6c7      	b.n	4354 <_printf_float+0x1ac>
    45c4:	2600      	movs	r6, #0
    45c6:	68e0      	ldr	r0, [r4, #12]
    45c8:	9911      	ldr	r1, [sp, #68]	; 0x44
    45ca:	1a43      	subs	r3, r0, r1
    45cc:	429e      	cmp	r6, r3
    45ce:	db05      	blt.n	45dc <_printf_float+0x434>
    45d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
    45d2:	68e0      	ldr	r0, [r4, #12]
    45d4:	4298      	cmp	r0, r3
    45d6:	da0d      	bge.n	45f4 <_printf_float+0x44c>
    45d8:	1c18      	adds	r0, r3, #0
    45da:	e00b      	b.n	45f4 <_printf_float+0x44c>
    45dc:	1c22      	adds	r2, r4, #0
    45de:	1c28      	adds	r0, r5, #0
    45e0:	990a      	ldr	r1, [sp, #40]	; 0x28
    45e2:	3219      	adds	r2, #25
    45e4:	2301      	movs	r3, #1
    45e6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    45e8:	47b8      	blx	r7
    45ea:	3001      	adds	r0, #1
    45ec:	d100      	bne.n	45f0 <_printf_float+0x448>
    45ee:	e6b1      	b.n	4354 <_printf_float+0x1ac>
    45f0:	3601      	adds	r6, #1
    45f2:	e7e8      	b.n	45c6 <_printf_float+0x41e>
    45f4:	b013      	add	sp, #76	; 0x4c
    45f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004600 <_printf_common>:
    4600:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4602:	1c15      	adds	r5, r2, #0
    4604:	9301      	str	r3, [sp, #4]
    4606:	690a      	ldr	r2, [r1, #16]
    4608:	688b      	ldr	r3, [r1, #8]
    460a:	1c06      	adds	r6, r0, #0
    460c:	1c0c      	adds	r4, r1, #0
    460e:	4293      	cmp	r3, r2
    4610:	da00      	bge.n	4614 <_printf_common+0x14>
    4612:	1c13      	adds	r3, r2, #0
    4614:	1c22      	adds	r2, r4, #0
    4616:	602b      	str	r3, [r5, #0]
    4618:	3243      	adds	r2, #67	; 0x43
    461a:	7812      	ldrb	r2, [r2, #0]
    461c:	2a00      	cmp	r2, #0
    461e:	d001      	beq.n	4624 <_printf_common+0x24>
    4620:	3301      	adds	r3, #1
    4622:	602b      	str	r3, [r5, #0]
    4624:	6820      	ldr	r0, [r4, #0]
    4626:	0680      	lsls	r0, r0, #26
    4628:	d502      	bpl.n	4630 <_printf_common+0x30>
    462a:	682b      	ldr	r3, [r5, #0]
    462c:	3302      	adds	r3, #2
    462e:	602b      	str	r3, [r5, #0]
    4630:	6821      	ldr	r1, [r4, #0]
    4632:	2706      	movs	r7, #6
    4634:	400f      	ands	r7, r1
    4636:	d01f      	beq.n	4678 <_printf_common+0x78>
    4638:	1c23      	adds	r3, r4, #0
    463a:	3343      	adds	r3, #67	; 0x43
    463c:	781b      	ldrb	r3, [r3, #0]
    463e:	1e5a      	subs	r2, r3, #1
    4640:	4193      	sbcs	r3, r2
    4642:	6822      	ldr	r2, [r4, #0]
    4644:	0692      	lsls	r2, r2, #26
    4646:	d51f      	bpl.n	4688 <_printf_common+0x88>
    4648:	18e1      	adds	r1, r4, r3
    464a:	3140      	adds	r1, #64	; 0x40
    464c:	2030      	movs	r0, #48	; 0x30
    464e:	70c8      	strb	r0, [r1, #3]
    4650:	1c21      	adds	r1, r4, #0
    4652:	1c5a      	adds	r2, r3, #1
    4654:	3145      	adds	r1, #69	; 0x45
    4656:	7809      	ldrb	r1, [r1, #0]
    4658:	18a2      	adds	r2, r4, r2
    465a:	3240      	adds	r2, #64	; 0x40
    465c:	3302      	adds	r3, #2
    465e:	70d1      	strb	r1, [r2, #3]
    4660:	e012      	b.n	4688 <_printf_common+0x88>
    4662:	1c22      	adds	r2, r4, #0
    4664:	1c30      	adds	r0, r6, #0
    4666:	9901      	ldr	r1, [sp, #4]
    4668:	3219      	adds	r2, #25
    466a:	2301      	movs	r3, #1
    466c:	9f08      	ldr	r7, [sp, #32]
    466e:	47b8      	blx	r7
    4670:	3001      	adds	r0, #1
    4672:	d011      	beq.n	4698 <_printf_common+0x98>
    4674:	9f00      	ldr	r7, [sp, #0]
    4676:	3701      	adds	r7, #1
    4678:	9700      	str	r7, [sp, #0]
    467a:	68e0      	ldr	r0, [r4, #12]
    467c:	6829      	ldr	r1, [r5, #0]
    467e:	9f00      	ldr	r7, [sp, #0]
    4680:	1a43      	subs	r3, r0, r1
    4682:	429f      	cmp	r7, r3
    4684:	dbed      	blt.n	4662 <_printf_common+0x62>
    4686:	e7d7      	b.n	4638 <_printf_common+0x38>
    4688:	1c22      	adds	r2, r4, #0
    468a:	1c30      	adds	r0, r6, #0
    468c:	9901      	ldr	r1, [sp, #4]
    468e:	3243      	adds	r2, #67	; 0x43
    4690:	9f08      	ldr	r7, [sp, #32]
    4692:	47b8      	blx	r7
    4694:	3001      	adds	r0, #1
    4696:	d102      	bne.n	469e <_printf_common+0x9e>
    4698:	2001      	movs	r0, #1
    469a:	4240      	negs	r0, r0
    469c:	e023      	b.n	46e6 <_printf_common+0xe6>
    469e:	6820      	ldr	r0, [r4, #0]
    46a0:	2106      	movs	r1, #6
    46a2:	682b      	ldr	r3, [r5, #0]
    46a4:	68e2      	ldr	r2, [r4, #12]
    46a6:	4001      	ands	r1, r0
    46a8:	2500      	movs	r5, #0
    46aa:	2904      	cmp	r1, #4
    46ac:	d103      	bne.n	46b6 <_printf_common+0xb6>
    46ae:	1ad5      	subs	r5, r2, r3
    46b0:	43eb      	mvns	r3, r5
    46b2:	17db      	asrs	r3, r3, #31
    46b4:	401d      	ands	r5, r3
    46b6:	68a2      	ldr	r2, [r4, #8]
    46b8:	6923      	ldr	r3, [r4, #16]
    46ba:	429a      	cmp	r2, r3
    46bc:	dd01      	ble.n	46c2 <_printf_common+0xc2>
    46be:	1ad3      	subs	r3, r2, r3
    46c0:	18ed      	adds	r5, r5, r3
    46c2:	2700      	movs	r7, #0
    46c4:	9700      	str	r7, [sp, #0]
    46c6:	9f00      	ldr	r7, [sp, #0]
    46c8:	42af      	cmp	r7, r5
    46ca:	da0b      	bge.n	46e4 <_printf_common+0xe4>
    46cc:	1c22      	adds	r2, r4, #0
    46ce:	1c30      	adds	r0, r6, #0
    46d0:	9901      	ldr	r1, [sp, #4]
    46d2:	321a      	adds	r2, #26
    46d4:	2301      	movs	r3, #1
    46d6:	9f08      	ldr	r7, [sp, #32]
    46d8:	47b8      	blx	r7
    46da:	3001      	adds	r0, #1
    46dc:	d0dc      	beq.n	4698 <_printf_common+0x98>
    46de:	9f00      	ldr	r7, [sp, #0]
    46e0:	3701      	adds	r7, #1
    46e2:	e7ef      	b.n	46c4 <_printf_common+0xc4>
    46e4:	2000      	movs	r0, #0
    46e6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000046e8 <_printf_i>:
    46e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    46ea:	1c0d      	adds	r5, r1, #0
    46ec:	b08b      	sub	sp, #44	; 0x2c
    46ee:	3543      	adds	r5, #67	; 0x43
    46f0:	9206      	str	r2, [sp, #24]
    46f2:	9005      	str	r0, [sp, #20]
    46f4:	9307      	str	r3, [sp, #28]
    46f6:	9504      	str	r5, [sp, #16]
    46f8:	7e0b      	ldrb	r3, [r1, #24]
    46fa:	1c0c      	adds	r4, r1, #0
    46fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    46fe:	2b6e      	cmp	r3, #110	; 0x6e
    4700:	d100      	bne.n	4704 <_printf_i+0x1c>
    4702:	e0a7      	b.n	4854 <_printf_i+0x16c>
    4704:	d811      	bhi.n	472a <_printf_i+0x42>
    4706:	2b63      	cmp	r3, #99	; 0x63
    4708:	d022      	beq.n	4750 <_printf_i+0x68>
    470a:	d809      	bhi.n	4720 <_printf_i+0x38>
    470c:	2b00      	cmp	r3, #0
    470e:	d100      	bne.n	4712 <_printf_i+0x2a>
    4710:	e0b0      	b.n	4874 <_printf_i+0x18c>
    4712:	2b58      	cmp	r3, #88	; 0x58
    4714:	d000      	beq.n	4718 <_printf_i+0x30>
    4716:	e0c0      	b.n	489a <_printf_i+0x1b2>
    4718:	3145      	adds	r1, #69	; 0x45
    471a:	700b      	strb	r3, [r1, #0]
    471c:	4d7b      	ldr	r5, [pc, #492]	; (490c <_printf_i+0x224>)
    471e:	e04e      	b.n	47be <_printf_i+0xd6>
    4720:	2b64      	cmp	r3, #100	; 0x64
    4722:	d01c      	beq.n	475e <_printf_i+0x76>
    4724:	2b69      	cmp	r3, #105	; 0x69
    4726:	d01a      	beq.n	475e <_printf_i+0x76>
    4728:	e0b7      	b.n	489a <_printf_i+0x1b2>
    472a:	2b73      	cmp	r3, #115	; 0x73
    472c:	d100      	bne.n	4730 <_printf_i+0x48>
    472e:	e0a5      	b.n	487c <_printf_i+0x194>
    4730:	d809      	bhi.n	4746 <_printf_i+0x5e>
    4732:	2b6f      	cmp	r3, #111	; 0x6f
    4734:	d029      	beq.n	478a <_printf_i+0xa2>
    4736:	2b70      	cmp	r3, #112	; 0x70
    4738:	d000      	beq.n	473c <_printf_i+0x54>
    473a:	e0ae      	b.n	489a <_printf_i+0x1b2>
    473c:	680e      	ldr	r6, [r1, #0]
    473e:	2320      	movs	r3, #32
    4740:	4333      	orrs	r3, r6
    4742:	600b      	str	r3, [r1, #0]
    4744:	e036      	b.n	47b4 <_printf_i+0xcc>
    4746:	2b75      	cmp	r3, #117	; 0x75
    4748:	d01f      	beq.n	478a <_printf_i+0xa2>
    474a:	2b78      	cmp	r3, #120	; 0x78
    474c:	d032      	beq.n	47b4 <_printf_i+0xcc>
    474e:	e0a4      	b.n	489a <_printf_i+0x1b2>
    4750:	6813      	ldr	r3, [r2, #0]
    4752:	1c0d      	adds	r5, r1, #0
    4754:	1d19      	adds	r1, r3, #4
    4756:	3542      	adds	r5, #66	; 0x42
    4758:	6011      	str	r1, [r2, #0]
    475a:	681b      	ldr	r3, [r3, #0]
    475c:	e09f      	b.n	489e <_printf_i+0x1b6>
    475e:	6821      	ldr	r1, [r4, #0]
    4760:	6813      	ldr	r3, [r2, #0]
    4762:	060e      	lsls	r6, r1, #24
    4764:	d503      	bpl.n	476e <_printf_i+0x86>
    4766:	1d19      	adds	r1, r3, #4
    4768:	6011      	str	r1, [r2, #0]
    476a:	681e      	ldr	r6, [r3, #0]
    476c:	e005      	b.n	477a <_printf_i+0x92>
    476e:	0648      	lsls	r0, r1, #25
    4770:	d5f9      	bpl.n	4766 <_printf_i+0x7e>
    4772:	1d19      	adds	r1, r3, #4
    4774:	6011      	str	r1, [r2, #0]
    4776:	2100      	movs	r1, #0
    4778:	5e5e      	ldrsh	r6, [r3, r1]
    477a:	4b64      	ldr	r3, [pc, #400]	; (490c <_printf_i+0x224>)
    477c:	2e00      	cmp	r6, #0
    477e:	da3b      	bge.n	47f8 <_printf_i+0x110>
    4780:	9d04      	ldr	r5, [sp, #16]
    4782:	222d      	movs	r2, #45	; 0x2d
    4784:	4276      	negs	r6, r6
    4786:	702a      	strb	r2, [r5, #0]
    4788:	e036      	b.n	47f8 <_printf_i+0x110>
    478a:	6821      	ldr	r1, [r4, #0]
    478c:	6813      	ldr	r3, [r2, #0]
    478e:	060e      	lsls	r6, r1, #24
    4790:	d503      	bpl.n	479a <_printf_i+0xb2>
    4792:	1d19      	adds	r1, r3, #4
    4794:	6011      	str	r1, [r2, #0]
    4796:	681e      	ldr	r6, [r3, #0]
    4798:	e004      	b.n	47a4 <_printf_i+0xbc>
    479a:	0648      	lsls	r0, r1, #25
    479c:	d5f9      	bpl.n	4792 <_printf_i+0xaa>
    479e:	1d19      	adds	r1, r3, #4
    47a0:	881e      	ldrh	r6, [r3, #0]
    47a2:	6011      	str	r1, [r2, #0]
    47a4:	4b59      	ldr	r3, [pc, #356]	; (490c <_printf_i+0x224>)
    47a6:	7e22      	ldrb	r2, [r4, #24]
    47a8:	9303      	str	r3, [sp, #12]
    47aa:	2708      	movs	r7, #8
    47ac:	2a6f      	cmp	r2, #111	; 0x6f
    47ae:	d01e      	beq.n	47ee <_printf_i+0x106>
    47b0:	270a      	movs	r7, #10
    47b2:	e01c      	b.n	47ee <_printf_i+0x106>
    47b4:	1c23      	adds	r3, r4, #0
    47b6:	2178      	movs	r1, #120	; 0x78
    47b8:	3345      	adds	r3, #69	; 0x45
    47ba:	4d55      	ldr	r5, [pc, #340]	; (4910 <_printf_i+0x228>)
    47bc:	7019      	strb	r1, [r3, #0]
    47be:	6811      	ldr	r1, [r2, #0]
    47c0:	6823      	ldr	r3, [r4, #0]
    47c2:	1d08      	adds	r0, r1, #4
    47c4:	9503      	str	r5, [sp, #12]
    47c6:	6010      	str	r0, [r2, #0]
    47c8:	061e      	lsls	r6, r3, #24
    47ca:	d501      	bpl.n	47d0 <_printf_i+0xe8>
    47cc:	680e      	ldr	r6, [r1, #0]
    47ce:	e002      	b.n	47d6 <_printf_i+0xee>
    47d0:	0658      	lsls	r0, r3, #25
    47d2:	d5fb      	bpl.n	47cc <_printf_i+0xe4>
    47d4:	880e      	ldrh	r6, [r1, #0]
    47d6:	07d9      	lsls	r1, r3, #31
    47d8:	d502      	bpl.n	47e0 <_printf_i+0xf8>
    47da:	2220      	movs	r2, #32
    47dc:	4313      	orrs	r3, r2
    47de:	6023      	str	r3, [r4, #0]
    47e0:	2710      	movs	r7, #16
    47e2:	2e00      	cmp	r6, #0
    47e4:	d103      	bne.n	47ee <_printf_i+0x106>
    47e6:	6822      	ldr	r2, [r4, #0]
    47e8:	2320      	movs	r3, #32
    47ea:	439a      	bics	r2, r3
    47ec:	6022      	str	r2, [r4, #0]
    47ee:	1c23      	adds	r3, r4, #0
    47f0:	2200      	movs	r2, #0
    47f2:	3343      	adds	r3, #67	; 0x43
    47f4:	701a      	strb	r2, [r3, #0]
    47f6:	e001      	b.n	47fc <_printf_i+0x114>
    47f8:	9303      	str	r3, [sp, #12]
    47fa:	270a      	movs	r7, #10
    47fc:	6863      	ldr	r3, [r4, #4]
    47fe:	60a3      	str	r3, [r4, #8]
    4800:	2b00      	cmp	r3, #0
    4802:	db03      	blt.n	480c <_printf_i+0x124>
    4804:	6825      	ldr	r5, [r4, #0]
    4806:	2204      	movs	r2, #4
    4808:	4395      	bics	r5, r2
    480a:	6025      	str	r5, [r4, #0]
    480c:	2e00      	cmp	r6, #0
    480e:	d102      	bne.n	4816 <_printf_i+0x12e>
    4810:	9d04      	ldr	r5, [sp, #16]
    4812:	2b00      	cmp	r3, #0
    4814:	d00e      	beq.n	4834 <_printf_i+0x14c>
    4816:	9d04      	ldr	r5, [sp, #16]
    4818:	1c30      	adds	r0, r6, #0
    481a:	1c39      	adds	r1, r7, #0
    481c:	f002 faaa 	bl	6d74 <__aeabi_uidivmod>
    4820:	9803      	ldr	r0, [sp, #12]
    4822:	3d01      	subs	r5, #1
    4824:	5c43      	ldrb	r3, [r0, r1]
    4826:	1c30      	adds	r0, r6, #0
    4828:	702b      	strb	r3, [r5, #0]
    482a:	1c39      	adds	r1, r7, #0
    482c:	f002 fa5e 	bl	6cec <__aeabi_uidiv>
    4830:	1e06      	subs	r6, r0, #0
    4832:	d1f1      	bne.n	4818 <_printf_i+0x130>
    4834:	2f08      	cmp	r7, #8
    4836:	d109      	bne.n	484c <_printf_i+0x164>
    4838:	6821      	ldr	r1, [r4, #0]
    483a:	07c9      	lsls	r1, r1, #31
    483c:	d506      	bpl.n	484c <_printf_i+0x164>
    483e:	6862      	ldr	r2, [r4, #4]
    4840:	6923      	ldr	r3, [r4, #16]
    4842:	429a      	cmp	r2, r3
    4844:	dc02      	bgt.n	484c <_printf_i+0x164>
    4846:	3d01      	subs	r5, #1
    4848:	2330      	movs	r3, #48	; 0x30
    484a:	702b      	strb	r3, [r5, #0]
    484c:	9e04      	ldr	r6, [sp, #16]
    484e:	1b73      	subs	r3, r6, r5
    4850:	6123      	str	r3, [r4, #16]
    4852:	e02a      	b.n	48aa <_printf_i+0x1c2>
    4854:	6808      	ldr	r0, [r1, #0]
    4856:	6813      	ldr	r3, [r2, #0]
    4858:	6949      	ldr	r1, [r1, #20]
    485a:	0605      	lsls	r5, r0, #24
    485c:	d504      	bpl.n	4868 <_printf_i+0x180>
    485e:	1d18      	adds	r0, r3, #4
    4860:	6010      	str	r0, [r2, #0]
    4862:	681b      	ldr	r3, [r3, #0]
    4864:	6019      	str	r1, [r3, #0]
    4866:	e005      	b.n	4874 <_printf_i+0x18c>
    4868:	0646      	lsls	r6, r0, #25
    486a:	d5f8      	bpl.n	485e <_printf_i+0x176>
    486c:	1d18      	adds	r0, r3, #4
    486e:	6010      	str	r0, [r2, #0]
    4870:	681b      	ldr	r3, [r3, #0]
    4872:	8019      	strh	r1, [r3, #0]
    4874:	2300      	movs	r3, #0
    4876:	6123      	str	r3, [r4, #16]
    4878:	9d04      	ldr	r5, [sp, #16]
    487a:	e016      	b.n	48aa <_printf_i+0x1c2>
    487c:	6813      	ldr	r3, [r2, #0]
    487e:	1d19      	adds	r1, r3, #4
    4880:	6011      	str	r1, [r2, #0]
    4882:	681d      	ldr	r5, [r3, #0]
    4884:	1c28      	adds	r0, r5, #0
    4886:	f7fe fbab 	bl	2fe0 <strlen>
    488a:	6863      	ldr	r3, [r4, #4]
    488c:	6120      	str	r0, [r4, #16]
    488e:	4298      	cmp	r0, r3
    4890:	d900      	bls.n	4894 <_printf_i+0x1ac>
    4892:	6123      	str	r3, [r4, #16]
    4894:	6920      	ldr	r0, [r4, #16]
    4896:	6060      	str	r0, [r4, #4]
    4898:	e004      	b.n	48a4 <_printf_i+0x1bc>
    489a:	1c25      	adds	r5, r4, #0
    489c:	3542      	adds	r5, #66	; 0x42
    489e:	702b      	strb	r3, [r5, #0]
    48a0:	2301      	movs	r3, #1
    48a2:	6123      	str	r3, [r4, #16]
    48a4:	9e04      	ldr	r6, [sp, #16]
    48a6:	2300      	movs	r3, #0
    48a8:	7033      	strb	r3, [r6, #0]
    48aa:	9e07      	ldr	r6, [sp, #28]
    48ac:	9805      	ldr	r0, [sp, #20]
    48ae:	9600      	str	r6, [sp, #0]
    48b0:	1c21      	adds	r1, r4, #0
    48b2:	aa09      	add	r2, sp, #36	; 0x24
    48b4:	9b06      	ldr	r3, [sp, #24]
    48b6:	f7ff fea3 	bl	4600 <_printf_common>
    48ba:	3001      	adds	r0, #1
    48bc:	d102      	bne.n	48c4 <_printf_i+0x1dc>
    48be:	2001      	movs	r0, #1
    48c0:	4240      	negs	r0, r0
    48c2:	e021      	b.n	4908 <_printf_i+0x220>
    48c4:	1c2a      	adds	r2, r5, #0
    48c6:	9805      	ldr	r0, [sp, #20]
    48c8:	9906      	ldr	r1, [sp, #24]
    48ca:	6923      	ldr	r3, [r4, #16]
    48cc:	9d07      	ldr	r5, [sp, #28]
    48ce:	47a8      	blx	r5
    48d0:	3001      	adds	r0, #1
    48d2:	d0f4      	beq.n	48be <_printf_i+0x1d6>
    48d4:	6826      	ldr	r6, [r4, #0]
    48d6:	07b6      	lsls	r6, r6, #30
    48d8:	d405      	bmi.n	48e6 <_printf_i+0x1fe>
    48da:	9b09      	ldr	r3, [sp, #36]	; 0x24
    48dc:	68e0      	ldr	r0, [r4, #12]
    48de:	4298      	cmp	r0, r3
    48e0:	da12      	bge.n	4908 <_printf_i+0x220>
    48e2:	1c18      	adds	r0, r3, #0
    48e4:	e010      	b.n	4908 <_printf_i+0x220>
    48e6:	2500      	movs	r5, #0
    48e8:	68e0      	ldr	r0, [r4, #12]
    48ea:	9909      	ldr	r1, [sp, #36]	; 0x24
    48ec:	1a43      	subs	r3, r0, r1
    48ee:	429d      	cmp	r5, r3
    48f0:	daf3      	bge.n	48da <_printf_i+0x1f2>
    48f2:	1c22      	adds	r2, r4, #0
    48f4:	9805      	ldr	r0, [sp, #20]
    48f6:	9906      	ldr	r1, [sp, #24]
    48f8:	3219      	adds	r2, #25
    48fa:	2301      	movs	r3, #1
    48fc:	9e07      	ldr	r6, [sp, #28]
    48fe:	47b0      	blx	r6
    4900:	3001      	adds	r0, #1
    4902:	d0dc      	beq.n	48be <_printf_i+0x1d6>
    4904:	3501      	adds	r5, #1
    4906:	e7ef      	b.n	48e8 <_printf_i+0x200>
    4908:	b00b      	add	sp, #44	; 0x2c
    490a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    490c:	00009a6b 	.word	0x00009a6b
    4910:	00009a7c 	.word	0x00009a7c

00004914 <__swbuf_r>:
    4914:	b570      	push	{r4, r5, r6, lr}
    4916:	1c05      	adds	r5, r0, #0
    4918:	1c0e      	adds	r6, r1, #0
    491a:	1c14      	adds	r4, r2, #0
    491c:	2800      	cmp	r0, #0
    491e:	d004      	beq.n	492a <__swbuf_r+0x16>
    4920:	6982      	ldr	r2, [r0, #24]
    4922:	2a00      	cmp	r2, #0
    4924:	d101      	bne.n	492a <__swbuf_r+0x16>
    4926:	f001 f831 	bl	598c <__sinit>
    492a:	4b23      	ldr	r3, [pc, #140]	; (49b8 <__swbuf_r+0xa4>)
    492c:	429c      	cmp	r4, r3
    492e:	d101      	bne.n	4934 <__swbuf_r+0x20>
    4930:	686c      	ldr	r4, [r5, #4]
    4932:	e008      	b.n	4946 <__swbuf_r+0x32>
    4934:	4b21      	ldr	r3, [pc, #132]	; (49bc <__swbuf_r+0xa8>)
    4936:	429c      	cmp	r4, r3
    4938:	d101      	bne.n	493e <__swbuf_r+0x2a>
    493a:	68ac      	ldr	r4, [r5, #8]
    493c:	e003      	b.n	4946 <__swbuf_r+0x32>
    493e:	4b20      	ldr	r3, [pc, #128]	; (49c0 <__swbuf_r+0xac>)
    4940:	429c      	cmp	r4, r3
    4942:	d100      	bne.n	4946 <__swbuf_r+0x32>
    4944:	68ec      	ldr	r4, [r5, #12]
    4946:	69a3      	ldr	r3, [r4, #24]
    4948:	60a3      	str	r3, [r4, #8]
    494a:	89a3      	ldrh	r3, [r4, #12]
    494c:	071a      	lsls	r2, r3, #28
    494e:	d50a      	bpl.n	4966 <__swbuf_r+0x52>
    4950:	6923      	ldr	r3, [r4, #16]
    4952:	2b00      	cmp	r3, #0
    4954:	d007      	beq.n	4966 <__swbuf_r+0x52>
    4956:	6822      	ldr	r2, [r4, #0]
    4958:	6923      	ldr	r3, [r4, #16]
    495a:	b2f6      	uxtb	r6, r6
    495c:	1ad0      	subs	r0, r2, r3
    495e:	6962      	ldr	r2, [r4, #20]
    4960:	4290      	cmp	r0, r2
    4962:	db0f      	blt.n	4984 <__swbuf_r+0x70>
    4964:	e008      	b.n	4978 <__swbuf_r+0x64>
    4966:	1c28      	adds	r0, r5, #0
    4968:	1c21      	adds	r1, r4, #0
    496a:	f000 f82b 	bl	49c4 <__swsetup_r>
    496e:	2800      	cmp	r0, #0
    4970:	d0f1      	beq.n	4956 <__swbuf_r+0x42>
    4972:	2001      	movs	r0, #1
    4974:	4240      	negs	r0, r0
    4976:	e01d      	b.n	49b4 <__swbuf_r+0xa0>
    4978:	1c28      	adds	r0, r5, #0
    497a:	1c21      	adds	r1, r4, #0
    497c:	f000 ff86 	bl	588c <_fflush_r>
    4980:	2800      	cmp	r0, #0
    4982:	d1f6      	bne.n	4972 <__swbuf_r+0x5e>
    4984:	68a3      	ldr	r3, [r4, #8]
    4986:	3001      	adds	r0, #1
    4988:	3b01      	subs	r3, #1
    498a:	60a3      	str	r3, [r4, #8]
    498c:	6823      	ldr	r3, [r4, #0]
    498e:	1c5a      	adds	r2, r3, #1
    4990:	6022      	str	r2, [r4, #0]
    4992:	701e      	strb	r6, [r3, #0]
    4994:	6963      	ldr	r3, [r4, #20]
    4996:	4298      	cmp	r0, r3
    4998:	d005      	beq.n	49a6 <__swbuf_r+0x92>
    499a:	89a3      	ldrh	r3, [r4, #12]
    499c:	1c30      	adds	r0, r6, #0
    499e:	07da      	lsls	r2, r3, #31
    49a0:	d508      	bpl.n	49b4 <__swbuf_r+0xa0>
    49a2:	2e0a      	cmp	r6, #10
    49a4:	d106      	bne.n	49b4 <__swbuf_r+0xa0>
    49a6:	1c28      	adds	r0, r5, #0
    49a8:	1c21      	adds	r1, r4, #0
    49aa:	f000 ff6f 	bl	588c <_fflush_r>
    49ae:	2800      	cmp	r0, #0
    49b0:	d1df      	bne.n	4972 <__swbuf_r+0x5e>
    49b2:	1c30      	adds	r0, r6, #0
    49b4:	bd70      	pop	{r4, r5, r6, pc}
    49b6:	46c0      	nop			; (mov r8, r8)
    49b8:	00009b9c 	.word	0x00009b9c
    49bc:	00009bbc 	.word	0x00009bbc
    49c0:	00009bdc 	.word	0x00009bdc

000049c4 <__swsetup_r>:
    49c4:	4b34      	ldr	r3, [pc, #208]	; (4a98 <__swsetup_r+0xd4>)
    49c6:	b570      	push	{r4, r5, r6, lr}
    49c8:	681d      	ldr	r5, [r3, #0]
    49ca:	1c06      	adds	r6, r0, #0
    49cc:	1c0c      	adds	r4, r1, #0
    49ce:	2d00      	cmp	r5, #0
    49d0:	d005      	beq.n	49de <__swsetup_r+0x1a>
    49d2:	69a9      	ldr	r1, [r5, #24]
    49d4:	2900      	cmp	r1, #0
    49d6:	d102      	bne.n	49de <__swsetup_r+0x1a>
    49d8:	1c28      	adds	r0, r5, #0
    49da:	f000 ffd7 	bl	598c <__sinit>
    49de:	4b2f      	ldr	r3, [pc, #188]	; (4a9c <__swsetup_r+0xd8>)
    49e0:	429c      	cmp	r4, r3
    49e2:	d101      	bne.n	49e8 <__swsetup_r+0x24>
    49e4:	686c      	ldr	r4, [r5, #4]
    49e6:	e008      	b.n	49fa <__swsetup_r+0x36>
    49e8:	4b2d      	ldr	r3, [pc, #180]	; (4aa0 <__swsetup_r+0xdc>)
    49ea:	429c      	cmp	r4, r3
    49ec:	d101      	bne.n	49f2 <__swsetup_r+0x2e>
    49ee:	68ac      	ldr	r4, [r5, #8]
    49f0:	e003      	b.n	49fa <__swsetup_r+0x36>
    49f2:	4b2c      	ldr	r3, [pc, #176]	; (4aa4 <__swsetup_r+0xe0>)
    49f4:	429c      	cmp	r4, r3
    49f6:	d100      	bne.n	49fa <__swsetup_r+0x36>
    49f8:	68ec      	ldr	r4, [r5, #12]
    49fa:	89a2      	ldrh	r2, [r4, #12]
    49fc:	b293      	uxth	r3, r2
    49fe:	0719      	lsls	r1, r3, #28
    4a00:	d421      	bmi.n	4a46 <__swsetup_r+0x82>
    4a02:	06d9      	lsls	r1, r3, #27
    4a04:	d405      	bmi.n	4a12 <__swsetup_r+0x4e>
    4a06:	2309      	movs	r3, #9
    4a08:	6033      	str	r3, [r6, #0]
    4a0a:	2340      	movs	r3, #64	; 0x40
    4a0c:	431a      	orrs	r2, r3
    4a0e:	81a2      	strh	r2, [r4, #12]
    4a10:	e03f      	b.n	4a92 <__swsetup_r+0xce>
    4a12:	075a      	lsls	r2, r3, #29
    4a14:	d513      	bpl.n	4a3e <__swsetup_r+0x7a>
    4a16:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4a18:	2900      	cmp	r1, #0
    4a1a:	d008      	beq.n	4a2e <__swsetup_r+0x6a>
    4a1c:	1c23      	adds	r3, r4, #0
    4a1e:	3344      	adds	r3, #68	; 0x44
    4a20:	4299      	cmp	r1, r3
    4a22:	d002      	beq.n	4a2a <__swsetup_r+0x66>
    4a24:	1c30      	adds	r0, r6, #0
    4a26:	f001 ffab 	bl	6980 <_free_r>
    4a2a:	2300      	movs	r3, #0
    4a2c:	6363      	str	r3, [r4, #52]	; 0x34
    4a2e:	89a3      	ldrh	r3, [r4, #12]
    4a30:	2224      	movs	r2, #36	; 0x24
    4a32:	4393      	bics	r3, r2
    4a34:	81a3      	strh	r3, [r4, #12]
    4a36:	2300      	movs	r3, #0
    4a38:	6063      	str	r3, [r4, #4]
    4a3a:	6923      	ldr	r3, [r4, #16]
    4a3c:	6023      	str	r3, [r4, #0]
    4a3e:	89a3      	ldrh	r3, [r4, #12]
    4a40:	2208      	movs	r2, #8
    4a42:	4313      	orrs	r3, r2
    4a44:	81a3      	strh	r3, [r4, #12]
    4a46:	6921      	ldr	r1, [r4, #16]
    4a48:	2900      	cmp	r1, #0
    4a4a:	d10b      	bne.n	4a64 <__swsetup_r+0xa0>
    4a4c:	89a3      	ldrh	r3, [r4, #12]
    4a4e:	22a0      	movs	r2, #160	; 0xa0
    4a50:	0092      	lsls	r2, r2, #2
    4a52:	401a      	ands	r2, r3
    4a54:	2380      	movs	r3, #128	; 0x80
    4a56:	009b      	lsls	r3, r3, #2
    4a58:	429a      	cmp	r2, r3
    4a5a:	d003      	beq.n	4a64 <__swsetup_r+0xa0>
    4a5c:	1c30      	adds	r0, r6, #0
    4a5e:	1c21      	adds	r1, r4, #0
    4a60:	f001 fb1c 	bl	609c <__smakebuf_r>
    4a64:	89a3      	ldrh	r3, [r4, #12]
    4a66:	2201      	movs	r2, #1
    4a68:	401a      	ands	r2, r3
    4a6a:	d005      	beq.n	4a78 <__swsetup_r+0xb4>
    4a6c:	6961      	ldr	r1, [r4, #20]
    4a6e:	2200      	movs	r2, #0
    4a70:	60a2      	str	r2, [r4, #8]
    4a72:	424a      	negs	r2, r1
    4a74:	61a2      	str	r2, [r4, #24]
    4a76:	e003      	b.n	4a80 <__swsetup_r+0xbc>
    4a78:	0799      	lsls	r1, r3, #30
    4a7a:	d400      	bmi.n	4a7e <__swsetup_r+0xba>
    4a7c:	6962      	ldr	r2, [r4, #20]
    4a7e:	60a2      	str	r2, [r4, #8]
    4a80:	6922      	ldr	r2, [r4, #16]
    4a82:	2000      	movs	r0, #0
    4a84:	4282      	cmp	r2, r0
    4a86:	d106      	bne.n	4a96 <__swsetup_r+0xd2>
    4a88:	0619      	lsls	r1, r3, #24
    4a8a:	d504      	bpl.n	4a96 <__swsetup_r+0xd2>
    4a8c:	2240      	movs	r2, #64	; 0x40
    4a8e:	4313      	orrs	r3, r2
    4a90:	81a3      	strh	r3, [r4, #12]
    4a92:	2001      	movs	r0, #1
    4a94:	4240      	negs	r0, r0
    4a96:	bd70      	pop	{r4, r5, r6, pc}
    4a98:	20000168 	.word	0x20000168
    4a9c:	00009b9c 	.word	0x00009b9c
    4aa0:	00009bbc 	.word	0x00009bbc
    4aa4:	00009bdc 	.word	0x00009bdc

00004aa8 <quorem>:
    4aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aaa:	b089      	sub	sp, #36	; 0x24
    4aac:	9106      	str	r1, [sp, #24]
    4aae:	690b      	ldr	r3, [r1, #16]
    4ab0:	6901      	ldr	r1, [r0, #16]
    4ab2:	1c05      	adds	r5, r0, #0
    4ab4:	2600      	movs	r6, #0
    4ab6:	4299      	cmp	r1, r3
    4ab8:	db7f      	blt.n	4bba <quorem+0x112>
    4aba:	9c06      	ldr	r4, [sp, #24]
    4abc:	1e5f      	subs	r7, r3, #1
    4abe:	3414      	adds	r4, #20
    4ac0:	9404      	str	r4, [sp, #16]
    4ac2:	9904      	ldr	r1, [sp, #16]
    4ac4:	00bc      	lsls	r4, r7, #2
    4ac6:	1909      	adds	r1, r1, r4
    4ac8:	1c02      	adds	r2, r0, #0
    4aca:	680b      	ldr	r3, [r1, #0]
    4acc:	3214      	adds	r2, #20
    4ace:	9105      	str	r1, [sp, #20]
    4ad0:	1914      	adds	r4, r2, r4
    4ad2:	1c19      	adds	r1, r3, #0
    4ad4:	3101      	adds	r1, #1
    4ad6:	6820      	ldr	r0, [r4, #0]
    4ad8:	9203      	str	r2, [sp, #12]
    4ada:	f002 f907 	bl	6cec <__aeabi_uidiv>
    4ade:	9002      	str	r0, [sp, #8]
    4ae0:	42b0      	cmp	r0, r6
    4ae2:	d038      	beq.n	4b56 <quorem+0xae>
    4ae4:	9904      	ldr	r1, [sp, #16]
    4ae6:	9b03      	ldr	r3, [sp, #12]
    4ae8:	468c      	mov	ip, r1
    4aea:	9601      	str	r6, [sp, #4]
    4aec:	9607      	str	r6, [sp, #28]
    4aee:	4662      	mov	r2, ip
    4af0:	3204      	adds	r2, #4
    4af2:	4694      	mov	ip, r2
    4af4:	3a04      	subs	r2, #4
    4af6:	ca40      	ldmia	r2!, {r6}
    4af8:	9902      	ldr	r1, [sp, #8]
    4afa:	b2b0      	uxth	r0, r6
    4afc:	4348      	muls	r0, r1
    4afe:	0c31      	lsrs	r1, r6, #16
    4b00:	9e02      	ldr	r6, [sp, #8]
    4b02:	9a01      	ldr	r2, [sp, #4]
    4b04:	4371      	muls	r1, r6
    4b06:	1810      	adds	r0, r2, r0
    4b08:	0c02      	lsrs	r2, r0, #16
    4b0a:	1851      	adds	r1, r2, r1
    4b0c:	0c0a      	lsrs	r2, r1, #16
    4b0e:	9201      	str	r2, [sp, #4]
    4b10:	681a      	ldr	r2, [r3, #0]
    4b12:	b280      	uxth	r0, r0
    4b14:	b296      	uxth	r6, r2
    4b16:	9a07      	ldr	r2, [sp, #28]
    4b18:	b289      	uxth	r1, r1
    4b1a:	18b6      	adds	r6, r6, r2
    4b1c:	1a30      	subs	r0, r6, r0
    4b1e:	681e      	ldr	r6, [r3, #0]
    4b20:	0c32      	lsrs	r2, r6, #16
    4b22:	1a52      	subs	r2, r2, r1
    4b24:	1406      	asrs	r6, r0, #16
    4b26:	1992      	adds	r2, r2, r6
    4b28:	1411      	asrs	r1, r2, #16
    4b2a:	b280      	uxth	r0, r0
    4b2c:	0412      	lsls	r2, r2, #16
    4b2e:	9e05      	ldr	r6, [sp, #20]
    4b30:	4310      	orrs	r0, r2
    4b32:	9107      	str	r1, [sp, #28]
    4b34:	c301      	stmia	r3!, {r0}
    4b36:	4566      	cmp	r6, ip
    4b38:	d2d9      	bcs.n	4aee <quorem+0x46>
    4b3a:	6821      	ldr	r1, [r4, #0]
    4b3c:	2900      	cmp	r1, #0
    4b3e:	d10a      	bne.n	4b56 <quorem+0xae>
    4b40:	9e03      	ldr	r6, [sp, #12]
    4b42:	3c04      	subs	r4, #4
    4b44:	42b4      	cmp	r4, r6
    4b46:	d801      	bhi.n	4b4c <quorem+0xa4>
    4b48:	612f      	str	r7, [r5, #16]
    4b4a:	e004      	b.n	4b56 <quorem+0xae>
    4b4c:	6821      	ldr	r1, [r4, #0]
    4b4e:	2900      	cmp	r1, #0
    4b50:	d1fa      	bne.n	4b48 <quorem+0xa0>
    4b52:	3f01      	subs	r7, #1
    4b54:	e7f4      	b.n	4b40 <quorem+0x98>
    4b56:	1c28      	adds	r0, r5, #0
    4b58:	9906      	ldr	r1, [sp, #24]
    4b5a:	f001 fd59 	bl	6610 <__mcmp>
    4b5e:	2800      	cmp	r0, #0
    4b60:	db2a      	blt.n	4bb8 <quorem+0x110>
    4b62:	9c02      	ldr	r4, [sp, #8]
    4b64:	9a03      	ldr	r2, [sp, #12]
    4b66:	3401      	adds	r4, #1
    4b68:	9b04      	ldr	r3, [sp, #16]
    4b6a:	9402      	str	r4, [sp, #8]
    4b6c:	2400      	movs	r4, #0
    4b6e:	6811      	ldr	r1, [r2, #0]
    4b70:	cb40      	ldmia	r3!, {r6}
    4b72:	b288      	uxth	r0, r1
    4b74:	1900      	adds	r0, r0, r4
    4b76:	6814      	ldr	r4, [r2, #0]
    4b78:	b2b1      	uxth	r1, r6
    4b7a:	1a40      	subs	r0, r0, r1
    4b7c:	0c36      	lsrs	r6, r6, #16
    4b7e:	0c21      	lsrs	r1, r4, #16
    4b80:	1b89      	subs	r1, r1, r6
    4b82:	1404      	asrs	r4, r0, #16
    4b84:	1909      	adds	r1, r1, r4
    4b86:	140c      	asrs	r4, r1, #16
    4b88:	b280      	uxth	r0, r0
    4b8a:	0409      	lsls	r1, r1, #16
    4b8c:	9e05      	ldr	r6, [sp, #20]
    4b8e:	4301      	orrs	r1, r0
    4b90:	c202      	stmia	r2!, {r1}
    4b92:	429e      	cmp	r6, r3
    4b94:	d2eb      	bcs.n	4b6e <quorem+0xc6>
    4b96:	9c03      	ldr	r4, [sp, #12]
    4b98:	00bb      	lsls	r3, r7, #2
    4b9a:	18e3      	adds	r3, r4, r3
    4b9c:	681e      	ldr	r6, [r3, #0]
    4b9e:	2e00      	cmp	r6, #0
    4ba0:	d10a      	bne.n	4bb8 <quorem+0x110>
    4ba2:	9c03      	ldr	r4, [sp, #12]
    4ba4:	3b04      	subs	r3, #4
    4ba6:	42a3      	cmp	r3, r4
    4ba8:	d801      	bhi.n	4bae <quorem+0x106>
    4baa:	612f      	str	r7, [r5, #16]
    4bac:	e004      	b.n	4bb8 <quorem+0x110>
    4bae:	681e      	ldr	r6, [r3, #0]
    4bb0:	2e00      	cmp	r6, #0
    4bb2:	d1fa      	bne.n	4baa <quorem+0x102>
    4bb4:	3f01      	subs	r7, #1
    4bb6:	e7f4      	b.n	4ba2 <quorem+0xfa>
    4bb8:	9e02      	ldr	r6, [sp, #8]
    4bba:	1c30      	adds	r0, r6, #0
    4bbc:	b009      	add	sp, #36	; 0x24
    4bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004bc0 <_dtoa_r>:
    4bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4bc2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4bc4:	b09b      	sub	sp, #108	; 0x6c
    4bc6:	9007      	str	r0, [sp, #28]
    4bc8:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    4bca:	9204      	str	r2, [sp, #16]
    4bcc:	9305      	str	r3, [sp, #20]
    4bce:	2c00      	cmp	r4, #0
    4bd0:	d108      	bne.n	4be4 <_dtoa_r+0x24>
    4bd2:	2010      	movs	r0, #16
    4bd4:	f001 fab2 	bl	613c <malloc>
    4bd8:	9907      	ldr	r1, [sp, #28]
    4bda:	6248      	str	r0, [r1, #36]	; 0x24
    4bdc:	6044      	str	r4, [r0, #4]
    4bde:	6084      	str	r4, [r0, #8]
    4be0:	6004      	str	r4, [r0, #0]
    4be2:	60c4      	str	r4, [r0, #12]
    4be4:	9c07      	ldr	r4, [sp, #28]
    4be6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4be8:	6819      	ldr	r1, [r3, #0]
    4bea:	2900      	cmp	r1, #0
    4bec:	d00a      	beq.n	4c04 <_dtoa_r+0x44>
    4bee:	685b      	ldr	r3, [r3, #4]
    4bf0:	2201      	movs	r2, #1
    4bf2:	409a      	lsls	r2, r3
    4bf4:	604b      	str	r3, [r1, #4]
    4bf6:	608a      	str	r2, [r1, #8]
    4bf8:	1c20      	adds	r0, r4, #0
    4bfa:	f001 faec 	bl	61d6 <_Bfree>
    4bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4c00:	2200      	movs	r2, #0
    4c02:	601a      	str	r2, [r3, #0]
    4c04:	9805      	ldr	r0, [sp, #20]
    4c06:	2800      	cmp	r0, #0
    4c08:	da05      	bge.n	4c16 <_dtoa_r+0x56>
    4c0a:	2301      	movs	r3, #1
    4c0c:	602b      	str	r3, [r5, #0]
    4c0e:	0043      	lsls	r3, r0, #1
    4c10:	085b      	lsrs	r3, r3, #1
    4c12:	9305      	str	r3, [sp, #20]
    4c14:	e001      	b.n	4c1a <_dtoa_r+0x5a>
    4c16:	2300      	movs	r3, #0
    4c18:	602b      	str	r3, [r5, #0]
    4c1a:	9e05      	ldr	r6, [sp, #20]
    4c1c:	4bbe      	ldr	r3, [pc, #760]	; (4f18 <_dtoa_r+0x358>)
    4c1e:	1c32      	adds	r2, r6, #0
    4c20:	401a      	ands	r2, r3
    4c22:	429a      	cmp	r2, r3
    4c24:	d118      	bne.n	4c58 <_dtoa_r+0x98>
    4c26:	4bbd      	ldr	r3, [pc, #756]	; (4f1c <_dtoa_r+0x35c>)
    4c28:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4c2a:	9d04      	ldr	r5, [sp, #16]
    4c2c:	6023      	str	r3, [r4, #0]
    4c2e:	2d00      	cmp	r5, #0
    4c30:	d101      	bne.n	4c36 <_dtoa_r+0x76>
    4c32:	0336      	lsls	r6, r6, #12
    4c34:	d001      	beq.n	4c3a <_dtoa_r+0x7a>
    4c36:	48ba      	ldr	r0, [pc, #744]	; (4f20 <_dtoa_r+0x360>)
    4c38:	e000      	b.n	4c3c <_dtoa_r+0x7c>
    4c3a:	48ba      	ldr	r0, [pc, #744]	; (4f24 <_dtoa_r+0x364>)
    4c3c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    4c3e:	2c00      	cmp	r4, #0
    4c40:	d101      	bne.n	4c46 <_dtoa_r+0x86>
    4c42:	f000 fd93 	bl	576c <_dtoa_r+0xbac>
    4c46:	78c2      	ldrb	r2, [r0, #3]
    4c48:	1cc3      	adds	r3, r0, #3
    4c4a:	2a00      	cmp	r2, #0
    4c4c:	d000      	beq.n	4c50 <_dtoa_r+0x90>
    4c4e:	3305      	adds	r3, #5
    4c50:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4c52:	602b      	str	r3, [r5, #0]
    4c54:	f000 fd8a 	bl	576c <_dtoa_r+0xbac>
    4c58:	9c04      	ldr	r4, [sp, #16]
    4c5a:	9d05      	ldr	r5, [sp, #20]
    4c5c:	4ba5      	ldr	r3, [pc, #660]	; (4ef4 <_dtoa_r+0x334>)
    4c5e:	4aa4      	ldr	r2, [pc, #656]	; (4ef0 <_dtoa_r+0x330>)
    4c60:	1c20      	adds	r0, r4, #0
    4c62:	1c29      	adds	r1, r5, #0
    4c64:	f002 f902 	bl	6e6c <__aeabi_dcmpeq>
    4c68:	1e07      	subs	r7, r0, #0
    4c6a:	d00c      	beq.n	4c86 <_dtoa_r+0xc6>
    4c6c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4c6e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4c70:	2301      	movs	r3, #1
    4c72:	6023      	str	r3, [r4, #0]
    4c74:	2d00      	cmp	r5, #0
    4c76:	d101      	bne.n	4c7c <_dtoa_r+0xbc>
    4c78:	f000 fd75 	bl	5766 <_dtoa_r+0xba6>
    4c7c:	48aa      	ldr	r0, [pc, #680]	; (4f28 <_dtoa_r+0x368>)
    4c7e:	6028      	str	r0, [r5, #0]
    4c80:	3801      	subs	r0, #1
    4c82:	f000 fd73 	bl	576c <_dtoa_r+0xbac>
    4c86:	ab19      	add	r3, sp, #100	; 0x64
    4c88:	9300      	str	r3, [sp, #0]
    4c8a:	ab18      	add	r3, sp, #96	; 0x60
    4c8c:	9301      	str	r3, [sp, #4]
    4c8e:	9807      	ldr	r0, [sp, #28]
    4c90:	1c2b      	adds	r3, r5, #0
    4c92:	1c22      	adds	r2, r4, #0
    4c94:	f001 fdb2 	bl	67fc <__d2b>
    4c98:	0073      	lsls	r3, r6, #1
    4c9a:	900a      	str	r0, [sp, #40]	; 0x28
    4c9c:	0d5b      	lsrs	r3, r3, #21
    4c9e:	d009      	beq.n	4cb4 <_dtoa_r+0xf4>
    4ca0:	1c20      	adds	r0, r4, #0
    4ca2:	4ca2      	ldr	r4, [pc, #648]	; (4f2c <_dtoa_r+0x36c>)
    4ca4:	032a      	lsls	r2, r5, #12
    4ca6:	0b12      	lsrs	r2, r2, #12
    4ca8:	1c21      	adds	r1, r4, #0
    4caa:	4311      	orrs	r1, r2
    4cac:	4aa0      	ldr	r2, [pc, #640]	; (4f30 <_dtoa_r+0x370>)
    4cae:	9716      	str	r7, [sp, #88]	; 0x58
    4cb0:	189e      	adds	r6, r3, r2
    4cb2:	e01b      	b.n	4cec <_dtoa_r+0x12c>
    4cb4:	9b18      	ldr	r3, [sp, #96]	; 0x60
    4cb6:	9c19      	ldr	r4, [sp, #100]	; 0x64
    4cb8:	191d      	adds	r5, r3, r4
    4cba:	4b9e      	ldr	r3, [pc, #632]	; (4f34 <_dtoa_r+0x374>)
    4cbc:	429d      	cmp	r5, r3
    4cbe:	db09      	blt.n	4cd4 <_dtoa_r+0x114>
    4cc0:	499d      	ldr	r1, [pc, #628]	; (4f38 <_dtoa_r+0x378>)
    4cc2:	9a04      	ldr	r2, [sp, #16]
    4cc4:	4b9d      	ldr	r3, [pc, #628]	; (4f3c <_dtoa_r+0x37c>)
    4cc6:	1868      	adds	r0, r5, r1
    4cc8:	40c2      	lsrs	r2, r0
    4cca:	1b5b      	subs	r3, r3, r5
    4ccc:	1c10      	adds	r0, r2, #0
    4cce:	409e      	lsls	r6, r3
    4cd0:	4330      	orrs	r0, r6
    4cd2:	e004      	b.n	4cde <_dtoa_r+0x11e>
    4cd4:	489a      	ldr	r0, [pc, #616]	; (4f40 <_dtoa_r+0x380>)
    4cd6:	9b04      	ldr	r3, [sp, #16]
    4cd8:	1b40      	subs	r0, r0, r5
    4cda:	4083      	lsls	r3, r0
    4cdc:	1c18      	adds	r0, r3, #0
    4cde:	f003 fef9 	bl	8ad4 <__aeabi_ui2d>
    4ce2:	4c98      	ldr	r4, [pc, #608]	; (4f44 <_dtoa_r+0x384>)
    4ce4:	1e6e      	subs	r6, r5, #1
    4ce6:	2501      	movs	r5, #1
    4ce8:	1909      	adds	r1, r1, r4
    4cea:	9516      	str	r5, [sp, #88]	; 0x58
    4cec:	4a82      	ldr	r2, [pc, #520]	; (4ef8 <_dtoa_r+0x338>)
    4cee:	4b83      	ldr	r3, [pc, #524]	; (4efc <_dtoa_r+0x33c>)
    4cf0:	f003 fb4a 	bl	8388 <__aeabi_dsub>
    4cf4:	4a82      	ldr	r2, [pc, #520]	; (4f00 <_dtoa_r+0x340>)
    4cf6:	4b83      	ldr	r3, [pc, #524]	; (4f04 <_dtoa_r+0x344>)
    4cf8:	f003 f8b6 	bl	7e68 <__aeabi_dmul>
    4cfc:	4a82      	ldr	r2, [pc, #520]	; (4f08 <_dtoa_r+0x348>)
    4cfe:	4b83      	ldr	r3, [pc, #524]	; (4f0c <_dtoa_r+0x34c>)
    4d00:	f002 f926 	bl	6f50 <__aeabi_dadd>
    4d04:	1c04      	adds	r4, r0, #0
    4d06:	1c30      	adds	r0, r6, #0
    4d08:	1c0d      	adds	r5, r1, #0
    4d0a:	f003 fea5 	bl	8a58 <__aeabi_i2d>
    4d0e:	4a80      	ldr	r2, [pc, #512]	; (4f10 <_dtoa_r+0x350>)
    4d10:	4b80      	ldr	r3, [pc, #512]	; (4f14 <_dtoa_r+0x354>)
    4d12:	f003 f8a9 	bl	7e68 <__aeabi_dmul>
    4d16:	1c02      	adds	r2, r0, #0
    4d18:	1c0b      	adds	r3, r1, #0
    4d1a:	1c20      	adds	r0, r4, #0
    4d1c:	1c29      	adds	r1, r5, #0
    4d1e:	f002 f917 	bl	6f50 <__aeabi_dadd>
    4d22:	1c04      	adds	r4, r0, #0
    4d24:	1c0d      	adds	r5, r1, #0
    4d26:	f003 fe63 	bl	89f0 <__aeabi_d2iz>
    4d2a:	4b72      	ldr	r3, [pc, #456]	; (4ef4 <_dtoa_r+0x334>)
    4d2c:	4a70      	ldr	r2, [pc, #448]	; (4ef0 <_dtoa_r+0x330>)
    4d2e:	9006      	str	r0, [sp, #24]
    4d30:	1c29      	adds	r1, r5, #0
    4d32:	1c20      	adds	r0, r4, #0
    4d34:	f002 f8a0 	bl	6e78 <__aeabi_dcmplt>
    4d38:	2800      	cmp	r0, #0
    4d3a:	d00d      	beq.n	4d58 <_dtoa_r+0x198>
    4d3c:	9806      	ldr	r0, [sp, #24]
    4d3e:	f003 fe8b 	bl	8a58 <__aeabi_i2d>
    4d42:	1c0b      	adds	r3, r1, #0
    4d44:	1c02      	adds	r2, r0, #0
    4d46:	1c29      	adds	r1, r5, #0
    4d48:	1c20      	adds	r0, r4, #0
    4d4a:	f002 f88f 	bl	6e6c <__aeabi_dcmpeq>
    4d4e:	9c06      	ldr	r4, [sp, #24]
    4d50:	4243      	negs	r3, r0
    4d52:	4143      	adcs	r3, r0
    4d54:	1ae4      	subs	r4, r4, r3
    4d56:	9406      	str	r4, [sp, #24]
    4d58:	9c06      	ldr	r4, [sp, #24]
    4d5a:	2501      	movs	r5, #1
    4d5c:	9513      	str	r5, [sp, #76]	; 0x4c
    4d5e:	2c16      	cmp	r4, #22
    4d60:	d810      	bhi.n	4d84 <_dtoa_r+0x1c4>
    4d62:	4a79      	ldr	r2, [pc, #484]	; (4f48 <_dtoa_r+0x388>)
    4d64:	00e3      	lsls	r3, r4, #3
    4d66:	18d3      	adds	r3, r2, r3
    4d68:	6818      	ldr	r0, [r3, #0]
    4d6a:	6859      	ldr	r1, [r3, #4]
    4d6c:	9a04      	ldr	r2, [sp, #16]
    4d6e:	9b05      	ldr	r3, [sp, #20]
    4d70:	f002 f896 	bl	6ea0 <__aeabi_dcmpgt>
    4d74:	2800      	cmp	r0, #0
    4d76:	d004      	beq.n	4d82 <_dtoa_r+0x1c2>
    4d78:	3c01      	subs	r4, #1
    4d7a:	2500      	movs	r5, #0
    4d7c:	9406      	str	r4, [sp, #24]
    4d7e:	9513      	str	r5, [sp, #76]	; 0x4c
    4d80:	e000      	b.n	4d84 <_dtoa_r+0x1c4>
    4d82:	9013      	str	r0, [sp, #76]	; 0x4c
    4d84:	9818      	ldr	r0, [sp, #96]	; 0x60
    4d86:	2400      	movs	r4, #0
    4d88:	1b86      	subs	r6, r0, r6
    4d8a:	1c35      	adds	r5, r6, #0
    4d8c:	9402      	str	r4, [sp, #8]
    4d8e:	3d01      	subs	r5, #1
    4d90:	9509      	str	r5, [sp, #36]	; 0x24
    4d92:	d504      	bpl.n	4d9e <_dtoa_r+0x1de>
    4d94:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4d96:	2500      	movs	r5, #0
    4d98:	4264      	negs	r4, r4
    4d9a:	9402      	str	r4, [sp, #8]
    4d9c:	9509      	str	r5, [sp, #36]	; 0x24
    4d9e:	9c06      	ldr	r4, [sp, #24]
    4da0:	2c00      	cmp	r4, #0
    4da2:	db06      	blt.n	4db2 <_dtoa_r+0x1f2>
    4da4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4da6:	9412      	str	r4, [sp, #72]	; 0x48
    4da8:	192d      	adds	r5, r5, r4
    4daa:	2400      	movs	r4, #0
    4dac:	9509      	str	r5, [sp, #36]	; 0x24
    4dae:	940d      	str	r4, [sp, #52]	; 0x34
    4db0:	e007      	b.n	4dc2 <_dtoa_r+0x202>
    4db2:	9c06      	ldr	r4, [sp, #24]
    4db4:	9d02      	ldr	r5, [sp, #8]
    4db6:	1b2d      	subs	r5, r5, r4
    4db8:	9502      	str	r5, [sp, #8]
    4dba:	4265      	negs	r5, r4
    4dbc:	2400      	movs	r4, #0
    4dbe:	950d      	str	r5, [sp, #52]	; 0x34
    4dc0:	9412      	str	r4, [sp, #72]	; 0x48
    4dc2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4dc4:	2401      	movs	r4, #1
    4dc6:	2d09      	cmp	r5, #9
    4dc8:	d824      	bhi.n	4e14 <_dtoa_r+0x254>
    4dca:	2d05      	cmp	r5, #5
    4dcc:	dd02      	ble.n	4dd4 <_dtoa_r+0x214>
    4dce:	3d04      	subs	r5, #4
    4dd0:	9520      	str	r5, [sp, #128]	; 0x80
    4dd2:	2400      	movs	r4, #0
    4dd4:	9820      	ldr	r0, [sp, #128]	; 0x80
    4dd6:	3802      	subs	r0, #2
    4dd8:	2803      	cmp	r0, #3
    4dda:	d823      	bhi.n	4e24 <_dtoa_r+0x264>
    4ddc:	f001 ff7c 	bl	6cd8 <__gnu_thumb1_case_uqi>
    4de0:	04020e06 	.word	0x04020e06
    4de4:	2501      	movs	r5, #1
    4de6:	e002      	b.n	4dee <_dtoa_r+0x22e>
    4de8:	2501      	movs	r5, #1
    4dea:	e008      	b.n	4dfe <_dtoa_r+0x23e>
    4dec:	2500      	movs	r5, #0
    4dee:	9510      	str	r5, [sp, #64]	; 0x40
    4df0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4df2:	2d00      	cmp	r5, #0
    4df4:	dd1f      	ble.n	4e36 <_dtoa_r+0x276>
    4df6:	950c      	str	r5, [sp, #48]	; 0x30
    4df8:	9508      	str	r5, [sp, #32]
    4dfa:	e009      	b.n	4e10 <_dtoa_r+0x250>
    4dfc:	2500      	movs	r5, #0
    4dfe:	9510      	str	r5, [sp, #64]	; 0x40
    4e00:	9806      	ldr	r0, [sp, #24]
    4e02:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4e04:	182d      	adds	r5, r5, r0
    4e06:	950c      	str	r5, [sp, #48]	; 0x30
    4e08:	3501      	adds	r5, #1
    4e0a:	9508      	str	r5, [sp, #32]
    4e0c:	2d00      	cmp	r5, #0
    4e0e:	dd18      	ble.n	4e42 <_dtoa_r+0x282>
    4e10:	1c2b      	adds	r3, r5, #0
    4e12:	e017      	b.n	4e44 <_dtoa_r+0x284>
    4e14:	4263      	negs	r3, r4
    4e16:	2500      	movs	r5, #0
    4e18:	930c      	str	r3, [sp, #48]	; 0x30
    4e1a:	9308      	str	r3, [sp, #32]
    4e1c:	9520      	str	r5, [sp, #128]	; 0x80
    4e1e:	9410      	str	r4, [sp, #64]	; 0x40
    4e20:	2312      	movs	r3, #18
    4e22:	e006      	b.n	4e32 <_dtoa_r+0x272>
    4e24:	2501      	movs	r5, #1
    4e26:	426b      	negs	r3, r5
    4e28:	9510      	str	r5, [sp, #64]	; 0x40
    4e2a:	930c      	str	r3, [sp, #48]	; 0x30
    4e2c:	9308      	str	r3, [sp, #32]
    4e2e:	2500      	movs	r5, #0
    4e30:	2312      	movs	r3, #18
    4e32:	9521      	str	r5, [sp, #132]	; 0x84
    4e34:	e006      	b.n	4e44 <_dtoa_r+0x284>
    4e36:	2501      	movs	r5, #1
    4e38:	950c      	str	r5, [sp, #48]	; 0x30
    4e3a:	9508      	str	r5, [sp, #32]
    4e3c:	1c2b      	adds	r3, r5, #0
    4e3e:	9521      	str	r5, [sp, #132]	; 0x84
    4e40:	e000      	b.n	4e44 <_dtoa_r+0x284>
    4e42:	2301      	movs	r3, #1
    4e44:	9807      	ldr	r0, [sp, #28]
    4e46:	2200      	movs	r2, #0
    4e48:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4e4a:	606a      	str	r2, [r5, #4]
    4e4c:	2204      	movs	r2, #4
    4e4e:	1c10      	adds	r0, r2, #0
    4e50:	3014      	adds	r0, #20
    4e52:	6869      	ldr	r1, [r5, #4]
    4e54:	4298      	cmp	r0, r3
    4e56:	d803      	bhi.n	4e60 <_dtoa_r+0x2a0>
    4e58:	3101      	adds	r1, #1
    4e5a:	6069      	str	r1, [r5, #4]
    4e5c:	0052      	lsls	r2, r2, #1
    4e5e:	e7f6      	b.n	4e4e <_dtoa_r+0x28e>
    4e60:	9807      	ldr	r0, [sp, #28]
    4e62:	f001 f980 	bl	6166 <_Balloc>
    4e66:	6028      	str	r0, [r5, #0]
    4e68:	9d07      	ldr	r5, [sp, #28]
    4e6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4e6c:	9d08      	ldr	r5, [sp, #32]
    4e6e:	681b      	ldr	r3, [r3, #0]
    4e70:	930b      	str	r3, [sp, #44]	; 0x2c
    4e72:	2d0e      	cmp	r5, #14
    4e74:	d900      	bls.n	4e78 <_dtoa_r+0x2b8>
    4e76:	e187      	b.n	5188 <_dtoa_r+0x5c8>
    4e78:	2c00      	cmp	r4, #0
    4e7a:	d100      	bne.n	4e7e <_dtoa_r+0x2be>
    4e7c:	e184      	b.n	5188 <_dtoa_r+0x5c8>
    4e7e:	9c04      	ldr	r4, [sp, #16]
    4e80:	9d05      	ldr	r5, [sp, #20]
    4e82:	9414      	str	r4, [sp, #80]	; 0x50
    4e84:	9515      	str	r5, [sp, #84]	; 0x54
    4e86:	9d06      	ldr	r5, [sp, #24]
    4e88:	2d00      	cmp	r5, #0
    4e8a:	dd61      	ble.n	4f50 <_dtoa_r+0x390>
    4e8c:	1c2a      	adds	r2, r5, #0
    4e8e:	230f      	movs	r3, #15
    4e90:	401a      	ands	r2, r3
    4e92:	492d      	ldr	r1, [pc, #180]	; (4f48 <_dtoa_r+0x388>)
    4e94:	00d2      	lsls	r2, r2, #3
    4e96:	188a      	adds	r2, r1, r2
    4e98:	6814      	ldr	r4, [r2, #0]
    4e9a:	6855      	ldr	r5, [r2, #4]
    4e9c:	940e      	str	r4, [sp, #56]	; 0x38
    4e9e:	950f      	str	r5, [sp, #60]	; 0x3c
    4ea0:	9d06      	ldr	r5, [sp, #24]
    4ea2:	4c2a      	ldr	r4, [pc, #168]	; (4f4c <_dtoa_r+0x38c>)
    4ea4:	112f      	asrs	r7, r5, #4
    4ea6:	2502      	movs	r5, #2
    4ea8:	06f8      	lsls	r0, r7, #27
    4eaa:	d517      	bpl.n	4edc <_dtoa_r+0x31c>
    4eac:	401f      	ands	r7, r3
    4eae:	9814      	ldr	r0, [sp, #80]	; 0x50
    4eb0:	9915      	ldr	r1, [sp, #84]	; 0x54
    4eb2:	6a22      	ldr	r2, [r4, #32]
    4eb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4eb6:	f002 fb6d 	bl	7594 <__aeabi_ddiv>
    4eba:	2503      	movs	r5, #3
    4ebc:	9004      	str	r0, [sp, #16]
    4ebe:	9105      	str	r1, [sp, #20]
    4ec0:	e00c      	b.n	4edc <_dtoa_r+0x31c>
    4ec2:	07f9      	lsls	r1, r7, #31
    4ec4:	d508      	bpl.n	4ed8 <_dtoa_r+0x318>
    4ec6:	980e      	ldr	r0, [sp, #56]	; 0x38
    4ec8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4eca:	6822      	ldr	r2, [r4, #0]
    4ecc:	6863      	ldr	r3, [r4, #4]
    4ece:	f002 ffcb 	bl	7e68 <__aeabi_dmul>
    4ed2:	900e      	str	r0, [sp, #56]	; 0x38
    4ed4:	910f      	str	r1, [sp, #60]	; 0x3c
    4ed6:	3501      	adds	r5, #1
    4ed8:	107f      	asrs	r7, r7, #1
    4eda:	3408      	adds	r4, #8
    4edc:	2f00      	cmp	r7, #0
    4ede:	d1f0      	bne.n	4ec2 <_dtoa_r+0x302>
    4ee0:	9804      	ldr	r0, [sp, #16]
    4ee2:	9905      	ldr	r1, [sp, #20]
    4ee4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4ee6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4ee8:	f002 fb54 	bl	7594 <__aeabi_ddiv>
    4eec:	e04e      	b.n	4f8c <_dtoa_r+0x3cc>
    4eee:	46c0      	nop			; (mov r8, r8)
	...
    4efc:	3ff80000 	.word	0x3ff80000
    4f00:	636f4361 	.word	0x636f4361
    4f04:	3fd287a7 	.word	0x3fd287a7
    4f08:	8b60c8b3 	.word	0x8b60c8b3
    4f0c:	3fc68a28 	.word	0x3fc68a28
    4f10:	509f79fb 	.word	0x509f79fb
    4f14:	3fd34413 	.word	0x3fd34413
    4f18:	7ff00000 	.word	0x7ff00000
    4f1c:	0000270f 	.word	0x0000270f
    4f20:	00009b97 	.word	0x00009b97
    4f24:	00009b8e 	.word	0x00009b8e
    4f28:	00009a6a 	.word	0x00009a6a
    4f2c:	3ff00000 	.word	0x3ff00000
    4f30:	fffffc01 	.word	0xfffffc01
    4f34:	fffffbef 	.word	0xfffffbef
    4f38:	00000412 	.word	0x00000412
    4f3c:	fffffc0e 	.word	0xfffffc0e
    4f40:	fffffbee 	.word	0xfffffbee
    4f44:	fe100000 	.word	0xfe100000
    4f48:	00009c08 	.word	0x00009c08
    4f4c:	00009cd0 	.word	0x00009cd0
    4f50:	9c06      	ldr	r4, [sp, #24]
    4f52:	2502      	movs	r5, #2
    4f54:	4267      	negs	r7, r4
    4f56:	2f00      	cmp	r7, #0
    4f58:	d01a      	beq.n	4f90 <_dtoa_r+0x3d0>
    4f5a:	230f      	movs	r3, #15
    4f5c:	403b      	ands	r3, r7
    4f5e:	4acc      	ldr	r2, [pc, #816]	; (5290 <_dtoa_r+0x6d0>)
    4f60:	00db      	lsls	r3, r3, #3
    4f62:	18d3      	adds	r3, r2, r3
    4f64:	9814      	ldr	r0, [sp, #80]	; 0x50
    4f66:	9915      	ldr	r1, [sp, #84]	; 0x54
    4f68:	681a      	ldr	r2, [r3, #0]
    4f6a:	685b      	ldr	r3, [r3, #4]
    4f6c:	f002 ff7c 	bl	7e68 <__aeabi_dmul>
    4f70:	4ec8      	ldr	r6, [pc, #800]	; (5294 <_dtoa_r+0x6d4>)
    4f72:	113f      	asrs	r7, r7, #4
    4f74:	2f00      	cmp	r7, #0
    4f76:	d009      	beq.n	4f8c <_dtoa_r+0x3cc>
    4f78:	07fa      	lsls	r2, r7, #31
    4f7a:	d504      	bpl.n	4f86 <_dtoa_r+0x3c6>
    4f7c:	6832      	ldr	r2, [r6, #0]
    4f7e:	6873      	ldr	r3, [r6, #4]
    4f80:	3501      	adds	r5, #1
    4f82:	f002 ff71 	bl	7e68 <__aeabi_dmul>
    4f86:	107f      	asrs	r7, r7, #1
    4f88:	3608      	adds	r6, #8
    4f8a:	e7f3      	b.n	4f74 <_dtoa_r+0x3b4>
    4f8c:	9004      	str	r0, [sp, #16]
    4f8e:	9105      	str	r1, [sp, #20]
    4f90:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    4f92:	2c00      	cmp	r4, #0
    4f94:	d01e      	beq.n	4fd4 <_dtoa_r+0x414>
    4f96:	9e04      	ldr	r6, [sp, #16]
    4f98:	9f05      	ldr	r7, [sp, #20]
    4f9a:	4bb4      	ldr	r3, [pc, #720]	; (526c <_dtoa_r+0x6ac>)
    4f9c:	4ab2      	ldr	r2, [pc, #712]	; (5268 <_dtoa_r+0x6a8>)
    4f9e:	1c30      	adds	r0, r6, #0
    4fa0:	1c39      	adds	r1, r7, #0
    4fa2:	f001 ff69 	bl	6e78 <__aeabi_dcmplt>
    4fa6:	2800      	cmp	r0, #0
    4fa8:	d014      	beq.n	4fd4 <_dtoa_r+0x414>
    4faa:	9c08      	ldr	r4, [sp, #32]
    4fac:	2c00      	cmp	r4, #0
    4fae:	d011      	beq.n	4fd4 <_dtoa_r+0x414>
    4fb0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4fb2:	2c00      	cmp	r4, #0
    4fb4:	dc00      	bgt.n	4fb8 <_dtoa_r+0x3f8>
    4fb6:	e0e3      	b.n	5180 <_dtoa_r+0x5c0>
    4fb8:	9c06      	ldr	r4, [sp, #24]
    4fba:	1c30      	adds	r0, r6, #0
    4fbc:	3c01      	subs	r4, #1
    4fbe:	1c39      	adds	r1, r7, #0
    4fc0:	4aab      	ldr	r2, [pc, #684]	; (5270 <_dtoa_r+0x6b0>)
    4fc2:	4bac      	ldr	r3, [pc, #688]	; (5274 <_dtoa_r+0x6b4>)
    4fc4:	9411      	str	r4, [sp, #68]	; 0x44
    4fc6:	f002 ff4f 	bl	7e68 <__aeabi_dmul>
    4fca:	3501      	adds	r5, #1
    4fcc:	9004      	str	r0, [sp, #16]
    4fce:	9105      	str	r1, [sp, #20]
    4fd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4fd2:	e002      	b.n	4fda <_dtoa_r+0x41a>
    4fd4:	9c06      	ldr	r4, [sp, #24]
    4fd6:	9411      	str	r4, [sp, #68]	; 0x44
    4fd8:	9c08      	ldr	r4, [sp, #32]
    4fda:	1c28      	adds	r0, r5, #0
    4fdc:	9e04      	ldr	r6, [sp, #16]
    4fde:	9f05      	ldr	r7, [sp, #20]
    4fe0:	940e      	str	r4, [sp, #56]	; 0x38
    4fe2:	f003 fd39 	bl	8a58 <__aeabi_i2d>
    4fe6:	1c32      	adds	r2, r6, #0
    4fe8:	1c3b      	adds	r3, r7, #0
    4fea:	f002 ff3d 	bl	7e68 <__aeabi_dmul>
    4fee:	4aa2      	ldr	r2, [pc, #648]	; (5278 <_dtoa_r+0x6b8>)
    4ff0:	4ba2      	ldr	r3, [pc, #648]	; (527c <_dtoa_r+0x6bc>)
    4ff2:	f001 ffad 	bl	6f50 <__aeabi_dadd>
    4ff6:	1c04      	adds	r4, r0, #0
    4ff8:	48a7      	ldr	r0, [pc, #668]	; (5298 <_dtoa_r+0x6d8>)
    4ffa:	1808      	adds	r0, r1, r0
    4ffc:	990e      	ldr	r1, [sp, #56]	; 0x38
    4ffe:	9004      	str	r0, [sp, #16]
    5000:	1c05      	adds	r5, r0, #0
    5002:	2900      	cmp	r1, #0
    5004:	d11b      	bne.n	503e <_dtoa_r+0x47e>
    5006:	4a9e      	ldr	r2, [pc, #632]	; (5280 <_dtoa_r+0x6c0>)
    5008:	4b9e      	ldr	r3, [pc, #632]	; (5284 <_dtoa_r+0x6c4>)
    500a:	1c30      	adds	r0, r6, #0
    500c:	1c39      	adds	r1, r7, #0
    500e:	f003 f9bb 	bl	8388 <__aeabi_dsub>
    5012:	1c22      	adds	r2, r4, #0
    5014:	9b04      	ldr	r3, [sp, #16]
    5016:	1c06      	adds	r6, r0, #0
    5018:	1c0f      	adds	r7, r1, #0
    501a:	f001 ff41 	bl	6ea0 <__aeabi_dcmpgt>
    501e:	2800      	cmp	r0, #0
    5020:	d000      	beq.n	5024 <_dtoa_r+0x464>
    5022:	e25c      	b.n	54de <_dtoa_r+0x91e>
    5024:	1c22      	adds	r2, r4, #0
    5026:	2580      	movs	r5, #128	; 0x80
    5028:	9c04      	ldr	r4, [sp, #16]
    502a:	062d      	lsls	r5, r5, #24
    502c:	1c30      	adds	r0, r6, #0
    502e:	1c39      	adds	r1, r7, #0
    5030:	1963      	adds	r3, r4, r5
    5032:	f001 ff21 	bl	6e78 <__aeabi_dcmplt>
    5036:	2800      	cmp	r0, #0
    5038:	d000      	beq.n	503c <_dtoa_r+0x47c>
    503a:	e247      	b.n	54cc <_dtoa_r+0x90c>
    503c:	e0a0      	b.n	5180 <_dtoa_r+0x5c0>
    503e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5040:	4b93      	ldr	r3, [pc, #588]	; (5290 <_dtoa_r+0x6d0>)
    5042:	3a01      	subs	r2, #1
    5044:	9810      	ldr	r0, [sp, #64]	; 0x40
    5046:	00d2      	lsls	r2, r2, #3
    5048:	189b      	adds	r3, r3, r2
    504a:	2800      	cmp	r0, #0
    504c:	d049      	beq.n	50e2 <_dtoa_r+0x522>
    504e:	681a      	ldr	r2, [r3, #0]
    5050:	685b      	ldr	r3, [r3, #4]
    5052:	488d      	ldr	r0, [pc, #564]	; (5288 <_dtoa_r+0x6c8>)
    5054:	498d      	ldr	r1, [pc, #564]	; (528c <_dtoa_r+0x6cc>)
    5056:	f002 fa9d 	bl	7594 <__aeabi_ddiv>
    505a:	1c2b      	adds	r3, r5, #0
    505c:	1c22      	adds	r2, r4, #0
    505e:	f003 f993 	bl	8388 <__aeabi_dsub>
    5062:	9004      	str	r0, [sp, #16]
    5064:	9105      	str	r1, [sp, #20]
    5066:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5068:	1c39      	adds	r1, r7, #0
    506a:	1c30      	adds	r0, r6, #0
    506c:	f003 fcc0 	bl	89f0 <__aeabi_d2iz>
    5070:	1c04      	adds	r4, r0, #0
    5072:	f003 fcf1 	bl	8a58 <__aeabi_i2d>
    5076:	1c02      	adds	r2, r0, #0
    5078:	1c0b      	adds	r3, r1, #0
    507a:	1c30      	adds	r0, r6, #0
    507c:	1c39      	adds	r1, r7, #0
    507e:	f003 f983 	bl	8388 <__aeabi_dsub>
    5082:	3501      	adds	r5, #1
    5084:	1e6b      	subs	r3, r5, #1
    5086:	3430      	adds	r4, #48	; 0x30
    5088:	701c      	strb	r4, [r3, #0]
    508a:	9a04      	ldr	r2, [sp, #16]
    508c:	9b05      	ldr	r3, [sp, #20]
    508e:	1c06      	adds	r6, r0, #0
    5090:	1c0f      	adds	r7, r1, #0
    5092:	f001 fef1 	bl	6e78 <__aeabi_dcmplt>
    5096:	2800      	cmp	r0, #0
    5098:	d000      	beq.n	509c <_dtoa_r+0x4dc>
    509a:	e353      	b.n	5744 <_dtoa_r+0xb84>
    509c:	1c32      	adds	r2, r6, #0
    509e:	1c3b      	adds	r3, r7, #0
    50a0:	4972      	ldr	r1, [pc, #456]	; (526c <_dtoa_r+0x6ac>)
    50a2:	4871      	ldr	r0, [pc, #452]	; (5268 <_dtoa_r+0x6a8>)
    50a4:	f003 f970 	bl	8388 <__aeabi_dsub>
    50a8:	9a04      	ldr	r2, [sp, #16]
    50aa:	9b05      	ldr	r3, [sp, #20]
    50ac:	f001 fee4 	bl	6e78 <__aeabi_dcmplt>
    50b0:	2800      	cmp	r0, #0
    50b2:	d000      	beq.n	50b6 <_dtoa_r+0x4f6>
    50b4:	e0cb      	b.n	524e <_dtoa_r+0x68e>
    50b6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    50b8:	1b2b      	subs	r3, r5, r4
    50ba:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    50bc:	42a3      	cmp	r3, r4
    50be:	da5f      	bge.n	5180 <_dtoa_r+0x5c0>
    50c0:	9804      	ldr	r0, [sp, #16]
    50c2:	9905      	ldr	r1, [sp, #20]
    50c4:	4a6a      	ldr	r2, [pc, #424]	; (5270 <_dtoa_r+0x6b0>)
    50c6:	4b6b      	ldr	r3, [pc, #428]	; (5274 <_dtoa_r+0x6b4>)
    50c8:	f002 fece 	bl	7e68 <__aeabi_dmul>
    50cc:	4a68      	ldr	r2, [pc, #416]	; (5270 <_dtoa_r+0x6b0>)
    50ce:	4b69      	ldr	r3, [pc, #420]	; (5274 <_dtoa_r+0x6b4>)
    50d0:	9004      	str	r0, [sp, #16]
    50d2:	9105      	str	r1, [sp, #20]
    50d4:	1c30      	adds	r0, r6, #0
    50d6:	1c39      	adds	r1, r7, #0
    50d8:	f002 fec6 	bl	7e68 <__aeabi_dmul>
    50dc:	1c06      	adds	r6, r0, #0
    50de:	1c0f      	adds	r7, r1, #0
    50e0:	e7c2      	b.n	5068 <_dtoa_r+0x4a8>
    50e2:	6818      	ldr	r0, [r3, #0]
    50e4:	6859      	ldr	r1, [r3, #4]
    50e6:	1c22      	adds	r2, r4, #0
    50e8:	1c2b      	adds	r3, r5, #0
    50ea:	f002 febd 	bl	7e68 <__aeabi_dmul>
    50ee:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    50f0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    50f2:	9004      	str	r0, [sp, #16]
    50f4:	9105      	str	r1, [sp, #20]
    50f6:	1965      	adds	r5, r4, r5
    50f8:	9517      	str	r5, [sp, #92]	; 0x5c
    50fa:	1c39      	adds	r1, r7, #0
    50fc:	1c30      	adds	r0, r6, #0
    50fe:	f003 fc77 	bl	89f0 <__aeabi_d2iz>
    5102:	1c05      	adds	r5, r0, #0
    5104:	f003 fca8 	bl	8a58 <__aeabi_i2d>
    5108:	1c02      	adds	r2, r0, #0
    510a:	1c0b      	adds	r3, r1, #0
    510c:	1c30      	adds	r0, r6, #0
    510e:	1c39      	adds	r1, r7, #0
    5110:	f003 f93a 	bl	8388 <__aeabi_dsub>
    5114:	3530      	adds	r5, #48	; 0x30
    5116:	7025      	strb	r5, [r4, #0]
    5118:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    511a:	3401      	adds	r4, #1
    511c:	1c06      	adds	r6, r0, #0
    511e:	1c0f      	adds	r7, r1, #0
    5120:	42ac      	cmp	r4, r5
    5122:	d126      	bne.n	5172 <_dtoa_r+0x5b2>
    5124:	980e      	ldr	r0, [sp, #56]	; 0x38
    5126:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5128:	4a57      	ldr	r2, [pc, #348]	; (5288 <_dtoa_r+0x6c8>)
    512a:	4b58      	ldr	r3, [pc, #352]	; (528c <_dtoa_r+0x6cc>)
    512c:	1825      	adds	r5, r4, r0
    512e:	9804      	ldr	r0, [sp, #16]
    5130:	9905      	ldr	r1, [sp, #20]
    5132:	f001 ff0d 	bl	6f50 <__aeabi_dadd>
    5136:	1c02      	adds	r2, r0, #0
    5138:	1c0b      	adds	r3, r1, #0
    513a:	1c30      	adds	r0, r6, #0
    513c:	1c39      	adds	r1, r7, #0
    513e:	f001 feaf 	bl	6ea0 <__aeabi_dcmpgt>
    5142:	2800      	cmp	r0, #0
    5144:	d000      	beq.n	5148 <_dtoa_r+0x588>
    5146:	e082      	b.n	524e <_dtoa_r+0x68e>
    5148:	9a04      	ldr	r2, [sp, #16]
    514a:	9b05      	ldr	r3, [sp, #20]
    514c:	484e      	ldr	r0, [pc, #312]	; (5288 <_dtoa_r+0x6c8>)
    514e:	494f      	ldr	r1, [pc, #316]	; (528c <_dtoa_r+0x6cc>)
    5150:	f003 f91a 	bl	8388 <__aeabi_dsub>
    5154:	1c02      	adds	r2, r0, #0
    5156:	1c0b      	adds	r3, r1, #0
    5158:	1c30      	adds	r0, r6, #0
    515a:	1c39      	adds	r1, r7, #0
    515c:	f001 fe8c 	bl	6e78 <__aeabi_dcmplt>
    5160:	2800      	cmp	r0, #0
    5162:	d00d      	beq.n	5180 <_dtoa_r+0x5c0>
    5164:	1e6b      	subs	r3, r5, #1
    5166:	781a      	ldrb	r2, [r3, #0]
    5168:	2a30      	cmp	r2, #48	; 0x30
    516a:	d000      	beq.n	516e <_dtoa_r+0x5ae>
    516c:	e2ea      	b.n	5744 <_dtoa_r+0xb84>
    516e:	1c1d      	adds	r5, r3, #0
    5170:	e7f8      	b.n	5164 <_dtoa_r+0x5a4>
    5172:	4a3f      	ldr	r2, [pc, #252]	; (5270 <_dtoa_r+0x6b0>)
    5174:	4b3f      	ldr	r3, [pc, #252]	; (5274 <_dtoa_r+0x6b4>)
    5176:	f002 fe77 	bl	7e68 <__aeabi_dmul>
    517a:	1c06      	adds	r6, r0, #0
    517c:	1c0f      	adds	r7, r1, #0
    517e:	e7bc      	b.n	50fa <_dtoa_r+0x53a>
    5180:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5182:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5184:	9404      	str	r4, [sp, #16]
    5186:	9505      	str	r5, [sp, #20]
    5188:	9b19      	ldr	r3, [sp, #100]	; 0x64
    518a:	2b00      	cmp	r3, #0
    518c:	da00      	bge.n	5190 <_dtoa_r+0x5d0>
    518e:	e09f      	b.n	52d0 <_dtoa_r+0x710>
    5190:	9d06      	ldr	r5, [sp, #24]
    5192:	2d0e      	cmp	r5, #14
    5194:	dd00      	ble.n	5198 <_dtoa_r+0x5d8>
    5196:	e09b      	b.n	52d0 <_dtoa_r+0x710>
    5198:	4a3d      	ldr	r2, [pc, #244]	; (5290 <_dtoa_r+0x6d0>)
    519a:	00eb      	lsls	r3, r5, #3
    519c:	18d3      	adds	r3, r2, r3
    519e:	681c      	ldr	r4, [r3, #0]
    51a0:	685d      	ldr	r5, [r3, #4]
    51a2:	9402      	str	r4, [sp, #8]
    51a4:	9503      	str	r5, [sp, #12]
    51a6:	9d21      	ldr	r5, [sp, #132]	; 0x84
    51a8:	2d00      	cmp	r5, #0
    51aa:	da14      	bge.n	51d6 <_dtoa_r+0x616>
    51ac:	9c08      	ldr	r4, [sp, #32]
    51ae:	2c00      	cmp	r4, #0
    51b0:	dc11      	bgt.n	51d6 <_dtoa_r+0x616>
    51b2:	d000      	beq.n	51b6 <_dtoa_r+0x5f6>
    51b4:	e18c      	b.n	54d0 <_dtoa_r+0x910>
    51b6:	4a32      	ldr	r2, [pc, #200]	; (5280 <_dtoa_r+0x6c0>)
    51b8:	4b32      	ldr	r3, [pc, #200]	; (5284 <_dtoa_r+0x6c4>)
    51ba:	9802      	ldr	r0, [sp, #8]
    51bc:	9903      	ldr	r1, [sp, #12]
    51be:	f002 fe53 	bl	7e68 <__aeabi_dmul>
    51c2:	9a04      	ldr	r2, [sp, #16]
    51c4:	9b05      	ldr	r3, [sp, #20]
    51c6:	f001 fe75 	bl	6eb4 <__aeabi_dcmpge>
    51ca:	9f08      	ldr	r7, [sp, #32]
    51cc:	1c3e      	adds	r6, r7, #0
    51ce:	2800      	cmp	r0, #0
    51d0:	d000      	beq.n	51d4 <_dtoa_r+0x614>
    51d2:	e17f      	b.n	54d4 <_dtoa_r+0x914>
    51d4:	e187      	b.n	54e6 <_dtoa_r+0x926>
    51d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    51d8:	9e04      	ldr	r6, [sp, #16]
    51da:	9f05      	ldr	r7, [sp, #20]
    51dc:	9a02      	ldr	r2, [sp, #8]
    51de:	9b03      	ldr	r3, [sp, #12]
    51e0:	1c30      	adds	r0, r6, #0
    51e2:	1c39      	adds	r1, r7, #0
    51e4:	f002 f9d6 	bl	7594 <__aeabi_ddiv>
    51e8:	f003 fc02 	bl	89f0 <__aeabi_d2iz>
    51ec:	1c04      	adds	r4, r0, #0
    51ee:	f003 fc33 	bl	8a58 <__aeabi_i2d>
    51f2:	9a02      	ldr	r2, [sp, #8]
    51f4:	9b03      	ldr	r3, [sp, #12]
    51f6:	f002 fe37 	bl	7e68 <__aeabi_dmul>
    51fa:	1c02      	adds	r2, r0, #0
    51fc:	1c0b      	adds	r3, r1, #0
    51fe:	1c30      	adds	r0, r6, #0
    5200:	1c39      	adds	r1, r7, #0
    5202:	f003 f8c1 	bl	8388 <__aeabi_dsub>
    5206:	3501      	adds	r5, #1
    5208:	1c02      	adds	r2, r0, #0
    520a:	1c20      	adds	r0, r4, #0
    520c:	3030      	adds	r0, #48	; 0x30
    520e:	1c0b      	adds	r3, r1, #0
    5210:	1e69      	subs	r1, r5, #1
    5212:	7008      	strb	r0, [r1, #0]
    5214:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5216:	1a29      	subs	r1, r5, r0
    5218:	9808      	ldr	r0, [sp, #32]
    521a:	4281      	cmp	r1, r0
    521c:	d148      	bne.n	52b0 <_dtoa_r+0x6f0>
    521e:	1c10      	adds	r0, r2, #0
    5220:	1c19      	adds	r1, r3, #0
    5222:	f001 fe95 	bl	6f50 <__aeabi_dadd>
    5226:	9a02      	ldr	r2, [sp, #8]
    5228:	9b03      	ldr	r3, [sp, #12]
    522a:	1c06      	adds	r6, r0, #0
    522c:	1c0f      	adds	r7, r1, #0
    522e:	f001 fe37 	bl	6ea0 <__aeabi_dcmpgt>
    5232:	2800      	cmp	r0, #0
    5234:	d10d      	bne.n	5252 <_dtoa_r+0x692>
    5236:	1c30      	adds	r0, r6, #0
    5238:	1c39      	adds	r1, r7, #0
    523a:	9a02      	ldr	r2, [sp, #8]
    523c:	9b03      	ldr	r3, [sp, #12]
    523e:	f001 fe15 	bl	6e6c <__aeabi_dcmpeq>
    5242:	2800      	cmp	r0, #0
    5244:	d100      	bne.n	5248 <_dtoa_r+0x688>
    5246:	e27f      	b.n	5748 <_dtoa_r+0xb88>
    5248:	07e1      	lsls	r1, r4, #31
    524a:	d402      	bmi.n	5252 <_dtoa_r+0x692>
    524c:	e27c      	b.n	5748 <_dtoa_r+0xb88>
    524e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5250:	9406      	str	r4, [sp, #24]
    5252:	1e6b      	subs	r3, r5, #1
    5254:	781a      	ldrb	r2, [r3, #0]
    5256:	2a39      	cmp	r2, #57	; 0x39
    5258:	d126      	bne.n	52a8 <_dtoa_r+0x6e8>
    525a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    525c:	42a3      	cmp	r3, r4
    525e:	d01d      	beq.n	529c <_dtoa_r+0x6dc>
    5260:	1c1d      	adds	r5, r3, #0
    5262:	e7f6      	b.n	5252 <_dtoa_r+0x692>
    5264:	46c0      	nop			; (mov r8, r8)
    5266:	46c0      	nop			; (mov r8, r8)
    5268:	00000000 	.word	0x00000000
    526c:	3ff00000 	.word	0x3ff00000
    5270:	00000000 	.word	0x00000000
    5274:	40240000 	.word	0x40240000
    5278:	00000000 	.word	0x00000000
    527c:	401c0000 	.word	0x401c0000
    5280:	00000000 	.word	0x00000000
    5284:	40140000 	.word	0x40140000
    5288:	00000000 	.word	0x00000000
    528c:	3fe00000 	.word	0x3fe00000
    5290:	00009c08 	.word	0x00009c08
    5294:	00009cd0 	.word	0x00009cd0
    5298:	fcc00000 	.word	0xfcc00000
    529c:	9c06      	ldr	r4, [sp, #24]
    529e:	2230      	movs	r2, #48	; 0x30
    52a0:	3401      	adds	r4, #1
    52a2:	9406      	str	r4, [sp, #24]
    52a4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    52a6:	7022      	strb	r2, [r4, #0]
    52a8:	781a      	ldrb	r2, [r3, #0]
    52aa:	3201      	adds	r2, #1
    52ac:	701a      	strb	r2, [r3, #0]
    52ae:	e24b      	b.n	5748 <_dtoa_r+0xb88>
    52b0:	1c10      	adds	r0, r2, #0
    52b2:	1c19      	adds	r1, r3, #0
    52b4:	4bc9      	ldr	r3, [pc, #804]	; (55dc <_dtoa_r+0xa1c>)
    52b6:	4ac8      	ldr	r2, [pc, #800]	; (55d8 <_dtoa_r+0xa18>)
    52b8:	f002 fdd6 	bl	7e68 <__aeabi_dmul>
    52bc:	4ac8      	ldr	r2, [pc, #800]	; (55e0 <_dtoa_r+0xa20>)
    52be:	4bc9      	ldr	r3, [pc, #804]	; (55e4 <_dtoa_r+0xa24>)
    52c0:	1c06      	adds	r6, r0, #0
    52c2:	1c0f      	adds	r7, r1, #0
    52c4:	f001 fdd2 	bl	6e6c <__aeabi_dcmpeq>
    52c8:	2800      	cmp	r0, #0
    52ca:	d100      	bne.n	52ce <_dtoa_r+0x70e>
    52cc:	e786      	b.n	51dc <_dtoa_r+0x61c>
    52ce:	e23b      	b.n	5748 <_dtoa_r+0xb88>
    52d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    52d2:	2d00      	cmp	r5, #0
    52d4:	d031      	beq.n	533a <_dtoa_r+0x77a>
    52d6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    52d8:	2c01      	cmp	r4, #1
    52da:	dc0b      	bgt.n	52f4 <_dtoa_r+0x734>
    52dc:	9d16      	ldr	r5, [sp, #88]	; 0x58
    52de:	2d00      	cmp	r5, #0
    52e0:	d002      	beq.n	52e8 <_dtoa_r+0x728>
    52e2:	48c1      	ldr	r0, [pc, #772]	; (55e8 <_dtoa_r+0xa28>)
    52e4:	181b      	adds	r3, r3, r0
    52e6:	e002      	b.n	52ee <_dtoa_r+0x72e>
    52e8:	9918      	ldr	r1, [sp, #96]	; 0x60
    52ea:	2336      	movs	r3, #54	; 0x36
    52ec:	1a5b      	subs	r3, r3, r1
    52ee:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    52f0:	9c02      	ldr	r4, [sp, #8]
    52f2:	e016      	b.n	5322 <_dtoa_r+0x762>
    52f4:	9d08      	ldr	r5, [sp, #32]
    52f6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    52f8:	3d01      	subs	r5, #1
    52fa:	42ac      	cmp	r4, r5
    52fc:	db01      	blt.n	5302 <_dtoa_r+0x742>
    52fe:	1b65      	subs	r5, r4, r5
    5300:	e006      	b.n	5310 <_dtoa_r+0x750>
    5302:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5304:	950d      	str	r5, [sp, #52]	; 0x34
    5306:	1b2b      	subs	r3, r5, r4
    5308:	9c12      	ldr	r4, [sp, #72]	; 0x48
    530a:	2500      	movs	r5, #0
    530c:	18e4      	adds	r4, r4, r3
    530e:	9412      	str	r4, [sp, #72]	; 0x48
    5310:	9c08      	ldr	r4, [sp, #32]
    5312:	2c00      	cmp	r4, #0
    5314:	da03      	bge.n	531e <_dtoa_r+0x75e>
    5316:	9802      	ldr	r0, [sp, #8]
    5318:	2300      	movs	r3, #0
    531a:	1b04      	subs	r4, r0, r4
    531c:	e001      	b.n	5322 <_dtoa_r+0x762>
    531e:	9c02      	ldr	r4, [sp, #8]
    5320:	9b08      	ldr	r3, [sp, #32]
    5322:	9902      	ldr	r1, [sp, #8]
    5324:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5326:	18c9      	adds	r1, r1, r3
    5328:	9102      	str	r1, [sp, #8]
    532a:	18d2      	adds	r2, r2, r3
    532c:	9807      	ldr	r0, [sp, #28]
    532e:	2101      	movs	r1, #1
    5330:	9209      	str	r2, [sp, #36]	; 0x24
    5332:	f001 f830 	bl	6396 <__i2b>
    5336:	1c06      	adds	r6, r0, #0
    5338:	e002      	b.n	5340 <_dtoa_r+0x780>
    533a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    533c:	9c02      	ldr	r4, [sp, #8]
    533e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5340:	2c00      	cmp	r4, #0
    5342:	d00c      	beq.n	535e <_dtoa_r+0x79e>
    5344:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5346:	2b00      	cmp	r3, #0
    5348:	dd09      	ble.n	535e <_dtoa_r+0x79e>
    534a:	42a3      	cmp	r3, r4
    534c:	dd00      	ble.n	5350 <_dtoa_r+0x790>
    534e:	1c23      	adds	r3, r4, #0
    5350:	9802      	ldr	r0, [sp, #8]
    5352:	9909      	ldr	r1, [sp, #36]	; 0x24
    5354:	1ac0      	subs	r0, r0, r3
    5356:	1ac9      	subs	r1, r1, r3
    5358:	9002      	str	r0, [sp, #8]
    535a:	1ae4      	subs	r4, r4, r3
    535c:	9109      	str	r1, [sp, #36]	; 0x24
    535e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5360:	2a00      	cmp	r2, #0
    5362:	dd21      	ble.n	53a8 <_dtoa_r+0x7e8>
    5364:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5366:	2b00      	cmp	r3, #0
    5368:	d018      	beq.n	539c <_dtoa_r+0x7dc>
    536a:	2d00      	cmp	r5, #0
    536c:	dd10      	ble.n	5390 <_dtoa_r+0x7d0>
    536e:	1c31      	adds	r1, r6, #0
    5370:	1c2a      	adds	r2, r5, #0
    5372:	9807      	ldr	r0, [sp, #28]
    5374:	f001 f8a8 	bl	64c8 <__pow5mult>
    5378:	1c06      	adds	r6, r0, #0
    537a:	1c31      	adds	r1, r6, #0
    537c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    537e:	9807      	ldr	r0, [sp, #28]
    5380:	f001 f812 	bl	63a8 <__multiply>
    5384:	990a      	ldr	r1, [sp, #40]	; 0x28
    5386:	1c07      	adds	r7, r0, #0
    5388:	9807      	ldr	r0, [sp, #28]
    538a:	f000 ff24 	bl	61d6 <_Bfree>
    538e:	970a      	str	r7, [sp, #40]	; 0x28
    5390:	980d      	ldr	r0, [sp, #52]	; 0x34
    5392:	1b42      	subs	r2, r0, r5
    5394:	d008      	beq.n	53a8 <_dtoa_r+0x7e8>
    5396:	9807      	ldr	r0, [sp, #28]
    5398:	990a      	ldr	r1, [sp, #40]	; 0x28
    539a:	e002      	b.n	53a2 <_dtoa_r+0x7e2>
    539c:	9807      	ldr	r0, [sp, #28]
    539e:	990a      	ldr	r1, [sp, #40]	; 0x28
    53a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    53a2:	f001 f891 	bl	64c8 <__pow5mult>
    53a6:	900a      	str	r0, [sp, #40]	; 0x28
    53a8:	9807      	ldr	r0, [sp, #28]
    53aa:	2101      	movs	r1, #1
    53ac:	f000 fff3 	bl	6396 <__i2b>
    53b0:	9d12      	ldr	r5, [sp, #72]	; 0x48
    53b2:	1c07      	adds	r7, r0, #0
    53b4:	2d00      	cmp	r5, #0
    53b6:	dd05      	ble.n	53c4 <_dtoa_r+0x804>
    53b8:	1c39      	adds	r1, r7, #0
    53ba:	9807      	ldr	r0, [sp, #28]
    53bc:	1c2a      	adds	r2, r5, #0
    53be:	f001 f883 	bl	64c8 <__pow5mult>
    53c2:	1c07      	adds	r7, r0, #0
    53c4:	9820      	ldr	r0, [sp, #128]	; 0x80
    53c6:	2500      	movs	r5, #0
    53c8:	2801      	cmp	r0, #1
    53ca:	dc10      	bgt.n	53ee <_dtoa_r+0x82e>
    53cc:	9904      	ldr	r1, [sp, #16]
    53ce:	42a9      	cmp	r1, r5
    53d0:	d10d      	bne.n	53ee <_dtoa_r+0x82e>
    53d2:	9a05      	ldr	r2, [sp, #20]
    53d4:	0313      	lsls	r3, r2, #12
    53d6:	42ab      	cmp	r3, r5
    53d8:	d109      	bne.n	53ee <_dtoa_r+0x82e>
    53da:	4b84      	ldr	r3, [pc, #528]	; (55ec <_dtoa_r+0xa2c>)
    53dc:	4213      	tst	r3, r2
    53de:	d006      	beq.n	53ee <_dtoa_r+0x82e>
    53e0:	9d02      	ldr	r5, [sp, #8]
    53e2:	3501      	adds	r5, #1
    53e4:	9502      	str	r5, [sp, #8]
    53e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    53e8:	3501      	adds	r5, #1
    53ea:	9509      	str	r5, [sp, #36]	; 0x24
    53ec:	2501      	movs	r5, #1
    53ee:	9912      	ldr	r1, [sp, #72]	; 0x48
    53f0:	2001      	movs	r0, #1
    53f2:	2900      	cmp	r1, #0
    53f4:	d008      	beq.n	5408 <_dtoa_r+0x848>
    53f6:	693b      	ldr	r3, [r7, #16]
    53f8:	3303      	adds	r3, #3
    53fa:	009b      	lsls	r3, r3, #2
    53fc:	18fb      	adds	r3, r7, r3
    53fe:	6858      	ldr	r0, [r3, #4]
    5400:	f000 ff80 	bl	6304 <__hi0bits>
    5404:	2320      	movs	r3, #32
    5406:	1a18      	subs	r0, r3, r0
    5408:	9a09      	ldr	r2, [sp, #36]	; 0x24
    540a:	231f      	movs	r3, #31
    540c:	1880      	adds	r0, r0, r2
    540e:	4018      	ands	r0, r3
    5410:	d00d      	beq.n	542e <_dtoa_r+0x86e>
    5412:	2320      	movs	r3, #32
    5414:	1a1b      	subs	r3, r3, r0
    5416:	2b04      	cmp	r3, #4
    5418:	dd06      	ble.n	5428 <_dtoa_r+0x868>
    541a:	231c      	movs	r3, #28
    541c:	1a18      	subs	r0, r3, r0
    541e:	9b02      	ldr	r3, [sp, #8]
    5420:	1824      	adds	r4, r4, r0
    5422:	181b      	adds	r3, r3, r0
    5424:	9302      	str	r3, [sp, #8]
    5426:	e008      	b.n	543a <_dtoa_r+0x87a>
    5428:	2b04      	cmp	r3, #4
    542a:	d008      	beq.n	543e <_dtoa_r+0x87e>
    542c:	1c18      	adds	r0, r3, #0
    542e:	9902      	ldr	r1, [sp, #8]
    5430:	301c      	adds	r0, #28
    5432:	1809      	adds	r1, r1, r0
    5434:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5436:	9102      	str	r1, [sp, #8]
    5438:	1824      	adds	r4, r4, r0
    543a:	1812      	adds	r2, r2, r0
    543c:	9209      	str	r2, [sp, #36]	; 0x24
    543e:	9b02      	ldr	r3, [sp, #8]
    5440:	2b00      	cmp	r3, #0
    5442:	dd05      	ble.n	5450 <_dtoa_r+0x890>
    5444:	9807      	ldr	r0, [sp, #28]
    5446:	990a      	ldr	r1, [sp, #40]	; 0x28
    5448:	1c1a      	adds	r2, r3, #0
    544a:	f001 f88f 	bl	656c <__lshift>
    544e:	900a      	str	r0, [sp, #40]	; 0x28
    5450:	9809      	ldr	r0, [sp, #36]	; 0x24
    5452:	2800      	cmp	r0, #0
    5454:	dd05      	ble.n	5462 <_dtoa_r+0x8a2>
    5456:	1c39      	adds	r1, r7, #0
    5458:	9807      	ldr	r0, [sp, #28]
    545a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    545c:	f001 f886 	bl	656c <__lshift>
    5460:	1c07      	adds	r7, r0, #0
    5462:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5464:	2900      	cmp	r1, #0
    5466:	d01b      	beq.n	54a0 <_dtoa_r+0x8e0>
    5468:	980a      	ldr	r0, [sp, #40]	; 0x28
    546a:	1c39      	adds	r1, r7, #0
    546c:	f001 f8d0 	bl	6610 <__mcmp>
    5470:	2800      	cmp	r0, #0
    5472:	da15      	bge.n	54a0 <_dtoa_r+0x8e0>
    5474:	9a06      	ldr	r2, [sp, #24]
    5476:	2300      	movs	r3, #0
    5478:	3a01      	subs	r2, #1
    547a:	9206      	str	r2, [sp, #24]
    547c:	9807      	ldr	r0, [sp, #28]
    547e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5480:	220a      	movs	r2, #10
    5482:	f000 fec1 	bl	6208 <__multadd>
    5486:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5488:	900a      	str	r0, [sp, #40]	; 0x28
    548a:	9810      	ldr	r0, [sp, #64]	; 0x40
    548c:	9308      	str	r3, [sp, #32]
    548e:	2800      	cmp	r0, #0
    5490:	d006      	beq.n	54a0 <_dtoa_r+0x8e0>
    5492:	1c31      	adds	r1, r6, #0
    5494:	9807      	ldr	r0, [sp, #28]
    5496:	220a      	movs	r2, #10
    5498:	2300      	movs	r3, #0
    549a:	f000 feb5 	bl	6208 <__multadd>
    549e:	1c06      	adds	r6, r0, #0
    54a0:	9908      	ldr	r1, [sp, #32]
    54a2:	2900      	cmp	r1, #0
    54a4:	dc2a      	bgt.n	54fc <_dtoa_r+0x93c>
    54a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
    54a8:	2a02      	cmp	r2, #2
    54aa:	dd27      	ble.n	54fc <_dtoa_r+0x93c>
    54ac:	2900      	cmp	r1, #0
    54ae:	d111      	bne.n	54d4 <_dtoa_r+0x914>
    54b0:	1c39      	adds	r1, r7, #0
    54b2:	9807      	ldr	r0, [sp, #28]
    54b4:	2205      	movs	r2, #5
    54b6:	9b08      	ldr	r3, [sp, #32]
    54b8:	f000 fea6 	bl	6208 <__multadd>
    54bc:	1c07      	adds	r7, r0, #0
    54be:	1c39      	adds	r1, r7, #0
    54c0:	980a      	ldr	r0, [sp, #40]	; 0x28
    54c2:	f001 f8a5 	bl	6610 <__mcmp>
    54c6:	2800      	cmp	r0, #0
    54c8:	dc0d      	bgt.n	54e6 <_dtoa_r+0x926>
    54ca:	e003      	b.n	54d4 <_dtoa_r+0x914>
    54cc:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    54ce:	e000      	b.n	54d2 <_dtoa_r+0x912>
    54d0:	2700      	movs	r7, #0
    54d2:	1c3e      	adds	r6, r7, #0
    54d4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    54d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54d8:	43e4      	mvns	r4, r4
    54da:	9406      	str	r4, [sp, #24]
    54dc:	e00b      	b.n	54f6 <_dtoa_r+0x936>
    54de:	9d11      	ldr	r5, [sp, #68]	; 0x44
    54e0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    54e2:	9506      	str	r5, [sp, #24]
    54e4:	1c3e      	adds	r6, r7, #0
    54e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    54e8:	2331      	movs	r3, #49	; 0x31
    54ea:	7023      	strb	r3, [r4, #0]
    54ec:	9c06      	ldr	r4, [sp, #24]
    54ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    54f0:	3401      	adds	r4, #1
    54f2:	3501      	adds	r5, #1
    54f4:	9406      	str	r4, [sp, #24]
    54f6:	9602      	str	r6, [sp, #8]
    54f8:	2600      	movs	r6, #0
    54fa:	e10f      	b.n	571c <_dtoa_r+0xb5c>
    54fc:	9810      	ldr	r0, [sp, #64]	; 0x40
    54fe:	2800      	cmp	r0, #0
    5500:	d100      	bne.n	5504 <_dtoa_r+0x944>
    5502:	e0c5      	b.n	5690 <_dtoa_r+0xad0>
    5504:	2c00      	cmp	r4, #0
    5506:	dd05      	ble.n	5514 <_dtoa_r+0x954>
    5508:	1c31      	adds	r1, r6, #0
    550a:	9807      	ldr	r0, [sp, #28]
    550c:	1c22      	adds	r2, r4, #0
    550e:	f001 f82d 	bl	656c <__lshift>
    5512:	1c06      	adds	r6, r0, #0
    5514:	9602      	str	r6, [sp, #8]
    5516:	2d00      	cmp	r5, #0
    5518:	d012      	beq.n	5540 <_dtoa_r+0x980>
    551a:	6871      	ldr	r1, [r6, #4]
    551c:	9807      	ldr	r0, [sp, #28]
    551e:	f000 fe22 	bl	6166 <_Balloc>
    5522:	6932      	ldr	r2, [r6, #16]
    5524:	1c31      	adds	r1, r6, #0
    5526:	3202      	adds	r2, #2
    5528:	1c04      	adds	r4, r0, #0
    552a:	0092      	lsls	r2, r2, #2
    552c:	310c      	adds	r1, #12
    552e:	300c      	adds	r0, #12
    5530:	f7fd fc7c 	bl	2e2c <memcpy>
    5534:	9807      	ldr	r0, [sp, #28]
    5536:	1c21      	adds	r1, r4, #0
    5538:	2201      	movs	r2, #1
    553a:	f001 f817 	bl	656c <__lshift>
    553e:	9002      	str	r0, [sp, #8]
    5540:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5542:	9d08      	ldr	r5, [sp, #32]
    5544:	1c23      	adds	r3, r4, #0
    5546:	3b01      	subs	r3, #1
    5548:	195b      	adds	r3, r3, r5
    554a:	9409      	str	r4, [sp, #36]	; 0x24
    554c:	9310      	str	r3, [sp, #64]	; 0x40
    554e:	1c39      	adds	r1, r7, #0
    5550:	980a      	ldr	r0, [sp, #40]	; 0x28
    5552:	f7ff faa9 	bl	4aa8 <quorem>
    5556:	1c31      	adds	r1, r6, #0
    5558:	900d      	str	r0, [sp, #52]	; 0x34
    555a:	1c04      	adds	r4, r0, #0
    555c:	980a      	ldr	r0, [sp, #40]	; 0x28
    555e:	f001 f857 	bl	6610 <__mcmp>
    5562:	1c39      	adds	r1, r7, #0
    5564:	900c      	str	r0, [sp, #48]	; 0x30
    5566:	9a02      	ldr	r2, [sp, #8]
    5568:	9807      	ldr	r0, [sp, #28]
    556a:	f001 f86c 	bl	6646 <__mdiff>
    556e:	1c05      	adds	r5, r0, #0
    5570:	68c0      	ldr	r0, [r0, #12]
    5572:	3430      	adds	r4, #48	; 0x30
    5574:	2800      	cmp	r0, #0
    5576:	d105      	bne.n	5584 <_dtoa_r+0x9c4>
    5578:	980a      	ldr	r0, [sp, #40]	; 0x28
    557a:	1c29      	adds	r1, r5, #0
    557c:	f001 f848 	bl	6610 <__mcmp>
    5580:	9008      	str	r0, [sp, #32]
    5582:	e001      	b.n	5588 <_dtoa_r+0x9c8>
    5584:	2101      	movs	r1, #1
    5586:	9108      	str	r1, [sp, #32]
    5588:	1c29      	adds	r1, r5, #0
    558a:	9807      	ldr	r0, [sp, #28]
    558c:	f000 fe23 	bl	61d6 <_Bfree>
    5590:	9b08      	ldr	r3, [sp, #32]
    5592:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5594:	432b      	orrs	r3, r5
    5596:	d10d      	bne.n	55b4 <_dtoa_r+0x9f4>
    5598:	9804      	ldr	r0, [sp, #16]
    559a:	2301      	movs	r3, #1
    559c:	4203      	tst	r3, r0
    559e:	d109      	bne.n	55b4 <_dtoa_r+0x9f4>
    55a0:	2c39      	cmp	r4, #57	; 0x39
    55a2:	d044      	beq.n	562e <_dtoa_r+0xa6e>
    55a4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    55a6:	2d00      	cmp	r5, #0
    55a8:	dd01      	ble.n	55ae <_dtoa_r+0x9ee>
    55aa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    55ac:	3431      	adds	r4, #49	; 0x31
    55ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    55b0:	3501      	adds	r5, #1
    55b2:	e044      	b.n	563e <_dtoa_r+0xa7e>
    55b4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    55b6:	2d00      	cmp	r5, #0
    55b8:	da03      	bge.n	55c2 <_dtoa_r+0xa02>
    55ba:	9d08      	ldr	r5, [sp, #32]
    55bc:	2d00      	cmp	r5, #0
    55be:	dc17      	bgt.n	55f0 <_dtoa_r+0xa30>
    55c0:	e028      	b.n	5614 <_dtoa_r+0xa54>
    55c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    55c4:	9d20      	ldr	r5, [sp, #128]	; 0x80
    55c6:	432b      	orrs	r3, r5
    55c8:	d129      	bne.n	561e <_dtoa_r+0xa5e>
    55ca:	9804      	ldr	r0, [sp, #16]
    55cc:	2301      	movs	r3, #1
    55ce:	4203      	tst	r3, r0
    55d0:	d125      	bne.n	561e <_dtoa_r+0xa5e>
    55d2:	e7f2      	b.n	55ba <_dtoa_r+0x9fa>
    55d4:	46c0      	nop			; (mov r8, r8)
    55d6:	46c0      	nop			; (mov r8, r8)
    55d8:	00000000 	.word	0x00000000
    55dc:	40240000 	.word	0x40240000
	...
    55e8:	00000433 	.word	0x00000433
    55ec:	7ff00000 	.word	0x7ff00000
    55f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    55f2:	9807      	ldr	r0, [sp, #28]
    55f4:	2201      	movs	r2, #1
    55f6:	f000 ffb9 	bl	656c <__lshift>
    55fa:	1c39      	adds	r1, r7, #0
    55fc:	900a      	str	r0, [sp, #40]	; 0x28
    55fe:	f001 f807 	bl	6610 <__mcmp>
    5602:	2800      	cmp	r0, #0
    5604:	dc02      	bgt.n	560c <_dtoa_r+0xa4c>
    5606:	d105      	bne.n	5614 <_dtoa_r+0xa54>
    5608:	07e1      	lsls	r1, r4, #31
    560a:	d503      	bpl.n	5614 <_dtoa_r+0xa54>
    560c:	2c39      	cmp	r4, #57	; 0x39
    560e:	d00e      	beq.n	562e <_dtoa_r+0xa6e>
    5610:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5612:	3431      	adds	r4, #49	; 0x31
    5614:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5616:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5618:	3501      	adds	r5, #1
    561a:	7014      	strb	r4, [r2, #0]
    561c:	e07e      	b.n	571c <_dtoa_r+0xb5c>
    561e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5620:	3501      	adds	r5, #1
    5622:	950c      	str	r5, [sp, #48]	; 0x30
    5624:	9d08      	ldr	r5, [sp, #32]
    5626:	2d00      	cmp	r5, #0
    5628:	dd0c      	ble.n	5644 <_dtoa_r+0xa84>
    562a:	2c39      	cmp	r4, #57	; 0x39
    562c:	d105      	bne.n	563a <_dtoa_r+0xa7a>
    562e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5630:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5632:	2339      	movs	r3, #57	; 0x39
    5634:	3501      	adds	r5, #1
    5636:	7023      	strb	r3, [r4, #0]
    5638:	e05b      	b.n	56f2 <_dtoa_r+0xb32>
    563a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    563c:	3401      	adds	r4, #1
    563e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5640:	7004      	strb	r4, [r0, #0]
    5642:	e06b      	b.n	571c <_dtoa_r+0xb5c>
    5644:	9909      	ldr	r1, [sp, #36]	; 0x24
    5646:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5648:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    564a:	700c      	strb	r4, [r1, #0]
    564c:	4291      	cmp	r1, r2
    564e:	d03d      	beq.n	56cc <_dtoa_r+0xb0c>
    5650:	990a      	ldr	r1, [sp, #40]	; 0x28
    5652:	220a      	movs	r2, #10
    5654:	2300      	movs	r3, #0
    5656:	9807      	ldr	r0, [sp, #28]
    5658:	f000 fdd6 	bl	6208 <__multadd>
    565c:	9c02      	ldr	r4, [sp, #8]
    565e:	900a      	str	r0, [sp, #40]	; 0x28
    5660:	1c31      	adds	r1, r6, #0
    5662:	9807      	ldr	r0, [sp, #28]
    5664:	220a      	movs	r2, #10
    5666:	2300      	movs	r3, #0
    5668:	42a6      	cmp	r6, r4
    566a:	d104      	bne.n	5676 <_dtoa_r+0xab6>
    566c:	f000 fdcc 	bl	6208 <__multadd>
    5670:	1c06      	adds	r6, r0, #0
    5672:	9002      	str	r0, [sp, #8]
    5674:	e009      	b.n	568a <_dtoa_r+0xaca>
    5676:	f000 fdc7 	bl	6208 <__multadd>
    567a:	9902      	ldr	r1, [sp, #8]
    567c:	1c06      	adds	r6, r0, #0
    567e:	220a      	movs	r2, #10
    5680:	9807      	ldr	r0, [sp, #28]
    5682:	2300      	movs	r3, #0
    5684:	f000 fdc0 	bl	6208 <__multadd>
    5688:	9002      	str	r0, [sp, #8]
    568a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    568c:	9509      	str	r5, [sp, #36]	; 0x24
    568e:	e75e      	b.n	554e <_dtoa_r+0x98e>
    5690:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5692:	1c39      	adds	r1, r7, #0
    5694:	980a      	ldr	r0, [sp, #40]	; 0x28
    5696:	f7ff fa07 	bl	4aa8 <quorem>
    569a:	1c04      	adds	r4, r0, #0
    569c:	3430      	adds	r4, #48	; 0x30
    569e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    56a0:	9908      	ldr	r1, [sp, #32]
    56a2:	702c      	strb	r4, [r5, #0]
    56a4:	3501      	adds	r5, #1
    56a6:	1a2b      	subs	r3, r5, r0
    56a8:	428b      	cmp	r3, r1
    56aa:	db07      	blt.n	56bc <_dtoa_r+0xafc>
    56ac:	1e0b      	subs	r3, r1, #0
    56ae:	dc00      	bgt.n	56b2 <_dtoa_r+0xaf2>
    56b0:	2301      	movs	r3, #1
    56b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    56b4:	9602      	str	r6, [sp, #8]
    56b6:	18d5      	adds	r5, r2, r3
    56b8:	2600      	movs	r6, #0
    56ba:	e007      	b.n	56cc <_dtoa_r+0xb0c>
    56bc:	9807      	ldr	r0, [sp, #28]
    56be:	990a      	ldr	r1, [sp, #40]	; 0x28
    56c0:	220a      	movs	r2, #10
    56c2:	2300      	movs	r3, #0
    56c4:	f000 fda0 	bl	6208 <__multadd>
    56c8:	900a      	str	r0, [sp, #40]	; 0x28
    56ca:	e7e2      	b.n	5692 <_dtoa_r+0xad2>
    56cc:	990a      	ldr	r1, [sp, #40]	; 0x28
    56ce:	9807      	ldr	r0, [sp, #28]
    56d0:	2201      	movs	r2, #1
    56d2:	f000 ff4b 	bl	656c <__lshift>
    56d6:	1c39      	adds	r1, r7, #0
    56d8:	900a      	str	r0, [sp, #40]	; 0x28
    56da:	f000 ff99 	bl	6610 <__mcmp>
    56de:	2800      	cmp	r0, #0
    56e0:	dc07      	bgt.n	56f2 <_dtoa_r+0xb32>
    56e2:	d115      	bne.n	5710 <_dtoa_r+0xb50>
    56e4:	07e3      	lsls	r3, r4, #31
    56e6:	d404      	bmi.n	56f2 <_dtoa_r+0xb32>
    56e8:	e012      	b.n	5710 <_dtoa_r+0xb50>
    56ea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    56ec:	42a3      	cmp	r3, r4
    56ee:	d005      	beq.n	56fc <_dtoa_r+0xb3c>
    56f0:	1c1d      	adds	r5, r3, #0
    56f2:	1e6b      	subs	r3, r5, #1
    56f4:	781a      	ldrb	r2, [r3, #0]
    56f6:	2a39      	cmp	r2, #57	; 0x39
    56f8:	d0f7      	beq.n	56ea <_dtoa_r+0xb2a>
    56fa:	e006      	b.n	570a <_dtoa_r+0xb4a>
    56fc:	9c06      	ldr	r4, [sp, #24]
    56fe:	2331      	movs	r3, #49	; 0x31
    5700:	3401      	adds	r4, #1
    5702:	9406      	str	r4, [sp, #24]
    5704:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5706:	7023      	strb	r3, [r4, #0]
    5708:	e008      	b.n	571c <_dtoa_r+0xb5c>
    570a:	3201      	adds	r2, #1
    570c:	701a      	strb	r2, [r3, #0]
    570e:	e005      	b.n	571c <_dtoa_r+0xb5c>
    5710:	1e6b      	subs	r3, r5, #1
    5712:	781a      	ldrb	r2, [r3, #0]
    5714:	2a30      	cmp	r2, #48	; 0x30
    5716:	d101      	bne.n	571c <_dtoa_r+0xb5c>
    5718:	1c1d      	adds	r5, r3, #0
    571a:	e7f9      	b.n	5710 <_dtoa_r+0xb50>
    571c:	9807      	ldr	r0, [sp, #28]
    571e:	1c39      	adds	r1, r7, #0
    5720:	f000 fd59 	bl	61d6 <_Bfree>
    5724:	9c02      	ldr	r4, [sp, #8]
    5726:	2c00      	cmp	r4, #0
    5728:	d00e      	beq.n	5748 <_dtoa_r+0xb88>
    572a:	2e00      	cmp	r6, #0
    572c:	d005      	beq.n	573a <_dtoa_r+0xb7a>
    572e:	42a6      	cmp	r6, r4
    5730:	d003      	beq.n	573a <_dtoa_r+0xb7a>
    5732:	9807      	ldr	r0, [sp, #28]
    5734:	1c31      	adds	r1, r6, #0
    5736:	f000 fd4e 	bl	61d6 <_Bfree>
    573a:	9807      	ldr	r0, [sp, #28]
    573c:	9902      	ldr	r1, [sp, #8]
    573e:	f000 fd4a 	bl	61d6 <_Bfree>
    5742:	e001      	b.n	5748 <_dtoa_r+0xb88>
    5744:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5746:	9406      	str	r4, [sp, #24]
    5748:	9807      	ldr	r0, [sp, #28]
    574a:	990a      	ldr	r1, [sp, #40]	; 0x28
    574c:	f000 fd43 	bl	61d6 <_Bfree>
    5750:	2300      	movs	r3, #0
    5752:	702b      	strb	r3, [r5, #0]
    5754:	9b06      	ldr	r3, [sp, #24]
    5756:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5758:	3301      	adds	r3, #1
    575a:	6023      	str	r3, [r4, #0]
    575c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    575e:	2c00      	cmp	r4, #0
    5760:	d003      	beq.n	576a <_dtoa_r+0xbaa>
    5762:	6025      	str	r5, [r4, #0]
    5764:	e001      	b.n	576a <_dtoa_r+0xbaa>
    5766:	4802      	ldr	r0, [pc, #8]	; (5770 <_dtoa_r+0xbb0>)
    5768:	e000      	b.n	576c <_dtoa_r+0xbac>
    576a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    576c:	b01b      	add	sp, #108	; 0x6c
    576e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5770:	00009a69 	.word	0x00009a69
    5774:	46c0      	nop			; (mov r8, r8)
    5776:	46c0      	nop			; (mov r8, r8)

00005778 <__sflush_r>:
    5778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    577a:	898b      	ldrh	r3, [r1, #12]
    577c:	1c05      	adds	r5, r0, #0
    577e:	1c0c      	adds	r4, r1, #0
    5780:	0719      	lsls	r1, r3, #28
    5782:	d45e      	bmi.n	5842 <__sflush_r+0xca>
    5784:	6862      	ldr	r2, [r4, #4]
    5786:	2a00      	cmp	r2, #0
    5788:	dc02      	bgt.n	5790 <__sflush_r+0x18>
    578a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    578c:	2f00      	cmp	r7, #0
    578e:	dd1a      	ble.n	57c6 <__sflush_r+0x4e>
    5790:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5792:	2f00      	cmp	r7, #0
    5794:	d017      	beq.n	57c6 <__sflush_r+0x4e>
    5796:	2200      	movs	r2, #0
    5798:	682e      	ldr	r6, [r5, #0]
    579a:	602a      	str	r2, [r5, #0]
    579c:	2280      	movs	r2, #128	; 0x80
    579e:	0152      	lsls	r2, r2, #5
    57a0:	401a      	ands	r2, r3
    57a2:	d001      	beq.n	57a8 <__sflush_r+0x30>
    57a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    57a6:	e015      	b.n	57d4 <__sflush_r+0x5c>
    57a8:	1c28      	adds	r0, r5, #0
    57aa:	6a21      	ldr	r1, [r4, #32]
    57ac:	2301      	movs	r3, #1
    57ae:	47b8      	blx	r7
    57b0:	1c02      	adds	r2, r0, #0
    57b2:	1c41      	adds	r1, r0, #1
    57b4:	d10e      	bne.n	57d4 <__sflush_r+0x5c>
    57b6:	682b      	ldr	r3, [r5, #0]
    57b8:	2b00      	cmp	r3, #0
    57ba:	d00b      	beq.n	57d4 <__sflush_r+0x5c>
    57bc:	2b1d      	cmp	r3, #29
    57be:	d001      	beq.n	57c4 <__sflush_r+0x4c>
    57c0:	2b16      	cmp	r3, #22
    57c2:	d102      	bne.n	57ca <__sflush_r+0x52>
    57c4:	602e      	str	r6, [r5, #0]
    57c6:	2000      	movs	r0, #0
    57c8:	e05e      	b.n	5888 <__sflush_r+0x110>
    57ca:	89a3      	ldrh	r3, [r4, #12]
    57cc:	2140      	movs	r1, #64	; 0x40
    57ce:	430b      	orrs	r3, r1
    57d0:	81a3      	strh	r3, [r4, #12]
    57d2:	e059      	b.n	5888 <__sflush_r+0x110>
    57d4:	89a3      	ldrh	r3, [r4, #12]
    57d6:	075f      	lsls	r7, r3, #29
    57d8:	d506      	bpl.n	57e8 <__sflush_r+0x70>
    57da:	6861      	ldr	r1, [r4, #4]
    57dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
    57de:	1a52      	subs	r2, r2, r1
    57e0:	2b00      	cmp	r3, #0
    57e2:	d001      	beq.n	57e8 <__sflush_r+0x70>
    57e4:	6c27      	ldr	r7, [r4, #64]	; 0x40
    57e6:	1bd2      	subs	r2, r2, r7
    57e8:	1c28      	adds	r0, r5, #0
    57ea:	6a21      	ldr	r1, [r4, #32]
    57ec:	2300      	movs	r3, #0
    57ee:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    57f0:	47b8      	blx	r7
    57f2:	89a2      	ldrh	r2, [r4, #12]
    57f4:	1c41      	adds	r1, r0, #1
    57f6:	d106      	bne.n	5806 <__sflush_r+0x8e>
    57f8:	682b      	ldr	r3, [r5, #0]
    57fa:	2b00      	cmp	r3, #0
    57fc:	d003      	beq.n	5806 <__sflush_r+0x8e>
    57fe:	2b1d      	cmp	r3, #29
    5800:	d001      	beq.n	5806 <__sflush_r+0x8e>
    5802:	2b16      	cmp	r3, #22
    5804:	d119      	bne.n	583a <__sflush_r+0xc2>
    5806:	2300      	movs	r3, #0
    5808:	6063      	str	r3, [r4, #4]
    580a:	6923      	ldr	r3, [r4, #16]
    580c:	6023      	str	r3, [r4, #0]
    580e:	04d7      	lsls	r7, r2, #19
    5810:	d505      	bpl.n	581e <__sflush_r+0xa6>
    5812:	1c41      	adds	r1, r0, #1
    5814:	d102      	bne.n	581c <__sflush_r+0xa4>
    5816:	682a      	ldr	r2, [r5, #0]
    5818:	2a00      	cmp	r2, #0
    581a:	d100      	bne.n	581e <__sflush_r+0xa6>
    581c:	6560      	str	r0, [r4, #84]	; 0x54
    581e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5820:	602e      	str	r6, [r5, #0]
    5822:	2900      	cmp	r1, #0
    5824:	d0cf      	beq.n	57c6 <__sflush_r+0x4e>
    5826:	1c23      	adds	r3, r4, #0
    5828:	3344      	adds	r3, #68	; 0x44
    582a:	4299      	cmp	r1, r3
    582c:	d002      	beq.n	5834 <__sflush_r+0xbc>
    582e:	1c28      	adds	r0, r5, #0
    5830:	f001 f8a6 	bl	6980 <_free_r>
    5834:	2000      	movs	r0, #0
    5836:	6360      	str	r0, [r4, #52]	; 0x34
    5838:	e026      	b.n	5888 <__sflush_r+0x110>
    583a:	2340      	movs	r3, #64	; 0x40
    583c:	431a      	orrs	r2, r3
    583e:	81a2      	strh	r2, [r4, #12]
    5840:	e022      	b.n	5888 <__sflush_r+0x110>
    5842:	6926      	ldr	r6, [r4, #16]
    5844:	2e00      	cmp	r6, #0
    5846:	d0be      	beq.n	57c6 <__sflush_r+0x4e>
    5848:	6827      	ldr	r7, [r4, #0]
    584a:	2200      	movs	r2, #0
    584c:	1bbf      	subs	r7, r7, r6
    584e:	9701      	str	r7, [sp, #4]
    5850:	6026      	str	r6, [r4, #0]
    5852:	0799      	lsls	r1, r3, #30
    5854:	d100      	bne.n	5858 <__sflush_r+0xe0>
    5856:	6962      	ldr	r2, [r4, #20]
    5858:	60a2      	str	r2, [r4, #8]
    585a:	9f01      	ldr	r7, [sp, #4]
    585c:	2f00      	cmp	r7, #0
    585e:	ddb2      	ble.n	57c6 <__sflush_r+0x4e>
    5860:	1c28      	adds	r0, r5, #0
    5862:	6a21      	ldr	r1, [r4, #32]
    5864:	1c32      	adds	r2, r6, #0
    5866:	9b01      	ldr	r3, [sp, #4]
    5868:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    586a:	47b8      	blx	r7
    586c:	2800      	cmp	r0, #0
    586e:	dc06      	bgt.n	587e <__sflush_r+0x106>
    5870:	89a3      	ldrh	r3, [r4, #12]
    5872:	2240      	movs	r2, #64	; 0x40
    5874:	4313      	orrs	r3, r2
    5876:	2001      	movs	r0, #1
    5878:	81a3      	strh	r3, [r4, #12]
    587a:	4240      	negs	r0, r0
    587c:	e004      	b.n	5888 <__sflush_r+0x110>
    587e:	9f01      	ldr	r7, [sp, #4]
    5880:	1836      	adds	r6, r6, r0
    5882:	1a3f      	subs	r7, r7, r0
    5884:	9701      	str	r7, [sp, #4]
    5886:	e7e8      	b.n	585a <__sflush_r+0xe2>
    5888:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000588c <_fflush_r>:
    588c:	690a      	ldr	r2, [r1, #16]
    588e:	b538      	push	{r3, r4, r5, lr}
    5890:	1c05      	adds	r5, r0, #0
    5892:	1c0c      	adds	r4, r1, #0
    5894:	2a00      	cmp	r2, #0
    5896:	d101      	bne.n	589c <_fflush_r+0x10>
    5898:	2000      	movs	r0, #0
    589a:	e01c      	b.n	58d6 <_fflush_r+0x4a>
    589c:	2800      	cmp	r0, #0
    589e:	d004      	beq.n	58aa <_fflush_r+0x1e>
    58a0:	6983      	ldr	r3, [r0, #24]
    58a2:	2b00      	cmp	r3, #0
    58a4:	d101      	bne.n	58aa <_fflush_r+0x1e>
    58a6:	f000 f871 	bl	598c <__sinit>
    58aa:	4b0b      	ldr	r3, [pc, #44]	; (58d8 <_fflush_r+0x4c>)
    58ac:	429c      	cmp	r4, r3
    58ae:	d101      	bne.n	58b4 <_fflush_r+0x28>
    58b0:	686c      	ldr	r4, [r5, #4]
    58b2:	e008      	b.n	58c6 <_fflush_r+0x3a>
    58b4:	4b09      	ldr	r3, [pc, #36]	; (58dc <_fflush_r+0x50>)
    58b6:	429c      	cmp	r4, r3
    58b8:	d101      	bne.n	58be <_fflush_r+0x32>
    58ba:	68ac      	ldr	r4, [r5, #8]
    58bc:	e003      	b.n	58c6 <_fflush_r+0x3a>
    58be:	4b08      	ldr	r3, [pc, #32]	; (58e0 <_fflush_r+0x54>)
    58c0:	429c      	cmp	r4, r3
    58c2:	d100      	bne.n	58c6 <_fflush_r+0x3a>
    58c4:	68ec      	ldr	r4, [r5, #12]
    58c6:	220c      	movs	r2, #12
    58c8:	5ea3      	ldrsh	r3, [r4, r2]
    58ca:	2b00      	cmp	r3, #0
    58cc:	d0e4      	beq.n	5898 <_fflush_r+0xc>
    58ce:	1c28      	adds	r0, r5, #0
    58d0:	1c21      	adds	r1, r4, #0
    58d2:	f7ff ff51 	bl	5778 <__sflush_r>
    58d6:	bd38      	pop	{r3, r4, r5, pc}
    58d8:	00009b9c 	.word	0x00009b9c
    58dc:	00009bbc 	.word	0x00009bbc
    58e0:	00009bdc 	.word	0x00009bdc

000058e4 <_cleanup_r>:
    58e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58e6:	1c04      	adds	r4, r0, #0
    58e8:	1c07      	adds	r7, r0, #0
    58ea:	3448      	adds	r4, #72	; 0x48
    58ec:	2c00      	cmp	r4, #0
    58ee:	d012      	beq.n	5916 <_cleanup_r+0x32>
    58f0:	68a5      	ldr	r5, [r4, #8]
    58f2:	6866      	ldr	r6, [r4, #4]
    58f4:	3e01      	subs	r6, #1
    58f6:	d40c      	bmi.n	5912 <_cleanup_r+0x2e>
    58f8:	89ab      	ldrh	r3, [r5, #12]
    58fa:	2b01      	cmp	r3, #1
    58fc:	d907      	bls.n	590e <_cleanup_r+0x2a>
    58fe:	220e      	movs	r2, #14
    5900:	5eab      	ldrsh	r3, [r5, r2]
    5902:	3301      	adds	r3, #1
    5904:	d003      	beq.n	590e <_cleanup_r+0x2a>
    5906:	1c38      	adds	r0, r7, #0
    5908:	1c29      	adds	r1, r5, #0
    590a:	f7ff ffbf 	bl	588c <_fflush_r>
    590e:	3568      	adds	r5, #104	; 0x68
    5910:	e7f0      	b.n	58f4 <_cleanup_r+0x10>
    5912:	6824      	ldr	r4, [r4, #0]
    5914:	e7ea      	b.n	58ec <_cleanup_r+0x8>
    5916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005918 <std.isra.0>:
    5918:	2300      	movs	r3, #0
    591a:	b510      	push	{r4, lr}
    591c:	1c04      	adds	r4, r0, #0
    591e:	6003      	str	r3, [r0, #0]
    5920:	6043      	str	r3, [r0, #4]
    5922:	6083      	str	r3, [r0, #8]
    5924:	8181      	strh	r1, [r0, #12]
    5926:	6643      	str	r3, [r0, #100]	; 0x64
    5928:	81c2      	strh	r2, [r0, #14]
    592a:	6103      	str	r3, [r0, #16]
    592c:	6143      	str	r3, [r0, #20]
    592e:	6183      	str	r3, [r0, #24]
    5930:	1c19      	adds	r1, r3, #0
    5932:	2208      	movs	r2, #8
    5934:	305c      	adds	r0, #92	; 0x5c
    5936:	f7fd fa82 	bl	2e3e <memset>
    593a:	4b05      	ldr	r3, [pc, #20]	; (5950 <std.isra.0+0x38>)
    593c:	6224      	str	r4, [r4, #32]
    593e:	6263      	str	r3, [r4, #36]	; 0x24
    5940:	4b04      	ldr	r3, [pc, #16]	; (5954 <std.isra.0+0x3c>)
    5942:	62a3      	str	r3, [r4, #40]	; 0x28
    5944:	4b04      	ldr	r3, [pc, #16]	; (5958 <std.isra.0+0x40>)
    5946:	62e3      	str	r3, [r4, #44]	; 0x2c
    5948:	4b04      	ldr	r3, [pc, #16]	; (595c <std.isra.0+0x44>)
    594a:	6323      	str	r3, [r4, #48]	; 0x30
    594c:	bd10      	pop	{r4, pc}
    594e:	46c0      	nop			; (mov r8, r8)
    5950:	00006b31 	.word	0x00006b31
    5954:	00006b59 	.word	0x00006b59
    5958:	00006b91 	.word	0x00006b91
    595c:	00006bbd 	.word	0x00006bbd

00005960 <__sfmoreglue>:
    5960:	b570      	push	{r4, r5, r6, lr}
    5962:	1e4b      	subs	r3, r1, #1
    5964:	2568      	movs	r5, #104	; 0x68
    5966:	435d      	muls	r5, r3
    5968:	1c0e      	adds	r6, r1, #0
    596a:	1c29      	adds	r1, r5, #0
    596c:	3174      	adds	r1, #116	; 0x74
    596e:	f001 f84f 	bl	6a10 <_malloc_r>
    5972:	1e04      	subs	r4, r0, #0
    5974:	d008      	beq.n	5988 <__sfmoreglue+0x28>
    5976:	2100      	movs	r1, #0
    5978:	6001      	str	r1, [r0, #0]
    597a:	6046      	str	r6, [r0, #4]
    597c:	1c2a      	adds	r2, r5, #0
    597e:	300c      	adds	r0, #12
    5980:	60a0      	str	r0, [r4, #8]
    5982:	3268      	adds	r2, #104	; 0x68
    5984:	f7fd fa5b 	bl	2e3e <memset>
    5988:	1c20      	adds	r0, r4, #0
    598a:	bd70      	pop	{r4, r5, r6, pc}

0000598c <__sinit>:
    598c:	6983      	ldr	r3, [r0, #24]
    598e:	b513      	push	{r0, r1, r4, lr}
    5990:	1c04      	adds	r4, r0, #0
    5992:	2b00      	cmp	r3, #0
    5994:	d127      	bne.n	59e6 <__sinit+0x5a>
    5996:	6483      	str	r3, [r0, #72]	; 0x48
    5998:	64c3      	str	r3, [r0, #76]	; 0x4c
    599a:	6503      	str	r3, [r0, #80]	; 0x50
    599c:	4b12      	ldr	r3, [pc, #72]	; (59e8 <__sinit+0x5c>)
    599e:	4a13      	ldr	r2, [pc, #76]	; (59ec <__sinit+0x60>)
    59a0:	681b      	ldr	r3, [r3, #0]
    59a2:	6282      	str	r2, [r0, #40]	; 0x28
    59a4:	4298      	cmp	r0, r3
    59a6:	d101      	bne.n	59ac <__sinit+0x20>
    59a8:	2301      	movs	r3, #1
    59aa:	6183      	str	r3, [r0, #24]
    59ac:	1c20      	adds	r0, r4, #0
    59ae:	f000 f81f 	bl	59f0 <__sfp>
    59b2:	6060      	str	r0, [r4, #4]
    59b4:	1c20      	adds	r0, r4, #0
    59b6:	f000 f81b 	bl	59f0 <__sfp>
    59ba:	60a0      	str	r0, [r4, #8]
    59bc:	1c20      	adds	r0, r4, #0
    59be:	f000 f817 	bl	59f0 <__sfp>
    59c2:	2104      	movs	r1, #4
    59c4:	60e0      	str	r0, [r4, #12]
    59c6:	2200      	movs	r2, #0
    59c8:	6860      	ldr	r0, [r4, #4]
    59ca:	f7ff ffa5 	bl	5918 <std.isra.0>
    59ce:	68a0      	ldr	r0, [r4, #8]
    59d0:	2109      	movs	r1, #9
    59d2:	2201      	movs	r2, #1
    59d4:	f7ff ffa0 	bl	5918 <std.isra.0>
    59d8:	68e0      	ldr	r0, [r4, #12]
    59da:	2112      	movs	r1, #18
    59dc:	2202      	movs	r2, #2
    59de:	f7ff ff9b 	bl	5918 <std.isra.0>
    59e2:	2301      	movs	r3, #1
    59e4:	61a3      	str	r3, [r4, #24]
    59e6:	bd13      	pop	{r0, r1, r4, pc}
    59e8:	000099f4 	.word	0x000099f4
    59ec:	000058e5 	.word	0x000058e5

000059f0 <__sfp>:
    59f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59f2:	4b1d      	ldr	r3, [pc, #116]	; (5a68 <__sfp+0x78>)
    59f4:	1c07      	adds	r7, r0, #0
    59f6:	681e      	ldr	r6, [r3, #0]
    59f8:	69b2      	ldr	r2, [r6, #24]
    59fa:	2a00      	cmp	r2, #0
    59fc:	d102      	bne.n	5a04 <__sfp+0x14>
    59fe:	1c30      	adds	r0, r6, #0
    5a00:	f7ff ffc4 	bl	598c <__sinit>
    5a04:	3648      	adds	r6, #72	; 0x48
    5a06:	68b4      	ldr	r4, [r6, #8]
    5a08:	6873      	ldr	r3, [r6, #4]
    5a0a:	3b01      	subs	r3, #1
    5a0c:	d405      	bmi.n	5a1a <__sfp+0x2a>
    5a0e:	220c      	movs	r2, #12
    5a10:	5ea5      	ldrsh	r5, [r4, r2]
    5a12:	2d00      	cmp	r5, #0
    5a14:	d010      	beq.n	5a38 <__sfp+0x48>
    5a16:	3468      	adds	r4, #104	; 0x68
    5a18:	e7f7      	b.n	5a0a <__sfp+0x1a>
    5a1a:	6833      	ldr	r3, [r6, #0]
    5a1c:	2b00      	cmp	r3, #0
    5a1e:	d106      	bne.n	5a2e <__sfp+0x3e>
    5a20:	1c38      	adds	r0, r7, #0
    5a22:	2104      	movs	r1, #4
    5a24:	f7ff ff9c 	bl	5960 <__sfmoreglue>
    5a28:	6030      	str	r0, [r6, #0]
    5a2a:	2800      	cmp	r0, #0
    5a2c:	d001      	beq.n	5a32 <__sfp+0x42>
    5a2e:	6836      	ldr	r6, [r6, #0]
    5a30:	e7e9      	b.n	5a06 <__sfp+0x16>
    5a32:	230c      	movs	r3, #12
    5a34:	603b      	str	r3, [r7, #0]
    5a36:	e016      	b.n	5a66 <__sfp+0x76>
    5a38:	2301      	movs	r3, #1
    5a3a:	425b      	negs	r3, r3
    5a3c:	81e3      	strh	r3, [r4, #14]
    5a3e:	1c20      	adds	r0, r4, #0
    5a40:	2301      	movs	r3, #1
    5a42:	81a3      	strh	r3, [r4, #12]
    5a44:	6665      	str	r5, [r4, #100]	; 0x64
    5a46:	6025      	str	r5, [r4, #0]
    5a48:	60a5      	str	r5, [r4, #8]
    5a4a:	6065      	str	r5, [r4, #4]
    5a4c:	6125      	str	r5, [r4, #16]
    5a4e:	6165      	str	r5, [r4, #20]
    5a50:	61a5      	str	r5, [r4, #24]
    5a52:	305c      	adds	r0, #92	; 0x5c
    5a54:	1c29      	adds	r1, r5, #0
    5a56:	2208      	movs	r2, #8
    5a58:	f7fd f9f1 	bl	2e3e <memset>
    5a5c:	6365      	str	r5, [r4, #52]	; 0x34
    5a5e:	63a5      	str	r5, [r4, #56]	; 0x38
    5a60:	64a5      	str	r5, [r4, #72]	; 0x48
    5a62:	64e5      	str	r5, [r4, #76]	; 0x4c
    5a64:	1c20      	adds	r0, r4, #0
    5a66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a68:	000099f4 	.word	0x000099f4

00005a6c <rshift>:
    5a6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a6e:	1c03      	adds	r3, r0, #0
    5a70:	6906      	ldr	r6, [r0, #16]
    5a72:	3314      	adds	r3, #20
    5a74:	114c      	asrs	r4, r1, #5
    5a76:	1c1a      	adds	r2, r3, #0
    5a78:	42b4      	cmp	r4, r6
    5a7a:	da27      	bge.n	5acc <rshift+0x60>
    5a7c:	00b6      	lsls	r6, r6, #2
    5a7e:	199e      	adds	r6, r3, r6
    5a80:	00a4      	lsls	r4, r4, #2
    5a82:	221f      	movs	r2, #31
    5a84:	9601      	str	r6, [sp, #4]
    5a86:	191c      	adds	r4, r3, r4
    5a88:	4011      	ands	r1, r2
    5a8a:	d101      	bne.n	5a90 <rshift+0x24>
    5a8c:	1c19      	adds	r1, r3, #0
    5a8e:	e016      	b.n	5abe <rshift+0x52>
    5a90:	2220      	movs	r2, #32
    5a92:	cc20      	ldmia	r4!, {r5}
    5a94:	1a52      	subs	r2, r2, r1
    5a96:	4694      	mov	ip, r2
    5a98:	40cd      	lsrs	r5, r1
    5a9a:	1c1f      	adds	r7, r3, #0
    5a9c:	9e01      	ldr	r6, [sp, #4]
    5a9e:	1c3a      	adds	r2, r7, #0
    5aa0:	42b4      	cmp	r4, r6
    5aa2:	d207      	bcs.n	5ab4 <rshift+0x48>
    5aa4:	6822      	ldr	r2, [r4, #0]
    5aa6:	4666      	mov	r6, ip
    5aa8:	40b2      	lsls	r2, r6
    5aaa:	4315      	orrs	r5, r2
    5aac:	c720      	stmia	r7!, {r5}
    5aae:	cc20      	ldmia	r4!, {r5}
    5ab0:	40cd      	lsrs	r5, r1
    5ab2:	e7f3      	b.n	5a9c <rshift+0x30>
    5ab4:	603d      	str	r5, [r7, #0]
    5ab6:	2d00      	cmp	r5, #0
    5ab8:	d008      	beq.n	5acc <rshift+0x60>
    5aba:	3204      	adds	r2, #4
    5abc:	e006      	b.n	5acc <rshift+0x60>
    5abe:	9d01      	ldr	r5, [sp, #4]
    5ac0:	1c0a      	adds	r2, r1, #0
    5ac2:	42ac      	cmp	r4, r5
    5ac4:	d202      	bcs.n	5acc <rshift+0x60>
    5ac6:	cc04      	ldmia	r4!, {r2}
    5ac8:	c104      	stmia	r1!, {r2}
    5aca:	e7f8      	b.n	5abe <rshift+0x52>
    5acc:	1ad3      	subs	r3, r2, r3
    5ace:	109b      	asrs	r3, r3, #2
    5ad0:	6103      	str	r3, [r0, #16]
    5ad2:	d100      	bne.n	5ad6 <rshift+0x6a>
    5ad4:	6143      	str	r3, [r0, #20]
    5ad6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

00005ad8 <__hexdig_fun>:
    5ad8:	1c02      	adds	r2, r0, #0
    5ada:	3a30      	subs	r2, #48	; 0x30
    5adc:	1c03      	adds	r3, r0, #0
    5ade:	2a09      	cmp	r2, #9
    5ae0:	d801      	bhi.n	5ae6 <__hexdig_fun+0xe>
    5ae2:	3b20      	subs	r3, #32
    5ae4:	e00b      	b.n	5afe <__hexdig_fun+0x26>
    5ae6:	1c02      	adds	r2, r0, #0
    5ae8:	3a61      	subs	r2, #97	; 0x61
    5aea:	2a05      	cmp	r2, #5
    5aec:	d801      	bhi.n	5af2 <__hexdig_fun+0x1a>
    5aee:	3b47      	subs	r3, #71	; 0x47
    5af0:	e005      	b.n	5afe <__hexdig_fun+0x26>
    5af2:	1c1a      	adds	r2, r3, #0
    5af4:	3a41      	subs	r2, #65	; 0x41
    5af6:	2000      	movs	r0, #0
    5af8:	2a05      	cmp	r2, #5
    5afa:	d801      	bhi.n	5b00 <__hexdig_fun+0x28>
    5afc:	3b27      	subs	r3, #39	; 0x27
    5afe:	b2d8      	uxtb	r0, r3
    5b00:	4770      	bx	lr

00005b02 <__gethex>:
    5b02:	b5f0      	push	{r4, r5, r6, r7, lr}
    5b04:	b08f      	sub	sp, #60	; 0x3c
    5b06:	9206      	str	r2, [sp, #24]
    5b08:	930c      	str	r3, [sp, #48]	; 0x30
    5b0a:	910a      	str	r1, [sp, #40]	; 0x28
    5b0c:	9008      	str	r0, [sp, #32]
    5b0e:	f000 fac1 	bl	6094 <_localeconv_r>
    5b12:	6800      	ldr	r0, [r0, #0]
    5b14:	900b      	str	r0, [sp, #44]	; 0x2c
    5b16:	f7fd fa63 	bl	2fe0 <strlen>
    5b1a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5b1c:	9007      	str	r0, [sp, #28]
    5b1e:	182b      	adds	r3, r5, r0
    5b20:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5b22:	3b01      	subs	r3, #1
    5b24:	781b      	ldrb	r3, [r3, #0]
    5b26:	682a      	ldr	r2, [r5, #0]
    5b28:	930d      	str	r3, [sp, #52]	; 0x34
    5b2a:	1c93      	adds	r3, r2, #2
    5b2c:	9305      	str	r3, [sp, #20]
    5b2e:	9d05      	ldr	r5, [sp, #20]
    5b30:	1a99      	subs	r1, r3, r2
    5b32:	7828      	ldrb	r0, [r5, #0]
    5b34:	3902      	subs	r1, #2
    5b36:	9109      	str	r1, [sp, #36]	; 0x24
    5b38:	3301      	adds	r3, #1
    5b3a:	2830      	cmp	r0, #48	; 0x30
    5b3c:	d0f6      	beq.n	5b2c <__gethex+0x2a>
    5b3e:	f7ff ffcb 	bl	5ad8 <__hexdig_fun>
    5b42:	1e06      	subs	r6, r0, #0
    5b44:	d11f      	bne.n	5b86 <__gethex+0x84>
    5b46:	9805      	ldr	r0, [sp, #20]
    5b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5b4a:	9a07      	ldr	r2, [sp, #28]
    5b4c:	f001 f83c 	bl	6bc8 <strncmp>
    5b50:	2800      	cmp	r0, #0
    5b52:	d13b      	bne.n	5bcc <__gethex+0xca>
    5b54:	9807      	ldr	r0, [sp, #28]
    5b56:	182f      	adds	r7, r5, r0
    5b58:	7838      	ldrb	r0, [r7, #0]
    5b5a:	f7ff ffbd 	bl	5ad8 <__hexdig_fun>
    5b5e:	2800      	cmp	r0, #0
    5b60:	d037      	beq.n	5bd2 <__gethex+0xd0>
    5b62:	9705      	str	r7, [sp, #20]
    5b64:	9d05      	ldr	r5, [sp, #20]
    5b66:	7828      	ldrb	r0, [r5, #0]
    5b68:	2830      	cmp	r0, #48	; 0x30
    5b6a:	d103      	bne.n	5b74 <__gethex+0x72>
    5b6c:	9d05      	ldr	r5, [sp, #20]
    5b6e:	3501      	adds	r5, #1
    5b70:	9505      	str	r5, [sp, #20]
    5b72:	e7f7      	b.n	5b64 <__gethex+0x62>
    5b74:	f7ff ffb0 	bl	5ad8 <__hexdig_fun>
    5b78:	4245      	negs	r5, r0
    5b7a:	4145      	adcs	r5, r0
    5b7c:	9503      	str	r5, [sp, #12]
    5b7e:	2501      	movs	r5, #1
    5b80:	1c3e      	adds	r6, r7, #0
    5b82:	9509      	str	r5, [sp, #36]	; 0x24
    5b84:	e002      	b.n	5b8c <__gethex+0x8a>
    5b86:	2500      	movs	r5, #0
    5b88:	9503      	str	r5, [sp, #12]
    5b8a:	1c2e      	adds	r6, r5, #0
    5b8c:	9f05      	ldr	r7, [sp, #20]
    5b8e:	7838      	ldrb	r0, [r7, #0]
    5b90:	f7ff ffa2 	bl	5ad8 <__hexdig_fun>
    5b94:	2800      	cmp	r0, #0
    5b96:	d001      	beq.n	5b9c <__gethex+0x9a>
    5b98:	3701      	adds	r7, #1
    5b9a:	e7f8      	b.n	5b8e <__gethex+0x8c>
    5b9c:	1c38      	adds	r0, r7, #0
    5b9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ba0:	9a07      	ldr	r2, [sp, #28]
    5ba2:	f001 f811 	bl	6bc8 <strncmp>
    5ba6:	2800      	cmp	r0, #0
    5ba8:	d10b      	bne.n	5bc2 <__gethex+0xc0>
    5baa:	2e00      	cmp	r6, #0
    5bac:	d10b      	bne.n	5bc6 <__gethex+0xc4>
    5bae:	9d07      	ldr	r5, [sp, #28]
    5bb0:	197f      	adds	r7, r7, r5
    5bb2:	1c3e      	adds	r6, r7, #0
    5bb4:	7838      	ldrb	r0, [r7, #0]
    5bb6:	f7ff ff8f 	bl	5ad8 <__hexdig_fun>
    5bba:	2800      	cmp	r0, #0
    5bbc:	d001      	beq.n	5bc2 <__gethex+0xc0>
    5bbe:	3701      	adds	r7, #1
    5bc0:	e7f8      	b.n	5bb4 <__gethex+0xb2>
    5bc2:	2e00      	cmp	r6, #0
    5bc4:	d009      	beq.n	5bda <__gethex+0xd8>
    5bc6:	1bf6      	subs	r6, r6, r7
    5bc8:	00b6      	lsls	r6, r6, #2
    5bca:	e006      	b.n	5bda <__gethex+0xd8>
    5bcc:	9f05      	ldr	r7, [sp, #20]
    5bce:	9604      	str	r6, [sp, #16]
    5bd0:	e000      	b.n	5bd4 <__gethex+0xd2>
    5bd2:	9004      	str	r0, [sp, #16]
    5bd4:	2501      	movs	r5, #1
    5bd6:	9503      	str	r5, [sp, #12]
    5bd8:	e000      	b.n	5bdc <__gethex+0xda>
    5bda:	9604      	str	r6, [sp, #16]
    5bdc:	783b      	ldrb	r3, [r7, #0]
    5bde:	2b50      	cmp	r3, #80	; 0x50
    5be0:	d001      	beq.n	5be6 <__gethex+0xe4>
    5be2:	2b70      	cmp	r3, #112	; 0x70
    5be4:	d127      	bne.n	5c36 <__gethex+0x134>
    5be6:	787b      	ldrb	r3, [r7, #1]
    5be8:	2b2b      	cmp	r3, #43	; 0x2b
    5bea:	d004      	beq.n	5bf6 <__gethex+0xf4>
    5bec:	2b2d      	cmp	r3, #45	; 0x2d
    5bee:	d004      	beq.n	5bfa <__gethex+0xf8>
    5bf0:	1c7c      	adds	r4, r7, #1
    5bf2:	2600      	movs	r6, #0
    5bf4:	e003      	b.n	5bfe <__gethex+0xfc>
    5bf6:	2600      	movs	r6, #0
    5bf8:	e000      	b.n	5bfc <__gethex+0xfa>
    5bfa:	2601      	movs	r6, #1
    5bfc:	1cbc      	adds	r4, r7, #2
    5bfe:	7820      	ldrb	r0, [r4, #0]
    5c00:	f7ff ff6a 	bl	5ad8 <__hexdig_fun>
    5c04:	1e43      	subs	r3, r0, #1
    5c06:	b2db      	uxtb	r3, r3
    5c08:	1c05      	adds	r5, r0, #0
    5c0a:	2b18      	cmp	r3, #24
    5c0c:	d813      	bhi.n	5c36 <__gethex+0x134>
    5c0e:	3401      	adds	r4, #1
    5c10:	7820      	ldrb	r0, [r4, #0]
    5c12:	f7ff ff61 	bl	5ad8 <__hexdig_fun>
    5c16:	1e43      	subs	r3, r0, #1
    5c18:	b2db      	uxtb	r3, r3
    5c1a:	3d10      	subs	r5, #16
    5c1c:	2b18      	cmp	r3, #24
    5c1e:	d803      	bhi.n	5c28 <__gethex+0x126>
    5c20:	230a      	movs	r3, #10
    5c22:	435d      	muls	r5, r3
    5c24:	182d      	adds	r5, r5, r0
    5c26:	e7f2      	b.n	5c0e <__gethex+0x10c>
    5c28:	2e00      	cmp	r6, #0
    5c2a:	d000      	beq.n	5c2e <__gethex+0x12c>
    5c2c:	426d      	negs	r5, r5
    5c2e:	9804      	ldr	r0, [sp, #16]
    5c30:	1940      	adds	r0, r0, r5
    5c32:	9004      	str	r0, [sp, #16]
    5c34:	e000      	b.n	5c38 <__gethex+0x136>
    5c36:	1c3c      	adds	r4, r7, #0
    5c38:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    5c3a:	602c      	str	r4, [r5, #0]
    5c3c:	9d03      	ldr	r5, [sp, #12]
    5c3e:	2d00      	cmp	r5, #0
    5c40:	d006      	beq.n	5c50 <__gethex+0x14e>
    5c42:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5c44:	2006      	movs	r0, #6
    5c46:	426b      	negs	r3, r5
    5c48:	416b      	adcs	r3, r5
    5c4a:	425b      	negs	r3, r3
    5c4c:	4018      	ands	r0, r3
    5c4e:	e174      	b.n	5f3a <__gethex+0x438>
    5c50:	9d05      	ldr	r5, [sp, #20]
    5c52:	9903      	ldr	r1, [sp, #12]
    5c54:	1b7b      	subs	r3, r7, r5
    5c56:	3b01      	subs	r3, #1
    5c58:	2b07      	cmp	r3, #7
    5c5a:	dd02      	ble.n	5c62 <__gethex+0x160>
    5c5c:	3101      	adds	r1, #1
    5c5e:	105b      	asrs	r3, r3, #1
    5c60:	e7fa      	b.n	5c58 <__gethex+0x156>
    5c62:	9808      	ldr	r0, [sp, #32]
    5c64:	f000 fa7f 	bl	6166 <_Balloc>
    5c68:	1c05      	adds	r5, r0, #0
    5c6a:	3514      	adds	r5, #20
    5c6c:	9503      	str	r5, [sp, #12]
    5c6e:	9509      	str	r5, [sp, #36]	; 0x24
    5c70:	2500      	movs	r5, #0
    5c72:	1c04      	adds	r4, r0, #0
    5c74:	1c2e      	adds	r6, r5, #0
    5c76:	9a05      	ldr	r2, [sp, #20]
    5c78:	4297      	cmp	r7, r2
    5c7a:	d927      	bls.n	5ccc <__gethex+0x1ca>
    5c7c:	3f01      	subs	r7, #1
    5c7e:	783b      	ldrb	r3, [r7, #0]
    5c80:	980d      	ldr	r0, [sp, #52]	; 0x34
    5c82:	970a      	str	r7, [sp, #40]	; 0x28
    5c84:	4283      	cmp	r3, r0
    5c86:	d008      	beq.n	5c9a <__gethex+0x198>
    5c88:	2e20      	cmp	r6, #32
    5c8a:	d114      	bne.n	5cb6 <__gethex+0x1b4>
    5c8c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c8e:	6005      	str	r5, [r0, #0]
    5c90:	3004      	adds	r0, #4
    5c92:	2500      	movs	r5, #0
    5c94:	9009      	str	r0, [sp, #36]	; 0x24
    5c96:	1c2e      	adds	r6, r5, #0
    5c98:	e00d      	b.n	5cb6 <__gethex+0x1b4>
    5c9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c9c:	9a07      	ldr	r2, [sp, #28]
    5c9e:	9b05      	ldr	r3, [sp, #20]
    5ca0:	1a8f      	subs	r7, r1, r2
    5ca2:	3701      	adds	r7, #1
    5ca4:	429f      	cmp	r7, r3
    5ca6:	d3ef      	bcc.n	5c88 <__gethex+0x186>
    5ca8:	1c38      	adds	r0, r7, #0
    5caa:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5cac:	f000 ff8c 	bl	6bc8 <strncmp>
    5cb0:	2800      	cmp	r0, #0
    5cb2:	d0e0      	beq.n	5c76 <__gethex+0x174>
    5cb4:	e7e8      	b.n	5c88 <__gethex+0x186>
    5cb6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5cb8:	7808      	ldrb	r0, [r1, #0]
    5cba:	f7ff ff0d 	bl	5ad8 <__hexdig_fun>
    5cbe:	230f      	movs	r3, #15
    5cc0:	4018      	ands	r0, r3
    5cc2:	40b0      	lsls	r0, r6
    5cc4:	4305      	orrs	r5, r0
    5cc6:	3604      	adds	r6, #4
    5cc8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    5cca:	e7d4      	b.n	5c76 <__gethex+0x174>
    5ccc:	9e09      	ldr	r6, [sp, #36]	; 0x24
    5cce:	9b03      	ldr	r3, [sp, #12]
    5cd0:	c620      	stmia	r6!, {r5}
    5cd2:	1af6      	subs	r6, r6, r3
    5cd4:	10b6      	asrs	r6, r6, #2
    5cd6:	6126      	str	r6, [r4, #16]
    5cd8:	1c28      	adds	r0, r5, #0
    5cda:	f000 fb13 	bl	6304 <__hi0bits>
    5cde:	9d06      	ldr	r5, [sp, #24]
    5ce0:	0176      	lsls	r6, r6, #5
    5ce2:	682f      	ldr	r7, [r5, #0]
    5ce4:	1a36      	subs	r6, r6, r0
    5ce6:	42be      	cmp	r6, r7
    5ce8:	dd27      	ble.n	5d3a <__gethex+0x238>
    5cea:	1bf6      	subs	r6, r6, r7
    5cec:	1c20      	adds	r0, r4, #0
    5cee:	1c31      	adds	r1, r6, #0
    5cf0:	f000 fe16 	bl	6920 <__any_on>
    5cf4:	2500      	movs	r5, #0
    5cf6:	42a8      	cmp	r0, r5
    5cf8:	d017      	beq.n	5d2a <__gethex+0x228>
    5cfa:	1e73      	subs	r3, r6, #1
    5cfc:	221f      	movs	r2, #31
    5cfe:	2501      	movs	r5, #1
    5d00:	401a      	ands	r2, r3
    5d02:	1c28      	adds	r0, r5, #0
    5d04:	4090      	lsls	r0, r2
    5d06:	1159      	asrs	r1, r3, #5
    5d08:	1c02      	adds	r2, r0, #0
    5d0a:	9803      	ldr	r0, [sp, #12]
    5d0c:	0089      	lsls	r1, r1, #2
    5d0e:	5809      	ldr	r1, [r1, r0]
    5d10:	4211      	tst	r1, r2
    5d12:	d00a      	beq.n	5d2a <__gethex+0x228>
    5d14:	42ab      	cmp	r3, r5
    5d16:	dc01      	bgt.n	5d1c <__gethex+0x21a>
    5d18:	2502      	movs	r5, #2
    5d1a:	e006      	b.n	5d2a <__gethex+0x228>
    5d1c:	1eb1      	subs	r1, r6, #2
    5d1e:	1c20      	adds	r0, r4, #0
    5d20:	f000 fdfe 	bl	6920 <__any_on>
    5d24:	2800      	cmp	r0, #0
    5d26:	d0f7      	beq.n	5d18 <__gethex+0x216>
    5d28:	2503      	movs	r5, #3
    5d2a:	1c31      	adds	r1, r6, #0
    5d2c:	1c20      	adds	r0, r4, #0
    5d2e:	f7ff fe9d 	bl	5a6c <rshift>
    5d32:	9904      	ldr	r1, [sp, #16]
    5d34:	1989      	adds	r1, r1, r6
    5d36:	9104      	str	r1, [sp, #16]
    5d38:	e00f      	b.n	5d5a <__gethex+0x258>
    5d3a:	2500      	movs	r5, #0
    5d3c:	42be      	cmp	r6, r7
    5d3e:	da0c      	bge.n	5d5a <__gethex+0x258>
    5d40:	1bbe      	subs	r6, r7, r6
    5d42:	1c21      	adds	r1, r4, #0
    5d44:	1c32      	adds	r2, r6, #0
    5d46:	9808      	ldr	r0, [sp, #32]
    5d48:	f000 fc10 	bl	656c <__lshift>
    5d4c:	9a04      	ldr	r2, [sp, #16]
    5d4e:	1c03      	adds	r3, r0, #0
    5d50:	1b92      	subs	r2, r2, r6
    5d52:	3314      	adds	r3, #20
    5d54:	1c04      	adds	r4, r0, #0
    5d56:	9204      	str	r2, [sp, #16]
    5d58:	9303      	str	r3, [sp, #12]
    5d5a:	9806      	ldr	r0, [sp, #24]
    5d5c:	9904      	ldr	r1, [sp, #16]
    5d5e:	6880      	ldr	r0, [r0, #8]
    5d60:	4281      	cmp	r1, r0
    5d62:	dd08      	ble.n	5d76 <__gethex+0x274>
    5d64:	9808      	ldr	r0, [sp, #32]
    5d66:	1c21      	adds	r1, r4, #0
    5d68:	f000 fa35 	bl	61d6 <_Bfree>
    5d6c:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5d6e:	2300      	movs	r3, #0
    5d70:	602b      	str	r3, [r5, #0]
    5d72:	20a3      	movs	r0, #163	; 0xa3
    5d74:	e0e1      	b.n	5f3a <__gethex+0x438>
    5d76:	9806      	ldr	r0, [sp, #24]
    5d78:	9904      	ldr	r1, [sp, #16]
    5d7a:	6846      	ldr	r6, [r0, #4]
    5d7c:	42b1      	cmp	r1, r6
    5d7e:	da54      	bge.n	5e2a <__gethex+0x328>
    5d80:	1a76      	subs	r6, r6, r1
    5d82:	42be      	cmp	r6, r7
    5d84:	db2d      	blt.n	5de2 <__gethex+0x2e0>
    5d86:	68c3      	ldr	r3, [r0, #12]
    5d88:	2b02      	cmp	r3, #2
    5d8a:	d01a      	beq.n	5dc2 <__gethex+0x2c0>
    5d8c:	2b03      	cmp	r3, #3
    5d8e:	d01c      	beq.n	5dca <__gethex+0x2c8>
    5d90:	2b01      	cmp	r3, #1
    5d92:	d11d      	bne.n	5dd0 <__gethex+0x2ce>
    5d94:	42be      	cmp	r6, r7
    5d96:	d11b      	bne.n	5dd0 <__gethex+0x2ce>
    5d98:	2f01      	cmp	r7, #1
    5d9a:	dc0b      	bgt.n	5db4 <__gethex+0x2b2>
    5d9c:	9a06      	ldr	r2, [sp, #24]
    5d9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5da0:	6852      	ldr	r2, [r2, #4]
    5da2:	2301      	movs	r3, #1
    5da4:	602a      	str	r2, [r5, #0]
    5da6:	9d03      	ldr	r5, [sp, #12]
    5da8:	6123      	str	r3, [r4, #16]
    5daa:	602b      	str	r3, [r5, #0]
    5dac:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5dae:	2062      	movs	r0, #98	; 0x62
    5db0:	602c      	str	r4, [r5, #0]
    5db2:	e0c2      	b.n	5f3a <__gethex+0x438>
    5db4:	1e79      	subs	r1, r7, #1
    5db6:	1c20      	adds	r0, r4, #0
    5db8:	f000 fdb2 	bl	6920 <__any_on>
    5dbc:	2800      	cmp	r0, #0
    5dbe:	d1ed      	bne.n	5d9c <__gethex+0x29a>
    5dc0:	e006      	b.n	5dd0 <__gethex+0x2ce>
    5dc2:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5dc4:	2d00      	cmp	r5, #0
    5dc6:	d0e9      	beq.n	5d9c <__gethex+0x29a>
    5dc8:	e002      	b.n	5dd0 <__gethex+0x2ce>
    5dca:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5dcc:	2d00      	cmp	r5, #0
    5dce:	d1e5      	bne.n	5d9c <__gethex+0x29a>
    5dd0:	9808      	ldr	r0, [sp, #32]
    5dd2:	1c21      	adds	r1, r4, #0
    5dd4:	f000 f9ff 	bl	61d6 <_Bfree>
    5dd8:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5dda:	2300      	movs	r3, #0
    5ddc:	602b      	str	r3, [r5, #0]
    5dde:	2050      	movs	r0, #80	; 0x50
    5de0:	e0ab      	b.n	5f3a <__gethex+0x438>
    5de2:	1e70      	subs	r0, r6, #1
    5de4:	9004      	str	r0, [sp, #16]
    5de6:	2d00      	cmp	r5, #0
    5de8:	d107      	bne.n	5dfa <__gethex+0x2f8>
    5dea:	2800      	cmp	r0, #0
    5dec:	dd06      	ble.n	5dfc <__gethex+0x2fa>
    5dee:	1c20      	adds	r0, r4, #0
    5df0:	9904      	ldr	r1, [sp, #16]
    5df2:	f000 fd95 	bl	6920 <__any_on>
    5df6:	1c05      	adds	r5, r0, #0
    5df8:	e000      	b.n	5dfc <__gethex+0x2fa>
    5dfa:	2501      	movs	r5, #1
    5dfc:	9904      	ldr	r1, [sp, #16]
    5dfe:	9803      	ldr	r0, [sp, #12]
    5e00:	114b      	asrs	r3, r1, #5
    5e02:	221f      	movs	r2, #31
    5e04:	009b      	lsls	r3, r3, #2
    5e06:	4011      	ands	r1, r2
    5e08:	581b      	ldr	r3, [r3, r0]
    5e0a:	2201      	movs	r2, #1
    5e0c:	408a      	lsls	r2, r1
    5e0e:	4213      	tst	r3, r2
    5e10:	d001      	beq.n	5e16 <__gethex+0x314>
    5e12:	2302      	movs	r3, #2
    5e14:	431d      	orrs	r5, r3
    5e16:	1c31      	adds	r1, r6, #0
    5e18:	1c20      	adds	r0, r4, #0
    5e1a:	f7ff fe27 	bl	5a6c <rshift>
    5e1e:	9906      	ldr	r1, [sp, #24]
    5e20:	1bbf      	subs	r7, r7, r6
    5e22:	6849      	ldr	r1, [r1, #4]
    5e24:	2602      	movs	r6, #2
    5e26:	9104      	str	r1, [sp, #16]
    5e28:	e000      	b.n	5e2c <__gethex+0x32a>
    5e2a:	2601      	movs	r6, #1
    5e2c:	2d00      	cmp	r5, #0
    5e2e:	d07e      	beq.n	5f2e <__gethex+0x42c>
    5e30:	9a06      	ldr	r2, [sp, #24]
    5e32:	68d3      	ldr	r3, [r2, #12]
    5e34:	2b02      	cmp	r3, #2
    5e36:	d00b      	beq.n	5e50 <__gethex+0x34e>
    5e38:	2b03      	cmp	r3, #3
    5e3a:	d00d      	beq.n	5e58 <__gethex+0x356>
    5e3c:	2b01      	cmp	r3, #1
    5e3e:	d174      	bne.n	5f2a <__gethex+0x428>
    5e40:	07a8      	lsls	r0, r5, #30
    5e42:	d572      	bpl.n	5f2a <__gethex+0x428>
    5e44:	9903      	ldr	r1, [sp, #12]
    5e46:	680a      	ldr	r2, [r1, #0]
    5e48:	4315      	orrs	r5, r2
    5e4a:	421d      	tst	r5, r3
    5e4c:	d107      	bne.n	5e5e <__gethex+0x35c>
    5e4e:	e06c      	b.n	5f2a <__gethex+0x428>
    5e50:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5e52:	2301      	movs	r3, #1
    5e54:	1b5d      	subs	r5, r3, r5
    5e56:	9515      	str	r5, [sp, #84]	; 0x54
    5e58:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5e5a:	2d00      	cmp	r5, #0
    5e5c:	d065      	beq.n	5f2a <__gethex+0x428>
    5e5e:	6925      	ldr	r5, [r4, #16]
    5e60:	1c23      	adds	r3, r4, #0
    5e62:	00a8      	lsls	r0, r5, #2
    5e64:	3314      	adds	r3, #20
    5e66:	9005      	str	r0, [sp, #20]
    5e68:	1819      	adds	r1, r3, r0
    5e6a:	681a      	ldr	r2, [r3, #0]
    5e6c:	1c50      	adds	r0, r2, #1
    5e6e:	d002      	beq.n	5e76 <__gethex+0x374>
    5e70:	3201      	adds	r2, #1
    5e72:	601a      	str	r2, [r3, #0]
    5e74:	e021      	b.n	5eba <__gethex+0x3b8>
    5e76:	2200      	movs	r2, #0
    5e78:	c304      	stmia	r3!, {r2}
    5e7a:	4299      	cmp	r1, r3
    5e7c:	d8f5      	bhi.n	5e6a <__gethex+0x368>
    5e7e:	68a1      	ldr	r1, [r4, #8]
    5e80:	428d      	cmp	r5, r1
    5e82:	db12      	blt.n	5eaa <__gethex+0x3a8>
    5e84:	6861      	ldr	r1, [r4, #4]
    5e86:	9808      	ldr	r0, [sp, #32]
    5e88:	3101      	adds	r1, #1
    5e8a:	f000 f96c 	bl	6166 <_Balloc>
    5e8e:	6922      	ldr	r2, [r4, #16]
    5e90:	1c21      	adds	r1, r4, #0
    5e92:	3202      	adds	r2, #2
    5e94:	9003      	str	r0, [sp, #12]
    5e96:	310c      	adds	r1, #12
    5e98:	0092      	lsls	r2, r2, #2
    5e9a:	300c      	adds	r0, #12
    5e9c:	f7fc ffc6 	bl	2e2c <memcpy>
    5ea0:	1c21      	adds	r1, r4, #0
    5ea2:	9808      	ldr	r0, [sp, #32]
    5ea4:	f000 f997 	bl	61d6 <_Bfree>
    5ea8:	9c03      	ldr	r4, [sp, #12]
    5eaa:	6923      	ldr	r3, [r4, #16]
    5eac:	1c5a      	adds	r2, r3, #1
    5eae:	3304      	adds	r3, #4
    5eb0:	009b      	lsls	r3, r3, #2
    5eb2:	6122      	str	r2, [r4, #16]
    5eb4:	18e3      	adds	r3, r4, r3
    5eb6:	2201      	movs	r2, #1
    5eb8:	605a      	str	r2, [r3, #4]
    5eba:	1c22      	adds	r2, r4, #0
    5ebc:	3214      	adds	r2, #20
    5ebe:	2e02      	cmp	r6, #2
    5ec0:	d110      	bne.n	5ee4 <__gethex+0x3e2>
    5ec2:	9d06      	ldr	r5, [sp, #24]
    5ec4:	682b      	ldr	r3, [r5, #0]
    5ec6:	3b01      	subs	r3, #1
    5ec8:	429f      	cmp	r7, r3
    5eca:	d12c      	bne.n	5f26 <__gethex+0x424>
    5ecc:	1178      	asrs	r0, r7, #5
    5ece:	0080      	lsls	r0, r0, #2
    5ed0:	211f      	movs	r1, #31
    5ed2:	2301      	movs	r3, #1
    5ed4:	4039      	ands	r1, r7
    5ed6:	1c1d      	adds	r5, r3, #0
    5ed8:	5882      	ldr	r2, [r0, r2]
    5eda:	408d      	lsls	r5, r1
    5edc:	422a      	tst	r2, r5
    5ede:	d022      	beq.n	5f26 <__gethex+0x424>
    5ee0:	1c1e      	adds	r6, r3, #0
    5ee2:	e020      	b.n	5f26 <__gethex+0x424>
    5ee4:	6920      	ldr	r0, [r4, #16]
    5ee6:	42a8      	cmp	r0, r5
    5ee8:	dd0e      	ble.n	5f08 <__gethex+0x406>
    5eea:	1c20      	adds	r0, r4, #0
    5eec:	2101      	movs	r1, #1
    5eee:	f7ff fdbd 	bl	5a6c <rshift>
    5ef2:	9d04      	ldr	r5, [sp, #16]
    5ef4:	2601      	movs	r6, #1
    5ef6:	3501      	adds	r5, #1
    5ef8:	9504      	str	r5, [sp, #16]
    5efa:	9d06      	ldr	r5, [sp, #24]
    5efc:	68ab      	ldr	r3, [r5, #8]
    5efe:	9d04      	ldr	r5, [sp, #16]
    5f00:	429d      	cmp	r5, r3
    5f02:	dd00      	ble.n	5f06 <__gethex+0x404>
    5f04:	e72e      	b.n	5d64 <__gethex+0x262>
    5f06:	e00e      	b.n	5f26 <__gethex+0x424>
    5f08:	251f      	movs	r5, #31
    5f0a:	403d      	ands	r5, r7
    5f0c:	2601      	movs	r6, #1
    5f0e:	2d00      	cmp	r5, #0
    5f10:	d009      	beq.n	5f26 <__gethex+0x424>
    5f12:	9805      	ldr	r0, [sp, #20]
    5f14:	1812      	adds	r2, r2, r0
    5f16:	3a04      	subs	r2, #4
    5f18:	6810      	ldr	r0, [r2, #0]
    5f1a:	f000 f9f3 	bl	6304 <__hi0bits>
    5f1e:	2320      	movs	r3, #32
    5f20:	1b5d      	subs	r5, r3, r5
    5f22:	42a8      	cmp	r0, r5
    5f24:	dbe1      	blt.n	5eea <__gethex+0x3e8>
    5f26:	2320      	movs	r3, #32
    5f28:	e000      	b.n	5f2c <__gethex+0x42a>
    5f2a:	2310      	movs	r3, #16
    5f2c:	431e      	orrs	r6, r3
    5f2e:	9d14      	ldr	r5, [sp, #80]	; 0x50
    5f30:	980c      	ldr	r0, [sp, #48]	; 0x30
    5f32:	602c      	str	r4, [r5, #0]
    5f34:	9d04      	ldr	r5, [sp, #16]
    5f36:	6005      	str	r5, [r0, #0]
    5f38:	1c30      	adds	r0, r6, #0
    5f3a:	b00f      	add	sp, #60	; 0x3c
    5f3c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005f3e <L_shift>:
    5f3e:	2308      	movs	r3, #8
    5f40:	1a9a      	subs	r2, r3, r2
    5f42:	b570      	push	{r4, r5, r6, lr}
    5f44:	0092      	lsls	r2, r2, #2
    5f46:	2520      	movs	r5, #32
    5f48:	1aad      	subs	r5, r5, r2
    5f4a:	6843      	ldr	r3, [r0, #4]
    5f4c:	6806      	ldr	r6, [r0, #0]
    5f4e:	1c1c      	adds	r4, r3, #0
    5f50:	40ac      	lsls	r4, r5
    5f52:	4334      	orrs	r4, r6
    5f54:	40d3      	lsrs	r3, r2
    5f56:	6004      	str	r4, [r0, #0]
    5f58:	6043      	str	r3, [r0, #4]
    5f5a:	3004      	adds	r0, #4
    5f5c:	4288      	cmp	r0, r1
    5f5e:	d3f4      	bcc.n	5f4a <L_shift+0xc>
    5f60:	bd70      	pop	{r4, r5, r6, pc}

00005f62 <__hexnan>:
    5f62:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f64:	680b      	ldr	r3, [r1, #0]
    5f66:	b089      	sub	sp, #36	; 0x24
    5f68:	9201      	str	r2, [sp, #4]
    5f6a:	9901      	ldr	r1, [sp, #4]
    5f6c:	115a      	asrs	r2, r3, #5
    5f6e:	0092      	lsls	r2, r2, #2
    5f70:	188a      	adds	r2, r1, r2
    5f72:	9203      	str	r2, [sp, #12]
    5f74:	221f      	movs	r2, #31
    5f76:	4013      	ands	r3, r2
    5f78:	9007      	str	r0, [sp, #28]
    5f7a:	9305      	str	r3, [sp, #20]
    5f7c:	d002      	beq.n	5f84 <__hexnan+0x22>
    5f7e:	9a03      	ldr	r2, [sp, #12]
    5f80:	3204      	adds	r2, #4
    5f82:	9203      	str	r2, [sp, #12]
    5f84:	9b07      	ldr	r3, [sp, #28]
    5f86:	9e03      	ldr	r6, [sp, #12]
    5f88:	681b      	ldr	r3, [r3, #0]
    5f8a:	3e04      	subs	r6, #4
    5f8c:	2500      	movs	r5, #0
    5f8e:	6035      	str	r5, [r6, #0]
    5f90:	9304      	str	r3, [sp, #16]
    5f92:	1c37      	adds	r7, r6, #0
    5f94:	1c34      	adds	r4, r6, #0
    5f96:	9506      	str	r5, [sp, #24]
    5f98:	9500      	str	r5, [sp, #0]
    5f9a:	9b04      	ldr	r3, [sp, #16]
    5f9c:	785b      	ldrb	r3, [r3, #1]
    5f9e:	9302      	str	r3, [sp, #8]
    5fa0:	2b00      	cmp	r3, #0
    5fa2:	d03e      	beq.n	6022 <__hexnan+0xc0>
    5fa4:	9802      	ldr	r0, [sp, #8]
    5fa6:	f7ff fd97 	bl	5ad8 <__hexdig_fun>
    5faa:	2800      	cmp	r0, #0
    5fac:	d122      	bne.n	5ff4 <__hexnan+0x92>
    5fae:	9902      	ldr	r1, [sp, #8]
    5fb0:	2920      	cmp	r1, #32
    5fb2:	d817      	bhi.n	5fe4 <__hexnan+0x82>
    5fb4:	9a06      	ldr	r2, [sp, #24]
    5fb6:	9b00      	ldr	r3, [sp, #0]
    5fb8:	429a      	cmp	r2, r3
    5fba:	da2e      	bge.n	601a <__hexnan+0xb8>
    5fbc:	42bc      	cmp	r4, r7
    5fbe:	d206      	bcs.n	5fce <__hexnan+0x6c>
    5fc0:	2d07      	cmp	r5, #7
    5fc2:	dc04      	bgt.n	5fce <__hexnan+0x6c>
    5fc4:	1c20      	adds	r0, r4, #0
    5fc6:	1c39      	adds	r1, r7, #0
    5fc8:	1c2a      	adds	r2, r5, #0
    5fca:	f7ff ffb8 	bl	5f3e <L_shift>
    5fce:	9901      	ldr	r1, [sp, #4]
    5fd0:	2508      	movs	r5, #8
    5fd2:	428c      	cmp	r4, r1
    5fd4:	d921      	bls.n	601a <__hexnan+0xb8>
    5fd6:	9a00      	ldr	r2, [sp, #0]
    5fd8:	1f27      	subs	r7, r4, #4
    5fda:	2500      	movs	r5, #0
    5fdc:	603d      	str	r5, [r7, #0]
    5fde:	9206      	str	r2, [sp, #24]
    5fe0:	1c3c      	adds	r4, r7, #0
    5fe2:	e01a      	b.n	601a <__hexnan+0xb8>
    5fe4:	9b02      	ldr	r3, [sp, #8]
    5fe6:	2b29      	cmp	r3, #41	; 0x29
    5fe8:	d14f      	bne.n	608a <__hexnan+0x128>
    5fea:	9b04      	ldr	r3, [sp, #16]
    5fec:	9907      	ldr	r1, [sp, #28]
    5fee:	3302      	adds	r3, #2
    5ff0:	600b      	str	r3, [r1, #0]
    5ff2:	e016      	b.n	6022 <__hexnan+0xc0>
    5ff4:	9a00      	ldr	r2, [sp, #0]
    5ff6:	3501      	adds	r5, #1
    5ff8:	3201      	adds	r2, #1
    5ffa:	9200      	str	r2, [sp, #0]
    5ffc:	2d08      	cmp	r5, #8
    5ffe:	dd06      	ble.n	600e <__hexnan+0xac>
    6000:	9b01      	ldr	r3, [sp, #4]
    6002:	429c      	cmp	r4, r3
    6004:	d909      	bls.n	601a <__hexnan+0xb8>
    6006:	3c04      	subs	r4, #4
    6008:	2300      	movs	r3, #0
    600a:	6023      	str	r3, [r4, #0]
    600c:	2501      	movs	r5, #1
    600e:	6821      	ldr	r1, [r4, #0]
    6010:	220f      	movs	r2, #15
    6012:	010b      	lsls	r3, r1, #4
    6014:	4010      	ands	r0, r2
    6016:	4318      	orrs	r0, r3
    6018:	6020      	str	r0, [r4, #0]
    601a:	9a04      	ldr	r2, [sp, #16]
    601c:	3201      	adds	r2, #1
    601e:	9204      	str	r2, [sp, #16]
    6020:	e7bb      	b.n	5f9a <__hexnan+0x38>
    6022:	9900      	ldr	r1, [sp, #0]
    6024:	2900      	cmp	r1, #0
    6026:	d030      	beq.n	608a <__hexnan+0x128>
    6028:	42bc      	cmp	r4, r7
    602a:	d206      	bcs.n	603a <__hexnan+0xd8>
    602c:	2d07      	cmp	r5, #7
    602e:	dc04      	bgt.n	603a <__hexnan+0xd8>
    6030:	1c20      	adds	r0, r4, #0
    6032:	1c39      	adds	r1, r7, #0
    6034:	1c2a      	adds	r2, r5, #0
    6036:	f7ff ff82 	bl	5f3e <L_shift>
    603a:	9a01      	ldr	r2, [sp, #4]
    603c:	4294      	cmp	r4, r2
    603e:	d90b      	bls.n	6058 <__hexnan+0xf6>
    6040:	1c13      	adds	r3, r2, #0
    6042:	3304      	adds	r3, #4
    6044:	cc02      	ldmia	r4!, {r1}
    6046:	1f1a      	subs	r2, r3, #4
    6048:	6011      	str	r1, [r2, #0]
    604a:	42a6      	cmp	r6, r4
    604c:	d2f9      	bcs.n	6042 <__hexnan+0xe0>
    604e:	2200      	movs	r2, #0
    6050:	c304      	stmia	r3!, {r2}
    6052:	429e      	cmp	r6, r3
    6054:	d2fb      	bcs.n	604e <__hexnan+0xec>
    6056:	e00d      	b.n	6074 <__hexnan+0x112>
    6058:	9b05      	ldr	r3, [sp, #20]
    605a:	2b00      	cmp	r3, #0
    605c:	d00a      	beq.n	6074 <__hexnan+0x112>
    605e:	9a05      	ldr	r2, [sp, #20]
    6060:	9b03      	ldr	r3, [sp, #12]
    6062:	2120      	movs	r1, #32
    6064:	1a89      	subs	r1, r1, r2
    6066:	2201      	movs	r2, #1
    6068:	3b04      	subs	r3, #4
    606a:	4252      	negs	r2, r2
    606c:	40ca      	lsrs	r2, r1
    606e:	6819      	ldr	r1, [r3, #0]
    6070:	400a      	ands	r2, r1
    6072:	601a      	str	r2, [r3, #0]
    6074:	6832      	ldr	r2, [r6, #0]
    6076:	2a00      	cmp	r2, #0
    6078:	d109      	bne.n	608e <__hexnan+0x12c>
    607a:	9b01      	ldr	r3, [sp, #4]
    607c:	429e      	cmp	r6, r3
    607e:	d102      	bne.n	6086 <__hexnan+0x124>
    6080:	2301      	movs	r3, #1
    6082:	6033      	str	r3, [r6, #0]
    6084:	e003      	b.n	608e <__hexnan+0x12c>
    6086:	3e04      	subs	r6, #4
    6088:	e7f4      	b.n	6074 <__hexnan+0x112>
    608a:	2004      	movs	r0, #4
    608c:	e000      	b.n	6090 <__hexnan+0x12e>
    608e:	2005      	movs	r0, #5
    6090:	b009      	add	sp, #36	; 0x24
    6092:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006094 <_localeconv_r>:
    6094:	4800      	ldr	r0, [pc, #0]	; (6098 <_localeconv_r+0x4>)
    6096:	4770      	bx	lr
    6098:	20000170 	.word	0x20000170

0000609c <__smakebuf_r>:
    609c:	b5f0      	push	{r4, r5, r6, r7, lr}
    609e:	898b      	ldrh	r3, [r1, #12]
    60a0:	b091      	sub	sp, #68	; 0x44
    60a2:	1c05      	adds	r5, r0, #0
    60a4:	1c0c      	adds	r4, r1, #0
    60a6:	079a      	lsls	r2, r3, #30
    60a8:	d425      	bmi.n	60f6 <__smakebuf_r+0x5a>
    60aa:	230e      	movs	r3, #14
    60ac:	5ec9      	ldrsh	r1, [r1, r3]
    60ae:	2900      	cmp	r1, #0
    60b0:	da06      	bge.n	60c0 <__smakebuf_r+0x24>
    60b2:	89a7      	ldrh	r7, [r4, #12]
    60b4:	2380      	movs	r3, #128	; 0x80
    60b6:	401f      	ands	r7, r3
    60b8:	d00f      	beq.n	60da <__smakebuf_r+0x3e>
    60ba:	2700      	movs	r7, #0
    60bc:	2640      	movs	r6, #64	; 0x40
    60be:	e00e      	b.n	60de <__smakebuf_r+0x42>
    60c0:	aa01      	add	r2, sp, #4
    60c2:	f000 fdbd 	bl	6c40 <_fstat_r>
    60c6:	2800      	cmp	r0, #0
    60c8:	dbf3      	blt.n	60b2 <__smakebuf_r+0x16>
    60ca:	9b02      	ldr	r3, [sp, #8]
    60cc:	27f0      	movs	r7, #240	; 0xf0
    60ce:	023f      	lsls	r7, r7, #8
    60d0:	4a18      	ldr	r2, [pc, #96]	; (6134 <__smakebuf_r+0x98>)
    60d2:	401f      	ands	r7, r3
    60d4:	18bf      	adds	r7, r7, r2
    60d6:	427b      	negs	r3, r7
    60d8:	415f      	adcs	r7, r3
    60da:	2680      	movs	r6, #128	; 0x80
    60dc:	00f6      	lsls	r6, r6, #3
    60de:	1c28      	adds	r0, r5, #0
    60e0:	1c31      	adds	r1, r6, #0
    60e2:	f000 fc95 	bl	6a10 <_malloc_r>
    60e6:	2800      	cmp	r0, #0
    60e8:	d10c      	bne.n	6104 <__smakebuf_r+0x68>
    60ea:	89a3      	ldrh	r3, [r4, #12]
    60ec:	059a      	lsls	r2, r3, #22
    60ee:	d41f      	bmi.n	6130 <__smakebuf_r+0x94>
    60f0:	2202      	movs	r2, #2
    60f2:	4313      	orrs	r3, r2
    60f4:	81a3      	strh	r3, [r4, #12]
    60f6:	1c23      	adds	r3, r4, #0
    60f8:	3347      	adds	r3, #71	; 0x47
    60fa:	6023      	str	r3, [r4, #0]
    60fc:	6123      	str	r3, [r4, #16]
    60fe:	2301      	movs	r3, #1
    6100:	6163      	str	r3, [r4, #20]
    6102:	e015      	b.n	6130 <__smakebuf_r+0x94>
    6104:	4b0c      	ldr	r3, [pc, #48]	; (6138 <__smakebuf_r+0x9c>)
    6106:	2280      	movs	r2, #128	; 0x80
    6108:	62ab      	str	r3, [r5, #40]	; 0x28
    610a:	89a3      	ldrh	r3, [r4, #12]
    610c:	6020      	str	r0, [r4, #0]
    610e:	4313      	orrs	r3, r2
    6110:	81a3      	strh	r3, [r4, #12]
    6112:	6120      	str	r0, [r4, #16]
    6114:	6166      	str	r6, [r4, #20]
    6116:	2f00      	cmp	r7, #0
    6118:	d00a      	beq.n	6130 <__smakebuf_r+0x94>
    611a:	230e      	movs	r3, #14
    611c:	5ee1      	ldrsh	r1, [r4, r3]
    611e:	1c28      	adds	r0, r5, #0
    6120:	f000 fda0 	bl	6c64 <_isatty_r>
    6124:	2800      	cmp	r0, #0
    6126:	d003      	beq.n	6130 <__smakebuf_r+0x94>
    6128:	89a3      	ldrh	r3, [r4, #12]
    612a:	2201      	movs	r2, #1
    612c:	4313      	orrs	r3, r2
    612e:	81a3      	strh	r3, [r4, #12]
    6130:	b011      	add	sp, #68	; 0x44
    6132:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6134:	ffffe000 	.word	0xffffe000
    6138:	000058e5 	.word	0x000058e5

0000613c <malloc>:
    613c:	b508      	push	{r3, lr}
    613e:	4b03      	ldr	r3, [pc, #12]	; (614c <malloc+0x10>)
    6140:	1c01      	adds	r1, r0, #0
    6142:	6818      	ldr	r0, [r3, #0]
    6144:	f000 fc64 	bl	6a10 <_malloc_r>
    6148:	bd08      	pop	{r3, pc}
    614a:	46c0      	nop			; (mov r8, r8)
    614c:	20000168 	.word	0x20000168

00006150 <memchr>:
    6150:	b2c9      	uxtb	r1, r1
    6152:	1882      	adds	r2, r0, r2
    6154:	4290      	cmp	r0, r2
    6156:	d004      	beq.n	6162 <memchr+0x12>
    6158:	7803      	ldrb	r3, [r0, #0]
    615a:	428b      	cmp	r3, r1
    615c:	d002      	beq.n	6164 <memchr+0x14>
    615e:	3001      	adds	r0, #1
    6160:	e7f8      	b.n	6154 <memchr+0x4>
    6162:	2000      	movs	r0, #0
    6164:	4770      	bx	lr

00006166 <_Balloc>:
    6166:	b570      	push	{r4, r5, r6, lr}
    6168:	6a45      	ldr	r5, [r0, #36]	; 0x24
    616a:	1c04      	adds	r4, r0, #0
    616c:	1c0e      	adds	r6, r1, #0
    616e:	2d00      	cmp	r5, #0
    6170:	d107      	bne.n	6182 <_Balloc+0x1c>
    6172:	2010      	movs	r0, #16
    6174:	f7ff ffe2 	bl	613c <malloc>
    6178:	6260      	str	r0, [r4, #36]	; 0x24
    617a:	6045      	str	r5, [r0, #4]
    617c:	6085      	str	r5, [r0, #8]
    617e:	6005      	str	r5, [r0, #0]
    6180:	60c5      	str	r5, [r0, #12]
    6182:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6184:	68eb      	ldr	r3, [r5, #12]
    6186:	2b00      	cmp	r3, #0
    6188:	d009      	beq.n	619e <_Balloc+0x38>
    618a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    618c:	00b2      	lsls	r2, r6, #2
    618e:	68db      	ldr	r3, [r3, #12]
    6190:	189a      	adds	r2, r3, r2
    6192:	6810      	ldr	r0, [r2, #0]
    6194:	2800      	cmp	r0, #0
    6196:	d00e      	beq.n	61b6 <_Balloc+0x50>
    6198:	6803      	ldr	r3, [r0, #0]
    619a:	6013      	str	r3, [r2, #0]
    619c:	e017      	b.n	61ce <_Balloc+0x68>
    619e:	1c20      	adds	r0, r4, #0
    61a0:	2104      	movs	r1, #4
    61a2:	2221      	movs	r2, #33	; 0x21
    61a4:	f000 fbde 	bl	6964 <_calloc_r>
    61a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    61aa:	60e8      	str	r0, [r5, #12]
    61ac:	68db      	ldr	r3, [r3, #12]
    61ae:	2b00      	cmp	r3, #0
    61b0:	d1eb      	bne.n	618a <_Balloc+0x24>
    61b2:	2000      	movs	r0, #0
    61b4:	e00e      	b.n	61d4 <_Balloc+0x6e>
    61b6:	2101      	movs	r1, #1
    61b8:	1c0d      	adds	r5, r1, #0
    61ba:	40b5      	lsls	r5, r6
    61bc:	1d6a      	adds	r2, r5, #5
    61be:	0092      	lsls	r2, r2, #2
    61c0:	1c20      	adds	r0, r4, #0
    61c2:	f000 fbcf 	bl	6964 <_calloc_r>
    61c6:	2800      	cmp	r0, #0
    61c8:	d0f3      	beq.n	61b2 <_Balloc+0x4c>
    61ca:	6046      	str	r6, [r0, #4]
    61cc:	6085      	str	r5, [r0, #8]
    61ce:	2200      	movs	r2, #0
    61d0:	6102      	str	r2, [r0, #16]
    61d2:	60c2      	str	r2, [r0, #12]
    61d4:	bd70      	pop	{r4, r5, r6, pc}

000061d6 <_Bfree>:
    61d6:	b570      	push	{r4, r5, r6, lr}
    61d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
    61da:	1c06      	adds	r6, r0, #0
    61dc:	1c0d      	adds	r5, r1, #0
    61de:	2c00      	cmp	r4, #0
    61e0:	d107      	bne.n	61f2 <_Bfree+0x1c>
    61e2:	2010      	movs	r0, #16
    61e4:	f7ff ffaa 	bl	613c <malloc>
    61e8:	6270      	str	r0, [r6, #36]	; 0x24
    61ea:	6044      	str	r4, [r0, #4]
    61ec:	6084      	str	r4, [r0, #8]
    61ee:	6004      	str	r4, [r0, #0]
    61f0:	60c4      	str	r4, [r0, #12]
    61f2:	2d00      	cmp	r5, #0
    61f4:	d007      	beq.n	6206 <_Bfree+0x30>
    61f6:	6a72      	ldr	r2, [r6, #36]	; 0x24
    61f8:	6869      	ldr	r1, [r5, #4]
    61fa:	68d2      	ldr	r2, [r2, #12]
    61fc:	008b      	lsls	r3, r1, #2
    61fe:	18d3      	adds	r3, r2, r3
    6200:	681a      	ldr	r2, [r3, #0]
    6202:	602a      	str	r2, [r5, #0]
    6204:	601d      	str	r5, [r3, #0]
    6206:	bd70      	pop	{r4, r5, r6, pc}

00006208 <__multadd>:
    6208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    620a:	1c0c      	adds	r4, r1, #0
    620c:	1c1e      	adds	r6, r3, #0
    620e:	690d      	ldr	r5, [r1, #16]
    6210:	1c07      	adds	r7, r0, #0
    6212:	3114      	adds	r1, #20
    6214:	2300      	movs	r3, #0
    6216:	6808      	ldr	r0, [r1, #0]
    6218:	3301      	adds	r3, #1
    621a:	b280      	uxth	r0, r0
    621c:	4350      	muls	r0, r2
    621e:	1980      	adds	r0, r0, r6
    6220:	4684      	mov	ip, r0
    6222:	0c06      	lsrs	r6, r0, #16
    6224:	6808      	ldr	r0, [r1, #0]
    6226:	0c00      	lsrs	r0, r0, #16
    6228:	4350      	muls	r0, r2
    622a:	1830      	adds	r0, r6, r0
    622c:	0c06      	lsrs	r6, r0, #16
    622e:	0400      	lsls	r0, r0, #16
    6230:	9001      	str	r0, [sp, #4]
    6232:	4660      	mov	r0, ip
    6234:	b280      	uxth	r0, r0
    6236:	4684      	mov	ip, r0
    6238:	9801      	ldr	r0, [sp, #4]
    623a:	4484      	add	ip, r0
    623c:	4660      	mov	r0, ip
    623e:	c101      	stmia	r1!, {r0}
    6240:	42ab      	cmp	r3, r5
    6242:	dbe8      	blt.n	6216 <__multadd+0xe>
    6244:	2e00      	cmp	r6, #0
    6246:	d01b      	beq.n	6280 <__multadd+0x78>
    6248:	68a3      	ldr	r3, [r4, #8]
    624a:	429d      	cmp	r5, r3
    624c:	db12      	blt.n	6274 <__multadd+0x6c>
    624e:	6861      	ldr	r1, [r4, #4]
    6250:	1c38      	adds	r0, r7, #0
    6252:	3101      	adds	r1, #1
    6254:	f7ff ff87 	bl	6166 <_Balloc>
    6258:	6922      	ldr	r2, [r4, #16]
    625a:	1c21      	adds	r1, r4, #0
    625c:	3202      	adds	r2, #2
    625e:	9001      	str	r0, [sp, #4]
    6260:	310c      	adds	r1, #12
    6262:	0092      	lsls	r2, r2, #2
    6264:	300c      	adds	r0, #12
    6266:	f7fc fde1 	bl	2e2c <memcpy>
    626a:	1c21      	adds	r1, r4, #0
    626c:	1c38      	adds	r0, r7, #0
    626e:	f7ff ffb2 	bl	61d6 <_Bfree>
    6272:	9c01      	ldr	r4, [sp, #4]
    6274:	1d2b      	adds	r3, r5, #4
    6276:	009b      	lsls	r3, r3, #2
    6278:	18e3      	adds	r3, r4, r3
    627a:	3501      	adds	r5, #1
    627c:	605e      	str	r6, [r3, #4]
    627e:	6125      	str	r5, [r4, #16]
    6280:	1c20      	adds	r0, r4, #0
    6282:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006284 <__s2b>:
    6284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6286:	1c06      	adds	r6, r0, #0
    6288:	1c18      	adds	r0, r3, #0
    628a:	1c0f      	adds	r7, r1, #0
    628c:	3008      	adds	r0, #8
    628e:	2109      	movs	r1, #9
    6290:	9301      	str	r3, [sp, #4]
    6292:	1c14      	adds	r4, r2, #0
    6294:	f000 fd78 	bl	6d88 <__aeabi_idiv>
    6298:	2301      	movs	r3, #1
    629a:	2100      	movs	r1, #0
    629c:	4298      	cmp	r0, r3
    629e:	dd02      	ble.n	62a6 <__s2b+0x22>
    62a0:	005b      	lsls	r3, r3, #1
    62a2:	3101      	adds	r1, #1
    62a4:	e7fa      	b.n	629c <__s2b+0x18>
    62a6:	1c30      	adds	r0, r6, #0
    62a8:	f7ff ff5d 	bl	6166 <_Balloc>
    62ac:	9b08      	ldr	r3, [sp, #32]
    62ae:	1c01      	adds	r1, r0, #0
    62b0:	6143      	str	r3, [r0, #20]
    62b2:	2301      	movs	r3, #1
    62b4:	6103      	str	r3, [r0, #16]
    62b6:	2c09      	cmp	r4, #9
    62b8:	dd12      	ble.n	62e0 <__s2b+0x5c>
    62ba:	1c3b      	adds	r3, r7, #0
    62bc:	3309      	adds	r3, #9
    62be:	9300      	str	r3, [sp, #0]
    62c0:	1c1d      	adds	r5, r3, #0
    62c2:	193f      	adds	r7, r7, r4
    62c4:	782b      	ldrb	r3, [r5, #0]
    62c6:	1c30      	adds	r0, r6, #0
    62c8:	3b30      	subs	r3, #48	; 0x30
    62ca:	220a      	movs	r2, #10
    62cc:	f7ff ff9c 	bl	6208 <__multadd>
    62d0:	3501      	adds	r5, #1
    62d2:	1c01      	adds	r1, r0, #0
    62d4:	42bd      	cmp	r5, r7
    62d6:	d1f5      	bne.n	62c4 <__s2b+0x40>
    62d8:	9b00      	ldr	r3, [sp, #0]
    62da:	191f      	adds	r7, r3, r4
    62dc:	3f08      	subs	r7, #8
    62de:	e001      	b.n	62e4 <__s2b+0x60>
    62e0:	370a      	adds	r7, #10
    62e2:	2409      	movs	r4, #9
    62e4:	1c25      	adds	r5, r4, #0
    62e6:	9b01      	ldr	r3, [sp, #4]
    62e8:	429d      	cmp	r5, r3
    62ea:	da09      	bge.n	6300 <__s2b+0x7c>
    62ec:	1b3b      	subs	r3, r7, r4
    62ee:	5d5b      	ldrb	r3, [r3, r5]
    62f0:	1c30      	adds	r0, r6, #0
    62f2:	3b30      	subs	r3, #48	; 0x30
    62f4:	220a      	movs	r2, #10
    62f6:	f7ff ff87 	bl	6208 <__multadd>
    62fa:	3501      	adds	r5, #1
    62fc:	1c01      	adds	r1, r0, #0
    62fe:	e7f2      	b.n	62e6 <__s2b+0x62>
    6300:	1c08      	adds	r0, r1, #0
    6302:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006304 <__hi0bits>:
    6304:	2200      	movs	r2, #0
    6306:	1c03      	adds	r3, r0, #0
    6308:	0c01      	lsrs	r1, r0, #16
    630a:	4291      	cmp	r1, r2
    630c:	d101      	bne.n	6312 <__hi0bits+0xe>
    630e:	0403      	lsls	r3, r0, #16
    6310:	2210      	movs	r2, #16
    6312:	0e19      	lsrs	r1, r3, #24
    6314:	d101      	bne.n	631a <__hi0bits+0x16>
    6316:	3208      	adds	r2, #8
    6318:	021b      	lsls	r3, r3, #8
    631a:	0f19      	lsrs	r1, r3, #28
    631c:	d101      	bne.n	6322 <__hi0bits+0x1e>
    631e:	3204      	adds	r2, #4
    6320:	011b      	lsls	r3, r3, #4
    6322:	0f99      	lsrs	r1, r3, #30
    6324:	d101      	bne.n	632a <__hi0bits+0x26>
    6326:	3202      	adds	r2, #2
    6328:	009b      	lsls	r3, r3, #2
    632a:	2b00      	cmp	r3, #0
    632c:	db04      	blt.n	6338 <__hi0bits+0x34>
    632e:	2020      	movs	r0, #32
    6330:	0059      	lsls	r1, r3, #1
    6332:	d502      	bpl.n	633a <__hi0bits+0x36>
    6334:	1c50      	adds	r0, r2, #1
    6336:	e000      	b.n	633a <__hi0bits+0x36>
    6338:	1c10      	adds	r0, r2, #0
    633a:	4770      	bx	lr

0000633c <__lo0bits>:
    633c:	6803      	ldr	r3, [r0, #0]
    633e:	2207      	movs	r2, #7
    6340:	1c01      	adds	r1, r0, #0
    6342:	401a      	ands	r2, r3
    6344:	d00b      	beq.n	635e <__lo0bits+0x22>
    6346:	2201      	movs	r2, #1
    6348:	2000      	movs	r0, #0
    634a:	4213      	tst	r3, r2
    634c:	d122      	bne.n	6394 <__lo0bits+0x58>
    634e:	2002      	movs	r0, #2
    6350:	4203      	tst	r3, r0
    6352:	d001      	beq.n	6358 <__lo0bits+0x1c>
    6354:	40d3      	lsrs	r3, r2
    6356:	e01b      	b.n	6390 <__lo0bits+0x54>
    6358:	089b      	lsrs	r3, r3, #2
    635a:	600b      	str	r3, [r1, #0]
    635c:	e01a      	b.n	6394 <__lo0bits+0x58>
    635e:	b298      	uxth	r0, r3
    6360:	2800      	cmp	r0, #0
    6362:	d101      	bne.n	6368 <__lo0bits+0x2c>
    6364:	0c1b      	lsrs	r3, r3, #16
    6366:	2210      	movs	r2, #16
    6368:	b2d8      	uxtb	r0, r3
    636a:	2800      	cmp	r0, #0
    636c:	d101      	bne.n	6372 <__lo0bits+0x36>
    636e:	3208      	adds	r2, #8
    6370:	0a1b      	lsrs	r3, r3, #8
    6372:	0718      	lsls	r0, r3, #28
    6374:	d101      	bne.n	637a <__lo0bits+0x3e>
    6376:	3204      	adds	r2, #4
    6378:	091b      	lsrs	r3, r3, #4
    637a:	0798      	lsls	r0, r3, #30
    637c:	d101      	bne.n	6382 <__lo0bits+0x46>
    637e:	3202      	adds	r2, #2
    6380:	089b      	lsrs	r3, r3, #2
    6382:	07d8      	lsls	r0, r3, #31
    6384:	d404      	bmi.n	6390 <__lo0bits+0x54>
    6386:	085b      	lsrs	r3, r3, #1
    6388:	2020      	movs	r0, #32
    638a:	2b00      	cmp	r3, #0
    638c:	d002      	beq.n	6394 <__lo0bits+0x58>
    638e:	3201      	adds	r2, #1
    6390:	600b      	str	r3, [r1, #0]
    6392:	1c10      	adds	r0, r2, #0
    6394:	4770      	bx	lr

00006396 <__i2b>:
    6396:	b510      	push	{r4, lr}
    6398:	1c0c      	adds	r4, r1, #0
    639a:	2101      	movs	r1, #1
    639c:	f7ff fee3 	bl	6166 <_Balloc>
    63a0:	2301      	movs	r3, #1
    63a2:	6144      	str	r4, [r0, #20]
    63a4:	6103      	str	r3, [r0, #16]
    63a6:	bd10      	pop	{r4, pc}

000063a8 <__multiply>:
    63a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    63aa:	1c0c      	adds	r4, r1, #0
    63ac:	1c15      	adds	r5, r2, #0
    63ae:	6909      	ldr	r1, [r1, #16]
    63b0:	6912      	ldr	r2, [r2, #16]
    63b2:	b08b      	sub	sp, #44	; 0x2c
    63b4:	4291      	cmp	r1, r2
    63b6:	da02      	bge.n	63be <__multiply+0x16>
    63b8:	1c23      	adds	r3, r4, #0
    63ba:	1c2c      	adds	r4, r5, #0
    63bc:	1c1d      	adds	r5, r3, #0
    63be:	6927      	ldr	r7, [r4, #16]
    63c0:	692e      	ldr	r6, [r5, #16]
    63c2:	68a2      	ldr	r2, [r4, #8]
    63c4:	19bb      	adds	r3, r7, r6
    63c6:	6861      	ldr	r1, [r4, #4]
    63c8:	9302      	str	r3, [sp, #8]
    63ca:	4293      	cmp	r3, r2
    63cc:	dd00      	ble.n	63d0 <__multiply+0x28>
    63ce:	3101      	adds	r1, #1
    63d0:	f7ff fec9 	bl	6166 <_Balloc>
    63d4:	1c03      	adds	r3, r0, #0
    63d6:	9003      	str	r0, [sp, #12]
    63d8:	9802      	ldr	r0, [sp, #8]
    63da:	3314      	adds	r3, #20
    63dc:	0082      	lsls	r2, r0, #2
    63de:	189a      	adds	r2, r3, r2
    63e0:	1c19      	adds	r1, r3, #0
    63e2:	4291      	cmp	r1, r2
    63e4:	d202      	bcs.n	63ec <__multiply+0x44>
    63e6:	2000      	movs	r0, #0
    63e8:	c101      	stmia	r1!, {r0}
    63ea:	e7fa      	b.n	63e2 <__multiply+0x3a>
    63ec:	3514      	adds	r5, #20
    63ee:	3414      	adds	r4, #20
    63f0:	00bf      	lsls	r7, r7, #2
    63f2:	46ac      	mov	ip, r5
    63f4:	00b6      	lsls	r6, r6, #2
    63f6:	19e7      	adds	r7, r4, r7
    63f8:	4466      	add	r6, ip
    63fa:	9404      	str	r4, [sp, #16]
    63fc:	9707      	str	r7, [sp, #28]
    63fe:	9609      	str	r6, [sp, #36]	; 0x24
    6400:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6402:	45b4      	cmp	ip, r6
    6404:	d256      	bcs.n	64b4 <__multiply+0x10c>
    6406:	4665      	mov	r5, ip
    6408:	882d      	ldrh	r5, [r5, #0]
    640a:	9505      	str	r5, [sp, #20]
    640c:	2d00      	cmp	r5, #0
    640e:	d01f      	beq.n	6450 <__multiply+0xa8>
    6410:	9c04      	ldr	r4, [sp, #16]
    6412:	1c19      	adds	r1, r3, #0
    6414:	2000      	movs	r0, #0
    6416:	680f      	ldr	r7, [r1, #0]
    6418:	cc40      	ldmia	r4!, {r6}
    641a:	b2bf      	uxth	r7, r7
    641c:	9d05      	ldr	r5, [sp, #20]
    641e:	9706      	str	r7, [sp, #24]
    6420:	b2b7      	uxth	r7, r6
    6422:	436f      	muls	r7, r5
    6424:	9d06      	ldr	r5, [sp, #24]
    6426:	0c36      	lsrs	r6, r6, #16
    6428:	19ef      	adds	r7, r5, r7
    642a:	183f      	adds	r7, r7, r0
    642c:	6808      	ldr	r0, [r1, #0]
    642e:	9108      	str	r1, [sp, #32]
    6430:	0c05      	lsrs	r5, r0, #16
    6432:	9805      	ldr	r0, [sp, #20]
    6434:	4346      	muls	r6, r0
    6436:	0c38      	lsrs	r0, r7, #16
    6438:	19ad      	adds	r5, r5, r6
    643a:	182d      	adds	r5, r5, r0
    643c:	0c28      	lsrs	r0, r5, #16
    643e:	b2bf      	uxth	r7, r7
    6440:	042d      	lsls	r5, r5, #16
    6442:	433d      	orrs	r5, r7
    6444:	c120      	stmia	r1!, {r5}
    6446:	9d07      	ldr	r5, [sp, #28]
    6448:	42ac      	cmp	r4, r5
    644a:	d3e4      	bcc.n	6416 <__multiply+0x6e>
    644c:	9e08      	ldr	r6, [sp, #32]
    644e:	6070      	str	r0, [r6, #4]
    6450:	4667      	mov	r7, ip
    6452:	887d      	ldrh	r5, [r7, #2]
    6454:	2d00      	cmp	r5, #0
    6456:	d022      	beq.n	649e <__multiply+0xf6>
    6458:	2600      	movs	r6, #0
    645a:	6818      	ldr	r0, [r3, #0]
    645c:	9c04      	ldr	r4, [sp, #16]
    645e:	1c19      	adds	r1, r3, #0
    6460:	9601      	str	r6, [sp, #4]
    6462:	8827      	ldrh	r7, [r4, #0]
    6464:	b280      	uxth	r0, r0
    6466:	436f      	muls	r7, r5
    6468:	9706      	str	r7, [sp, #24]
    646a:	9e06      	ldr	r6, [sp, #24]
    646c:	884f      	ldrh	r7, [r1, #2]
    646e:	9105      	str	r1, [sp, #20]
    6470:	19f6      	adds	r6, r6, r7
    6472:	9f01      	ldr	r7, [sp, #4]
    6474:	19f7      	adds	r7, r6, r7
    6476:	9706      	str	r7, [sp, #24]
    6478:	043f      	lsls	r7, r7, #16
    647a:	4338      	orrs	r0, r7
    647c:	6008      	str	r0, [r1, #0]
    647e:	cc01      	ldmia	r4!, {r0}
    6480:	888f      	ldrh	r7, [r1, #4]
    6482:	0c00      	lsrs	r0, r0, #16
    6484:	4368      	muls	r0, r5
    6486:	19c0      	adds	r0, r0, r7
    6488:	9f06      	ldr	r7, [sp, #24]
    648a:	3104      	adds	r1, #4
    648c:	0c3e      	lsrs	r6, r7, #16
    648e:	1980      	adds	r0, r0, r6
    6490:	9f07      	ldr	r7, [sp, #28]
    6492:	0c06      	lsrs	r6, r0, #16
    6494:	9601      	str	r6, [sp, #4]
    6496:	42a7      	cmp	r7, r4
    6498:	d8e3      	bhi.n	6462 <__multiply+0xba>
    649a:	9905      	ldr	r1, [sp, #20]
    649c:	6048      	str	r0, [r1, #4]
    649e:	2504      	movs	r5, #4
    64a0:	44ac      	add	ip, r5
    64a2:	195b      	adds	r3, r3, r5
    64a4:	e7ac      	b.n	6400 <__multiply+0x58>
    64a6:	3a04      	subs	r2, #4
    64a8:	6810      	ldr	r0, [r2, #0]
    64aa:	2800      	cmp	r0, #0
    64ac:	d105      	bne.n	64ba <__multiply+0x112>
    64ae:	9f02      	ldr	r7, [sp, #8]
    64b0:	3f01      	subs	r7, #1
    64b2:	9702      	str	r7, [sp, #8]
    64b4:	9d02      	ldr	r5, [sp, #8]
    64b6:	2d00      	cmp	r5, #0
    64b8:	dcf5      	bgt.n	64a6 <__multiply+0xfe>
    64ba:	9f03      	ldr	r7, [sp, #12]
    64bc:	9e02      	ldr	r6, [sp, #8]
    64be:	1c38      	adds	r0, r7, #0
    64c0:	613e      	str	r6, [r7, #16]
    64c2:	b00b      	add	sp, #44	; 0x2c
    64c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000064c8 <__pow5mult>:
    64c8:	2303      	movs	r3, #3
    64ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    64cc:	4013      	ands	r3, r2
    64ce:	1c05      	adds	r5, r0, #0
    64d0:	1c0e      	adds	r6, r1, #0
    64d2:	1c14      	adds	r4, r2, #0
    64d4:	2b00      	cmp	r3, #0
    64d6:	d007      	beq.n	64e8 <__pow5mult+0x20>
    64d8:	4a22      	ldr	r2, [pc, #136]	; (6564 <__pow5mult+0x9c>)
    64da:	3b01      	subs	r3, #1
    64dc:	009b      	lsls	r3, r3, #2
    64de:	589a      	ldr	r2, [r3, r2]
    64e0:	2300      	movs	r3, #0
    64e2:	f7ff fe91 	bl	6208 <__multadd>
    64e6:	1c06      	adds	r6, r0, #0
    64e8:	10a4      	asrs	r4, r4, #2
    64ea:	9401      	str	r4, [sp, #4]
    64ec:	d037      	beq.n	655e <__pow5mult+0x96>
    64ee:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    64f0:	2c00      	cmp	r4, #0
    64f2:	d107      	bne.n	6504 <__pow5mult+0x3c>
    64f4:	2010      	movs	r0, #16
    64f6:	f7ff fe21 	bl	613c <malloc>
    64fa:	6268      	str	r0, [r5, #36]	; 0x24
    64fc:	6044      	str	r4, [r0, #4]
    64fe:	6084      	str	r4, [r0, #8]
    6500:	6004      	str	r4, [r0, #0]
    6502:	60c4      	str	r4, [r0, #12]
    6504:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    6506:	68bc      	ldr	r4, [r7, #8]
    6508:	2c00      	cmp	r4, #0
    650a:	d110      	bne.n	652e <__pow5mult+0x66>
    650c:	1c28      	adds	r0, r5, #0
    650e:	4916      	ldr	r1, [pc, #88]	; (6568 <__pow5mult+0xa0>)
    6510:	f7ff ff41 	bl	6396 <__i2b>
    6514:	2300      	movs	r3, #0
    6516:	60b8      	str	r0, [r7, #8]
    6518:	1c04      	adds	r4, r0, #0
    651a:	6003      	str	r3, [r0, #0]
    651c:	e007      	b.n	652e <__pow5mult+0x66>
    651e:	9b01      	ldr	r3, [sp, #4]
    6520:	105b      	asrs	r3, r3, #1
    6522:	9301      	str	r3, [sp, #4]
    6524:	d01b      	beq.n	655e <__pow5mult+0x96>
    6526:	6820      	ldr	r0, [r4, #0]
    6528:	2800      	cmp	r0, #0
    652a:	d00f      	beq.n	654c <__pow5mult+0x84>
    652c:	1c04      	adds	r4, r0, #0
    652e:	9b01      	ldr	r3, [sp, #4]
    6530:	07db      	lsls	r3, r3, #31
    6532:	d5f4      	bpl.n	651e <__pow5mult+0x56>
    6534:	1c31      	adds	r1, r6, #0
    6536:	1c22      	adds	r2, r4, #0
    6538:	1c28      	adds	r0, r5, #0
    653a:	f7ff ff35 	bl	63a8 <__multiply>
    653e:	1c31      	adds	r1, r6, #0
    6540:	1c07      	adds	r7, r0, #0
    6542:	1c28      	adds	r0, r5, #0
    6544:	f7ff fe47 	bl	61d6 <_Bfree>
    6548:	1c3e      	adds	r6, r7, #0
    654a:	e7e8      	b.n	651e <__pow5mult+0x56>
    654c:	1c28      	adds	r0, r5, #0
    654e:	1c21      	adds	r1, r4, #0
    6550:	1c22      	adds	r2, r4, #0
    6552:	f7ff ff29 	bl	63a8 <__multiply>
    6556:	2300      	movs	r3, #0
    6558:	6020      	str	r0, [r4, #0]
    655a:	6003      	str	r3, [r0, #0]
    655c:	e7e6      	b.n	652c <__pow5mult+0x64>
    655e:	1c30      	adds	r0, r6, #0
    6560:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6562:	46c0      	nop			; (mov r8, r8)
    6564:	00009cf8 	.word	0x00009cf8
    6568:	00000271 	.word	0x00000271

0000656c <__lshift>:
    656c:	b5f0      	push	{r4, r5, r6, r7, lr}
    656e:	1c0c      	adds	r4, r1, #0
    6570:	b085      	sub	sp, #20
    6572:	9003      	str	r0, [sp, #12]
    6574:	6920      	ldr	r0, [r4, #16]
    6576:	1155      	asrs	r5, r2, #5
    6578:	1828      	adds	r0, r5, r0
    657a:	9002      	str	r0, [sp, #8]
    657c:	6849      	ldr	r1, [r1, #4]
    657e:	3001      	adds	r0, #1
    6580:	68a3      	ldr	r3, [r4, #8]
    6582:	1c17      	adds	r7, r2, #0
    6584:	9000      	str	r0, [sp, #0]
    6586:	9a00      	ldr	r2, [sp, #0]
    6588:	429a      	cmp	r2, r3
    658a:	dd02      	ble.n	6592 <__lshift+0x26>
    658c:	3101      	adds	r1, #1
    658e:	005b      	lsls	r3, r3, #1
    6590:	e7f9      	b.n	6586 <__lshift+0x1a>
    6592:	9803      	ldr	r0, [sp, #12]
    6594:	f7ff fde7 	bl	6166 <_Balloc>
    6598:	1c02      	adds	r2, r0, #0
    659a:	1c06      	adds	r6, r0, #0
    659c:	3214      	adds	r2, #20
    659e:	2300      	movs	r3, #0
    65a0:	42ab      	cmp	r3, r5
    65a2:	da04      	bge.n	65ae <__lshift+0x42>
    65a4:	0099      	lsls	r1, r3, #2
    65a6:	2000      	movs	r0, #0
    65a8:	5050      	str	r0, [r2, r1]
    65aa:	3301      	adds	r3, #1
    65ac:	e7f8      	b.n	65a0 <__lshift+0x34>
    65ae:	43eb      	mvns	r3, r5
    65b0:	17db      	asrs	r3, r3, #31
    65b2:	401d      	ands	r5, r3
    65b4:	00ad      	lsls	r5, r5, #2
    65b6:	6920      	ldr	r0, [r4, #16]
    65b8:	1955      	adds	r5, r2, r5
    65ba:	1c22      	adds	r2, r4, #0
    65bc:	3214      	adds	r2, #20
    65be:	0083      	lsls	r3, r0, #2
    65c0:	189b      	adds	r3, r3, r2
    65c2:	469c      	mov	ip, r3
    65c4:	231f      	movs	r3, #31
    65c6:	401f      	ands	r7, r3
    65c8:	d014      	beq.n	65f4 <__lshift+0x88>
    65ca:	2320      	movs	r3, #32
    65cc:	1bdb      	subs	r3, r3, r7
    65ce:	9301      	str	r3, [sp, #4]
    65d0:	2300      	movs	r3, #0
    65d2:	6810      	ldr	r0, [r2, #0]
    65d4:	1c29      	adds	r1, r5, #0
    65d6:	40b8      	lsls	r0, r7
    65d8:	4303      	orrs	r3, r0
    65da:	c508      	stmia	r5!, {r3}
    65dc:	ca08      	ldmia	r2!, {r3}
    65de:	9801      	ldr	r0, [sp, #4]
    65e0:	40c3      	lsrs	r3, r0
    65e2:	4594      	cmp	ip, r2
    65e4:	d8f5      	bhi.n	65d2 <__lshift+0x66>
    65e6:	604b      	str	r3, [r1, #4]
    65e8:	2b00      	cmp	r3, #0
    65ea:	d007      	beq.n	65fc <__lshift+0x90>
    65ec:	9902      	ldr	r1, [sp, #8]
    65ee:	3102      	adds	r1, #2
    65f0:	9100      	str	r1, [sp, #0]
    65f2:	e003      	b.n	65fc <__lshift+0x90>
    65f4:	ca08      	ldmia	r2!, {r3}
    65f6:	c508      	stmia	r5!, {r3}
    65f8:	4594      	cmp	ip, r2
    65fa:	d8fb      	bhi.n	65f4 <__lshift+0x88>
    65fc:	9b00      	ldr	r3, [sp, #0]
    65fe:	9803      	ldr	r0, [sp, #12]
    6600:	3b01      	subs	r3, #1
    6602:	6133      	str	r3, [r6, #16]
    6604:	1c21      	adds	r1, r4, #0
    6606:	f7ff fde6 	bl	61d6 <_Bfree>
    660a:	1c30      	adds	r0, r6, #0
    660c:	b005      	add	sp, #20
    660e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006610 <__mcmp>:
    6610:	b510      	push	{r4, lr}
    6612:	6902      	ldr	r2, [r0, #16]
    6614:	690c      	ldr	r4, [r1, #16]
    6616:	1c03      	adds	r3, r0, #0
    6618:	1b10      	subs	r0, r2, r4
    661a:	d113      	bne.n	6644 <__mcmp+0x34>
    661c:	1c1a      	adds	r2, r3, #0
    661e:	00a0      	lsls	r0, r4, #2
    6620:	3214      	adds	r2, #20
    6622:	3114      	adds	r1, #20
    6624:	1813      	adds	r3, r2, r0
    6626:	1809      	adds	r1, r1, r0
    6628:	3b04      	subs	r3, #4
    662a:	3904      	subs	r1, #4
    662c:	681c      	ldr	r4, [r3, #0]
    662e:	6808      	ldr	r0, [r1, #0]
    6630:	4284      	cmp	r4, r0
    6632:	d004      	beq.n	663e <__mcmp+0x2e>
    6634:	4284      	cmp	r4, r0
    6636:	4180      	sbcs	r0, r0
    6638:	2301      	movs	r3, #1
    663a:	4318      	orrs	r0, r3
    663c:	e002      	b.n	6644 <__mcmp+0x34>
    663e:	4293      	cmp	r3, r2
    6640:	d8f2      	bhi.n	6628 <__mcmp+0x18>
    6642:	2000      	movs	r0, #0
    6644:	bd10      	pop	{r4, pc}

00006646 <__mdiff>:
    6646:	b5f0      	push	{r4, r5, r6, r7, lr}
    6648:	1c07      	adds	r7, r0, #0
    664a:	b085      	sub	sp, #20
    664c:	1c08      	adds	r0, r1, #0
    664e:	1c0d      	adds	r5, r1, #0
    6650:	1c11      	adds	r1, r2, #0
    6652:	1c14      	adds	r4, r2, #0
    6654:	f7ff ffdc 	bl	6610 <__mcmp>
    6658:	1e06      	subs	r6, r0, #0
    665a:	d107      	bne.n	666c <__mdiff+0x26>
    665c:	1c38      	adds	r0, r7, #0
    665e:	1c31      	adds	r1, r6, #0
    6660:	f7ff fd81 	bl	6166 <_Balloc>
    6664:	2301      	movs	r3, #1
    6666:	6103      	str	r3, [r0, #16]
    6668:	6146      	str	r6, [r0, #20]
    666a:	e050      	b.n	670e <__mdiff+0xc8>
    666c:	2800      	cmp	r0, #0
    666e:	db01      	blt.n	6674 <__mdiff+0x2e>
    6670:	2600      	movs	r6, #0
    6672:	e003      	b.n	667c <__mdiff+0x36>
    6674:	1c2b      	adds	r3, r5, #0
    6676:	2601      	movs	r6, #1
    6678:	1c25      	adds	r5, r4, #0
    667a:	1c1c      	adds	r4, r3, #0
    667c:	6869      	ldr	r1, [r5, #4]
    667e:	1c38      	adds	r0, r7, #0
    6680:	f7ff fd71 	bl	6166 <_Balloc>
    6684:	692a      	ldr	r2, [r5, #16]
    6686:	1c2b      	adds	r3, r5, #0
    6688:	3314      	adds	r3, #20
    668a:	0091      	lsls	r1, r2, #2
    668c:	1859      	adds	r1, r3, r1
    668e:	9102      	str	r1, [sp, #8]
    6690:	6921      	ldr	r1, [r4, #16]
    6692:	1c25      	adds	r5, r4, #0
    6694:	3514      	adds	r5, #20
    6696:	0089      	lsls	r1, r1, #2
    6698:	1869      	adds	r1, r5, r1
    669a:	1c04      	adds	r4, r0, #0
    669c:	9103      	str	r1, [sp, #12]
    669e:	60c6      	str	r6, [r0, #12]
    66a0:	3414      	adds	r4, #20
    66a2:	2100      	movs	r1, #0
    66a4:	cb40      	ldmia	r3!, {r6}
    66a6:	cd80      	ldmia	r5!, {r7}
    66a8:	46b4      	mov	ip, r6
    66aa:	b2b6      	uxth	r6, r6
    66ac:	1871      	adds	r1, r6, r1
    66ae:	b2be      	uxth	r6, r7
    66b0:	1b8e      	subs	r6, r1, r6
    66b2:	4661      	mov	r1, ip
    66b4:	9601      	str	r6, [sp, #4]
    66b6:	0c3f      	lsrs	r7, r7, #16
    66b8:	0c0e      	lsrs	r6, r1, #16
    66ba:	1bf7      	subs	r7, r6, r7
    66bc:	9e01      	ldr	r6, [sp, #4]
    66be:	3404      	adds	r4, #4
    66c0:	1431      	asrs	r1, r6, #16
    66c2:	187f      	adds	r7, r7, r1
    66c4:	1439      	asrs	r1, r7, #16
    66c6:	043f      	lsls	r7, r7, #16
    66c8:	9700      	str	r7, [sp, #0]
    66ca:	9f01      	ldr	r7, [sp, #4]
    66cc:	1f26      	subs	r6, r4, #4
    66ce:	46b4      	mov	ip, r6
    66d0:	b2be      	uxth	r6, r7
    66d2:	9f00      	ldr	r7, [sp, #0]
    66d4:	4337      	orrs	r7, r6
    66d6:	4666      	mov	r6, ip
    66d8:	6037      	str	r7, [r6, #0]
    66da:	9f03      	ldr	r7, [sp, #12]
    66dc:	42bd      	cmp	r5, r7
    66de:	d3e1      	bcc.n	66a4 <__mdiff+0x5e>
    66e0:	9e02      	ldr	r6, [sp, #8]
    66e2:	1c25      	adds	r5, r4, #0
    66e4:	42b3      	cmp	r3, r6
    66e6:	d20b      	bcs.n	6700 <__mdiff+0xba>
    66e8:	cb80      	ldmia	r3!, {r7}
    66ea:	b2bd      	uxth	r5, r7
    66ec:	186d      	adds	r5, r5, r1
    66ee:	142e      	asrs	r6, r5, #16
    66f0:	0c3f      	lsrs	r7, r7, #16
    66f2:	19f6      	adds	r6, r6, r7
    66f4:	1431      	asrs	r1, r6, #16
    66f6:	b2ad      	uxth	r5, r5
    66f8:	0436      	lsls	r6, r6, #16
    66fa:	4335      	orrs	r5, r6
    66fc:	c420      	stmia	r4!, {r5}
    66fe:	e7ef      	b.n	66e0 <__mdiff+0x9a>
    6700:	3d04      	subs	r5, #4
    6702:	682f      	ldr	r7, [r5, #0]
    6704:	2f00      	cmp	r7, #0
    6706:	d101      	bne.n	670c <__mdiff+0xc6>
    6708:	3a01      	subs	r2, #1
    670a:	e7f9      	b.n	6700 <__mdiff+0xba>
    670c:	6102      	str	r2, [r0, #16]
    670e:	b005      	add	sp, #20
    6710:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006714 <__ulp>:
    6714:	4b0e      	ldr	r3, [pc, #56]	; (6750 <__ulp+0x3c>)
    6716:	4a0f      	ldr	r2, [pc, #60]	; (6754 <__ulp+0x40>)
    6718:	400b      	ands	r3, r1
    671a:	189b      	adds	r3, r3, r2
    671c:	b510      	push	{r4, lr}
    671e:	2b00      	cmp	r3, #0
    6720:	dd01      	ble.n	6726 <__ulp+0x12>
    6722:	1c19      	adds	r1, r3, #0
    6724:	e009      	b.n	673a <__ulp+0x26>
    6726:	425b      	negs	r3, r3
    6728:	151b      	asrs	r3, r3, #20
    672a:	2000      	movs	r0, #0
    672c:	2100      	movs	r1, #0
    672e:	2b13      	cmp	r3, #19
    6730:	dc05      	bgt.n	673e <__ulp+0x2a>
    6732:	2280      	movs	r2, #128	; 0x80
    6734:	0312      	lsls	r2, r2, #12
    6736:	1c11      	adds	r1, r2, #0
    6738:	4119      	asrs	r1, r3
    673a:	2000      	movs	r0, #0
    673c:	e006      	b.n	674c <__ulp+0x38>
    673e:	2201      	movs	r2, #1
    6740:	2b32      	cmp	r3, #50	; 0x32
    6742:	dc02      	bgt.n	674a <__ulp+0x36>
    6744:	2433      	movs	r4, #51	; 0x33
    6746:	1ae3      	subs	r3, r4, r3
    6748:	409a      	lsls	r2, r3
    674a:	1c10      	adds	r0, r2, #0
    674c:	bd10      	pop	{r4, pc}
    674e:	46c0      	nop			; (mov r8, r8)
    6750:	7ff00000 	.word	0x7ff00000
    6754:	fcc00000 	.word	0xfcc00000

00006758 <__b2d>:
    6758:	6903      	ldr	r3, [r0, #16]
    675a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    675c:	1c06      	adds	r6, r0, #0
    675e:	3614      	adds	r6, #20
    6760:	009b      	lsls	r3, r3, #2
    6762:	18f3      	adds	r3, r6, r3
    6764:	1c1c      	adds	r4, r3, #0
    6766:	3c04      	subs	r4, #4
    6768:	6825      	ldr	r5, [r4, #0]
    676a:	1c0f      	adds	r7, r1, #0
    676c:	1c28      	adds	r0, r5, #0
    676e:	9301      	str	r3, [sp, #4]
    6770:	f7ff fdc8 	bl	6304 <__hi0bits>
    6774:	2320      	movs	r3, #32
    6776:	1a1b      	subs	r3, r3, r0
    6778:	603b      	str	r3, [r7, #0]
    677a:	491f      	ldr	r1, [pc, #124]	; (67f8 <__b2d+0xa0>)
    677c:	280a      	cmp	r0, #10
    677e:	dc13      	bgt.n	67a8 <__b2d+0x50>
    6780:	230b      	movs	r3, #11
    6782:	1a1b      	subs	r3, r3, r0
    6784:	1c2f      	adds	r7, r5, #0
    6786:	40df      	lsrs	r7, r3
    6788:	469c      	mov	ip, r3
    678a:	1c0b      	adds	r3, r1, #0
    678c:	433b      	orrs	r3, r7
    678e:	2100      	movs	r1, #0
    6790:	42b4      	cmp	r4, r6
    6792:	d902      	bls.n	679a <__b2d+0x42>
    6794:	9901      	ldr	r1, [sp, #4]
    6796:	3908      	subs	r1, #8
    6798:	6809      	ldr	r1, [r1, #0]
    679a:	4664      	mov	r4, ip
    679c:	40e1      	lsrs	r1, r4
    679e:	3015      	adds	r0, #21
    67a0:	4085      	lsls	r5, r0
    67a2:	1c0a      	adds	r2, r1, #0
    67a4:	432a      	orrs	r2, r5
    67a6:	e022      	b.n	67ee <__b2d+0x96>
    67a8:	2700      	movs	r7, #0
    67aa:	42b4      	cmp	r4, r6
    67ac:	d902      	bls.n	67b4 <__b2d+0x5c>
    67ae:	9c01      	ldr	r4, [sp, #4]
    67b0:	3c08      	subs	r4, #8
    67b2:	6827      	ldr	r7, [r4, #0]
    67b4:	230b      	movs	r3, #11
    67b6:	425b      	negs	r3, r3
    67b8:	181b      	adds	r3, r3, r0
    67ba:	469c      	mov	ip, r3
    67bc:	2b00      	cmp	r3, #0
    67be:	d013      	beq.n	67e8 <__b2d+0x90>
    67c0:	232b      	movs	r3, #43	; 0x2b
    67c2:	1a18      	subs	r0, r3, r0
    67c4:	4663      	mov	r3, ip
    67c6:	409d      	lsls	r5, r3
    67c8:	4329      	orrs	r1, r5
    67ca:	1c3d      	adds	r5, r7, #0
    67cc:	1c0b      	adds	r3, r1, #0
    67ce:	40c5      	lsrs	r5, r0
    67d0:	432b      	orrs	r3, r5
    67d2:	2100      	movs	r1, #0
    67d4:	42b4      	cmp	r4, r6
    67d6:	d901      	bls.n	67dc <__b2d+0x84>
    67d8:	3c04      	subs	r4, #4
    67da:	6821      	ldr	r1, [r4, #0]
    67dc:	40c1      	lsrs	r1, r0
    67de:	4664      	mov	r4, ip
    67e0:	40a7      	lsls	r7, r4
    67e2:	1c0a      	adds	r2, r1, #0
    67e4:	433a      	orrs	r2, r7
    67e6:	e002      	b.n	67ee <__b2d+0x96>
    67e8:	1c0b      	adds	r3, r1, #0
    67ea:	432b      	orrs	r3, r5
    67ec:	1c3a      	adds	r2, r7, #0
    67ee:	1c10      	adds	r0, r2, #0
    67f0:	1c19      	adds	r1, r3, #0
    67f2:	b003      	add	sp, #12
    67f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67f6:	46c0      	nop			; (mov r8, r8)
    67f8:	3ff00000 	.word	0x3ff00000

000067fc <__d2b>:
    67fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    67fe:	2101      	movs	r1, #1
    6800:	1c1d      	adds	r5, r3, #0
    6802:	1c14      	adds	r4, r2, #0
    6804:	f7ff fcaf 	bl	6166 <_Balloc>
    6808:	006f      	lsls	r7, r5, #1
    680a:	032b      	lsls	r3, r5, #12
    680c:	1c06      	adds	r6, r0, #0
    680e:	0b1b      	lsrs	r3, r3, #12
    6810:	0d7f      	lsrs	r7, r7, #21
    6812:	d002      	beq.n	681a <__d2b+0x1e>
    6814:	2280      	movs	r2, #128	; 0x80
    6816:	0352      	lsls	r2, r2, #13
    6818:	4313      	orrs	r3, r2
    681a:	9301      	str	r3, [sp, #4]
    681c:	2c00      	cmp	r4, #0
    681e:	d019      	beq.n	6854 <__d2b+0x58>
    6820:	4668      	mov	r0, sp
    6822:	9400      	str	r4, [sp, #0]
    6824:	f7ff fd8a 	bl	633c <__lo0bits>
    6828:	9a00      	ldr	r2, [sp, #0]
    682a:	2800      	cmp	r0, #0
    682c:	d009      	beq.n	6842 <__d2b+0x46>
    682e:	9b01      	ldr	r3, [sp, #4]
    6830:	2120      	movs	r1, #32
    6832:	1c1c      	adds	r4, r3, #0
    6834:	1a09      	subs	r1, r1, r0
    6836:	408c      	lsls	r4, r1
    6838:	4322      	orrs	r2, r4
    683a:	40c3      	lsrs	r3, r0
    683c:	6172      	str	r2, [r6, #20]
    683e:	9301      	str	r3, [sp, #4]
    6840:	e000      	b.n	6844 <__d2b+0x48>
    6842:	6172      	str	r2, [r6, #20]
    6844:	9c01      	ldr	r4, [sp, #4]
    6846:	61b4      	str	r4, [r6, #24]
    6848:	4263      	negs	r3, r4
    684a:	4163      	adcs	r3, r4
    684c:	2402      	movs	r4, #2
    684e:	1ae4      	subs	r4, r4, r3
    6850:	6134      	str	r4, [r6, #16]
    6852:	e007      	b.n	6864 <__d2b+0x68>
    6854:	a801      	add	r0, sp, #4
    6856:	f7ff fd71 	bl	633c <__lo0bits>
    685a:	9901      	ldr	r1, [sp, #4]
    685c:	2401      	movs	r4, #1
    685e:	6171      	str	r1, [r6, #20]
    6860:	6134      	str	r4, [r6, #16]
    6862:	3020      	adds	r0, #32
    6864:	2f00      	cmp	r7, #0
    6866:	d009      	beq.n	687c <__d2b+0x80>
    6868:	4a0d      	ldr	r2, [pc, #52]	; (68a0 <__d2b+0xa4>)
    686a:	9c08      	ldr	r4, [sp, #32]
    686c:	18bf      	adds	r7, r7, r2
    686e:	183f      	adds	r7, r7, r0
    6870:	6027      	str	r7, [r4, #0]
    6872:	2335      	movs	r3, #53	; 0x35
    6874:	9c09      	ldr	r4, [sp, #36]	; 0x24
    6876:	1a18      	subs	r0, r3, r0
    6878:	6020      	str	r0, [r4, #0]
    687a:	e00e      	b.n	689a <__d2b+0x9e>
    687c:	4909      	ldr	r1, [pc, #36]	; (68a4 <__d2b+0xa8>)
    687e:	9a08      	ldr	r2, [sp, #32]
    6880:	1840      	adds	r0, r0, r1
    6882:	4909      	ldr	r1, [pc, #36]	; (68a8 <__d2b+0xac>)
    6884:	6010      	str	r0, [r2, #0]
    6886:	1863      	adds	r3, r4, r1
    6888:	009b      	lsls	r3, r3, #2
    688a:	18f3      	adds	r3, r6, r3
    688c:	6958      	ldr	r0, [r3, #20]
    688e:	f7ff fd39 	bl	6304 <__hi0bits>
    6892:	0164      	lsls	r4, r4, #5
    6894:	9a09      	ldr	r2, [sp, #36]	; 0x24
    6896:	1a24      	subs	r4, r4, r0
    6898:	6014      	str	r4, [r2, #0]
    689a:	1c30      	adds	r0, r6, #0
    689c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    689e:	46c0      	nop			; (mov r8, r8)
    68a0:	fffffbcd 	.word	0xfffffbcd
    68a4:	fffffbce 	.word	0xfffffbce
    68a8:	3fffffff 	.word	0x3fffffff

000068ac <__ratio>:
    68ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    68ae:	1c0e      	adds	r6, r1, #0
    68b0:	4669      	mov	r1, sp
    68b2:	1c07      	adds	r7, r0, #0
    68b4:	f7ff ff50 	bl	6758 <__b2d>
    68b8:	1c04      	adds	r4, r0, #0
    68ba:	1c0d      	adds	r5, r1, #0
    68bc:	1c30      	adds	r0, r6, #0
    68be:	a901      	add	r1, sp, #4
    68c0:	f7ff ff4a 	bl	6758 <__b2d>
    68c4:	1c02      	adds	r2, r0, #0
    68c6:	1c0b      	adds	r3, r1, #0
    68c8:	9800      	ldr	r0, [sp, #0]
    68ca:	9901      	ldr	r1, [sp, #4]
    68cc:	693f      	ldr	r7, [r7, #16]
    68ce:	1a40      	subs	r0, r0, r1
    68d0:	6931      	ldr	r1, [r6, #16]
    68d2:	4684      	mov	ip, r0
    68d4:	1a79      	subs	r1, r7, r1
    68d6:	0149      	lsls	r1, r1, #5
    68d8:	4461      	add	r1, ip
    68da:	2900      	cmp	r1, #0
    68dc:	dd02      	ble.n	68e4 <__ratio+0x38>
    68de:	0509      	lsls	r1, r1, #20
    68e0:	194d      	adds	r5, r1, r5
    68e2:	e001      	b.n	68e8 <__ratio+0x3c>
    68e4:	0509      	lsls	r1, r1, #20
    68e6:	1a5b      	subs	r3, r3, r1
    68e8:	1c20      	adds	r0, r4, #0
    68ea:	1c29      	adds	r1, r5, #0
    68ec:	f000 fe52 	bl	7594 <__aeabi_ddiv>
    68f0:	b003      	add	sp, #12
    68f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000068f4 <__copybits>:
    68f4:	3901      	subs	r1, #1
    68f6:	b510      	push	{r4, lr}
    68f8:	1c13      	adds	r3, r2, #0
    68fa:	1149      	asrs	r1, r1, #5
    68fc:	6912      	ldr	r2, [r2, #16]
    68fe:	3101      	adds	r1, #1
    6900:	0089      	lsls	r1, r1, #2
    6902:	3314      	adds	r3, #20
    6904:	0092      	lsls	r2, r2, #2
    6906:	1841      	adds	r1, r0, r1
    6908:	189a      	adds	r2, r3, r2
    690a:	4293      	cmp	r3, r2
    690c:	d202      	bcs.n	6914 <__copybits+0x20>
    690e:	cb10      	ldmia	r3!, {r4}
    6910:	c010      	stmia	r0!, {r4}
    6912:	e7fa      	b.n	690a <__copybits+0x16>
    6914:	4288      	cmp	r0, r1
    6916:	d202      	bcs.n	691e <__copybits+0x2a>
    6918:	2300      	movs	r3, #0
    691a:	c008      	stmia	r0!, {r3}
    691c:	e7fa      	b.n	6914 <__copybits+0x20>
    691e:	bd10      	pop	{r4, pc}

00006920 <__any_on>:
    6920:	1c02      	adds	r2, r0, #0
    6922:	6900      	ldr	r0, [r0, #16]
    6924:	b510      	push	{r4, lr}
    6926:	3214      	adds	r2, #20
    6928:	114b      	asrs	r3, r1, #5
    692a:	4283      	cmp	r3, r0
    692c:	dc0d      	bgt.n	694a <__any_on+0x2a>
    692e:	da0d      	bge.n	694c <__any_on+0x2c>
    6930:	201f      	movs	r0, #31
    6932:	4001      	ands	r1, r0
    6934:	d00a      	beq.n	694c <__any_on+0x2c>
    6936:	0098      	lsls	r0, r3, #2
    6938:	5884      	ldr	r4, [r0, r2]
    693a:	1c20      	adds	r0, r4, #0
    693c:	40c8      	lsrs	r0, r1
    693e:	4088      	lsls	r0, r1
    6940:	1c01      	adds	r1, r0, #0
    6942:	2001      	movs	r0, #1
    6944:	42a1      	cmp	r1, r4
    6946:	d10c      	bne.n	6962 <__any_on+0x42>
    6948:	e000      	b.n	694c <__any_on+0x2c>
    694a:	1c03      	adds	r3, r0, #0
    694c:	009b      	lsls	r3, r3, #2
    694e:	18d3      	adds	r3, r2, r3
    6950:	4293      	cmp	r3, r2
    6952:	d905      	bls.n	6960 <__any_on+0x40>
    6954:	3b04      	subs	r3, #4
    6956:	6819      	ldr	r1, [r3, #0]
    6958:	2900      	cmp	r1, #0
    695a:	d0f9      	beq.n	6950 <__any_on+0x30>
    695c:	2001      	movs	r0, #1
    695e:	e000      	b.n	6962 <__any_on+0x42>
    6960:	2000      	movs	r0, #0
    6962:	bd10      	pop	{r4, pc}

00006964 <_calloc_r>:
    6964:	b538      	push	{r3, r4, r5, lr}
    6966:	1c15      	adds	r5, r2, #0
    6968:	434d      	muls	r5, r1
    696a:	1c29      	adds	r1, r5, #0
    696c:	f000 f850 	bl	6a10 <_malloc_r>
    6970:	1e04      	subs	r4, r0, #0
    6972:	d003      	beq.n	697c <_calloc_r+0x18>
    6974:	2100      	movs	r1, #0
    6976:	1c2a      	adds	r2, r5, #0
    6978:	f7fc fa61 	bl	2e3e <memset>
    697c:	1c20      	adds	r0, r4, #0
    697e:	bd38      	pop	{r3, r4, r5, pc}

00006980 <_free_r>:
    6980:	b530      	push	{r4, r5, lr}
    6982:	2900      	cmp	r1, #0
    6984:	d040      	beq.n	6a08 <_free_r+0x88>
    6986:	3904      	subs	r1, #4
    6988:	680b      	ldr	r3, [r1, #0]
    698a:	2b00      	cmp	r3, #0
    698c:	da00      	bge.n	6990 <_free_r+0x10>
    698e:	18c9      	adds	r1, r1, r3
    6990:	4a1e      	ldr	r2, [pc, #120]	; (6a0c <_free_r+0x8c>)
    6992:	6813      	ldr	r3, [r2, #0]
    6994:	1c14      	adds	r4, r2, #0
    6996:	2b00      	cmp	r3, #0
    6998:	d102      	bne.n	69a0 <_free_r+0x20>
    699a:	604b      	str	r3, [r1, #4]
    699c:	6011      	str	r1, [r2, #0]
    699e:	e033      	b.n	6a08 <_free_r+0x88>
    69a0:	4299      	cmp	r1, r3
    69a2:	d20f      	bcs.n	69c4 <_free_r+0x44>
    69a4:	6808      	ldr	r0, [r1, #0]
    69a6:	180a      	adds	r2, r1, r0
    69a8:	429a      	cmp	r2, r3
    69aa:	d105      	bne.n	69b8 <_free_r+0x38>
    69ac:	6813      	ldr	r3, [r2, #0]
    69ae:	6852      	ldr	r2, [r2, #4]
    69b0:	18c0      	adds	r0, r0, r3
    69b2:	6008      	str	r0, [r1, #0]
    69b4:	604a      	str	r2, [r1, #4]
    69b6:	e000      	b.n	69ba <_free_r+0x3a>
    69b8:	604b      	str	r3, [r1, #4]
    69ba:	6021      	str	r1, [r4, #0]
    69bc:	e024      	b.n	6a08 <_free_r+0x88>
    69be:	428a      	cmp	r2, r1
    69c0:	d803      	bhi.n	69ca <_free_r+0x4a>
    69c2:	1c13      	adds	r3, r2, #0
    69c4:	685a      	ldr	r2, [r3, #4]
    69c6:	2a00      	cmp	r2, #0
    69c8:	d1f9      	bne.n	69be <_free_r+0x3e>
    69ca:	681d      	ldr	r5, [r3, #0]
    69cc:	195c      	adds	r4, r3, r5
    69ce:	428c      	cmp	r4, r1
    69d0:	d10b      	bne.n	69ea <_free_r+0x6a>
    69d2:	6809      	ldr	r1, [r1, #0]
    69d4:	1869      	adds	r1, r5, r1
    69d6:	1858      	adds	r0, r3, r1
    69d8:	6019      	str	r1, [r3, #0]
    69da:	4290      	cmp	r0, r2
    69dc:	d114      	bne.n	6a08 <_free_r+0x88>
    69de:	6814      	ldr	r4, [r2, #0]
    69e0:	6852      	ldr	r2, [r2, #4]
    69e2:	1909      	adds	r1, r1, r4
    69e4:	6019      	str	r1, [r3, #0]
    69e6:	605a      	str	r2, [r3, #4]
    69e8:	e00e      	b.n	6a08 <_free_r+0x88>
    69ea:	428c      	cmp	r4, r1
    69ec:	d902      	bls.n	69f4 <_free_r+0x74>
    69ee:	230c      	movs	r3, #12
    69f0:	6003      	str	r3, [r0, #0]
    69f2:	e009      	b.n	6a08 <_free_r+0x88>
    69f4:	6808      	ldr	r0, [r1, #0]
    69f6:	180c      	adds	r4, r1, r0
    69f8:	4294      	cmp	r4, r2
    69fa:	d103      	bne.n	6a04 <_free_r+0x84>
    69fc:	6814      	ldr	r4, [r2, #0]
    69fe:	6852      	ldr	r2, [r2, #4]
    6a00:	1900      	adds	r0, r0, r4
    6a02:	6008      	str	r0, [r1, #0]
    6a04:	604a      	str	r2, [r1, #4]
    6a06:	6059      	str	r1, [r3, #4]
    6a08:	bd30      	pop	{r4, r5, pc}
    6a0a:	46c0      	nop			; (mov r8, r8)
    6a0c:	2000020c 	.word	0x2000020c

00006a10 <_malloc_r>:
    6a10:	b570      	push	{r4, r5, r6, lr}
    6a12:	2303      	movs	r3, #3
    6a14:	1ccd      	adds	r5, r1, #3
    6a16:	439d      	bics	r5, r3
    6a18:	3508      	adds	r5, #8
    6a1a:	1c06      	adds	r6, r0, #0
    6a1c:	2d0c      	cmp	r5, #12
    6a1e:	d201      	bcs.n	6a24 <_malloc_r+0x14>
    6a20:	250c      	movs	r5, #12
    6a22:	e001      	b.n	6a28 <_malloc_r+0x18>
    6a24:	2d00      	cmp	r5, #0
    6a26:	db3f      	blt.n	6aa8 <_malloc_r+0x98>
    6a28:	428d      	cmp	r5, r1
    6a2a:	d33d      	bcc.n	6aa8 <_malloc_r+0x98>
    6a2c:	4b20      	ldr	r3, [pc, #128]	; (6ab0 <_malloc_r+0xa0>)
    6a2e:	681c      	ldr	r4, [r3, #0]
    6a30:	1c1a      	adds	r2, r3, #0
    6a32:	1c21      	adds	r1, r4, #0
    6a34:	2900      	cmp	r1, #0
    6a36:	d013      	beq.n	6a60 <_malloc_r+0x50>
    6a38:	6808      	ldr	r0, [r1, #0]
    6a3a:	1b43      	subs	r3, r0, r5
    6a3c:	d40d      	bmi.n	6a5a <_malloc_r+0x4a>
    6a3e:	2b0b      	cmp	r3, #11
    6a40:	d902      	bls.n	6a48 <_malloc_r+0x38>
    6a42:	600b      	str	r3, [r1, #0]
    6a44:	18cc      	adds	r4, r1, r3
    6a46:	e01e      	b.n	6a86 <_malloc_r+0x76>
    6a48:	428c      	cmp	r4, r1
    6a4a:	d102      	bne.n	6a52 <_malloc_r+0x42>
    6a4c:	6863      	ldr	r3, [r4, #4]
    6a4e:	6013      	str	r3, [r2, #0]
    6a50:	e01a      	b.n	6a88 <_malloc_r+0x78>
    6a52:	6848      	ldr	r0, [r1, #4]
    6a54:	6060      	str	r0, [r4, #4]
    6a56:	1c0c      	adds	r4, r1, #0
    6a58:	e016      	b.n	6a88 <_malloc_r+0x78>
    6a5a:	1c0c      	adds	r4, r1, #0
    6a5c:	6849      	ldr	r1, [r1, #4]
    6a5e:	e7e9      	b.n	6a34 <_malloc_r+0x24>
    6a60:	4c14      	ldr	r4, [pc, #80]	; (6ab4 <_malloc_r+0xa4>)
    6a62:	6820      	ldr	r0, [r4, #0]
    6a64:	2800      	cmp	r0, #0
    6a66:	d103      	bne.n	6a70 <_malloc_r+0x60>
    6a68:	1c30      	adds	r0, r6, #0
    6a6a:	f000 f84f 	bl	6b0c <_sbrk_r>
    6a6e:	6020      	str	r0, [r4, #0]
    6a70:	1c30      	adds	r0, r6, #0
    6a72:	1c29      	adds	r1, r5, #0
    6a74:	f000 f84a 	bl	6b0c <_sbrk_r>
    6a78:	1c43      	adds	r3, r0, #1
    6a7a:	d015      	beq.n	6aa8 <_malloc_r+0x98>
    6a7c:	1cc4      	adds	r4, r0, #3
    6a7e:	2303      	movs	r3, #3
    6a80:	439c      	bics	r4, r3
    6a82:	4284      	cmp	r4, r0
    6a84:	d10a      	bne.n	6a9c <_malloc_r+0x8c>
    6a86:	6025      	str	r5, [r4, #0]
    6a88:	1c20      	adds	r0, r4, #0
    6a8a:	300b      	adds	r0, #11
    6a8c:	2207      	movs	r2, #7
    6a8e:	1d23      	adds	r3, r4, #4
    6a90:	4390      	bics	r0, r2
    6a92:	1ac3      	subs	r3, r0, r3
    6a94:	d00b      	beq.n	6aae <_malloc_r+0x9e>
    6a96:	425a      	negs	r2, r3
    6a98:	50e2      	str	r2, [r4, r3]
    6a9a:	e008      	b.n	6aae <_malloc_r+0x9e>
    6a9c:	1a21      	subs	r1, r4, r0
    6a9e:	1c30      	adds	r0, r6, #0
    6aa0:	f000 f834 	bl	6b0c <_sbrk_r>
    6aa4:	3001      	adds	r0, #1
    6aa6:	d1ee      	bne.n	6a86 <_malloc_r+0x76>
    6aa8:	230c      	movs	r3, #12
    6aaa:	6033      	str	r3, [r6, #0]
    6aac:	2000      	movs	r0, #0
    6aae:	bd70      	pop	{r4, r5, r6, pc}
    6ab0:	2000020c 	.word	0x2000020c
    6ab4:	20000208 	.word	0x20000208

00006ab8 <__fpclassifyd>:
    6ab8:	b530      	push	{r4, r5, lr}
    6aba:	1c0b      	adds	r3, r1, #0
    6abc:	1c04      	adds	r4, r0, #0
    6abe:	1c02      	adds	r2, r0, #0
    6ac0:	431c      	orrs	r4, r3
    6ac2:	2002      	movs	r0, #2
    6ac4:	2c00      	cmp	r4, #0
    6ac6:	d017      	beq.n	6af8 <__fpclassifyd+0x40>
    6ac8:	2480      	movs	r4, #128	; 0x80
    6aca:	0624      	lsls	r4, r4, #24
    6acc:	42a3      	cmp	r3, r4
    6ace:	d101      	bne.n	6ad4 <__fpclassifyd+0x1c>
    6ad0:	2a00      	cmp	r2, #0
    6ad2:	d011      	beq.n	6af8 <__fpclassifyd+0x40>
    6ad4:	4809      	ldr	r0, [pc, #36]	; (6afc <__fpclassifyd+0x44>)
    6ad6:	0059      	lsls	r1, r3, #1
    6ad8:	0849      	lsrs	r1, r1, #1
    6ada:	4c09      	ldr	r4, [pc, #36]	; (6b00 <__fpclassifyd+0x48>)
    6adc:	180d      	adds	r5, r1, r0
    6ade:	2004      	movs	r0, #4
    6ae0:	42a5      	cmp	r5, r4
    6ae2:	d909      	bls.n	6af8 <__fpclassifyd+0x40>
    6ae4:	4c07      	ldr	r4, [pc, #28]	; (6b04 <__fpclassifyd+0x4c>)
    6ae6:	2003      	movs	r0, #3
    6ae8:	42a1      	cmp	r1, r4
    6aea:	d905      	bls.n	6af8 <__fpclassifyd+0x40>
    6aec:	4c06      	ldr	r4, [pc, #24]	; (6b08 <__fpclassifyd+0x50>)
    6aee:	2000      	movs	r0, #0
    6af0:	42a1      	cmp	r1, r4
    6af2:	d101      	bne.n	6af8 <__fpclassifyd+0x40>
    6af4:	4250      	negs	r0, r2
    6af6:	4150      	adcs	r0, r2
    6af8:	bd30      	pop	{r4, r5, pc}
    6afa:	46c0      	nop			; (mov r8, r8)
    6afc:	fff00000 	.word	0xfff00000
    6b00:	7fdfffff 	.word	0x7fdfffff
    6b04:	000fffff 	.word	0x000fffff
    6b08:	7ff00000 	.word	0x7ff00000

00006b0c <_sbrk_r>:
    6b0c:	b538      	push	{r3, r4, r5, lr}
    6b0e:	4c07      	ldr	r4, [pc, #28]	; (6b2c <_sbrk_r+0x20>)
    6b10:	2300      	movs	r3, #0
    6b12:	1c05      	adds	r5, r0, #0
    6b14:	1c08      	adds	r0, r1, #0
    6b16:	6023      	str	r3, [r4, #0]
    6b18:	f7fb ff36 	bl	2988 <_sbrk>
    6b1c:	1c43      	adds	r3, r0, #1
    6b1e:	d103      	bne.n	6b28 <_sbrk_r+0x1c>
    6b20:	6823      	ldr	r3, [r4, #0]
    6b22:	2b00      	cmp	r3, #0
    6b24:	d000      	beq.n	6b28 <_sbrk_r+0x1c>
    6b26:	602b      	str	r3, [r5, #0]
    6b28:	bd38      	pop	{r3, r4, r5, pc}
    6b2a:	46c0      	nop			; (mov r8, r8)
    6b2c:	20000bb8 	.word	0x20000bb8

00006b30 <__sread>:
    6b30:	b538      	push	{r3, r4, r5, lr}
    6b32:	1c0c      	adds	r4, r1, #0
    6b34:	250e      	movs	r5, #14
    6b36:	5f49      	ldrsh	r1, [r1, r5]
    6b38:	f000 f8ba 	bl	6cb0 <_read_r>
    6b3c:	2800      	cmp	r0, #0
    6b3e:	db03      	blt.n	6b48 <__sread+0x18>
    6b40:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6b42:	1813      	adds	r3, r2, r0
    6b44:	6563      	str	r3, [r4, #84]	; 0x54
    6b46:	e003      	b.n	6b50 <__sread+0x20>
    6b48:	89a2      	ldrh	r2, [r4, #12]
    6b4a:	4b02      	ldr	r3, [pc, #8]	; (6b54 <__sread+0x24>)
    6b4c:	4013      	ands	r3, r2
    6b4e:	81a3      	strh	r3, [r4, #12]
    6b50:	bd38      	pop	{r3, r4, r5, pc}
    6b52:	46c0      	nop			; (mov r8, r8)
    6b54:	ffffefff 	.word	0xffffefff

00006b58 <__swrite>:
    6b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6b5a:	1c1e      	adds	r6, r3, #0
    6b5c:	898b      	ldrh	r3, [r1, #12]
    6b5e:	1c05      	adds	r5, r0, #0
    6b60:	1c0c      	adds	r4, r1, #0
    6b62:	1c17      	adds	r7, r2, #0
    6b64:	05da      	lsls	r2, r3, #23
    6b66:	d505      	bpl.n	6b74 <__swrite+0x1c>
    6b68:	230e      	movs	r3, #14
    6b6a:	5ec9      	ldrsh	r1, [r1, r3]
    6b6c:	2200      	movs	r2, #0
    6b6e:	2302      	movs	r3, #2
    6b70:	f000 f88a 	bl	6c88 <_lseek_r>
    6b74:	89a2      	ldrh	r2, [r4, #12]
    6b76:	4b05      	ldr	r3, [pc, #20]	; (6b8c <__swrite+0x34>)
    6b78:	1c28      	adds	r0, r5, #0
    6b7a:	4013      	ands	r3, r2
    6b7c:	81a3      	strh	r3, [r4, #12]
    6b7e:	220e      	movs	r2, #14
    6b80:	5ea1      	ldrsh	r1, [r4, r2]
    6b82:	1c33      	adds	r3, r6, #0
    6b84:	1c3a      	adds	r2, r7, #0
    6b86:	f000 f835 	bl	6bf4 <_write_r>
    6b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6b8c:	ffffefff 	.word	0xffffefff

00006b90 <__sseek>:
    6b90:	b538      	push	{r3, r4, r5, lr}
    6b92:	1c0c      	adds	r4, r1, #0
    6b94:	250e      	movs	r5, #14
    6b96:	5f49      	ldrsh	r1, [r1, r5]
    6b98:	f000 f876 	bl	6c88 <_lseek_r>
    6b9c:	89a3      	ldrh	r3, [r4, #12]
    6b9e:	1c42      	adds	r2, r0, #1
    6ba0:	d103      	bne.n	6baa <__sseek+0x1a>
    6ba2:	4a05      	ldr	r2, [pc, #20]	; (6bb8 <__sseek+0x28>)
    6ba4:	4013      	ands	r3, r2
    6ba6:	81a3      	strh	r3, [r4, #12]
    6ba8:	e004      	b.n	6bb4 <__sseek+0x24>
    6baa:	2280      	movs	r2, #128	; 0x80
    6bac:	0152      	lsls	r2, r2, #5
    6bae:	4313      	orrs	r3, r2
    6bb0:	81a3      	strh	r3, [r4, #12]
    6bb2:	6560      	str	r0, [r4, #84]	; 0x54
    6bb4:	bd38      	pop	{r3, r4, r5, pc}
    6bb6:	46c0      	nop			; (mov r8, r8)
    6bb8:	ffffefff 	.word	0xffffefff

00006bbc <__sclose>:
    6bbc:	b508      	push	{r3, lr}
    6bbe:	230e      	movs	r3, #14
    6bc0:	5ec9      	ldrsh	r1, [r1, r3]
    6bc2:	f000 f82b 	bl	6c1c <_close_r>
    6bc6:	bd08      	pop	{r3, pc}

00006bc8 <strncmp>:
    6bc8:	1c03      	adds	r3, r0, #0
    6bca:	2000      	movs	r0, #0
    6bcc:	b510      	push	{r4, lr}
    6bce:	4282      	cmp	r2, r0
    6bd0:	d00f      	beq.n	6bf2 <strncmp+0x2a>
    6bd2:	781c      	ldrb	r4, [r3, #0]
    6bd4:	7808      	ldrb	r0, [r1, #0]
    6bd6:	42a0      	cmp	r0, r4
    6bd8:	d101      	bne.n	6bde <strncmp+0x16>
    6bda:	2a01      	cmp	r2, #1
    6bdc:	d103      	bne.n	6be6 <strncmp+0x1e>
    6bde:	7818      	ldrb	r0, [r3, #0]
    6be0:	780b      	ldrb	r3, [r1, #0]
    6be2:	1ac0      	subs	r0, r0, r3
    6be4:	e005      	b.n	6bf2 <strncmp+0x2a>
    6be6:	3a01      	subs	r2, #1
    6be8:	2800      	cmp	r0, #0
    6bea:	d0f8      	beq.n	6bde <strncmp+0x16>
    6bec:	3301      	adds	r3, #1
    6bee:	3101      	adds	r1, #1
    6bf0:	e7ef      	b.n	6bd2 <strncmp+0xa>
    6bf2:	bd10      	pop	{r4, pc}

00006bf4 <_write_r>:
    6bf4:	b538      	push	{r3, r4, r5, lr}
    6bf6:	4c08      	ldr	r4, [pc, #32]	; (6c18 <_write_r+0x24>)
    6bf8:	1c05      	adds	r5, r0, #0
    6bfa:	2000      	movs	r0, #0
    6bfc:	6020      	str	r0, [r4, #0]
    6bfe:	1c08      	adds	r0, r1, #0
    6c00:	1c11      	adds	r1, r2, #0
    6c02:	1c1a      	adds	r2, r3, #0
    6c04:	f7f9 ff10 	bl	a28 <_write>
    6c08:	1c43      	adds	r3, r0, #1
    6c0a:	d103      	bne.n	6c14 <_write_r+0x20>
    6c0c:	6823      	ldr	r3, [r4, #0]
    6c0e:	2b00      	cmp	r3, #0
    6c10:	d000      	beq.n	6c14 <_write_r+0x20>
    6c12:	602b      	str	r3, [r5, #0]
    6c14:	bd38      	pop	{r3, r4, r5, pc}
    6c16:	46c0      	nop			; (mov r8, r8)
    6c18:	20000bb8 	.word	0x20000bb8

00006c1c <_close_r>:
    6c1c:	b538      	push	{r3, r4, r5, lr}
    6c1e:	4c07      	ldr	r4, [pc, #28]	; (6c3c <_close_r+0x20>)
    6c20:	2300      	movs	r3, #0
    6c22:	1c05      	adds	r5, r0, #0
    6c24:	1c08      	adds	r0, r1, #0
    6c26:	6023      	str	r3, [r4, #0]
    6c28:	f7fb fec0 	bl	29ac <_close>
    6c2c:	1c43      	adds	r3, r0, #1
    6c2e:	d103      	bne.n	6c38 <_close_r+0x1c>
    6c30:	6823      	ldr	r3, [r4, #0]
    6c32:	2b00      	cmp	r3, #0
    6c34:	d000      	beq.n	6c38 <_close_r+0x1c>
    6c36:	602b      	str	r3, [r5, #0]
    6c38:	bd38      	pop	{r3, r4, r5, pc}
    6c3a:	46c0      	nop			; (mov r8, r8)
    6c3c:	20000bb8 	.word	0x20000bb8

00006c40 <_fstat_r>:
    6c40:	b538      	push	{r3, r4, r5, lr}
    6c42:	4c07      	ldr	r4, [pc, #28]	; (6c60 <_fstat_r+0x20>)
    6c44:	2300      	movs	r3, #0
    6c46:	1c05      	adds	r5, r0, #0
    6c48:	1c08      	adds	r0, r1, #0
    6c4a:	1c11      	adds	r1, r2, #0
    6c4c:	6023      	str	r3, [r4, #0]
    6c4e:	f7fb feb1 	bl	29b4 <_fstat>
    6c52:	1c43      	adds	r3, r0, #1
    6c54:	d103      	bne.n	6c5e <_fstat_r+0x1e>
    6c56:	6823      	ldr	r3, [r4, #0]
    6c58:	2b00      	cmp	r3, #0
    6c5a:	d000      	beq.n	6c5e <_fstat_r+0x1e>
    6c5c:	602b      	str	r3, [r5, #0]
    6c5e:	bd38      	pop	{r3, r4, r5, pc}
    6c60:	20000bb8 	.word	0x20000bb8

00006c64 <_isatty_r>:
    6c64:	b538      	push	{r3, r4, r5, lr}
    6c66:	4c07      	ldr	r4, [pc, #28]	; (6c84 <_isatty_r+0x20>)
    6c68:	2300      	movs	r3, #0
    6c6a:	1c05      	adds	r5, r0, #0
    6c6c:	1c08      	adds	r0, r1, #0
    6c6e:	6023      	str	r3, [r4, #0]
    6c70:	f7fb fea6 	bl	29c0 <_isatty>
    6c74:	1c43      	adds	r3, r0, #1
    6c76:	d103      	bne.n	6c80 <_isatty_r+0x1c>
    6c78:	6823      	ldr	r3, [r4, #0]
    6c7a:	2b00      	cmp	r3, #0
    6c7c:	d000      	beq.n	6c80 <_isatty_r+0x1c>
    6c7e:	602b      	str	r3, [r5, #0]
    6c80:	bd38      	pop	{r3, r4, r5, pc}
    6c82:	46c0      	nop			; (mov r8, r8)
    6c84:	20000bb8 	.word	0x20000bb8

00006c88 <_lseek_r>:
    6c88:	b538      	push	{r3, r4, r5, lr}
    6c8a:	4c08      	ldr	r4, [pc, #32]	; (6cac <_lseek_r+0x24>)
    6c8c:	1c05      	adds	r5, r0, #0
    6c8e:	2000      	movs	r0, #0
    6c90:	6020      	str	r0, [r4, #0]
    6c92:	1c08      	adds	r0, r1, #0
    6c94:	1c11      	adds	r1, r2, #0
    6c96:	1c1a      	adds	r2, r3, #0
    6c98:	f7fb fe94 	bl	29c4 <_lseek>
    6c9c:	1c43      	adds	r3, r0, #1
    6c9e:	d103      	bne.n	6ca8 <_lseek_r+0x20>
    6ca0:	6823      	ldr	r3, [r4, #0]
    6ca2:	2b00      	cmp	r3, #0
    6ca4:	d000      	beq.n	6ca8 <_lseek_r+0x20>
    6ca6:	602b      	str	r3, [r5, #0]
    6ca8:	bd38      	pop	{r3, r4, r5, pc}
    6caa:	46c0      	nop			; (mov r8, r8)
    6cac:	20000bb8 	.word	0x20000bb8

00006cb0 <_read_r>:
    6cb0:	b538      	push	{r3, r4, r5, lr}
    6cb2:	4c08      	ldr	r4, [pc, #32]	; (6cd4 <_read_r+0x24>)
    6cb4:	1c05      	adds	r5, r0, #0
    6cb6:	2000      	movs	r0, #0
    6cb8:	6020      	str	r0, [r4, #0]
    6cba:	1c08      	adds	r0, r1, #0
    6cbc:	1c11      	adds	r1, r2, #0
    6cbe:	1c1a      	adds	r2, r3, #0
    6cc0:	f7f9 fe90 	bl	9e4 <_read>
    6cc4:	1c43      	adds	r3, r0, #1
    6cc6:	d103      	bne.n	6cd0 <_read_r+0x20>
    6cc8:	6823      	ldr	r3, [r4, #0]
    6cca:	2b00      	cmp	r3, #0
    6ccc:	d000      	beq.n	6cd0 <_read_r+0x20>
    6cce:	602b      	str	r3, [r5, #0]
    6cd0:	bd38      	pop	{r3, r4, r5, pc}
    6cd2:	46c0      	nop			; (mov r8, r8)
    6cd4:	20000bb8 	.word	0x20000bb8

00006cd8 <__gnu_thumb1_case_uqi>:
    6cd8:	b402      	push	{r1}
    6cda:	4671      	mov	r1, lr
    6cdc:	0849      	lsrs	r1, r1, #1
    6cde:	0049      	lsls	r1, r1, #1
    6ce0:	5c09      	ldrb	r1, [r1, r0]
    6ce2:	0049      	lsls	r1, r1, #1
    6ce4:	448e      	add	lr, r1
    6ce6:	bc02      	pop	{r1}
    6ce8:	4770      	bx	lr
    6cea:	46c0      	nop			; (mov r8, r8)

00006cec <__aeabi_uidiv>:
    6cec:	2900      	cmp	r1, #0
    6cee:	d034      	beq.n	6d5a <.udivsi3_skip_div0_test+0x6a>

00006cf0 <.udivsi3_skip_div0_test>:
    6cf0:	2301      	movs	r3, #1
    6cf2:	2200      	movs	r2, #0
    6cf4:	b410      	push	{r4}
    6cf6:	4288      	cmp	r0, r1
    6cf8:	d32c      	bcc.n	6d54 <.udivsi3_skip_div0_test+0x64>
    6cfa:	2401      	movs	r4, #1
    6cfc:	0724      	lsls	r4, r4, #28
    6cfe:	42a1      	cmp	r1, r4
    6d00:	d204      	bcs.n	6d0c <.udivsi3_skip_div0_test+0x1c>
    6d02:	4281      	cmp	r1, r0
    6d04:	d202      	bcs.n	6d0c <.udivsi3_skip_div0_test+0x1c>
    6d06:	0109      	lsls	r1, r1, #4
    6d08:	011b      	lsls	r3, r3, #4
    6d0a:	e7f8      	b.n	6cfe <.udivsi3_skip_div0_test+0xe>
    6d0c:	00e4      	lsls	r4, r4, #3
    6d0e:	42a1      	cmp	r1, r4
    6d10:	d204      	bcs.n	6d1c <.udivsi3_skip_div0_test+0x2c>
    6d12:	4281      	cmp	r1, r0
    6d14:	d202      	bcs.n	6d1c <.udivsi3_skip_div0_test+0x2c>
    6d16:	0049      	lsls	r1, r1, #1
    6d18:	005b      	lsls	r3, r3, #1
    6d1a:	e7f8      	b.n	6d0e <.udivsi3_skip_div0_test+0x1e>
    6d1c:	4288      	cmp	r0, r1
    6d1e:	d301      	bcc.n	6d24 <.udivsi3_skip_div0_test+0x34>
    6d20:	1a40      	subs	r0, r0, r1
    6d22:	431a      	orrs	r2, r3
    6d24:	084c      	lsrs	r4, r1, #1
    6d26:	42a0      	cmp	r0, r4
    6d28:	d302      	bcc.n	6d30 <.udivsi3_skip_div0_test+0x40>
    6d2a:	1b00      	subs	r0, r0, r4
    6d2c:	085c      	lsrs	r4, r3, #1
    6d2e:	4322      	orrs	r2, r4
    6d30:	088c      	lsrs	r4, r1, #2
    6d32:	42a0      	cmp	r0, r4
    6d34:	d302      	bcc.n	6d3c <.udivsi3_skip_div0_test+0x4c>
    6d36:	1b00      	subs	r0, r0, r4
    6d38:	089c      	lsrs	r4, r3, #2
    6d3a:	4322      	orrs	r2, r4
    6d3c:	08cc      	lsrs	r4, r1, #3
    6d3e:	42a0      	cmp	r0, r4
    6d40:	d302      	bcc.n	6d48 <.udivsi3_skip_div0_test+0x58>
    6d42:	1b00      	subs	r0, r0, r4
    6d44:	08dc      	lsrs	r4, r3, #3
    6d46:	4322      	orrs	r2, r4
    6d48:	2800      	cmp	r0, #0
    6d4a:	d003      	beq.n	6d54 <.udivsi3_skip_div0_test+0x64>
    6d4c:	091b      	lsrs	r3, r3, #4
    6d4e:	d001      	beq.n	6d54 <.udivsi3_skip_div0_test+0x64>
    6d50:	0909      	lsrs	r1, r1, #4
    6d52:	e7e3      	b.n	6d1c <.udivsi3_skip_div0_test+0x2c>
    6d54:	1c10      	adds	r0, r2, #0
    6d56:	bc10      	pop	{r4}
    6d58:	4770      	bx	lr
    6d5a:	2800      	cmp	r0, #0
    6d5c:	d001      	beq.n	6d62 <.udivsi3_skip_div0_test+0x72>
    6d5e:	2000      	movs	r0, #0
    6d60:	43c0      	mvns	r0, r0
    6d62:	b407      	push	{r0, r1, r2}
    6d64:	4802      	ldr	r0, [pc, #8]	; (6d70 <.udivsi3_skip_div0_test+0x80>)
    6d66:	a102      	add	r1, pc, #8	; (adr r1, 6d70 <.udivsi3_skip_div0_test+0x80>)
    6d68:	1840      	adds	r0, r0, r1
    6d6a:	9002      	str	r0, [sp, #8]
    6d6c:	bd03      	pop	{r0, r1, pc}
    6d6e:	46c0      	nop			; (mov r8, r8)
    6d70:	000000d9 	.word	0x000000d9

00006d74 <__aeabi_uidivmod>:
    6d74:	2900      	cmp	r1, #0
    6d76:	d0f0      	beq.n	6d5a <.udivsi3_skip_div0_test+0x6a>
    6d78:	b503      	push	{r0, r1, lr}
    6d7a:	f7ff ffb9 	bl	6cf0 <.udivsi3_skip_div0_test>
    6d7e:	bc0e      	pop	{r1, r2, r3}
    6d80:	4342      	muls	r2, r0
    6d82:	1a89      	subs	r1, r1, r2
    6d84:	4718      	bx	r3
    6d86:	46c0      	nop			; (mov r8, r8)

00006d88 <__aeabi_idiv>:
    6d88:	2900      	cmp	r1, #0
    6d8a:	d041      	beq.n	6e10 <.divsi3_skip_div0_test+0x84>

00006d8c <.divsi3_skip_div0_test>:
    6d8c:	b410      	push	{r4}
    6d8e:	1c04      	adds	r4, r0, #0
    6d90:	404c      	eors	r4, r1
    6d92:	46a4      	mov	ip, r4
    6d94:	2301      	movs	r3, #1
    6d96:	2200      	movs	r2, #0
    6d98:	2900      	cmp	r1, #0
    6d9a:	d500      	bpl.n	6d9e <.divsi3_skip_div0_test+0x12>
    6d9c:	4249      	negs	r1, r1
    6d9e:	2800      	cmp	r0, #0
    6da0:	d500      	bpl.n	6da4 <.divsi3_skip_div0_test+0x18>
    6da2:	4240      	negs	r0, r0
    6da4:	4288      	cmp	r0, r1
    6da6:	d32c      	bcc.n	6e02 <.divsi3_skip_div0_test+0x76>
    6da8:	2401      	movs	r4, #1
    6daa:	0724      	lsls	r4, r4, #28
    6dac:	42a1      	cmp	r1, r4
    6dae:	d204      	bcs.n	6dba <.divsi3_skip_div0_test+0x2e>
    6db0:	4281      	cmp	r1, r0
    6db2:	d202      	bcs.n	6dba <.divsi3_skip_div0_test+0x2e>
    6db4:	0109      	lsls	r1, r1, #4
    6db6:	011b      	lsls	r3, r3, #4
    6db8:	e7f8      	b.n	6dac <.divsi3_skip_div0_test+0x20>
    6dba:	00e4      	lsls	r4, r4, #3
    6dbc:	42a1      	cmp	r1, r4
    6dbe:	d204      	bcs.n	6dca <.divsi3_skip_div0_test+0x3e>
    6dc0:	4281      	cmp	r1, r0
    6dc2:	d202      	bcs.n	6dca <.divsi3_skip_div0_test+0x3e>
    6dc4:	0049      	lsls	r1, r1, #1
    6dc6:	005b      	lsls	r3, r3, #1
    6dc8:	e7f8      	b.n	6dbc <.divsi3_skip_div0_test+0x30>
    6dca:	4288      	cmp	r0, r1
    6dcc:	d301      	bcc.n	6dd2 <.divsi3_skip_div0_test+0x46>
    6dce:	1a40      	subs	r0, r0, r1
    6dd0:	431a      	orrs	r2, r3
    6dd2:	084c      	lsrs	r4, r1, #1
    6dd4:	42a0      	cmp	r0, r4
    6dd6:	d302      	bcc.n	6dde <.divsi3_skip_div0_test+0x52>
    6dd8:	1b00      	subs	r0, r0, r4
    6dda:	085c      	lsrs	r4, r3, #1
    6ddc:	4322      	orrs	r2, r4
    6dde:	088c      	lsrs	r4, r1, #2
    6de0:	42a0      	cmp	r0, r4
    6de2:	d302      	bcc.n	6dea <.divsi3_skip_div0_test+0x5e>
    6de4:	1b00      	subs	r0, r0, r4
    6de6:	089c      	lsrs	r4, r3, #2
    6de8:	4322      	orrs	r2, r4
    6dea:	08cc      	lsrs	r4, r1, #3
    6dec:	42a0      	cmp	r0, r4
    6dee:	d302      	bcc.n	6df6 <.divsi3_skip_div0_test+0x6a>
    6df0:	1b00      	subs	r0, r0, r4
    6df2:	08dc      	lsrs	r4, r3, #3
    6df4:	4322      	orrs	r2, r4
    6df6:	2800      	cmp	r0, #0
    6df8:	d003      	beq.n	6e02 <.divsi3_skip_div0_test+0x76>
    6dfa:	091b      	lsrs	r3, r3, #4
    6dfc:	d001      	beq.n	6e02 <.divsi3_skip_div0_test+0x76>
    6dfe:	0909      	lsrs	r1, r1, #4
    6e00:	e7e3      	b.n	6dca <.divsi3_skip_div0_test+0x3e>
    6e02:	1c10      	adds	r0, r2, #0
    6e04:	4664      	mov	r4, ip
    6e06:	2c00      	cmp	r4, #0
    6e08:	d500      	bpl.n	6e0c <.divsi3_skip_div0_test+0x80>
    6e0a:	4240      	negs	r0, r0
    6e0c:	bc10      	pop	{r4}
    6e0e:	4770      	bx	lr
    6e10:	2800      	cmp	r0, #0
    6e12:	d006      	beq.n	6e22 <.divsi3_skip_div0_test+0x96>
    6e14:	db03      	blt.n	6e1e <.divsi3_skip_div0_test+0x92>
    6e16:	2000      	movs	r0, #0
    6e18:	43c0      	mvns	r0, r0
    6e1a:	0840      	lsrs	r0, r0, #1
    6e1c:	e001      	b.n	6e22 <.divsi3_skip_div0_test+0x96>
    6e1e:	2080      	movs	r0, #128	; 0x80
    6e20:	0600      	lsls	r0, r0, #24
    6e22:	b407      	push	{r0, r1, r2}
    6e24:	4802      	ldr	r0, [pc, #8]	; (6e30 <.divsi3_skip_div0_test+0xa4>)
    6e26:	a102      	add	r1, pc, #8	; (adr r1, 6e30 <.divsi3_skip_div0_test+0xa4>)
    6e28:	1840      	adds	r0, r0, r1
    6e2a:	9002      	str	r0, [sp, #8]
    6e2c:	bd03      	pop	{r0, r1, pc}
    6e2e:	46c0      	nop			; (mov r8, r8)
    6e30:	00000019 	.word	0x00000019

00006e34 <__aeabi_idivmod>:
    6e34:	2900      	cmp	r1, #0
    6e36:	d0eb      	beq.n	6e10 <.divsi3_skip_div0_test+0x84>
    6e38:	b503      	push	{r0, r1, lr}
    6e3a:	f7ff ffa7 	bl	6d8c <.divsi3_skip_div0_test>
    6e3e:	bc0e      	pop	{r1, r2, r3}
    6e40:	4342      	muls	r2, r0
    6e42:	1a89      	subs	r1, r1, r2
    6e44:	4718      	bx	r3
    6e46:	46c0      	nop			; (mov r8, r8)

00006e48 <__aeabi_idiv0>:
    6e48:	4770      	bx	lr
    6e4a:	46c0      	nop			; (mov r8, r8)

00006e4c <__aeabi_cdrcmple>:
    6e4c:	4684      	mov	ip, r0
    6e4e:	1c10      	adds	r0, r2, #0
    6e50:	4662      	mov	r2, ip
    6e52:	468c      	mov	ip, r1
    6e54:	1c19      	adds	r1, r3, #0
    6e56:	4663      	mov	r3, ip
    6e58:	e000      	b.n	6e5c <__aeabi_cdcmpeq>
    6e5a:	46c0      	nop			; (mov r8, r8)

00006e5c <__aeabi_cdcmpeq>:
    6e5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6e5e:	f000 ff85 	bl	7d6c <__ledf2>
    6e62:	2800      	cmp	r0, #0
    6e64:	d401      	bmi.n	6e6a <__aeabi_cdcmpeq+0xe>
    6e66:	2100      	movs	r1, #0
    6e68:	42c8      	cmn	r0, r1
    6e6a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006e6c <__aeabi_dcmpeq>:
    6e6c:	b510      	push	{r4, lr}
    6e6e:	f000 feb5 	bl	7bdc <__eqdf2>
    6e72:	4240      	negs	r0, r0
    6e74:	3001      	adds	r0, #1
    6e76:	bd10      	pop	{r4, pc}

00006e78 <__aeabi_dcmplt>:
    6e78:	b510      	push	{r4, lr}
    6e7a:	f000 ff77 	bl	7d6c <__ledf2>
    6e7e:	2800      	cmp	r0, #0
    6e80:	db01      	blt.n	6e86 <__aeabi_dcmplt+0xe>
    6e82:	2000      	movs	r0, #0
    6e84:	bd10      	pop	{r4, pc}
    6e86:	2001      	movs	r0, #1
    6e88:	bd10      	pop	{r4, pc}
    6e8a:	46c0      	nop			; (mov r8, r8)

00006e8c <__aeabi_dcmple>:
    6e8c:	b510      	push	{r4, lr}
    6e8e:	f000 ff6d 	bl	7d6c <__ledf2>
    6e92:	2800      	cmp	r0, #0
    6e94:	dd01      	ble.n	6e9a <__aeabi_dcmple+0xe>
    6e96:	2000      	movs	r0, #0
    6e98:	bd10      	pop	{r4, pc}
    6e9a:	2001      	movs	r0, #1
    6e9c:	bd10      	pop	{r4, pc}
    6e9e:	46c0      	nop			; (mov r8, r8)

00006ea0 <__aeabi_dcmpgt>:
    6ea0:	b510      	push	{r4, lr}
    6ea2:	f000 fee5 	bl	7c70 <__gedf2>
    6ea6:	2800      	cmp	r0, #0
    6ea8:	dc01      	bgt.n	6eae <__aeabi_dcmpgt+0xe>
    6eaa:	2000      	movs	r0, #0
    6eac:	bd10      	pop	{r4, pc}
    6eae:	2001      	movs	r0, #1
    6eb0:	bd10      	pop	{r4, pc}
    6eb2:	46c0      	nop			; (mov r8, r8)

00006eb4 <__aeabi_dcmpge>:
    6eb4:	b510      	push	{r4, lr}
    6eb6:	f000 fedb 	bl	7c70 <__gedf2>
    6eba:	2800      	cmp	r0, #0
    6ebc:	da01      	bge.n	6ec2 <__aeabi_dcmpge+0xe>
    6ebe:	2000      	movs	r0, #0
    6ec0:	bd10      	pop	{r4, pc}
    6ec2:	2001      	movs	r0, #1
    6ec4:	bd10      	pop	{r4, pc}
    6ec6:	46c0      	nop			; (mov r8, r8)

00006ec8 <__aeabi_lmul>:
    6ec8:	469c      	mov	ip, r3
    6eca:	0403      	lsls	r3, r0, #16
    6ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ece:	0c1b      	lsrs	r3, r3, #16
    6ed0:	0417      	lsls	r7, r2, #16
    6ed2:	0c3f      	lsrs	r7, r7, #16
    6ed4:	0c15      	lsrs	r5, r2, #16
    6ed6:	1c1e      	adds	r6, r3, #0
    6ed8:	1c04      	adds	r4, r0, #0
    6eda:	0c00      	lsrs	r0, r0, #16
    6edc:	437e      	muls	r6, r7
    6ede:	436b      	muls	r3, r5
    6ee0:	4347      	muls	r7, r0
    6ee2:	4345      	muls	r5, r0
    6ee4:	18fb      	adds	r3, r7, r3
    6ee6:	0c30      	lsrs	r0, r6, #16
    6ee8:	1818      	adds	r0, r3, r0
    6eea:	4287      	cmp	r7, r0
    6eec:	d902      	bls.n	6ef4 <__aeabi_lmul+0x2c>
    6eee:	2380      	movs	r3, #128	; 0x80
    6ef0:	025b      	lsls	r3, r3, #9
    6ef2:	18ed      	adds	r5, r5, r3
    6ef4:	0c03      	lsrs	r3, r0, #16
    6ef6:	18ed      	adds	r5, r5, r3
    6ef8:	4663      	mov	r3, ip
    6efa:	435c      	muls	r4, r3
    6efc:	434a      	muls	r2, r1
    6efe:	0436      	lsls	r6, r6, #16
    6f00:	0c36      	lsrs	r6, r6, #16
    6f02:	18a1      	adds	r1, r4, r2
    6f04:	0400      	lsls	r0, r0, #16
    6f06:	1980      	adds	r0, r0, r6
    6f08:	1949      	adds	r1, r1, r5
    6f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6f0c:	0000      	movs	r0, r0
	...

00006f10 <__aeabi_d2uiz>:
    6f10:	b538      	push	{r3, r4, r5, lr}
    6f12:	4b0e      	ldr	r3, [pc, #56]	; (6f4c <__aeabi_d2uiz+0x3c>)
    6f14:	4a0c      	ldr	r2, [pc, #48]	; (6f48 <__aeabi_d2uiz+0x38>)
    6f16:	1c04      	adds	r4, r0, #0
    6f18:	1c0d      	adds	r5, r1, #0
    6f1a:	f7ff ffcb 	bl	6eb4 <__aeabi_dcmpge>
    6f1e:	2800      	cmp	r0, #0
    6f20:	d104      	bne.n	6f2c <__aeabi_d2uiz+0x1c>
    6f22:	1c20      	adds	r0, r4, #0
    6f24:	1c29      	adds	r1, r5, #0
    6f26:	f001 fd63 	bl	89f0 <__aeabi_d2iz>
    6f2a:	bd38      	pop	{r3, r4, r5, pc}
    6f2c:	4b07      	ldr	r3, [pc, #28]	; (6f4c <__aeabi_d2uiz+0x3c>)
    6f2e:	4a06      	ldr	r2, [pc, #24]	; (6f48 <__aeabi_d2uiz+0x38>)
    6f30:	1c20      	adds	r0, r4, #0
    6f32:	1c29      	adds	r1, r5, #0
    6f34:	f001 fa28 	bl	8388 <__aeabi_dsub>
    6f38:	f001 fd5a 	bl	89f0 <__aeabi_d2iz>
    6f3c:	2380      	movs	r3, #128	; 0x80
    6f3e:	061b      	lsls	r3, r3, #24
    6f40:	18c0      	adds	r0, r0, r3
    6f42:	e7f2      	b.n	6f2a <__aeabi_d2uiz+0x1a>
    6f44:	46c0      	nop			; (mov r8, r8)
    6f46:	46c0      	nop			; (mov r8, r8)
    6f48:	00000000 	.word	0x00000000
    6f4c:	41e00000 	.word	0x41e00000

00006f50 <__aeabi_dadd>:
    6f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f52:	465f      	mov	r7, fp
    6f54:	4656      	mov	r6, sl
    6f56:	4644      	mov	r4, r8
    6f58:	464d      	mov	r5, r9
    6f5a:	b4f0      	push	{r4, r5, r6, r7}
    6f5c:	030c      	lsls	r4, r1, #12
    6f5e:	004d      	lsls	r5, r1, #1
    6f60:	0fce      	lsrs	r6, r1, #31
    6f62:	0a61      	lsrs	r1, r4, #9
    6f64:	0f44      	lsrs	r4, r0, #29
    6f66:	4321      	orrs	r1, r4
    6f68:	00c4      	lsls	r4, r0, #3
    6f6a:	0318      	lsls	r0, r3, #12
    6f6c:	4680      	mov	r8, r0
    6f6e:	0058      	lsls	r0, r3, #1
    6f70:	0d40      	lsrs	r0, r0, #21
    6f72:	4682      	mov	sl, r0
    6f74:	0fd8      	lsrs	r0, r3, #31
    6f76:	4684      	mov	ip, r0
    6f78:	4640      	mov	r0, r8
    6f7a:	0a40      	lsrs	r0, r0, #9
    6f7c:	0f53      	lsrs	r3, r2, #29
    6f7e:	4303      	orrs	r3, r0
    6f80:	00d0      	lsls	r0, r2, #3
    6f82:	0d6d      	lsrs	r5, r5, #21
    6f84:	1c37      	adds	r7, r6, #0
    6f86:	4683      	mov	fp, r0
    6f88:	4652      	mov	r2, sl
    6f8a:	4566      	cmp	r6, ip
    6f8c:	d100      	bne.n	6f90 <__aeabi_dadd+0x40>
    6f8e:	e0a4      	b.n	70da <__aeabi_dadd+0x18a>
    6f90:	1aaf      	subs	r7, r5, r2
    6f92:	2f00      	cmp	r7, #0
    6f94:	dc00      	bgt.n	6f98 <__aeabi_dadd+0x48>
    6f96:	e109      	b.n	71ac <__aeabi_dadd+0x25c>
    6f98:	2a00      	cmp	r2, #0
    6f9a:	d13b      	bne.n	7014 <__aeabi_dadd+0xc4>
    6f9c:	4318      	orrs	r0, r3
    6f9e:	d000      	beq.n	6fa2 <__aeabi_dadd+0x52>
    6fa0:	e0ea      	b.n	7178 <__aeabi_dadd+0x228>
    6fa2:	0763      	lsls	r3, r4, #29
    6fa4:	d100      	bne.n	6fa8 <__aeabi_dadd+0x58>
    6fa6:	e087      	b.n	70b8 <__aeabi_dadd+0x168>
    6fa8:	230f      	movs	r3, #15
    6faa:	4023      	ands	r3, r4
    6fac:	2b04      	cmp	r3, #4
    6fae:	d100      	bne.n	6fb2 <__aeabi_dadd+0x62>
    6fb0:	e082      	b.n	70b8 <__aeabi_dadd+0x168>
    6fb2:	1d22      	adds	r2, r4, #4
    6fb4:	42a2      	cmp	r2, r4
    6fb6:	41a4      	sbcs	r4, r4
    6fb8:	4264      	negs	r4, r4
    6fba:	2380      	movs	r3, #128	; 0x80
    6fbc:	1909      	adds	r1, r1, r4
    6fbe:	041b      	lsls	r3, r3, #16
    6fc0:	400b      	ands	r3, r1
    6fc2:	1c37      	adds	r7, r6, #0
    6fc4:	1c14      	adds	r4, r2, #0
    6fc6:	2b00      	cmp	r3, #0
    6fc8:	d100      	bne.n	6fcc <__aeabi_dadd+0x7c>
    6fca:	e07c      	b.n	70c6 <__aeabi_dadd+0x176>
    6fcc:	4bce      	ldr	r3, [pc, #824]	; (7308 <__aeabi_dadd+0x3b8>)
    6fce:	3501      	adds	r5, #1
    6fd0:	429d      	cmp	r5, r3
    6fd2:	d100      	bne.n	6fd6 <__aeabi_dadd+0x86>
    6fd4:	e105      	b.n	71e2 <__aeabi_dadd+0x292>
    6fd6:	4bcd      	ldr	r3, [pc, #820]	; (730c <__aeabi_dadd+0x3bc>)
    6fd8:	08e4      	lsrs	r4, r4, #3
    6fda:	4019      	ands	r1, r3
    6fdc:	0748      	lsls	r0, r1, #29
    6fde:	0249      	lsls	r1, r1, #9
    6fe0:	4304      	orrs	r4, r0
    6fe2:	0b0b      	lsrs	r3, r1, #12
    6fe4:	2000      	movs	r0, #0
    6fe6:	2100      	movs	r1, #0
    6fe8:	031b      	lsls	r3, r3, #12
    6fea:	0b1a      	lsrs	r2, r3, #12
    6fec:	0d0b      	lsrs	r3, r1, #20
    6fee:	056d      	lsls	r5, r5, #21
    6ff0:	051b      	lsls	r3, r3, #20
    6ff2:	4313      	orrs	r3, r2
    6ff4:	086a      	lsrs	r2, r5, #1
    6ff6:	4dc6      	ldr	r5, [pc, #792]	; (7310 <__aeabi_dadd+0x3c0>)
    6ff8:	07ff      	lsls	r7, r7, #31
    6ffa:	401d      	ands	r5, r3
    6ffc:	4315      	orrs	r5, r2
    6ffe:	006d      	lsls	r5, r5, #1
    7000:	086d      	lsrs	r5, r5, #1
    7002:	1c29      	adds	r1, r5, #0
    7004:	4339      	orrs	r1, r7
    7006:	1c20      	adds	r0, r4, #0
    7008:	bc3c      	pop	{r2, r3, r4, r5}
    700a:	4690      	mov	r8, r2
    700c:	4699      	mov	r9, r3
    700e:	46a2      	mov	sl, r4
    7010:	46ab      	mov	fp, r5
    7012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7014:	48bc      	ldr	r0, [pc, #752]	; (7308 <__aeabi_dadd+0x3b8>)
    7016:	4285      	cmp	r5, r0
    7018:	d0c3      	beq.n	6fa2 <__aeabi_dadd+0x52>
    701a:	2080      	movs	r0, #128	; 0x80
    701c:	0400      	lsls	r0, r0, #16
    701e:	4303      	orrs	r3, r0
    7020:	2f38      	cmp	r7, #56	; 0x38
    7022:	dd00      	ble.n	7026 <__aeabi_dadd+0xd6>
    7024:	e0f0      	b.n	7208 <__aeabi_dadd+0x2b8>
    7026:	2f1f      	cmp	r7, #31
    7028:	dd00      	ble.n	702c <__aeabi_dadd+0xdc>
    702a:	e124      	b.n	7276 <__aeabi_dadd+0x326>
    702c:	2020      	movs	r0, #32
    702e:	1bc0      	subs	r0, r0, r7
    7030:	1c1a      	adds	r2, r3, #0
    7032:	4681      	mov	r9, r0
    7034:	4082      	lsls	r2, r0
    7036:	4658      	mov	r0, fp
    7038:	40f8      	lsrs	r0, r7
    703a:	4302      	orrs	r2, r0
    703c:	4694      	mov	ip, r2
    703e:	4658      	mov	r0, fp
    7040:	464a      	mov	r2, r9
    7042:	4090      	lsls	r0, r2
    7044:	1e42      	subs	r2, r0, #1
    7046:	4190      	sbcs	r0, r2
    7048:	40fb      	lsrs	r3, r7
    704a:	4662      	mov	r2, ip
    704c:	4302      	orrs	r2, r0
    704e:	1c1f      	adds	r7, r3, #0
    7050:	1aa2      	subs	r2, r4, r2
    7052:	4294      	cmp	r4, r2
    7054:	41a4      	sbcs	r4, r4
    7056:	4264      	negs	r4, r4
    7058:	1bc9      	subs	r1, r1, r7
    705a:	1b09      	subs	r1, r1, r4
    705c:	1c14      	adds	r4, r2, #0
    705e:	020b      	lsls	r3, r1, #8
    7060:	d59f      	bpl.n	6fa2 <__aeabi_dadd+0x52>
    7062:	0249      	lsls	r1, r1, #9
    7064:	0a4f      	lsrs	r7, r1, #9
    7066:	2f00      	cmp	r7, #0
    7068:	d100      	bne.n	706c <__aeabi_dadd+0x11c>
    706a:	e0c8      	b.n	71fe <__aeabi_dadd+0x2ae>
    706c:	1c38      	adds	r0, r7, #0
    706e:	f001 fdf1 	bl	8c54 <__clzsi2>
    7072:	1c02      	adds	r2, r0, #0
    7074:	3a08      	subs	r2, #8
    7076:	2a1f      	cmp	r2, #31
    7078:	dd00      	ble.n	707c <__aeabi_dadd+0x12c>
    707a:	e0b5      	b.n	71e8 <__aeabi_dadd+0x298>
    707c:	2128      	movs	r1, #40	; 0x28
    707e:	1a09      	subs	r1, r1, r0
    7080:	1c20      	adds	r0, r4, #0
    7082:	4097      	lsls	r7, r2
    7084:	40c8      	lsrs	r0, r1
    7086:	4307      	orrs	r7, r0
    7088:	4094      	lsls	r4, r2
    708a:	4295      	cmp	r5, r2
    708c:	dd00      	ble.n	7090 <__aeabi_dadd+0x140>
    708e:	e0b2      	b.n	71f6 <__aeabi_dadd+0x2a6>
    7090:	1b55      	subs	r5, r2, r5
    7092:	1c69      	adds	r1, r5, #1
    7094:	291f      	cmp	r1, #31
    7096:	dd00      	ble.n	709a <__aeabi_dadd+0x14a>
    7098:	e0dc      	b.n	7254 <__aeabi_dadd+0x304>
    709a:	221f      	movs	r2, #31
    709c:	1b55      	subs	r5, r2, r5
    709e:	1c3b      	adds	r3, r7, #0
    70a0:	1c22      	adds	r2, r4, #0
    70a2:	40ab      	lsls	r3, r5
    70a4:	40ca      	lsrs	r2, r1
    70a6:	40ac      	lsls	r4, r5
    70a8:	1e65      	subs	r5, r4, #1
    70aa:	41ac      	sbcs	r4, r5
    70ac:	4313      	orrs	r3, r2
    70ae:	40cf      	lsrs	r7, r1
    70b0:	431c      	orrs	r4, r3
    70b2:	1c39      	adds	r1, r7, #0
    70b4:	2500      	movs	r5, #0
    70b6:	e774      	b.n	6fa2 <__aeabi_dadd+0x52>
    70b8:	2380      	movs	r3, #128	; 0x80
    70ba:	041b      	lsls	r3, r3, #16
    70bc:	400b      	ands	r3, r1
    70be:	1c37      	adds	r7, r6, #0
    70c0:	2b00      	cmp	r3, #0
    70c2:	d000      	beq.n	70c6 <__aeabi_dadd+0x176>
    70c4:	e782      	b.n	6fcc <__aeabi_dadd+0x7c>
    70c6:	4b90      	ldr	r3, [pc, #576]	; (7308 <__aeabi_dadd+0x3b8>)
    70c8:	0748      	lsls	r0, r1, #29
    70ca:	08e4      	lsrs	r4, r4, #3
    70cc:	4304      	orrs	r4, r0
    70ce:	08c9      	lsrs	r1, r1, #3
    70d0:	429d      	cmp	r5, r3
    70d2:	d048      	beq.n	7166 <__aeabi_dadd+0x216>
    70d4:	0309      	lsls	r1, r1, #12
    70d6:	0b0b      	lsrs	r3, r1, #12
    70d8:	e784      	b.n	6fe4 <__aeabi_dadd+0x94>
    70da:	1aaa      	subs	r2, r5, r2
    70dc:	4694      	mov	ip, r2
    70de:	2a00      	cmp	r2, #0
    70e0:	dc00      	bgt.n	70e4 <__aeabi_dadd+0x194>
    70e2:	e098      	b.n	7216 <__aeabi_dadd+0x2c6>
    70e4:	4650      	mov	r0, sl
    70e6:	2800      	cmp	r0, #0
    70e8:	d052      	beq.n	7190 <__aeabi_dadd+0x240>
    70ea:	4887      	ldr	r0, [pc, #540]	; (7308 <__aeabi_dadd+0x3b8>)
    70ec:	4285      	cmp	r5, r0
    70ee:	d100      	bne.n	70f2 <__aeabi_dadd+0x1a2>
    70f0:	e757      	b.n	6fa2 <__aeabi_dadd+0x52>
    70f2:	2080      	movs	r0, #128	; 0x80
    70f4:	0400      	lsls	r0, r0, #16
    70f6:	4303      	orrs	r3, r0
    70f8:	4662      	mov	r2, ip
    70fa:	2a38      	cmp	r2, #56	; 0x38
    70fc:	dd00      	ble.n	7100 <__aeabi_dadd+0x1b0>
    70fe:	e0fc      	b.n	72fa <__aeabi_dadd+0x3aa>
    7100:	2a1f      	cmp	r2, #31
    7102:	dd00      	ble.n	7106 <__aeabi_dadd+0x1b6>
    7104:	e14a      	b.n	739c <__aeabi_dadd+0x44c>
    7106:	2220      	movs	r2, #32
    7108:	4660      	mov	r0, ip
    710a:	1a10      	subs	r0, r2, r0
    710c:	1c1a      	adds	r2, r3, #0
    710e:	4082      	lsls	r2, r0
    7110:	4682      	mov	sl, r0
    7112:	4691      	mov	r9, r2
    7114:	4658      	mov	r0, fp
    7116:	4662      	mov	r2, ip
    7118:	40d0      	lsrs	r0, r2
    711a:	464a      	mov	r2, r9
    711c:	4302      	orrs	r2, r0
    711e:	4690      	mov	r8, r2
    7120:	4658      	mov	r0, fp
    7122:	4652      	mov	r2, sl
    7124:	4090      	lsls	r0, r2
    7126:	1e42      	subs	r2, r0, #1
    7128:	4190      	sbcs	r0, r2
    712a:	4642      	mov	r2, r8
    712c:	4302      	orrs	r2, r0
    712e:	4660      	mov	r0, ip
    7130:	40c3      	lsrs	r3, r0
    7132:	1912      	adds	r2, r2, r4
    7134:	42a2      	cmp	r2, r4
    7136:	41a4      	sbcs	r4, r4
    7138:	4264      	negs	r4, r4
    713a:	1859      	adds	r1, r3, r1
    713c:	1909      	adds	r1, r1, r4
    713e:	1c14      	adds	r4, r2, #0
    7140:	0208      	lsls	r0, r1, #8
    7142:	d400      	bmi.n	7146 <__aeabi_dadd+0x1f6>
    7144:	e72d      	b.n	6fa2 <__aeabi_dadd+0x52>
    7146:	4b70      	ldr	r3, [pc, #448]	; (7308 <__aeabi_dadd+0x3b8>)
    7148:	3501      	adds	r5, #1
    714a:	429d      	cmp	r5, r3
    714c:	d100      	bne.n	7150 <__aeabi_dadd+0x200>
    714e:	e122      	b.n	7396 <__aeabi_dadd+0x446>
    7150:	4b6e      	ldr	r3, [pc, #440]	; (730c <__aeabi_dadd+0x3bc>)
    7152:	0860      	lsrs	r0, r4, #1
    7154:	4019      	ands	r1, r3
    7156:	2301      	movs	r3, #1
    7158:	4023      	ands	r3, r4
    715a:	1c1c      	adds	r4, r3, #0
    715c:	4304      	orrs	r4, r0
    715e:	07cb      	lsls	r3, r1, #31
    7160:	431c      	orrs	r4, r3
    7162:	0849      	lsrs	r1, r1, #1
    7164:	e71d      	b.n	6fa2 <__aeabi_dadd+0x52>
    7166:	1c23      	adds	r3, r4, #0
    7168:	430b      	orrs	r3, r1
    716a:	d03a      	beq.n	71e2 <__aeabi_dadd+0x292>
    716c:	2380      	movs	r3, #128	; 0x80
    716e:	031b      	lsls	r3, r3, #12
    7170:	430b      	orrs	r3, r1
    7172:	031b      	lsls	r3, r3, #12
    7174:	0b1b      	lsrs	r3, r3, #12
    7176:	e735      	b.n	6fe4 <__aeabi_dadd+0x94>
    7178:	3f01      	subs	r7, #1
    717a:	2f00      	cmp	r7, #0
    717c:	d165      	bne.n	724a <__aeabi_dadd+0x2fa>
    717e:	4658      	mov	r0, fp
    7180:	1a22      	subs	r2, r4, r0
    7182:	4294      	cmp	r4, r2
    7184:	41a4      	sbcs	r4, r4
    7186:	4264      	negs	r4, r4
    7188:	1ac9      	subs	r1, r1, r3
    718a:	1b09      	subs	r1, r1, r4
    718c:	1c14      	adds	r4, r2, #0
    718e:	e766      	b.n	705e <__aeabi_dadd+0x10e>
    7190:	4658      	mov	r0, fp
    7192:	4318      	orrs	r0, r3
    7194:	d100      	bne.n	7198 <__aeabi_dadd+0x248>
    7196:	e704      	b.n	6fa2 <__aeabi_dadd+0x52>
    7198:	2201      	movs	r2, #1
    719a:	4252      	negs	r2, r2
    719c:	4494      	add	ip, r2
    719e:	4660      	mov	r0, ip
    71a0:	2800      	cmp	r0, #0
    71a2:	d000      	beq.n	71a6 <__aeabi_dadd+0x256>
    71a4:	e0c5      	b.n	7332 <__aeabi_dadd+0x3e2>
    71a6:	4658      	mov	r0, fp
    71a8:	1902      	adds	r2, r0, r4
    71aa:	e7c3      	b.n	7134 <__aeabi_dadd+0x1e4>
    71ac:	2f00      	cmp	r7, #0
    71ae:	d173      	bne.n	7298 <__aeabi_dadd+0x348>
    71b0:	1c68      	adds	r0, r5, #1
    71b2:	0540      	lsls	r0, r0, #21
    71b4:	0d40      	lsrs	r0, r0, #21
    71b6:	2801      	cmp	r0, #1
    71b8:	dc00      	bgt.n	71bc <__aeabi_dadd+0x26c>
    71ba:	e0de      	b.n	737a <__aeabi_dadd+0x42a>
    71bc:	465a      	mov	r2, fp
    71be:	1aa2      	subs	r2, r4, r2
    71c0:	4294      	cmp	r4, r2
    71c2:	41bf      	sbcs	r7, r7
    71c4:	1ac8      	subs	r0, r1, r3
    71c6:	427f      	negs	r7, r7
    71c8:	1bc7      	subs	r7, r0, r7
    71ca:	0238      	lsls	r0, r7, #8
    71cc:	d400      	bmi.n	71d0 <__aeabi_dadd+0x280>
    71ce:	e089      	b.n	72e4 <__aeabi_dadd+0x394>
    71d0:	465a      	mov	r2, fp
    71d2:	1b14      	subs	r4, r2, r4
    71d4:	45a3      	cmp	fp, r4
    71d6:	4192      	sbcs	r2, r2
    71d8:	1a59      	subs	r1, r3, r1
    71da:	4252      	negs	r2, r2
    71dc:	1a8f      	subs	r7, r1, r2
    71de:	4666      	mov	r6, ip
    71e0:	e741      	b.n	7066 <__aeabi_dadd+0x116>
    71e2:	2300      	movs	r3, #0
    71e4:	2400      	movs	r4, #0
    71e6:	e6fd      	b.n	6fe4 <__aeabi_dadd+0x94>
    71e8:	1c27      	adds	r7, r4, #0
    71ea:	3828      	subs	r0, #40	; 0x28
    71ec:	4087      	lsls	r7, r0
    71ee:	2400      	movs	r4, #0
    71f0:	4295      	cmp	r5, r2
    71f2:	dc00      	bgt.n	71f6 <__aeabi_dadd+0x2a6>
    71f4:	e74c      	b.n	7090 <__aeabi_dadd+0x140>
    71f6:	4945      	ldr	r1, [pc, #276]	; (730c <__aeabi_dadd+0x3bc>)
    71f8:	1aad      	subs	r5, r5, r2
    71fa:	4039      	ands	r1, r7
    71fc:	e6d1      	b.n	6fa2 <__aeabi_dadd+0x52>
    71fe:	1c20      	adds	r0, r4, #0
    7200:	f001 fd28 	bl	8c54 <__clzsi2>
    7204:	3020      	adds	r0, #32
    7206:	e734      	b.n	7072 <__aeabi_dadd+0x122>
    7208:	465a      	mov	r2, fp
    720a:	431a      	orrs	r2, r3
    720c:	1e53      	subs	r3, r2, #1
    720e:	419a      	sbcs	r2, r3
    7210:	b2d2      	uxtb	r2, r2
    7212:	2700      	movs	r7, #0
    7214:	e71c      	b.n	7050 <__aeabi_dadd+0x100>
    7216:	2a00      	cmp	r2, #0
    7218:	d000      	beq.n	721c <__aeabi_dadd+0x2cc>
    721a:	e0dc      	b.n	73d6 <__aeabi_dadd+0x486>
    721c:	1c68      	adds	r0, r5, #1
    721e:	0542      	lsls	r2, r0, #21
    7220:	0d52      	lsrs	r2, r2, #21
    7222:	2a01      	cmp	r2, #1
    7224:	dc00      	bgt.n	7228 <__aeabi_dadd+0x2d8>
    7226:	e08d      	b.n	7344 <__aeabi_dadd+0x3f4>
    7228:	4d37      	ldr	r5, [pc, #220]	; (7308 <__aeabi_dadd+0x3b8>)
    722a:	42a8      	cmp	r0, r5
    722c:	d100      	bne.n	7230 <__aeabi_dadd+0x2e0>
    722e:	e0f3      	b.n	7418 <__aeabi_dadd+0x4c8>
    7230:	465d      	mov	r5, fp
    7232:	192a      	adds	r2, r5, r4
    7234:	42a2      	cmp	r2, r4
    7236:	41a4      	sbcs	r4, r4
    7238:	4264      	negs	r4, r4
    723a:	1859      	adds	r1, r3, r1
    723c:	1909      	adds	r1, r1, r4
    723e:	07cc      	lsls	r4, r1, #31
    7240:	0852      	lsrs	r2, r2, #1
    7242:	4314      	orrs	r4, r2
    7244:	0849      	lsrs	r1, r1, #1
    7246:	1c05      	adds	r5, r0, #0
    7248:	e6ab      	b.n	6fa2 <__aeabi_dadd+0x52>
    724a:	482f      	ldr	r0, [pc, #188]	; (7308 <__aeabi_dadd+0x3b8>)
    724c:	4285      	cmp	r5, r0
    724e:	d000      	beq.n	7252 <__aeabi_dadd+0x302>
    7250:	e6e6      	b.n	7020 <__aeabi_dadd+0xd0>
    7252:	e6a6      	b.n	6fa2 <__aeabi_dadd+0x52>
    7254:	1c2b      	adds	r3, r5, #0
    7256:	3b1f      	subs	r3, #31
    7258:	1c3a      	adds	r2, r7, #0
    725a:	40da      	lsrs	r2, r3
    725c:	1c13      	adds	r3, r2, #0
    725e:	2920      	cmp	r1, #32
    7260:	d06c      	beq.n	733c <__aeabi_dadd+0x3ec>
    7262:	223f      	movs	r2, #63	; 0x3f
    7264:	1b55      	subs	r5, r2, r5
    7266:	40af      	lsls	r7, r5
    7268:	433c      	orrs	r4, r7
    726a:	1e60      	subs	r0, r4, #1
    726c:	4184      	sbcs	r4, r0
    726e:	431c      	orrs	r4, r3
    7270:	2100      	movs	r1, #0
    7272:	2500      	movs	r5, #0
    7274:	e695      	b.n	6fa2 <__aeabi_dadd+0x52>
    7276:	1c38      	adds	r0, r7, #0
    7278:	3820      	subs	r0, #32
    727a:	1c1a      	adds	r2, r3, #0
    727c:	40c2      	lsrs	r2, r0
    727e:	1c10      	adds	r0, r2, #0
    7280:	2f20      	cmp	r7, #32
    7282:	d05d      	beq.n	7340 <__aeabi_dadd+0x3f0>
    7284:	2240      	movs	r2, #64	; 0x40
    7286:	1bd7      	subs	r7, r2, r7
    7288:	40bb      	lsls	r3, r7
    728a:	465a      	mov	r2, fp
    728c:	431a      	orrs	r2, r3
    728e:	1e53      	subs	r3, r2, #1
    7290:	419a      	sbcs	r2, r3
    7292:	4302      	orrs	r2, r0
    7294:	2700      	movs	r7, #0
    7296:	e6db      	b.n	7050 <__aeabi_dadd+0x100>
    7298:	2d00      	cmp	r5, #0
    729a:	d03b      	beq.n	7314 <__aeabi_dadd+0x3c4>
    729c:	4d1a      	ldr	r5, [pc, #104]	; (7308 <__aeabi_dadd+0x3b8>)
    729e:	45aa      	cmp	sl, r5
    72a0:	d100      	bne.n	72a4 <__aeabi_dadd+0x354>
    72a2:	e093      	b.n	73cc <__aeabi_dadd+0x47c>
    72a4:	2580      	movs	r5, #128	; 0x80
    72a6:	042d      	lsls	r5, r5, #16
    72a8:	427f      	negs	r7, r7
    72aa:	4329      	orrs	r1, r5
    72ac:	2f38      	cmp	r7, #56	; 0x38
    72ae:	dd00      	ble.n	72b2 <__aeabi_dadd+0x362>
    72b0:	e0ac      	b.n	740c <__aeabi_dadd+0x4bc>
    72b2:	2f1f      	cmp	r7, #31
    72b4:	dd00      	ble.n	72b8 <__aeabi_dadd+0x368>
    72b6:	e129      	b.n	750c <__aeabi_dadd+0x5bc>
    72b8:	2520      	movs	r5, #32
    72ba:	1bed      	subs	r5, r5, r7
    72bc:	1c08      	adds	r0, r1, #0
    72be:	1c26      	adds	r6, r4, #0
    72c0:	40a8      	lsls	r0, r5
    72c2:	40fe      	lsrs	r6, r7
    72c4:	40ac      	lsls	r4, r5
    72c6:	4306      	orrs	r6, r0
    72c8:	1e65      	subs	r5, r4, #1
    72ca:	41ac      	sbcs	r4, r5
    72cc:	4334      	orrs	r4, r6
    72ce:	40f9      	lsrs	r1, r7
    72d0:	465d      	mov	r5, fp
    72d2:	1b2c      	subs	r4, r5, r4
    72d4:	45a3      	cmp	fp, r4
    72d6:	4192      	sbcs	r2, r2
    72d8:	1a5b      	subs	r3, r3, r1
    72da:	4252      	negs	r2, r2
    72dc:	1a99      	subs	r1, r3, r2
    72de:	4655      	mov	r5, sl
    72e0:	4666      	mov	r6, ip
    72e2:	e6bc      	b.n	705e <__aeabi_dadd+0x10e>
    72e4:	1c13      	adds	r3, r2, #0
    72e6:	433b      	orrs	r3, r7
    72e8:	1c14      	adds	r4, r2, #0
    72ea:	2b00      	cmp	r3, #0
    72ec:	d000      	beq.n	72f0 <__aeabi_dadd+0x3a0>
    72ee:	e6ba      	b.n	7066 <__aeabi_dadd+0x116>
    72f0:	2700      	movs	r7, #0
    72f2:	2100      	movs	r1, #0
    72f4:	2500      	movs	r5, #0
    72f6:	2400      	movs	r4, #0
    72f8:	e6e5      	b.n	70c6 <__aeabi_dadd+0x176>
    72fa:	465a      	mov	r2, fp
    72fc:	431a      	orrs	r2, r3
    72fe:	1e53      	subs	r3, r2, #1
    7300:	419a      	sbcs	r2, r3
    7302:	b2d2      	uxtb	r2, r2
    7304:	2300      	movs	r3, #0
    7306:	e714      	b.n	7132 <__aeabi_dadd+0x1e2>
    7308:	000007ff 	.word	0x000007ff
    730c:	ff7fffff 	.word	0xff7fffff
    7310:	800fffff 	.word	0x800fffff
    7314:	1c0d      	adds	r5, r1, #0
    7316:	4325      	orrs	r5, r4
    7318:	d058      	beq.n	73cc <__aeabi_dadd+0x47c>
    731a:	43ff      	mvns	r7, r7
    731c:	2f00      	cmp	r7, #0
    731e:	d151      	bne.n	73c4 <__aeabi_dadd+0x474>
    7320:	1b04      	subs	r4, r0, r4
    7322:	45a3      	cmp	fp, r4
    7324:	4192      	sbcs	r2, r2
    7326:	1a59      	subs	r1, r3, r1
    7328:	4252      	negs	r2, r2
    732a:	1a89      	subs	r1, r1, r2
    732c:	4655      	mov	r5, sl
    732e:	4666      	mov	r6, ip
    7330:	e695      	b.n	705e <__aeabi_dadd+0x10e>
    7332:	4896      	ldr	r0, [pc, #600]	; (758c <__aeabi_dadd+0x63c>)
    7334:	4285      	cmp	r5, r0
    7336:	d000      	beq.n	733a <__aeabi_dadd+0x3ea>
    7338:	e6de      	b.n	70f8 <__aeabi_dadd+0x1a8>
    733a:	e632      	b.n	6fa2 <__aeabi_dadd+0x52>
    733c:	2700      	movs	r7, #0
    733e:	e793      	b.n	7268 <__aeabi_dadd+0x318>
    7340:	2300      	movs	r3, #0
    7342:	e7a2      	b.n	728a <__aeabi_dadd+0x33a>
    7344:	1c08      	adds	r0, r1, #0
    7346:	4320      	orrs	r0, r4
    7348:	2d00      	cmp	r5, #0
    734a:	d000      	beq.n	734e <__aeabi_dadd+0x3fe>
    734c:	e0c4      	b.n	74d8 <__aeabi_dadd+0x588>
    734e:	2800      	cmp	r0, #0
    7350:	d100      	bne.n	7354 <__aeabi_dadd+0x404>
    7352:	e0f7      	b.n	7544 <__aeabi_dadd+0x5f4>
    7354:	4658      	mov	r0, fp
    7356:	4318      	orrs	r0, r3
    7358:	d100      	bne.n	735c <__aeabi_dadd+0x40c>
    735a:	e622      	b.n	6fa2 <__aeabi_dadd+0x52>
    735c:	4658      	mov	r0, fp
    735e:	1902      	adds	r2, r0, r4
    7360:	42a2      	cmp	r2, r4
    7362:	41a4      	sbcs	r4, r4
    7364:	4264      	negs	r4, r4
    7366:	1859      	adds	r1, r3, r1
    7368:	1909      	adds	r1, r1, r4
    736a:	1c14      	adds	r4, r2, #0
    736c:	020a      	lsls	r2, r1, #8
    736e:	d400      	bmi.n	7372 <__aeabi_dadd+0x422>
    7370:	e617      	b.n	6fa2 <__aeabi_dadd+0x52>
    7372:	4b87      	ldr	r3, [pc, #540]	; (7590 <__aeabi_dadd+0x640>)
    7374:	2501      	movs	r5, #1
    7376:	4019      	ands	r1, r3
    7378:	e613      	b.n	6fa2 <__aeabi_dadd+0x52>
    737a:	1c08      	adds	r0, r1, #0
    737c:	4320      	orrs	r0, r4
    737e:	2d00      	cmp	r5, #0
    7380:	d139      	bne.n	73f6 <__aeabi_dadd+0x4a6>
    7382:	2800      	cmp	r0, #0
    7384:	d171      	bne.n	746a <__aeabi_dadd+0x51a>
    7386:	4659      	mov	r1, fp
    7388:	4319      	orrs	r1, r3
    738a:	d003      	beq.n	7394 <__aeabi_dadd+0x444>
    738c:	1c19      	adds	r1, r3, #0
    738e:	465c      	mov	r4, fp
    7390:	4666      	mov	r6, ip
    7392:	e606      	b.n	6fa2 <__aeabi_dadd+0x52>
    7394:	2700      	movs	r7, #0
    7396:	2100      	movs	r1, #0
    7398:	2400      	movs	r4, #0
    739a:	e694      	b.n	70c6 <__aeabi_dadd+0x176>
    739c:	4660      	mov	r0, ip
    739e:	3820      	subs	r0, #32
    73a0:	1c1a      	adds	r2, r3, #0
    73a2:	40c2      	lsrs	r2, r0
    73a4:	4660      	mov	r0, ip
    73a6:	4691      	mov	r9, r2
    73a8:	2820      	cmp	r0, #32
    73aa:	d100      	bne.n	73ae <__aeabi_dadd+0x45e>
    73ac:	e0ac      	b.n	7508 <__aeabi_dadd+0x5b8>
    73ae:	2240      	movs	r2, #64	; 0x40
    73b0:	1a12      	subs	r2, r2, r0
    73b2:	4093      	lsls	r3, r2
    73b4:	465a      	mov	r2, fp
    73b6:	431a      	orrs	r2, r3
    73b8:	1e53      	subs	r3, r2, #1
    73ba:	419a      	sbcs	r2, r3
    73bc:	464b      	mov	r3, r9
    73be:	431a      	orrs	r2, r3
    73c0:	2300      	movs	r3, #0
    73c2:	e6b6      	b.n	7132 <__aeabi_dadd+0x1e2>
    73c4:	4d71      	ldr	r5, [pc, #452]	; (758c <__aeabi_dadd+0x63c>)
    73c6:	45aa      	cmp	sl, r5
    73c8:	d000      	beq.n	73cc <__aeabi_dadd+0x47c>
    73ca:	e76f      	b.n	72ac <__aeabi_dadd+0x35c>
    73cc:	1c19      	adds	r1, r3, #0
    73ce:	465c      	mov	r4, fp
    73d0:	4655      	mov	r5, sl
    73d2:	4666      	mov	r6, ip
    73d4:	e5e5      	b.n	6fa2 <__aeabi_dadd+0x52>
    73d6:	2d00      	cmp	r5, #0
    73d8:	d122      	bne.n	7420 <__aeabi_dadd+0x4d0>
    73da:	1c0d      	adds	r5, r1, #0
    73dc:	4325      	orrs	r5, r4
    73de:	d077      	beq.n	74d0 <__aeabi_dadd+0x580>
    73e0:	43d5      	mvns	r5, r2
    73e2:	2d00      	cmp	r5, #0
    73e4:	d171      	bne.n	74ca <__aeabi_dadd+0x57a>
    73e6:	445c      	add	r4, fp
    73e8:	455c      	cmp	r4, fp
    73ea:	4192      	sbcs	r2, r2
    73ec:	1859      	adds	r1, r3, r1
    73ee:	4252      	negs	r2, r2
    73f0:	1889      	adds	r1, r1, r2
    73f2:	4655      	mov	r5, sl
    73f4:	e6a4      	b.n	7140 <__aeabi_dadd+0x1f0>
    73f6:	2800      	cmp	r0, #0
    73f8:	d14d      	bne.n	7496 <__aeabi_dadd+0x546>
    73fa:	4659      	mov	r1, fp
    73fc:	4319      	orrs	r1, r3
    73fe:	d100      	bne.n	7402 <__aeabi_dadd+0x4b2>
    7400:	e094      	b.n	752c <__aeabi_dadd+0x5dc>
    7402:	1c19      	adds	r1, r3, #0
    7404:	465c      	mov	r4, fp
    7406:	4666      	mov	r6, ip
    7408:	4d60      	ldr	r5, [pc, #384]	; (758c <__aeabi_dadd+0x63c>)
    740a:	e5ca      	b.n	6fa2 <__aeabi_dadd+0x52>
    740c:	430c      	orrs	r4, r1
    740e:	1e61      	subs	r1, r4, #1
    7410:	418c      	sbcs	r4, r1
    7412:	b2e4      	uxtb	r4, r4
    7414:	2100      	movs	r1, #0
    7416:	e75b      	b.n	72d0 <__aeabi_dadd+0x380>
    7418:	1c05      	adds	r5, r0, #0
    741a:	2100      	movs	r1, #0
    741c:	2400      	movs	r4, #0
    741e:	e652      	b.n	70c6 <__aeabi_dadd+0x176>
    7420:	4d5a      	ldr	r5, [pc, #360]	; (758c <__aeabi_dadd+0x63c>)
    7422:	45aa      	cmp	sl, r5
    7424:	d054      	beq.n	74d0 <__aeabi_dadd+0x580>
    7426:	4255      	negs	r5, r2
    7428:	2280      	movs	r2, #128	; 0x80
    742a:	0410      	lsls	r0, r2, #16
    742c:	4301      	orrs	r1, r0
    742e:	2d38      	cmp	r5, #56	; 0x38
    7430:	dd00      	ble.n	7434 <__aeabi_dadd+0x4e4>
    7432:	e081      	b.n	7538 <__aeabi_dadd+0x5e8>
    7434:	2d1f      	cmp	r5, #31
    7436:	dd00      	ble.n	743a <__aeabi_dadd+0x4ea>
    7438:	e092      	b.n	7560 <__aeabi_dadd+0x610>
    743a:	2220      	movs	r2, #32
    743c:	1b50      	subs	r0, r2, r5
    743e:	1c0a      	adds	r2, r1, #0
    7440:	4684      	mov	ip, r0
    7442:	4082      	lsls	r2, r0
    7444:	1c20      	adds	r0, r4, #0
    7446:	40e8      	lsrs	r0, r5
    7448:	4302      	orrs	r2, r0
    744a:	4690      	mov	r8, r2
    744c:	4662      	mov	r2, ip
    744e:	4094      	lsls	r4, r2
    7450:	1e60      	subs	r0, r4, #1
    7452:	4184      	sbcs	r4, r0
    7454:	4642      	mov	r2, r8
    7456:	4314      	orrs	r4, r2
    7458:	40e9      	lsrs	r1, r5
    745a:	445c      	add	r4, fp
    745c:	455c      	cmp	r4, fp
    745e:	4192      	sbcs	r2, r2
    7460:	18cb      	adds	r3, r1, r3
    7462:	4252      	negs	r2, r2
    7464:	1899      	adds	r1, r3, r2
    7466:	4655      	mov	r5, sl
    7468:	e66a      	b.n	7140 <__aeabi_dadd+0x1f0>
    746a:	4658      	mov	r0, fp
    746c:	4318      	orrs	r0, r3
    746e:	d100      	bne.n	7472 <__aeabi_dadd+0x522>
    7470:	e597      	b.n	6fa2 <__aeabi_dadd+0x52>
    7472:	4658      	mov	r0, fp
    7474:	1a27      	subs	r7, r4, r0
    7476:	42bc      	cmp	r4, r7
    7478:	4192      	sbcs	r2, r2
    747a:	1ac8      	subs	r0, r1, r3
    747c:	4252      	negs	r2, r2
    747e:	1a80      	subs	r0, r0, r2
    7480:	0202      	lsls	r2, r0, #8
    7482:	d566      	bpl.n	7552 <__aeabi_dadd+0x602>
    7484:	4658      	mov	r0, fp
    7486:	1b04      	subs	r4, r0, r4
    7488:	45a3      	cmp	fp, r4
    748a:	4192      	sbcs	r2, r2
    748c:	1a59      	subs	r1, r3, r1
    748e:	4252      	negs	r2, r2
    7490:	1a89      	subs	r1, r1, r2
    7492:	4666      	mov	r6, ip
    7494:	e585      	b.n	6fa2 <__aeabi_dadd+0x52>
    7496:	4658      	mov	r0, fp
    7498:	4318      	orrs	r0, r3
    749a:	d033      	beq.n	7504 <__aeabi_dadd+0x5b4>
    749c:	0748      	lsls	r0, r1, #29
    749e:	08e4      	lsrs	r4, r4, #3
    74a0:	4304      	orrs	r4, r0
    74a2:	2080      	movs	r0, #128	; 0x80
    74a4:	08c9      	lsrs	r1, r1, #3
    74a6:	0300      	lsls	r0, r0, #12
    74a8:	4201      	tst	r1, r0
    74aa:	d008      	beq.n	74be <__aeabi_dadd+0x56e>
    74ac:	08dd      	lsrs	r5, r3, #3
    74ae:	4205      	tst	r5, r0
    74b0:	d105      	bne.n	74be <__aeabi_dadd+0x56e>
    74b2:	4659      	mov	r1, fp
    74b4:	08ca      	lsrs	r2, r1, #3
    74b6:	075c      	lsls	r4, r3, #29
    74b8:	4314      	orrs	r4, r2
    74ba:	1c29      	adds	r1, r5, #0
    74bc:	4666      	mov	r6, ip
    74be:	0f63      	lsrs	r3, r4, #29
    74c0:	00c9      	lsls	r1, r1, #3
    74c2:	4319      	orrs	r1, r3
    74c4:	00e4      	lsls	r4, r4, #3
    74c6:	4d31      	ldr	r5, [pc, #196]	; (758c <__aeabi_dadd+0x63c>)
    74c8:	e56b      	b.n	6fa2 <__aeabi_dadd+0x52>
    74ca:	4a30      	ldr	r2, [pc, #192]	; (758c <__aeabi_dadd+0x63c>)
    74cc:	4592      	cmp	sl, r2
    74ce:	d1ae      	bne.n	742e <__aeabi_dadd+0x4de>
    74d0:	1c19      	adds	r1, r3, #0
    74d2:	465c      	mov	r4, fp
    74d4:	4655      	mov	r5, sl
    74d6:	e564      	b.n	6fa2 <__aeabi_dadd+0x52>
    74d8:	2800      	cmp	r0, #0
    74da:	d036      	beq.n	754a <__aeabi_dadd+0x5fa>
    74dc:	4658      	mov	r0, fp
    74de:	4318      	orrs	r0, r3
    74e0:	d010      	beq.n	7504 <__aeabi_dadd+0x5b4>
    74e2:	2580      	movs	r5, #128	; 0x80
    74e4:	0748      	lsls	r0, r1, #29
    74e6:	08e4      	lsrs	r4, r4, #3
    74e8:	08c9      	lsrs	r1, r1, #3
    74ea:	032d      	lsls	r5, r5, #12
    74ec:	4304      	orrs	r4, r0
    74ee:	4229      	tst	r1, r5
    74f0:	d0e5      	beq.n	74be <__aeabi_dadd+0x56e>
    74f2:	08d8      	lsrs	r0, r3, #3
    74f4:	4228      	tst	r0, r5
    74f6:	d1e2      	bne.n	74be <__aeabi_dadd+0x56e>
    74f8:	465d      	mov	r5, fp
    74fa:	08ea      	lsrs	r2, r5, #3
    74fc:	075c      	lsls	r4, r3, #29
    74fe:	4314      	orrs	r4, r2
    7500:	1c01      	adds	r1, r0, #0
    7502:	e7dc      	b.n	74be <__aeabi_dadd+0x56e>
    7504:	4d21      	ldr	r5, [pc, #132]	; (758c <__aeabi_dadd+0x63c>)
    7506:	e54c      	b.n	6fa2 <__aeabi_dadd+0x52>
    7508:	2300      	movs	r3, #0
    750a:	e753      	b.n	73b4 <__aeabi_dadd+0x464>
    750c:	1c3d      	adds	r5, r7, #0
    750e:	3d20      	subs	r5, #32
    7510:	1c0a      	adds	r2, r1, #0
    7512:	40ea      	lsrs	r2, r5
    7514:	1c15      	adds	r5, r2, #0
    7516:	2f20      	cmp	r7, #32
    7518:	d034      	beq.n	7584 <__aeabi_dadd+0x634>
    751a:	2640      	movs	r6, #64	; 0x40
    751c:	1bf7      	subs	r7, r6, r7
    751e:	40b9      	lsls	r1, r7
    7520:	430c      	orrs	r4, r1
    7522:	1e61      	subs	r1, r4, #1
    7524:	418c      	sbcs	r4, r1
    7526:	432c      	orrs	r4, r5
    7528:	2100      	movs	r1, #0
    752a:	e6d1      	b.n	72d0 <__aeabi_dadd+0x380>
    752c:	2180      	movs	r1, #128	; 0x80
    752e:	2700      	movs	r7, #0
    7530:	03c9      	lsls	r1, r1, #15
    7532:	4d16      	ldr	r5, [pc, #88]	; (758c <__aeabi_dadd+0x63c>)
    7534:	2400      	movs	r4, #0
    7536:	e5c6      	b.n	70c6 <__aeabi_dadd+0x176>
    7538:	430c      	orrs	r4, r1
    753a:	1e61      	subs	r1, r4, #1
    753c:	418c      	sbcs	r4, r1
    753e:	b2e4      	uxtb	r4, r4
    7540:	2100      	movs	r1, #0
    7542:	e78a      	b.n	745a <__aeabi_dadd+0x50a>
    7544:	1c19      	adds	r1, r3, #0
    7546:	465c      	mov	r4, fp
    7548:	e52b      	b.n	6fa2 <__aeabi_dadd+0x52>
    754a:	1c19      	adds	r1, r3, #0
    754c:	465c      	mov	r4, fp
    754e:	4d0f      	ldr	r5, [pc, #60]	; (758c <__aeabi_dadd+0x63c>)
    7550:	e527      	b.n	6fa2 <__aeabi_dadd+0x52>
    7552:	1c03      	adds	r3, r0, #0
    7554:	433b      	orrs	r3, r7
    7556:	d100      	bne.n	755a <__aeabi_dadd+0x60a>
    7558:	e71c      	b.n	7394 <__aeabi_dadd+0x444>
    755a:	1c01      	adds	r1, r0, #0
    755c:	1c3c      	adds	r4, r7, #0
    755e:	e520      	b.n	6fa2 <__aeabi_dadd+0x52>
    7560:	2020      	movs	r0, #32
    7562:	4240      	negs	r0, r0
    7564:	1940      	adds	r0, r0, r5
    7566:	1c0a      	adds	r2, r1, #0
    7568:	40c2      	lsrs	r2, r0
    756a:	4690      	mov	r8, r2
    756c:	2d20      	cmp	r5, #32
    756e:	d00b      	beq.n	7588 <__aeabi_dadd+0x638>
    7570:	2040      	movs	r0, #64	; 0x40
    7572:	1b45      	subs	r5, r0, r5
    7574:	40a9      	lsls	r1, r5
    7576:	430c      	orrs	r4, r1
    7578:	1e61      	subs	r1, r4, #1
    757a:	418c      	sbcs	r4, r1
    757c:	4645      	mov	r5, r8
    757e:	432c      	orrs	r4, r5
    7580:	2100      	movs	r1, #0
    7582:	e76a      	b.n	745a <__aeabi_dadd+0x50a>
    7584:	2100      	movs	r1, #0
    7586:	e7cb      	b.n	7520 <__aeabi_dadd+0x5d0>
    7588:	2100      	movs	r1, #0
    758a:	e7f4      	b.n	7576 <__aeabi_dadd+0x626>
    758c:	000007ff 	.word	0x000007ff
    7590:	ff7fffff 	.word	0xff7fffff

00007594 <__aeabi_ddiv>:
    7594:	b5f0      	push	{r4, r5, r6, r7, lr}
    7596:	4656      	mov	r6, sl
    7598:	4644      	mov	r4, r8
    759a:	465f      	mov	r7, fp
    759c:	464d      	mov	r5, r9
    759e:	b4f0      	push	{r4, r5, r6, r7}
    75a0:	1c1f      	adds	r7, r3, #0
    75a2:	030b      	lsls	r3, r1, #12
    75a4:	0b1b      	lsrs	r3, r3, #12
    75a6:	4698      	mov	r8, r3
    75a8:	004b      	lsls	r3, r1, #1
    75aa:	b087      	sub	sp, #28
    75ac:	1c04      	adds	r4, r0, #0
    75ae:	4681      	mov	r9, r0
    75b0:	0d5b      	lsrs	r3, r3, #21
    75b2:	0fc8      	lsrs	r0, r1, #31
    75b4:	1c16      	adds	r6, r2, #0
    75b6:	469a      	mov	sl, r3
    75b8:	9000      	str	r0, [sp, #0]
    75ba:	2b00      	cmp	r3, #0
    75bc:	d051      	beq.n	7662 <__aeabi_ddiv+0xce>
    75be:	4b6a      	ldr	r3, [pc, #424]	; (7768 <__aeabi_ddiv+0x1d4>)
    75c0:	459a      	cmp	sl, r3
    75c2:	d031      	beq.n	7628 <__aeabi_ddiv+0x94>
    75c4:	2280      	movs	r2, #128	; 0x80
    75c6:	4641      	mov	r1, r8
    75c8:	0352      	lsls	r2, r2, #13
    75ca:	430a      	orrs	r2, r1
    75cc:	0f63      	lsrs	r3, r4, #29
    75ce:	00d2      	lsls	r2, r2, #3
    75d0:	431a      	orrs	r2, r3
    75d2:	4b66      	ldr	r3, [pc, #408]	; (776c <__aeabi_ddiv+0x1d8>)
    75d4:	4690      	mov	r8, r2
    75d6:	2500      	movs	r5, #0
    75d8:	00e2      	lsls	r2, r4, #3
    75da:	4691      	mov	r9, r2
    75dc:	449a      	add	sl, r3
    75de:	2400      	movs	r4, #0
    75e0:	9502      	str	r5, [sp, #8]
    75e2:	033b      	lsls	r3, r7, #12
    75e4:	0b1b      	lsrs	r3, r3, #12
    75e6:	469b      	mov	fp, r3
    75e8:	0ffd      	lsrs	r5, r7, #31
    75ea:	007b      	lsls	r3, r7, #1
    75ec:	1c31      	adds	r1, r6, #0
    75ee:	0d5b      	lsrs	r3, r3, #21
    75f0:	9501      	str	r5, [sp, #4]
    75f2:	d060      	beq.n	76b6 <__aeabi_ddiv+0x122>
    75f4:	4a5c      	ldr	r2, [pc, #368]	; (7768 <__aeabi_ddiv+0x1d4>)
    75f6:	4293      	cmp	r3, r2
    75f8:	d054      	beq.n	76a4 <__aeabi_ddiv+0x110>
    75fa:	2180      	movs	r1, #128	; 0x80
    75fc:	4658      	mov	r0, fp
    75fe:	0349      	lsls	r1, r1, #13
    7600:	4301      	orrs	r1, r0
    7602:	0f72      	lsrs	r2, r6, #29
    7604:	00c9      	lsls	r1, r1, #3
    7606:	4311      	orrs	r1, r2
    7608:	4a58      	ldr	r2, [pc, #352]	; (776c <__aeabi_ddiv+0x1d8>)
    760a:	468b      	mov	fp, r1
    760c:	189b      	adds	r3, r3, r2
    760e:	00f1      	lsls	r1, r6, #3
    7610:	2000      	movs	r0, #0
    7612:	9a00      	ldr	r2, [sp, #0]
    7614:	4304      	orrs	r4, r0
    7616:	406a      	eors	r2, r5
    7618:	9203      	str	r2, [sp, #12]
    761a:	2c0f      	cmp	r4, #15
    761c:	d900      	bls.n	7620 <__aeabi_ddiv+0x8c>
    761e:	e0ad      	b.n	777c <__aeabi_ddiv+0x1e8>
    7620:	4e53      	ldr	r6, [pc, #332]	; (7770 <__aeabi_ddiv+0x1dc>)
    7622:	00a4      	lsls	r4, r4, #2
    7624:	5934      	ldr	r4, [r6, r4]
    7626:	46a7      	mov	pc, r4
    7628:	4640      	mov	r0, r8
    762a:	4304      	orrs	r4, r0
    762c:	d16e      	bne.n	770c <__aeabi_ddiv+0x178>
    762e:	2100      	movs	r1, #0
    7630:	2502      	movs	r5, #2
    7632:	2408      	movs	r4, #8
    7634:	4688      	mov	r8, r1
    7636:	4689      	mov	r9, r1
    7638:	9502      	str	r5, [sp, #8]
    763a:	e7d2      	b.n	75e2 <__aeabi_ddiv+0x4e>
    763c:	9c00      	ldr	r4, [sp, #0]
    763e:	9802      	ldr	r0, [sp, #8]
    7640:	46c3      	mov	fp, r8
    7642:	4649      	mov	r1, r9
    7644:	9401      	str	r4, [sp, #4]
    7646:	2802      	cmp	r0, #2
    7648:	d064      	beq.n	7714 <__aeabi_ddiv+0x180>
    764a:	2803      	cmp	r0, #3
    764c:	d100      	bne.n	7650 <__aeabi_ddiv+0xbc>
    764e:	e2ab      	b.n	7ba8 <__aeabi_ddiv+0x614>
    7650:	2801      	cmp	r0, #1
    7652:	d000      	beq.n	7656 <__aeabi_ddiv+0xc2>
    7654:	e238      	b.n	7ac8 <__aeabi_ddiv+0x534>
    7656:	9a01      	ldr	r2, [sp, #4]
    7658:	2400      	movs	r4, #0
    765a:	4002      	ands	r2, r0
    765c:	2500      	movs	r5, #0
    765e:	46a1      	mov	r9, r4
    7660:	e060      	b.n	7724 <__aeabi_ddiv+0x190>
    7662:	4643      	mov	r3, r8
    7664:	4323      	orrs	r3, r4
    7666:	d04a      	beq.n	76fe <__aeabi_ddiv+0x16a>
    7668:	4640      	mov	r0, r8
    766a:	2800      	cmp	r0, #0
    766c:	d100      	bne.n	7670 <__aeabi_ddiv+0xdc>
    766e:	e1c0      	b.n	79f2 <__aeabi_ddiv+0x45e>
    7670:	f001 faf0 	bl	8c54 <__clzsi2>
    7674:	1e03      	subs	r3, r0, #0
    7676:	2b27      	cmp	r3, #39	; 0x27
    7678:	dd00      	ble.n	767c <__aeabi_ddiv+0xe8>
    767a:	e1b3      	b.n	79e4 <__aeabi_ddiv+0x450>
    767c:	2128      	movs	r1, #40	; 0x28
    767e:	1a0d      	subs	r5, r1, r0
    7680:	1c21      	adds	r1, r4, #0
    7682:	3b08      	subs	r3, #8
    7684:	4642      	mov	r2, r8
    7686:	40e9      	lsrs	r1, r5
    7688:	409a      	lsls	r2, r3
    768a:	1c0d      	adds	r5, r1, #0
    768c:	4315      	orrs	r5, r2
    768e:	1c22      	adds	r2, r4, #0
    7690:	409a      	lsls	r2, r3
    7692:	46a8      	mov	r8, r5
    7694:	4691      	mov	r9, r2
    7696:	4b37      	ldr	r3, [pc, #220]	; (7774 <__aeabi_ddiv+0x1e0>)
    7698:	2500      	movs	r5, #0
    769a:	1a1b      	subs	r3, r3, r0
    769c:	469a      	mov	sl, r3
    769e:	2400      	movs	r4, #0
    76a0:	9502      	str	r5, [sp, #8]
    76a2:	e79e      	b.n	75e2 <__aeabi_ddiv+0x4e>
    76a4:	465a      	mov	r2, fp
    76a6:	4316      	orrs	r6, r2
    76a8:	2003      	movs	r0, #3
    76aa:	2e00      	cmp	r6, #0
    76ac:	d1b1      	bne.n	7612 <__aeabi_ddiv+0x7e>
    76ae:	46b3      	mov	fp, r6
    76b0:	2100      	movs	r1, #0
    76b2:	2002      	movs	r0, #2
    76b4:	e7ad      	b.n	7612 <__aeabi_ddiv+0x7e>
    76b6:	465a      	mov	r2, fp
    76b8:	4332      	orrs	r2, r6
    76ba:	d01b      	beq.n	76f4 <__aeabi_ddiv+0x160>
    76bc:	465b      	mov	r3, fp
    76be:	2b00      	cmp	r3, #0
    76c0:	d100      	bne.n	76c4 <__aeabi_ddiv+0x130>
    76c2:	e18a      	b.n	79da <__aeabi_ddiv+0x446>
    76c4:	4658      	mov	r0, fp
    76c6:	f001 fac5 	bl	8c54 <__clzsi2>
    76ca:	2827      	cmp	r0, #39	; 0x27
    76cc:	dd00      	ble.n	76d0 <__aeabi_ddiv+0x13c>
    76ce:	e17d      	b.n	79cc <__aeabi_ddiv+0x438>
    76d0:	2228      	movs	r2, #40	; 0x28
    76d2:	1a17      	subs	r7, r2, r0
    76d4:	1c01      	adds	r1, r0, #0
    76d6:	1c32      	adds	r2, r6, #0
    76d8:	3908      	subs	r1, #8
    76da:	465b      	mov	r3, fp
    76dc:	40fa      	lsrs	r2, r7
    76de:	408b      	lsls	r3, r1
    76e0:	1c17      	adds	r7, r2, #0
    76e2:	431f      	orrs	r7, r3
    76e4:	1c33      	adds	r3, r6, #0
    76e6:	408b      	lsls	r3, r1
    76e8:	46bb      	mov	fp, r7
    76ea:	1c19      	adds	r1, r3, #0
    76ec:	4b21      	ldr	r3, [pc, #132]	; (7774 <__aeabi_ddiv+0x1e0>)
    76ee:	1a1b      	subs	r3, r3, r0
    76f0:	2000      	movs	r0, #0
    76f2:	e78e      	b.n	7612 <__aeabi_ddiv+0x7e>
    76f4:	2700      	movs	r7, #0
    76f6:	46bb      	mov	fp, r7
    76f8:	2100      	movs	r1, #0
    76fa:	2001      	movs	r0, #1
    76fc:	e789      	b.n	7612 <__aeabi_ddiv+0x7e>
    76fe:	2000      	movs	r0, #0
    7700:	2501      	movs	r5, #1
    7702:	2404      	movs	r4, #4
    7704:	4680      	mov	r8, r0
    7706:	4681      	mov	r9, r0
    7708:	9502      	str	r5, [sp, #8]
    770a:	e76a      	b.n	75e2 <__aeabi_ddiv+0x4e>
    770c:	2503      	movs	r5, #3
    770e:	240c      	movs	r4, #12
    7710:	9502      	str	r5, [sp, #8]
    7712:	e766      	b.n	75e2 <__aeabi_ddiv+0x4e>
    7714:	9c01      	ldr	r4, [sp, #4]
    7716:	9403      	str	r4, [sp, #12]
    7718:	9d03      	ldr	r5, [sp, #12]
    771a:	2201      	movs	r2, #1
    771c:	402a      	ands	r2, r5
    771e:	2400      	movs	r4, #0
    7720:	4d11      	ldr	r5, [pc, #68]	; (7768 <__aeabi_ddiv+0x1d4>)
    7722:	46a1      	mov	r9, r4
    7724:	2000      	movs	r0, #0
    7726:	2100      	movs	r1, #0
    7728:	0324      	lsls	r4, r4, #12
    772a:	0b26      	lsrs	r6, r4, #12
    772c:	0d0c      	lsrs	r4, r1, #20
    772e:	0524      	lsls	r4, r4, #20
    7730:	4b11      	ldr	r3, [pc, #68]	; (7778 <__aeabi_ddiv+0x1e4>)
    7732:	4334      	orrs	r4, r6
    7734:	052d      	lsls	r5, r5, #20
    7736:	4023      	ands	r3, r4
    7738:	432b      	orrs	r3, r5
    773a:	005b      	lsls	r3, r3, #1
    773c:	085b      	lsrs	r3, r3, #1
    773e:	07d2      	lsls	r2, r2, #31
    7740:	1c19      	adds	r1, r3, #0
    7742:	4648      	mov	r0, r9
    7744:	4311      	orrs	r1, r2
    7746:	b007      	add	sp, #28
    7748:	bc3c      	pop	{r2, r3, r4, r5}
    774a:	4690      	mov	r8, r2
    774c:	4699      	mov	r9, r3
    774e:	46a2      	mov	sl, r4
    7750:	46ab      	mov	fp, r5
    7752:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7754:	2200      	movs	r2, #0
    7756:	2480      	movs	r4, #128	; 0x80
    7758:	0324      	lsls	r4, r4, #12
    775a:	4691      	mov	r9, r2
    775c:	4d02      	ldr	r5, [pc, #8]	; (7768 <__aeabi_ddiv+0x1d4>)
    775e:	e7e1      	b.n	7724 <__aeabi_ddiv+0x190>
    7760:	2400      	movs	r4, #0
    7762:	2500      	movs	r5, #0
    7764:	46a1      	mov	r9, r4
    7766:	e7dd      	b.n	7724 <__aeabi_ddiv+0x190>
    7768:	000007ff 	.word	0x000007ff
    776c:	fffffc01 	.word	0xfffffc01
    7770:	00009d04 	.word	0x00009d04
    7774:	fffffc0d 	.word	0xfffffc0d
    7778:	800fffff 	.word	0x800fffff
    777c:	4655      	mov	r5, sl
    777e:	1aed      	subs	r5, r5, r3
    7780:	9504      	str	r5, [sp, #16]
    7782:	45d8      	cmp	r8, fp
    7784:	d900      	bls.n	7788 <__aeabi_ddiv+0x1f4>
    7786:	e153      	b.n	7a30 <__aeabi_ddiv+0x49c>
    7788:	d100      	bne.n	778c <__aeabi_ddiv+0x1f8>
    778a:	e14e      	b.n	7a2a <__aeabi_ddiv+0x496>
    778c:	9c04      	ldr	r4, [sp, #16]
    778e:	2500      	movs	r5, #0
    7790:	3c01      	subs	r4, #1
    7792:	464e      	mov	r6, r9
    7794:	9404      	str	r4, [sp, #16]
    7796:	4647      	mov	r7, r8
    7798:	46a9      	mov	r9, r5
    779a:	4658      	mov	r0, fp
    779c:	0203      	lsls	r3, r0, #8
    779e:	0e0c      	lsrs	r4, r1, #24
    77a0:	431c      	orrs	r4, r3
    77a2:	0209      	lsls	r1, r1, #8
    77a4:	0c25      	lsrs	r5, r4, #16
    77a6:	0423      	lsls	r3, r4, #16
    77a8:	0c1b      	lsrs	r3, r3, #16
    77aa:	9100      	str	r1, [sp, #0]
    77ac:	1c38      	adds	r0, r7, #0
    77ae:	1c29      	adds	r1, r5, #0
    77b0:	9301      	str	r3, [sp, #4]
    77b2:	f7ff fa9b 	bl	6cec <__aeabi_uidiv>
    77b6:	9901      	ldr	r1, [sp, #4]
    77b8:	4683      	mov	fp, r0
    77ba:	4341      	muls	r1, r0
    77bc:	1c38      	adds	r0, r7, #0
    77be:	468a      	mov	sl, r1
    77c0:	1c29      	adds	r1, r5, #0
    77c2:	f7ff fad7 	bl	6d74 <__aeabi_uidivmod>
    77c6:	0c33      	lsrs	r3, r6, #16
    77c8:	0409      	lsls	r1, r1, #16
    77ca:	4319      	orrs	r1, r3
    77cc:	458a      	cmp	sl, r1
    77ce:	d90c      	bls.n	77ea <__aeabi_ddiv+0x256>
    77d0:	465b      	mov	r3, fp
    77d2:	1909      	adds	r1, r1, r4
    77d4:	3b01      	subs	r3, #1
    77d6:	428c      	cmp	r4, r1
    77d8:	d900      	bls.n	77dc <__aeabi_ddiv+0x248>
    77da:	e147      	b.n	7a6c <__aeabi_ddiv+0x4d8>
    77dc:	458a      	cmp	sl, r1
    77de:	d800      	bhi.n	77e2 <__aeabi_ddiv+0x24e>
    77e0:	e144      	b.n	7a6c <__aeabi_ddiv+0x4d8>
    77e2:	2202      	movs	r2, #2
    77e4:	4252      	negs	r2, r2
    77e6:	4493      	add	fp, r2
    77e8:	1909      	adds	r1, r1, r4
    77ea:	4653      	mov	r3, sl
    77ec:	1acb      	subs	r3, r1, r3
    77ee:	1c18      	adds	r0, r3, #0
    77f0:	1c29      	adds	r1, r5, #0
    77f2:	4698      	mov	r8, r3
    77f4:	f7ff fa7a 	bl	6cec <__aeabi_uidiv>
    77f8:	1c07      	adds	r7, r0, #0
    77fa:	9801      	ldr	r0, [sp, #4]
    77fc:	1c29      	adds	r1, r5, #0
    77fe:	4378      	muls	r0, r7
    7800:	4682      	mov	sl, r0
    7802:	4640      	mov	r0, r8
    7804:	f7ff fab6 	bl	6d74 <__aeabi_uidivmod>
    7808:	0436      	lsls	r6, r6, #16
    780a:	040b      	lsls	r3, r1, #16
    780c:	0c36      	lsrs	r6, r6, #16
    780e:	4333      	orrs	r3, r6
    7810:	459a      	cmp	sl, r3
    7812:	d909      	bls.n	7828 <__aeabi_ddiv+0x294>
    7814:	191b      	adds	r3, r3, r4
    7816:	1e7a      	subs	r2, r7, #1
    7818:	429c      	cmp	r4, r3
    781a:	d900      	bls.n	781e <__aeabi_ddiv+0x28a>
    781c:	e124      	b.n	7a68 <__aeabi_ddiv+0x4d4>
    781e:	459a      	cmp	sl, r3
    7820:	d800      	bhi.n	7824 <__aeabi_ddiv+0x290>
    7822:	e121      	b.n	7a68 <__aeabi_ddiv+0x4d4>
    7824:	3f02      	subs	r7, #2
    7826:	191b      	adds	r3, r3, r4
    7828:	465e      	mov	r6, fp
    782a:	0432      	lsls	r2, r6, #16
    782c:	4317      	orrs	r7, r2
    782e:	0c38      	lsrs	r0, r7, #16
    7830:	46bb      	mov	fp, r7
    7832:	9e00      	ldr	r6, [sp, #0]
    7834:	9f00      	ldr	r7, [sp, #0]
    7836:	4651      	mov	r1, sl
    7838:	0c3f      	lsrs	r7, r7, #16
    783a:	0432      	lsls	r2, r6, #16
    783c:	1a5b      	subs	r3, r3, r1
    783e:	4659      	mov	r1, fp
    7840:	46ba      	mov	sl, r7
    7842:	0c12      	lsrs	r2, r2, #16
    7844:	040f      	lsls	r7, r1, #16
    7846:	0c3f      	lsrs	r7, r7, #16
    7848:	4690      	mov	r8, r2
    784a:	4651      	mov	r1, sl
    784c:	437a      	muls	r2, r7
    784e:	434f      	muls	r7, r1
    7850:	4641      	mov	r1, r8
    7852:	4341      	muls	r1, r0
    7854:	4656      	mov	r6, sl
    7856:	4370      	muls	r0, r6
    7858:	19cf      	adds	r7, r1, r7
    785a:	0c16      	lsrs	r6, r2, #16
    785c:	19be      	adds	r6, r7, r6
    785e:	42b1      	cmp	r1, r6
    7860:	d902      	bls.n	7868 <__aeabi_ddiv+0x2d4>
    7862:	2780      	movs	r7, #128	; 0x80
    7864:	027f      	lsls	r7, r7, #9
    7866:	19c0      	adds	r0, r0, r7
    7868:	0c31      	lsrs	r1, r6, #16
    786a:	0412      	lsls	r2, r2, #16
    786c:	0436      	lsls	r6, r6, #16
    786e:	0c12      	lsrs	r2, r2, #16
    7870:	1840      	adds	r0, r0, r1
    7872:	18b6      	adds	r6, r6, r2
    7874:	4283      	cmp	r3, r0
    7876:	d200      	bcs.n	787a <__aeabi_ddiv+0x2e6>
    7878:	e0c4      	b.n	7a04 <__aeabi_ddiv+0x470>
    787a:	d100      	bne.n	787e <__aeabi_ddiv+0x2ea>
    787c:	e0be      	b.n	79fc <__aeabi_ddiv+0x468>
    787e:	1a19      	subs	r1, r3, r0
    7880:	4648      	mov	r0, r9
    7882:	1b86      	subs	r6, r0, r6
    7884:	45b1      	cmp	r9, r6
    7886:	41bf      	sbcs	r7, r7
    7888:	427f      	negs	r7, r7
    788a:	1bcf      	subs	r7, r1, r7
    788c:	42a7      	cmp	r7, r4
    788e:	d100      	bne.n	7892 <__aeabi_ddiv+0x2fe>
    7890:	e113      	b.n	7aba <__aeabi_ddiv+0x526>
    7892:	1c29      	adds	r1, r5, #0
    7894:	1c38      	adds	r0, r7, #0
    7896:	f7ff fa29 	bl	6cec <__aeabi_uidiv>
    789a:	9901      	ldr	r1, [sp, #4]
    789c:	9002      	str	r0, [sp, #8]
    789e:	4341      	muls	r1, r0
    78a0:	1c38      	adds	r0, r7, #0
    78a2:	4689      	mov	r9, r1
    78a4:	1c29      	adds	r1, r5, #0
    78a6:	f7ff fa65 	bl	6d74 <__aeabi_uidivmod>
    78aa:	0c33      	lsrs	r3, r6, #16
    78ac:	0409      	lsls	r1, r1, #16
    78ae:	4319      	orrs	r1, r3
    78b0:	4589      	cmp	r9, r1
    78b2:	d90c      	bls.n	78ce <__aeabi_ddiv+0x33a>
    78b4:	9b02      	ldr	r3, [sp, #8]
    78b6:	1909      	adds	r1, r1, r4
    78b8:	3b01      	subs	r3, #1
    78ba:	428c      	cmp	r4, r1
    78bc:	d900      	bls.n	78c0 <__aeabi_ddiv+0x32c>
    78be:	e0ff      	b.n	7ac0 <__aeabi_ddiv+0x52c>
    78c0:	4589      	cmp	r9, r1
    78c2:	d800      	bhi.n	78c6 <__aeabi_ddiv+0x332>
    78c4:	e0fc      	b.n	7ac0 <__aeabi_ddiv+0x52c>
    78c6:	9f02      	ldr	r7, [sp, #8]
    78c8:	1909      	adds	r1, r1, r4
    78ca:	3f02      	subs	r7, #2
    78cc:	9702      	str	r7, [sp, #8]
    78ce:	464f      	mov	r7, r9
    78d0:	1bcf      	subs	r7, r1, r7
    78d2:	1c38      	adds	r0, r7, #0
    78d4:	1c29      	adds	r1, r5, #0
    78d6:	9705      	str	r7, [sp, #20]
    78d8:	f7ff fa08 	bl	6cec <__aeabi_uidiv>
    78dc:	1c07      	adds	r7, r0, #0
    78de:	9801      	ldr	r0, [sp, #4]
    78e0:	1c29      	adds	r1, r5, #0
    78e2:	4378      	muls	r0, r7
    78e4:	4681      	mov	r9, r0
    78e6:	9805      	ldr	r0, [sp, #20]
    78e8:	f7ff fa44 	bl	6d74 <__aeabi_uidivmod>
    78ec:	0436      	lsls	r6, r6, #16
    78ee:	0409      	lsls	r1, r1, #16
    78f0:	0c36      	lsrs	r6, r6, #16
    78f2:	430e      	orrs	r6, r1
    78f4:	45b1      	cmp	r9, r6
    78f6:	d909      	bls.n	790c <__aeabi_ddiv+0x378>
    78f8:	1936      	adds	r6, r6, r4
    78fa:	1e7b      	subs	r3, r7, #1
    78fc:	42b4      	cmp	r4, r6
    78fe:	d900      	bls.n	7902 <__aeabi_ddiv+0x36e>
    7900:	e0e0      	b.n	7ac4 <__aeabi_ddiv+0x530>
    7902:	45b1      	cmp	r9, r6
    7904:	d800      	bhi.n	7908 <__aeabi_ddiv+0x374>
    7906:	e0dd      	b.n	7ac4 <__aeabi_ddiv+0x530>
    7908:	3f02      	subs	r7, #2
    790a:	1936      	adds	r6, r6, r4
    790c:	9d02      	ldr	r5, [sp, #8]
    790e:	4649      	mov	r1, r9
    7910:	1a76      	subs	r6, r6, r1
    7912:	0429      	lsls	r1, r5, #16
    7914:	4339      	orrs	r1, r7
    7916:	040b      	lsls	r3, r1, #16
    7918:	4657      	mov	r7, sl
    791a:	0c0a      	lsrs	r2, r1, #16
    791c:	0c1b      	lsrs	r3, r3, #16
    791e:	4640      	mov	r0, r8
    7920:	4645      	mov	r5, r8
    7922:	4358      	muls	r0, r3
    7924:	4355      	muls	r5, r2
    7926:	437b      	muls	r3, r7
    7928:	437a      	muls	r2, r7
    792a:	18eb      	adds	r3, r5, r3
    792c:	0c07      	lsrs	r7, r0, #16
    792e:	19db      	adds	r3, r3, r7
    7930:	429d      	cmp	r5, r3
    7932:	d902      	bls.n	793a <__aeabi_ddiv+0x3a6>
    7934:	2580      	movs	r5, #128	; 0x80
    7936:	026d      	lsls	r5, r5, #9
    7938:	1952      	adds	r2, r2, r5
    793a:	0c1d      	lsrs	r5, r3, #16
    793c:	0400      	lsls	r0, r0, #16
    793e:	041b      	lsls	r3, r3, #16
    7940:	0c00      	lsrs	r0, r0, #16
    7942:	1952      	adds	r2, r2, r5
    7944:	181b      	adds	r3, r3, r0
    7946:	4296      	cmp	r6, r2
    7948:	d335      	bcc.n	79b6 <__aeabi_ddiv+0x422>
    794a:	d100      	bne.n	794e <__aeabi_ddiv+0x3ba>
    794c:	e0fc      	b.n	7b48 <__aeabi_ddiv+0x5b4>
    794e:	2301      	movs	r3, #1
    7950:	4319      	orrs	r1, r3
    7952:	9e04      	ldr	r6, [sp, #16]
    7954:	4f99      	ldr	r7, [pc, #612]	; (7bbc <__aeabi_ddiv+0x628>)
    7956:	19f5      	adds	r5, r6, r7
    7958:	2d00      	cmp	r5, #0
    795a:	dc00      	bgt.n	795e <__aeabi_ddiv+0x3ca>
    795c:	e0a1      	b.n	7aa2 <__aeabi_ddiv+0x50e>
    795e:	0748      	lsls	r0, r1, #29
    7960:	d009      	beq.n	7976 <__aeabi_ddiv+0x3e2>
    7962:	230f      	movs	r3, #15
    7964:	400b      	ands	r3, r1
    7966:	2b04      	cmp	r3, #4
    7968:	d005      	beq.n	7976 <__aeabi_ddiv+0x3e2>
    796a:	1d0b      	adds	r3, r1, #4
    796c:	428b      	cmp	r3, r1
    796e:	4189      	sbcs	r1, r1
    7970:	4249      	negs	r1, r1
    7972:	448b      	add	fp, r1
    7974:	1c19      	adds	r1, r3, #0
    7976:	465a      	mov	r2, fp
    7978:	01d2      	lsls	r2, r2, #7
    797a:	d507      	bpl.n	798c <__aeabi_ddiv+0x3f8>
    797c:	4b90      	ldr	r3, [pc, #576]	; (7bc0 <__aeabi_ddiv+0x62c>)
    797e:	465c      	mov	r4, fp
    7980:	9e04      	ldr	r6, [sp, #16]
    7982:	2780      	movs	r7, #128	; 0x80
    7984:	401c      	ands	r4, r3
    7986:	00ff      	lsls	r7, r7, #3
    7988:	46a3      	mov	fp, r4
    798a:	19f5      	adds	r5, r6, r7
    798c:	4b8d      	ldr	r3, [pc, #564]	; (7bc4 <__aeabi_ddiv+0x630>)
    798e:	429d      	cmp	r5, r3
    7990:	dd7a      	ble.n	7a88 <__aeabi_ddiv+0x4f4>
    7992:	9c03      	ldr	r4, [sp, #12]
    7994:	2201      	movs	r2, #1
    7996:	4022      	ands	r2, r4
    7998:	2400      	movs	r4, #0
    799a:	4d8b      	ldr	r5, [pc, #556]	; (7bc8 <__aeabi_ddiv+0x634>)
    799c:	46a1      	mov	r9, r4
    799e:	e6c1      	b.n	7724 <__aeabi_ddiv+0x190>
    79a0:	2480      	movs	r4, #128	; 0x80
    79a2:	0324      	lsls	r4, r4, #12
    79a4:	4647      	mov	r7, r8
    79a6:	4227      	tst	r7, r4
    79a8:	d14c      	bne.n	7a44 <__aeabi_ddiv+0x4b0>
    79aa:	433c      	orrs	r4, r7
    79ac:	0324      	lsls	r4, r4, #12
    79ae:	0b24      	lsrs	r4, r4, #12
    79b0:	9a00      	ldr	r2, [sp, #0]
    79b2:	4d85      	ldr	r5, [pc, #532]	; (7bc8 <__aeabi_ddiv+0x634>)
    79b4:	e6b6      	b.n	7724 <__aeabi_ddiv+0x190>
    79b6:	1936      	adds	r6, r6, r4
    79b8:	1e48      	subs	r0, r1, #1
    79ba:	42b4      	cmp	r4, r6
    79bc:	d95e      	bls.n	7a7c <__aeabi_ddiv+0x4e8>
    79be:	1c01      	adds	r1, r0, #0
    79c0:	4296      	cmp	r6, r2
    79c2:	d1c4      	bne.n	794e <__aeabi_ddiv+0x3ba>
    79c4:	9e00      	ldr	r6, [sp, #0]
    79c6:	429e      	cmp	r6, r3
    79c8:	d1c1      	bne.n	794e <__aeabi_ddiv+0x3ba>
    79ca:	e7c2      	b.n	7952 <__aeabi_ddiv+0x3be>
    79cc:	1c03      	adds	r3, r0, #0
    79ce:	3b28      	subs	r3, #40	; 0x28
    79d0:	1c31      	adds	r1, r6, #0
    79d2:	4099      	lsls	r1, r3
    79d4:	468b      	mov	fp, r1
    79d6:	2100      	movs	r1, #0
    79d8:	e688      	b.n	76ec <__aeabi_ddiv+0x158>
    79da:	1c30      	adds	r0, r6, #0
    79dc:	f001 f93a 	bl	8c54 <__clzsi2>
    79e0:	3020      	adds	r0, #32
    79e2:	e672      	b.n	76ca <__aeabi_ddiv+0x136>
    79e4:	3b28      	subs	r3, #40	; 0x28
    79e6:	1c21      	adds	r1, r4, #0
    79e8:	4099      	lsls	r1, r3
    79ea:	2200      	movs	r2, #0
    79ec:	4688      	mov	r8, r1
    79ee:	4691      	mov	r9, r2
    79f0:	e651      	b.n	7696 <__aeabi_ddiv+0x102>
    79f2:	1c20      	adds	r0, r4, #0
    79f4:	f001 f92e 	bl	8c54 <__clzsi2>
    79f8:	3020      	adds	r0, #32
    79fa:	e63b      	b.n	7674 <__aeabi_ddiv+0xe0>
    79fc:	2100      	movs	r1, #0
    79fe:	45b1      	cmp	r9, r6
    7a00:	d300      	bcc.n	7a04 <__aeabi_ddiv+0x470>
    7a02:	e73d      	b.n	7880 <__aeabi_ddiv+0x2ec>
    7a04:	9f00      	ldr	r7, [sp, #0]
    7a06:	465a      	mov	r2, fp
    7a08:	44b9      	add	r9, r7
    7a0a:	45b9      	cmp	r9, r7
    7a0c:	41bf      	sbcs	r7, r7
    7a0e:	427f      	negs	r7, r7
    7a10:	193f      	adds	r7, r7, r4
    7a12:	18fb      	adds	r3, r7, r3
    7a14:	3a01      	subs	r2, #1
    7a16:	429c      	cmp	r4, r3
    7a18:	d21e      	bcs.n	7a58 <__aeabi_ddiv+0x4c4>
    7a1a:	4298      	cmp	r0, r3
    7a1c:	d900      	bls.n	7a20 <__aeabi_ddiv+0x48c>
    7a1e:	e07e      	b.n	7b1e <__aeabi_ddiv+0x58a>
    7a20:	d100      	bne.n	7a24 <__aeabi_ddiv+0x490>
    7a22:	e0b5      	b.n	7b90 <__aeabi_ddiv+0x5fc>
    7a24:	1a19      	subs	r1, r3, r0
    7a26:	4693      	mov	fp, r2
    7a28:	e72a      	b.n	7880 <__aeabi_ddiv+0x2ec>
    7a2a:	4589      	cmp	r9, r1
    7a2c:	d800      	bhi.n	7a30 <__aeabi_ddiv+0x49c>
    7a2e:	e6ad      	b.n	778c <__aeabi_ddiv+0x1f8>
    7a30:	4648      	mov	r0, r9
    7a32:	4646      	mov	r6, r8
    7a34:	4642      	mov	r2, r8
    7a36:	0877      	lsrs	r7, r6, #1
    7a38:	07d3      	lsls	r3, r2, #31
    7a3a:	0846      	lsrs	r6, r0, #1
    7a3c:	07c0      	lsls	r0, r0, #31
    7a3e:	431e      	orrs	r6, r3
    7a40:	4681      	mov	r9, r0
    7a42:	e6aa      	b.n	779a <__aeabi_ddiv+0x206>
    7a44:	4658      	mov	r0, fp
    7a46:	4220      	tst	r0, r4
    7a48:	d112      	bne.n	7a70 <__aeabi_ddiv+0x4dc>
    7a4a:	4304      	orrs	r4, r0
    7a4c:	0324      	lsls	r4, r4, #12
    7a4e:	1c2a      	adds	r2, r5, #0
    7a50:	0b24      	lsrs	r4, r4, #12
    7a52:	4689      	mov	r9, r1
    7a54:	4d5c      	ldr	r5, [pc, #368]	; (7bc8 <__aeabi_ddiv+0x634>)
    7a56:	e665      	b.n	7724 <__aeabi_ddiv+0x190>
    7a58:	42a3      	cmp	r3, r4
    7a5a:	d1e3      	bne.n	7a24 <__aeabi_ddiv+0x490>
    7a5c:	9f00      	ldr	r7, [sp, #0]
    7a5e:	454f      	cmp	r7, r9
    7a60:	d9db      	bls.n	7a1a <__aeabi_ddiv+0x486>
    7a62:	1a21      	subs	r1, r4, r0
    7a64:	4693      	mov	fp, r2
    7a66:	e70b      	b.n	7880 <__aeabi_ddiv+0x2ec>
    7a68:	1c17      	adds	r7, r2, #0
    7a6a:	e6dd      	b.n	7828 <__aeabi_ddiv+0x294>
    7a6c:	469b      	mov	fp, r3
    7a6e:	e6bc      	b.n	77ea <__aeabi_ddiv+0x256>
    7a70:	433c      	orrs	r4, r7
    7a72:	0324      	lsls	r4, r4, #12
    7a74:	0b24      	lsrs	r4, r4, #12
    7a76:	9a00      	ldr	r2, [sp, #0]
    7a78:	4d53      	ldr	r5, [pc, #332]	; (7bc8 <__aeabi_ddiv+0x634>)
    7a7a:	e653      	b.n	7724 <__aeabi_ddiv+0x190>
    7a7c:	42b2      	cmp	r2, r6
    7a7e:	d859      	bhi.n	7b34 <__aeabi_ddiv+0x5a0>
    7a80:	d100      	bne.n	7a84 <__aeabi_ddiv+0x4f0>
    7a82:	e08a      	b.n	7b9a <__aeabi_ddiv+0x606>
    7a84:	1c01      	adds	r1, r0, #0
    7a86:	e762      	b.n	794e <__aeabi_ddiv+0x3ba>
    7a88:	465f      	mov	r7, fp
    7a8a:	08c9      	lsrs	r1, r1, #3
    7a8c:	077b      	lsls	r3, r7, #29
    7a8e:	9e03      	ldr	r6, [sp, #12]
    7a90:	430b      	orrs	r3, r1
    7a92:	027c      	lsls	r4, r7, #9
    7a94:	056d      	lsls	r5, r5, #21
    7a96:	2201      	movs	r2, #1
    7a98:	4699      	mov	r9, r3
    7a9a:	0b24      	lsrs	r4, r4, #12
    7a9c:	0d6d      	lsrs	r5, r5, #21
    7a9e:	4032      	ands	r2, r6
    7aa0:	e640      	b.n	7724 <__aeabi_ddiv+0x190>
    7aa2:	4b4a      	ldr	r3, [pc, #296]	; (7bcc <__aeabi_ddiv+0x638>)
    7aa4:	9f04      	ldr	r7, [sp, #16]
    7aa6:	1bdb      	subs	r3, r3, r7
    7aa8:	2b38      	cmp	r3, #56	; 0x38
    7aaa:	dd10      	ble.n	7ace <__aeabi_ddiv+0x53a>
    7aac:	9c03      	ldr	r4, [sp, #12]
    7aae:	2201      	movs	r2, #1
    7ab0:	4022      	ands	r2, r4
    7ab2:	2400      	movs	r4, #0
    7ab4:	2500      	movs	r5, #0
    7ab6:	46a1      	mov	r9, r4
    7ab8:	e634      	b.n	7724 <__aeabi_ddiv+0x190>
    7aba:	2101      	movs	r1, #1
    7abc:	4249      	negs	r1, r1
    7abe:	e748      	b.n	7952 <__aeabi_ddiv+0x3be>
    7ac0:	9302      	str	r3, [sp, #8]
    7ac2:	e704      	b.n	78ce <__aeabi_ddiv+0x33a>
    7ac4:	1c1f      	adds	r7, r3, #0
    7ac6:	e721      	b.n	790c <__aeabi_ddiv+0x378>
    7ac8:	9c01      	ldr	r4, [sp, #4]
    7aca:	9403      	str	r4, [sp, #12]
    7acc:	e741      	b.n	7952 <__aeabi_ddiv+0x3be>
    7ace:	2b1f      	cmp	r3, #31
    7ad0:	dc40      	bgt.n	7b54 <__aeabi_ddiv+0x5c0>
    7ad2:	483f      	ldr	r0, [pc, #252]	; (7bd0 <__aeabi_ddiv+0x63c>)
    7ad4:	9f04      	ldr	r7, [sp, #16]
    7ad6:	1c0c      	adds	r4, r1, #0
    7ad8:	183a      	adds	r2, r7, r0
    7ada:	4658      	mov	r0, fp
    7adc:	4091      	lsls	r1, r2
    7ade:	40dc      	lsrs	r4, r3
    7ae0:	4090      	lsls	r0, r2
    7ae2:	4320      	orrs	r0, r4
    7ae4:	1c0a      	adds	r2, r1, #0
    7ae6:	1e51      	subs	r1, r2, #1
    7ae8:	418a      	sbcs	r2, r1
    7aea:	1c01      	adds	r1, r0, #0
    7aec:	4311      	orrs	r1, r2
    7aee:	465a      	mov	r2, fp
    7af0:	40da      	lsrs	r2, r3
    7af2:	1c13      	adds	r3, r2, #0
    7af4:	0748      	lsls	r0, r1, #29
    7af6:	d009      	beq.n	7b0c <__aeabi_ddiv+0x578>
    7af8:	220f      	movs	r2, #15
    7afa:	400a      	ands	r2, r1
    7afc:	2a04      	cmp	r2, #4
    7afe:	d005      	beq.n	7b0c <__aeabi_ddiv+0x578>
    7b00:	1d0a      	adds	r2, r1, #4
    7b02:	428a      	cmp	r2, r1
    7b04:	4189      	sbcs	r1, r1
    7b06:	4249      	negs	r1, r1
    7b08:	185b      	adds	r3, r3, r1
    7b0a:	1c11      	adds	r1, r2, #0
    7b0c:	021a      	lsls	r2, r3, #8
    7b0e:	d534      	bpl.n	7b7a <__aeabi_ddiv+0x5e6>
    7b10:	9c03      	ldr	r4, [sp, #12]
    7b12:	2201      	movs	r2, #1
    7b14:	4022      	ands	r2, r4
    7b16:	2400      	movs	r4, #0
    7b18:	2501      	movs	r5, #1
    7b1a:	46a1      	mov	r9, r4
    7b1c:	e602      	b.n	7724 <__aeabi_ddiv+0x190>
    7b1e:	9f00      	ldr	r7, [sp, #0]
    7b20:	2102      	movs	r1, #2
    7b22:	4249      	negs	r1, r1
    7b24:	44b9      	add	r9, r7
    7b26:	448b      	add	fp, r1
    7b28:	45b9      	cmp	r9, r7
    7b2a:	4189      	sbcs	r1, r1
    7b2c:	4249      	negs	r1, r1
    7b2e:	1909      	adds	r1, r1, r4
    7b30:	18cb      	adds	r3, r1, r3
    7b32:	e6a4      	b.n	787e <__aeabi_ddiv+0x2ea>
    7b34:	9d00      	ldr	r5, [sp, #0]
    7b36:	1e88      	subs	r0, r1, #2
    7b38:	0069      	lsls	r1, r5, #1
    7b3a:	42a9      	cmp	r1, r5
    7b3c:	41ad      	sbcs	r5, r5
    7b3e:	426d      	negs	r5, r5
    7b40:	192c      	adds	r4, r5, r4
    7b42:	1936      	adds	r6, r6, r4
    7b44:	9100      	str	r1, [sp, #0]
    7b46:	e73a      	b.n	79be <__aeabi_ddiv+0x42a>
    7b48:	2b00      	cmp	r3, #0
    7b4a:	d000      	beq.n	7b4e <__aeabi_ddiv+0x5ba>
    7b4c:	e733      	b.n	79b6 <__aeabi_ddiv+0x422>
    7b4e:	2400      	movs	r4, #0
    7b50:	9400      	str	r4, [sp, #0]
    7b52:	e737      	b.n	79c4 <__aeabi_ddiv+0x430>
    7b54:	4a1f      	ldr	r2, [pc, #124]	; (7bd4 <__aeabi_ddiv+0x640>)
    7b56:	9c04      	ldr	r4, [sp, #16]
    7b58:	465d      	mov	r5, fp
    7b5a:	1b12      	subs	r2, r2, r4
    7b5c:	40d5      	lsrs	r5, r2
    7b5e:	1c2a      	adds	r2, r5, #0
    7b60:	2b20      	cmp	r3, #32
    7b62:	d01f      	beq.n	7ba4 <__aeabi_ddiv+0x610>
    7b64:	4e1c      	ldr	r6, [pc, #112]	; (7bd8 <__aeabi_ddiv+0x644>)
    7b66:	465f      	mov	r7, fp
    7b68:	19a3      	adds	r3, r4, r6
    7b6a:	409f      	lsls	r7, r3
    7b6c:	1c3b      	adds	r3, r7, #0
    7b6e:	4319      	orrs	r1, r3
    7b70:	1e4b      	subs	r3, r1, #1
    7b72:	4199      	sbcs	r1, r3
    7b74:	4311      	orrs	r1, r2
    7b76:	2300      	movs	r3, #0
    7b78:	e7bc      	b.n	7af4 <__aeabi_ddiv+0x560>
    7b7a:	075a      	lsls	r2, r3, #29
    7b7c:	08c9      	lsrs	r1, r1, #3
    7b7e:	430a      	orrs	r2, r1
    7b80:	9f03      	ldr	r7, [sp, #12]
    7b82:	4691      	mov	r9, r2
    7b84:	025b      	lsls	r3, r3, #9
    7b86:	2201      	movs	r2, #1
    7b88:	0b1c      	lsrs	r4, r3, #12
    7b8a:	403a      	ands	r2, r7
    7b8c:	2500      	movs	r5, #0
    7b8e:	e5c9      	b.n	7724 <__aeabi_ddiv+0x190>
    7b90:	454e      	cmp	r6, r9
    7b92:	d8c4      	bhi.n	7b1e <__aeabi_ddiv+0x58a>
    7b94:	4693      	mov	fp, r2
    7b96:	2100      	movs	r1, #0
    7b98:	e672      	b.n	7880 <__aeabi_ddiv+0x2ec>
    7b9a:	9f00      	ldr	r7, [sp, #0]
    7b9c:	429f      	cmp	r7, r3
    7b9e:	d3c9      	bcc.n	7b34 <__aeabi_ddiv+0x5a0>
    7ba0:	1c01      	adds	r1, r0, #0
    7ba2:	e70f      	b.n	79c4 <__aeabi_ddiv+0x430>
    7ba4:	2300      	movs	r3, #0
    7ba6:	e7e2      	b.n	7b6e <__aeabi_ddiv+0x5da>
    7ba8:	2480      	movs	r4, #128	; 0x80
    7baa:	0324      	lsls	r4, r4, #12
    7bac:	465f      	mov	r7, fp
    7bae:	433c      	orrs	r4, r7
    7bb0:	0324      	lsls	r4, r4, #12
    7bb2:	0b24      	lsrs	r4, r4, #12
    7bb4:	9a01      	ldr	r2, [sp, #4]
    7bb6:	4689      	mov	r9, r1
    7bb8:	4d03      	ldr	r5, [pc, #12]	; (7bc8 <__aeabi_ddiv+0x634>)
    7bba:	e5b3      	b.n	7724 <__aeabi_ddiv+0x190>
    7bbc:	000003ff 	.word	0x000003ff
    7bc0:	feffffff 	.word	0xfeffffff
    7bc4:	000007fe 	.word	0x000007fe
    7bc8:	000007ff 	.word	0x000007ff
    7bcc:	fffffc02 	.word	0xfffffc02
    7bd0:	0000041e 	.word	0x0000041e
    7bd4:	fffffbe2 	.word	0xfffffbe2
    7bd8:	0000043e 	.word	0x0000043e

00007bdc <__eqdf2>:
    7bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7bde:	465f      	mov	r7, fp
    7be0:	4656      	mov	r6, sl
    7be2:	464d      	mov	r5, r9
    7be4:	4644      	mov	r4, r8
    7be6:	b4f0      	push	{r4, r5, r6, r7}
    7be8:	1c0d      	adds	r5, r1, #0
    7bea:	1c04      	adds	r4, r0, #0
    7bec:	4680      	mov	r8, r0
    7bee:	0fe8      	lsrs	r0, r5, #31
    7bf0:	4681      	mov	r9, r0
    7bf2:	0318      	lsls	r0, r3, #12
    7bf4:	030f      	lsls	r7, r1, #12
    7bf6:	0b00      	lsrs	r0, r0, #12
    7bf8:	0b3f      	lsrs	r7, r7, #12
    7bfa:	b083      	sub	sp, #12
    7bfc:	4684      	mov	ip, r0
    7bfe:	481b      	ldr	r0, [pc, #108]	; (7c6c <__eqdf2+0x90>)
    7c00:	9700      	str	r7, [sp, #0]
    7c02:	0049      	lsls	r1, r1, #1
    7c04:	005e      	lsls	r6, r3, #1
    7c06:	0fdf      	lsrs	r7, r3, #31
    7c08:	0d49      	lsrs	r1, r1, #21
    7c0a:	4692      	mov	sl, r2
    7c0c:	0d76      	lsrs	r6, r6, #21
    7c0e:	46bb      	mov	fp, r7
    7c10:	4281      	cmp	r1, r0
    7c12:	d00c      	beq.n	7c2e <__eqdf2+0x52>
    7c14:	4815      	ldr	r0, [pc, #84]	; (7c6c <__eqdf2+0x90>)
    7c16:	4286      	cmp	r6, r0
    7c18:	d010      	beq.n	7c3c <__eqdf2+0x60>
    7c1a:	2001      	movs	r0, #1
    7c1c:	42b1      	cmp	r1, r6
    7c1e:	d015      	beq.n	7c4c <__eqdf2+0x70>
    7c20:	b003      	add	sp, #12
    7c22:	bc3c      	pop	{r2, r3, r4, r5}
    7c24:	4690      	mov	r8, r2
    7c26:	4699      	mov	r9, r3
    7c28:	46a2      	mov	sl, r4
    7c2a:	46ab      	mov	fp, r5
    7c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c2e:	9f00      	ldr	r7, [sp, #0]
    7c30:	2001      	movs	r0, #1
    7c32:	4327      	orrs	r7, r4
    7c34:	d1f4      	bne.n	7c20 <__eqdf2+0x44>
    7c36:	480d      	ldr	r0, [pc, #52]	; (7c6c <__eqdf2+0x90>)
    7c38:	4286      	cmp	r6, r0
    7c3a:	d1ee      	bne.n	7c1a <__eqdf2+0x3e>
    7c3c:	4660      	mov	r0, ip
    7c3e:	4302      	orrs	r2, r0
    7c40:	2001      	movs	r0, #1
    7c42:	2a00      	cmp	r2, #0
    7c44:	d1ec      	bne.n	7c20 <__eqdf2+0x44>
    7c46:	2001      	movs	r0, #1
    7c48:	42b1      	cmp	r1, r6
    7c4a:	d1e9      	bne.n	7c20 <__eqdf2+0x44>
    7c4c:	9b00      	ldr	r3, [sp, #0]
    7c4e:	4563      	cmp	r3, ip
    7c50:	d1e6      	bne.n	7c20 <__eqdf2+0x44>
    7c52:	45d0      	cmp	r8, sl
    7c54:	d1e4      	bne.n	7c20 <__eqdf2+0x44>
    7c56:	45d9      	cmp	r9, fp
    7c58:	d006      	beq.n	7c68 <__eqdf2+0x8c>
    7c5a:	2900      	cmp	r1, #0
    7c5c:	d1e0      	bne.n	7c20 <__eqdf2+0x44>
    7c5e:	431c      	orrs	r4, r3
    7c60:	1c20      	adds	r0, r4, #0
    7c62:	1e44      	subs	r4, r0, #1
    7c64:	41a0      	sbcs	r0, r4
    7c66:	e7db      	b.n	7c20 <__eqdf2+0x44>
    7c68:	2000      	movs	r0, #0
    7c6a:	e7d9      	b.n	7c20 <__eqdf2+0x44>
    7c6c:	000007ff 	.word	0x000007ff

00007c70 <__gedf2>:
    7c70:	b5f0      	push	{r4, r5, r6, r7, lr}
    7c72:	465f      	mov	r7, fp
    7c74:	4656      	mov	r6, sl
    7c76:	464d      	mov	r5, r9
    7c78:	4644      	mov	r4, r8
    7c7a:	b4f0      	push	{r4, r5, r6, r7}
    7c7c:	0fcd      	lsrs	r5, r1, #31
    7c7e:	0fde      	lsrs	r6, r3, #31
    7c80:	46ac      	mov	ip, r5
    7c82:	031d      	lsls	r5, r3, #12
    7c84:	0b2d      	lsrs	r5, r5, #12
    7c86:	46b1      	mov	r9, r6
    7c88:	4e37      	ldr	r6, [pc, #220]	; (7d68 <__gedf2+0xf8>)
    7c8a:	030f      	lsls	r7, r1, #12
    7c8c:	004c      	lsls	r4, r1, #1
    7c8e:	46ab      	mov	fp, r5
    7c90:	005d      	lsls	r5, r3, #1
    7c92:	4680      	mov	r8, r0
    7c94:	0b3f      	lsrs	r7, r7, #12
    7c96:	0d64      	lsrs	r4, r4, #21
    7c98:	4692      	mov	sl, r2
    7c9a:	0d6d      	lsrs	r5, r5, #21
    7c9c:	42b4      	cmp	r4, r6
    7c9e:	d032      	beq.n	7d06 <__gedf2+0x96>
    7ca0:	4e31      	ldr	r6, [pc, #196]	; (7d68 <__gedf2+0xf8>)
    7ca2:	42b5      	cmp	r5, r6
    7ca4:	d035      	beq.n	7d12 <__gedf2+0xa2>
    7ca6:	2c00      	cmp	r4, #0
    7ca8:	d10e      	bne.n	7cc8 <__gedf2+0x58>
    7caa:	4338      	orrs	r0, r7
    7cac:	4241      	negs	r1, r0
    7cae:	4141      	adcs	r1, r0
    7cb0:	1c08      	adds	r0, r1, #0
    7cb2:	2d00      	cmp	r5, #0
    7cb4:	d00b      	beq.n	7cce <__gedf2+0x5e>
    7cb6:	2900      	cmp	r1, #0
    7cb8:	d119      	bne.n	7cee <__gedf2+0x7e>
    7cba:	45cc      	cmp	ip, r9
    7cbc:	d02d      	beq.n	7d1a <__gedf2+0xaa>
    7cbe:	4665      	mov	r5, ip
    7cc0:	4268      	negs	r0, r5
    7cc2:	2301      	movs	r3, #1
    7cc4:	4318      	orrs	r0, r3
    7cc6:	e018      	b.n	7cfa <__gedf2+0x8a>
    7cc8:	2d00      	cmp	r5, #0
    7cca:	d1f6      	bne.n	7cba <__gedf2+0x4a>
    7ccc:	1c28      	adds	r0, r5, #0
    7cce:	4659      	mov	r1, fp
    7cd0:	430a      	orrs	r2, r1
    7cd2:	4253      	negs	r3, r2
    7cd4:	4153      	adcs	r3, r2
    7cd6:	2800      	cmp	r0, #0
    7cd8:	d106      	bne.n	7ce8 <__gedf2+0x78>
    7cda:	2b00      	cmp	r3, #0
    7cdc:	d0ed      	beq.n	7cba <__gedf2+0x4a>
    7cde:	4663      	mov	r3, ip
    7ce0:	4258      	negs	r0, r3
    7ce2:	2301      	movs	r3, #1
    7ce4:	4318      	orrs	r0, r3
    7ce6:	e008      	b.n	7cfa <__gedf2+0x8a>
    7ce8:	2000      	movs	r0, #0
    7cea:	2b00      	cmp	r3, #0
    7cec:	d105      	bne.n	7cfa <__gedf2+0x8a>
    7cee:	464a      	mov	r2, r9
    7cf0:	4250      	negs	r0, r2
    7cf2:	4150      	adcs	r0, r2
    7cf4:	4240      	negs	r0, r0
    7cf6:	2301      	movs	r3, #1
    7cf8:	4318      	orrs	r0, r3
    7cfa:	bc3c      	pop	{r2, r3, r4, r5}
    7cfc:	4690      	mov	r8, r2
    7cfe:	4699      	mov	r9, r3
    7d00:	46a2      	mov	sl, r4
    7d02:	46ab      	mov	fp, r5
    7d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7d06:	1c3e      	adds	r6, r7, #0
    7d08:	4306      	orrs	r6, r0
    7d0a:	d0c9      	beq.n	7ca0 <__gedf2+0x30>
    7d0c:	2002      	movs	r0, #2
    7d0e:	4240      	negs	r0, r0
    7d10:	e7f3      	b.n	7cfa <__gedf2+0x8a>
    7d12:	465e      	mov	r6, fp
    7d14:	4316      	orrs	r6, r2
    7d16:	d0c6      	beq.n	7ca6 <__gedf2+0x36>
    7d18:	e7f8      	b.n	7d0c <__gedf2+0x9c>
    7d1a:	42ac      	cmp	r4, r5
    7d1c:	dc07      	bgt.n	7d2e <__gedf2+0xbe>
    7d1e:	da0b      	bge.n	7d38 <__gedf2+0xc8>
    7d20:	4661      	mov	r1, ip
    7d22:	4248      	negs	r0, r1
    7d24:	4148      	adcs	r0, r1
    7d26:	4240      	negs	r0, r0
    7d28:	2301      	movs	r3, #1
    7d2a:	4318      	orrs	r0, r3
    7d2c:	e7e5      	b.n	7cfa <__gedf2+0x8a>
    7d2e:	4666      	mov	r6, ip
    7d30:	4270      	negs	r0, r6
    7d32:	2301      	movs	r3, #1
    7d34:	4318      	orrs	r0, r3
    7d36:	e7e0      	b.n	7cfa <__gedf2+0x8a>
    7d38:	455f      	cmp	r7, fp
    7d3a:	d80a      	bhi.n	7d52 <__gedf2+0xe2>
    7d3c:	d00e      	beq.n	7d5c <__gedf2+0xec>
    7d3e:	2000      	movs	r0, #0
    7d40:	455f      	cmp	r7, fp
    7d42:	d2da      	bcs.n	7cfa <__gedf2+0x8a>
    7d44:	4665      	mov	r5, ip
    7d46:	4268      	negs	r0, r5
    7d48:	4168      	adcs	r0, r5
    7d4a:	4240      	negs	r0, r0
    7d4c:	2301      	movs	r3, #1
    7d4e:	4318      	orrs	r0, r3
    7d50:	e7d3      	b.n	7cfa <__gedf2+0x8a>
    7d52:	4662      	mov	r2, ip
    7d54:	4250      	negs	r0, r2
    7d56:	2301      	movs	r3, #1
    7d58:	4318      	orrs	r0, r3
    7d5a:	e7ce      	b.n	7cfa <__gedf2+0x8a>
    7d5c:	45d0      	cmp	r8, sl
    7d5e:	d8f8      	bhi.n	7d52 <__gedf2+0xe2>
    7d60:	2000      	movs	r0, #0
    7d62:	45d0      	cmp	r8, sl
    7d64:	d3ee      	bcc.n	7d44 <__gedf2+0xd4>
    7d66:	e7c8      	b.n	7cfa <__gedf2+0x8a>
    7d68:	000007ff 	.word	0x000007ff

00007d6c <__ledf2>:
    7d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d6e:	4656      	mov	r6, sl
    7d70:	464d      	mov	r5, r9
    7d72:	4644      	mov	r4, r8
    7d74:	465f      	mov	r7, fp
    7d76:	b4f0      	push	{r4, r5, r6, r7}
    7d78:	1c0d      	adds	r5, r1, #0
    7d7a:	b083      	sub	sp, #12
    7d7c:	1c04      	adds	r4, r0, #0
    7d7e:	9001      	str	r0, [sp, #4]
    7d80:	0fe8      	lsrs	r0, r5, #31
    7d82:	4681      	mov	r9, r0
    7d84:	0318      	lsls	r0, r3, #12
    7d86:	030f      	lsls	r7, r1, #12
    7d88:	0b00      	lsrs	r0, r0, #12
    7d8a:	0b3f      	lsrs	r7, r7, #12
    7d8c:	4684      	mov	ip, r0
    7d8e:	4835      	ldr	r0, [pc, #212]	; (7e64 <__ledf2+0xf8>)
    7d90:	9700      	str	r7, [sp, #0]
    7d92:	0049      	lsls	r1, r1, #1
    7d94:	005e      	lsls	r6, r3, #1
    7d96:	0fdf      	lsrs	r7, r3, #31
    7d98:	0d49      	lsrs	r1, r1, #21
    7d9a:	4692      	mov	sl, r2
    7d9c:	0d76      	lsrs	r6, r6, #21
    7d9e:	46b8      	mov	r8, r7
    7da0:	4281      	cmp	r1, r0
    7da2:	d034      	beq.n	7e0e <__ledf2+0xa2>
    7da4:	482f      	ldr	r0, [pc, #188]	; (7e64 <__ledf2+0xf8>)
    7da6:	4286      	cmp	r6, r0
    7da8:	d036      	beq.n	7e18 <__ledf2+0xac>
    7daa:	2900      	cmp	r1, #0
    7dac:	d018      	beq.n	7de0 <__ledf2+0x74>
    7dae:	2e00      	cmp	r6, #0
    7db0:	d11f      	bne.n	7df2 <__ledf2+0x86>
    7db2:	1c34      	adds	r4, r6, #0
    7db4:	4667      	mov	r7, ip
    7db6:	433a      	orrs	r2, r7
    7db8:	4253      	negs	r3, r2
    7dba:	4153      	adcs	r3, r2
    7dbc:	2c00      	cmp	r4, #0
    7dbe:	d01f      	beq.n	7e00 <__ledf2+0x94>
    7dc0:	2000      	movs	r0, #0
    7dc2:	2b00      	cmp	r3, #0
    7dc4:	d105      	bne.n	7dd2 <__ledf2+0x66>
    7dc6:	4642      	mov	r2, r8
    7dc8:	4250      	negs	r0, r2
    7dca:	4150      	adcs	r0, r2
    7dcc:	4240      	negs	r0, r0
    7dce:	2301      	movs	r3, #1
    7dd0:	4318      	orrs	r0, r3
    7dd2:	b003      	add	sp, #12
    7dd4:	bc3c      	pop	{r2, r3, r4, r5}
    7dd6:	4690      	mov	r8, r2
    7dd8:	4699      	mov	r9, r3
    7dda:	46a2      	mov	sl, r4
    7ddc:	46ab      	mov	fp, r5
    7dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7de0:	9800      	ldr	r0, [sp, #0]
    7de2:	4304      	orrs	r4, r0
    7de4:	4260      	negs	r0, r4
    7de6:	4160      	adcs	r0, r4
    7de8:	1c04      	adds	r4, r0, #0
    7dea:	2e00      	cmp	r6, #0
    7dec:	d0e2      	beq.n	7db4 <__ledf2+0x48>
    7dee:	2800      	cmp	r0, #0
    7df0:	d1e9      	bne.n	7dc6 <__ledf2+0x5a>
    7df2:	45c1      	cmp	r9, r8
    7df4:	d015      	beq.n	7e22 <__ledf2+0xb6>
    7df6:	464f      	mov	r7, r9
    7df8:	4278      	negs	r0, r7
    7dfa:	2301      	movs	r3, #1
    7dfc:	4318      	orrs	r0, r3
    7dfe:	e7e8      	b.n	7dd2 <__ledf2+0x66>
    7e00:	2b00      	cmp	r3, #0
    7e02:	d0f6      	beq.n	7df2 <__ledf2+0x86>
    7e04:	464b      	mov	r3, r9
    7e06:	4258      	negs	r0, r3
    7e08:	2301      	movs	r3, #1
    7e0a:	4318      	orrs	r0, r3
    7e0c:	e7e1      	b.n	7dd2 <__ledf2+0x66>
    7e0e:	9f00      	ldr	r7, [sp, #0]
    7e10:	2002      	movs	r0, #2
    7e12:	4327      	orrs	r7, r4
    7e14:	d1dd      	bne.n	7dd2 <__ledf2+0x66>
    7e16:	e7c5      	b.n	7da4 <__ledf2+0x38>
    7e18:	4667      	mov	r7, ip
    7e1a:	2002      	movs	r0, #2
    7e1c:	4317      	orrs	r7, r2
    7e1e:	d1d8      	bne.n	7dd2 <__ledf2+0x66>
    7e20:	e7c3      	b.n	7daa <__ledf2+0x3e>
    7e22:	42b1      	cmp	r1, r6
    7e24:	dd04      	ble.n	7e30 <__ledf2+0xc4>
    7e26:	464a      	mov	r2, r9
    7e28:	4250      	negs	r0, r2
    7e2a:	2301      	movs	r3, #1
    7e2c:	4318      	orrs	r0, r3
    7e2e:	e7d0      	b.n	7dd2 <__ledf2+0x66>
    7e30:	42b1      	cmp	r1, r6
    7e32:	db07      	blt.n	7e44 <__ledf2+0xd8>
    7e34:	9800      	ldr	r0, [sp, #0]
    7e36:	4560      	cmp	r0, ip
    7e38:	d8e4      	bhi.n	7e04 <__ledf2+0x98>
    7e3a:	d00a      	beq.n	7e52 <__ledf2+0xe6>
    7e3c:	9f00      	ldr	r7, [sp, #0]
    7e3e:	2000      	movs	r0, #0
    7e40:	4567      	cmp	r7, ip
    7e42:	d2c6      	bcs.n	7dd2 <__ledf2+0x66>
    7e44:	464f      	mov	r7, r9
    7e46:	4278      	negs	r0, r7
    7e48:	4178      	adcs	r0, r7
    7e4a:	4240      	negs	r0, r0
    7e4c:	2301      	movs	r3, #1
    7e4e:	4318      	orrs	r0, r3
    7e50:	e7bf      	b.n	7dd2 <__ledf2+0x66>
    7e52:	9a01      	ldr	r2, [sp, #4]
    7e54:	4552      	cmp	r2, sl
    7e56:	d8d5      	bhi.n	7e04 <__ledf2+0x98>
    7e58:	9a01      	ldr	r2, [sp, #4]
    7e5a:	2000      	movs	r0, #0
    7e5c:	4552      	cmp	r2, sl
    7e5e:	d3f1      	bcc.n	7e44 <__ledf2+0xd8>
    7e60:	e7b7      	b.n	7dd2 <__ledf2+0x66>
    7e62:	46c0      	nop			; (mov r8, r8)
    7e64:	000007ff 	.word	0x000007ff

00007e68 <__aeabi_dmul>:
    7e68:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e6a:	4656      	mov	r6, sl
    7e6c:	4644      	mov	r4, r8
    7e6e:	465f      	mov	r7, fp
    7e70:	464d      	mov	r5, r9
    7e72:	b4f0      	push	{r4, r5, r6, r7}
    7e74:	1c1f      	adds	r7, r3, #0
    7e76:	030b      	lsls	r3, r1, #12
    7e78:	0b1b      	lsrs	r3, r3, #12
    7e7a:	469a      	mov	sl, r3
    7e7c:	004b      	lsls	r3, r1, #1
    7e7e:	b087      	sub	sp, #28
    7e80:	1c04      	adds	r4, r0, #0
    7e82:	4680      	mov	r8, r0
    7e84:	0d5b      	lsrs	r3, r3, #21
    7e86:	0fc8      	lsrs	r0, r1, #31
    7e88:	1c16      	adds	r6, r2, #0
    7e8a:	9302      	str	r3, [sp, #8]
    7e8c:	4681      	mov	r9, r0
    7e8e:	2b00      	cmp	r3, #0
    7e90:	d068      	beq.n	7f64 <__aeabi_dmul+0xfc>
    7e92:	4b69      	ldr	r3, [pc, #420]	; (8038 <__aeabi_dmul+0x1d0>)
    7e94:	9902      	ldr	r1, [sp, #8]
    7e96:	4299      	cmp	r1, r3
    7e98:	d032      	beq.n	7f00 <__aeabi_dmul+0x98>
    7e9a:	2280      	movs	r2, #128	; 0x80
    7e9c:	4653      	mov	r3, sl
    7e9e:	0352      	lsls	r2, r2, #13
    7ea0:	431a      	orrs	r2, r3
    7ea2:	00d2      	lsls	r2, r2, #3
    7ea4:	0f63      	lsrs	r3, r4, #29
    7ea6:	431a      	orrs	r2, r3
    7ea8:	4692      	mov	sl, r2
    7eaa:	4a64      	ldr	r2, [pc, #400]	; (803c <__aeabi_dmul+0x1d4>)
    7eac:	00e0      	lsls	r0, r4, #3
    7eae:	1889      	adds	r1, r1, r2
    7eb0:	4680      	mov	r8, r0
    7eb2:	9102      	str	r1, [sp, #8]
    7eb4:	2400      	movs	r4, #0
    7eb6:	2500      	movs	r5, #0
    7eb8:	033b      	lsls	r3, r7, #12
    7eba:	0b1b      	lsrs	r3, r3, #12
    7ebc:	469b      	mov	fp, r3
    7ebe:	0078      	lsls	r0, r7, #1
    7ec0:	0ffb      	lsrs	r3, r7, #31
    7ec2:	1c32      	adds	r2, r6, #0
    7ec4:	0d40      	lsrs	r0, r0, #21
    7ec6:	9303      	str	r3, [sp, #12]
    7ec8:	d100      	bne.n	7ecc <__aeabi_dmul+0x64>
    7eca:	e075      	b.n	7fb8 <__aeabi_dmul+0x150>
    7ecc:	4b5a      	ldr	r3, [pc, #360]	; (8038 <__aeabi_dmul+0x1d0>)
    7ece:	4298      	cmp	r0, r3
    7ed0:	d069      	beq.n	7fa6 <__aeabi_dmul+0x13e>
    7ed2:	2280      	movs	r2, #128	; 0x80
    7ed4:	4659      	mov	r1, fp
    7ed6:	0352      	lsls	r2, r2, #13
    7ed8:	430a      	orrs	r2, r1
    7eda:	0f73      	lsrs	r3, r6, #29
    7edc:	00d2      	lsls	r2, r2, #3
    7ede:	431a      	orrs	r2, r3
    7ee0:	4b56      	ldr	r3, [pc, #344]	; (803c <__aeabi_dmul+0x1d4>)
    7ee2:	4693      	mov	fp, r2
    7ee4:	18c0      	adds	r0, r0, r3
    7ee6:	00f2      	lsls	r2, r6, #3
    7ee8:	2300      	movs	r3, #0
    7eea:	9903      	ldr	r1, [sp, #12]
    7eec:	464e      	mov	r6, r9
    7eee:	4071      	eors	r1, r6
    7ef0:	431c      	orrs	r4, r3
    7ef2:	2c0f      	cmp	r4, #15
    7ef4:	d900      	bls.n	7ef8 <__aeabi_dmul+0x90>
    7ef6:	e0a9      	b.n	804c <__aeabi_dmul+0x1e4>
    7ef8:	4e51      	ldr	r6, [pc, #324]	; (8040 <__aeabi_dmul+0x1d8>)
    7efa:	00a4      	lsls	r4, r4, #2
    7efc:	5934      	ldr	r4, [r6, r4]
    7efe:	46a7      	mov	pc, r4
    7f00:	4653      	mov	r3, sl
    7f02:	431c      	orrs	r4, r3
    7f04:	d000      	beq.n	7f08 <__aeabi_dmul+0xa0>
    7f06:	e087      	b.n	8018 <__aeabi_dmul+0x1b0>
    7f08:	2500      	movs	r5, #0
    7f0a:	46aa      	mov	sl, r5
    7f0c:	46a8      	mov	r8, r5
    7f0e:	2408      	movs	r4, #8
    7f10:	2502      	movs	r5, #2
    7f12:	e7d1      	b.n	7eb8 <__aeabi_dmul+0x50>
    7f14:	4649      	mov	r1, r9
    7f16:	2d02      	cmp	r5, #2
    7f18:	d06c      	beq.n	7ff4 <__aeabi_dmul+0x18c>
    7f1a:	2d03      	cmp	r5, #3
    7f1c:	d100      	bne.n	7f20 <__aeabi_dmul+0xb8>
    7f1e:	e217      	b.n	8350 <__aeabi_dmul+0x4e8>
    7f20:	2d01      	cmp	r5, #1
    7f22:	d000      	beq.n	7f26 <__aeabi_dmul+0xbe>
    7f24:	e158      	b.n	81d8 <__aeabi_dmul+0x370>
    7f26:	400d      	ands	r5, r1
    7f28:	b2ed      	uxtb	r5, r5
    7f2a:	2400      	movs	r4, #0
    7f2c:	46a9      	mov	r9, r5
    7f2e:	2300      	movs	r3, #0
    7f30:	46a0      	mov	r8, r4
    7f32:	2000      	movs	r0, #0
    7f34:	2100      	movs	r1, #0
    7f36:	0325      	lsls	r5, r4, #12
    7f38:	0d0a      	lsrs	r2, r1, #20
    7f3a:	051c      	lsls	r4, r3, #20
    7f3c:	0b2d      	lsrs	r5, r5, #12
    7f3e:	0512      	lsls	r2, r2, #20
    7f40:	4b40      	ldr	r3, [pc, #256]	; (8044 <__aeabi_dmul+0x1dc>)
    7f42:	432a      	orrs	r2, r5
    7f44:	4013      	ands	r3, r2
    7f46:	4323      	orrs	r3, r4
    7f48:	005b      	lsls	r3, r3, #1
    7f4a:	464c      	mov	r4, r9
    7f4c:	085b      	lsrs	r3, r3, #1
    7f4e:	07e2      	lsls	r2, r4, #31
    7f50:	1c19      	adds	r1, r3, #0
    7f52:	4640      	mov	r0, r8
    7f54:	4311      	orrs	r1, r2
    7f56:	b007      	add	sp, #28
    7f58:	bc3c      	pop	{r2, r3, r4, r5}
    7f5a:	4690      	mov	r8, r2
    7f5c:	4699      	mov	r9, r3
    7f5e:	46a2      	mov	sl, r4
    7f60:	46ab      	mov	fp, r5
    7f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f64:	4653      	mov	r3, sl
    7f66:	4323      	orrs	r3, r4
    7f68:	d050      	beq.n	800c <__aeabi_dmul+0x1a4>
    7f6a:	4653      	mov	r3, sl
    7f6c:	2b00      	cmp	r3, #0
    7f6e:	d100      	bne.n	7f72 <__aeabi_dmul+0x10a>
    7f70:	e184      	b.n	827c <__aeabi_dmul+0x414>
    7f72:	4650      	mov	r0, sl
    7f74:	f000 fe6e 	bl	8c54 <__clzsi2>
    7f78:	1e03      	subs	r3, r0, #0
    7f7a:	2b27      	cmp	r3, #39	; 0x27
    7f7c:	dd00      	ble.n	7f80 <__aeabi_dmul+0x118>
    7f7e:	e176      	b.n	826e <__aeabi_dmul+0x406>
    7f80:	2128      	movs	r1, #40	; 0x28
    7f82:	1a0d      	subs	r5, r1, r0
    7f84:	1c21      	adds	r1, r4, #0
    7f86:	3b08      	subs	r3, #8
    7f88:	4652      	mov	r2, sl
    7f8a:	40e9      	lsrs	r1, r5
    7f8c:	409a      	lsls	r2, r3
    7f8e:	1c0d      	adds	r5, r1, #0
    7f90:	4315      	orrs	r5, r2
    7f92:	1c22      	adds	r2, r4, #0
    7f94:	409a      	lsls	r2, r3
    7f96:	46aa      	mov	sl, r5
    7f98:	4690      	mov	r8, r2
    7f9a:	4b2b      	ldr	r3, [pc, #172]	; (8048 <__aeabi_dmul+0x1e0>)
    7f9c:	2400      	movs	r4, #0
    7f9e:	1a1b      	subs	r3, r3, r0
    7fa0:	9302      	str	r3, [sp, #8]
    7fa2:	2500      	movs	r5, #0
    7fa4:	e788      	b.n	7eb8 <__aeabi_dmul+0x50>
    7fa6:	465b      	mov	r3, fp
    7fa8:	431e      	orrs	r6, r3
    7faa:	2303      	movs	r3, #3
    7fac:	2e00      	cmp	r6, #0
    7fae:	d19c      	bne.n	7eea <__aeabi_dmul+0x82>
    7fb0:	46b3      	mov	fp, r6
    7fb2:	2200      	movs	r2, #0
    7fb4:	2302      	movs	r3, #2
    7fb6:	e798      	b.n	7eea <__aeabi_dmul+0x82>
    7fb8:	465b      	mov	r3, fp
    7fba:	4333      	orrs	r3, r6
    7fbc:	d021      	beq.n	8002 <__aeabi_dmul+0x19a>
    7fbe:	4658      	mov	r0, fp
    7fc0:	2800      	cmp	r0, #0
    7fc2:	d100      	bne.n	7fc6 <__aeabi_dmul+0x15e>
    7fc4:	e14e      	b.n	8264 <__aeabi_dmul+0x3fc>
    7fc6:	f000 fe45 	bl	8c54 <__clzsi2>
    7fca:	2827      	cmp	r0, #39	; 0x27
    7fcc:	dd00      	ble.n	7fd0 <__aeabi_dmul+0x168>
    7fce:	e142      	b.n	8256 <__aeabi_dmul+0x3ee>
    7fd0:	2128      	movs	r1, #40	; 0x28
    7fd2:	1a0f      	subs	r7, r1, r0
    7fd4:	1c02      	adds	r2, r0, #0
    7fd6:	1c31      	adds	r1, r6, #0
    7fd8:	3a08      	subs	r2, #8
    7fda:	465b      	mov	r3, fp
    7fdc:	40f9      	lsrs	r1, r7
    7fde:	4093      	lsls	r3, r2
    7fe0:	1c0f      	adds	r7, r1, #0
    7fe2:	431f      	orrs	r7, r3
    7fe4:	1c33      	adds	r3, r6, #0
    7fe6:	4093      	lsls	r3, r2
    7fe8:	46bb      	mov	fp, r7
    7fea:	1c1a      	adds	r2, r3, #0
    7fec:	4b16      	ldr	r3, [pc, #88]	; (8048 <__aeabi_dmul+0x1e0>)
    7fee:	1a18      	subs	r0, r3, r0
    7ff0:	2300      	movs	r3, #0
    7ff2:	e77a      	b.n	7eea <__aeabi_dmul+0x82>
    7ff4:	2301      	movs	r3, #1
    7ff6:	400b      	ands	r3, r1
    7ff8:	2400      	movs	r4, #0
    7ffa:	4699      	mov	r9, r3
    7ffc:	46a0      	mov	r8, r4
    7ffe:	4b0e      	ldr	r3, [pc, #56]	; (8038 <__aeabi_dmul+0x1d0>)
    8000:	e797      	b.n	7f32 <__aeabi_dmul+0xca>
    8002:	2700      	movs	r7, #0
    8004:	46bb      	mov	fp, r7
    8006:	2200      	movs	r2, #0
    8008:	2301      	movs	r3, #1
    800a:	e76e      	b.n	7eea <__aeabi_dmul+0x82>
    800c:	2100      	movs	r1, #0
    800e:	2404      	movs	r4, #4
    8010:	468a      	mov	sl, r1
    8012:	4688      	mov	r8, r1
    8014:	2501      	movs	r5, #1
    8016:	e74f      	b.n	7eb8 <__aeabi_dmul+0x50>
    8018:	240c      	movs	r4, #12
    801a:	2503      	movs	r5, #3
    801c:	e74c      	b.n	7eb8 <__aeabi_dmul+0x50>
    801e:	2500      	movs	r5, #0
    8020:	2480      	movs	r4, #128	; 0x80
    8022:	46a9      	mov	r9, r5
    8024:	0324      	lsls	r4, r4, #12
    8026:	46a8      	mov	r8, r5
    8028:	4b03      	ldr	r3, [pc, #12]	; (8038 <__aeabi_dmul+0x1d0>)
    802a:	e782      	b.n	7f32 <__aeabi_dmul+0xca>
    802c:	46da      	mov	sl, fp
    802e:	4690      	mov	r8, r2
    8030:	9903      	ldr	r1, [sp, #12]
    8032:	1c1d      	adds	r5, r3, #0
    8034:	e76f      	b.n	7f16 <__aeabi_dmul+0xae>
    8036:	46c0      	nop			; (mov r8, r8)
    8038:	000007ff 	.word	0x000007ff
    803c:	fffffc01 	.word	0xfffffc01
    8040:	00009d44 	.word	0x00009d44
    8044:	800fffff 	.word	0x800fffff
    8048:	fffffc0d 	.word	0xfffffc0d
    804c:	9f02      	ldr	r7, [sp, #8]
    804e:	0c16      	lsrs	r6, r2, #16
    8050:	1838      	adds	r0, r7, r0
    8052:	9004      	str	r0, [sp, #16]
    8054:	4640      	mov	r0, r8
    8056:	0c07      	lsrs	r7, r0, #16
    8058:	0400      	lsls	r0, r0, #16
    805a:	0c00      	lsrs	r0, r0, #16
    805c:	0412      	lsls	r2, r2, #16
    805e:	0c12      	lsrs	r2, r2, #16
    8060:	1c03      	adds	r3, r0, #0
    8062:	4353      	muls	r3, r2
    8064:	1c04      	adds	r4, r0, #0
    8066:	1c3d      	adds	r5, r7, #0
    8068:	4374      	muls	r4, r6
    806a:	4355      	muls	r5, r2
    806c:	4698      	mov	r8, r3
    806e:	1c3b      	adds	r3, r7, #0
    8070:	4373      	muls	r3, r6
    8072:	1964      	adds	r4, r4, r5
    8074:	46a4      	mov	ip, r4
    8076:	4644      	mov	r4, r8
    8078:	9302      	str	r3, [sp, #8]
    807a:	0c23      	lsrs	r3, r4, #16
    807c:	4463      	add	r3, ip
    807e:	429d      	cmp	r5, r3
    8080:	d904      	bls.n	808c <__aeabi_dmul+0x224>
    8082:	9d02      	ldr	r5, [sp, #8]
    8084:	2480      	movs	r4, #128	; 0x80
    8086:	0264      	lsls	r4, r4, #9
    8088:	192d      	adds	r5, r5, r4
    808a:	9502      	str	r5, [sp, #8]
    808c:	0c1d      	lsrs	r5, r3, #16
    808e:	9503      	str	r5, [sp, #12]
    8090:	4645      	mov	r5, r8
    8092:	042c      	lsls	r4, r5, #16
    8094:	041b      	lsls	r3, r3, #16
    8096:	0c24      	lsrs	r4, r4, #16
    8098:	191c      	adds	r4, r3, r4
    809a:	9405      	str	r4, [sp, #20]
    809c:	465c      	mov	r4, fp
    809e:	0c23      	lsrs	r3, r4, #16
    80a0:	1c05      	adds	r5, r0, #0
    80a2:	4358      	muls	r0, r3
    80a4:	0424      	lsls	r4, r4, #16
    80a6:	0c24      	lsrs	r4, r4, #16
    80a8:	4684      	mov	ip, r0
    80aa:	1c38      	adds	r0, r7, #0
    80ac:	4360      	muls	r0, r4
    80ae:	4365      	muls	r5, r4
    80b0:	435f      	muls	r7, r3
    80b2:	4681      	mov	r9, r0
    80b4:	44cc      	add	ip, r9
    80b6:	0c28      	lsrs	r0, r5, #16
    80b8:	4460      	add	r0, ip
    80ba:	46bb      	mov	fp, r7
    80bc:	4581      	cmp	r9, r0
    80be:	d902      	bls.n	80c6 <__aeabi_dmul+0x25e>
    80c0:	2780      	movs	r7, #128	; 0x80
    80c2:	027f      	lsls	r7, r7, #9
    80c4:	44bb      	add	fp, r7
    80c6:	042d      	lsls	r5, r5, #16
    80c8:	0c07      	lsrs	r7, r0, #16
    80ca:	0c2d      	lsrs	r5, r5, #16
    80cc:	0400      	lsls	r0, r0, #16
    80ce:	1940      	adds	r0, r0, r5
    80d0:	4655      	mov	r5, sl
    80d2:	46bc      	mov	ip, r7
    80d4:	042f      	lsls	r7, r5, #16
    80d6:	44e3      	add	fp, ip
    80d8:	4684      	mov	ip, r0
    80da:	0c28      	lsrs	r0, r5, #16
    80dc:	0c3d      	lsrs	r5, r7, #16
    80de:	1c2f      	adds	r7, r5, #0
    80e0:	4357      	muls	r7, r2
    80e2:	46b8      	mov	r8, r7
    80e4:	1c2f      	adds	r7, r5, #0
    80e6:	4377      	muls	r7, r6
    80e8:	4342      	muls	r2, r0
    80ea:	46b9      	mov	r9, r7
    80ec:	4647      	mov	r7, r8
    80ee:	0c3f      	lsrs	r7, r7, #16
    80f0:	4491      	add	r9, r2
    80f2:	46ba      	mov	sl, r7
    80f4:	44d1      	add	r9, sl
    80f6:	4346      	muls	r6, r0
    80f8:	454a      	cmp	r2, r9
    80fa:	d902      	bls.n	8102 <__aeabi_dmul+0x29a>
    80fc:	2280      	movs	r2, #128	; 0x80
    80fe:	0252      	lsls	r2, r2, #9
    8100:	18b6      	adds	r6, r6, r2
    8102:	464f      	mov	r7, r9
    8104:	0c3a      	lsrs	r2, r7, #16
    8106:	18b6      	adds	r6, r6, r2
    8108:	043a      	lsls	r2, r7, #16
    810a:	4647      	mov	r7, r8
    810c:	043f      	lsls	r7, r7, #16
    810e:	0c3f      	lsrs	r7, r7, #16
    8110:	46b8      	mov	r8, r7
    8112:	1c2f      	adds	r7, r5, #0
    8114:	4367      	muls	r7, r4
    8116:	435d      	muls	r5, r3
    8118:	4344      	muls	r4, r0
    811a:	4358      	muls	r0, r3
    811c:	1965      	adds	r5, r4, r5
    811e:	9001      	str	r0, [sp, #4]
    8120:	0c38      	lsrs	r0, r7, #16
    8122:	182d      	adds	r5, r5, r0
    8124:	4442      	add	r2, r8
    8126:	46b8      	mov	r8, r7
    8128:	42ac      	cmp	r4, r5
    812a:	d904      	bls.n	8136 <__aeabi_dmul+0x2ce>
    812c:	9801      	ldr	r0, [sp, #4]
    812e:	2380      	movs	r3, #128	; 0x80
    8130:	025b      	lsls	r3, r3, #9
    8132:	18c0      	adds	r0, r0, r3
    8134:	9001      	str	r0, [sp, #4]
    8136:	9c03      	ldr	r4, [sp, #12]
    8138:	9f02      	ldr	r7, [sp, #8]
    813a:	1c20      	adds	r0, r4, #0
    813c:	4460      	add	r0, ip
    813e:	19c0      	adds	r0, r0, r7
    8140:	4560      	cmp	r0, ip
    8142:	41a4      	sbcs	r4, r4
    8144:	4647      	mov	r7, r8
    8146:	4264      	negs	r4, r4
    8148:	46a4      	mov	ip, r4
    814a:	042b      	lsls	r3, r5, #16
    814c:	043c      	lsls	r4, r7, #16
    814e:	4699      	mov	r9, r3
    8150:	0c24      	lsrs	r4, r4, #16
    8152:	444c      	add	r4, r9
    8154:	46a0      	mov	r8, r4
    8156:	44d8      	add	r8, fp
    8158:	1880      	adds	r0, r0, r2
    815a:	46c2      	mov	sl, r8
    815c:	44e2      	add	sl, ip
    815e:	4290      	cmp	r0, r2
    8160:	4192      	sbcs	r2, r2
    8162:	4657      	mov	r7, sl
    8164:	4252      	negs	r2, r2
    8166:	4691      	mov	r9, r2
    8168:	19f2      	adds	r2, r6, r7
    816a:	45e2      	cmp	sl, ip
    816c:	41bf      	sbcs	r7, r7
    816e:	427f      	negs	r7, r7
    8170:	464b      	mov	r3, r9
    8172:	46bc      	mov	ip, r7
    8174:	45d8      	cmp	r8, fp
    8176:	41bf      	sbcs	r7, r7
    8178:	18d4      	adds	r4, r2, r3
    817a:	427f      	negs	r7, r7
    817c:	4663      	mov	r3, ip
    817e:	431f      	orrs	r7, r3
    8180:	0c2d      	lsrs	r5, r5, #16
    8182:	197f      	adds	r7, r7, r5
    8184:	42b2      	cmp	r2, r6
    8186:	4192      	sbcs	r2, r2
    8188:	454c      	cmp	r4, r9
    818a:	41ad      	sbcs	r5, r5
    818c:	4252      	negs	r2, r2
    818e:	426d      	negs	r5, r5
    8190:	4315      	orrs	r5, r2
    8192:	9e01      	ldr	r6, [sp, #4]
    8194:	197d      	adds	r5, r7, r5
    8196:	19ab      	adds	r3, r5, r6
    8198:	0de2      	lsrs	r2, r4, #23
    819a:	025b      	lsls	r3, r3, #9
    819c:	9f05      	ldr	r7, [sp, #20]
    819e:	4313      	orrs	r3, r2
    81a0:	0242      	lsls	r2, r0, #9
    81a2:	433a      	orrs	r2, r7
    81a4:	469a      	mov	sl, r3
    81a6:	1e53      	subs	r3, r2, #1
    81a8:	419a      	sbcs	r2, r3
    81aa:	0dc3      	lsrs	r3, r0, #23
    81ac:	1c10      	adds	r0, r2, #0
    81ae:	4318      	orrs	r0, r3
    81b0:	0264      	lsls	r4, r4, #9
    81b2:	4320      	orrs	r0, r4
    81b4:	4680      	mov	r8, r0
    81b6:	4650      	mov	r0, sl
    81b8:	01c0      	lsls	r0, r0, #7
    81ba:	d50d      	bpl.n	81d8 <__aeabi_dmul+0x370>
    81bc:	4645      	mov	r5, r8
    81be:	2201      	movs	r2, #1
    81c0:	4656      	mov	r6, sl
    81c2:	9c04      	ldr	r4, [sp, #16]
    81c4:	086b      	lsrs	r3, r5, #1
    81c6:	402a      	ands	r2, r5
    81c8:	431a      	orrs	r2, r3
    81ca:	07f3      	lsls	r3, r6, #31
    81cc:	3401      	adds	r4, #1
    81ce:	431a      	orrs	r2, r3
    81d0:	0876      	lsrs	r6, r6, #1
    81d2:	9404      	str	r4, [sp, #16]
    81d4:	4690      	mov	r8, r2
    81d6:	46b2      	mov	sl, r6
    81d8:	9e04      	ldr	r6, [sp, #16]
    81da:	4f63      	ldr	r7, [pc, #396]	; (8368 <__aeabi_dmul+0x500>)
    81dc:	19f3      	adds	r3, r6, r7
    81de:	2b00      	cmp	r3, #0
    81e0:	dd61      	ble.n	82a6 <__aeabi_dmul+0x43e>
    81e2:	4640      	mov	r0, r8
    81e4:	0740      	lsls	r0, r0, #29
    81e6:	d00b      	beq.n	8200 <__aeabi_dmul+0x398>
    81e8:	220f      	movs	r2, #15
    81ea:	4644      	mov	r4, r8
    81ec:	4022      	ands	r2, r4
    81ee:	2a04      	cmp	r2, #4
    81f0:	d006      	beq.n	8200 <__aeabi_dmul+0x398>
    81f2:	4642      	mov	r2, r8
    81f4:	3204      	adds	r2, #4
    81f6:	4542      	cmp	r2, r8
    81f8:	4180      	sbcs	r0, r0
    81fa:	4240      	negs	r0, r0
    81fc:	4482      	add	sl, r0
    81fe:	4690      	mov	r8, r2
    8200:	4655      	mov	r5, sl
    8202:	01ed      	lsls	r5, r5, #7
    8204:	d507      	bpl.n	8216 <__aeabi_dmul+0x3ae>
    8206:	4b59      	ldr	r3, [pc, #356]	; (836c <__aeabi_dmul+0x504>)
    8208:	4656      	mov	r6, sl
    820a:	9f04      	ldr	r7, [sp, #16]
    820c:	2080      	movs	r0, #128	; 0x80
    820e:	401e      	ands	r6, r3
    8210:	00c0      	lsls	r0, r0, #3
    8212:	46b2      	mov	sl, r6
    8214:	183b      	adds	r3, r7, r0
    8216:	4a56      	ldr	r2, [pc, #344]	; (8370 <__aeabi_dmul+0x508>)
    8218:	4293      	cmp	r3, r2
    821a:	dd00      	ble.n	821e <__aeabi_dmul+0x3b6>
    821c:	e6ea      	b.n	7ff4 <__aeabi_dmul+0x18c>
    821e:	4644      	mov	r4, r8
    8220:	4655      	mov	r5, sl
    8222:	08e2      	lsrs	r2, r4, #3
    8224:	0768      	lsls	r0, r5, #29
    8226:	4310      	orrs	r0, r2
    8228:	2201      	movs	r2, #1
    822a:	026c      	lsls	r4, r5, #9
    822c:	055b      	lsls	r3, r3, #21
    822e:	400a      	ands	r2, r1
    8230:	4680      	mov	r8, r0
    8232:	0b24      	lsrs	r4, r4, #12
    8234:	0d5b      	lsrs	r3, r3, #21
    8236:	4691      	mov	r9, r2
    8238:	e67b      	b.n	7f32 <__aeabi_dmul+0xca>
    823a:	46da      	mov	sl, fp
    823c:	4690      	mov	r8, r2
    823e:	1c1d      	adds	r5, r3, #0
    8240:	e669      	b.n	7f16 <__aeabi_dmul+0xae>
    8242:	2480      	movs	r4, #128	; 0x80
    8244:	0324      	lsls	r4, r4, #12
    8246:	4657      	mov	r7, sl
    8248:	4227      	tst	r7, r4
    824a:	d11c      	bne.n	8286 <__aeabi_dmul+0x41e>
    824c:	433c      	orrs	r4, r7
    824e:	0324      	lsls	r4, r4, #12
    8250:	0b24      	lsrs	r4, r4, #12
    8252:	4b48      	ldr	r3, [pc, #288]	; (8374 <__aeabi_dmul+0x50c>)
    8254:	e66d      	b.n	7f32 <__aeabi_dmul+0xca>
    8256:	1c03      	adds	r3, r0, #0
    8258:	3b28      	subs	r3, #40	; 0x28
    825a:	1c31      	adds	r1, r6, #0
    825c:	4099      	lsls	r1, r3
    825e:	468b      	mov	fp, r1
    8260:	2200      	movs	r2, #0
    8262:	e6c3      	b.n	7fec <__aeabi_dmul+0x184>
    8264:	1c30      	adds	r0, r6, #0
    8266:	f000 fcf5 	bl	8c54 <__clzsi2>
    826a:	3020      	adds	r0, #32
    826c:	e6ad      	b.n	7fca <__aeabi_dmul+0x162>
    826e:	3b28      	subs	r3, #40	; 0x28
    8270:	1c21      	adds	r1, r4, #0
    8272:	4099      	lsls	r1, r3
    8274:	2200      	movs	r2, #0
    8276:	468a      	mov	sl, r1
    8278:	4690      	mov	r8, r2
    827a:	e68e      	b.n	7f9a <__aeabi_dmul+0x132>
    827c:	1c20      	adds	r0, r4, #0
    827e:	f000 fce9 	bl	8c54 <__clzsi2>
    8282:	3020      	adds	r0, #32
    8284:	e678      	b.n	7f78 <__aeabi_dmul+0x110>
    8286:	4658      	mov	r0, fp
    8288:	4220      	tst	r0, r4
    828a:	d107      	bne.n	829c <__aeabi_dmul+0x434>
    828c:	4304      	orrs	r4, r0
    828e:	9903      	ldr	r1, [sp, #12]
    8290:	0324      	lsls	r4, r4, #12
    8292:	0b24      	lsrs	r4, r4, #12
    8294:	4689      	mov	r9, r1
    8296:	4690      	mov	r8, r2
    8298:	4b36      	ldr	r3, [pc, #216]	; (8374 <__aeabi_dmul+0x50c>)
    829a:	e64a      	b.n	7f32 <__aeabi_dmul+0xca>
    829c:	433c      	orrs	r4, r7
    829e:	0324      	lsls	r4, r4, #12
    82a0:	0b24      	lsrs	r4, r4, #12
    82a2:	4b34      	ldr	r3, [pc, #208]	; (8374 <__aeabi_dmul+0x50c>)
    82a4:	e645      	b.n	7f32 <__aeabi_dmul+0xca>
    82a6:	4b34      	ldr	r3, [pc, #208]	; (8378 <__aeabi_dmul+0x510>)
    82a8:	9e04      	ldr	r6, [sp, #16]
    82aa:	1b9b      	subs	r3, r3, r6
    82ac:	2b38      	cmp	r3, #56	; 0x38
    82ae:	dd06      	ble.n	82be <__aeabi_dmul+0x456>
    82b0:	2301      	movs	r3, #1
    82b2:	400b      	ands	r3, r1
    82b4:	2400      	movs	r4, #0
    82b6:	4699      	mov	r9, r3
    82b8:	46a0      	mov	r8, r4
    82ba:	2300      	movs	r3, #0
    82bc:	e639      	b.n	7f32 <__aeabi_dmul+0xca>
    82be:	2b1f      	cmp	r3, #31
    82c0:	dc25      	bgt.n	830e <__aeabi_dmul+0x4a6>
    82c2:	9c04      	ldr	r4, [sp, #16]
    82c4:	4d2d      	ldr	r5, [pc, #180]	; (837c <__aeabi_dmul+0x514>)
    82c6:	4646      	mov	r6, r8
    82c8:	1960      	adds	r0, r4, r5
    82ca:	4652      	mov	r2, sl
    82cc:	4644      	mov	r4, r8
    82ce:	4086      	lsls	r6, r0
    82d0:	40dc      	lsrs	r4, r3
    82d2:	4082      	lsls	r2, r0
    82d4:	4657      	mov	r7, sl
    82d6:	1c30      	adds	r0, r6, #0
    82d8:	4322      	orrs	r2, r4
    82da:	40df      	lsrs	r7, r3
    82dc:	1e44      	subs	r4, r0, #1
    82de:	41a0      	sbcs	r0, r4
    82e0:	4302      	orrs	r2, r0
    82e2:	1c3b      	adds	r3, r7, #0
    82e4:	0754      	lsls	r4, r2, #29
    82e6:	d009      	beq.n	82fc <__aeabi_dmul+0x494>
    82e8:	200f      	movs	r0, #15
    82ea:	4010      	ands	r0, r2
    82ec:	2804      	cmp	r0, #4
    82ee:	d005      	beq.n	82fc <__aeabi_dmul+0x494>
    82f0:	1d10      	adds	r0, r2, #4
    82f2:	4290      	cmp	r0, r2
    82f4:	4192      	sbcs	r2, r2
    82f6:	4252      	negs	r2, r2
    82f8:	189b      	adds	r3, r3, r2
    82fa:	1c02      	adds	r2, r0, #0
    82fc:	021d      	lsls	r5, r3, #8
    82fe:	d51a      	bpl.n	8336 <__aeabi_dmul+0x4ce>
    8300:	2301      	movs	r3, #1
    8302:	400b      	ands	r3, r1
    8304:	2400      	movs	r4, #0
    8306:	4699      	mov	r9, r3
    8308:	46a0      	mov	r8, r4
    830a:	2301      	movs	r3, #1
    830c:	e611      	b.n	7f32 <__aeabi_dmul+0xca>
    830e:	481c      	ldr	r0, [pc, #112]	; (8380 <__aeabi_dmul+0x518>)
    8310:	9c04      	ldr	r4, [sp, #16]
    8312:	4655      	mov	r5, sl
    8314:	1b00      	subs	r0, r0, r4
    8316:	40c5      	lsrs	r5, r0
    8318:	1c28      	adds	r0, r5, #0
    831a:	2b20      	cmp	r3, #32
    831c:	d016      	beq.n	834c <__aeabi_dmul+0x4e4>
    831e:	4e19      	ldr	r6, [pc, #100]	; (8384 <__aeabi_dmul+0x51c>)
    8320:	4657      	mov	r7, sl
    8322:	19a2      	adds	r2, r4, r6
    8324:	4097      	lsls	r7, r2
    8326:	1c3a      	adds	r2, r7, #0
    8328:	4643      	mov	r3, r8
    832a:	431a      	orrs	r2, r3
    832c:	1e53      	subs	r3, r2, #1
    832e:	419a      	sbcs	r2, r3
    8330:	4302      	orrs	r2, r0
    8332:	2300      	movs	r3, #0
    8334:	e7d6      	b.n	82e4 <__aeabi_dmul+0x47c>
    8336:	0758      	lsls	r0, r3, #29
    8338:	025b      	lsls	r3, r3, #9
    833a:	08d2      	lsrs	r2, r2, #3
    833c:	0b1c      	lsrs	r4, r3, #12
    833e:	2301      	movs	r3, #1
    8340:	400b      	ands	r3, r1
    8342:	4310      	orrs	r0, r2
    8344:	4699      	mov	r9, r3
    8346:	4680      	mov	r8, r0
    8348:	2300      	movs	r3, #0
    834a:	e5f2      	b.n	7f32 <__aeabi_dmul+0xca>
    834c:	2200      	movs	r2, #0
    834e:	e7eb      	b.n	8328 <__aeabi_dmul+0x4c0>
    8350:	2480      	movs	r4, #128	; 0x80
    8352:	0324      	lsls	r4, r4, #12
    8354:	4650      	mov	r0, sl
    8356:	2301      	movs	r3, #1
    8358:	4304      	orrs	r4, r0
    835a:	4019      	ands	r1, r3
    835c:	0324      	lsls	r4, r4, #12
    835e:	0b24      	lsrs	r4, r4, #12
    8360:	4689      	mov	r9, r1
    8362:	4b04      	ldr	r3, [pc, #16]	; (8374 <__aeabi_dmul+0x50c>)
    8364:	e5e5      	b.n	7f32 <__aeabi_dmul+0xca>
    8366:	46c0      	nop			; (mov r8, r8)
    8368:	000003ff 	.word	0x000003ff
    836c:	feffffff 	.word	0xfeffffff
    8370:	000007fe 	.word	0x000007fe
    8374:	000007ff 	.word	0x000007ff
    8378:	fffffc02 	.word	0xfffffc02
    837c:	0000041e 	.word	0x0000041e
    8380:	fffffbe2 	.word	0xfffffbe2
    8384:	0000043e 	.word	0x0000043e

00008388 <__aeabi_dsub>:
    8388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    838a:	465f      	mov	r7, fp
    838c:	4656      	mov	r6, sl
    838e:	4644      	mov	r4, r8
    8390:	464d      	mov	r5, r9
    8392:	b4f0      	push	{r4, r5, r6, r7}
    8394:	030c      	lsls	r4, r1, #12
    8396:	004d      	lsls	r5, r1, #1
    8398:	0fcf      	lsrs	r7, r1, #31
    839a:	0a61      	lsrs	r1, r4, #9
    839c:	0f44      	lsrs	r4, r0, #29
    839e:	4321      	orrs	r1, r4
    83a0:	00c4      	lsls	r4, r0, #3
    83a2:	0318      	lsls	r0, r3, #12
    83a4:	0fde      	lsrs	r6, r3, #31
    83a6:	4680      	mov	r8, r0
    83a8:	46b4      	mov	ip, r6
    83aa:	4646      	mov	r6, r8
    83ac:	0058      	lsls	r0, r3, #1
    83ae:	0a76      	lsrs	r6, r6, #9
    83b0:	0f53      	lsrs	r3, r2, #29
    83b2:	4333      	orrs	r3, r6
    83b4:	00d6      	lsls	r6, r2, #3
    83b6:	4ad1      	ldr	r2, [pc, #836]	; (86fc <__aeabi_dsub+0x374>)
    83b8:	0d6d      	lsrs	r5, r5, #21
    83ba:	46ba      	mov	sl, r7
    83bc:	0d40      	lsrs	r0, r0, #21
    83be:	46b3      	mov	fp, r6
    83c0:	4290      	cmp	r0, r2
    83c2:	d100      	bne.n	83c6 <__aeabi_dsub+0x3e>
    83c4:	e0f5      	b.n	85b2 <__aeabi_dsub+0x22a>
    83c6:	4662      	mov	r2, ip
    83c8:	2601      	movs	r6, #1
    83ca:	4072      	eors	r2, r6
    83cc:	4694      	mov	ip, r2
    83ce:	4567      	cmp	r7, ip
    83d0:	d100      	bne.n	83d4 <__aeabi_dsub+0x4c>
    83d2:	e0ab      	b.n	852c <__aeabi_dsub+0x1a4>
    83d4:	1a2f      	subs	r7, r5, r0
    83d6:	2f00      	cmp	r7, #0
    83d8:	dc00      	bgt.n	83dc <__aeabi_dsub+0x54>
    83da:	e111      	b.n	8600 <__aeabi_dsub+0x278>
    83dc:	2800      	cmp	r0, #0
    83de:	d13e      	bne.n	845e <__aeabi_dsub+0xd6>
    83e0:	4658      	mov	r0, fp
    83e2:	4318      	orrs	r0, r3
    83e4:	d000      	beq.n	83e8 <__aeabi_dsub+0x60>
    83e6:	e0f1      	b.n	85cc <__aeabi_dsub+0x244>
    83e8:	0760      	lsls	r0, r4, #29
    83ea:	d100      	bne.n	83ee <__aeabi_dsub+0x66>
    83ec:	e097      	b.n	851e <__aeabi_dsub+0x196>
    83ee:	230f      	movs	r3, #15
    83f0:	4023      	ands	r3, r4
    83f2:	2b04      	cmp	r3, #4
    83f4:	d100      	bne.n	83f8 <__aeabi_dsub+0x70>
    83f6:	e122      	b.n	863e <__aeabi_dsub+0x2b6>
    83f8:	1d22      	adds	r2, r4, #4
    83fa:	42a2      	cmp	r2, r4
    83fc:	41a4      	sbcs	r4, r4
    83fe:	4264      	negs	r4, r4
    8400:	2380      	movs	r3, #128	; 0x80
    8402:	1909      	adds	r1, r1, r4
    8404:	041b      	lsls	r3, r3, #16
    8406:	2701      	movs	r7, #1
    8408:	4650      	mov	r0, sl
    840a:	400b      	ands	r3, r1
    840c:	4007      	ands	r7, r0
    840e:	1c14      	adds	r4, r2, #0
    8410:	2b00      	cmp	r3, #0
    8412:	d100      	bne.n	8416 <__aeabi_dsub+0x8e>
    8414:	e079      	b.n	850a <__aeabi_dsub+0x182>
    8416:	4bb9      	ldr	r3, [pc, #740]	; (86fc <__aeabi_dsub+0x374>)
    8418:	3501      	adds	r5, #1
    841a:	429d      	cmp	r5, r3
    841c:	d100      	bne.n	8420 <__aeabi_dsub+0x98>
    841e:	e10b      	b.n	8638 <__aeabi_dsub+0x2b0>
    8420:	4bb7      	ldr	r3, [pc, #732]	; (8700 <__aeabi_dsub+0x378>)
    8422:	08e4      	lsrs	r4, r4, #3
    8424:	4019      	ands	r1, r3
    8426:	0748      	lsls	r0, r1, #29
    8428:	0249      	lsls	r1, r1, #9
    842a:	4304      	orrs	r4, r0
    842c:	0b0b      	lsrs	r3, r1, #12
    842e:	2000      	movs	r0, #0
    8430:	2100      	movs	r1, #0
    8432:	031b      	lsls	r3, r3, #12
    8434:	0b1a      	lsrs	r2, r3, #12
    8436:	0d0b      	lsrs	r3, r1, #20
    8438:	056d      	lsls	r5, r5, #21
    843a:	051b      	lsls	r3, r3, #20
    843c:	4313      	orrs	r3, r2
    843e:	086a      	lsrs	r2, r5, #1
    8440:	4db0      	ldr	r5, [pc, #704]	; (8704 <__aeabi_dsub+0x37c>)
    8442:	07ff      	lsls	r7, r7, #31
    8444:	401d      	ands	r5, r3
    8446:	4315      	orrs	r5, r2
    8448:	006d      	lsls	r5, r5, #1
    844a:	086d      	lsrs	r5, r5, #1
    844c:	1c29      	adds	r1, r5, #0
    844e:	4339      	orrs	r1, r7
    8450:	1c20      	adds	r0, r4, #0
    8452:	bc3c      	pop	{r2, r3, r4, r5}
    8454:	4690      	mov	r8, r2
    8456:	4699      	mov	r9, r3
    8458:	46a2      	mov	sl, r4
    845a:	46ab      	mov	fp, r5
    845c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    845e:	48a7      	ldr	r0, [pc, #668]	; (86fc <__aeabi_dsub+0x374>)
    8460:	4285      	cmp	r5, r0
    8462:	d0c1      	beq.n	83e8 <__aeabi_dsub+0x60>
    8464:	2080      	movs	r0, #128	; 0x80
    8466:	0400      	lsls	r0, r0, #16
    8468:	4303      	orrs	r3, r0
    846a:	2f38      	cmp	r7, #56	; 0x38
    846c:	dd00      	ble.n	8470 <__aeabi_dsub+0xe8>
    846e:	e0fd      	b.n	866c <__aeabi_dsub+0x2e4>
    8470:	2f1f      	cmp	r7, #31
    8472:	dd00      	ble.n	8476 <__aeabi_dsub+0xee>
    8474:	e131      	b.n	86da <__aeabi_dsub+0x352>
    8476:	2020      	movs	r0, #32
    8478:	1bc0      	subs	r0, r0, r7
    847a:	1c1a      	adds	r2, r3, #0
    847c:	465e      	mov	r6, fp
    847e:	4082      	lsls	r2, r0
    8480:	40fe      	lsrs	r6, r7
    8482:	4332      	orrs	r2, r6
    8484:	4694      	mov	ip, r2
    8486:	465a      	mov	r2, fp
    8488:	4082      	lsls	r2, r0
    848a:	1c10      	adds	r0, r2, #0
    848c:	1e42      	subs	r2, r0, #1
    848e:	4190      	sbcs	r0, r2
    8490:	40fb      	lsrs	r3, r7
    8492:	4662      	mov	r2, ip
    8494:	4302      	orrs	r2, r0
    8496:	1c1f      	adds	r7, r3, #0
    8498:	1aa2      	subs	r2, r4, r2
    849a:	4294      	cmp	r4, r2
    849c:	41a4      	sbcs	r4, r4
    849e:	4264      	negs	r4, r4
    84a0:	1bc9      	subs	r1, r1, r7
    84a2:	1b09      	subs	r1, r1, r4
    84a4:	1c14      	adds	r4, r2, #0
    84a6:	020a      	lsls	r2, r1, #8
    84a8:	d59e      	bpl.n	83e8 <__aeabi_dsub+0x60>
    84aa:	0249      	lsls	r1, r1, #9
    84ac:	0a4f      	lsrs	r7, r1, #9
    84ae:	2f00      	cmp	r7, #0
    84b0:	d100      	bne.n	84b4 <__aeabi_dsub+0x12c>
    84b2:	e0d6      	b.n	8662 <__aeabi_dsub+0x2da>
    84b4:	1c38      	adds	r0, r7, #0
    84b6:	f000 fbcd 	bl	8c54 <__clzsi2>
    84ba:	1c02      	adds	r2, r0, #0
    84bc:	3a08      	subs	r2, #8
    84be:	2a1f      	cmp	r2, #31
    84c0:	dd00      	ble.n	84c4 <__aeabi_dsub+0x13c>
    84c2:	e0c3      	b.n	864c <__aeabi_dsub+0x2c4>
    84c4:	2128      	movs	r1, #40	; 0x28
    84c6:	1c23      	adds	r3, r4, #0
    84c8:	1a09      	subs	r1, r1, r0
    84ca:	4097      	lsls	r7, r2
    84cc:	40cb      	lsrs	r3, r1
    84ce:	431f      	orrs	r7, r3
    84d0:	4094      	lsls	r4, r2
    84d2:	4295      	cmp	r5, r2
    84d4:	dd00      	ble.n	84d8 <__aeabi_dsub+0x150>
    84d6:	e0c0      	b.n	865a <__aeabi_dsub+0x2d2>
    84d8:	1b55      	subs	r5, r2, r5
    84da:	1c69      	adds	r1, r5, #1
    84dc:	291f      	cmp	r1, #31
    84de:	dd00      	ble.n	84e2 <__aeabi_dsub+0x15a>
    84e0:	e0ea      	b.n	86b8 <__aeabi_dsub+0x330>
    84e2:	221f      	movs	r2, #31
    84e4:	1b55      	subs	r5, r2, r5
    84e6:	1c3b      	adds	r3, r7, #0
    84e8:	1c22      	adds	r2, r4, #0
    84ea:	40ab      	lsls	r3, r5
    84ec:	40ca      	lsrs	r2, r1
    84ee:	40ac      	lsls	r4, r5
    84f0:	1e65      	subs	r5, r4, #1
    84f2:	41ac      	sbcs	r4, r5
    84f4:	4313      	orrs	r3, r2
    84f6:	40cf      	lsrs	r7, r1
    84f8:	431c      	orrs	r4, r3
    84fa:	1c39      	adds	r1, r7, #0
    84fc:	2500      	movs	r5, #0
    84fe:	e773      	b.n	83e8 <__aeabi_dsub+0x60>
    8500:	2180      	movs	r1, #128	; 0x80
    8502:	4d7e      	ldr	r5, [pc, #504]	; (86fc <__aeabi_dsub+0x374>)
    8504:	2700      	movs	r7, #0
    8506:	03c9      	lsls	r1, r1, #15
    8508:	2400      	movs	r4, #0
    850a:	4b7c      	ldr	r3, [pc, #496]	; (86fc <__aeabi_dsub+0x374>)
    850c:	0748      	lsls	r0, r1, #29
    850e:	08e4      	lsrs	r4, r4, #3
    8510:	4304      	orrs	r4, r0
    8512:	08c9      	lsrs	r1, r1, #3
    8514:	429d      	cmp	r5, r3
    8516:	d050      	beq.n	85ba <__aeabi_dsub+0x232>
    8518:	0309      	lsls	r1, r1, #12
    851a:	0b0b      	lsrs	r3, r1, #12
    851c:	e787      	b.n	842e <__aeabi_dsub+0xa6>
    851e:	2380      	movs	r3, #128	; 0x80
    8520:	041b      	lsls	r3, r3, #16
    8522:	2701      	movs	r7, #1
    8524:	4652      	mov	r2, sl
    8526:	400b      	ands	r3, r1
    8528:	4017      	ands	r7, r2
    852a:	e771      	b.n	8410 <__aeabi_dsub+0x88>
    852c:	1a2a      	subs	r2, r5, r0
    852e:	4694      	mov	ip, r2
    8530:	2a00      	cmp	r2, #0
    8532:	dc00      	bgt.n	8536 <__aeabi_dsub+0x1ae>
    8534:	e0a1      	b.n	867a <__aeabi_dsub+0x2f2>
    8536:	2800      	cmp	r0, #0
    8538:	d054      	beq.n	85e4 <__aeabi_dsub+0x25c>
    853a:	4870      	ldr	r0, [pc, #448]	; (86fc <__aeabi_dsub+0x374>)
    853c:	4285      	cmp	r5, r0
    853e:	d100      	bne.n	8542 <__aeabi_dsub+0x1ba>
    8540:	e752      	b.n	83e8 <__aeabi_dsub+0x60>
    8542:	2080      	movs	r0, #128	; 0x80
    8544:	0400      	lsls	r0, r0, #16
    8546:	4303      	orrs	r3, r0
    8548:	4660      	mov	r0, ip
    854a:	2838      	cmp	r0, #56	; 0x38
    854c:	dd00      	ble.n	8550 <__aeabi_dsub+0x1c8>
    854e:	e10e      	b.n	876e <__aeabi_dsub+0x3e6>
    8550:	281f      	cmp	r0, #31
    8552:	dd00      	ble.n	8556 <__aeabi_dsub+0x1ce>
    8554:	e157      	b.n	8806 <__aeabi_dsub+0x47e>
    8556:	4662      	mov	r2, ip
    8558:	2020      	movs	r0, #32
    855a:	1a80      	subs	r0, r0, r2
    855c:	1c1e      	adds	r6, r3, #0
    855e:	4086      	lsls	r6, r0
    8560:	46b1      	mov	r9, r6
    8562:	465e      	mov	r6, fp
    8564:	40d6      	lsrs	r6, r2
    8566:	464a      	mov	r2, r9
    8568:	4332      	orrs	r2, r6
    856a:	465e      	mov	r6, fp
    856c:	4086      	lsls	r6, r0
    856e:	4690      	mov	r8, r2
    8570:	1c30      	adds	r0, r6, #0
    8572:	1e42      	subs	r2, r0, #1
    8574:	4190      	sbcs	r0, r2
    8576:	4642      	mov	r2, r8
    8578:	4302      	orrs	r2, r0
    857a:	4660      	mov	r0, ip
    857c:	40c3      	lsrs	r3, r0
    857e:	1912      	adds	r2, r2, r4
    8580:	42a2      	cmp	r2, r4
    8582:	41a4      	sbcs	r4, r4
    8584:	4264      	negs	r4, r4
    8586:	1859      	adds	r1, r3, r1
    8588:	1909      	adds	r1, r1, r4
    858a:	1c14      	adds	r4, r2, #0
    858c:	0208      	lsls	r0, r1, #8
    858e:	d400      	bmi.n	8592 <__aeabi_dsub+0x20a>
    8590:	e72a      	b.n	83e8 <__aeabi_dsub+0x60>
    8592:	4b5a      	ldr	r3, [pc, #360]	; (86fc <__aeabi_dsub+0x374>)
    8594:	3501      	adds	r5, #1
    8596:	429d      	cmp	r5, r3
    8598:	d100      	bne.n	859c <__aeabi_dsub+0x214>
    859a:	e131      	b.n	8800 <__aeabi_dsub+0x478>
    859c:	4b58      	ldr	r3, [pc, #352]	; (8700 <__aeabi_dsub+0x378>)
    859e:	0860      	lsrs	r0, r4, #1
    85a0:	4019      	ands	r1, r3
    85a2:	2301      	movs	r3, #1
    85a4:	4023      	ands	r3, r4
    85a6:	1c1c      	adds	r4, r3, #0
    85a8:	4304      	orrs	r4, r0
    85aa:	07cb      	lsls	r3, r1, #31
    85ac:	431c      	orrs	r4, r3
    85ae:	0849      	lsrs	r1, r1, #1
    85b0:	e71a      	b.n	83e8 <__aeabi_dsub+0x60>
    85b2:	431e      	orrs	r6, r3
    85b4:	d000      	beq.n	85b8 <__aeabi_dsub+0x230>
    85b6:	e70a      	b.n	83ce <__aeabi_dsub+0x46>
    85b8:	e705      	b.n	83c6 <__aeabi_dsub+0x3e>
    85ba:	1c23      	adds	r3, r4, #0
    85bc:	430b      	orrs	r3, r1
    85be:	d03b      	beq.n	8638 <__aeabi_dsub+0x2b0>
    85c0:	2380      	movs	r3, #128	; 0x80
    85c2:	031b      	lsls	r3, r3, #12
    85c4:	430b      	orrs	r3, r1
    85c6:	031b      	lsls	r3, r3, #12
    85c8:	0b1b      	lsrs	r3, r3, #12
    85ca:	e730      	b.n	842e <__aeabi_dsub+0xa6>
    85cc:	3f01      	subs	r7, #1
    85ce:	2f00      	cmp	r7, #0
    85d0:	d16d      	bne.n	86ae <__aeabi_dsub+0x326>
    85d2:	465e      	mov	r6, fp
    85d4:	1ba2      	subs	r2, r4, r6
    85d6:	4294      	cmp	r4, r2
    85d8:	41a4      	sbcs	r4, r4
    85da:	4264      	negs	r4, r4
    85dc:	1ac9      	subs	r1, r1, r3
    85de:	1b09      	subs	r1, r1, r4
    85e0:	1c14      	adds	r4, r2, #0
    85e2:	e760      	b.n	84a6 <__aeabi_dsub+0x11e>
    85e4:	4658      	mov	r0, fp
    85e6:	4318      	orrs	r0, r3
    85e8:	d100      	bne.n	85ec <__aeabi_dsub+0x264>
    85ea:	e6fd      	b.n	83e8 <__aeabi_dsub+0x60>
    85ec:	2601      	movs	r6, #1
    85ee:	4276      	negs	r6, r6
    85f0:	44b4      	add	ip, r6
    85f2:	4660      	mov	r0, ip
    85f4:	2800      	cmp	r0, #0
    85f6:	d000      	beq.n	85fa <__aeabi_dsub+0x272>
    85f8:	e0d0      	b.n	879c <__aeabi_dsub+0x414>
    85fa:	465e      	mov	r6, fp
    85fc:	1932      	adds	r2, r6, r4
    85fe:	e7bf      	b.n	8580 <__aeabi_dsub+0x1f8>
    8600:	2f00      	cmp	r7, #0
    8602:	d000      	beq.n	8606 <__aeabi_dsub+0x27e>
    8604:	e080      	b.n	8708 <__aeabi_dsub+0x380>
    8606:	1c68      	adds	r0, r5, #1
    8608:	0540      	lsls	r0, r0, #21
    860a:	0d40      	lsrs	r0, r0, #21
    860c:	2801      	cmp	r0, #1
    860e:	dc00      	bgt.n	8612 <__aeabi_dsub+0x28a>
    8610:	e0e8      	b.n	87e4 <__aeabi_dsub+0x45c>
    8612:	465a      	mov	r2, fp
    8614:	1aa2      	subs	r2, r4, r2
    8616:	4294      	cmp	r4, r2
    8618:	41bf      	sbcs	r7, r7
    861a:	1ac8      	subs	r0, r1, r3
    861c:	427f      	negs	r7, r7
    861e:	1bc7      	subs	r7, r0, r7
    8620:	023e      	lsls	r6, r7, #8
    8622:	d400      	bmi.n	8626 <__aeabi_dsub+0x29e>
    8624:	e098      	b.n	8758 <__aeabi_dsub+0x3d0>
    8626:	4658      	mov	r0, fp
    8628:	1b04      	subs	r4, r0, r4
    862a:	45a3      	cmp	fp, r4
    862c:	4192      	sbcs	r2, r2
    862e:	1a59      	subs	r1, r3, r1
    8630:	4252      	negs	r2, r2
    8632:	1a8f      	subs	r7, r1, r2
    8634:	46e2      	mov	sl, ip
    8636:	e73a      	b.n	84ae <__aeabi_dsub+0x126>
    8638:	2300      	movs	r3, #0
    863a:	2400      	movs	r4, #0
    863c:	e6f7      	b.n	842e <__aeabi_dsub+0xa6>
    863e:	2380      	movs	r3, #128	; 0x80
    8640:	041b      	lsls	r3, r3, #16
    8642:	2701      	movs	r7, #1
    8644:	4656      	mov	r6, sl
    8646:	400b      	ands	r3, r1
    8648:	4037      	ands	r7, r6
    864a:	e6e1      	b.n	8410 <__aeabi_dsub+0x88>
    864c:	1c27      	adds	r7, r4, #0
    864e:	3828      	subs	r0, #40	; 0x28
    8650:	4087      	lsls	r7, r0
    8652:	2400      	movs	r4, #0
    8654:	4295      	cmp	r5, r2
    8656:	dc00      	bgt.n	865a <__aeabi_dsub+0x2d2>
    8658:	e73e      	b.n	84d8 <__aeabi_dsub+0x150>
    865a:	4929      	ldr	r1, [pc, #164]	; (8700 <__aeabi_dsub+0x378>)
    865c:	1aad      	subs	r5, r5, r2
    865e:	4039      	ands	r1, r7
    8660:	e6c2      	b.n	83e8 <__aeabi_dsub+0x60>
    8662:	1c20      	adds	r0, r4, #0
    8664:	f000 faf6 	bl	8c54 <__clzsi2>
    8668:	3020      	adds	r0, #32
    866a:	e726      	b.n	84ba <__aeabi_dsub+0x132>
    866c:	465a      	mov	r2, fp
    866e:	431a      	orrs	r2, r3
    8670:	1e53      	subs	r3, r2, #1
    8672:	419a      	sbcs	r2, r3
    8674:	b2d2      	uxtb	r2, r2
    8676:	2700      	movs	r7, #0
    8678:	e70e      	b.n	8498 <__aeabi_dsub+0x110>
    867a:	2a00      	cmp	r2, #0
    867c:	d000      	beq.n	8680 <__aeabi_dsub+0x2f8>
    867e:	e0de      	b.n	883e <__aeabi_dsub+0x4b6>
    8680:	1c68      	adds	r0, r5, #1
    8682:	0546      	lsls	r6, r0, #21
    8684:	0d76      	lsrs	r6, r6, #21
    8686:	2e01      	cmp	r6, #1
    8688:	dc00      	bgt.n	868c <__aeabi_dsub+0x304>
    868a:	e090      	b.n	87ae <__aeabi_dsub+0x426>
    868c:	4d1b      	ldr	r5, [pc, #108]	; (86fc <__aeabi_dsub+0x374>)
    868e:	42a8      	cmp	r0, r5
    8690:	d100      	bne.n	8694 <__aeabi_dsub+0x30c>
    8692:	e0f5      	b.n	8880 <__aeabi_dsub+0x4f8>
    8694:	465e      	mov	r6, fp
    8696:	1932      	adds	r2, r6, r4
    8698:	42a2      	cmp	r2, r4
    869a:	41a4      	sbcs	r4, r4
    869c:	4264      	negs	r4, r4
    869e:	1859      	adds	r1, r3, r1
    86a0:	1909      	adds	r1, r1, r4
    86a2:	07cc      	lsls	r4, r1, #31
    86a4:	0852      	lsrs	r2, r2, #1
    86a6:	4314      	orrs	r4, r2
    86a8:	0849      	lsrs	r1, r1, #1
    86aa:	1c05      	adds	r5, r0, #0
    86ac:	e69c      	b.n	83e8 <__aeabi_dsub+0x60>
    86ae:	4813      	ldr	r0, [pc, #76]	; (86fc <__aeabi_dsub+0x374>)
    86b0:	4285      	cmp	r5, r0
    86b2:	d000      	beq.n	86b6 <__aeabi_dsub+0x32e>
    86b4:	e6d9      	b.n	846a <__aeabi_dsub+0xe2>
    86b6:	e697      	b.n	83e8 <__aeabi_dsub+0x60>
    86b8:	1c2b      	adds	r3, r5, #0
    86ba:	3b1f      	subs	r3, #31
    86bc:	1c3e      	adds	r6, r7, #0
    86be:	40de      	lsrs	r6, r3
    86c0:	1c33      	adds	r3, r6, #0
    86c2:	2920      	cmp	r1, #32
    86c4:	d06f      	beq.n	87a6 <__aeabi_dsub+0x41e>
    86c6:	223f      	movs	r2, #63	; 0x3f
    86c8:	1b55      	subs	r5, r2, r5
    86ca:	40af      	lsls	r7, r5
    86cc:	433c      	orrs	r4, r7
    86ce:	1e60      	subs	r0, r4, #1
    86d0:	4184      	sbcs	r4, r0
    86d2:	431c      	orrs	r4, r3
    86d4:	2100      	movs	r1, #0
    86d6:	2500      	movs	r5, #0
    86d8:	e686      	b.n	83e8 <__aeabi_dsub+0x60>
    86da:	1c38      	adds	r0, r7, #0
    86dc:	3820      	subs	r0, #32
    86de:	1c1e      	adds	r6, r3, #0
    86e0:	40c6      	lsrs	r6, r0
    86e2:	1c30      	adds	r0, r6, #0
    86e4:	2f20      	cmp	r7, #32
    86e6:	d060      	beq.n	87aa <__aeabi_dsub+0x422>
    86e8:	2240      	movs	r2, #64	; 0x40
    86ea:	1bd7      	subs	r7, r2, r7
    86ec:	40bb      	lsls	r3, r7
    86ee:	465a      	mov	r2, fp
    86f0:	431a      	orrs	r2, r3
    86f2:	1e53      	subs	r3, r2, #1
    86f4:	419a      	sbcs	r2, r3
    86f6:	4302      	orrs	r2, r0
    86f8:	2700      	movs	r7, #0
    86fa:	e6cd      	b.n	8498 <__aeabi_dsub+0x110>
    86fc:	000007ff 	.word	0x000007ff
    8700:	ff7fffff 	.word	0xff7fffff
    8704:	800fffff 	.word	0x800fffff
    8708:	2d00      	cmp	r5, #0
    870a:	d037      	beq.n	877c <__aeabi_dsub+0x3f4>
    870c:	4db6      	ldr	r5, [pc, #728]	; (89e8 <__aeabi_dsub+0x660>)
    870e:	42a8      	cmp	r0, r5
    8710:	d100      	bne.n	8714 <__aeabi_dsub+0x38c>
    8712:	e08f      	b.n	8834 <__aeabi_dsub+0x4ac>
    8714:	2580      	movs	r5, #128	; 0x80
    8716:	042d      	lsls	r5, r5, #16
    8718:	427f      	negs	r7, r7
    871a:	4329      	orrs	r1, r5
    871c:	2f38      	cmp	r7, #56	; 0x38
    871e:	dd00      	ble.n	8722 <__aeabi_dsub+0x39a>
    8720:	e0a8      	b.n	8874 <__aeabi_dsub+0x4ec>
    8722:	2f1f      	cmp	r7, #31
    8724:	dd00      	ble.n	8728 <__aeabi_dsub+0x3a0>
    8726:	e124      	b.n	8972 <__aeabi_dsub+0x5ea>
    8728:	2520      	movs	r5, #32
    872a:	1bed      	subs	r5, r5, r7
    872c:	1c0e      	adds	r6, r1, #0
    872e:	40ae      	lsls	r6, r5
    8730:	46b0      	mov	r8, r6
    8732:	1c26      	adds	r6, r4, #0
    8734:	40fe      	lsrs	r6, r7
    8736:	4642      	mov	r2, r8
    8738:	40ac      	lsls	r4, r5
    873a:	4316      	orrs	r6, r2
    873c:	1e65      	subs	r5, r4, #1
    873e:	41ac      	sbcs	r4, r5
    8740:	4334      	orrs	r4, r6
    8742:	40f9      	lsrs	r1, r7
    8744:	465a      	mov	r2, fp
    8746:	1b14      	subs	r4, r2, r4
    8748:	45a3      	cmp	fp, r4
    874a:	4192      	sbcs	r2, r2
    874c:	1a5b      	subs	r3, r3, r1
    874e:	4252      	negs	r2, r2
    8750:	1a99      	subs	r1, r3, r2
    8752:	1c05      	adds	r5, r0, #0
    8754:	46e2      	mov	sl, ip
    8756:	e6a6      	b.n	84a6 <__aeabi_dsub+0x11e>
    8758:	1c13      	adds	r3, r2, #0
    875a:	433b      	orrs	r3, r7
    875c:	1c14      	adds	r4, r2, #0
    875e:	2b00      	cmp	r3, #0
    8760:	d000      	beq.n	8764 <__aeabi_dsub+0x3dc>
    8762:	e6a4      	b.n	84ae <__aeabi_dsub+0x126>
    8764:	2700      	movs	r7, #0
    8766:	2100      	movs	r1, #0
    8768:	2500      	movs	r5, #0
    876a:	2400      	movs	r4, #0
    876c:	e6cd      	b.n	850a <__aeabi_dsub+0x182>
    876e:	465a      	mov	r2, fp
    8770:	431a      	orrs	r2, r3
    8772:	1e53      	subs	r3, r2, #1
    8774:	419a      	sbcs	r2, r3
    8776:	b2d2      	uxtb	r2, r2
    8778:	2300      	movs	r3, #0
    877a:	e700      	b.n	857e <__aeabi_dsub+0x1f6>
    877c:	1c0d      	adds	r5, r1, #0
    877e:	4325      	orrs	r5, r4
    8780:	d058      	beq.n	8834 <__aeabi_dsub+0x4ac>
    8782:	43ff      	mvns	r7, r7
    8784:	2f00      	cmp	r7, #0
    8786:	d151      	bne.n	882c <__aeabi_dsub+0x4a4>
    8788:	465a      	mov	r2, fp
    878a:	1b14      	subs	r4, r2, r4
    878c:	45a3      	cmp	fp, r4
    878e:	4192      	sbcs	r2, r2
    8790:	1a59      	subs	r1, r3, r1
    8792:	4252      	negs	r2, r2
    8794:	1a89      	subs	r1, r1, r2
    8796:	1c05      	adds	r5, r0, #0
    8798:	46e2      	mov	sl, ip
    879a:	e684      	b.n	84a6 <__aeabi_dsub+0x11e>
    879c:	4892      	ldr	r0, [pc, #584]	; (89e8 <__aeabi_dsub+0x660>)
    879e:	4285      	cmp	r5, r0
    87a0:	d000      	beq.n	87a4 <__aeabi_dsub+0x41c>
    87a2:	e6d1      	b.n	8548 <__aeabi_dsub+0x1c0>
    87a4:	e620      	b.n	83e8 <__aeabi_dsub+0x60>
    87a6:	2700      	movs	r7, #0
    87a8:	e790      	b.n	86cc <__aeabi_dsub+0x344>
    87aa:	2300      	movs	r3, #0
    87ac:	e79f      	b.n	86ee <__aeabi_dsub+0x366>
    87ae:	1c08      	adds	r0, r1, #0
    87b0:	4320      	orrs	r0, r4
    87b2:	2d00      	cmp	r5, #0
    87b4:	d000      	beq.n	87b8 <__aeabi_dsub+0x430>
    87b6:	e0c2      	b.n	893e <__aeabi_dsub+0x5b6>
    87b8:	2800      	cmp	r0, #0
    87ba:	d100      	bne.n	87be <__aeabi_dsub+0x436>
    87bc:	e0ef      	b.n	899e <__aeabi_dsub+0x616>
    87be:	4658      	mov	r0, fp
    87c0:	4318      	orrs	r0, r3
    87c2:	d100      	bne.n	87c6 <__aeabi_dsub+0x43e>
    87c4:	e610      	b.n	83e8 <__aeabi_dsub+0x60>
    87c6:	4658      	mov	r0, fp
    87c8:	1902      	adds	r2, r0, r4
    87ca:	42a2      	cmp	r2, r4
    87cc:	41a4      	sbcs	r4, r4
    87ce:	4264      	negs	r4, r4
    87d0:	1859      	adds	r1, r3, r1
    87d2:	1909      	adds	r1, r1, r4
    87d4:	1c14      	adds	r4, r2, #0
    87d6:	020a      	lsls	r2, r1, #8
    87d8:	d400      	bmi.n	87dc <__aeabi_dsub+0x454>
    87da:	e605      	b.n	83e8 <__aeabi_dsub+0x60>
    87dc:	4b83      	ldr	r3, [pc, #524]	; (89ec <__aeabi_dsub+0x664>)
    87de:	2501      	movs	r5, #1
    87e0:	4019      	ands	r1, r3
    87e2:	e601      	b.n	83e8 <__aeabi_dsub+0x60>
    87e4:	1c08      	adds	r0, r1, #0
    87e6:	4320      	orrs	r0, r4
    87e8:	2d00      	cmp	r5, #0
    87ea:	d138      	bne.n	885e <__aeabi_dsub+0x4d6>
    87ec:	2800      	cmp	r0, #0
    87ee:	d16f      	bne.n	88d0 <__aeabi_dsub+0x548>
    87f0:	4659      	mov	r1, fp
    87f2:	4319      	orrs	r1, r3
    87f4:	d003      	beq.n	87fe <__aeabi_dsub+0x476>
    87f6:	1c19      	adds	r1, r3, #0
    87f8:	465c      	mov	r4, fp
    87fa:	46e2      	mov	sl, ip
    87fc:	e5f4      	b.n	83e8 <__aeabi_dsub+0x60>
    87fe:	2700      	movs	r7, #0
    8800:	2100      	movs	r1, #0
    8802:	2400      	movs	r4, #0
    8804:	e681      	b.n	850a <__aeabi_dsub+0x182>
    8806:	4660      	mov	r0, ip
    8808:	3820      	subs	r0, #32
    880a:	1c1a      	adds	r2, r3, #0
    880c:	40c2      	lsrs	r2, r0
    880e:	4666      	mov	r6, ip
    8810:	1c10      	adds	r0, r2, #0
    8812:	2e20      	cmp	r6, #32
    8814:	d100      	bne.n	8818 <__aeabi_dsub+0x490>
    8816:	e0aa      	b.n	896e <__aeabi_dsub+0x5e6>
    8818:	2240      	movs	r2, #64	; 0x40
    881a:	1b92      	subs	r2, r2, r6
    881c:	4093      	lsls	r3, r2
    881e:	465a      	mov	r2, fp
    8820:	431a      	orrs	r2, r3
    8822:	1e53      	subs	r3, r2, #1
    8824:	419a      	sbcs	r2, r3
    8826:	4302      	orrs	r2, r0
    8828:	2300      	movs	r3, #0
    882a:	e6a8      	b.n	857e <__aeabi_dsub+0x1f6>
    882c:	4d6e      	ldr	r5, [pc, #440]	; (89e8 <__aeabi_dsub+0x660>)
    882e:	42a8      	cmp	r0, r5
    8830:	d000      	beq.n	8834 <__aeabi_dsub+0x4ac>
    8832:	e773      	b.n	871c <__aeabi_dsub+0x394>
    8834:	1c19      	adds	r1, r3, #0
    8836:	465c      	mov	r4, fp
    8838:	1c05      	adds	r5, r0, #0
    883a:	46e2      	mov	sl, ip
    883c:	e5d4      	b.n	83e8 <__aeabi_dsub+0x60>
    883e:	2d00      	cmp	r5, #0
    8840:	d122      	bne.n	8888 <__aeabi_dsub+0x500>
    8842:	1c0d      	adds	r5, r1, #0
    8844:	4325      	orrs	r5, r4
    8846:	d076      	beq.n	8936 <__aeabi_dsub+0x5ae>
    8848:	43d5      	mvns	r5, r2
    884a:	2d00      	cmp	r5, #0
    884c:	d170      	bne.n	8930 <__aeabi_dsub+0x5a8>
    884e:	445c      	add	r4, fp
    8850:	455c      	cmp	r4, fp
    8852:	4192      	sbcs	r2, r2
    8854:	1859      	adds	r1, r3, r1
    8856:	4252      	negs	r2, r2
    8858:	1889      	adds	r1, r1, r2
    885a:	1c05      	adds	r5, r0, #0
    885c:	e696      	b.n	858c <__aeabi_dsub+0x204>
    885e:	2800      	cmp	r0, #0
    8860:	d14c      	bne.n	88fc <__aeabi_dsub+0x574>
    8862:	4659      	mov	r1, fp
    8864:	4319      	orrs	r1, r3
    8866:	d100      	bne.n	886a <__aeabi_dsub+0x4e2>
    8868:	e64a      	b.n	8500 <__aeabi_dsub+0x178>
    886a:	1c19      	adds	r1, r3, #0
    886c:	465c      	mov	r4, fp
    886e:	46e2      	mov	sl, ip
    8870:	4d5d      	ldr	r5, [pc, #372]	; (89e8 <__aeabi_dsub+0x660>)
    8872:	e5b9      	b.n	83e8 <__aeabi_dsub+0x60>
    8874:	430c      	orrs	r4, r1
    8876:	1e61      	subs	r1, r4, #1
    8878:	418c      	sbcs	r4, r1
    887a:	b2e4      	uxtb	r4, r4
    887c:	2100      	movs	r1, #0
    887e:	e761      	b.n	8744 <__aeabi_dsub+0x3bc>
    8880:	1c05      	adds	r5, r0, #0
    8882:	2100      	movs	r1, #0
    8884:	2400      	movs	r4, #0
    8886:	e640      	b.n	850a <__aeabi_dsub+0x182>
    8888:	4d57      	ldr	r5, [pc, #348]	; (89e8 <__aeabi_dsub+0x660>)
    888a:	42a8      	cmp	r0, r5
    888c:	d053      	beq.n	8936 <__aeabi_dsub+0x5ae>
    888e:	4255      	negs	r5, r2
    8890:	2280      	movs	r2, #128	; 0x80
    8892:	0416      	lsls	r6, r2, #16
    8894:	4331      	orrs	r1, r6
    8896:	2d38      	cmp	r5, #56	; 0x38
    8898:	dc7b      	bgt.n	8992 <__aeabi_dsub+0x60a>
    889a:	2d1f      	cmp	r5, #31
    889c:	dd00      	ble.n	88a0 <__aeabi_dsub+0x518>
    889e:	e08c      	b.n	89ba <__aeabi_dsub+0x632>
    88a0:	2220      	movs	r2, #32
    88a2:	1b56      	subs	r6, r2, r5
    88a4:	1c0a      	adds	r2, r1, #0
    88a6:	46b4      	mov	ip, r6
    88a8:	40b2      	lsls	r2, r6
    88aa:	1c26      	adds	r6, r4, #0
    88ac:	40ee      	lsrs	r6, r5
    88ae:	4332      	orrs	r2, r6
    88b0:	4690      	mov	r8, r2
    88b2:	4662      	mov	r2, ip
    88b4:	4094      	lsls	r4, r2
    88b6:	1e66      	subs	r6, r4, #1
    88b8:	41b4      	sbcs	r4, r6
    88ba:	4642      	mov	r2, r8
    88bc:	4314      	orrs	r4, r2
    88be:	40e9      	lsrs	r1, r5
    88c0:	445c      	add	r4, fp
    88c2:	455c      	cmp	r4, fp
    88c4:	4192      	sbcs	r2, r2
    88c6:	18cb      	adds	r3, r1, r3
    88c8:	4252      	negs	r2, r2
    88ca:	1899      	adds	r1, r3, r2
    88cc:	1c05      	adds	r5, r0, #0
    88ce:	e65d      	b.n	858c <__aeabi_dsub+0x204>
    88d0:	4658      	mov	r0, fp
    88d2:	4318      	orrs	r0, r3
    88d4:	d100      	bne.n	88d8 <__aeabi_dsub+0x550>
    88d6:	e587      	b.n	83e8 <__aeabi_dsub+0x60>
    88d8:	465e      	mov	r6, fp
    88da:	1ba7      	subs	r7, r4, r6
    88dc:	42bc      	cmp	r4, r7
    88de:	4192      	sbcs	r2, r2
    88e0:	1ac8      	subs	r0, r1, r3
    88e2:	4252      	negs	r2, r2
    88e4:	1a80      	subs	r0, r0, r2
    88e6:	0206      	lsls	r6, r0, #8
    88e8:	d560      	bpl.n	89ac <__aeabi_dsub+0x624>
    88ea:	4658      	mov	r0, fp
    88ec:	1b04      	subs	r4, r0, r4
    88ee:	45a3      	cmp	fp, r4
    88f0:	4192      	sbcs	r2, r2
    88f2:	1a59      	subs	r1, r3, r1
    88f4:	4252      	negs	r2, r2
    88f6:	1a89      	subs	r1, r1, r2
    88f8:	46e2      	mov	sl, ip
    88fa:	e575      	b.n	83e8 <__aeabi_dsub+0x60>
    88fc:	4658      	mov	r0, fp
    88fe:	4318      	orrs	r0, r3
    8900:	d033      	beq.n	896a <__aeabi_dsub+0x5e2>
    8902:	0748      	lsls	r0, r1, #29
    8904:	08e4      	lsrs	r4, r4, #3
    8906:	4304      	orrs	r4, r0
    8908:	2080      	movs	r0, #128	; 0x80
    890a:	08c9      	lsrs	r1, r1, #3
    890c:	0300      	lsls	r0, r0, #12
    890e:	4201      	tst	r1, r0
    8910:	d008      	beq.n	8924 <__aeabi_dsub+0x59c>
    8912:	08dd      	lsrs	r5, r3, #3
    8914:	4205      	tst	r5, r0
    8916:	d105      	bne.n	8924 <__aeabi_dsub+0x59c>
    8918:	4659      	mov	r1, fp
    891a:	08ca      	lsrs	r2, r1, #3
    891c:	075c      	lsls	r4, r3, #29
    891e:	4314      	orrs	r4, r2
    8920:	1c29      	adds	r1, r5, #0
    8922:	46e2      	mov	sl, ip
    8924:	0f63      	lsrs	r3, r4, #29
    8926:	00c9      	lsls	r1, r1, #3
    8928:	4319      	orrs	r1, r3
    892a:	00e4      	lsls	r4, r4, #3
    892c:	4d2e      	ldr	r5, [pc, #184]	; (89e8 <__aeabi_dsub+0x660>)
    892e:	e55b      	b.n	83e8 <__aeabi_dsub+0x60>
    8930:	4a2d      	ldr	r2, [pc, #180]	; (89e8 <__aeabi_dsub+0x660>)
    8932:	4290      	cmp	r0, r2
    8934:	d1af      	bne.n	8896 <__aeabi_dsub+0x50e>
    8936:	1c19      	adds	r1, r3, #0
    8938:	465c      	mov	r4, fp
    893a:	1c05      	adds	r5, r0, #0
    893c:	e554      	b.n	83e8 <__aeabi_dsub+0x60>
    893e:	2800      	cmp	r0, #0
    8940:	d030      	beq.n	89a4 <__aeabi_dsub+0x61c>
    8942:	4658      	mov	r0, fp
    8944:	4318      	orrs	r0, r3
    8946:	d010      	beq.n	896a <__aeabi_dsub+0x5e2>
    8948:	2580      	movs	r5, #128	; 0x80
    894a:	0748      	lsls	r0, r1, #29
    894c:	08e4      	lsrs	r4, r4, #3
    894e:	08c9      	lsrs	r1, r1, #3
    8950:	032d      	lsls	r5, r5, #12
    8952:	4304      	orrs	r4, r0
    8954:	4229      	tst	r1, r5
    8956:	d0e5      	beq.n	8924 <__aeabi_dsub+0x59c>
    8958:	08d8      	lsrs	r0, r3, #3
    895a:	4228      	tst	r0, r5
    895c:	d1e2      	bne.n	8924 <__aeabi_dsub+0x59c>
    895e:	465d      	mov	r5, fp
    8960:	08ea      	lsrs	r2, r5, #3
    8962:	075c      	lsls	r4, r3, #29
    8964:	4314      	orrs	r4, r2
    8966:	1c01      	adds	r1, r0, #0
    8968:	e7dc      	b.n	8924 <__aeabi_dsub+0x59c>
    896a:	4d1f      	ldr	r5, [pc, #124]	; (89e8 <__aeabi_dsub+0x660>)
    896c:	e53c      	b.n	83e8 <__aeabi_dsub+0x60>
    896e:	2300      	movs	r3, #0
    8970:	e755      	b.n	881e <__aeabi_dsub+0x496>
    8972:	1c3d      	adds	r5, r7, #0
    8974:	3d20      	subs	r5, #32
    8976:	1c0e      	adds	r6, r1, #0
    8978:	40ee      	lsrs	r6, r5
    897a:	1c35      	adds	r5, r6, #0
    897c:	2f20      	cmp	r7, #32
    897e:	d02e      	beq.n	89de <__aeabi_dsub+0x656>
    8980:	2640      	movs	r6, #64	; 0x40
    8982:	1bf7      	subs	r7, r6, r7
    8984:	40b9      	lsls	r1, r7
    8986:	430c      	orrs	r4, r1
    8988:	1e61      	subs	r1, r4, #1
    898a:	418c      	sbcs	r4, r1
    898c:	432c      	orrs	r4, r5
    898e:	2100      	movs	r1, #0
    8990:	e6d8      	b.n	8744 <__aeabi_dsub+0x3bc>
    8992:	430c      	orrs	r4, r1
    8994:	1e61      	subs	r1, r4, #1
    8996:	418c      	sbcs	r4, r1
    8998:	b2e4      	uxtb	r4, r4
    899a:	2100      	movs	r1, #0
    899c:	e790      	b.n	88c0 <__aeabi_dsub+0x538>
    899e:	1c19      	adds	r1, r3, #0
    89a0:	465c      	mov	r4, fp
    89a2:	e521      	b.n	83e8 <__aeabi_dsub+0x60>
    89a4:	1c19      	adds	r1, r3, #0
    89a6:	465c      	mov	r4, fp
    89a8:	4d0f      	ldr	r5, [pc, #60]	; (89e8 <__aeabi_dsub+0x660>)
    89aa:	e51d      	b.n	83e8 <__aeabi_dsub+0x60>
    89ac:	1c03      	adds	r3, r0, #0
    89ae:	433b      	orrs	r3, r7
    89b0:	d100      	bne.n	89b4 <__aeabi_dsub+0x62c>
    89b2:	e724      	b.n	87fe <__aeabi_dsub+0x476>
    89b4:	1c01      	adds	r1, r0, #0
    89b6:	1c3c      	adds	r4, r7, #0
    89b8:	e516      	b.n	83e8 <__aeabi_dsub+0x60>
    89ba:	2620      	movs	r6, #32
    89bc:	4276      	negs	r6, r6
    89be:	1976      	adds	r6, r6, r5
    89c0:	1c0a      	adds	r2, r1, #0
    89c2:	40f2      	lsrs	r2, r6
    89c4:	4690      	mov	r8, r2
    89c6:	2d20      	cmp	r5, #32
    89c8:	d00b      	beq.n	89e2 <__aeabi_dsub+0x65a>
    89ca:	2640      	movs	r6, #64	; 0x40
    89cc:	1b75      	subs	r5, r6, r5
    89ce:	40a9      	lsls	r1, r5
    89d0:	430c      	orrs	r4, r1
    89d2:	1e61      	subs	r1, r4, #1
    89d4:	418c      	sbcs	r4, r1
    89d6:	4645      	mov	r5, r8
    89d8:	432c      	orrs	r4, r5
    89da:	2100      	movs	r1, #0
    89dc:	e770      	b.n	88c0 <__aeabi_dsub+0x538>
    89de:	2100      	movs	r1, #0
    89e0:	e7d1      	b.n	8986 <__aeabi_dsub+0x5fe>
    89e2:	2100      	movs	r1, #0
    89e4:	e7f4      	b.n	89d0 <__aeabi_dsub+0x648>
    89e6:	46c0      	nop			; (mov r8, r8)
    89e8:	000007ff 	.word	0x000007ff
    89ec:	ff7fffff 	.word	0xff7fffff

000089f0 <__aeabi_d2iz>:
    89f0:	b570      	push	{r4, r5, r6, lr}
    89f2:	1c0b      	adds	r3, r1, #0
    89f4:	4c12      	ldr	r4, [pc, #72]	; (8a40 <__aeabi_d2iz+0x50>)
    89f6:	0309      	lsls	r1, r1, #12
    89f8:	0b0e      	lsrs	r6, r1, #12
    89fa:	0059      	lsls	r1, r3, #1
    89fc:	1c02      	adds	r2, r0, #0
    89fe:	0d49      	lsrs	r1, r1, #21
    8a00:	0fdd      	lsrs	r5, r3, #31
    8a02:	2000      	movs	r0, #0
    8a04:	42a1      	cmp	r1, r4
    8a06:	dd11      	ble.n	8a2c <__aeabi_d2iz+0x3c>
    8a08:	480e      	ldr	r0, [pc, #56]	; (8a44 <__aeabi_d2iz+0x54>)
    8a0a:	4281      	cmp	r1, r0
    8a0c:	dc0f      	bgt.n	8a2e <__aeabi_d2iz+0x3e>
    8a0e:	2080      	movs	r0, #128	; 0x80
    8a10:	0340      	lsls	r0, r0, #13
    8a12:	4306      	orrs	r6, r0
    8a14:	480c      	ldr	r0, [pc, #48]	; (8a48 <__aeabi_d2iz+0x58>)
    8a16:	1a40      	subs	r0, r0, r1
    8a18:	281f      	cmp	r0, #31
    8a1a:	dd0b      	ble.n	8a34 <__aeabi_d2iz+0x44>
    8a1c:	4a0b      	ldr	r2, [pc, #44]	; (8a4c <__aeabi_d2iz+0x5c>)
    8a1e:	1a52      	subs	r2, r2, r1
    8a20:	40d6      	lsrs	r6, r2
    8a22:	1c32      	adds	r2, r6, #0
    8a24:	4250      	negs	r0, r2
    8a26:	2d00      	cmp	r5, #0
    8a28:	d100      	bne.n	8a2c <__aeabi_d2iz+0x3c>
    8a2a:	1c10      	adds	r0, r2, #0
    8a2c:	bd70      	pop	{r4, r5, r6, pc}
    8a2e:	4b08      	ldr	r3, [pc, #32]	; (8a50 <__aeabi_d2iz+0x60>)
    8a30:	18e8      	adds	r0, r5, r3
    8a32:	e7fb      	b.n	8a2c <__aeabi_d2iz+0x3c>
    8a34:	4b07      	ldr	r3, [pc, #28]	; (8a54 <__aeabi_d2iz+0x64>)
    8a36:	40c2      	lsrs	r2, r0
    8a38:	18c9      	adds	r1, r1, r3
    8a3a:	408e      	lsls	r6, r1
    8a3c:	4332      	orrs	r2, r6
    8a3e:	e7f1      	b.n	8a24 <__aeabi_d2iz+0x34>
    8a40:	000003fe 	.word	0x000003fe
    8a44:	0000041d 	.word	0x0000041d
    8a48:	00000433 	.word	0x00000433
    8a4c:	00000413 	.word	0x00000413
    8a50:	7fffffff 	.word	0x7fffffff
    8a54:	fffffbed 	.word	0xfffffbed

00008a58 <__aeabi_i2d>:
    8a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8a5a:	1e04      	subs	r4, r0, #0
    8a5c:	d031      	beq.n	8ac2 <__aeabi_i2d+0x6a>
    8a5e:	0fc7      	lsrs	r7, r0, #31
    8a60:	d000      	beq.n	8a64 <__aeabi_i2d+0xc>
    8a62:	4244      	negs	r4, r0
    8a64:	1c20      	adds	r0, r4, #0
    8a66:	f000 f8f5 	bl	8c54 <__clzsi2>
    8a6a:	4d18      	ldr	r5, [pc, #96]	; (8acc <__aeabi_i2d+0x74>)
    8a6c:	1a2d      	subs	r5, r5, r0
    8a6e:	280a      	cmp	r0, #10
    8a70:	dd19      	ble.n	8aa6 <__aeabi_i2d+0x4e>
    8a72:	380b      	subs	r0, #11
    8a74:	4084      	lsls	r4, r0
    8a76:	0324      	lsls	r4, r4, #12
    8a78:	056d      	lsls	r5, r5, #21
    8a7a:	0b24      	lsrs	r4, r4, #12
    8a7c:	0d6d      	lsrs	r5, r5, #21
    8a7e:	1c3a      	adds	r2, r7, #0
    8a80:	2600      	movs	r6, #0
    8a82:	2000      	movs	r0, #0
    8a84:	2100      	movs	r1, #0
    8a86:	0d0b      	lsrs	r3, r1, #20
    8a88:	0324      	lsls	r4, r4, #12
    8a8a:	0b24      	lsrs	r4, r4, #12
    8a8c:	051b      	lsls	r3, r3, #20
    8a8e:	4323      	orrs	r3, r4
    8a90:	4c0f      	ldr	r4, [pc, #60]	; (8ad0 <__aeabi_i2d+0x78>)
    8a92:	052d      	lsls	r5, r5, #20
    8a94:	401c      	ands	r4, r3
    8a96:	432c      	orrs	r4, r5
    8a98:	0064      	lsls	r4, r4, #1
    8a9a:	0864      	lsrs	r4, r4, #1
    8a9c:	07d3      	lsls	r3, r2, #31
    8a9e:	1c21      	adds	r1, r4, #0
    8aa0:	1c30      	adds	r0, r6, #0
    8aa2:	4319      	orrs	r1, r3
    8aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8aa6:	1c06      	adds	r6, r0, #0
    8aa8:	3615      	adds	r6, #21
    8aaa:	1c23      	adds	r3, r4, #0
    8aac:	40b3      	lsls	r3, r6
    8aae:	1c1e      	adds	r6, r3, #0
    8ab0:	230b      	movs	r3, #11
    8ab2:	1a18      	subs	r0, r3, r0
    8ab4:	40c4      	lsrs	r4, r0
    8ab6:	0324      	lsls	r4, r4, #12
    8ab8:	056d      	lsls	r5, r5, #21
    8aba:	0b24      	lsrs	r4, r4, #12
    8abc:	0d6d      	lsrs	r5, r5, #21
    8abe:	1c3a      	adds	r2, r7, #0
    8ac0:	e7df      	b.n	8a82 <__aeabi_i2d+0x2a>
    8ac2:	2200      	movs	r2, #0
    8ac4:	2500      	movs	r5, #0
    8ac6:	2400      	movs	r4, #0
    8ac8:	2600      	movs	r6, #0
    8aca:	e7da      	b.n	8a82 <__aeabi_i2d+0x2a>
    8acc:	0000041e 	.word	0x0000041e
    8ad0:	800fffff 	.word	0x800fffff

00008ad4 <__aeabi_ui2d>:
    8ad4:	b510      	push	{r4, lr}
    8ad6:	1e04      	subs	r4, r0, #0
    8ad8:	d028      	beq.n	8b2c <__aeabi_ui2d+0x58>
    8ada:	f000 f8bb 	bl	8c54 <__clzsi2>
    8ade:	4a15      	ldr	r2, [pc, #84]	; (8b34 <__aeabi_ui2d+0x60>)
    8ae0:	1a12      	subs	r2, r2, r0
    8ae2:	280a      	cmp	r0, #10
    8ae4:	dd15      	ble.n	8b12 <__aeabi_ui2d+0x3e>
    8ae6:	380b      	subs	r0, #11
    8ae8:	4084      	lsls	r4, r0
    8aea:	0324      	lsls	r4, r4, #12
    8aec:	0552      	lsls	r2, r2, #21
    8aee:	0b24      	lsrs	r4, r4, #12
    8af0:	0d52      	lsrs	r2, r2, #21
    8af2:	2300      	movs	r3, #0
    8af4:	2000      	movs	r0, #0
    8af6:	2100      	movs	r1, #0
    8af8:	0324      	lsls	r4, r4, #12
    8afa:	1c18      	adds	r0, r3, #0
    8afc:	0d0b      	lsrs	r3, r1, #20
    8afe:	0b24      	lsrs	r4, r4, #12
    8b00:	051b      	lsls	r3, r3, #20
    8b02:	4323      	orrs	r3, r4
    8b04:	4c0c      	ldr	r4, [pc, #48]	; (8b38 <__aeabi_ui2d+0x64>)
    8b06:	0512      	lsls	r2, r2, #20
    8b08:	401c      	ands	r4, r3
    8b0a:	4314      	orrs	r4, r2
    8b0c:	0064      	lsls	r4, r4, #1
    8b0e:	0861      	lsrs	r1, r4, #1
    8b10:	bd10      	pop	{r4, pc}
    8b12:	1c03      	adds	r3, r0, #0
    8b14:	3315      	adds	r3, #21
    8b16:	1c21      	adds	r1, r4, #0
    8b18:	4099      	lsls	r1, r3
    8b1a:	1c0b      	adds	r3, r1, #0
    8b1c:	210b      	movs	r1, #11
    8b1e:	1a08      	subs	r0, r1, r0
    8b20:	40c4      	lsrs	r4, r0
    8b22:	0324      	lsls	r4, r4, #12
    8b24:	0552      	lsls	r2, r2, #21
    8b26:	0b24      	lsrs	r4, r4, #12
    8b28:	0d52      	lsrs	r2, r2, #21
    8b2a:	e7e3      	b.n	8af4 <__aeabi_ui2d+0x20>
    8b2c:	2200      	movs	r2, #0
    8b2e:	2400      	movs	r4, #0
    8b30:	2300      	movs	r3, #0
    8b32:	e7df      	b.n	8af4 <__aeabi_ui2d+0x20>
    8b34:	0000041e 	.word	0x0000041e
    8b38:	800fffff 	.word	0x800fffff

00008b3c <__aeabi_d2f>:
    8b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b3e:	004b      	lsls	r3, r1, #1
    8b40:	030d      	lsls	r5, r1, #12
    8b42:	0f42      	lsrs	r2, r0, #29
    8b44:	0d5b      	lsrs	r3, r3, #21
    8b46:	0a6d      	lsrs	r5, r5, #9
    8b48:	4315      	orrs	r5, r2
    8b4a:	1c5a      	adds	r2, r3, #1
    8b4c:	0552      	lsls	r2, r2, #21
    8b4e:	0fcc      	lsrs	r4, r1, #31
    8b50:	00c6      	lsls	r6, r0, #3
    8b52:	0d52      	lsrs	r2, r2, #21
    8b54:	2a01      	cmp	r2, #1
    8b56:	dd27      	ble.n	8ba8 <__aeabi_d2f+0x6c>
    8b58:	4f39      	ldr	r7, [pc, #228]	; (8c40 <__aeabi_d2f+0x104>)
    8b5a:	19da      	adds	r2, r3, r7
    8b5c:	2afe      	cmp	r2, #254	; 0xfe
    8b5e:	dc1a      	bgt.n	8b96 <__aeabi_d2f+0x5a>
    8b60:	2a00      	cmp	r2, #0
    8b62:	dd35      	ble.n	8bd0 <__aeabi_d2f+0x94>
    8b64:	0180      	lsls	r0, r0, #6
    8b66:	00ed      	lsls	r5, r5, #3
    8b68:	1e43      	subs	r3, r0, #1
    8b6a:	4198      	sbcs	r0, r3
    8b6c:	4328      	orrs	r0, r5
    8b6e:	0f76      	lsrs	r6, r6, #29
    8b70:	4330      	orrs	r0, r6
    8b72:	0743      	lsls	r3, r0, #29
    8b74:	d004      	beq.n	8b80 <__aeabi_d2f+0x44>
    8b76:	230f      	movs	r3, #15
    8b78:	4003      	ands	r3, r0
    8b7a:	2b04      	cmp	r3, #4
    8b7c:	d000      	beq.n	8b80 <__aeabi_d2f+0x44>
    8b7e:	3004      	adds	r0, #4
    8b80:	2180      	movs	r1, #128	; 0x80
    8b82:	04c9      	lsls	r1, r1, #19
    8b84:	4001      	ands	r1, r0
    8b86:	d027      	beq.n	8bd8 <__aeabi_d2f+0x9c>
    8b88:	3201      	adds	r2, #1
    8b8a:	2aff      	cmp	r2, #255	; 0xff
    8b8c:	d01d      	beq.n	8bca <__aeabi_d2f+0x8e>
    8b8e:	0183      	lsls	r3, r0, #6
    8b90:	0a5b      	lsrs	r3, r3, #9
    8b92:	b2d1      	uxtb	r1, r2
    8b94:	e001      	b.n	8b9a <__aeabi_d2f+0x5e>
    8b96:	21ff      	movs	r1, #255	; 0xff
    8b98:	2300      	movs	r3, #0
    8b9a:	0258      	lsls	r0, r3, #9
    8b9c:	05c9      	lsls	r1, r1, #23
    8b9e:	0a40      	lsrs	r0, r0, #9
    8ba0:	07e4      	lsls	r4, r4, #31
    8ba2:	4308      	orrs	r0, r1
    8ba4:	4320      	orrs	r0, r4
    8ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8ba8:	2b00      	cmp	r3, #0
    8baa:	d106      	bne.n	8bba <__aeabi_d2f+0x7e>
    8bac:	4335      	orrs	r5, r6
    8bae:	d111      	bne.n	8bd4 <__aeabi_d2f+0x98>
    8bb0:	2100      	movs	r1, #0
    8bb2:	2000      	movs	r0, #0
    8bb4:	0243      	lsls	r3, r0, #9
    8bb6:	0a5b      	lsrs	r3, r3, #9
    8bb8:	e7ef      	b.n	8b9a <__aeabi_d2f+0x5e>
    8bba:	432e      	orrs	r6, r5
    8bbc:	d0eb      	beq.n	8b96 <__aeabi_d2f+0x5a>
    8bbe:	2080      	movs	r0, #128	; 0x80
    8bc0:	00ed      	lsls	r5, r5, #3
    8bc2:	0480      	lsls	r0, r0, #18
    8bc4:	4328      	orrs	r0, r5
    8bc6:	22ff      	movs	r2, #255	; 0xff
    8bc8:	e7d3      	b.n	8b72 <__aeabi_d2f+0x36>
    8bca:	21ff      	movs	r1, #255	; 0xff
    8bcc:	2300      	movs	r3, #0
    8bce:	e7e4      	b.n	8b9a <__aeabi_d2f+0x5e>
    8bd0:	3217      	adds	r2, #23
    8bd2:	da0d      	bge.n	8bf0 <__aeabi_d2f+0xb4>
    8bd4:	2005      	movs	r0, #5
    8bd6:	2200      	movs	r2, #0
    8bd8:	08c0      	lsrs	r0, r0, #3
    8bda:	b2d1      	uxtb	r1, r2
    8bdc:	2aff      	cmp	r2, #255	; 0xff
    8bde:	d1e9      	bne.n	8bb4 <__aeabi_d2f+0x78>
    8be0:	2800      	cmp	r0, #0
    8be2:	d0d9      	beq.n	8b98 <__aeabi_d2f+0x5c>
    8be4:	2380      	movs	r3, #128	; 0x80
    8be6:	03db      	lsls	r3, r3, #15
    8be8:	4303      	orrs	r3, r0
    8bea:	025b      	lsls	r3, r3, #9
    8bec:	0a5b      	lsrs	r3, r3, #9
    8bee:	e7d4      	b.n	8b9a <__aeabi_d2f+0x5e>
    8bf0:	2280      	movs	r2, #128	; 0x80
    8bf2:	4914      	ldr	r1, [pc, #80]	; (8c44 <__aeabi_d2f+0x108>)
    8bf4:	0412      	lsls	r2, r2, #16
    8bf6:	4315      	orrs	r5, r2
    8bf8:	1ac9      	subs	r1, r1, r3
    8bfa:	291f      	cmp	r1, #31
    8bfc:	dc0d      	bgt.n	8c1a <__aeabi_d2f+0xde>
    8bfe:	4a12      	ldr	r2, [pc, #72]	; (8c48 <__aeabi_d2f+0x10c>)
    8c00:	1c37      	adds	r7, r6, #0
    8c02:	189b      	adds	r3, r3, r2
    8c04:	1c28      	adds	r0, r5, #0
    8c06:	409f      	lsls	r7, r3
    8c08:	4098      	lsls	r0, r3
    8c0a:	1c3b      	adds	r3, r7, #0
    8c0c:	1e5a      	subs	r2, r3, #1
    8c0e:	4193      	sbcs	r3, r2
    8c10:	4318      	orrs	r0, r3
    8c12:	40ce      	lsrs	r6, r1
    8c14:	4330      	orrs	r0, r6
    8c16:	2200      	movs	r2, #0
    8c18:	e7ab      	b.n	8b72 <__aeabi_d2f+0x36>
    8c1a:	4f0c      	ldr	r7, [pc, #48]	; (8c4c <__aeabi_d2f+0x110>)
    8c1c:	1c2a      	adds	r2, r5, #0
    8c1e:	1aff      	subs	r7, r7, r3
    8c20:	40fa      	lsrs	r2, r7
    8c22:	1c17      	adds	r7, r2, #0
    8c24:	2920      	cmp	r1, #32
    8c26:	d009      	beq.n	8c3c <__aeabi_d2f+0x100>
    8c28:	4a09      	ldr	r2, [pc, #36]	; (8c50 <__aeabi_d2f+0x114>)
    8c2a:	1898      	adds	r0, r3, r2
    8c2c:	4085      	lsls	r5, r0
    8c2e:	1c28      	adds	r0, r5, #0
    8c30:	4330      	orrs	r0, r6
    8c32:	1e46      	subs	r6, r0, #1
    8c34:	41b0      	sbcs	r0, r6
    8c36:	4338      	orrs	r0, r7
    8c38:	2200      	movs	r2, #0
    8c3a:	e79a      	b.n	8b72 <__aeabi_d2f+0x36>
    8c3c:	2000      	movs	r0, #0
    8c3e:	e7f7      	b.n	8c30 <__aeabi_d2f+0xf4>
    8c40:	fffffc80 	.word	0xfffffc80
    8c44:	0000039e 	.word	0x0000039e
    8c48:	fffffc82 	.word	0xfffffc82
    8c4c:	0000037e 	.word	0x0000037e
    8c50:	fffffca2 	.word	0xfffffca2

00008c54 <__clzsi2>:
    8c54:	211c      	movs	r1, #28
    8c56:	2301      	movs	r3, #1
    8c58:	041b      	lsls	r3, r3, #16
    8c5a:	4298      	cmp	r0, r3
    8c5c:	d301      	bcc.n	8c62 <__clzsi2+0xe>
    8c5e:	0c00      	lsrs	r0, r0, #16
    8c60:	3910      	subs	r1, #16
    8c62:	0a1b      	lsrs	r3, r3, #8
    8c64:	4298      	cmp	r0, r3
    8c66:	d301      	bcc.n	8c6c <__clzsi2+0x18>
    8c68:	0a00      	lsrs	r0, r0, #8
    8c6a:	3908      	subs	r1, #8
    8c6c:	091b      	lsrs	r3, r3, #4
    8c6e:	4298      	cmp	r0, r3
    8c70:	d301      	bcc.n	8c76 <__clzsi2+0x22>
    8c72:	0900      	lsrs	r0, r0, #4
    8c74:	3904      	subs	r1, #4
    8c76:	a202      	add	r2, pc, #8	; (adr r2, 8c80 <__clzsi2+0x2c>)
    8c78:	5c10      	ldrb	r0, [r2, r0]
    8c7a:	1840      	adds	r0, r0, r1
    8c7c:	4770      	bx	lr
    8c7e:	46c0      	nop			; (mov r8, r8)
    8c80:	02020304 	.word	0x02020304
    8c84:	01010101 	.word	0x01010101
	...
    8c90:	00000c0a 	.word	0x00000c0a
    8c94:	00000b7a 	.word	0x00000b7a
    8c98:	00000b84 	.word	0x00000b84
    8c9c:	00000b8c 	.word	0x00000b8c
    8ca0:	00000ba8 	.word	0x00000ba8
    8ca4:	00000bb2 	.word	0x00000bb2
    8ca8:	00000bce 	.word	0x00000bce
    8cac:	00000bd6 	.word	0x00000bd6
    8cb0:	00000be6 	.word	0x00000be6
    8cb4:	00000bf6 	.word	0x00000bf6
    8cb8:	00000c0a 	.word	0x00000c0a
    8cbc:	00000c02 	.word	0x00000c02
    8cc0:	42002c00 	.word	0x42002c00
    8cc4:	42003000 	.word	0x42003000
    8cc8:	42003400 	.word	0x42003400
    8ccc:	001c1c1b 	.word	0x001c1c1b
    8cd0:	10000800 	.word	0x10000800
    8cd4:	00002000 	.word	0x00002000

00008cd8 <tc_interrupt_vectors.13120>:
    8cd8:	00141312                                ....

00008cdc <arrow_right_data>:
    8cdc:	80c0e0f0 070f0000 00000103              ............

00008ce8 <sysfont_glyphs>:
	...
    8d0c:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    8d1c:	00300000 00000030 00000000 00000000     ..0.0...........
    8d2c:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    8d50:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    8d60:	00000048 00000000 00000000 00100000     H...............
    8d70:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    8d80:	00000010 00000000 00000000 00000000     ................
    8d90:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    8da0:	00000044 00000000 00000000 00700000     D.............p.
    8db0:	00880088 00700088 008a0088 008c008a     ......p.........
    8dc0:	00000070 00000000 00000000 00100000     p...............
    8dd0:	00100010 00000000 00000000 00000000     ................
	...
    8dec:	00100008 00200010 00200020 00200020     ...... . . . . .
    8dfc:	00100020 00080010 00000000 00000000      ...............
    8e0c:	00100020 00080010 00080008 00080008      ...............
    8e1c:	00100008 00200010 00000000 00000000     ...... .........
    8e2c:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    8e54:	00100010 00fe0010 00100010 00000010     ................
	...
    8e7c:	00180000 00300018 00000020 00000000     ......0. .......
	...
    8e98:	00fe0000 00000000 00000000 00000000     ................
	...
    8ebc:	00180000 00000018 00000000 00000000     ................
    8ecc:	00000000 00080004 00100008 00200010     .............. .
    8edc:	00400020 00000040 00000000 00000000      .@.@...........
    8eec:	00780000 00840084 0094008c 00c400a4     ..x.............
    8efc:	00840084 00000078 00000000 00000000     ....x...........
    8f0c:	00100000 00500030 00100010 00100010     ....0.P.........
    8f1c:	00100010 0000007c 00000000 00000000     ....|...........
    8f2c:	00700000 00080088 00100008 00200010     ..p........... .
    8f3c:	00400020 000000fc 00000000 00000000      .@.............
    8f4c:	00700000 00080088 00300008 00080008     ..p.......0.....
    8f5c:	00880008 00000070 00000000 00000000     ....p...........
    8f6c:	00080000 00280018 00480028 00880088     ......(.(.H.....
    8f7c:	000800fc 00000008 00000000 00000000     ................
    8f8c:	007c0000 00800080 00c400b8 00040004     ..|.............
    8f9c:	00840004 00000078 00000000 00000000     ....x...........
    8fac:	00380000 00800040 00b00080 008400c8     ..8.@...........
    8fbc:	00480084 00000030 00000000 00000000     ..H.0...........
    8fcc:	00fc0000 00040004 00080008 00100010     ................
    8fdc:	00200020 00000040 00000000 00000000      . .@...........
    8fec:	00780000 00840084 00780084 00840084     ..x.......x.....
    8ffc:	00840084 00000078 00000000 00000000     ....x...........
    900c:	00780000 00840084 008c0084 00040074     ..x.........t...
    901c:	00100008 000000e0 00000000 00000000     ................
	...
    9034:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    9054:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    9064:	00000080 00000000 00000000 00000000     ................
    9074:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    9094:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    90b4:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    90cc:	00700000 00080088 00100008 00200020     ..p......... . .
    90dc:	00200000 00000020 00000000 00000000     .. . ...........
    90ec:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    90fc:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    910c:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    911c:	00820044 00000082 00000000 00000000     D...............
    912c:	00f00000 00880088 00f00088 00880088     ................
    913c:	00880088 000000f0 00000000 00000000     ................
    914c:	00380000 00800044 00800080 00800080     ..8.D...........
    915c:	00440080 00000038 00000000 00000000     ..D.8...........
    916c:	00f00000 00840088 00840084 00840084     ................
    917c:	00880084 000000f0 00000000 00000000     ................
    918c:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    919c:	00400040 0000007c 00000000 00000000     @.@.|...........
    91ac:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    91bc:	00400040 00000040 00000000 00000000     @.@.@...........
    91cc:	00380000 00800044 00800080 0084009c     ..8.D...........
    91dc:	00440084 0000003c 00000000 00000000     ..D.<...........
    91ec:	00840000 00840084 00fc0084 00840084     ................
    91fc:	00840084 00000084 00000000 00000000     ................
    920c:	007c0000 00100010 00100010 00100010     ..|.............
    921c:	00100010 0000007c 00000000 00000000     ....|...........
    922c:	00f80000 00080008 00080008 00080008     ................
    923c:	00100008 000000e0 00000000 00000000     ................
    924c:	00840000 00880084 00a00090 008800d0     ................
    925c:	00840088 00000084 00000000 00000000     ................
    926c:	00800000 00800080 00800080 00800080     ................
    927c:	00800080 000000fc 00000000 00000000     ................
    928c:	00840000 00cc0084 00b400cc 008400b4     ................
    929c:	00840084 00000084 00000000 00000000     ................
    92ac:	00840000 00c400c4 00a400a4 00940094     ................
    92bc:	008c008c 00000084 00000000 00000000     ................
    92cc:	00300000 00840048 00840084 00840084     ..0.H...........
    92dc:	00480084 00000030 00000000 00000000     ..H.0...........
    92ec:	00f00000 00840088 00840084 00f00088     ................
    92fc:	00800080 00000080 00000000 00000000     ................
    930c:	00300000 00840048 00840084 00840084     ..0.H...........
    931c:	00480084 00200030 0000001c 00000000     ..H.0. .........
    932c:	00f00000 00840088 00880084 009000f0     ................
    933c:	00840088 00000084 00000000 00000000     ................
    934c:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    935c:	00840004 00000078 00000000 00000000     ....x...........
    936c:	00fe0000 00100010 00100010 00100010     ................
    937c:	00100010 00000010 00000000 00000000     ................
    938c:	00840000 00840084 00840084 00840084     ................
    939c:	00840084 00000078 00000000 00000000     ....x...........
    93ac:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    93bc:	00280028 00000010 00000000 00000000     (.(.............
    93cc:	00840000 00840084 00b40084 00b400b4     ................
    93dc:	00480078 00000048 00000000 00000000     x.H.H...........
    93ec:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    93fc:	00440044 00000082 00000000 00000000     D.D.............
    940c:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    941c:	00100010 00000010 00000000 00000000     ................
    942c:	00fc0000 00080004 00100008 00200010     .............. .
    943c:	00400040 000000fe 00000000 00000000     @.@.............
    944c:	008000e0 00800080 00800080 00800080     ................
    945c:	00800080 00e00080 00000000 00000000     ................
    946c:	00400000 00200040 00100020 00080010     ..@.@. . .......
    947c:	00040008 00000004 00000000 00000000     ................
    948c:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    949c:	00200020 00e00020 00000000 00000000      . . ...........
    94ac:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    94e0:	0000007c 00000000 00000000 00200000     |............. .
    94f0:	00080010 00000000 00000000 00000000     ................
	...
    9514:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    952c:	00800080 00800080 00c400b8 00840084     ................
    953c:	00880084 000000f0 00000000 00000000     ................
	...
    9554:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    956c:	00020002 00020002 0042003e 00820082     ........>.B.....
    957c:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    9594:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    95ac:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    95bc:	00200020 000000fc 00000000 00000000      . .............
	...
    95d4:	0084007c 00840084 008c0084 00040074     |...........t...
    95e4:	00380044 00000000 00800080 00800080     D.8.............
    95f4:	00c400b8 00840084 00840084 00000084     ................
	...
    960c:	00100000 00000000 00100070 00100010     ........p.......
    961c:	00100010 0000007c 00000000 00000000     ....|...........
    962c:	00080000 00000000 00080078 00080008     ........x.......
    963c:	00080008 00080008 00e00010 00000000     ................
    964c:	00800080 00800080 00900088 00e000a0     ................
    965c:	00880090 00000084 00000000 00000000     ................
    966c:	00f00000 00100010 00100010 00100010     ................
    967c:	00100010 000000fe 00000000 00000000     ................
	...
    9694:	00d400ac 00940094 00940094 00000094     ................
	...
    96b4:	00c400b8 00840084 00840084 00000084     ................
	...
    96d4:	00840078 00840084 00840084 00000078     x...........x...
	...
    96f4:	00c400b8 00840084 00840084 008000f8     ................
    9704:	00800080 00000000 00000000 00000000     ................
    9714:	0084007c 00840084 00840084 0004007c     |...........|...
    9724:	00040004 00000000 00000000 00000000     ................
    9734:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    9754:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    9770:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    9780:	0000001c 00000000 00000000 00000000     ................
    9790:	00000000 00880088 00880088 00880088     ................
    97a0:	00000074 00000000 00000000 00000000     t...............
    97b0:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    97c0:	00000010 00000000 00000000 00000000     ................
    97d0:	00000000 00840084 00b400b4 00480048     ............H.H.
    97e0:	00000048 00000000 00000000 00000000     H...............
    97f0:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    9800:	00000044 00000000 00000000 00000000     D...............
    9810:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    9820:	00100010 00200020 00000000 00000000     .... . .........
    9830:	00000000 000400fc 00100008 00400020     ............ .@.
    9840:	000000fc 00000000 00000000 00100008     ................
    9850:	00080010 00100008 00080010 00100008     ................
    9860:	00080010 00000000 00000000 00100010     ................
    9870:	00100010 00000010 00100000 00100010     ................
    9880:	00100010 00000000 00000000 00100020     ............ ...
    9890:	00200010 00100020 00200010 00100020     .. . ..... . ...
    98a0:	00200010 00000000 42000800 42000c00     .. ........B...B
    98b0:	42001000 42001400 0c0b0a09 000022a8     ...B...B....."..
    98c0:	00002304 00002304 000022a2 000022a2     .#...#..."..."..
    98d0:	000022be 000022ae 000022c4 000022f2     ."..."..."..."..
    98e0:	000023fc 0000245c 0000245c 000023dc     .#..\$..\$...#..
    98f0:	000023ee 0000240a 000023e0 00002418     .#...$...#...$..
    9900:	0000244c 0a0d7325 00000000 30455441     L$..%s......ATE0
    9910:	00000000 00004b4f 432b5441 49535047     ....OK..AT+CGPSI
    9920:	333d464e 00000032 5047432b 464e4953     NF=32...+CGPSINF
    9930:	00000000 74746553 73676e69 00000000     ....Settings....
    9940:	004d5347 204d5347 75646f4d 0000656c     GSM.GSM Module..
    9950:	67676f4c 20676e69 71657266 0000002e     Logging freq....
    9960:	656c6449 646f4d20 00000065 70736944     Idle Mode...Disp
    9970:	0079616c 65656c53 6f6d2070 00006564     lay.Sleep mode..
    9980:	65776f50 00000072 6b636142 00000000     Power...Back....
    9990:	73203031 00006365 73203033 00006365     10 sec..30 sec..
    99a0:	696d2031 0000006e 696d2035 0000006e     1 min...5 min...
    99b0:	6d203031 00006e69 6d203033 00006e69     10 min..30 min..
    99c0:	6f682031 00007275 6e727554 66666f20     1 hour..Turn off
    99d0:	00000000 656c6449 646f6d20 00000065     ....Idle mode...
    99e0:	67676f4c 00676e69 74697845 00000000     Logging.Exit....
    99f0:	00000043                                C...

000099f4 <_global_impure_ptr>:
    99f4:	20000108                                ... 

000099f8 <tinytens>:
    99f8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    9a08:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    9a18:	64ac6f43 11680628                       Co.d(.h.

00009a20 <fpi.5246>:
    9a20:	00000035 fffffbce 000003cb 00000001     5...............
    9a30:	00000000                                ....

00009a34 <fpinan.5282>:
    9a34:	00000034 fffffbce 000003cb 00000001     4...............
    9a44:	00000000 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
    9a54:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    9a64:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    9a74:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    9a84:	62613938 66656463 20200000                       89abcdef.

00009a8d <_ctype_>:
    9a8d:	20202000 20202020 28282020 20282828     .         ((((( 
    9a9d:	20202020 20202020 20202020 20202020                     
    9aad:	10108820 10101010 10101010 10101010      ...............
    9abd:	04040410 04040404 10040404 10101010     ................
    9acd:	41411010 41414141 01010101 01010101     ..AAAAAA........
    9add:	01010101 01010101 01010101 10101010     ................
    9aed:	42421010 42424242 02020202 02020202     ..BBBBBB........
    9afd:	02020202 02020202 02020202 10101010     ................
    9b0d:	00000020 00000000 00000000 00000000      ...............
	...
    9b8d:	666e4900 74696e69 614e0079 0000004e              .Infinity.NaN..

00009b9c <__sf_fake_stdin>:
	...

00009bbc <__sf_fake_stdout>:
	...

00009bdc <__sf_fake_stderr>:
	...
    9bfc:	49534f50 002e0058 00000000              POSIX.......

00009c08 <__mprec_tens>:
    9c08:	00000000 3ff00000 00000000 40240000     .......?......$@
    9c18:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    9c28:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    9c38:	00000000 412e8480 00000000 416312d0     .......A......cA
    9c48:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    9c58:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    9c68:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    9c78:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    9c88:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    9c98:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    9ca8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    9cb8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    9cc8:	79d99db4 44ea7843                       ...yCx.D

00009cd0 <__mprec_bigtens>:
    9cd0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    9ce0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    9cf0:	7f73bf3c 75154fdd                       <.s..O.u

00009cf8 <p05.5281>:
    9cf8:	00000005 00000019 0000007d 0000777c     ........}...|w..
    9d08:	00007718 00007760 00007646 00007760     .w..`w..Fv..`w..
    9d18:	00007754 00007760 00007646 00007718     Tw..`w..Fv...w..
    9d28:	00007718 00007754 00007646 0000763c     .w..Tw..Fv..<v..
    9d38:	0000763c 0000763c 000079a0 0000804c     <v..<v...y..L...
    9d48:	0000823a 0000823a 0000802c 00007f16     :...:...,.......
    9d58:	00007f16 0000801e 0000802c 00007f16     ........,.......
    9d68:	0000801e 00007f16 0000802c 00007f14     ........,.......
    9d78:	00007f14 00007f14 00008242              ........B...

00009d84 <_init>:
    9d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d86:	46c0      	nop			; (mov r8, r8)
    9d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9d8a:	bc08      	pop	{r3}
    9d8c:	469e      	mov	lr, r3
    9d8e:	4770      	bx	lr

00009d90 <__init_array_start>:
    9d90:	000000d9 	.word	0x000000d9

00009d94 <_fini>:
    9d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9d96:	46c0      	nop			; (mov r8, r8)
    9d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
    9d9a:	bc08      	pop	{r3}
    9d9c:	469e      	mov	lr, r3
    9d9e:	4770      	bx	lr

00009da0 <__fini_array_start>:
    9da0:	000000b1 	.word	0x000000b1
