$date
	Sat Dec  6 01:03:44 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controller_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module controller_tb $end
$var wire 32 " inst [31:0] $end
$upscope $end
$scope module controller_tb $end
$var wire 30 # iaddr [31:2] $end
$upscope $end
$scope module controller_tb $end
$var reg 32 $ din [31:0] $end
$upscope $end
$scope module controller_tb $end
$var wire 32 % dout [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
b111111111111111111111111111111 #
bx "
0!
$end
#2
b0 #
b1000100001100000100000 "
1!
#4
0!
#6
b101 %
b1 #
b100001100101000000 "
1!
#8
0!
#10
b11111111111111111000000000000111 %
b10 #
b100000001000101000000000000111 "
1!
#12
0!
#14
b1 %
b11 #
b100000001000100000000000000001 "
1!
#16
0!
#18
b111 %
b100 #
b10010000001000100000000000000111 "
1!
#20
0!
#22
b101 #
b111100000000100000000000000111 "
1!
#24
0!
#26
b1 %
b110 #
b10100000001000100000000000000001 "
1!
#28
0!
#30
b1111111111110111 %
b111 #
b10100111010001111111111110111 "
1!
#32
0!
#33
b0 $
#34
b1000 #
b11000111000000000000000001001 "
1!
#36
0!
#37
b1 $
#38
b10001 #
b1011111111111111111111111111 "
1!
#40
0!
#42
b11111111111111111111111111 #
b1000000000000000000000000000 "
1!
#44
0!
#46
b0 #
b1011111111111111111111111111 "
1!
#48
0!
#50
b11111111111111111111111111 #
b100 %
b1100000000000011111111111111 "
1!
#52
0!
#54
b11111111111111 #
b10000000000000000000000000000 %
b11000000011100000001001 "
1!
#56
0!
#57
b10111111100000000000000000000000 $
#58
b101111111000000000000000000000 #
b101000000000000000001000 "
1!
#60
0!
#62
bx "
1!
#64
0!
#66
b101111111000000000000000000001 #
1!
