$comment
	File created using the following command:
		vcd file assg2.msim.vcd -direction
$end
$date
	Tue Feb 04 23:14:44 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module assg2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " w $end
$var wire 1 # z $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + clk~input_o $end
$var wire 1 , clk~inputCLKENA0_outclk $end
$var wire 1 - w~input_o $end
$var wire 1 . w_values[0]~feeder_combout $end
$var wire 1 / w_values[1]~feeder_combout $end
$var wire 1 0 z~0_combout $end
$var wire 1 1 w_values [3] $end
$var wire 1 2 w_values [2] $end
$var wire 1 3 w_values [1] $end
$var wire 1 4 w_values [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
1'
1(
1)
0*
0+
0,
1-
1.
0/
00
04
03
02
01
$end
#5000
1!
1+
1,
14
1/
#10000
0!
0+
0,
#15000
1!
1+
1,
13
#20000
0"
0!
0-
0+
0,
0.
#25000
1!
1+
1,
12
04
0/
#30000
0!
0+
0,
#35000
1!
1+
1,
11
03
#40000
1"
0!
1-
0+
0,
1.
#45000
1!
1+
1,
02
14
10
1/
1#
#50000
0!
0+
0,
#55000
1!
1+
1,
01
13
00
0#
#60000
0!
0+
0,
#65000
1!
1+
1,
12
#70000
0!
0+
0,
#75000
1!
1+
1,
11
10
1#
#80000
0"
0!
0-
0+
0,
0.
#85000
1!
1+
1,
04
00
0/
0#
#90000
1"
0!
1-
0+
0,
1.
#95000
1!
1+
1,
03
14
1/
#100000
0!
0+
0,
#105000
1!
1+
1,
02
13
#110000
0"
0!
0-
0+
0,
0.
#115000
1!
1+
1,
01
12
04
0/
#120000
0!
0+
0,
#125000
1!
1+
1,
11
03
#130000
1"
0!
1-
0+
0,
1.
#135000
1!
1+
1,
02
14
10
1/
1#
#140000
0!
0+
0,
#145000
1!
1+
1,
01
13
00
0#
#150000
0!
0+
0,
#155000
1!
1+
1,
12
#160000
0"
0!
0-
0+
0,
0.
#165000
1!
1+
1,
11
04
0/
#170000
1"
0!
1-
0+
0,
1.
#175000
1!
1+
1,
03
14
1/
#180000
0"
0!
0-
0+
0,
0.
#185000
1!
1+
1,
02
13
04
0/
#190000
0!
0+
0,
#195000
1!
1+
1,
01
12
03
#200000
