Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 13 09:43:52 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.972        0.000                      0                 6191        0.042        0.000                      0                 6191        2.553        0.000                       0                  4881  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.972        0.000                      0                 6191        0.042        0.000                      0                 6191        2.553        0.000                       0                  4881  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.399ns (15.923%)  route 2.107ns (84.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 12.046 - 6.667 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.245     5.716    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.246     5.962 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=86, routed)          1.027     6.989    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.153     7.142 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_22__3/O
                         net (fo=2, routed)           1.079     8.222    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[19]
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.157    12.046    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.383    
                         clock uncertainty           -0.035    12.348    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.154     9.194    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.399ns (15.973%)  route 2.099ns (84.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 12.048 - 6.667 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.245     5.716    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.246     5.962 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=86, routed)          0.961     6.923    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.153     7.076 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_21__3/O
                         net (fo=2, routed)           1.138     8.214    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[20]
    DSP48_X0Y4           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.159    12.048    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.338    12.385    
                         clock uncertainty           -0.035    12.350    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.154     9.196    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.361ns (13.857%)  route 2.244ns (86.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.361ns = ( 12.028 - 6.667 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.117     5.588    DUT_NTT/genblk3[9].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.308     5.896 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/Q
                         net (fo=86, routed)          1.804     7.700    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/counter_reg[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.053     7.753 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_31__1/O
                         net (fo=2, routed)           0.440     8.193    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[1]_22[10]
    DSP48_X2Y10          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.139    12.028    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y10          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.365    
                         clock uncertainty           -0.035    12.330    
    DSP48_X2Y10          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.154     9.176    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.361ns (13.857%)  route 2.244ns (86.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 12.030 - 6.667 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.117     5.588    DUT_NTT/genblk3[9].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.308     5.896 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/Q
                         net (fo=86, routed)          1.804     7.700    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/counter_reg[0]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.053     7.753 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_31__1/O
                         net (fo=2, routed)           0.440     8.193    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[1]_22[10]
    DSP48_X2Y11          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.141    12.030    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y11          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.338    12.367    
                         clock uncertainty           -0.035    12.332    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.154     9.178    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.399ns (16.057%)  route 2.086ns (83.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 12.046 - 6.667 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.245     5.716    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.246     5.962 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=86, routed)          1.043     7.005    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.153     7.158 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_40__3/O
                         net (fo=2, routed)           1.043     8.201    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[1]
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.157    12.046    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.383    
                         clock uncertainty           -0.035    12.348    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.154     9.194    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.399ns (16.057%)  route 2.086ns (83.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.381ns = ( 12.048 - 6.667 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.245     5.716    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.246     5.962 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=86, routed)          1.043     7.005    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X22Y31         LUT4 (Prop_lut4_I3_O)        0.153     7.158 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_40__3/O
                         net (fo=2, routed)           1.043     8.201    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[1]
    DSP48_X0Y4           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.159    12.048    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y4           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.338    12.385    
                         clock uncertainty           -0.035    12.350    
    DSP48_X0Y4           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.154     9.196    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          9.196    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.404ns (16.362%)  route 2.065ns (83.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 12.051 - 6.667 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.263     5.734    DUT_NTT/genblk3[2].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.246     5.980 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/counter_reg[7]/Q
                         net (fo=59, routed)          1.357     7.336    DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.158     7.494 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_24__4/O
                         net (fo=2, routed)           0.708     8.203    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[17]
    DSP48_X0Y0           DSP48E1                                      r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.162    12.051    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y0           DSP48E1                                      r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.388    
                         clock uncertainty           -0.035    12.353    
    DSP48_X0Y0           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.154     9.199    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.361ns (13.980%)  route 2.221ns (86.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 12.030 - 6.667 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.117     5.588    DUT_NTT/genblk3[9].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.308     5.896 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/counter_reg[0]/Q
                         net (fo=86, routed)          1.759     7.655    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/counter_reg[0]
    SLICE_X39Y27         LUT4 (Prop_lut4_I3_O)        0.053     7.708 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_29__1/O
                         net (fo=2, routed)           0.462     8.170    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/BTF_IN[1]_22[12]
    DSP48_X2Y11          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.141    12.030    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X2Y11          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]/CLK
                         clock pessimism              0.338    12.367    
                         clock uncertainty           -0.035    12.332    
    DSP48_X2Y11          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.154     9.178    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[1].genblk1[0].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          9.178    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.399ns (16.173%)  route 2.068ns (83.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 12.046 - 6.667 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.245     5.716    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X16Y20         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y20         FDRE (Prop_fdre_C_Q)         0.246     5.962 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[2]/Q
                         net (fo=86, routed)          1.156     7.118    DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X24Y31         LUT4 (Prop_lut4_I3_O)        0.153     7.271 r  DUT_NTT/genblk3[8].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_25__3/O
                         net (fo=2, routed)           0.912     8.183    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[16]
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.157    12.046    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y5           DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.383    
                         clock uncertainty           -0.035    12.348    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.154     9.194    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[3].NTT_SDF_STAGE/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.322ns (13.132%)  route 2.130ns (86.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 12.050 - 6.667 ) 
    Source Clock Delay      (SCD):    5.732ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.261     5.732    DUT_NTT/genblk3[3].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.269     6.001 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/counter_reg[6]/Q
                         net (fo=59, routed)          1.254     7.254    DUT_NTT/genblk3[4].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[1].genblk1[0].MUL_reg[2][0]
    SLICE_X17Y16         LUT4 (Prop_lut4_I3_O)        0.053     7.307 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/MODDIV_BY_2/BUFFER_DIV2/genblk3[0].genblk1[0].MUL_reg[0]_i_19__6/O
                         net (fo=2, routed)           0.876     8.184    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/A[22]
    DSP48_X0Y2           DSP48E1                                      r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AL31                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     7.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     9.775    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.888 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        2.161    12.050    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
                         clock pessimism              0.338    12.387    
                         clock uncertainty           -0.035    12.352    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.154     9.198    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.742     2.020    DELAY_START/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.055     2.175    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X46Y51         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.984     2.503    DELAY_START/clk_IBUF_BUFG
    SLICE_X46Y51         SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.472     2.031    
    SLICE_X46Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.133    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.622%)  route 0.146ns (59.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.823     2.101    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.100     2.201 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[23]__0/Q
                         net (fo=1, routed)           0.146     2.347    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][23]__0_0
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.084     2.603    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][23]_srl3/CLK
                         clock pessimism             -0.490     2.113    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.267    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][23]_srl3
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][9]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.185%)  route 0.112ns (52.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.821     2.099    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.100     2.199 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[9]__0/Q
                         net (fo=1, routed)           0.112     2.311    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][9]__0_0
    SLICE_X30Y25         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][9]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.081     2.600    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y25         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][9]_srl3/CLK
                         clock pessimism             -0.469     2.131    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.229    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][9]_srl3
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.963%)  route 0.113ns (53.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.821     2.099    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.100     2.199 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[11]__0/Q
                         net (fo=1, routed)           0.113     2.312    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][11]__0_0
    SLICE_X30Y25         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.081     2.600    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y25         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
                         clock pessimism             -0.469     2.131    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.226    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.822     2.100    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.100     2.200 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[4]__0/Q
                         net (fo=1, routed)           0.101     2.301    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][4]__0_0
    SLICE_X30Y22         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.084     2.603    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y22         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3/CLK
                         clock pessimism             -0.490     2.113    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.215    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][4]_srl3
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[17]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.970%)  route 0.100ns (50.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.822     2.100    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[17]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.100     2.200 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[17]__0/Q
                         net (fo=1, routed)           0.100     2.300    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][17]__0_0
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.084     2.603    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/CLK
                         clock pessimism             -0.490     2.113    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.211    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/shift_array_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.823     2.101    DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/shift_array_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.100     2.201 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/shift_array_reg[0][17]/Q
                         net (fo=1, routed)           0.101     2.302    DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/shift_array_reg_n_0_[0][17]
    SLICE_X34Y30         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.085     2.604    DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X34Y30         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][17]_srl2/CLK
                         clock pessimism             -0.490     2.114    
    SLICE_X34Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     2.212    DUT_NTT/genblk3[7].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][17]_srl2
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[25].shift_array_reg[26][7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.901%)  route 0.164ns (58.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.855     2.133    DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X14Y19         FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[25].shift_array_reg[26][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.118     2.251 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[25].shift_array_reg[26][7]__0/Q
                         net (fo=2, routed)           0.164     2.415    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[25].shift_array_reg[26]_6[7]
    SLICE_X10Y18         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.118     2.637    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X10Y18         SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4/CLK
                         clock pessimism             -0.469     2.168    
    SLICE_X10Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     2.322    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[19]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.822     2.100    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[19]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.100     2.200 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[19]__0/Q
                         net (fo=1, routed)           0.101     2.301    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][19]__0_0
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.084     2.603    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y27         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3/CLK
                         clock pessimism             -0.490     2.113    
    SLICE_X30Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     2.208    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][5]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.752%)  route 0.105ns (51.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        0.822     2.100    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.100     2.200 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/MOD_SUB/c_reg[5]__0/Q
                         net (fo=1, routed)           0.105     2.305    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[2].shift_array_reg[3][5]__0_0
    SLICE_X30Y22         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][5]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=4880, routed)        1.084     2.603    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/clk_IBUF_BUFG
    SLICE_X30Y22         SRL16E                                       r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][5]_srl3/CLK
                         clock pessimism             -0.490     2.113    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.212    DUT_NTT/genblk3[7].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[1].shift_array_reg[2][5]_srl3
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y4   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y4   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y2   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB18_X2Y2   DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y8   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X3Y8   DUT_NTT/genblk2[8].TW_ROM/tw8/brom_out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y2   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.667       4.484      RAMB18_X4Y2   DUT_NTT/genblk2[9].TW_ROM/tw9/brom_out_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X1Y14   DUT_NTT/genblk3[8].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.825         6.667       4.842      DSP48_X0Y0    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_DIT_CT/MODMUL/INTMUL/genblk3[0].genblk1[0].MUL_reg[0]/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][18]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X24Y29  DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][20]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][21]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][22]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][23]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X24Y29  DUT_NTT/genblk3[6].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][17]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][18]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X30Y29  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][19]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X10Y14  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_DIT_CT/SHIFT_A/DELAY_BLOCK[1].shift_array_reg[2][15]_srl3/CLK



