<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="crosser" />
 <file
   path="simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC"
   library="crosser" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator_avalon_universal_master_0_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator_avalon_universal_master_0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator_avalon_universal_master_0_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator_avalon_universal_master_0_limiter" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="tx_bridge_s0_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="tx_bridge_s0_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="tx_bridge_s0_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator_avalon_universal_master_0_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="tx_bridge_s0_translator" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_2.v"
   type="VERILOG"
   library="mm_interconnect_2" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_tx.sv"
   type="SYSTEM_VERILOG"
   library="rxtx_timing_adapter_pauselen_tx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rxtx_timing_adapter_pauselen_rx.sv"
   type="SYSTEM_VERILOG"
   library="rxtx_timing_adapter_pauselen_rx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_export.sv"
   type="SYSTEM_VERILOG"
   library="txrx_timing_adapter_link_fault_status_export" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_txrx_timing_adapter_link_fault_status_rx.sv"
   type="SYSTEM_VERILOG"
   library="txrx_timing_adapter_link_fault_status_rx" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_st_error_adapter_stat.sv"
   type="SYSTEM_VERILOG"
   library="rx_st_error_adapter_stat" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_overflow_control.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_packet_overflow_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_overflow_control.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_packet_overflow_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc_pad_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_packet_stripper.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc_pad_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc_rem.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_packet_stripper.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_crc_pad_rem"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_eth_crc_pad_rem_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="rx_eth_crc_pad_rem" />
 <file
   path="simulation/submodules/altera_eth_crc_pad_rem_pipeline_base.v"
   type="VERILOG"
   library="rx_eth_crc_pad_rem" />
 <file
   path="simulation/submodules/mentor/altera_eth_frame_status_merger.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_frame_status_merger"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_frame_status_merger.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_frame_status_merger"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_timing_adapter_frame_status_out_frame_decoder.sv"
   type="SYSTEM_VERILOG"
   library="rx_timing_adapter_frame_status_out_frame_decoder" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_rx_st_timing_adapter_frame_status_in.sv"
   type="SYSTEM_VERILOG"
   library="rx_st_timing_adapter_frame_status_in" />
 <file
   path="simulation/submodules/mentor/altera_eth_lane_decoder.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_lane_decoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_lane_decoder.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_lane_decoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_link_fault_detection.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_link_fault_detection"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_link_fault_detection.v"
   type="VERILOG_ENCRYPT"
   library="rx_eth_link_fault_detection"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_10g_rx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="rx_register_map"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10g_rx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="rx_register_map"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="rx_register_map" />
 <file
   path="simulation/submodules/mentor/altera_eth_link_fault_generation.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_link_fault_generation"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_link_fault_generation.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_link_fault_generation"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_out_0.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_out_0" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_in.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_in" />
 <file
   path="simulation/submodules/mentor/altera_eth_xgmii_termination.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_xgmii_termination"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_xgmii_termination.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_xgmii_termination"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_formatter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_formatter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_formatter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_formatter"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_delay.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_status_output_delay_to_statistic" />
 <file
   path="simulation/submodules/mentor/altera_eth_10gmem_statistics_collector.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_statistics_collector"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10gmem_statistics_collector.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_statistics_collector"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_output.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_status_output" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_splitter_status_in.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_splitter_status_in" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_error_adapter_stat.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_error_adapter_stat" />
 <file
   path="simulation/submodules/mentor/altera_eth_frame_decoder.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_frame_decoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_frame_decoder.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_frame_decoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_eth_frame_decoder_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="tx_eth_frame_decoder" />
 <file
   path="simulation/submodules/altera_eth_frame_decoder_pipeline_base.v"
   type="VERILOG"
   library="tx_eth_frame_decoder" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_timing_adapter_frame_decoder.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_timing_adapter_frame_decoder" />
 <file
   path="simulation/submodules/altera_avalon_st_splitter.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_splitter_1" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_pipeline_stage_rs" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="tx_st_pipeline_stage_rs" />
 <file
   path="simulation/submodules/mentor/altera_eth_crc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/crc32.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_crc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/crc32.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/gf_mult32_kc.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_crc_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_address_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_address_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_address_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_address_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_mux_flow_control_user_frame.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_mux_flow_control_user_frame" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g_tx_st_pause_ctrl_error_adapter.sv"
   type="SYSTEM_VERILOG"
   library="tx_st_pause_ctrl_error_adapter" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_ctrl_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_controller.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_ctrl_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_controller.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_gen.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_ctrl_gen"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_beat_conversion"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pause_beat_conversion.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pause_beat_conversion"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pkt_backpressure_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pkt_backpressure_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pkt_backpressure_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_pad_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pad_inserter"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_pad_inserter.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_pad_inserter"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_packet_underflow_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_underflow_control"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_packet_underflow_control.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_packet_underflow_control"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_eth_10g_tx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="tx_register_map"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_10g_tx_register_map.v"
   type="VERILOG_ENCRYPT"
   library="tx_register_map"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="tx_register_map" />
 <file
   path="simulation/submodules/mentor/altera_eth_default_slave.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_default_slave"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_eth_default_slave.v"
   type="VERILOG_ENCRYPT"
   library="tx_eth_default_slave"
   simulator="riviera" />
 <file
   path="simulation/submodules/altera_avalon_mm_bridge.v"
   type="VERILOG"
   library="tx_bridge" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="merlin_master_translator" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_008_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_008_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_004_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_004_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_data_format_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_dc_fifo.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/altera_dcfifo_synchronizer_bundle.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="rx_st_fifo" />
 <file
   path="simulation/submodules/eth4to1_mac_0_mac10g.v"
   type="VERILOG"
   library="mac10g" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_008.v"
   type="VERILOG"
   library="avalon_st_adapter_008" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter_004.v"
   type="VERILOG"
   library="avalon_st_adapter_004" />
 <file
   path="simulation/submodules/eth4to1_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/eth4to1_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/eth4to1_mac_3.v"
   type="VERILOG"
   library="mac_3" />
 <file
   path="simulation/submodules/eth4to1_mac_2.v"
   type="VERILOG"
   library="mac_2" />
 <file
   path="simulation/submodules/eth4to1_mac_1.v"
   type="VERILOG"
   library="mac_1" />
 <file
   path="simulation/submodules/eth4to1_mac_0.v"
   type="VERILOG"
   library="mac_0" />
 <file
   path="simulation/submodules/pmem_group.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/pmem_group_wrap.sv"
   type="SYSTEM_VERILOG"
   library="ethpack" />
 <file
   path="simulation/submodules/eth4to1_eth_in_mux.sv"
   type="SYSTEM_VERILOG"
   library="eth_in_mux" />
 <file path="simulation/eth4to1.v" type="VERILOG" />
 <topLevel name="eth4to1" />
 <deviceFamily name="stratixv" />
</simPackage>
