<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SILoadStoreOptimizer.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SILoadStoreOptimizer.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SILoadStoreOptimizer_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SILoadStoreOptimizer.cpp -------------------------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This pass tries to fuse DS instructions with close by immediate offsets.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This will fuse operations such as</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//  ds_read_b32 v0, v2 offset:16</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//  ds_read_b32 v1, v2 offset:32</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// ==&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//   ds_read2_b32 v[0:1], v2, offset0:4 offset1:8</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// The same is done for certain SMEM and VMEM opcodes, e.g.:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//  s_buffer_load_dword s4, s[0:3], 4</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//  s_buffer_load_dword s5, s[0:3], 8</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// ==&gt;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//  s_buffer_load_dwordx2 s[4:5], s[0:3], 4</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// This pass also tries to promote constant offset to the immediate by</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// adjusting the base. It tries to use a base from the nearby instructions that</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// allows it to have a 13bit constant offset and then promotes the 13bit offset</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// to the immediate.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// E.g.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//  s_movk_i32 s0, 0x1800</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">//  v_add_co_u32_e32 v0, vcc, s0, v2</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//  v_addc_co_u32_e32 v1, vcc, 0, v6, vcc</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//  s_movk_i32 s0, 0x1000</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">//  v_add_co_u32_e32 v5, vcc, s0, v2</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//  v_addc_co_u32_e32 v6, vcc, 0, v6, vcc</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//  global_load_dwordx2 v[5:6], v[5:6], off</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//  global_load_dwordx2 v[0:1], v[0:1], off</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// =&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//  s_movk_i32 s0, 0x1000</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//  v_add_co_u32_e32 v5, vcc, s0, v2</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//  v_addc_co_u32_e32 v6, vcc, 0, v6, vcc</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//  global_load_dwordx2 v[5:6], v[5:6], off</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//  global_load_dwordx2 v[0:1], v[5:6], off offset:2048</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// Future improvements:</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// - This is currently missing stores of constants because loading</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">//   the constant into the data register is placed between the stores, although</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//   this is arguably a scheduling problem.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// - Live interval recomputing seems inefficient. This currently only matches</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//   one pair, and recomputes live intervals and moves on to the next pair. It</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//   would be better to compute a list of all merges that need to occur.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// - With a list of instructions to process, we can also merge more. If a</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//   cluster of loads have offsets that are too large to fit in the 8-bit</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//   offsets, but are close enough to fit in the 8 bits, we can add to the base</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">//   pointer and use the new reduced offsets.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   91</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;si-load-store-opt&quot;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">   94</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a> {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  DS_READ,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  DS_WRITE,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  S_BUFFER_LOAD_IMM,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  TBUFFER_LOAD,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  TBUFFER_STORE,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ade1dd38f7cce31c28afd2f017ab84a9e">  106</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ade1dd38f7cce31c28afd2f017ab84a9e">RegisterEnum</a> {</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  SBASE = 0x1,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  SRSRC = 0x2,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  SOFFSET = 0x4,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  VADDR = 0x8,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  ADDR = 0x10,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  SSAMP = 0x20,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">class </span>SILoadStoreOptimizer : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keyword">struct </span>CombineInfo {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordtype">unsigned</span> EltSize;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordtype">unsigned</span> BaseOff;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordtype">unsigned</span> DMask;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a> InstClass;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordtype">bool</span> GLC;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">bool</span> SLC;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordtype">bool</span> DLC;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordtype">bool</span> UseST64;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr *, 8&gt;</a> InstsToMove;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordtype">int</span> AddrIdx[5];</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AddrReg[5];</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordtype">unsigned</span> NumAddresses;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordtype">bool</span> hasSameBaseAddress(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumAddresses; i++) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AddrRegNext = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(AddrIdx[i]);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="keywordflow">if</span> (AddrReg[i]-&gt;isImm() || AddrRegNext.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;          <span class="keywordflow">if</span> (AddrReg[i]-&gt;isImm() != AddrRegNext.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;              AddrReg[i]-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != AddrRegNext.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        }</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="comment">// Check same base pointer. Be careful of subregisters, which can occur</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <span class="comment">// with vectors of pointers.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">if</span> (AddrReg[i]-&gt;<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>() != AddrRegNext.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() ||</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            AddrReg[i]-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != AddrRegNext.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;         <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordtype">bool</span> hasMergeableAddress(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumAddresses; ++i) {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AddrOp = AddrReg[i];</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="comment">// Immediates are always OK.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">if</span> (AddrOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="comment">// Don&#39;t try to merge addresses that aren&#39;t either immediates or registers.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="comment">// TODO: Should be possible to merge FrameIndexes and maybe some other</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="comment">// non-register</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="keywordflow">if</span> (!AddrOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <span class="comment">// TODO: We should be able to merge physical reg addreses.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(AddrOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="comment">// If an address has only one use then there will be on other</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="comment">// instructions with the same address, so we can&#39;t merge this one.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(AddrOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keywordtype">void</span> setMI(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;               <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  };</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">struct </span>BaseRegisters {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">unsigned</span> LoReg = 0;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordtype">unsigned</span> HiReg = 0;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordtype">unsigned</span> LoSubReg = 0;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">unsigned</span> HiSubReg = 0;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  };</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">struct </span>MemAddress {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    BaseRegisters <a class="code" href="classllvm_1_1Base.html">Base</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  };</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">using</span> MemInfoMap = <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr *, MemAddress&gt;</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *STM = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">bool</span> OptimizeAgain;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> dmasksCanBeCombined(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;TII,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                  <span class="keyword">const</span> CombineInfo &amp;Paired);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> offsetsCanBeCombined(CombineInfo &amp;CI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                   CombineInfo &amp;Paired);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> widthsFit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM, <span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                        <span class="keyword">const</span> CombineInfo &amp;Paired);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> getNewOpcode(<span class="keyword">const</span> CombineInfo &amp;CI, <span class="keyword">const</span> CombineInfo &amp;Paired);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">static</span> std::pair&lt;unsigned, unsigned&gt; getSubRegIdxs(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                                     <span class="keyword">const</span> CombineInfo &amp;Paired);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *getTargetRegisterClass(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                                    <span class="keyword">const</span> CombineInfo &amp;Paired);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">bool</span> findMatchingInst(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordtype">unsigned</span> read2Opcode(<span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordtype">unsigned</span> read2ST64Opcode(<span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeRead2Pair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordtype">unsigned</span> write2Opcode(<span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">unsigned</span> write2ST64Opcode(<span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeWrite2Pair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeImagePair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeSBufferLoadImmPair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeBufferLoadPair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeBufferStorePair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeTBufferLoadPair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> mergeTBufferStorePair(CombineInfo &amp;CI, CombineInfo &amp;Paired);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordtype">void</span> updateBaseAndOffset(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">unsigned</span> NewBase,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                           int32_t NewOffset) <span class="keyword">const</span>;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordtype">unsigned</span> computeBase(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> MemAddress &amp;Addr) <span class="keyword">const</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> createRegOrImm(int32_t Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int32_t&gt;</a> extractConstOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordtype">void</span> processBaseWithConstOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>, MemAddress &amp;Addr) <span class="keyword">const</span>;<span class="comment"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// Promotes constant offset to the immediate by adjusting the base. It</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// tries to use a base from the nearby instructions that allows it to have</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// a 13bit constant offset which gets promoted to the immediate.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> promoteConstantOffsetToImm(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CI,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                  MemInfoMap &amp;Visited,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 4&gt;</a> &amp;Promoted) <span class="keyword">const</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">void</span> addInstToMergeableList(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                  std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts) <span class="keyword">const</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">bool</span> collectMergeableInsts(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                  std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts) <span class="keyword">const</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  SILoadStoreOptimizer() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <a class="code" href="namespacellvm.html#a5bb0f795dc76ef1208e41737103a6712">initializeSILoadStoreOptimizerPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordtype">void</span> removeCombinedInst(std::list&lt;CombineInfo&gt; &amp;MergeList,</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">bool</span> optimizeInstsWithSameBaseAddr(std::list&lt;CombineInfo&gt; &amp;MergeList,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                     <span class="keywordtype">bool</span> &amp;OptimizeListAgain);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordtype">bool</span> optimizeBlock(std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="stringliteral">&quot;SI Load Store Optimizer&quot;</span>; }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;};</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getOpcodeWidth(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc)) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// FIXME: Handle d16 correctly</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">AMDGPU::getMUBUFElements</a>(Opc);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(MI)) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    uint64_t DMaskImm =</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::dmask)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMaskImm);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc)) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">AMDGPU::getMTBUFElements</a>(Opc);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORD_IMM:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM:</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM:</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> 4;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;}</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/// Maps instruction opcode to enum InstClassEnum.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a> getInstClass(<span class="keywordtype">unsigned</span> Opc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;TII) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc)) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">AMDGPU::getMUBUFBaseOpcode</a>(Opc)) {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN:</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFEN_exact:</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_LOAD_DWORD_OFFSET_exact:</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFEN_exact:</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">case</span> AMDGPU::BUFFER_STORE_DWORD_OFFSET_exact:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc)) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="comment">// Ignore instructions encoded without vaddr.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::vaddr) == -1)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="comment">// TODO: Support IMAGE_GET_RESINFO and IMAGE_GET_LOD.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (TII.get(Opc).mayStore() || !TII.get(Opc).mayLoad() ||</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;          TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a>(Opc))</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc)) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="keywordflow">switch</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">AMDGPU::getMTBUFBaseOpcode</a>(Opc)) {</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN:</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_exact:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET:</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_exact:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">return</span> TBUFFER_LOAD;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN:</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_exact:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET:</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <span class="keywordflow">case</span> AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_exact:</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordflow">return</span> TBUFFER_STORE;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      }</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORD_IMM:</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM:</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span> S_BUFFER_LOAD_IMM;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32:</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32_gfx9:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64:</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64_gfx9:</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">return</span> DS_READ;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32:</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32_gfx9:</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64_gfx9:</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">return</span> DS_WRITE;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  }</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;}</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// Determines instruction subclass from opcode. Only instructions</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/// of the same subclass can be merged together.</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> getInstSubclass(<span class="keywordtype">unsigned</span> Opc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;TII) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc))</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">AMDGPU::getMUBUFBaseOpcode</a>(Opc);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc)) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      <span class="keyword">const</span> AMDGPU::MIMGInfo *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">AMDGPU::getMIMGInfo</a>(Opc);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Info);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="keywordflow">return</span> Info-&gt;BaseOpcode;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc))</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">AMDGPU::getMTBUFBaseOpcode</a>(Opc);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32:</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32_gfx9:</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64_gfx9:</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32:</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32_gfx9:</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64_gfx9:</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">return</span> Opc;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORD_IMM:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM:</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM:</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> AMDGPU::S_BUFFER_LOAD_DWORD_IMM;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> getRegs(<span class="keywordtype">unsigned</span> Opc, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;TII) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opc)) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordtype">unsigned</span> result = 0;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">AMDGPU::getMUBUFHasVAddr</a>(Opc)) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;      result |= VADDR;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">AMDGPU::getMUBUFHasSrsrc</a>(Opc)) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      result |= SRSRC;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">AMDGPU::getMUBUFHasSoffset</a>(Opc)) {</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      result |= SOFFSET;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    }</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opc)) {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> result = VADDR | SRSRC;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keyword">const</span> AMDGPU::MIMGInfo *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">AMDGPU::getMIMGInfo</a>(Opc);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">if</span> (Info &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">AMDGPU::getMIMGBaseOpcodeInfo</a>(Info-&gt;BaseOpcode)-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">Sampler</a>)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      result |= SSAMP;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opc)) {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordtype">unsigned</span> result = 0;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">AMDGPU::getMTBUFHasVAddr</a>(Opc)) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      result |= VADDR;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">AMDGPU::getMTBUFHasSrsrc</a>(Opc)) {</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      result |= SRSRC;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    }</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">AMDGPU::getMTBUFHasSoffset</a>(Opc)) {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      result |= SOFFSET;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORD_IMM:</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM:</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">case</span> AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM:</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keywordflow">return</span> SBASE;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64:</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B32_gfx9:</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_READ_B64_gfx9:</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64:</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B32_gfx9:</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DS_WRITE_B64_gfx9:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">return</span> ADDR;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;}</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="keywordtype">void</span> SILoadStoreOptimizer::CombineInfo::setMI(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;TII,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;getOpcode();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  InstClass = getInstClass(Opc, TII);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">if</span> (InstClass == <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">switch</span> (InstClass) {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">case</span> DS_READ:</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;   EltSize =</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;          (Opc == AMDGPU::DS_READ_B64 || Opc == AMDGPU::DS_READ_B64_gfx9) ? 8</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                                                          : 4;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;   <span class="keywordflow">break</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">case</span> DS_WRITE:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    EltSize =</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;          (Opc == AMDGPU::DS_WRITE_B64 || Opc == AMDGPU::DS_WRITE_B64_gfx9) ? 8</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                                                                            : 4;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">case</span> S_BUFFER_LOAD_IMM:</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    EltSize = <a class="code" href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">AMDGPU::getSMRDEncodedOffset</a>(STM, 4);</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    EltSize = 4;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  }</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">if</span> (InstClass == <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>) {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    DMask = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::OpName::dmask)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordtype">int</span> OffsetIdx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::offset);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(OffsetIdx).getImm();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (InstClass == TBUFFER_LOAD || InstClass == TBUFFER_STORE)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a> = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">AMDGPU::OpName::format</a>)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = getOpcodeWidth(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, TII);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> ((InstClass == DS_READ) || (InstClass == DS_WRITE)) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> &amp;= 0xffff;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InstClass != <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>) {</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    GLC = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::OpName::glc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">if</span> (InstClass != S_BUFFER_LOAD_IMM) {</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      SLC = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::OpName::slc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    DLC = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AMDGPU::OpName::dlc)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  }</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">unsigned</span> AddrOpName[5] = {0};</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  NumAddresses = 0;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Regs = getRegs(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode(), <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; ADDR) {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::addr;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  }</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; SBASE) {</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::sbase;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  }</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; SRSRC) {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::srsrc;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; SOFFSET) {</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::soffset;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  }</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; VADDR) {</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::vaddr;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; SSAMP) {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    AddrOpName[NumAddresses++] = AMDGPU::OpName::ssamp;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumAddresses; i++) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    AddrIdx[i] = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOpcode(), AddrOpName[i]);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    AddrReg[i] = &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getOperand(AddrIdx[i]);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  InstsToMove.clear();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;} <span class="comment">// end anonymous namespace.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<a class="code" href="SILoadStoreOptimizer_8cpp.html#ab5e5bad59eec4d43683a29bedaf81e41">INITIALIZE_PASS_BEGIN</a>(SILoadStoreOptimizer, <a class="code" href="SILoadStoreOptimizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                      <span class="stringliteral">&quot;SI Load Store Optimizer&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>)</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#a14b02990a76c58528b08d2b36ab7b09f">  559</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(SILoadStoreOptimizer, <a class="code" href="SILoadStoreOptimizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, &quot;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> <a class="code" href="SILoadStoreOptimizer_8cpp.html#a14b02990a76c58528b08d2b36ab7b09f">Optimizer</a>&quot;,</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                    <a class="code" href="namespacefalse.html">false</a>, <a class="code" href="namespacefalse.html">false</a>)</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keywordtype">char</span> SILoadStoreOptimizer::<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = 0;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="namespacellvm.html#a38646632bdd12dc749f7c466f8eb8577">  564</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#a38646632bdd12dc749f7c466f8eb8577">SILoadStoreOptimizerID</a> = SILoadStoreOptimizer::<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4995937ca7f829b5caea5ac1a35186b9">  566</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#a4995937ca7f829b5caea5ac1a35186b9">createSILoadStoreOptimizerPass</a>() {</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> SILoadStoreOptimizer();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;}</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">  570</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineInstr *&gt;</a> InstsToMove) {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = I-&gt;getParent();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : InstsToMove) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;removeFromParent();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(I, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">  580</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">addDefsUsesToList</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                              <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> &amp;RegDefs,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                              <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> &amp;PhysRegUses) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg()) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        RegDefs.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.readsReg() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg()))</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        PhysRegUses.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">insert</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg());</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    }</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;}</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">  593</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">memAccessesCanBeReordered</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> A,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                      <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// RAW or WAR - cannot reorder</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">// WAW - cannot reorder</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// RAR - safe to reorder</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">return</span> !(A-&gt;mayStore() || B-&gt;mayStore()) || !A-&gt;mayAlias(AA, *B, <span class="keyword">true</span>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">// Add MI and its defs to the lists if MI reads one of the defs that are</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// already in the list. Returns true in that case.</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ae43c3190d3ffb5c686e7efa645f0ac46">  604</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ae43c3190d3ffb5c686e7efa645f0ac46">addToListsIfDependent</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> &amp;RegDefs,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> &amp;PhysRegUses,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;Insts) {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Use.html">Use</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">// If one of the defs is read, then there is a use of Def between I and the</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">// instruction that I will potentially be merged with. We will need to move</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="comment">// this instruction after the merged instructions.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">// Similarly, if there is a def which is read by an instruction that is to</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="comment">// be moved for merging, then we need to move the def-instruction as well.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="comment">// This can only happen for physical registers such as M0; virtual</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="comment">// registers are in SSA form.</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Use.html">Use</a>.isReg() &amp;&amp;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;        ((<a class="code" href="classllvm_1_1Use.html">Use</a>.readsReg() &amp;&amp; RegDefs.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(<a class="code" href="classllvm_1_1Use.html">Use</a>.getReg())) ||</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;         (<a class="code" href="classllvm_1_1Use.html">Use</a>.isDef() &amp;&amp; RegDefs.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(<a class="code" href="classllvm_1_1Use.html">Use</a>.getReg())) ||</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;         (<a class="code" href="classllvm_1_1Use.html">Use</a>.isDef() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="classllvm_1_1Use.html">Use</a>.getReg()) &amp;&amp;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;          PhysRegUses.<a class="code" href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">count</a>(<a class="code" href="classllvm_1_1Use.html">Use</a>.getReg())))) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;      Insts.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;MI);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <a class="code" href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">addDefsUsesToList</a>(MI, RegDefs, PhysRegUses);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    }</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  }</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;}</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">  630</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">canMoveInstsAcrossMemOp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemOp,</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineInstr *&gt;</a> InstsToMove,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                    <a class="code" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MemOp.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>());</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InstToMove : InstsToMove) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">if</span> (!InstToMove-&gt;mayLoadOrStore())</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">memAccessesCanBeReordered</a>(MemOp, *InstToMove, AA))</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  }</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;}</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">// This function assumes that \p A and \p B have are identical except for</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// size and offset, and they referecne adjacent memory.</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">  646</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *A,</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordtype">unsigned</span> MinOffset = std::min(A-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">getOffset</a>(), B-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">getOffset</a>());</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = A-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>() + B-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>();</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="comment">// This function adds the offset parameter to the existing offset for A,</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="comment">// so we pass 0 here as the offset and then manually set it to the correct</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">// value after the call.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(A, 0, Size);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  MMO-&gt;<a class="code" href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">setOffset</a>(MinOffset);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keywordflow">return</span> MMO;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;}</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::dmasksCanBeCombined(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                               <span class="keyword">const</span> CombineInfo &amp;Paired) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.InstClass == <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// Ignore instructions with tfe/lwe set.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *TFEOp = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::tfe);</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *LWEOp = TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::lwe);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="keywordflow">if</span> ((TFEOp &amp;&amp; TFEOp-&gt;getImm()) || (LWEOp &amp;&amp; LWEOp-&gt;getImm()))</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// Check other optional immediate operands for equality.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">unsigned</span> OperandsToMatch[] = {AMDGPU::OpName::glc, AMDGPU::OpName::slc,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                AMDGPU::OpName::d16, AMDGPU::OpName::unorm,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                                <a class="code" href="DependenceAnalysis_8cpp.html#ab01abf84324066bdb4eed4d5bf20f887">AMDGPU::OpName::da</a>,  AMDGPU::OpName::r128};</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a> : OperandsToMatch) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordtype">int</span> Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(CI.I-&gt;getOpcode(), <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Paired.I-&gt;getOpcode(), <a class="code" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) != Idx)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">if</span> (Idx != -1 &amp;&amp;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        CI.I-&gt;getOperand(Idx).getImm() != Paired.I-&gt;getOperand(Idx).getImm())</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// Check DMask for overlaps.</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordtype">unsigned</span> MaxMask = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(CI.DMask, Paired.DMask);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="keywordtype">unsigned</span> MinMask = std::min(CI.DMask, Paired.DMask);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordtype">unsigned</span> AllowedBitsForMin = <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a>(MaxMask);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> ((1u &lt;&lt; AllowedBitsForMin) &lt;= MinMask)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">  696</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">getBufferFormatWithCompCount</a>(<span class="keywordtype">unsigned</span> OldFormat,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                                       <span class="keywordtype">unsigned</span> ComponentCount,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordflow">if</span> (ComponentCount &gt; 4)</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a> *OldFormatInfo =</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a>(OldFormat, STI);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">if</span> (!OldFormatInfo)</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a> *NewFormatInfo =</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a>(OldFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a>,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                           ComponentCount,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                                           OldFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a>, STI);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">if</span> (!NewFormatInfo)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NewFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a> == OldFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a> &amp;&amp;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;         NewFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a> == OldFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a>);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">return</span> NewFormatInfo-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">Format</a>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::offsetsCanBeCombined(CombineInfo &amp;CI,</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                                CombineInfo &amp;Paired) {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.InstClass != <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="comment">// XXX - Would the same offset be OK? Is there any reason this would happen or</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// be useful?</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">if</span> (CI.Offset == Paired.Offset)</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// This won&#39;t be valid if the offset isn&#39;t aligned.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">if</span> ((CI.Offset % CI.EltSize != 0) || (Paired.Offset % CI.EltSize != 0))</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (CI.InstClass == TBUFFER_LOAD || CI.InstClass == TBUFFER_STORE) {</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a> *Info0 =</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a>(CI.Format, STI);</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">if</span> (!Info0)</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a> *Info1 =</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a>(Paired.Format, STI);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">if</span> (!Info1)</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">if</span> (Info0-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a> != Info1-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a> ||</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        Info0-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a> != Info1-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">NumFormat</a>)</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="comment">// TODO: Should be possible to support more formats, but if format loads</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="comment">// are not dword-aligned, the merged load might not be valid.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">if</span> (Info0-&gt;<a class="code" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">BitsPerComp</a> != 32)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">getBufferFormatWithCompCount</a>(CI.Format, CI.Width + Paired.Width, STI) == 0)</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  }</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="keywordtype">unsigned</span> EltOffset0 = CI.Offset / CI.EltSize;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordtype">unsigned</span> EltOffset1 = Paired.Offset / CI.EltSize;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  CI.UseST64 = <span class="keyword">false</span>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  CI.BaseOff = 0;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">// Handle SMEM and VMEM instructions.</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">if</span> ((CI.InstClass != DS_READ) &amp;&amp; (CI.InstClass != DS_WRITE)) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">return</span> (EltOffset0 + CI.Width == EltOffset1 ||</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;            EltOffset1 + Paired.Width == EltOffset0) &amp;&amp;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;           CI.GLC == Paired.GLC &amp;&amp; CI.DLC == Paired.DLC &amp;&amp;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;           (CI.InstClass == S_BUFFER_LOAD_IMM || CI.SLC == Paired.SLC);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// If the offset in elements doesn&#39;t fit in 8-bits, we might be able to use</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">// the stride 64 versions.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordflow">if</span> ((EltOffset0 % 64 == 0) &amp;&amp; (EltOffset1 % 64) == 0 &amp;&amp;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EltOffset0 / 64) &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EltOffset1 / 64)) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    CI.Offset = EltOffset0 / 64;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    Paired.Offset = EltOffset1 / 64;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    CI.UseST64 = <span class="keyword">true</span>;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  }</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="comment">// Check if the new offsets fit in the reduced 8-bit range.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EltOffset0) &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(EltOffset1)) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    CI.Offset = EltOffset0;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    Paired.Offset = EltOffset1;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;  }</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">// Try to shift base address to decrease offsets.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <span class="keywordtype">unsigned</span> OffsetDiff = <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>((<span class="keywordtype">int</span>)EltOffset1 - (<span class="keywordtype">int</span>)EltOffset0);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  CI.BaseOff = std::min(CI.Offset, Paired.Offset);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">if</span> ((OffsetDiff % 64 == 0) &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(OffsetDiff / 64)) {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    CI.Offset = (EltOffset0 - CI.BaseOff / CI.EltSize) / 64;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    Paired.Offset = (EltOffset1 - CI.BaseOff / CI.EltSize) / 64;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    CI.UseST64 = <span class="keyword">true</span>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(OffsetDiff)) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    CI.Offset = EltOffset0 - CI.BaseOff / CI.EltSize;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    Paired.Offset = EltOffset1 - CI.BaseOff / CI.EltSize;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;}</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::widthsFit(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM,</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                     <span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                     <span class="keyword">const</span> CombineInfo &amp;Paired) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = (CI.Width + Paired.Width);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="keywordflow">switch</span> (CI.InstClass) {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">return</span> (Width &lt;= 4) &amp;&amp; (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">hasDwordx3LoadStores</a>() || (Width != 3));</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">case</span> S_BUFFER_LOAD_IMM:</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    }</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  }</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;}</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::findMatchingInst(CombineInfo &amp;CI,</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                                            CombineInfo &amp;Paired) {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = CI.I;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opc = CI.I-&gt;getOpcode();</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keyword">const</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a> InstClass = getInstClass(Opc, *TII);</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">if</span> (InstClass == <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> InstSubclass = getInstSubclass(Opc, *TII);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="comment">// Do not merge VMEM buffer instructions with &quot;swizzled&quot; bit set.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordtype">int</span> Swizzled =</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(CI.I-&gt;getOpcode(), AMDGPU::OpName::swz);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">if</span> (Swizzled != -1 &amp;&amp; CI.I-&gt;getOperand(Swizzled).getImm())</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  ++MBBI;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> RegDefsToMove;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a> PhysRegUsesToMove;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">addDefsUsesToList</a>(*CI.I, RegDefsToMove, PhysRegUsesToMove);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="keywordflow">for</span> (; MBBI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++MBBI) {</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">if</span> ((getInstClass(MBBI-&gt;getOpcode(), *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) != InstClass) ||</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        (getInstSubclass(MBBI-&gt;getOpcode(), *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) != InstSubclass)) {</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="comment">// This is not a matching instruction, but we can keep looking as</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="comment">// long as one of these conditions are met:</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="comment">// 1. It is safe to move I down past MBBI.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <span class="comment">// 2. It is safe to move MBBI down past the instruction that I will</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;      <span class="comment">//    be merged into.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      <span class="keywordflow">if</span> (MBBI-&gt;hasUnmodeledSideEffects()) {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        <span class="comment">// We can&#39;t re-order this instruction with respect to other memory</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="comment">// operations, so we fail both conditions mentioned above.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;      }</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">if</span> (MBBI-&gt;mayLoadOrStore() &amp;&amp;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;          (!<a class="code" href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">memAccessesCanBeReordered</a>(*CI.I, *MBBI, AA) ||</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;           !<a class="code" href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">canMoveInstsAcrossMemOp</a>(*MBBI, CI.InstsToMove, AA))) {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <span class="comment">// We fail condition #1, but we may still be able to satisfy condition</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="comment">// #2.  Add this instruction to the move list and then we will check</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        <span class="comment">// if condition #2 holds once we have selected the matching instruction.</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        CI.InstsToMove.push_back(&amp;*MBBI);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <a class="code" href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">addDefsUsesToList</a>(*MBBI, RegDefsToMove, PhysRegUsesToMove);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      }</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="comment">// When we match I with another DS instruction we will be moving I down</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <span class="comment">// to the location of the matched instruction any uses of I will need to</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="comment">// be moved down as well.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;      <a class="code" href="SILoadStoreOptimizer_8cpp.html#ae43c3190d3ffb5c686e7efa645f0ac46">addToListsIfDependent</a>(*MBBI, RegDefsToMove, PhysRegUsesToMove,</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                            CI.InstsToMove);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="comment">// Don&#39;t merge volatiles.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="keywordflow">if</span> (MBBI-&gt;hasOrderedMemoryRef())</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordtype">int</span> Swizzled =</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MBBI-&gt;getOpcode(), AMDGPU::OpName::swz);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">if</span> (Swizzled != -1 &amp;&amp; MBBI-&gt;getOperand(Swizzled).getImm())</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="comment">// Handle a case like</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="comment">//   DS_WRITE_B32 addr, v, idx0</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">//   w = DS_READ_B32 addr, idx0</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">//   DS_WRITE_B32 addr, f(w), idx1</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// where the DS_READ_B32 ends up in InstsToMove and therefore prevents</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="comment">// merging of the two writes.</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SILoadStoreOptimizer_8cpp.html#ae43c3190d3ffb5c686e7efa645f0ac46">addToListsIfDependent</a>(*MBBI, RegDefsToMove, PhysRegUsesToMove,</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                              CI.InstsToMove))</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">Match</a> = CI.hasSameBaseAddress(*MBBI);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <span class="keywordflow">if</span> (Match) {</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      Paired.setMI(MBBI, *TII, *STM);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      <span class="comment">// Check both offsets (or masks for MIMG) can be combined and fit in the</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      <span class="comment">// reduced range.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="keywordtype">bool</span> canBeCombined =</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;          CI.InstClass == <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;              ? dmasksCanBeCombined(CI, *TII, Paired)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;              : widthsFit(*STM, CI, Paired) &amp;&amp; offsetsCanBeCombined(CI, *STI, Paired);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="comment">// We also need to go through the list of instructions that we plan to</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      <span class="comment">// move and make sure they are all safe to move down past the merged</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <span class="comment">// instruction.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      <span class="keywordflow">if</span> (canBeCombined &amp;&amp; <a class="code" href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">canMoveInstsAcrossMemOp</a>(*MBBI, CI.InstsToMove, AA))</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    }</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="comment">// We&#39;ve found a load/store that we couldn&#39;t merge for some reason.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="comment">// We could potentially keep looking, but we&#39;d need to make sure that</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="comment">// it was safe to move I and also all the instruction in InstsToMove</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">// down past this instruction.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="comment">// check if we can move I across MBBI and if we can move all I&#39;s users</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">memAccessesCanBeReordered</a>(*CI.I, *MBBI, AA) ||</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        !<a class="code" href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">canMoveInstsAcrossMemOp</a>(*MBBI, CI.InstsToMove, AA))</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  }</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;}</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::read2Opcode(<span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">if</span> (STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>())</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_READ2_B32 : AMDGPU::DS_READ2_B64;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_READ2_B32_gfx9 : AMDGPU::DS_READ2_B64_gfx9;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;}</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::read2ST64Opcode(<span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">if</span> (STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>())</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_READ2ST64_B32 : AMDGPU::DS_READ2ST64_B64;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_READ2ST64_B32_gfx9</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;                        : AMDGPU::DS_READ2ST64_B64_gfx9;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;}</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;SILoadStoreOptimizer::mergeRead2Pair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="comment">// Be careful, since the addresses could be subregisters themselves in weird</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="comment">// cases, like vectors of pointers.</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *AddrReg = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::addr);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdst);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordtype">unsigned</span> NewOffset0 = CI.Offset;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordtype">unsigned</span> NewOffset1 = Paired.Offset;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;      CI.UseST64 ? read2ST64Opcode(CI.EltSize) : read2Opcode(CI.EltSize);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordtype">unsigned</span> SubRegIdx0 = (CI.EltSize == 4) ? AMDGPU::sub0 : AMDGPU::sub0_sub1;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordtype">unsigned</span> SubRegIdx1 = (CI.EltSize == 4) ? AMDGPU::sub1 : AMDGPU::sub2_sub3;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">if</span> (NewOffset0 &gt; NewOffset1) {</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="comment">// Canonicalize the merged instruction so the smaller offset comes first.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(NewOffset0, NewOffset1);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubRegIdx0, SubRegIdx1);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  }</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(NewOffset0) &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(NewOffset1)) &amp;&amp;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;         (NewOffset0 != NewOffset1) &amp;&amp; <span class="stringliteral">&quot;Computed offset doesn&#39;t fit&quot;</span>);</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Read2Desc = TII-&gt;get(Opc);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC =</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      (CI.EltSize == 4) ? &amp;AMDGPU::VReg_64RegClass : &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = AddrReg-&gt;getReg();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordtype">unsigned</span> BaseSubReg = AddrReg-&gt;getSubReg();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">unsigned</span> BaseRegFlags = 0;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">if</span> (CI.BaseOff) {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), ImmReg)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        .addImm(CI.BaseOff);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    BaseReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    BaseRegFlags = <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(*MBB, Paired.I, DL, BaseReg)</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg)</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg-&gt;getReg(), 0, BaseSubReg)</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        .addImm(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    BaseSubReg = 0;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  }</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Read2 =</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, Read2Desc, DestReg)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(BaseReg, BaseRegFlags, BaseSubReg) <span class="comment">// addr</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NewOffset0)                        <span class="comment">// offset0</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NewOffset1)                        <span class="comment">// offset1</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)                                 <span class="comment">// gds</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a06354c148b38063984dfebae0340ef7d">cloneMergedMemRefs</a>({&amp;*CI.I, &amp;*Paired.I});</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  (void)Read2;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CopyDesc = TII-&gt;get(TargetOpcode::COPY);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">// Copy to the old destination registers.</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest0) <span class="comment">// Copy to same destination including flags and sub reg.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, 0, SubRegIdx0);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest1)</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubRegIdx1);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Copy1, CI.InstsToMove);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Inserted read2: &quot;</span> &lt;&lt; *Read2 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordflow">return</span> Read2;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;}</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::write2Opcode(<span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">if</span> (STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>())</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_WRITE2_B32 : AMDGPU::DS_WRITE2_B64;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_WRITE2_B32_gfx9</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                        : AMDGPU::DS_WRITE2_B64_gfx9;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;}</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::write2ST64Opcode(<span class="keywordtype">unsigned</span> EltSize)<span class="keyword"> const </span>{</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">if</span> (STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">ldsRequiresM0Init</a>())</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_WRITE2ST64_B32</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                          : AMDGPU::DS_WRITE2ST64_B64;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">return</span> (EltSize == 4) ? AMDGPU::DS_WRITE2ST64_B32_gfx9</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                        : AMDGPU::DS_WRITE2ST64_B64_gfx9;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;}</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;SILoadStoreOptimizer::mergeWrite2Pair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="comment">// Be sure to use .addOperand(), and not .addReg() with these. We want to be</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">// sure we preserve the subregister index and any register flags set on them.</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *AddrReg =</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::addr);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Data0 =</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::data0);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Data1 =</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::data0);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordtype">unsigned</span> NewOffset0 = CI.Offset;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordtype">unsigned</span> NewOffset1 = Paired.Offset;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordtype">unsigned</span> Opc =</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;      CI.UseST64 ? write2ST64Opcode(CI.EltSize) : write2Opcode(CI.EltSize);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">if</span> (NewOffset0 &gt; NewOffset1) {</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="comment">// Canonicalize the merged instruction so the smaller offset comes first.</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(NewOffset0, NewOffset1);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Data0, Data1);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(NewOffset0) &amp;&amp; <a class="code" href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">isUInt&lt;8&gt;</a>(NewOffset1)) &amp;&amp;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;         (NewOffset0 != NewOffset1) &amp;&amp; <span class="stringliteral">&quot;Computed offset doesn&#39;t fit&quot;</span>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Write2Desc = TII-&gt;get(Opc);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BaseReg = AddrReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordtype">unsigned</span> BaseSubReg = AddrReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordtype">unsigned</span> BaseRegFlags = 0;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">if</span> (CI.BaseOff) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImmReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(AMDGPU::S_MOV_B32), ImmReg)</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        .addImm(CI.BaseOff);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    BaseReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    BaseRegFlags = <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">getAddNoCarry</a>(*MBB, Paired.I, DL, BaseReg)</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(ImmReg)</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(AddrReg-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 0, BaseSubReg)</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        .addImm(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    BaseSubReg = 0;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Write2 =</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, Write2Desc)</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(BaseReg, BaseRegFlags, BaseSubReg) <span class="comment">// addr</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Data0)                               <span class="comment">// data0</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Data1)                               <span class="comment">// data1</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NewOffset0)                        <span class="comment">// offset0</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NewOffset1)                        <span class="comment">// offset1</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)                                 <span class="comment">// gds</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a06354c148b38063984dfebae0340ef7d">cloneMergedMemRefs</a>({&amp;*CI.I, &amp;*Paired.I});</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Write2, CI.InstsToMove);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Inserted write2 inst: &quot;</span> &lt;&lt; *Write2 &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">return</span> Write2;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;}</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;SILoadStoreOptimizer::mergeImagePair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordtype">unsigned</span> MergedDMask = CI.DMask | Paired.DMask;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordtype">unsigned</span> DMaskIdx =</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(CI.I-&gt;getOpcode(), AMDGPU::OpName::dmask);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode), DestReg);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = (*CI.I).getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == DMaskIdx)</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(MergedDMask);</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>((*CI.I).getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>));</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  }</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New = MIB.addMemOperand(<a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordtype">unsigned</span> SubRegIdx0, SubRegIdx1;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  std::tie(SubRegIdx0, SubRegIdx1) = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="comment">// Copy to the old destination registers.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CopyDesc = TII-&gt;get(TargetOpcode::COPY);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest0) <span class="comment">// Copy to same destination including flags and sub reg.</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, 0, SubRegIdx0);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest1)</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubRegIdx1);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Copy1, CI.InstsToMove);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;SILoadStoreOptimizer::mergeSBufferLoadImmPair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordtype">unsigned</span> MergedOffset = std::min(CI.Offset, Paired.Offset);</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New =</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode), DestReg)</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::sbase))</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;        .addImm(MergedOffset) <span class="comment">// offset</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        .addImm(CI.GLC)      <span class="comment">// glc</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        .addImm(CI.DLC)      <span class="comment">// dlc</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        .addMemOperand(<a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  std::pair&lt;unsigned, unsigned&gt; SubRegIdx = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx0 = std::get&lt;0&gt;(SubRegIdx);</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx1 = std::get&lt;1&gt;(SubRegIdx);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// Copy to the old destination registers.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CopyDesc = TII-&gt;get(TargetOpcode::COPY);</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::sdst);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::sdst);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest0) <span class="comment">// Copy to same destination including flags and sub reg.</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, 0, SubRegIdx0);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest1)</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubRegIdx1);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Copy1, CI.InstsToMove);</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;SILoadStoreOptimizer::mergeBufferLoadPair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="comment">// Copy to the new source register.</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordtype">unsigned</span> MergedOffset = std::min(CI.Offset, Paired.Offset);</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode), DestReg);</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Regs = getRegs(Opcode, *TII);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; VADDR)</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vaddr));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New =</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::soffset))</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        .addImm(MergedOffset) <span class="comment">// offset</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        .addImm(CI.GLC)      <span class="comment">// glc</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;        .addImm(CI.SLC)      <span class="comment">// slc</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        .addImm(0)            <span class="comment">// tfe</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        .addImm(CI.DLC)      <span class="comment">// dlc</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;        .addImm(0)            <span class="comment">// swz</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;        .addMemOperand(<a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  std::pair&lt;unsigned, unsigned&gt; SubRegIdx = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx0 = std::get&lt;0&gt;(SubRegIdx);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx1 = std::get&lt;1&gt;(SubRegIdx);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">// Copy to the old destination registers.</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CopyDesc = TII-&gt;get(TargetOpcode::COPY);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest0) <span class="comment">// Copy to same destination including flags and sub reg.</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, 0, SubRegIdx0);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest1)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubRegIdx1);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Copy1, CI.InstsToMove);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;SILoadStoreOptimizer::mergeTBufferLoadPair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="comment">// Copy to the new source register.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordtype">unsigned</span> MergedOffset = std::min(CI.Offset, Paired.Offset);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode), DestReg);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Regs = getRegs(Opcode, *TII);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; VADDR)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vaddr));</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordtype">unsigned</span> JoinedFormat =</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;      <a class="code" href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">getBufferFormatWithCompCount</a>(CI.Format, CI.Width + Paired.Width, *STI);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New =</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::soffset))</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;          .addImm(MergedOffset) <span class="comment">// offset</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;          .addImm(JoinedFormat) <span class="comment">// format</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;          .addImm(CI.GLC)      <span class="comment">// glc</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;          .addImm(CI.SLC)      <span class="comment">// slc</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;          .addImm(0)            <span class="comment">// tfe</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;          .addImm(CI.DLC)      <span class="comment">// dlc</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;          .addImm(0)            <span class="comment">// swz</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;          .addMemOperand(</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;              <a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  std::pair&lt;unsigned, unsigned&gt; SubRegIdx = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx0 = std::get&lt;0&gt;(SubRegIdx);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx1 = std::get&lt;1&gt;(SubRegIdx);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">// Copy to the old destination registers.</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;CopyDesc = TII-&gt;get(TargetOpcode::COPY);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Dest1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest0) <span class="comment">// Copy to same destination including flags and sub reg.</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, 0, SubRegIdx0);</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy1 = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, CopyDesc)</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(*Dest1)</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>, SubRegIdx1);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(Copy1, CI.InstsToMove);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;}</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;SILoadStoreOptimizer::mergeTBufferStorePair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  std::pair&lt;unsigned, unsigned&gt; SubRegIdx = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx0 = std::get&lt;0&gt;(SubRegIdx);</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx1 = std::get&lt;1&gt;(SubRegIdx);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">// Copy to the new source register.</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(AMDGPU::REG_SEQUENCE), SrcReg)</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Src0)</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      .addImm(SubRegIdx0)</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      .add(*Src1)</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      .addImm(SubRegIdx1);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode))</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                 .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Regs = getRegs(Opcode, *TII);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; VADDR)</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vaddr));</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordtype">unsigned</span> JoinedFormat =</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      <a class="code" href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">getBufferFormatWithCompCount</a>(CI.Format, CI.Width + Paired.Width, *STI);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New =</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;          .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::soffset))</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;          .addImm(std::min(CI.Offset, Paired.Offset)) <span class="comment">// offset</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;          .addImm(JoinedFormat)                     <span class="comment">// format</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;          .addImm(CI.GLC)                          <span class="comment">// glc</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;          .addImm(CI.SLC)                          <span class="comment">// slc</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;          .addImm(0)                                <span class="comment">// tfe</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;          .addImm(CI.DLC)                          <span class="comment">// dlc</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;          .addImm(0)                                <span class="comment">// swz</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;          .addMemOperand(</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;              <a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(MIB, CI.InstsToMove);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;}</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::getNewOpcode(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;                                            <span class="keyword">const</span> CombineInfo &amp;Paired) {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = CI.Width + Paired.Width;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">switch</span> (CI.InstClass) {</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.InstClass == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a> || CI.InstClass == <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="comment">// FIXME: Handle d16 correctly</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">AMDGPU::getMUBUFOpcode</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">AMDGPU::getMUBUFBaseOpcode</a>(CI.I-&gt;getOpcode()),</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                  Width);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  <span class="keywordflow">case</span> TBUFFER_LOAD:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  <span class="keywordflow">case</span> TBUFFER_STORE:</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">AMDGPU::getMTBUFOpcode</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">AMDGPU::getMTBUFBaseOpcode</a>(CI.I-&gt;getOpcode()),</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;                                  Width);</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>:</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown instruction class&quot;</span>);</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <span class="keywordflow">case</span> S_BUFFER_LOAD_IMM:</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <span class="keywordflow">switch</span> (Width) {</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      <span class="keywordflow">return</span> AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;      <span class="keywordflow">return</span> AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    }</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>:</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<span class="stringliteral">&quot;No overlaps&quot;</span> &amp;&amp; (<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(CI.DMask | Paired.DMask) == Width));</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">AMDGPU::getMaskedMIMGOp</a>(CI.I-&gt;getOpcode(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  }</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;}</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;SILoadStoreOptimizer::getSubRegIdxs(<span class="keyword">const</span> CombineInfo &amp;CI, <span class="keyword">const</span> CombineInfo &amp;Paired) {</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keywordflow">if</span> (CI.Width == 0 || Paired.Width == 0 || CI.Width + Paired.Width &gt; 4)</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">return</span> std::make_pair(0, 0);</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="keywordtype">bool</span> ReverseOrder;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keywordflow">if</span> (CI.InstClass == <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>) {</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(CI.DMask | Paired.DMask) == CI.Width + Paired.Width) &amp;&amp;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;           <span class="stringliteral">&quot;No overlaps&quot;</span>);</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    ReverseOrder = CI.DMask &gt; Paired.DMask;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    ReverseOrder = CI.Offset &gt; Paired.Offset;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Idxs[4][4] = {</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;      {AMDGPU::sub0, AMDGPU::sub0_sub1, AMDGPU::sub0_sub1_sub2, AMDGPU::sub0_sub1_sub2_sub3},</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;      {AMDGPU::sub1, AMDGPU::sub1_sub2, AMDGPU::sub1_sub2_sub3, 0},</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;      {AMDGPU::sub2, AMDGPU::sub2_sub3, 0, 0},</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;      {AMDGPU::sub3, 0, 0, 0},</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  };</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;  <span class="keywordtype">unsigned</span> Idx0;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keywordtype">unsigned</span> Idx1;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.Width &gt;= 1 &amp;&amp; CI.Width &lt;= 3);</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Paired.Width &gt;= 1 &amp;&amp; Paired.Width &lt;= 3);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">if</span> (ReverseOrder) {</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    Idx1 = Idxs[0][Paired.Width - 1];</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    Idx0 = Idxs[Paired.Width][CI.Width - 1];</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    Idx0 = Idxs[0][CI.Width - 1];</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    Idx1 = Idxs[CI.Width][Paired.Width - 1];</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  }</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">return</span> std::make_pair(Idx0, Idx1);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;}</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;SILoadStoreOptimizer::getTargetRegisterClass(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;                                             <span class="keyword">const</span> CombineInfo &amp;Paired) {</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">if</span> (CI.InstClass == S_BUFFER_LOAD_IMM) {</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    <span class="keywordflow">switch</span> (CI.Width + Paired.Width) {</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_64_XEXECRegClass;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SGPR_128RegClass;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_256RegClass;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::SReg_512RegClass;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    }</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <span class="keywordflow">switch</span> (CI.Width + Paired.Width) {</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_64RegClass;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_96RegClass;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      <span class="keywordflow">return</span> &amp;AMDGPU::VReg_128RegClass;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    }</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  }</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;}</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;SILoadStoreOptimizer::mergeBufferStorePair(CombineInfo &amp;CI, CombineInfo &amp;Paired) {</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = CI.I-&gt;getParent();</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = CI.I-&gt;getDebugLoc();</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Opcode = getNewOpcode(CI, Paired);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  std::pair&lt;unsigned, unsigned&gt; SubRegIdx = getSubRegIdxs(CI, Paired);</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx0 = std::get&lt;0&gt;(SubRegIdx);</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SubRegIdx1 = std::get&lt;1&gt;(SubRegIdx);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="comment">// Copy to the new source register.</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC = getTargetRegisterClass(CI, Paired);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(SuperRC);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*Paired.I, AMDGPU::OpName::vdata);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(AMDGPU::REG_SEQUENCE), SrcReg)</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;      .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*Src0)</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;      .addImm(SubRegIdx0)</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      .add(*Src1)</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;      .addImm(SubRegIdx1);</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, Paired.I, DL, TII-&gt;get(Opcode))</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;                 .addReg(SrcReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Regs = getRegs(Opcode, *TII);</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keywordflow">if</span> (Regs &amp; VADDR)</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::vaddr));</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="comment">// It shouldn&#39;t be possible to get this far if the two instructions</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="comment">// don&#39;t have a single memoperand, because MachineInstr::mayAlias()</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="comment">// will return true if this is the case.</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CI.I-&gt;hasOneMemOperand() &amp;&amp; Paired.I-&gt;hasOneMemOperand());</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOa = *CI.I-&gt;memoperands_begin();</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMOb = *Paired.I-&gt;memoperands_begin();</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *New =</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    MIB.add(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::srsrc))</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        .<a class="code" href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a>(*TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*CI.I, AMDGPU::OpName::soffset))</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;        .addImm(std::min(CI.Offset, Paired.Offset)) <span class="comment">// offset</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        .addImm(CI.GLC)      <span class="comment">// glc</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        .addImm(CI.SLC)      <span class="comment">// slc</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        .addImm(0)            <span class="comment">// tfe</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;        .addImm(CI.DLC)      <span class="comment">// dlc</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        .addImm(0)            <span class="comment">// swz</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        .addMemOperand(<a class="code" href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), MMOa, MMOb));</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <a class="code" href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a>(MIB, CI.InstsToMove);</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  CI.I-&gt;eraseFromParent();</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  Paired.I-&gt;eraseFromParent();</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">return</span> New;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;}</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;SILoadStoreOptimizer::createRegOrImm(int32_t Val, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> V(32, Val, <span class="keyword">true</span>);</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(V))</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(Val);</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Mov =</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>(), MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>(),</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;          TII-&gt;get(AMDGPU::S_MOV_B32), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    .addImm(Val);</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  (void)Mov;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    &quot;</span>; Mov-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(Reg, <span class="keyword">false</span>);</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;}</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">// Compute base address using Addr and return the final register.</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="keywordtype">unsigned</span> SILoadStoreOptimizer::computeBase(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;                                           <span class="keyword">const</span> MemAddress &amp;Addr)<span class="keyword"> const </span>{</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(Addr.Base.LoReg, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) == 32 ||</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;          Addr.Base.LoSubReg) &amp;&amp;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;         <span class="stringliteral">&quot;Expected 32-bit Base-Register-Low!!&quot;</span>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegSizeInBits(Addr.Base.HiReg, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) == 32 ||</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;          Addr.Base.HiSubReg) &amp;&amp;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;         <span class="stringliteral">&quot;Expected 32-bit Base-Register-Hi!!&quot;</span>);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Re-Computed Anchor-Base:\n&quot;</span>);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> OffsetLo = createRegOrImm(static_cast&lt;int32_t&gt;(Addr.Offset), MI);</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> OffsetHi =</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    createRegOrImm(static_cast&lt;int32_t&gt;(Addr.Offset &gt;&gt; 32), MI);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *CarryRC = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegClass(AMDGPU::SReg_1_XEXECRegClassID);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CarryReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(CarryRC);</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DeadCarryReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(CarryRC);</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub0 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DestSub1 = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoHalf =</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MBBI, DL, TII-&gt;get(AMDGPU::V_ADD_I32_e64), DestSub0)</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      .addReg(CarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a>)</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Addr.Base.LoReg, 0, Addr.Base.LoSubReg)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(OffsetLo)</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  (void)LoHalf;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    &quot;</span>; LoHalf-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(););</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *HiHalf =</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MBBI, DL, TII-&gt;get(AMDGPU::V_ADDC_U32_e64), DestSub1)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    .addReg(DeadCarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">RegState::Dead</a>)</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Addr.Base.HiReg, 0, Addr.Base.HiSubReg)</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">add</a>(OffsetHi)</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(CarryReg, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>)</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0); <span class="comment">// clamp bit</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  (void)HiHalf;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    &quot;</span>; HiHalf-&gt;dump(););</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> FullDestReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FullBase =</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*MBB, MBBI, DL, TII-&gt;get(TargetOpcode::REG_SEQUENCE), FullDestReg)</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;      .addReg(DestSub0)</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub0)</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(DestSub1)</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(AMDGPU::sub1);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  (void)FullBase;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;    &quot;</span>; FullBase-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(); <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;);</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="keywordflow">return</span> FullDestReg;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;}</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">// Update base and offset with the NewBase and NewOffset in MI.</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="keywordtype">void</span> SILoadStoreOptimizer::updateBaseAndOffset(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;                                               <span class="keywordtype">unsigned</span> NewBase,</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                                               int32_t NewOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="keyword">auto</span> <a class="code" href="classllvm_1_1Base.html">Base</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <a class="code" href="classllvm_1_1Base.html">Base</a>-&gt;setReg(NewBase);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <a class="code" href="classllvm_1_1Base.html">Base</a>-&gt;setIsKill(<span class="keyword">false</span>);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;  TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(NewOffset);</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;}</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<a class="code" href="classllvm_1_1Optional.html">Optional&lt;int32_t&gt;</a></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;SILoadStoreOptimizer::extractConstOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">return</span> Op.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">if</span> (!Def || Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::S_MOV_B32 ||</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;      !Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <span class="keywordflow">return</span> Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;}</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">// Analyze Base and extracts:</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">//  - 32bit base registers, subregisters</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">//  - 64bit constant offset</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">// Expecting base computation as:</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">//   %OFFSET0:sgpr_32 = S_MOV_B32 8000</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">//   %LO:vgpr_32, %c:sreg_64_xexec =</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">//       V_ADD_I32_e64 %BASE_LO:vgpr_32, %103:sgpr_32,</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">//   %HI:vgpr_32, = V_ADDC_U32_e64 %BASE_HI:vgpr_32, 0, killed %c:sreg_64_xexec</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">//   %Base:vreg_64 =</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">//       REG_SEQUENCE %LO:vgpr_32, %subreg.sub0, %HI:vgpr_32, %subreg.sub1</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="keywordtype">void</span> SILoadStoreOptimizer::processBaseWithConstOffset(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1Base.html">Base</a>,</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                                                      MemAddress &amp;Addr)<span class="keyword"> const </span>{</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <span class="keywordflow">if</span> (!Base.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(Base.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <span class="keywordflow">if</span> (!Def || Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::REG_SEQUENCE</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      || Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 5)</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> BaseLo = Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> BaseHi = Def-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  <span class="keywordflow">if</span> (!BaseLo.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !BaseHi.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BaseLoDef = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(BaseLo.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BaseHiDef = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>-&gt;getUniqueVRegDef(BaseHi.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="keywordflow">if</span> (!BaseLoDef || BaseLoDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::V_ADD_I32_e64 ||</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      !BaseHiDef || BaseHiDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::V_ADDC_U32_e64)</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*BaseLoDef, AMDGPU::OpName::src0);</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *Src1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*BaseLoDef, AMDGPU::OpName::src1);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keyword">auto</span> Offset0P = extractConstOffset(*Src0);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="keywordflow">if</span> (Offset0P)</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    BaseLo = *Src1;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keywordflow">if</span> (!(Offset0P = extractConstOffset(*Src1)))</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    BaseLo = *Src0;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  }</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  Src0 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*BaseHiDef, AMDGPU::OpName::src0);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  Src1 = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(*BaseHiDef, AMDGPU::OpName::src1);</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="keywordflow">if</span> (Src0-&gt;isImm())</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src0, Src1);</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="keywordflow">if</span> (!Src1-&gt;isImm())</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  uint64_t Offset1 = Src1-&gt;getImm();</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  BaseHi = *Src0;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  Addr.Base.LoReg = BaseLo.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  Addr.Base.HiReg = BaseHi.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  Addr.Base.LoSubReg = BaseLo.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  Addr.Base.HiSubReg = BaseHi.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  Addr.Offset = (*Offset0P &amp; 0x00000000ffffffff) | (Offset1 &lt;&lt; 32);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;}</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::promoteConstantOffsetToImm(</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    MemInfoMap &amp;Visited,</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;    <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 4&gt;</a> &amp;AnchorList)<span class="keyword"> const </span>{</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keywordflow">if</span> (!(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() ^ MI.<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()))</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="comment">// TODO: Support flat and scratch.</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">AMDGPU::getGlobalSaddrOp</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) &lt; 0)</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() &amp;&amp; TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vdata) != NULL)</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keywordflow">if</span> (AnchorList.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(&amp;MI))</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\nTryToPromoteConstantOffsetToImmFor &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keywordflow">if</span> (TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) {</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Const-offset is already promoted.\n&quot;</span>;);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  }</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="comment">// Step1: Find the base-registers and a 64bit constant offset.</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Base = *TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MI, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  MemAddress MAddr;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">if</span> (Visited.find(&amp;MI) == Visited.end()) {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    processBaseWithConstOffset(Base, MAddr);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    Visited[&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>] = MAddr;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    MAddr = Visited[&amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>];</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">if</span> (MAddr.Offset == 0) {</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Failed to extract constant-offset or there are no&quot;</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                         <span class="stringliteral">&quot; constant offsets that can be promoted.\n&quot;</span>;);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  }</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  BASE: {&quot;</span> &lt;&lt; MAddr.Base.HiReg &lt;&lt; <span class="stringliteral">&quot;, &quot;</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;             &lt;&lt; MAddr.Base.LoReg &lt;&lt; <span class="stringliteral">&quot;} Offset: &quot;</span> &lt;&lt; MAddr.Offset &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>;);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <span class="comment">// Step2: Traverse through MI&#39;s basic block and find an anchor(that has the</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="comment">// same base-registers) with the highest 13bit distance from MI&#39;s offset.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <span class="comment">// E.g. (64bit loads)</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="comment">// bb:</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <span class="comment">//   addr1 = &amp;a + 4096;   load1 = load(addr1,  0)</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="comment">//   addr2 = &amp;a + 6144;   load2 = load(addr2,  0)</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="comment">//   addr3 = &amp;a + 8192;   load3 = load(addr3,  0)</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="comment">//   addr4 = &amp;a + 10240;  load4 = load(addr4,  0)</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <span class="comment">//   addr5 = &amp;a + 12288;  load5 = load(addr5,  0)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  <span class="comment">// Starting from the first load, the optimization will try to find a new base</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="comment">// from which (&amp;a + 4096) has 13 bit distance. Both &amp;a + 6144 and &amp;a + 8192</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">// has 13bit distance from &amp;a + 4096. The heuristic considers &amp;a + 8192</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="comment">// as the new-base(anchor) because of the maximum distance which can</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <span class="comment">// accomodate more intermediate bases presumeably.</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="comment">// Step3: move (&amp;a + 8192) above load1. Compute and promote offsets from</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="comment">// (&amp;a + 8192) for load1, load2, load4.</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;  <span class="comment">//   addr = &amp;a + 8192</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  <span class="comment">//   load1 = load(addr,       -4096)</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;  <span class="comment">//   load2 = load(addr,       -2048)</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="comment">//   load3 = load(addr,       0)</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <span class="comment">//   load4 = load(addr,       2048)</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="comment">//   addr5 = &amp;a + 12288;  load5 = load(addr5,  0)</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AnchorInst = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  MemAddress AnchorAddr;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> MaxDist = std::numeric_limits&lt;uint32_t&gt;::min();</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineInstr *, int64_t&gt;</a>, 4&gt; InstsWCommonBase;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI = MI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  ++MBBI;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> *TLI =</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> *<span class="keyword">&gt;</span>(STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">getTargetLowering</a>());</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">for</span> ( ; MBBI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++MBBI) {</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MINext = *MBBI;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="comment">// TODO: Support finding an anchor(with same base) from store addresses or</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="comment">// any other load addresses where the opcodes are different.</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="keywordflow">if</span> (MINext.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() ||</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;        TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MINext, AMDGPU::OpName::offset)-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>())</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseNext =</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      *TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(MINext, AMDGPU::OpName::vaddr);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    MemAddress MAddrNext;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    <span class="keywordflow">if</span> (Visited.find(&amp;MINext) == Visited.end()) {</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;      processBaseWithConstOffset(BaseNext, MAddrNext);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      Visited[&amp;MINext] = MAddrNext;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;      MAddrNext = Visited[&amp;MINext];</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">if</span> (MAddrNext.Base.LoReg != MAddr.Base.LoReg ||</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;        MAddrNext.Base.HiReg != MAddr.Base.HiReg ||</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        MAddrNext.Base.LoSubReg != MAddr.Base.LoSubReg ||</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        MAddrNext.Base.HiSubReg != MAddr.Base.HiSubReg)</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    InstsWCommonBase.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;MINext, MAddrNext.Offset));</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    int64_t Dist = MAddr.Offset - MAddrNext.Offset;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">TargetLoweringBase::AddrMode</a> AM;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> = Dist;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a>(AM) &amp;&amp;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;        (<a class="code" href="classuint32__t.html">uint32_t</a>)<a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Dist) &gt; MaxDist) {</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      MaxDist = <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Dist);</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;      AnchorAddr = MAddrNext;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;      AnchorInst = &amp;MINext;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  }</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="keywordflow">if</span> (AnchorInst) {</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Anchor-Inst(with max-distance from Offset): &quot;</span>;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;               AnchorInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>());</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Anchor-Offset from BASE: &quot;</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;               &lt;&lt;  AnchorAddr.Offset &lt;&lt; <span class="stringliteral">&quot;\n\n&quot;</span>);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    <span class="comment">// Instead of moving up, just re-compute anchor-instruction&#39;s base address.</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="keywordtype">unsigned</span> Base = computeBase(MI, AnchorAddr);</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    updateBaseAndOffset(MI, Base, MAddr.Offset - AnchorAddr.Offset);</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  After promotion: &quot;</span>; MI.<a class="code" href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">dump</a>(););</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : InstsWCommonBase) {</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;      <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">TargetLoweringBase::AddrMode</a> AM;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;      AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">HasBaseReg</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;      AM.<a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">BaseOffs</a> = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second - AnchorAddr.Offset;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;      <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a>(AM)) {</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Promote Offset(&quot;</span> &lt;&lt; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;                   <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;)&quot;</span>; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first-&gt;dump());</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;        updateBaseAndOffset(*<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first, Base, <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.second - AnchorAddr.Offset);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;     After promotion: &quot;</span>; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.first-&gt;dump());</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;      }</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    }</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    AnchorList.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(AnchorInst);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  }</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;}</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="keywordtype">void</span> SILoadStoreOptimizer::addInstToMergeableList(<span class="keyword">const</span> CombineInfo &amp;CI,</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;                 std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts)<span class="keyword"> const </span>{</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">for</span> (std::list&lt;CombineInfo&gt; &amp;AddrList : MergeableInsts) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="keywordflow">if</span> (AddrList.front().InstClass == CI.InstClass &amp;&amp;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;        AddrList.front().hasSameBaseAddress(*CI.I)) {</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;      AddrList.emplace_back(CI);</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    }</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  }</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="comment">// Base address not found, so add a new list.</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  MergeableInsts.emplace_back(1, CI);</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;}</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::collectMergeableInsts(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;                 std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts)<span class="keyword"> const </span>{</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="comment">// Contain the list</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  MemInfoMap Visited;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="comment">// Contains the list of instructions for which constant offsets are being</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <span class="comment">// promoted to the IMM.</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineInstr *, 4&gt;</a> AnchorList;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <span class="comment">// Sort potential mergeable instructions into lists.  One list per base address.</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a40bf8f9579717d3f9be7640f1c6d678b">instrs</a>()) {</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    <span class="comment">// We run this before checking if an address is mergeable, because it can produce</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <span class="comment">// better code even if the instructions aren&#39;t mergeable.</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="keywordflow">if</span> (promoteConstantOffsetToImm(MI, Visited, AnchorList))</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;      Modified = <span class="keyword">true</span>;</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    <span class="keyword">const</span> <a class="code" href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a> InstClass = getInstClass(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="keywordflow">if</span> (InstClass == <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>)</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="comment">// Don&#39;t combine if volatile.</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">hasOrderedMemoryRef</a>())</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    CombineInfo CI;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    CI.setMI(MI, *TII, *STM);</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keywordflow">if</span> (!CI.hasMergeableAddress(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    addInstToMergeableList(CI, MergeableInsts);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  }</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;}</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">// Scan through looking for adjacent LDS operations with constant offsets from</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">// the same base register. We rely on the scheduler to do the hard work of</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment">// clustering nearby loads, and assume these are all adjacent.</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::optimizeBlock(</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;                       std::list&lt;std::list&lt;CombineInfo&gt; &gt; &amp;MergeableInsts) {</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordflow">for</span> (std::list&lt;CombineInfo&gt; &amp;MergeList : MergeableInsts) {</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;    <span class="keywordflow">if</span> (MergeList.size() &lt; 2)</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="keywordtype">bool</span> OptimizeListAgain = <span class="keyword">false</span>;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keywordflow">if</span> (!optimizeInstsWithSameBaseAddr(MergeList, OptimizeListAgain)) {</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;      <span class="comment">// We weren&#39;t able to make any changes, so clear the list so we don&#39;t</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <span class="comment">// process the same instructions the next time we try to optimize this</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      <span class="comment">// block.</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      MergeList.clear();</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    }</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="comment">// We made changes, but also determined that there were no more optimization</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;    <span class="comment">// opportunities, so we don&#39;t need to reprocess the list</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <span class="keywordflow">if</span> (!OptimizeListAgain)</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;      MergeList.clear();</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    OptimizeAgain |= OptimizeListAgain;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    Modified = <span class="keyword">true</span>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  }</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;}</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;SILoadStoreOptimizer::removeCombinedInst(std::list&lt;CombineInfo&gt; &amp;MergeList,</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> CI = MergeList.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MergeList.end(); CI != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++CI) {</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;    <span class="keywordflow">if</span> (&amp;*CI-&gt;I == &amp;MI) {</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;      MergeList.erase(CI);</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    }</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  }</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;}</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;SILoadStoreOptimizer::optimizeInstsWithSameBaseAddr(</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;                                          std::list&lt;CombineInfo&gt; &amp;MergeList,</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;                                          <span class="keywordtype">bool</span> &amp;OptimizeListAgain) {</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MergeList.begin(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MergeList.end(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;    CombineInfo &amp;CI = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    CombineInfo Paired;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    <span class="keywordflow">if</span> (CI.InstClass == <a class="code" href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">UNKNOWN</a>)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="keywordflow">if</span> (!findMatchingInst(CI, Paired))</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      <span class="keywordflow">goto</span> done;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    Modified = <span class="keyword">true</span>;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    removeCombinedInst(MergeList, *Paired.I);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="keywordflow">switch</span> (CI.InstClass) {</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown InstClass&quot;</span>);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    <span class="keywordflow">case</span> DS_READ: {</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeRead2Pair(CI, Paired);</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    }</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordflow">case</span> DS_WRITE: {</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeWrite2Pair(CI, Paired);</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    }</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;    <span class="keywordflow">case</span> S_BUFFER_LOAD_IMM: {</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeSBufferLoadImmPair(CI, Paired);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 16;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    }</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a>: {</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeBufferLoadPair(CI, Paired);</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 4;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;    }</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>: {</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeBufferStorePair(CI, Paired);</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 4;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    }</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">MIMG</a>: {</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeImagePair(CI, Paired);</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 4;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    }</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <span class="keywordflow">case</span> TBUFFER_LOAD: {</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeTBufferLoadPair(CI, Paired);</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 4;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    }</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;    <span class="keywordflow">case</span> TBUFFER_STORE: {</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> NewMI = mergeTBufferStorePair(CI, Paired);</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;      CI.setMI(NewMI, *TII, *STM);</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;      OptimizeListAgain |= (CI.Width + Paired.Width) &lt; 4;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    }</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    }</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;done:</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="comment">// Clear the InstsToMove after we have finished searching so we don&#39;t have</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    <span class="comment">// stale values left over if we search for this CI again in another pass</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;    <span class="comment">// over the block.</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;    CI.InstsToMove.clear();</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  }</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;}</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="keywordtype">bool</span> SILoadStoreOptimizer::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  STM = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="keywordflow">if</span> (!STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a1141c1288fa7d35e8ecde9bd1ebc9769">loadStoreOptEnabled</a>())</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  TII = STM-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = &amp;TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  STI = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a>&gt;();</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  AA = &amp;getAnalysis&lt;AAResultsWrapperPass&gt;().getAAResults();</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI-&gt;isSSA() &amp;&amp; <span class="stringliteral">&quot;Must be run on SSA&quot;</span>);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Running SILoadStoreOptimizer\n&quot;</span>);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">Modified</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    std::list&lt;std::list&lt;CombineInfo&gt; &gt; MergeableInsts;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="comment">// First pass: Collect list of all instructions we know how to merge.</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    Modified |= collectMergeableInsts(MBB, MergeableInsts);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      OptimizeAgain = <span class="keyword">false</span>;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      Modified |= optimizeBlock(MergeableInsts);</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    } <span class="keywordflow">while</span> (OptimizeAgain);</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;  }</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  <span class="keywordflow">return</span> Modified;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1ac8d27532cfd1d1f032ecbff2ba3611"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1ac8d27532cfd1d1f032ecbff2ba3611">llvm::MachineInstrBuilder::add</a></div><div class="ttdeci">const MachineInstrBuilder &amp; add(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00215">MachineInstrBuilder.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a59cbd71d104e6dd12907e781dfe51b33"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">llvm::SITargetLowering::isLegalGlobalAddressingMode</a></div><div class="ttdeci">bool isLegalGlobalAddressingMode(const AddrMode &amp;AM) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01095">SIISelLowering.cpp:1095</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02167">TargetLowering.h:2167</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_afd9dbd4307d57a7043f5412176674de4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a></div><div class="ttdeci">bool getMUBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00207">AMDGPUBaseInfo.cpp:207</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a39e69d5fb3189d3fd8be51974c96d5be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a39e69d5fb3189d3fd8be51974c96d5be">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a2fee1a7db4e84247a193a9af1f907013">llvm::RegState::Dead</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00047">MachineInstrBuilder.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_a38646632bdd12dc749f7c466f8eb8577"><div class="ttname"><a href="namespacellvm.html#a38646632bdd12dc749f7c466f8eb8577">llvm::SILoadStoreOptimizerID</a></div><div class="ttdeci">char &amp; SILoadStoreOptimizerID</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00564">SILoadStoreOptimizer.cpp:564</a></div></div>
<div class="ttc" id="classllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="namespacellvm_html_a66f0c57e04037076030c6a6e48f44f2d"><div class="ttname"><a href="namespacellvm.html#a66f0c57e04037076030c6a6e48f44f2d">llvm::format</a></div><div class="ttdeci">format_object&lt; Ts... &gt; format(const char *Fmt, const Ts &amp;... Vals)</div><div class="ttdoc">These are helper functions used to produce formatted output. </div><div class="ttdef"><b>Definition:</b> <a href="Format_8h_source.html#l00124">Format.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accc60d2019e9dff57bb0918a94422ebb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accc60d2019e9dff57bb0918a94422ebb">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01448">MachineInstr.cpp:1448</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="HexagonBitTracker_8cpp_html_a0ee73ba17c3a2cb54752905e99d77357"><div class="ttname"><a href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a></div><div class="ttdeci">#define op(i)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02819">SIInstrInfo.cpp:2819</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a48ae3b8db545c374ea470b0d856e302f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a48ae3b8db545c374ea470b0d856e302f">llvm::AMDGPU::MIMGBaseOpcodeInfo::Sampler</a></div><div class="ttdeci">bool Sampler</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00209">AMDGPUBaseInfo.h:209</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="namespacellvm_html_a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d"><div class="ttname"><a href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::DiagnosticPredicateTy::Match</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a437295c0cecbdbec197e655e34cab714"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a437295c0cecbdbec197e655e34cab714">llvm::GCNSubtarget::hasDwordx3LoadStores</a></div><div class="ttdeci">bool hasDwordx3LoadStores() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01013">AMDGPUSubtarget.h:1013</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_a8c355123c005f8059c73d67e5f25cdb2"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#a8c355123c005f8059c73d67e5f25cdb2">getBufferFormatWithCompCount</a></div><div class="ttdeci">static unsigned getBufferFormatWithCompCount(unsigned OldFormat, unsigned ComponentCount, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00696">SILoadStoreOptimizer.cpp:696</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a39d7080130a2d44447525617ead75825"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">static bool isGather4(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00489">SIInstrInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_abdcf600002fd489c76924f2ec4f4fc0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">static bool isMIMG(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00481">SIInstrInfo.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator</a></div><div class="ttdoc">MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00108">MachineInstrBundleIterator.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MachineInstr * &gt;</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00091">SILoadStoreOptimizer.cpp:91</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1LPAC_html_ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d"><div class="ttname"><a href="namespacellvm_1_1LPAC.html#ab2e8fd263c886a713ccba7505c1b2ee0a9ac6c6caa2e21edbfeba176ac8f78b4d">llvm::LPAC::UNKNOWN</a></div><div class="ttdef"><b>Definition:</b> <a href="LanaiAluCode_8h_source.html#l00040">LanaiAluCode.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af8ef23452a5c4ddf85e45cc9884ea3f4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a></div><div class="ttdeci">int getMUBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00197">AMDGPUBaseInfo.cpp:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a9c26c5e0b091dffd780ac854e30a2d40"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a></div><div class="ttdeci">int getMTBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00162">AMDGPUBaseInfo.cpp:162</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ab7fb2016e5ffd8be817dca943d8eb520"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ab7fb2016e5ffd8be817dca943d8eb520">memAccessesCanBeReordered</a></div><div class="ttdeci">static bool memAccessesCanBeReordered(MachineBasicBlock::iterator A, MachineBasicBlock::iterator B, AliasAnalysis *AA)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00593">SILoadStoreOptimizer.cpp:593</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a8868c35de6c36dc0d57e84f256c4ffde"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a8868c35de6c36dc0d57e84f256c4ffde">llvm::TargetLoweringBase::AddrMode::HasBaseReg</a></div><div class="ttdeci">bool HasBaseReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02170">TargetLowering.h:2170</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aeb7e711869d94366080bcf9e7b8b1382"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(unsigned Opc, unsigned NewChannels)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00125">AMDGPUBaseInfo.cpp:125</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ac8b36f853b10e3622099a250e288192b"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ac8b36f853b10e3622099a250e288192b">InstClassEnum</a></div><div class="ttdeci">InstClassEnum</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00094">SILoadStoreOptimizer.cpp:94</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00445">SIInstrInfo.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05861">SIInstrInfo.cpp:5861</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a641c1e8816f4092890d4175640c3c759"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a641c1e8816f4092890d4175640c3c759">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_a0bebd489ba769d7d0cc247d4228a4c1e"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#a0bebd489ba769d7d0cc247d4228a4c1e">canMoveInstsAcrossMemOp</a></div><div class="ttdeci">static bool canMoveInstsAcrossMemOp(MachineInstr &amp;MemOp, ArrayRef&lt; MachineInstr *&gt; InstsToMove, AliasAnalysis *AA)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00630">SILoadStoreOptimizer.cpp:630</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aee6b630ac15f65f731a072177d51207c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a></div><div class="ttdeci">bool getMTBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00172">AMDGPUBaseInfo.cpp:172</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aedabe9a341c4f2ec7f3604472d597651"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aedabe9a341c4f2ec7f3604472d597651">llvm::AMDGPU::getSMRDEncodedOffset</a></div><div class="ttdeci">int64_t getSMRDEncodedOffset(const MCSubtargetInfo &amp;ST, int64_t ByteOffset)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01250">AMDGPUBaseInfo.cpp:1250</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a516592563eb2b1d624821d400e9ed1"><div class="ttname"><a href="namespacellvm.html#a0a516592563eb2b1d624821d400e9ed1">llvm::isUInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 8 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00379">MathExtras.h:379</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_aa303bfa4cd838f547ba84ab62cd93c95"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a></div><div class="ttdeci">bool getMUBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00212">AMDGPUBaseInfo.cpp:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="LoopDeletion_8cpp_html_a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64"><div class="ttname"><a href="LoopDeletion_8cpp.html#a0f1c83c3d08d80b12c424962a5e94ce8a35e0c8c0b180c95d4e122e55ed62cc64">LoopDeletionResult::Modified</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a0a35ade96e14e74ae51d74559eeb2e5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">llvm::AMDGPU::getGlobalSaddrOp</a></div><div class="ttdeci">LLVM_READONLY int getGlobalSaddrOp(uint16_t Opcode)</div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1DenseSetImpl_html_a79eed48913651aeedda2eed25201ea84"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#a79eed48913651aeedda2eed25201ea84">llvm::detail::DenseSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const ValueT &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00187">DenseSet.h:187</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5f0dcf0fee31f552637de794eef6696e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a></div><div class="ttdeci">int getMUBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00187">AMDGPUBaseInfo.cpp:187</a></div></div>
<div class="ttc" id="classllvm_1_1Base_html"><div class="ttname"><a href="classllvm_1_1Base.html">Base</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a55c87ec01cfedf7c509d68763d1e0ac3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a></div><div class="ttdeci">int getMUBUFOpcode(unsigned BaseOpc, unsigned Elements)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00192">AMDGPUBaseInfo.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_a14b02990a76c58528b08d2b36ab7b09f"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#a14b02990a76c58528b08d2b36ab7b09f">Optimizer</a></div><div class="ttdeci">SI Load Store Optimizer</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00559">SILoadStoreOptimizer.cpp:559</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a23d9368d9915a85d5b54f9e0eda046dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a></div><div class="ttdeci">int getMTBUFElements(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00167">AMDGPUBaseInfo.cpp:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a9b7acc8555a4466888d20106e3812548"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a9b7acc8555a4466888d20106e3812548">llvm::MachineMemOperand::setOffset</a></div><div class="ttdeci">void setOffset(int64_t NewOffset)</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00288">MachineMemOperand.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_a323b2d60a0d2cbc170a8bd144f6302cb"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#a323b2d60a0d2cbc170a8bd144f6302cb">moveInstsAfter</a></div><div class="ttdeci">static void moveInstsAfter(MachineBasicBlock::iterator I, ArrayRef&lt; MachineInstr *&gt; InstsToMove)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00570">SILoadStoreOptimizer.cpp:570</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ade1dd38f7cce31c28afd2f017ab84a9e"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ade1dd38f7cce31c28afd2f017ab84a9e">RegisterEnum</a></div><div class="ttdeci">RegisterEnum</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00106">SILoadStoreOptimizer.cpp:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ad9684f9c300bfd24e5a52ce0448a152d"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ad9684f9c300bfd24e5a52ce0448a152d">combineKnownAdjacentMMOs</a></div><div class="ttdeci">static MachineMemOperand * combineKnownAdjacentMMOs(MachineFunction &amp;MF, const MachineMemOperand *A, const MachineMemOperand *B)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00646">SILoadStoreOptimizer.cpp:646</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">llvm::AMDGPUISD::BUFFER_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00506">AMDGPUISelLowering.h:506</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">llvm::AMDGPU::GcnBufferFormatInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00044">AMDGPUBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00443">SmallPtrSet.h:443</a></div></div>
<div class="ttc" id="namespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00556">MathExtras.h:556</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a40bf8f9579717d3f9be7640f1c6d678b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a40bf8f9579717d3f9be7640f1c6d678b">llvm::MachineBasicBlock::instrs</a></div><div class="ttdeci">instr_range instrs()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00211">MachineBasicBlock.h:211</a></div></div>
<div class="ttc" id="FileCheck_8cpp_html_a1e23cc505a17287914489e2d7f7093ba"><div class="ttname"><a href="FileCheck_8cpp.html#a1e23cc505a17287914489e2d7f7093ba">add</a></div><div class="ttdeci">static uint64_t add(uint64_t LeftOp, uint64_t RightOp)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00208">FileCheck.cpp:208</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4d33ed416833f75e97045b3ce8380132"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a></div><div class="ttdeci">bool getMTBUFHasSoffset(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00182">AMDGPUBaseInfo.cpp:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a181d2e596332f4062206a62830426b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a></div><div class="ttdeci">bool getMTBUFHasSrsrc(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00177">AMDGPUBaseInfo.cpp:177</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a72da4095c519fd4ad6ec18be89393d1f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72da4095c519fd4ad6ec18be89393d1f">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06198">SIInstrInfo.cpp:6198</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabc3917d917c6247778c88107945d13b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabc3917d917c6247778c88107945d13b">llvm::MachineInstr::hasOrderedMemoryRef</a></div><div class="ttdeci">bool hasOrderedMemoryRef() const</div><div class="ttdoc">Return true if this instruction may have an ordered or volatile memory reference, or if the informati...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01287">MachineInstr.cpp:1287</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="DependenceAnalysis_8cpp_html_ab01abf84324066bdb4eed4d5bf20f887"><div class="ttname"><a href="DependenceAnalysis_8cpp.html#ab01abf84324066bdb4eed4d5bf20f887">da</a></div><div class="ttdeci">da</div><div class="ttdef"><b>Definition:</b> <a href="DependenceAnalysis_8cpp_source.html#l00140">DependenceAnalysis.cpp:140</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ae43c3190d3ffb5c686e7efa645f0ac46"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ae43c3190d3ffb5c686e7efa645f0ac46">addToListsIfDependent</a></div><div class="ttdeci">static bool addToListsIfDependent(MachineInstr &amp;MI, DenseSet&lt; unsigned &gt; &amp;RegDefs, DenseSet&lt; unsigned &gt; &amp;PhysRegUses, SmallVectorImpl&lt; MachineInstr *&gt; &amp;Insts)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00604">SILoadStoreOptimizer.cpp:604</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_af9b193879809ccd5812dd91ec719fa1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a></div><div class="ttdeci">const GcnBufferFormatInfo * getGcnBufferFormatInfo(uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01343">AMDGPUBaseInfo.cpp:1343</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_ab5e5bad59eec4d43683a29bedaf81e41"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#ab5e5bad59eec4d43683a29bedaf81e41">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(SILoadStoreOptimizer, DEBUG_TYPE, &quot;SI Load Store Optimizer&quot;, false, false) INITIALIZE_PASS_END(SILoadStoreOptimizer</div></div>
<div class="ttc" id="namespacellvm_html_a5bb0f795dc76ef1208e41737103a6712"><div class="ttname"><a href="namespacellvm.html#a5bb0f795dc76ef1208e41737103a6712">llvm::initializeSILoadStoreOptimizerPass</a></div><div class="ttdeci">void initializeSILoadStoreOptimizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a688f3c46ebc34c00ea80c22c15a0b0c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a></div><div class="ttdeci">int getMTBUFBaseOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00157">AMDGPUBaseInfo.cpp:157</a></div></div>
<div class="ttc" id="structllvm_1_1TargetLoweringBase_1_1AddrMode_html_a115ffe6d615735fbe8b1bf31877565ba"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html#a115ffe6d615735fbe8b1bf31877565ba">llvm::TargetLoweringBase::AddrMode::BaseOffs</a></div><div class="ttdeci">int64_t BaseOffs</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02169">TargetLowering.h:2169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0675d44d3f636f6152c2f929e346a745"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0675d44d3f636f6152c2f929e346a745">llvm::AMDGPU::GcnBufferFormatInfo::BitsPerComp</a></div><div class="ttdeci">unsigned BitsPerComp</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00046">AMDGPUBaseInfo.h:46</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a2c6289dfab83449b3f69792b35277cac"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">static bool isMTBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00453">SIInstrInfo.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a1141c1288fa7d35e8ecde9bd1ebc9769"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1141c1288fa7d35e8ecde9bd1ebc9769">llvm::GCNSubtarget::loadStoreOptEnabled</a></div><div class="ttdeci">bool loadStoreOptEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00996">AMDGPUSubtarget.h:996</a></div></div>
<div class="ttc" id="namespacellvm_html_ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab"><div class="ttname"><a href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">llvm::ReplacementType::Format</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">llvm::AMDGPUISD::BUFFER_STORE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00514">AMDGPUISelLowering.h:514</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01233">APFloat.h:1233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a06354c148b38063984dfebae0340ef7d"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a06354c148b38063984dfebae0340ef7d">llvm::MachineInstrBuilder::cloneMergedMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; cloneMergedMemRefs(ArrayRef&lt; const MachineInstr *&gt; OtherMIs) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00210">MachineInstrBuilder.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1detail_1_1DenseSetImpl_html_afe504aa31a6a354cec13f5b32d0b1d9d"><div class="ttname"><a href="classllvm_1_1detail_1_1DenseSetImpl.html#afe504aa31a6a354cec13f5b32d0b1d9d">llvm::detail::DenseSetImpl::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; ValueT &gt; V) const</div><div class="ttdoc">Return 1 if the specified key is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseSet_8h_source.html#l00091">DenseSet.h:91</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a612f23c8990110a4c73c179a809b45c3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a612f23c8990110a4c73c179a809b45c3">llvm::AMDGPU::GcnBufferFormatInfo::NumFormat</a></div><div class="ttdeci">unsigned NumFormat</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00048">AMDGPUBaseInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a4995937ca7f829b5caea5ac1a35186b9"><div class="ttname"><a href="namespacellvm.html#a4995937ca7f829b5caea5ac1a35186b9">llvm::createSILoadStoreOptimizerPass</a></div><div class="ttdeci">FunctionPass * createSILoadStoreOptimizerPass()</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00566">SILoadStoreOptimizer.cpp:566</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9d0bd109d96d0faea4a639d43910eaa0"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9d0bd109d96d0faea4a639d43910eaa0">llvm::GCNSubtarget::ldsRequiresM0Init</a></div><div class="ttdeci">bool ldsRequiresM0Init() const</div><div class="ttdoc">Return if most LDS instructions have an m0 use that require m0 to be iniitalized. ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00749">AMDGPUSubtarget.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_afa0fb135809edd33ea2b3d0497aa610c"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#afa0fb135809edd33ea2b3d0497aa610c">llvm::MachineMemOperand::getOffset</a></div><div class="ttdeci">int64_t getOffset() const</div><div class="ttdoc">For normal values, this is a byte offset added to the base address. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00216">MachineMemOperand.h:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo_html_a0dbd092153cf7af3da08ab393d5a8fe3"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html#a0dbd092153cf7af3da08ab393d5a8fe3">llvm::AMDGPU::GcnBufferFormatInfo::Format</a></div><div class="ttdeci">unsigned Format</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00045">AMDGPUBaseInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a723087d5f4635793f28b71ee6cdafecd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a></div><div class="ttdeci">bool getMUBUFHasVAddr(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00202">AMDGPUBaseInfo.cpp:202</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1AAResultsWrapperPass_html"><div class="ttname"><a href="classllvm_1_1AAResultsWrapperPass.html">llvm::AAResultsWrapperPass</a></div><div class="ttdoc">A wrapper pass to provide the legacy pass manager access to a suitably prepared AAResults object...</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l01157">AliasAnalysis.h:1157</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aadc55ee80218e97fbccb05099877eb51"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">llvm::GCNSubtarget::getTargetLowering</a></div><div class="ttdeci">const SITargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00417">AMDGPUSubtarget.h:417</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="SILoadStoreOptimizer_8cpp_html_a99ca8134f18b8d17e120630144761339"><div class="ttname"><a href="SILoadStoreOptimizer_8cpp.html#a99ca8134f18b8d17e120630144761339">addDefsUsesToList</a></div><div class="ttdeci">static void addDefsUsesToList(const MachineInstr &amp;MI, DenseSet&lt; unsigned &gt; &amp;RegDefs, DenseSet&lt; unsigned &gt; &amp;PhysRegUses)</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00580">SILoadStoreOptimizer.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:39 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
