.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Joystick_X_ADC_SAR */
.set Joystick_X_ADC_SAR__CLK, CYREG_SAR0_CLK
.set Joystick_X_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set Joystick_X_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set Joystick_X_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set Joystick_X_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set Joystick_X_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set Joystick_X_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set Joystick_X_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set Joystick_X_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set Joystick_X_ADC_SAR__PM_ACT_MSK, 0x01
.set Joystick_X_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set Joystick_X_ADC_SAR__PM_STBY_MSK, 0x01
.set Joystick_X_ADC_SAR__SW0, CYREG_SAR0_SW0
.set Joystick_X_ADC_SAR__SW2, CYREG_SAR0_SW2
.set Joystick_X_ADC_SAR__SW3, CYREG_SAR0_SW3
.set Joystick_X_ADC_SAR__SW4, CYREG_SAR0_SW4
.set Joystick_X_ADC_SAR__SW6, CYREG_SAR0_SW6
.set Joystick_X_ADC_SAR__TR0, CYREG_SAR0_TR0
.set Joystick_X_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set Joystick_X_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* Joystick_X_IRQ */
.set Joystick_X_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Joystick_X_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Joystick_X_IRQ__INTC_MASK, 0x08
.set Joystick_X_IRQ__INTC_NUMBER, 3
.set Joystick_X_IRQ__INTC_PRIOR_NUM, 7
.set Joystick_X_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Joystick_X_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Joystick_X_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Joystick_X_Pin */
.set Joystick_X_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE0
.set Joystick_X_Pin__0__MASK, 0x01
.set Joystick_X_Pin__0__PC, CYREG_PRT1_PC0
.set Joystick_X_Pin__0__PORT, 1
.set Joystick_X_Pin__0__SHIFT, 0
.set Joystick_X_Pin__AG, CYREG_PRT1_AG
.set Joystick_X_Pin__AMUX, CYREG_PRT1_AMUX
.set Joystick_X_Pin__BIE, CYREG_PRT1_BIE
.set Joystick_X_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Joystick_X_Pin__BYP, CYREG_PRT1_BYP
.set Joystick_X_Pin__CTL, CYREG_PRT1_CTL
.set Joystick_X_Pin__DM0, CYREG_PRT1_DM0
.set Joystick_X_Pin__DM1, CYREG_PRT1_DM1
.set Joystick_X_Pin__DM2, CYREG_PRT1_DM2
.set Joystick_X_Pin__DR, CYREG_PRT1_DR
.set Joystick_X_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Joystick_X_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Joystick_X_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Joystick_X_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Joystick_X_Pin__MASK, 0x01
.set Joystick_X_Pin__PORT, 1
.set Joystick_X_Pin__PRT, CYREG_PRT1_PRT
.set Joystick_X_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Joystick_X_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Joystick_X_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Joystick_X_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Joystick_X_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Joystick_X_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Joystick_X_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Joystick_X_Pin__PS, CYREG_PRT1_PS
.set Joystick_X_Pin__SHIFT, 0
.set Joystick_X_Pin__SLW, CYREG_PRT1_SLW

/* Joystick_X_theACLK */
.set Joystick_X_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Joystick_X_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Joystick_X_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Joystick_X_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set Joystick_X_theACLK__INDEX, 0x01
.set Joystick_X_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Joystick_X_theACLK__PM_ACT_MSK, 0x02
.set Joystick_X_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Joystick_X_theACLK__PM_STBY_MSK, 0x02

/* Joystick_Y_ADC_SAR */
.set Joystick_Y_ADC_SAR__CLK, CYREG_SAR1_CLK
.set Joystick_Y_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set Joystick_Y_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set Joystick_Y_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set Joystick_Y_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set Joystick_Y_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set Joystick_Y_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set Joystick_Y_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set Joystick_Y_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set Joystick_Y_ADC_SAR__PM_ACT_MSK, 0x02
.set Joystick_Y_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set Joystick_Y_ADC_SAR__PM_STBY_MSK, 0x02
.set Joystick_Y_ADC_SAR__SW0, CYREG_SAR1_SW0
.set Joystick_Y_ADC_SAR__SW2, CYREG_SAR1_SW2
.set Joystick_Y_ADC_SAR__SW3, CYREG_SAR1_SW3
.set Joystick_Y_ADC_SAR__SW4, CYREG_SAR1_SW4
.set Joystick_Y_ADC_SAR__SW6, CYREG_SAR1_SW6
.set Joystick_Y_ADC_SAR__TR0, CYREG_SAR1_TR0
.set Joystick_Y_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set Joystick_Y_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* Joystick_Y_IRQ */
.set Joystick_Y_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Joystick_Y_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Joystick_Y_IRQ__INTC_MASK, 0x10
.set Joystick_Y_IRQ__INTC_NUMBER, 4
.set Joystick_Y_IRQ__INTC_PRIOR_NUM, 7
.set Joystick_Y_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set Joystick_Y_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Joystick_Y_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Joystick_Y_Pin */
.set Joystick_Y_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE1
.set Joystick_Y_Pin__0__MASK, 0x02
.set Joystick_Y_Pin__0__PC, CYREG_PRT1_PC1
.set Joystick_Y_Pin__0__PORT, 1
.set Joystick_Y_Pin__0__SHIFT, 1
.set Joystick_Y_Pin__AG, CYREG_PRT1_AG
.set Joystick_Y_Pin__AMUX, CYREG_PRT1_AMUX
.set Joystick_Y_Pin__BIE, CYREG_PRT1_BIE
.set Joystick_Y_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Joystick_Y_Pin__BYP, CYREG_PRT1_BYP
.set Joystick_Y_Pin__CTL, CYREG_PRT1_CTL
.set Joystick_Y_Pin__DM0, CYREG_PRT1_DM0
.set Joystick_Y_Pin__DM1, CYREG_PRT1_DM1
.set Joystick_Y_Pin__DM2, CYREG_PRT1_DM2
.set Joystick_Y_Pin__DR, CYREG_PRT1_DR
.set Joystick_Y_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Joystick_Y_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Joystick_Y_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Joystick_Y_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Joystick_Y_Pin__MASK, 0x02
.set Joystick_Y_Pin__PORT, 1
.set Joystick_Y_Pin__PRT, CYREG_PRT1_PRT
.set Joystick_Y_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Joystick_Y_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Joystick_Y_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Joystick_Y_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Joystick_Y_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Joystick_Y_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Joystick_Y_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Joystick_Y_Pin__PS, CYREG_PRT1_PS
.set Joystick_Y_Pin__SHIFT, 1
.set Joystick_Y_Pin__SLW, CYREG_PRT1_SLW

/* Joystick_Y_theACLK */
.set Joystick_Y_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Joystick_Y_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Joystick_Y_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Joystick_Y_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set Joystick_Y_theACLK__INDEX, 0x02
.set Joystick_Y_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Joystick_Y_theACLK__PM_ACT_MSK, 0x04
.set Joystick_Y_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Joystick_Y_theACLK__PM_STBY_MSK, 0x04

/* Action0_Btn */
.set Action0_Btn__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Action0_Btn__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Action0_Btn__INTC_MASK, 0x01
.set Action0_Btn__INTC_NUMBER, 0
.set Action0_Btn__INTC_PRIOR_NUM, 7
.set Action0_Btn__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Action0_Btn__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Action0_Btn__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Action0_Btn_Pin */
.set Action0_Btn_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set Action0_Btn_Pin__0__MASK, 0x08
.set Action0_Btn_Pin__0__PC, CYREG_PRT1_PC3
.set Action0_Btn_Pin__0__PORT, 1
.set Action0_Btn_Pin__0__SHIFT, 3
.set Action0_Btn_Pin__AG, CYREG_PRT1_AG
.set Action0_Btn_Pin__AMUX, CYREG_PRT1_AMUX
.set Action0_Btn_Pin__BIE, CYREG_PRT1_BIE
.set Action0_Btn_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Action0_Btn_Pin__BYP, CYREG_PRT1_BYP
.set Action0_Btn_Pin__CTL, CYREG_PRT1_CTL
.set Action0_Btn_Pin__DM0, CYREG_PRT1_DM0
.set Action0_Btn_Pin__DM1, CYREG_PRT1_DM1
.set Action0_Btn_Pin__DM2, CYREG_PRT1_DM2
.set Action0_Btn_Pin__DR, CYREG_PRT1_DR
.set Action0_Btn_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Action0_Btn_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Action0_Btn_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Action0_Btn_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Action0_Btn_Pin__MASK, 0x08
.set Action0_Btn_Pin__PORT, 1
.set Action0_Btn_Pin__PRT, CYREG_PRT1_PRT
.set Action0_Btn_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Action0_Btn_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Action0_Btn_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Action0_Btn_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Action0_Btn_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Action0_Btn_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Action0_Btn_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Action0_Btn_Pin__PS, CYREG_PRT1_PS
.set Action0_Btn_Pin__SHIFT, 3
.set Action0_Btn_Pin__SLW, CYREG_PRT1_SLW

/* Action1_Btn */
.set Action1_Btn__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Action1_Btn__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Action1_Btn__INTC_MASK, 0x02
.set Action1_Btn__INTC_NUMBER, 1
.set Action1_Btn__INTC_PRIOR_NUM, 7
.set Action1_Btn__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Action1_Btn__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Action1_Btn__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Action1_Btn_Pin */
.set Action1_Btn_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Action1_Btn_Pin__0__MASK, 0x10
.set Action1_Btn_Pin__0__PC, CYREG_PRT1_PC4
.set Action1_Btn_Pin__0__PORT, 1
.set Action1_Btn_Pin__0__SHIFT, 4
.set Action1_Btn_Pin__AG, CYREG_PRT1_AG
.set Action1_Btn_Pin__AMUX, CYREG_PRT1_AMUX
.set Action1_Btn_Pin__BIE, CYREG_PRT1_BIE
.set Action1_Btn_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Action1_Btn_Pin__BYP, CYREG_PRT1_BYP
.set Action1_Btn_Pin__CTL, CYREG_PRT1_CTL
.set Action1_Btn_Pin__DM0, CYREG_PRT1_DM0
.set Action1_Btn_Pin__DM1, CYREG_PRT1_DM1
.set Action1_Btn_Pin__DM2, CYREG_PRT1_DM2
.set Action1_Btn_Pin__DR, CYREG_PRT1_DR
.set Action1_Btn_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Action1_Btn_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Action1_Btn_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Action1_Btn_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Action1_Btn_Pin__MASK, 0x10
.set Action1_Btn_Pin__PORT, 1
.set Action1_Btn_Pin__PRT, CYREG_PRT1_PRT
.set Action1_Btn_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Action1_Btn_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Action1_Btn_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Action1_Btn_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Action1_Btn_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Action1_Btn_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Action1_Btn_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Action1_Btn_Pin__PS, CYREG_PRT1_PS
.set Action1_Btn_Pin__SHIFT, 4
.set Action1_Btn_Pin__SLW, CYREG_PRT1_SLW

/* GameTimeReg */
.set GameTimeReg_sts_sts_reg__0__MASK, 0x01
.set GameTimeReg_sts_sts_reg__0__POS, 0
.set GameTimeReg_sts_sts_reg__1__MASK, 0x02
.set GameTimeReg_sts_sts_reg__1__POS, 1
.set GameTimeReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set GameTimeReg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set GameTimeReg_sts_sts_reg__2__MASK, 0x04
.set GameTimeReg_sts_sts_reg__2__POS, 2
.set GameTimeReg_sts_sts_reg__3__MASK, 0x08
.set GameTimeReg_sts_sts_reg__3__POS, 3
.set GameTimeReg_sts_sts_reg__4__MASK, 0x10
.set GameTimeReg_sts_sts_reg__4__POS, 4
.set GameTimeReg_sts_sts_reg__5__MASK, 0x20
.set GameTimeReg_sts_sts_reg__5__POS, 5
.set GameTimeReg_sts_sts_reg__6__MASK, 0x40
.set GameTimeReg_sts_sts_reg__6__POS, 6
.set GameTimeReg_sts_sts_reg__7__MASK, 0x80
.set GameTimeReg_sts_sts_reg__7__POS, 7
.set GameTimeReg_sts_sts_reg__MASK, 0xFF
.set GameTimeReg_sts_sts_reg__MASK_REG, CYREG_B1_UDB04_MSK
.set GameTimeReg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set GameTimeReg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB04_ST

/* Joystick_Btn */
.set Joystick_Btn__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Joystick_Btn__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Joystick_Btn__INTC_MASK, 0x04
.set Joystick_Btn__INTC_NUMBER, 2
.set Joystick_Btn__INTC_PRIOR_NUM, 7
.set Joystick_Btn__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Joystick_Btn__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Joystick_Btn__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Joystick_Btn_Pin */
.set Joystick_Btn_Pin__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Joystick_Btn_Pin__0__MASK, 0x04
.set Joystick_Btn_Pin__0__PC, CYREG_PRT1_PC2
.set Joystick_Btn_Pin__0__PORT, 1
.set Joystick_Btn_Pin__0__SHIFT, 2
.set Joystick_Btn_Pin__AG, CYREG_PRT1_AG
.set Joystick_Btn_Pin__AMUX, CYREG_PRT1_AMUX
.set Joystick_Btn_Pin__BIE, CYREG_PRT1_BIE
.set Joystick_Btn_Pin__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Joystick_Btn_Pin__BYP, CYREG_PRT1_BYP
.set Joystick_Btn_Pin__CTL, CYREG_PRT1_CTL
.set Joystick_Btn_Pin__DM0, CYREG_PRT1_DM0
.set Joystick_Btn_Pin__DM1, CYREG_PRT1_DM1
.set Joystick_Btn_Pin__DM2, CYREG_PRT1_DM2
.set Joystick_Btn_Pin__DR, CYREG_PRT1_DR
.set Joystick_Btn_Pin__INP_DIS, CYREG_PRT1_INP_DIS
.set Joystick_Btn_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Joystick_Btn_Pin__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Joystick_Btn_Pin__LCD_EN, CYREG_PRT1_LCD_EN
.set Joystick_Btn_Pin__MASK, 0x04
.set Joystick_Btn_Pin__PORT, 1
.set Joystick_Btn_Pin__PRT, CYREG_PRT1_PRT
.set Joystick_Btn_Pin__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Joystick_Btn_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Joystick_Btn_Pin__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Joystick_Btn_Pin__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Joystick_Btn_Pin__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Joystick_Btn_Pin__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Joystick_Btn_Pin__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Joystick_Btn_Pin__PS, CYREG_PRT1_PS
.set Joystick_Btn_Pin__SHIFT, 2
.set Joystick_Btn_Pin__SLW, CYREG_PRT1_SLW

/* UART_KitProg_BUART */
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_KitProg_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_KitProg_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_KitProg_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_KitProg_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_KitProg_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_KitProg_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_KitProg_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_KitProg_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_KitProg_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_KitProg_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_KitProg_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_KitProg_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_KitProg_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_KitProg_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_KitProg_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_KitProg_BUART_sRX_RxSts__3__POS, 3
.set UART_KitProg_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_KitProg_BUART_sRX_RxSts__4__POS, 4
.set UART_KitProg_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_KitProg_BUART_sRX_RxSts__5__POS, 5
.set UART_KitProg_BUART_sRX_RxSts__MASK, 0x38
.set UART_KitProg_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_KitProg_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_KitProg_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set UART_KitProg_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_KitProg_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_KitProg_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_KitProg_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_KitProg_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_KitProg_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_KitProg_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_KitProg_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_KitProg_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_KitProg_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_KitProg_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_KitProg_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_KitProg_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_KitProg_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_KitProg_BUART_sTX_TxSts__0__POS, 0
.set UART_KitProg_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_KitProg_BUART_sTX_TxSts__1__POS, 1
.set UART_KitProg_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_KitProg_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_KitProg_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_KitProg_BUART_sTX_TxSts__2__POS, 2
.set UART_KitProg_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_KitProg_BUART_sTX_TxSts__3__POS, 3
.set UART_KitProg_BUART_sTX_TxSts__MASK, 0x0F
.set UART_KitProg_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_KitProg_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_KitProg_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* UART_KitProg_IntClock */
.set UART_KitProg_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_KitProg_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_KitProg_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_KitProg_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_KitProg_IntClock__INDEX, 0x00
.set UART_KitProg_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_KitProg_IntClock__PM_ACT_MSK, 0x01
.set UART_KitProg_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_KitProg_IntClock__PM_STBY_MSK, 0x01

/* DebounceClock */
.set DebounceClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set DebounceClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set DebounceClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set DebounceClock__CFG2_SRC_SEL_MASK, 0x07
.set DebounceClock__INDEX, 0x04
.set DebounceClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DebounceClock__PM_ACT_MSK, 0x10
.set DebounceClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DebounceClock__PM_STBY_MSK, 0x10

/* GameTimeClock */
.set GameTimeClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set GameTimeClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set GameTimeClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set GameTimeClock__CFG2_SRC_SEL_MASK, 0x07
.set GameTimeClock__INDEX, 0x03
.set GameTimeClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set GameTimeClock__PM_ACT_MSK, 0x08
.set GameTimeClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set GameTimeClock__PM_STBY_MSK, 0x08

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
