
*** Running vivado
    with args -log PXIe6592R_Top_Gen2x8.vds -m64 -mode batch -messageDb vivado.pb -notrace -source PXIe6592R_Top_Gen2x8.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.4_AR67478_AR66782_AR66772_AR66092_AR65813_ar68397_cr964221_2015_4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source PXIe6592R_Top_Gen2x8.tcl -notrace
source Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PreSynthesize.tcl
Command: synth_design -top PXIe6592R_Top_Gen2x8 -part xc7k410tffg900-2 -flatten_hierarchy full -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -623 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:02:39 . Memory (MB): peak = 270.168 ; gain = 97.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PXIe6592R_Top_Gen2x8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:593]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:596]
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:21923' bound to instance 'RecoveredClkBufDS' of component 'OBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:828]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (1#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-3491] module 'IBUFGDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14583' bound to instance 'DStarAIbufDS' of component 'IBUFGDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:838]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160' bound to instance 'DStarBIbufDS' of component 'IBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:848]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (3#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:21923' bound to instance 'DStarCIbufDS' of component 'OBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:858]
INFO: [Synth 8-3491] module 'IBUFGDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14583' bound to instance 'PXIe_Clk100IbufDS' of component 'IBUFGDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:868]
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160' bound to instance 'Sync100IbufDS' of component 'IBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:878]
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160' bound to instance 'PXI_Clk10IbufDS' of component 'IBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:888]
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160' bound to instance 'Si5368IbufDS' of component 'IBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:898]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'Si5368Bufg' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:907]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:22125' bound to instance 'aCpldTclkObuft' of component 'OBUFT' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:916]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:22125]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (5#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:22125]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:22125' bound to instance 'aCpldTmsObuft' of component 'OBUFT' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:926]
INFO: [Synth 8-3491] module 'OBUFT' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:22125' bound to instance 'aCpldTdiObuft' of component 'OBUFT' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:936]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'AuthIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:963]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (6#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'Sync100Capture' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:144]
INFO: [Synth 8-113] binding component instance 'plle2_adv_inst' to cell 'PLLE2_ADV' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:181]
INFO: [Synth 8-113] binding component instance 'ClkFbBufg' to cell 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:223]
INFO: [Synth 8-638] synthesizing module 'WrapBufg' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/WrapBufg.vhd:101]
INFO: [Synth 8-3491] module 'BUFGCTRL' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:661' bound to instance 'GlobalBuffer' of component 'BUFGCTRL' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/WrapBufg.vhd:179]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (7#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_147' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/WrapBufg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_147' (8#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/WrapBufg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'WrapBufg' (9#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/WrapBufg.vhd:101]
INFO: [Synth 8-113] binding component instance 'Sync100IobFlop' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:353]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_138' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_138' (10#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Sync100Capture' (11#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Sync100Capture.vhd:116]
INFO: [Synth 8-638] synthesizing module 'PXIeK7TimingEngine' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:105]
INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:32655' bound to instance 'PLLE2_ADVx' of component 'PLLE2_ADV' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:264]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:32655]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'PllFbBufG' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:320]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'PllClk200BufG' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:328]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'Clk40BufG' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:336]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'PllClk120BufG' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:352]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_134' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_134' (13#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PXIeK7TimingEngine' (14#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIeK7TimingEngine.vhd:105]
INFO: [Synth 8-637] synthesizing blackbox instance 'PXIe659XR_DRAMx' of component 'PXIe659XR_DRAM' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1086]
INFO: [Synth 8-638] synthesizing module 'DramInitDoneCorrection' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DramInitDoneCorrection.vhd:96]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_63' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DramInitDoneCorrection.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_63' (15#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DramInitDoneCorrection.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DramInitDoneCorrection' (16#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DramInitDoneCorrection.vhd:96]
INFO: [Synth 8-637] synthesizing blackbox instance 'G2X8ChinchWithDmaPortBim128x' of component 'G2X8ChinchWithDmaPortBim128' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1208]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncSL' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSL.vhd:89]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncBase' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBase.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBase.vhd:102]
INFO: [Synth 8-638] synthesizing module 'DFlop' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_10' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_10' (17#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DFlop' (18#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncAsyncInBase' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncAsyncInBase.vhd:88]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized0' (18#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized1' (18#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_56' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncAsyncInBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_56' (19#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncAsyncInBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncAsyncInBase' (20#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncAsyncInBase.vhd:88]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_57' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_57' (21#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncBase' (22#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBase.vhd:100]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_60' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSL.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_60' (23#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSL.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncSL' (24#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSL.vhd:89]
INFO: [Synth 8-638] synthesizing module 'NiFpgaDmaPortIfcPipeline' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaDmaPortIfcPipeline.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "5" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaDmaPortIfcPipeline.vhd:141]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_76' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaDmaPortIfcPipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_76' (25#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaDmaPortIfcPipeline.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaDmaPortIfcPipeline' (26#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaDmaPortIfcPipeline.vhd:119]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommunicationInterface' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:206]
INFO: [Synth 8-638] synthesizing module 'DmaPortFixedDmaCommunicationInterface' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:238]
WARNING: [Synth 8-506] null port 'dNiFpgaInputRequestToDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:179]
WARNING: [Synth 8-506] null port 'dNiFpgaInputRequestFromDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:181]
WARNING: [Synth 8-506] null port 'dNiFpgaInputDataToDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:183]
WARNING: [Synth 8-506] null port 'dNiFpgaInputDataFromDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:185]
WARNING: [Synth 8-506] null port 'dNiFpgaInputStatusFromDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:187]
WARNING: [Synth 8-506] null port 'dNiFpgaOutputRequestToDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:190]
WARNING: [Synth 8-506] null port 'dNiFpgaOutputRequestFromDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:192]
WARNING: [Synth 8-506] null port 'dNiFpgaOutputDataFromDmaArray' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:194]
WARNING: [Synth 8-506] null port 'dNiFpgaInputArbReq' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:197]
WARNING: [Synth 8-506] null port 'dNiFpgaInputArbGrant' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:199]
WARNING: [Synth 8-506] null port 'dNiFpgaOutputArbReq' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:201]
WARNING: [Synth 8-506] null port 'dNiFpgaOutputArbGrant' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:203]
WARNING: [Synth 8-506] null port 'dFixedLogicDmaIrq' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:217]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:992]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcIrqInterface' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcIrqInterface.vhd:116]
WARNING: [Synth 8-506] null port 'bFixedLogicDmaIrq' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcIrqInterface.vhd:108]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_28' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcIrqInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_28' (27#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcIrqInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcIrqInterface' (28#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcIrqInterface.vhd:116]
WARNING: [Synth 8-5639] ignoring null variable initialization [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortCommIfcArbiter.vhd:140]
WARNING: [Synth 8-5639] ignoring null variable initialization [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortCommIfcArbiter.vhd:131]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcInputArbiter' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputArbiter.vhd:107]
INFO: [Synth 8-638] synthesizing module 'DmaPortStrmArbiterRoundRobin' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_55' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_55' (29#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortStrmArbiterRoundRobin' (30#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_23' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputArbiter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_23' (31#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputArbiter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcInputArbiter' (32#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputArbiter.vhd:107]
WARNING: [Synth 8-5639] ignoring null variable initialization [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortCommIfcArbiter.vhd:121]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1059]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcInputDataControl' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputDataControl.vhd:130]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputDataControl.vhd:301]
INFO: [Synth 8-638] synthesizing module 'DmaPortInputDataToDmaDelay' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_48' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_48' (33#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortInputDataToDmaDelay' (34#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_25' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputDataControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_25' (35#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputDataControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcInputDataControl' (36#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcInputDataControl.vhd:130]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcSinkDataControl' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcSinkDataControl.vhd:133]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_38' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcSinkDataControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_38' (37#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcSinkDataControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcSinkDataControl' (38#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcSinkDataControl.vhd:133]
INFO: [Synth 8-638] synthesizing module 'DmaPortInputDataToDmaDelay__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'DmaPortInputDataToDmaDelay__parameterized0' (38#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortInputDataToDmaDelay.vhd:91]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcOutputArbiter' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcOutputArbiter.vhd:106]
INFO: [Synth 8-638] synthesizing module 'DmaPortStrmArbiterRoundRobin__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'DmaPortStrmArbiterRoundRobin__parameterized0' (38#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-638] synthesizing module 'DmaPortStrmArbiterRoundRobin__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'DmaPortStrmArbiterRoundRobin__parameterized1' (38#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortStrmArbiterRoundRobin.vhd:238]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_32' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcOutputArbiter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_32' (39#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcOutputArbiter.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcOutputArbiter' (40#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcOutputArbiter.vhd:106]
WARNING: [Synth 8-5639] ignoring null variable initialization [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortCommIfcArbiter.vhd:121]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1227]
WARNING: [Synth 8-5639] ignoring null variable initialization [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortCommIfcArbiter.vhd:149]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1273]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1274]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1275]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1276]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1277]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_47' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_47' (41#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:44]
WARNING: [Synth 8-3848] Net dInputDataFromSinkStreamArray[0][Data] in module/entity DmaPortFixedDmaCommunicationInterface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'DmaPortFixedDmaCommunicationInterface' (42#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:238]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:276]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:277]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:278]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:279]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:280]
WARNING: [Synth 8-3919] null assignment ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:281]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_44' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_44' (43#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommunicationInterface' (44#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommunicationInterface.vhd:206]
INFO: [Synth 8-638] synthesizing module 'TheWindow' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:415]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:415]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'Bufg0' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:496]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:607' bound to instance 'Bufg1' of component 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:501]
INFO: [Synth 8-638] synthesizing module 'NiFpgaMmcmWrapper' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaMmcmWrapper.vhd:197]
INFO: [Synth 8-638] synthesizing module 'NiFpgaClockManagerControl' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaClockManagerControl.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaClockManagerControl.vhd:223]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncBoolAsyncIn' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncSlAsyncIn' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSlAsyncIn.vhd:88]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_61' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSlAsyncIn.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_61' (45#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSlAsyncIn.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncSlAsyncIn' (46#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSlAsyncIn.vhd:88]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_59' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_59' (47#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncBoolAsyncIn' (48#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized2' (48#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_11' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_11' (49#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool' (50#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_74' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaClockManagerControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_74' (51#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaClockManagerControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaClockManagerControl' (52#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaClockManagerControl.vhd:143]
INFO: [Synth 8-113] binding component instance 'Mmcmx' to cell 'MMCM_ADV' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaMmcmWrapper.vhd:261]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_86' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaMmcmWrapper.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_86' (53#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaMmcmWrapper.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaMmcmWrapper' (54#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaMmcmWrapper.vhd:197]
INFO: [Synth 8-638] synthesizing module 'NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2.vhd:113]
INFO: [Synth 8-638] synthesizing module 'XDataNode' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNode.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_148' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNode.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_148' (55#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNode.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'XDataNode' (56#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNode.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaAG_00000001_TimedLoopDiagram' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_00000001_TimedLoopDiagram.vhd:94]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderRead' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_84' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_84' (57#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderRead' (58#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderRead__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderRead__parameterized0' (58#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderRead__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderRead__parameterized1' (58#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderRead.vhd:91]
INFO: [Synth 8-638] synthesizing module 'd_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode.vhd:94]
INFO: [Synth 8-638] synthesizing module 'd_microblaze_wrapper_top' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_top.vhd:80]
INFO: [Synth 8-3491] module 'd_microblaze_wrapper' declared at 'Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/VivadoProject/AXI_Stream.runs/synth_1/.Xil/Vivado-2800-/realtime/d_microblaze_wrapper_stub.vhdl:5' bound to instance 'd_microblaze_wrapper_i' of component 'd_microblaze_wrapper' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'd_microblaze_wrapper' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/VivadoProject/AXI_Stream.runs/synth_1/.Xil/Vivado-2800-/realtime/d_microblaze_wrapper_stub.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_top.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_8' (59#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_top.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'd_microblaze_wrapper_top' (60#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_9' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_9' (61#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'd_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode' (62#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/d_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode.vhd:94]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderWrite' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_85' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_85' (63#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderWrite' (64#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderWrite__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderWrite__parameterized0' (64#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-638] synthesizing module 'NiFpgaLocalResHolderWrite__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaLocalResHolderWrite__parameterized1' (64#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaLocalResHolderWrite.vhd:92]
INFO: [Synth 8-638] synthesizing module 'XDataNodeOut' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNodeOut.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_149' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNodeOut.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_149' (65#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNodeOut.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'XDataNodeOut' (66#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/XDataNodeOut.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_71' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_00000001_TimedLoopDiagram.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_71' (67#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_00000001_TimedLoopDiagram.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaAG_00000001_TimedLoopDiagram' (68#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_00000001_TimedLoopDiagram.vhd:94]
INFO: [Synth 8-638] synthesizing module 'NiFpgaAG_TimedLoopControllerContainer_18' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_TimedLoopControllerContainer_18.vhd:81]
INFO: [Synth 8-638] synthesizing module 'TimedLoopCore' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopCore.vhd:106]
INFO: [Synth 8-638] synthesizing module 'TimedLoopDomainCrosser' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopDomainCrosser.vhd:103]
INFO: [Synth 8-638] synthesizing module 'HandshakeSLV_Ack' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV_Ack.vhd:98]
INFO: [Synth 8-638] synthesizing module 'HandshakeBase' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:159]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_15' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_15' (69#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal' (70#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:238]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_64' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_64' (71#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBase' (72#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBase.vhd:95]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_68' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV_Ack.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_68' (73#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV_Ack.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HandshakeSLV_Ack' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV_Ack.vhd:98]
INFO: [Synth 8-638] synthesizing module 'PulseSyncBool' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PulseSyncBase' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:129]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized3' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized4' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized5' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized6' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized7' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized8' (74#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_129' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_129' (75#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PulseSyncBase' (76#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBase.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_130' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBool.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_130' (77#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBool.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PulseSyncBool' (78#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PulseSyncBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'HandshakeSLV' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV.vhd:95]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_67' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_67' (79#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HandshakeSLV' (80#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeSLV.vhd:95]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_142' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopDomainCrosser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_142' (81#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopDomainCrosser.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TimedLoopDomainCrosser' (82#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopDomainCrosser.vhd:103]
INFO: [Synth 8-638] synthesizing module 'TimedLoopController' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopController.vhd:97]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_140' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopController.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_140' (83#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopController.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TimedLoopController' (84#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopController.vhd:97]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_141' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopCore.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_141' (85#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopCore.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TimedLoopCore' (86#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TimedLoopCore.vhd:106]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_73' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_TimedLoopControllerContainer_18.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_73' (87#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_TimedLoopControllerContainer_18.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaAG_TimedLoopControllerContainer_18' (88#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_TimedLoopControllerContainer_18.vhd:81]
INFO: [Synth 8-638] synthesizing module 'InvisibleResholder' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/InvisibleResholder.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_70' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/InvisibleResholder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_70' (89#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/InvisibleResholder.vhd:44]
WARNING: [Synth 8-3848] Net ToResbusholddummy in module/entity InvisibleResholder does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/InvisibleResholder.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'InvisibleResholder' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/InvisibleResholder.vhd:91]
INFO: [Synth 8-638] synthesizing module 'bushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/bushold.vhd:341]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:209]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized9' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized9' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized0' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized0' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:359]
INFO: [Synth 8-638] synthesizing module 'ResetSync' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:166]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:166]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized10' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized10' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized1' (90#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBoolFallingEdge' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBoolFallingEdge.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopFallingEdge' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopFallingEdge.vhd:102]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE_1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopFallingEdge.vhd:136]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_13' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopFallingEdge.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_13' (91#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopFallingEdge.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DFlopFallingEdge' (92#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopFallingEdge.vhd:102]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_12' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBoolFallingEdge.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_12' (93#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBoolFallingEdge.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DFlopBoolFallingEdge' (94#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBoolFallingEdge.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized11' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized11' (94#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized2' (94#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized12' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized12' (94#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized3' (94#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_136' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_136' (95#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ResetSync' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized13' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized13' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized4' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized14' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized14' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized5' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized15' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized15' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized6' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized16' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized16' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized7' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized17' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized17' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized8' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized0' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized1' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized9' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized18' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized18' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized9' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized10' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized19' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized19' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized10' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized11' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized20' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized20' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized11' (96#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_65' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_65' (97#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized12' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized21' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized21' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized12' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized2' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized13' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized22' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized22' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized13' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized14' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized23' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized23' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized14' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized15' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized24' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized24' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized15' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized16' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized25' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized25' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized16' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized17' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized26' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized26' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized17' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized1' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized3' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized18' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized27' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized27' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized18' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized19' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized28' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized28' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized19' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized20' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized29' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized29' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized20' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross__parameterized0' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'NiFpgaRegFrameworkShiftReg' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaRegFrameworkShiftReg.vhd:169]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncBoolAsyncIn__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncBoolAsyncIn__parameterized0' (98#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncBoolAsyncIn.vhd:87]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaRegFrameworkShiftReg.vhd:509]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_89' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaRegFrameworkShiftReg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_89' (99#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaRegFrameworkShiftReg.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaRegFrameworkShiftReg' (100#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaRegFrameworkShiftReg.vhd:169]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/bushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_0' (101#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/bushold.vhd:44]
WARNING: [Synth 8-3848] Net dummyToReshold in module/entity bushold does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/bushold.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'bushold' (102#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/bushold.vhd:341]
INFO: [Synth 8-638] synthesizing module 'TopEnablePassThru' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TopEnablePassThru.vhd:69]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_144' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TopEnablePassThru.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_144' (103#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TopEnablePassThru.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TopEnablePassThru' (104#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TopEnablePassThru.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Interface' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcFifos' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcFifos.vhd:232]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgDmaPortDmaFifos.vhd:361]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_22' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcFifos.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_22' (105#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcFifos.vhd:44]
WARNING: [Synth 8-3848] Net DmaFlushEnableOutArray in module/entity DmaPortCommIfcFifos does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcFifos.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcFifos' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcFifos.vhd:232]
INFO: [Synth 8-638] synthesizing module 'DmaPortCommIfcLvFpgaIrq' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:196]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:196]
INFO: [Synth 8-226] default block is never used [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:471]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized21' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized30' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized30' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized21' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized4' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized22' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized31' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized31' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized22' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized23' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized32' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized32' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized23' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized24' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized33' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized33' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized24' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized25' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized34' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized34' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized25' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized26' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized35' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized35' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized26' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized2' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized5' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized27' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized36' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized36' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized27' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized28' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized37' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized37' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized28' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized29' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized38' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized38' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized29' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross__parameterized1' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized30' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized39' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized39' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized30' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized6' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized31' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized40' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized40' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized31' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized32' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized41' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized41' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized32' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized33' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized42' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized42' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized33' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized34' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized43' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized43' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized34' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized35' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized44' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized44' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized35' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized3' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized7' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized36' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized45' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized45' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized36' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized37' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized46' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized46' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized37' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized38' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized47' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized47' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized38' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross__parameterized2' (106#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_29' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_29' (107#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DmaPortCommIfcLvFpgaIrq' (108#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortCommIfcLvFpgaIrq.vhd:161]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_69' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_69' (109#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:44]
WARNING: [Synth 8-3848] Net iIrqOutArray[0][IrqNum] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:494]
WARNING: [Synth 8-3848] Net DmaClkArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:195]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[0] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[1] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[2] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[3] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[4] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[5] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[6] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[7] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[8] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[9] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[10] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[11] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[12] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[13] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[14] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[15] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[16] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[17] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[18] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[19] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[20] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[21] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[22] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[23] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[24] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[25] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[26] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[27] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[28] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[29] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[30] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwDataInArray[31] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:197]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[0] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[1] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[2] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[3] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[4] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[5] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[6] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[7] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[8] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[9] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[10] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[11] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[12] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[13] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[14] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[15] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[16] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[17] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[18] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[19] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[20] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[21] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[22] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[23] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[24] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[25] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[26] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[27] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[28] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[29] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[30] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwTimeoutArray[31] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:199]
WARNING: [Synth 8-3848] Net DmaRwEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:200]
WARNING: [Synth 8-3848] Net DmaRwEnableOutClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:202]
WARNING: [Synth 8-3848] Net DmaRwHandshakingInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:203]
WARNING: [Synth 8-3848] Net DmaFlushEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:205]
WARNING: [Synth 8-3848] Net DmaFlushEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:206]
WARNING: [Synth 8-3848] Net DmaCtEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:208]
WARNING: [Synth 8-3848] Net DmaCtEnableOutClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:210]
WARNING: [Synth 8-3848] Net DmaStreamStateEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:212]
WARNING: [Synth 8-3848] Net DmaStreamStateEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:214]
WARNING: [Synth 8-3848] Net dStreamStateEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:216]
WARNING: [Synth 8-3848] Net dStreamStateEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:218]
WARNING: [Synth 8-3848] Net dStartRequestEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:221]
WARNING: [Synth 8-3848] Net dStartRequestEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:223]
WARNING: [Synth 8-3848] Net dStopRequestEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:224]
WARNING: [Synth 8-3848] Net dStopRequestEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:226]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestEnableInArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:227]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestEnableClearArray in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:229]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[0] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[1] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[2] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[3] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[4] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[5] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[6] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[7] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[8] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[9] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[10] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[11] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
WARNING: [Synth 8-3848] Net dStopWithFlushRequestTimeoutArray[12] in module/entity Interface does not have driver. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:230]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Interface' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/Interface.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ViControl' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:308]
INFO: [Synth 8-638] synthesizing module 'SafeBusCrossing' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:164]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized39' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized48' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized48' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized39' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized8' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized40' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized49' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized49' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized40' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized41' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized50' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized50' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized41' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized42' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized51' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized51' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized42' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized43' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized52' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized52' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized43' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized44' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized53' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized53' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized44' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized4' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized9' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized9' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized45' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized54' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized54' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized45' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized46' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized55' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized55' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized46' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized47' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized56' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized56' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized47' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross__parameterized3' (110#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_137' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_137' (111#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SafeBusCrossing' (112#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:821]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:859]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:903]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:943]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_145' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_145' (113#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ViControl' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViControl.vhd:293]
INFO: [Synth 8-638] synthesizing module 'DiagramReset' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:349]
INFO: [Synth 8-638] synthesizing module 'SafeBusCrossing__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:164]
INFO: [Synth 8-638] synthesizing module 'HandshakeBaseResetCross__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized48' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized57' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized57' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized48' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized10' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized10' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized49' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized58' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized58' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized49' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized50' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized59' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized59' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized50' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ResetSync__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized51' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized60' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized60' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized51' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized52' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized61' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized61' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized52' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized53' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized62' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized62' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized53' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ResetSync__parameterized5' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ResetSync.vhd:158]
INFO: [Synth 8-638] synthesizing module 'DFlopSlvResetVal__parameterized11' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'DFlopSlvResetVal__parameterized11' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopSlvResetVal.vhd:85]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized54' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized63' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized63' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized54' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized55' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized64' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized64' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized55' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlopBool__parameterized56' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized65' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'ClearFDCPEx' to cell 'FDCE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized65' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'DFlopBool__parameterized56' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlopBool.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'HandshakeBaseResetCross__parameterized4' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/HandshakeBaseResetCross.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'SafeBusCrossing__parameterized0' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/SafeBusCrossing.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:523]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:523]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:524]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:854]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:854]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized66' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized66' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-638] synthesizing module 'DFlop__parameterized67' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'PresetFDCPEx' to cell 'FDPE' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'DFlop__parameterized67' (114#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DFlop.vhd:104]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:968]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_16' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_16' (115#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DiagramReset' (116#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DiagramReset.vhd:327]
INFO: [Synth 8-638] synthesizing module 'ViSignature' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViSignature.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_146' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViSignature.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_146' (117#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViSignature.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ViSignature' (118#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/ViSignature.vhd:71]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaWriteFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:106]
WARNING: [Synth 8-506] null port 'cFpgaWriteToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:107]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_82' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_82' (119#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister' (120#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_75' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_75' (121#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized0' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized1' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized0' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized2' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized1' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized3' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized2' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized4' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaReadFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:103]
WARNING: [Synth 8-506] null port 'cFpgaReadToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized3' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized5' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaWriteFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:106]
WARNING: [Synth 8-506] null port 'cFpgaWriteToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:107]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized4' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized6' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaWriteFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:106]
WARNING: [Synth 8-506] null port 'cFpgaWriteToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:107]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized5' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized7' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized8' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaWriteFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:106]
WARNING: [Synth 8-506] null port 'cFpgaWriteToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:107]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized6' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized8' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'NiFpgaCtrlIndRegister__parameterized9' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
WARNING: [Synth 8-506] null port 'cFpgaWriteFromRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:106]
WARNING: [Synth 8-506] null port 'cFpgaWriteToRes' ignored [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:107]
INFO: [Synth 8-638] synthesizing module 'NiFpgaHostAccessibleRegister__parameterized7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaHostAccessibleRegister__parameterized7' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaHostAccessibleRegister.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaCtrlIndRegister__parameterized9' (122#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaCtrlIndRegister.vhd:120]
INFO: [Synth 8-638] synthesizing module 'CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_6' (123#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold' (124#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_3' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_3' (125#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold' (126#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_2' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_2' (127#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold' (128#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:73]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_1' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_1' (129#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold' (130#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:73]
INFO: [Synth 8-638] synthesizing module 'CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_4' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_4' (131#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold' (132#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold.vhd:76]
INFO: [Synth 8-638] synthesizing module 'CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold__parameterized0' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold__parameterized0' (132#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd:73]
INFO: [Synth 8-638] synthesizing module 'CustomArbForTopEnablesPortOnResTopEnablePassThru' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd:77]
INFO: [Synth 8-638] synthesizing module 'DoubleSyncSLV' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSLV.vhd:94]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_62' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSLV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_62' (133#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSLV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'DoubleSyncSLV' (134#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DoubleSyncSLV.vhd:94]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_7' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_7' (135#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForTopEnablesPortOnResTopEnablePassThru' (136#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd:77]
INFO: [Synth 8-638] synthesizing module 'CustomArbForMiteIoLikePortOnResInterface' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForMiteIoLikePortOnResInterface.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_5' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForMiteIoLikePortOnResInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_5' (137#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForMiteIoLikePortOnResInterface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CustomArbForMiteIoLikePortOnResInterface' (138#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/CustomArbForMiteIoLikePortOnResInterface.vhd:91]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_72' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_72' (139#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2' (140#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2.vhd:113]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_139' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_139' (141#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'TheWindow' (142#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/TheWindow.vhd:335]
INFO: [Synth 8-637] synthesizing blackbox instance 'PXIe6592R_FixedLogicx' of component 'PXIe6592R_FixedLogic' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'PXIe659XR_PoscROM' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_PoscROM.vhd:101]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: report statement [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PkgPosc.vhd:240]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_132' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_PoscROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_132' (143#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_PoscROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PXIe659XR_PoscROM' (144#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_PoscROM.vhd:101]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:17333' bound to instance 'PxiTrigIoBuf' of component 'IOBUF' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1930]
INFO: [Synth 8-3491] module 'IBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:14160' bound to instance 'LoopbackInBuf' of component 'IBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:1993]
INFO: [Synth 8-3491] module 'OBUFDS' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:21923' bound to instance 'LoopbackOutBuf' of component 'OBUFDS' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:2003]
INFO: [Synth 8-3491] module 'LUT6' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316' bound to instance 'GpioOutEnMux0' of component 'Lut6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:2047]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (145#1) [C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-3491] module 'LUT6' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316' bound to instance 'GpioOutEnMux1' of component 'Lut6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:2066]
INFO: [Synth 8-3491] module 'LUT6' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316' bound to instance 'GpioOutEnMux2' of component 'Lut6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:2085]
INFO: [Synth 8-3491] module 'LUT6' declared at 'C:/NIFPGA/programs/Vivado2015_4/scripts/rt/data/unisim_comp.v:20316' bound to instance 'GpioOutEnMux3' of component 'Lut6' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:2104]
INFO: [Synth 8-638] synthesizing module 'NiFpgaEnableLogic_131' [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NiFpgaEnableLogic_131' (146#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PXIe6592R_Top_Gen2x8' (147#1) [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.vhd:335]
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aConfigAddrValid_n driven by constant 0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aConfigRs[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aConfigRs[0]
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aConfigWp_n driven by constant 1
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigOutEn_n driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aSi5368FSyncAlign driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcAssert driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcDeassert driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcEn driven by constant 1
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port TdcAssertClkOut driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port TdcAssertClkOut_n driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aUnexpPulseJitter_n driven by constant 0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSi5338_Intr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:05:51 . Memory (MB): peak = 402.484 ; gain = 230.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [127] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [126] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [125] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [124] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [123] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [122] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [121] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [120] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [119] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [118] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [117] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [116] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [115] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [114] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [113] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [112] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [111] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [110] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [109] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [108] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [107] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [106] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [105] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [104] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [103] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [102] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [101] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [100] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [99] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [98] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [97] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [96] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [95] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [94] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [93] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [92] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [91] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [90] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [89] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [88] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [87] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [86] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [85] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [84] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [83] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [82] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [81] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [80] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [79] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [78] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [77] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [76] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [75] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [74] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [73] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [72] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [71] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [70] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [69] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [68] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [67] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [66] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [65] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [64] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [63] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [62] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [61] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [60] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [59] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [58] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [57] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [56] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [55] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [54] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [53] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [52] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [51] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [50] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [49] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [48] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [47] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [46] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [45] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [44] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [43] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [42] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [41] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [40] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [39] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [38] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [37] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [36] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [35] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [34] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [33] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [32] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [31] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [30] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [29] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
WARNING: [Synth 8-3295] tying undriven pin DmaPortCommIfcSinkDataControlx:\bInputDataFromSinkStreamArray[0][Data] [28] to constant 0 [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/DmaPortFixedDmaCommunicationInterface.vhd:1122]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:05:53 . Memory (MB): peak = 402.484 ; gain = 230.090
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k410tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:583]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/S*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:595]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:597]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:597]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:602]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:602]
WARNING: [Vivado 12-646] clock 'clk_125mhz_mux' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:607]
WARNING: [Vivado 12-646] clock 'clk_250mhz_mux' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:607]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLPHYLNKUPN*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:614]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/G2PcieX8K7Hipx/U0/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLRECEIVEDHOTRST*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:615]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/sUserResetQ_reg*/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:620]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:639]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iLclStoredData*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:640]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*ODataFlop/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:641]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:642]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:643]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggleToReady*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:644]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:645]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:646]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iReset*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:647]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:648]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iLclStoredData*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:649]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*ODataFlop*/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:650]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:651]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:652]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggleToReady*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:653]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:654]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:655]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iReset*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:656]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/DmaPortBIMx/LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:657]
WARNING: [Vivado 12-508] No pins matched 'PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_ddr3_infrastructure/plle2_i/CLKIN1'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:760]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/UnknownClk_BUFG/O'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:776]
WARNING: [Vivado 12-508] No pins matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/pipe_clock_i/mmcm_i/CLKOUT3'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:779]
INFO: [Timing 38-2] Deriving generated clocks [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:908]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/I2cBusIntfx/I2cMasterBlock.I2cMasterTopx/I2cSclDriverx/aSclOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:970]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/I2cBusIntfx/I2cMasterBlock.I2cMasterTopx/I2cSclDriverx/aSclOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:975]
WARNING: [Vivado 12-646] clock 'I2cScl' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1002]
WARNING: [Vivado 12-646] clock 'I2cScl' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1006]
WARNING: [Vivado 12-646] clock 'I2cScl' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1030]
WARNING: [Vivado 12-646] clock 'I2cScl' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1034]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/Si5368Intfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1084]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/Si5368Intfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1089]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1125]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1129]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1158]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1162]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1194]
WARNING: [Vivado 12-646] clock 'Si5368SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1198]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1250]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/SpiBusIntfx/SpiBlk.SpiShiftx/fSClkOut_reg/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1255]
WARNING: [Vivado 12-646] clock 'AD5620SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1284]
WARNING: [Vivado 12-646] clock 'AD5620SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1288]
WARNING: [Vivado 12-646] clock 'AD5620SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1317]
WARNING: [Vivado 12-646] clock 'AD5620SpiClk' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1321]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/JtagProgrammerx/JtagTclkFlop/GenFlops*.DFlopx/GenClr.ClearFDCPEx/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1354]
WARNING: [Vivado 12-508] No pins matched 'PXIe6592R_FixedLogicx/JtagProgrammerx/JtagTclkFlop/GenFlops*.DFlopx/GenClr.ClearFDCPEx/Q'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1359]
WARNING: [Vivado 12-646] clock 'JtagTck' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1380]
WARNING: [Vivado 12-646] clock 'JtagTck' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1381]
WARNING: [Vivado 12-627] No clocks matched 'JtagTck'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1397]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1397]
WARNING: [Vivado 12-627] No clocks matched 'JtagTck'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1398]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1398]
WARNING: [Vivado 12-646] clock 'JtagTck' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1400]
WARNING: [Vivado 12-646] clock 'JtagTck' not found. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1401]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/*/HBx/*iReset_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1436]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iLclStoredData*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1437]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*ODataFlop/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1438]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1439]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1440]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggleToReady*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1441]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1442]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1443]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iReset*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1444]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortInHandshake/HBx/*iRdyPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1445]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iLclStoredData*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1446]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*ODataFlop*/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1447]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1448]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1449]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggleToReady*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1450]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1451]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1452]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iReset*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1453]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/RegisterInterface.LvFpgaRegPortClockCrossingx/RegPortOutHandshake/HBx/*iRdyPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1454]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/iDlySigx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1469]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/oSig_msx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1470]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/HoldoffSynch/DoubleSyncBasex/oSigx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1471]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/iDlySigx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1473]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/oSig_msx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1474]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/CryptoTopx/KillSynch/DoubleSyncBasex/oSigx/cLclQ*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1475]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/iHoldSigInx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1599]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/oHoldSigIn_msx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1600]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/oLocalSigOutCEx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1601]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/DmaAccess/PulseSyncBaseRSDx/iSigOut_msx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1602]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/PXIe659XR_XADCx/*cDeviceTemperature*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1611]
WARNING: [Vivado 12-180] No cells matched 'PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1612]
WARNING: [Vivado 12-180] No cells matched 'PXIe659XR_DRAMx/u_PXIe659XR_DRAM_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1620]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/PXIe659XR_DebugRegsx/bDramPhyInitDone_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1621]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/bReset*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1630]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uUnknownClkCount*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1631]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uEnableCountD1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1632]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/uRequestPush*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1633]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSigx/*FDCPEx*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1634]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/iDlySigx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1635]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/EnableCountDS/DoubleSyncBasex/DoubleSyncAsyncInBasex/oSig_msx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1636]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iReset_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1637]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*oPushToggleToReady*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1638]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1639]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iLclStoredData*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1640]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*ODataFlop/GenFlops[*].DFlopx/*FDCPEx'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1641]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1642]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1643]
WARNING: [Vivado 12-180] No cells matched 'PXIe6592R_FixedLogicx/FrequencyCounterIntfx/FrequencyCounterx/UnknownCountHS/HBx/*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1644]
WARNING: [Vivado 12-180] No cells matched 'G2X8ChinchWithDmaPortBim128x/Gen2X8_Kintex7XilinxCoreDmaPortInternalx/GenericConfigPortx/RegisterInterface.cGpioInput_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1663]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1832]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkIn.iPushTogglex*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1833]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkIn.i*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1834]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.o*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1835]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1836]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/Blk*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1837]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/Blk*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1838]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkIn.iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1839]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1840]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1841]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1842]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/*iRdyPushToggle_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1843]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/*iRdyPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1844]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c1*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1845]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1846]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c1*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1847]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1848]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c2*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1849]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset*c2*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1850]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c2*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1851]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzToInterface/BlkOut.SyncOReset*c2*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1852]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c1ResetFastLclx*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1853]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkIn.iPushTogglex*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1854]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkIn.i*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1855]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkOut.o*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1856]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c2ResetFe_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1857]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/Blk*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1858]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/Blk*_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1859]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkIn.iPushToggle*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1860]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/BlkOut.oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1861]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/*oPushToggle0_ms*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1862]
WARNING: [Vivado 12-180] No cells matched '*Clk40Derived5x2B00MHzFromInterface/*oPushToggle1*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1863]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:1863]
WARNING: [Vivado 12-507] No nets matched '*DiagramResetx*aDiagramResetLoc*'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:2068]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */DQSFOUND} -of [get_cells -hier -filter {REF_NAME == PHASER_IN_PHY}]'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:2881]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:2883]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]'. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc:2884]
Finished Parsing XDC File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PXIe6592R_Top_Gen2x8_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_Top_Gen2x8.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PXIe6592R_Top_Gen2x8_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PXIe6592R_Top_Gen2x8_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 12 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  MMCM_ADV => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.938 . Memory (MB): peak = 817.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:11:01 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:11:01 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:11:02 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rPllLockedLcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rGatedBaseClksValidLcl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rSafeToEnableGatedClksCnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rBaseClocksValidInt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rTimerExpired" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'EnableOut.iEoState_reg' in module 'TimedLoopDomainCrosser'
INFO: [Synth 8-5544] ROM "rTimerExpired" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aChinchReset_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bChinchRstCounter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
waitingforloopenableoutassertion |                               00 |                               00
pushenableouttooutsidedomain |                               01 |                               01
waitingforloopenableoutdeassertion |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'EnableOut.iEoState_reg' using encoding 'sequential' in module 'TimedLoopDomainCrosser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:11:30 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:39 ; elapsed = 00:11:30 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rTimerExpired" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sync100Capturex/rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Sync100Capturex/rPllLockedLcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PXIeK7TimingEnginex/rLockedFilterCount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PXIeK7TimingEnginex/rBaseClocksValidInt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bChinchRstCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aChinchReset_n" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxp[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxp[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxp[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxp[0]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxn[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxn[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxn[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtTxn[0]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_Tx_Disable
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_RS0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_RS1
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_Tx_Disable
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_RS0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_RS1
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_Tx_Disable
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_RS0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_RS1
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_Tx_Disable
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_RS0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_RS1
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aConfigAddrValid_n driven by constant 0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aConfigRs[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aConfigRs[0]
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aConfigWp_n driven by constant 1
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[7] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[6] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[5] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[4] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[3] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[2] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[1] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigDir[0] driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aPxiTrigOutEn_n driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aSi5368FSyncAlign driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcAssert driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcDeassert driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aTdcEn driven by constant 1
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port TdcAssertClkOut driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port TdcAssertClkOut_n driven by constant 0
WARNING: [Synth 8-3917] design PXIe6592R_Top_Gen2x8 has port aUnexpPulseJitter_n driven by constant 0
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioOut[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioOut[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioOut[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioOut[0]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_SCL
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_SDA
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_SCL
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_SDA
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_SCL
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_SDA
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_SCL
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_SDA
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port MgtRefClk0p
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port MgtRefClk0n
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port MgtRefClk1p
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port MgtRefClk1n
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port Si570Clkp
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port Si570Clkn
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxp[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxp[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxp[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxp[0]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxn[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxn[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxn[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aMgtRxn[0]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_Tx_Fault
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_Mod_ABS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort0_Rx_LOS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_Tx_Fault
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_Mod_ABS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort1_Rx_LOS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_Tx_Fault
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_Mod_ABS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort2_Rx_LOS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_Tx_Fault
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_Mod_ABS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPort3_Rx_LOS
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aPxiStar
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSi5338_Intr
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioIn[3]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioIn[2]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioIn[1]
WARNING: [Synth 8-3331] design PXIe6592R_Top_Gen2x8 has unconnected port aSeGpioIn[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:11:32 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:40 ; elapsed = 00:11:32 . Memory (MB): peak = 817.668 ; gain = 645.273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\DiagramResetx/DiagramResetFSM.rInternalClksValidLoc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\ViControlx/EnableOutBlk.tDiagramEnableOutReg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\ViControlx/GatedClkStartupErrBlk.rGatedClkStartupErr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/iIrqEnableInDly_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/iPushIrqNumState_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PXIe6592RWindow/theVI /\ViControlx/EnableInBlk.rEnableClksForViRunLoc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[2][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[1][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[3][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[4][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[5][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[6][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[7][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[8][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[9][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[10][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[11][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[12][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[13][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[14][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[15][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[16][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[17][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[18][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[19][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[20][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[21][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[22][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[23][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[24][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[25][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[26][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[27][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[28][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[29][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[30][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[31][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[0][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortInputDataToDmaDelayx/cDataShiftReg_reg[1][Data][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[2][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[1][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[3][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[4][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[5][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[6][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[7][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[8][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[9][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[10][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[11][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[12][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[13][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[14][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[15][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[16][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[17][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[18][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[19][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[20][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[21][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[22][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[23][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[24][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[25][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[26][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[27][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[28][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[29][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[30][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[31][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[0][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortInputDataToDmaDelayx/cDataShiftReg_reg[1][Data][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[2][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[1][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[3][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[4][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[5][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[6][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[7][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[8][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[9][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[10][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[11][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[12][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[13][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[14][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[15][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[16][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[17][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[18][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[19][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[20][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[21][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[22][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[23][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[24][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[25][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[26][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[27][Data][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DmaPortCommunicationInterfacex/DmaPortFixedDmaCommunicationInterfacex/DmaPortCommIfcInputDataControlx /\bSelectedInputDataToDmaArray_reg[28][Data][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\Sync100Capturex/Sync100IobCapture.Sync100IobFlop ) is unused and will be removed from module PXIe6592R_Top_Gen2x8.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][127] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][126] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][125] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][124] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][123] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][122] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][121] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][120] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][119] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][118] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][117] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][116] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][115] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][114] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][113] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][112] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][111] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][110] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][109] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][108] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][107] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][106] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][105] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][104] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][103] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][102] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][101] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][100] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][99] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][98] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][97] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][96] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][95] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][94] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][93] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][92] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][91] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][90] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][89] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][88] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][87] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][86] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][85] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][84] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][83] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][82] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][81] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][80] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][79] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][78] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][77] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][76] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][75] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][74] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][73] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][72] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][71] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][70] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][69] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][68] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][67] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][66] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][65] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][64] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][63] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][62] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][61] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][60] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][59] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][58] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][57] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][56] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][55] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][54] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][53] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][52] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][51] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][50] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][49] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][48] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][47] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][46] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][45] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][44] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][43] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][42] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][41] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][40] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][39] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][38] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][37] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][36] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][35] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][34] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][33] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][32] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][31] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][30] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
WARNING: [Synth 8-3332] Sequential element (\bSelectedInputDataToDmaArray_reg[1][Data][29] ) is unused and will be removed from module DmaPortCommIfcInputDataControl.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:11:40 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:48 ; elapsed = 00:11:40 . Memory (MB): peak = 817.668 ; gain = 645.273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:11:53 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:11:53 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:12:01 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:12:01 . Memory (MB): peak = 817.668 ; gain = 645.273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:05 ; elapsed = 00:12:01 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:06 ; elapsed = 00:12:02 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:06 ; elapsed = 00:12:02 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:06 ; elapsed = 00:12:02 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |PXIe659XR_DRAM              |         1|
|2     |G2X8ChinchWithDmaPortBim128 |         1|
|3     |d_microblaze_wrapper        |         1|
|4     |PXIe6592R_FixedLogic        |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |G2X8ChinchWithDmaPortBim128_bbox |     1|
|2     |PXIe6592R_FixedLogic_bbox        |     1|
|3     |PXIe659XR_DRAM_bbox              |     1|
|4     |d_microblaze_wrapper_bbox        |     1|
|5     |BUFG                             |     9|
|6     |BUFGCTRL                         |     1|
|7     |CARRY4                           |     6|
|8     |LUT1                             |    59|
|9     |LUT2                             |    86|
|10    |LUT3                             |   204|
|11    |LUT4                             |   112|
|12    |LUT5                             |   142|
|13    |LUT6                             |   255|
|14    |MMCM_ADV                         |     1|
|15    |MUXF7                            |    13|
|16    |PLLE2_ADV                        |     1|
|17    |PLLE2_ADV_1                      |     1|
|18    |SRLC32E                          |     2|
|19    |FDCE                             |  1454|
|20    |FDCE_1                           |     6|
|21    |FDPE                             |    20|
|22    |FDRE                             |   134|
|23    |FDSE                             |    13|
|24    |IBUF                             |    49|
|25    |IBUFDS                           |     5|
|26    |IBUFGDS                          |     2|
|27    |IOBUF                            |    27|
|28    |OBUF                             |   112|
|29    |OBUFDS                           |     3|
|30    |OBUFT                            |    62|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:06 ; elapsed = 00:12:02 . Memory (MB): peak = 817.668 ; gain = 645.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6185 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:04:29 . Memory (MB): peak = 817.668 ; gain = 186.438
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:12:03 . Memory (MB): peak = 817.668 ; gain = 645.273
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_DRAM.edf]
Finished Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe659XR_DRAM.edf]
Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/G2X8ChinchWithDmaPortBim128.edf]
Finished Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/G2X8ChinchWithDmaPortBim128.edf]
Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_FixedLogic.edf]
Finished Parsing EDIF File [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/PXIe6592R_FixedLogic.edf]
INFO: [Netlist 29-17] Analyzing 5950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4_AR64601_AR63880_AR63479_AR62969_(AR63524_AR64594)
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, G2X8ChinchWithDmaPortBim128x/RefClk100n_IBUF_inst, from the path connected to top-level port: RefClk100n 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, G2X8ChinchWithDmaPortBim128x/RefClk100p_IBUF_inst, from the path connected to top-level port: RefClk100p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_cke_OBUF[0]_inst, from the path connected to top-level port: ddr3_cke[0] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_odt_OBUF[0]_inst, from the path connected to top-level port: ddr3_odt[0] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[0]_inst, from the path connected to top-level port: ddr3_addr[0] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[10]_inst, from the path connected to top-level port: ddr3_addr[10] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[11]_inst, from the path connected to top-level port: ddr3_addr[11] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[12]_inst, from the path connected to top-level port: ddr3_addr[12] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[13]_inst, from the path connected to top-level port: ddr3_addr[13] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[14]_inst, from the path connected to top-level port: ddr3_addr[14] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[1]_inst, from the path connected to top-level port: ddr3_addr[1] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[2]_inst, from the path connected to top-level port: ddr3_addr[2] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[3]_inst, from the path connected to top-level port: ddr3_addr[3] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[4]_inst, from the path connected to top-level port: ddr3_addr[4] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[5]_inst, from the path connected to top-level port: ddr3_addr[5] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[6]_inst, from the path connected to top-level port: ddr3_addr[6] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[7]_inst, from the path connected to top-level port: ddr3_addr[7] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[8]_inst, from the path connected to top-level port: ddr3_addr[8] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_addr_OBUF[9]_inst, from the path connected to top-level port: ddr3_addr[9] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_ba_OBUF[0]_inst, from the path connected to top-level port: ddr3_ba[0] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_ba_OBUF[1]_inst, from the path connected to top-level port: ddr3_ba[1] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_ba_OBUF[2]_inst, from the path connected to top-level port: ddr3_ba[2] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_cs_n_OBUF[0]_inst, from the path connected to top-level port: ddr3_cs_n[0] 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_reset_n_OBUF_inst, from the path connected to top-level port: ddr3_reset_n 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_cas_n_OBUF_inst, from the path connected to top-level port: ddr3_cas_n 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_ras_n_OBUF_inst, from the path connected to top-level port: ddr3_ras_n 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-36] Removing redundant OBUF, ddr3_we_n_OBUF_inst, from the path connected to top-level port: ddr3_we_n 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X8ChinchWithDmaPortBim128x/RefClk100n' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/G2X8ChinchWithDmaPortBim128.edf:2512686]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'G2X8ChinchWithDmaPortBim128x/RefClk100p' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [Z:/work/git/LabVIEW_Fpga/06_MicroBlaze/03_MicroBlaze_AXI_Stream/ProjectExportForVivado/AXI_Stream/NIProtectedFiles/G2X8ChinchWithDmaPortBim128.edf:2512679]
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/n_bushold/Clk40Derived5x2B00MHzCrossing.Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/n_bushold/Clk40Derived5x2B00MHzCrossing.Clk40Derived5x2B00MHzFromInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/n_bushold/Clk40Derived5x2B00MHzCrossing.Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/n_bushold/Clk40Derived5x2B00MHzCrossing.Clk40Derived5x2B00MHzToInterface/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandshakeIrqNum/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandshakeIrqNum/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/n_Interface/IrqBlk.GenerateIrqComponent[0].DmaPortCommIfcLvFpgaIrqx/HandShakeIrqAck/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/ViControlx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PXIe6592RWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/c2ResetFe_msx/DFlopFallingEdgex/GenClr.ClearFDCPEx and PXIe6592RWindow/theVI/DiagramResetx/HostWtAccessBlk.BusClkToReliableClkHS/ClockDomainCrossing.BusClkToReliableClkHS/BlkOut.SyncIReset/SpeedUpWithFeFlopGen.SyncToClk2REfromFE/DFlopx/GenClr.ClearFDCPEx are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3475 instances were transformed.
  FDCE_1 => FDCE (inverted pins: C): 6 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 27 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  MMCM_ADV => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 431 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2932 instances

INFO: [Common 17-83] Releasing license: Synthesis
963 Infos, 647 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:12:57 . Memory (MB): peak = 1022.367 ; gain = 833.688
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:03:42 . Memory (MB): peak = 1042.160 ; gain = 19.793
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1042.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 06:19:07 2017...
