<!DOCTYPE HTML>
<!--
	Massively by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Mohd Shahedur Rahman Portfolio</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
		<noscript><link rel="stylesheet" href="assets/css/noscript.css" /></noscript>
	</head>
	<body class="is-preload">

		<!-- Wrapper -->
			<div id="wrapper" class="fade-in">

				<!-- Intro -->
					<div id="intro">
						</header>
							<a href="#" class="image main"><img src="images/pic20.jpg" alt="Profile" class="circle-img" /></a>						
						<h1>Mohd Shahedur Rahman<br />
						</h1>
						<p>My expertise lies in ASIC design (RTL-to-GDSII) and production engineering, combining semiconductor and PCB design knowledge with real-world industrial manufacturing experience. <a href="https://github.com/Shahed-ur-Rahman">@Shahed</a> <!--for <a href="https://html5up.net">HTML5 UP>--> </a><br />
						
						<h2 class="skills-title">Skills</h2>
				<!-- Skills Section goes here -->
						
    				<div class="skills-badges">
        				<span class="skill-badge matlab">Matlab & Simulink</span>
        				<span class="skill-badge cadence">Cadence Innovus & Genus </span>
        				<span class="skill-badge python">Python (Basics)</span>
        				<span class="skill-badge verilog">Verilog,System-verilog(Basics)</span>
        				<span class="skill-badge openroad">OpenROAD</span>
        				<span class="skill-badge vivado">Chipyard</span>
        				<span class="skill-badge shell">Shell Scripting</span>
        				<span class="skill-badge pcb">Kicad,Altium</span>
						<span class="skill-badge HTML">HTML,CSS(Basics)</span>
						<span class="skill-badge cadence">MES & Oracle ERP </span>
						<span class="skill-badge python">Microsoft Office</span>
						<span class="skill-badge openroad">Comsol Multiphysics</span>
						<span class="skill-badge shell">Linux</span>
						<span class="skill-badge matlab">Graphics Design</span>
						<span class="skill-badge cadence">TCL Scripting</span>
        				       				
        				
    				</div>
						<!--<a href="https://html5up.net/license">Creative Commons license</a>--></p>
						<ul class="actions">
							<li><a href="#header" class="button icon solid solo fa-arrow-down scrolly">Continue</a></li>
						</ul>
					</div>
					
				<!-- Header -->
					<header id="header">
						<a href="index.html" class="logo">Portfolio</a>
					</header>
				 			
					
				<!-- Nav -->
					<nav id="nav">
						<ul class="links">
							<li class="active"><a href="index.html">Projects</a></li>
							<li><a href="generic.html">Experience</a></li>
							<li><a href="elements.html">Certification</a></li>
						</ul>
						<ul class="icons">
							<li><a href="#" class="icon brands fa-linkedin"><span class="label">LinkedIn</span></a></li>
							<li><a href="#" class="icon brands fa-facebook-f"><span class="label">Facebook</span></a></li>
							<li><a href="#" class="icon brands fa-instagram"><span class="label">Instagram</span></a></li>
							<li><a href="#" class="icon brands fa-github"><span class="label">GitHub</span></a></li>
						</ul>
					</nav>
				
				<!-- Main -->
<!-- Main -->
<div id="main">

    <!-- Experience Blocks -->
    <!--<div class="carousel">
        <div class="carousel-track" >
            <article class="exp">
                <h3>ASIC Design Engineer</h3>
                <small>Company A &mdash; 2021-2024</small>
                <span class="badge">RTL-to-GDSII</span>
                <p>Worked on advanced ASIC design flows, tape-out, and verification for high-performance chips.</p>
            </article>
            <article class="exp">
                <h3>Production Engineer</h3>
                <small>Company B &mdash; 2018-2021</small>
                <span class="badge">PCB &amp; Manufacturing</span>
                <p>Managed PCB design, prototyping, and industrial manufacturing processes for electronics products.</p>
            </article>
            <article class="exp">
                <h3>Semiconductor Specialist</h3>
                <small>Company C &mdash; 2015-2018</small>
                <span class="badge">Process &amp; QA</span>
                <p>Led process optimization and quality assurance for semiconductor fabrication and assembly.</p>
            </article>
        </div>
    </div> -->

	
    <!-- Featured Post -->
    <article class="post featured">
        <header class="major">
		 
		    <span class="date">July 15, 2025</span>
            <h2><a href="#">RTL-to-GDSII<br />
            LARGE BOOM</a></h2>
            <p>The Berkeley Out-of-Order Machine (BOOM) core is a high-performance, out-of-order RISC-V processor widely used in research and industry for advanced microarchitectural exploration. Unlike simpler in-order cores such as Ibex, BOOM introduces superscalar, speculative execution, and pipeline complexity, making its RTL-to-GDSII implementation a challenging but essential exercise in modern ASIC design.

			In this project, I performed the complete physical design flow for the BOOM core, starting from RTL generated using Chipyard to a final layout (GDSII). The work involved logic synthesis, floorplanning, placement, clock tree synthesis (CTS), routing, and static timing analysis (STA) to ensure the design met performance targets.

			Since BOOM is a large and complex design with multiple execution units, register files, and memory hierarchies, the physical design process required careful optimization of macro placement, timing constraints, and clock distribution. Special emphasis was placed on timing closure, since deep pipelines and long combinational paths pose challenges in meeting high-frequency requirements.

			The outcome of this work demonstrates the feasibility of mapping a large open-source RISC-V out-of-order core onto a 40nm/45nm process technology, achieving positive slack and target frequency closure. This validates both the scalability of BOOM in ASIC implementation and the effectiveness of systematic physical design methodologies in handling complex cores.</p>
        </header>
        <a href="#" class="image main images-row"> <img src="images/pic11.png" alt="" /> <img src="images/pic12.png" alt="" /></a>
        <ul class="actions special">
            <li><a href="https://github.com/Shahed-ur-Rahman/Boom"  class="button large">Project Details</a></li>
				 
        </ul>
    </article>
<!-- ...existing code... -->

						<!-- Posts -->
							<section class="posts">
								<article>
									<header>
										<span class="date">April 24, 2025</span>
										<h2><a href="#">RTL to GDSII <br />
										A2O Core</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic13.png" alt="" /></a>
									<p>The A2O core, an open-source, multi-threaded, out-of-order POWER ISA processor from the OpenPOWER Foundation, is a complex design featuring multiple execution units, a high-bandwidth memory subsystem, and advanced branch prediction. Its scale and architectural depth make it a strong candidate for research into physical design methodologies.

										In this project, I carried out a full RTL-to-GDSII implementation of the A2O core, focusing on optimizing the flow for such a large design. To accelerate synthesis and place-and-route, the core was partitioned into macro-based IP blocks (e.g., Instruction Unit Queue, Load Queue, Register File, and Execution Units). Each macro was synthesized independently, characterized with LEF/Lib views, and then integrated into the top-level design. This modular approach significantly improved runtime and enabled efficient handling of large hierarchical structures.

										The physical design flow included logic synthesis, floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and static timing analysis (STA). Special attention was paid to timing closure, macro placement, and routing congestion management. The final implementation achieved positive slack and target frequency closure, demonstrating that large, industry-scale cores such as A2O can be effectively implemented on open-source PDKs with careful hierarchical planning.

										This work highlights both the challenges and solutions in handling large-scale processor designs, showing how macro-based hierarchical flows can make complex ASIC implementations tractable and time-efficient.</p>
									<ul class="actions special">
										<li><a href="https://github.com/Shahed-ur-Rahman/A2O-Core" class="button">Project Details</a></li>
									</ul>
								</article>
								<article>
									<header>
										<span class="date">march 2, 2025</span>
										<h2><a href="#">RTL to GDSII<br />
										Ibex core</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic14.png" alt="" /></a>
									<p>The Ibex core, developed under the OpenHW Group, is a small, 32-bit in-order RISC-V CPU designed for area and power efficiency. Its simplicity, configurability, and compact design make it ideal for IoT, embedded systems, and academic research.

										In this project, I implemented the complete RTL-to-GDSII flow for the Ibex core, starting from synthesizable Verilog RTL through to post-layout timing-closed GDSII. The flow covered logic synthesis, floorplanning, placement, clock tree synthesis (CTS), routing, and static timing analysis (STA). Due to the relatively small footprint of the Ibex core compared to larger out-of-order processors, a flat physical design methodology was sufficient, enabling faster synthesis and easier timing closure.

										The final design achieved positive slack and frequency closure, validating that open-source RISC-V cores such as Ibex can be efficiently brought to silicon using standard ASIC physical design flows. This work also provided an important baseline for comparing small-scale, low-power designs with larger and more complex cores (e.g., A2O and BOOM) in terms of runtime, congestion, timing closure, and frequency targets.</p>
									<ul class="actions special">
										<li><a href="https://github.com/Shahed-ur-Rahman/Ibex-Core" class="button">Project Details</a></li>
									</ul>
								</article>
								<article>
									<header>
										<span class="date">August 18, 2025</span>
										<h2><a href="#">Personal Portfolio <br />
										Website</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic15.png" alt="" /></a>
									<p>This project showcases the development of my personal portfolio website, designed and implemented using HTML and CSS. The goal of the website is to provide a professional online presence, where I present my academic background, technical skills, and projects, including RTL-to-GDSII implementations of Ibex, A2O, and BOOM cores.

									The design emphasizes simplicity, responsiveness, and clarity. Using semantic HTML5 ensures a clean structure, while modern CSS styling techniques provide an intuitive and visually appealing user experience. The site layout is organized to highlight key sections such as About Me, Projects, Resume, and Contact Information, making navigation easy and efficient.

									Through this project, I gained experience in front-end web development, focusing on layout design, styling principles, typography, and responsive design. This portfolio serves as both a technical demonstration of my web development skills and a central platform for showcasing my work in VLSI design and computer architecture research.</p>
									<ul class="actions special">
										<li><a href="#" class="button">Full Story</a></li>
									</ul>
								</article>
								<article>
									<header>
										<span class="date">December 22, 2017</span>
										<h2><a href="#">PV solar cell<br />
										efficiency</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic16.png" alt="" /></a>
									<p>Solar Energy is the most convenient and efficient form of energy. The main advantage of this system is that the light, the main source of solar energy, coming from the sun is totally free. But a drawback is the most efficient solar cell yet still only converges 46% of the available sunlight to electricity and in general solar cells are (15-20) % efficient. In this paper we have analyzed double exponential model of a solar cell where performances of different semiconductor materials such as silicon (Si), gallium arsenide (GaAs) and germanium (Ge) can be seen like open circuit voltage, short circuit current, fill factor, efficiency of a solar cell to conclude which material is best suited to use to get higher efficiency from a solar cell.</p>
									<ul class="actions special">
										<li><a href="#" class="button">Full Story</a></li>
									</ul>
								</article>
								<!--<article>
									<header>
										<span class="date">April 11, 2017</span>
										<h2><a href="#">Odio magna<br />
										sed consectetur</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic06.jpg" alt="" /></a>
									<p>Donec eget ex magna. Interdum et malesuada fames ac ante ipsum primis in faucibus. Pellentesque venenatis dolor imperdiet dolor mattis sagittis magna etiam.</p>
									<ul class="actions special">
										<li><a href="#" class="button">Full Story</a></li>
									</ul>
								</article>
								<article>
									<header>
										<span class="date">April 7, 2017</span>
										<h2><a href="#">Augue lorem<br />
										primis vestibulum</a></h2>
									</header>
									<a href="#" class="image fit"><img src="images/pic07.jpg" alt="" /></a>
									<p>Donec eget ex magna. Interdum et malesuada fames ac ante ipsum primis in faucibus. Pellentesque venenatis dolor imperdiet dolor mattis sagittis magna etiam.</p>
									<ul class="actions special">
										<li><a href="#" class="button">Full Story</a></li>
									</ul>
								</article> -->
							</section>

						<!-- Footer -->
							<footer>
								<div class="pagination">
									<!--<a href="#" class="previous">Prev</a>-->
									<a href="#" class="page active">1</a>
									<a href="#" class="page">2</a>
									<a href="#" class="page">3</a>
									<span class="extra">&hellip;</span>
									<a href="#" class="page">8</a>
									<a href="#" class="page">9</a>
									<a href="#" class="page">10</a>
									<a href="#" class="next">Next</a>
								</div>
							</footer>

					</div>

				<!-- Footer -->
					<footer id="footer">
						<section>
							<form method="POST" action="https://formspree.io/f/xzzvqwkj">
								<div class="fields">
									<div class="field">
										<label for="name">Name</label>
										<input type="text" name="name" id="name" />
									</div>
									<div class="field">
										<label for="email">Email</label>
										<input type="text" name="email" id="email" />
									</div>
									<div class="field">
										<label for="message">Message</label>
										<textarea name="message" id="message" rows="3"></textarea>
									</div>
								</div>
								<ul class="actions">
									<li><input type="submit" value="Send Message" /></li>
								</ul>
							</form>
						</section>
						<section class="split contact">
							<section class="alt">
								<h3>Address</h3>
								<p>Kasseler Straße<br />
								 28215, Bremen Germany</p>
							</section>
							<section>
								<h3>Phone</h3>
								<p><a href="#">(000) 000-0000</a></p>
							</section>
							<section>
								<h3>Email</h3>
								<p><a href="#">mohd.shahedur.rahman@gmail.com</a></p>
							</section>
							<section>
								<h3>Social</h3>
								<ul class="icons alt">
									<li><a href="#" class="icon brands alt fa-twitter"><span class="label">Twitter</span></a></li>
									<li><a href="#" class="icon brands alt fa-facebook-f"><span class="label">Facebook</span></a></li>
									<li><a href="#" class="icon brands alt fa-instagram"><span class="label">Instagram</span></a></li>
									<li><a href="#" class="icon brands alt fa-github"><span class="label">GitHub</span></a></li>
								</ul>
							</section>
						</section>
					</footer>

				<!-- Copyright -->
					<div id="copyright">
						<ul><li>&copy; Shahed</li><li>Design: <a href="https://html5up.net">Github HTML</a></li></ul>
					</div>

			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrollex.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>

</html>
