// Seed: 3259473371
module module_0 (
    output uwire id_0,
    output tri0 module_0,
    input wor id_2,
    output supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wand id_8,
    input wand id_9,
    output wire id_10,
    output wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17,
    input wire id_18,
    output supply0 id_19,
    input wor id_20,
    output tri0 id_21,
    input tri1 id_22,
    input tri0 id_23,
    input wire id_24,
    input supply0 id_25,
    output tri1 id_26,
    input wand id_27,
    input supply1 id_28,
    input tri1 id_29,
    output wor id_30,
    input supply1 id_31,
    output supply0 id_32,
    output tri0 id_33,
    output supply1 id_34,
    output tri0 id_35
    , id_49,
    input tri id_36,
    output tri id_37,
    input tri1 id_38,
    output tri0 id_39,
    input tri0 id_40,
    input tri id_41,
    input wire id_42,
    output tri0 id_43,
    output tri1 id_44,
    output wire id_45,
    input wand id_46,
    input tri id_47
);
  assign id_39 = id_8;
  final $display(1, id_29);
  wire id_50;
  always @(*) id_39 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5
);
  assign id_2 = id_4 ? id_0 : id_0;
  module_0(
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_4,
      id_0,
      id_2,
      id_5,
      id_1,
      id_3,
      id_2,
      id_0,
      id_5,
      id_5,
      id_0,
      id_1,
      id_4,
      id_4,
      id_4,
      id_2,
      id_5,
      id_1,
      id_1,
      id_2,
      id_1,
      id_3,
      id_2,
      id_5,
      id_1,
      id_0,
      id_3,
      id_5,
      id_1,
      id_2,
      id_1,
      id_0,
      id_3
  );
endmodule
