
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004021f8 <.init>:
  4021f8:	stp	x29, x30, [sp, #-16]!
  4021fc:	mov	x29, sp
  402200:	bl	402970 <ferror@plt+0x60>
  402204:	ldp	x29, x30, [sp], #16
  402208:	ret

Disassembly of section .plt:

0000000000402210 <memcpy@plt-0x20>:
  402210:	stp	x16, x30, [sp, #-16]!
  402214:	adrp	x16, 42f000 <ferror@plt+0x2c6f0>
  402218:	ldr	x17, [x16, #4088]
  40221c:	add	x16, x16, #0xff8
  402220:	br	x17
  402224:	nop
  402228:	nop
  40222c:	nop

0000000000402230 <memcpy@plt>:
  402230:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402234:	ldr	x17, [x16]
  402238:	add	x16, x16, #0x0
  40223c:	br	x17

0000000000402240 <recvmsg@plt>:
  402240:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402244:	ldr	x17, [x16, #8]
  402248:	add	x16, x16, #0x8
  40224c:	br	x17

0000000000402250 <strtoul@plt>:
  402250:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402254:	ldr	x17, [x16, #16]
  402258:	add	x16, x16, #0x10
  40225c:	br	x17

0000000000402260 <strlen@plt>:
  402260:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402264:	ldr	x17, [x16, #24]
  402268:	add	x16, x16, #0x18
  40226c:	br	x17

0000000000402270 <exit@plt>:
  402270:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402274:	ldr	x17, [x16, #32]
  402278:	add	x16, x16, #0x20
  40227c:	br	x17

0000000000402280 <mount@plt>:
  402280:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402284:	ldr	x17, [x16, #40]
  402288:	add	x16, x16, #0x28
  40228c:	br	x17

0000000000402290 <perror@plt>:
  402290:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402294:	ldr	x17, [x16, #48]
  402298:	add	x16, x16, #0x30
  40229c:	br	x17

00000000004022a0 <strtoll@plt>:
  4022a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022a4:	ldr	x17, [x16, #56]
  4022a8:	add	x16, x16, #0x38
  4022ac:	br	x17

00000000004022b0 <strnlen@plt>:
  4022b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022b4:	ldr	x17, [x16, #64]
  4022b8:	add	x16, x16, #0x40
  4022bc:	br	x17

00000000004022c0 <strtod@plt>:
  4022c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022c4:	ldr	x17, [x16, #72]
  4022c8:	add	x16, x16, #0x48
  4022cc:	br	x17

00000000004022d0 <geteuid@plt>:
  4022d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022d4:	ldr	x17, [x16, #80]
  4022d8:	add	x16, x16, #0x50
  4022dc:	br	x17

00000000004022e0 <sethostent@plt>:
  4022e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022e4:	ldr	x17, [x16, #88]
  4022e8:	add	x16, x16, #0x58
  4022ec:	br	x17

00000000004022f0 <bind@plt>:
  4022f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x17, [x16, #96]
  4022f8:	add	x16, x16, #0x60
  4022fc:	br	x17

0000000000402300 <setbuffer@plt>:
  402300:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402304:	ldr	x17, [x16, #104]
  402308:	add	x16, x16, #0x68
  40230c:	br	x17

0000000000402310 <readlink@plt>:
  402310:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402314:	ldr	x17, [x16, #112]
  402318:	add	x16, x16, #0x70
  40231c:	br	x17

0000000000402320 <ftell@plt>:
  402320:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402324:	ldr	x17, [x16, #120]
  402328:	add	x16, x16, #0x78
  40232c:	br	x17

0000000000402330 <sprintf@plt>:
  402330:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402334:	ldr	x17, [x16, #128]
  402338:	add	x16, x16, #0x80
  40233c:	br	x17

0000000000402340 <getuid@plt>:
  402340:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402344:	ldr	x17, [x16, #136]
  402348:	add	x16, x16, #0x88
  40234c:	br	x17

0000000000402350 <putc@plt>:
  402350:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402354:	ldr	x17, [x16, #144]
  402358:	add	x16, x16, #0x90
  40235c:	br	x17

0000000000402360 <opendir@plt>:
  402360:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402364:	ldr	x17, [x16, #152]
  402368:	add	x16, x16, #0x98
  40236c:	br	x17

0000000000402370 <strftime@plt>:
  402370:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402374:	ldr	x17, [x16, #160]
  402378:	add	x16, x16, #0xa0
  40237c:	br	x17

0000000000402380 <fputc@plt>:
  402380:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402384:	ldr	x17, [x16, #168]
  402388:	add	x16, x16, #0xa8
  40238c:	br	x17

0000000000402390 <getprotobyname@plt>:
  402390:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402394:	ldr	x17, [x16, #176]
  402398:	add	x16, x16, #0xb0
  40239c:	br	x17

00000000004023a0 <unshare@plt>:
  4023a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023a4:	ldr	x17, [x16, #184]
  4023a8:	add	x16, x16, #0xb8
  4023ac:	br	x17

00000000004023b0 <snprintf@plt>:
  4023b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023b4:	ldr	x17, [x16, #192]
  4023b8:	add	x16, x16, #0xc0
  4023bc:	br	x17

00000000004023c0 <umount2@plt>:
  4023c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023c4:	ldr	x17, [x16, #200]
  4023c8:	add	x16, x16, #0xc8
  4023cc:	br	x17

00000000004023d0 <fileno@plt>:
  4023d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023d4:	ldr	x17, [x16, #208]
  4023d8:	add	x16, x16, #0xd0
  4023dc:	br	x17

00000000004023e0 <localtime@plt>:
  4023e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023e4:	ldr	x17, [x16, #216]
  4023e8:	add	x16, x16, #0xd8
  4023ec:	br	x17

00000000004023f0 <fclose@plt>:
  4023f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4023f4:	ldr	x17, [x16, #224]
  4023f8:	add	x16, x16, #0xe0
  4023fc:	br	x17

0000000000402400 <time@plt>:
  402400:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402404:	ldr	x17, [x16, #232]
  402408:	add	x16, x16, #0xe8
  40240c:	br	x17

0000000000402410 <malloc@plt>:
  402410:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402414:	ldr	x17, [x16, #240]
  402418:	add	x16, x16, #0xf0
  40241c:	br	x17

0000000000402420 <setsockopt@plt>:
  402420:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402424:	ldr	x17, [x16, #248]
  402428:	add	x16, x16, #0xf8
  40242c:	br	x17

0000000000402430 <popen@plt>:
  402430:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16, #256]
  402438:	add	x16, x16, #0x100
  40243c:	br	x17

0000000000402440 <__isoc99_fscanf@plt>:
  402440:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #264]
  402448:	add	x16, x16, #0x108
  40244c:	br	x17

0000000000402450 <strncmp@plt>:
  402450:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #272]
  402458:	add	x16, x16, #0x110
  40245c:	br	x17

0000000000402460 <__libc_start_main@plt>:
  402460:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #280]
  402468:	add	x16, x16, #0x118
  40246c:	br	x17

0000000000402470 <strcat@plt>:
  402470:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #288]
  402478:	add	x16, x16, #0x120
  40247c:	br	x17

0000000000402480 <if_indextoname@plt>:
  402480:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #296]
  402488:	add	x16, x16, #0x128
  40248c:	br	x17

0000000000402490 <memset@plt>:
  402490:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #304]
  402498:	add	x16, x16, #0x130
  40249c:	br	x17

00000000004024a0 <gettimeofday@plt>:
  4024a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #312]
  4024a8:	add	x16, x16, #0x138
  4024ac:	br	x17

00000000004024b0 <sendmsg@plt>:
  4024b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #320]
  4024b8:	add	x16, x16, #0x140
  4024bc:	br	x17

00000000004024c0 <calloc@plt>:
  4024c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #328]
  4024c8:	add	x16, x16, #0x148
  4024cc:	br	x17

00000000004024d0 <cap_get_flag@plt>:
  4024d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #336]
  4024d8:	add	x16, x16, #0x150
  4024dc:	br	x17

00000000004024e0 <strcasecmp@plt>:
  4024e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #344]
  4024e8:	add	x16, x16, #0x158
  4024ec:	br	x17

00000000004024f0 <realloc@plt>:
  4024f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #352]
  4024f8:	add	x16, x16, #0x160
  4024fc:	br	x17

0000000000402500 <cap_set_proc@plt>:
  402500:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #360]
  402508:	add	x16, x16, #0x168
  40250c:	br	x17

0000000000402510 <strdup@plt>:
  402510:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #368]
  402518:	add	x16, x16, #0x170
  40251c:	br	x17

0000000000402520 <closedir@plt>:
  402520:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #376]
  402528:	add	x16, x16, #0x178
  40252c:	br	x17

0000000000402530 <strerror@plt>:
  402530:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #384]
  402538:	add	x16, x16, #0x180
  40253c:	br	x17

0000000000402540 <close@plt>:
  402540:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #392]
  402548:	add	x16, x16, #0x188
  40254c:	br	x17

0000000000402550 <strrchr@plt>:
  402550:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #400]
  402558:	add	x16, x16, #0x190
  40255c:	br	x17

0000000000402560 <recv@plt>:
  402560:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #408]
  402568:	add	x16, x16, #0x198
  40256c:	br	x17

0000000000402570 <__gmon_start__@plt>:
  402570:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #416]
  402578:	add	x16, x16, #0x1a0
  40257c:	br	x17

0000000000402580 <abort@plt>:
  402580:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #424]
  402588:	add	x16, x16, #0x1a8
  40258c:	br	x17

0000000000402590 <getservbyport@plt>:
  402590:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #432]
  402598:	add	x16, x16, #0x1b0
  40259c:	br	x17

00000000004025a0 <feof@plt>:
  4025a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #440]
  4025a8:	add	x16, x16, #0x1b8
  4025ac:	br	x17

00000000004025b0 <puts@plt>:
  4025b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #448]
  4025b8:	add	x16, x16, #0x1c0
  4025bc:	br	x17

00000000004025c0 <gethostbyname2@plt>:
  4025c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #456]
  4025c8:	add	x16, x16, #0x1c8
  4025cc:	br	x17

00000000004025d0 <memcmp@plt>:
  4025d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #464]
  4025d8:	add	x16, x16, #0x1d0
  4025dc:	br	x17

00000000004025e0 <getopt_long@plt>:
  4025e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #472]
  4025e8:	add	x16, x16, #0x1d8
  4025ec:	br	x17

00000000004025f0 <strcmp@plt>:
  4025f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #480]
  4025f8:	add	x16, x16, #0x1e0
  4025fc:	br	x17

0000000000402600 <__ctype_b_loc@plt>:
  402600:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #488]
  402608:	add	x16, x16, #0x1e8
  40260c:	br	x17

0000000000402610 <strtol@plt>:
  402610:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #496]
  402618:	add	x16, x16, #0x1f0
  40261c:	br	x17

0000000000402620 <cap_get_proc@plt>:
  402620:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #504]
  402628:	add	x16, x16, #0x1f8
  40262c:	br	x17

0000000000402630 <fread@plt>:
  402630:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #512]
  402638:	add	x16, x16, #0x200
  40263c:	br	x17

0000000000402640 <gethostbyaddr@plt>:
  402640:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #520]
  402648:	add	x16, x16, #0x208
  40264c:	br	x17

0000000000402650 <statvfs64@plt>:
  402650:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #528]
  402658:	add	x16, x16, #0x210
  40265c:	br	x17

0000000000402660 <free@plt>:
  402660:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #536]
  402668:	add	x16, x16, #0x218
  40266c:	br	x17

0000000000402670 <inet_pton@plt>:
  402670:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #544]
  402678:	add	x16, x16, #0x220
  40267c:	br	x17

0000000000402680 <readdir64@plt>:
  402680:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #552]
  402688:	add	x16, x16, #0x228
  40268c:	br	x17

0000000000402690 <send@plt>:
  402690:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #560]
  402698:	add	x16, x16, #0x230
  40269c:	br	x17

00000000004026a0 <strspn@plt>:
  4026a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #568]
  4026a8:	add	x16, x16, #0x238
  4026ac:	br	x17

00000000004026b0 <strchr@plt>:
  4026b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #576]
  4026b8:	add	x16, x16, #0x240
  4026bc:	br	x17

00000000004026c0 <strtoull@plt>:
  4026c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #584]
  4026c8:	add	x16, x16, #0x248
  4026cc:	br	x17

00000000004026d0 <fwrite@plt>:
  4026d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #592]
  4026d8:	add	x16, x16, #0x250
  4026dc:	br	x17

00000000004026e0 <fnmatch@plt>:
  4026e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #600]
  4026e8:	add	x16, x16, #0x258
  4026ec:	br	x17

00000000004026f0 <socket@plt>:
  4026f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #608]
  4026f8:	add	x16, x16, #0x260
  4026fc:	br	x17

0000000000402700 <fflush@plt>:
  402700:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #616]
  402708:	add	x16, x16, #0x268
  40270c:	br	x17

0000000000402710 <strcpy@plt>:
  402710:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #624]
  402718:	add	x16, x16, #0x270
  40271c:	br	x17

0000000000402720 <getprotobynumber@plt>:
  402720:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #632]
  402728:	add	x16, x16, #0x278
  40272c:	br	x17

0000000000402730 <fopen64@plt>:
  402730:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #640]
  402738:	add	x16, x16, #0x280
  40273c:	br	x17

0000000000402740 <setns@plt>:
  402740:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #648]
  402748:	add	x16, x16, #0x288
  40274c:	br	x17

0000000000402750 <cap_clear@plt>:
  402750:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #656]
  402758:	add	x16, x16, #0x290
  40275c:	br	x17

0000000000402760 <isatty@plt>:
  402760:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #664]
  402768:	add	x16, x16, #0x298
  40276c:	br	x17

0000000000402770 <sysconf@plt>:
  402770:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #672]
  402778:	add	x16, x16, #0x2a0
  40277c:	br	x17

0000000000402780 <open64@plt>:
  402780:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #680]
  402788:	add	x16, x16, #0x2a8
  40278c:	br	x17

0000000000402790 <asctime@plt>:
  402790:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #688]
  402798:	add	x16, x16, #0x2b0
  40279c:	br	x17

00000000004027a0 <cap_free@plt>:
  4027a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #696]
  4027a8:	add	x16, x16, #0x2b8
  4027ac:	br	x17

00000000004027b0 <setservent@plt>:
  4027b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #704]
  4027b8:	add	x16, x16, #0x2c0
  4027bc:	br	x17

00000000004027c0 <if_nametoindex@plt>:
  4027c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #712]
  4027c8:	add	x16, x16, #0x2c8
  4027cc:	br	x17

00000000004027d0 <strchrnul@plt>:
  4027d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #720]
  4027d8:	add	x16, x16, #0x2d0
  4027dc:	br	x17

00000000004027e0 <strstr@plt>:
  4027e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #728]
  4027e8:	add	x16, x16, #0x2d8
  4027ec:	br	x17

00000000004027f0 <__isoc99_sscanf@plt>:
  4027f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #736]
  4027f8:	add	x16, x16, #0x2e0
  4027fc:	br	x17

0000000000402800 <vsnprintf@plt>:
  402800:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #744]
  402808:	add	x16, x16, #0x2e8
  40280c:	br	x17

0000000000402810 <strncpy@plt>:
  402810:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #752]
  402818:	add	x16, x16, #0x2f0
  40281c:	br	x17

0000000000402820 <pclose@plt>:
  402820:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #760]
  402828:	add	x16, x16, #0x2f8
  40282c:	br	x17

0000000000402830 <strcspn@plt>:
  402830:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #768]
  402838:	add	x16, x16, #0x300
  40283c:	br	x17

0000000000402840 <vfprintf@plt>:
  402840:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #776]
  402848:	add	x16, x16, #0x308
  40284c:	br	x17

0000000000402850 <printf@plt>:
  402850:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #784]
  402858:	add	x16, x16, #0x310
  40285c:	br	x17

0000000000402860 <__assert_fail@plt>:
  402860:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #792]
  402868:	add	x16, x16, #0x318
  40286c:	br	x17

0000000000402870 <__errno_location@plt>:
  402870:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #800]
  402878:	add	x16, x16, #0x320
  40287c:	br	x17

0000000000402880 <getenv@plt>:
  402880:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #808]
  402888:	add	x16, x16, #0x328
  40288c:	br	x17

0000000000402890 <putchar@plt>:
  402890:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #816]
  402898:	add	x16, x16, #0x330
  40289c:	br	x17

00000000004028a0 <__getdelim@plt>:
  4028a0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #824]
  4028a8:	add	x16, x16, #0x338
  4028ac:	br	x17

00000000004028b0 <getsockname@plt>:
  4028b0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #832]
  4028b8:	add	x16, x16, #0x340
  4028bc:	br	x17

00000000004028c0 <getservbyname@plt>:
  4028c0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #840]
  4028c8:	add	x16, x16, #0x348
  4028cc:	br	x17

00000000004028d0 <fprintf@plt>:
  4028d0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #848]
  4028d8:	add	x16, x16, #0x350
  4028dc:	br	x17

00000000004028e0 <fgets@plt>:
  4028e0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #856]
  4028e8:	add	x16, x16, #0x358
  4028ec:	br	x17

00000000004028f0 <inet_ntop@plt>:
  4028f0:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #864]
  4028f8:	add	x16, x16, #0x360
  4028fc:	br	x17

0000000000402900 <ioctl@plt>:
  402900:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #872]
  402908:	add	x16, x16, #0x368
  40290c:	br	x17

0000000000402910 <ferror@plt>:
  402910:	adrp	x16, 430000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #880]
  402918:	add	x16, x16, #0x370
  40291c:	br	x17

Disassembly of section .text:

0000000000402920 <.text>:
  402920:	mov	x29, #0x0                   	// #0
  402924:	mov	x30, #0x0                   	// #0
  402928:	mov	x5, x0
  40292c:	ldr	x1, [sp]
  402930:	add	x2, sp, #0x8
  402934:	mov	x6, sp
  402938:	movz	x0, #0x0, lsl #48
  40293c:	movk	x0, #0x0, lsl #32
  402940:	movk	x0, #0x40, lsl #16
  402944:	movk	x0, #0xa2f8
  402948:	movz	x3, #0x0, lsl #48
  40294c:	movk	x3, #0x0, lsl #32
  402950:	movk	x3, #0x41, lsl #16
  402954:	movk	x3, #0x57f0
  402958:	movz	x4, #0x0, lsl #48
  40295c:	movk	x4, #0x0, lsl #32
  402960:	movk	x4, #0x41, lsl #16
  402964:	movk	x4, #0x5870
  402968:	bl	402460 <__libc_start_main@plt>
  40296c:	bl	402580 <abort@plt>
  402970:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  402974:	ldr	x0, [x0, #4040]
  402978:	cbz	x0, 402980 <ferror@plt+0x70>
  40297c:	b	402570 <__gmon_start__@plt>
  402980:	ret
  402984:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402988:	add	x0, x0, #0xdb8
  40298c:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402990:	add	x1, x1, #0xdb8
  402994:	cmp	x0, x1
  402998:	b.eq	4029cc <ferror@plt+0xbc>  // b.none
  40299c:	stp	x29, x30, [sp, #-32]!
  4029a0:	mov	x29, sp
  4029a4:	adrp	x0, 415000 <ferror@plt+0x126f0>
  4029a8:	ldr	x0, [x0, #2192]
  4029ac:	str	x0, [sp, #24]
  4029b0:	mov	x1, x0
  4029b4:	cbz	x1, 4029c4 <ferror@plt+0xb4>
  4029b8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4029bc:	add	x0, x0, #0xdb8
  4029c0:	blr	x1
  4029c4:	ldp	x29, x30, [sp], #32
  4029c8:	ret
  4029cc:	ret
  4029d0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4029d4:	add	x0, x0, #0xdb8
  4029d8:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4029dc:	add	x1, x1, #0xdb8
  4029e0:	sub	x0, x0, x1
  4029e4:	lsr	x1, x0, #63
  4029e8:	add	x0, x1, x0, asr #3
  4029ec:	cmp	xzr, x0, asr #1
  4029f0:	b.eq	402a28 <ferror@plt+0x118>  // b.none
  4029f4:	stp	x29, x30, [sp, #-32]!
  4029f8:	mov	x29, sp
  4029fc:	asr	x1, x0, #1
  402a00:	adrp	x0, 415000 <ferror@plt+0x126f0>
  402a04:	ldr	x0, [x0, #2200]
  402a08:	str	x0, [sp, #24]
  402a0c:	mov	x2, x0
  402a10:	cbz	x2, 402a20 <ferror@plt+0x110>
  402a14:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402a18:	add	x0, x0, #0xdb8
  402a1c:	blr	x2
  402a20:	ldp	x29, x30, [sp], #32
  402a24:	ret
  402a28:	ret
  402a2c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402a30:	ldrb	w0, [x0, #3552]
  402a34:	cbnz	w0, 402a58 <ferror@plt+0x148>
  402a38:	stp	x29, x30, [sp, #-16]!
  402a3c:	mov	x29, sp
  402a40:	bl	402984 <ferror@plt+0x74>
  402a44:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402a48:	mov	w1, #0x1                   	// #1
  402a4c:	strb	w1, [x0, #3552]
  402a50:	ldp	x29, x30, [sp], #16
  402a54:	ret
  402a58:	ret
  402a5c:	stp	x29, x30, [sp, #-16]!
  402a60:	mov	x29, sp
  402a64:	bl	4029d0 <ferror@plt+0xc0>
  402a68:	ldp	x29, x30, [sp], #16
  402a6c:	ret
  402a70:	sbfiz	x2, x1, #2, #32
  402a74:	add	x2, x2, w1, sxtw
  402a78:	adrp	x3, 417000 <ferror@plt+0x146f0>
  402a7c:	add	x3, x3, #0xff0
  402a80:	add	x2, x3, x2, lsl #3
  402a84:	ldr	w3, [x0, #4]
  402a88:	ldr	w2, [x2, #4]
  402a8c:	orr	w2, w3, w2
  402a90:	str	w2, [x0, #4]
  402a94:	mov	x2, #0x1                   	// #1
  402a98:	lsl	x3, x2, x1
  402a9c:	ldr	x2, [x0, #8]
  402aa0:	orr	x2, x2, x3
  402aa4:	str	x2, [x0, #8]
  402aa8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  402aac:	str	wzr, [x0, #904]
  402ab0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402ab4:	str	w1, [x0, #3560]
  402ab8:	ret
  402abc:	ldr	w2, [x0, #8]
  402ac0:	cmp	w2, #0x1
  402ac4:	b.eq	402aec <ferror@plt+0x1dc>  // b.none
  402ac8:	cmp	w2, #0x2
  402acc:	b.eq	402afc <ferror@plt+0x1ec>  // b.none
  402ad0:	mov	w0, #0x0                   	// #0
  402ad4:	cmp	w2, #0x5
  402ad8:	b.ne	402af8 <ferror@plt+0x1e8>  // b.any
  402adc:	ldr	w0, [x1]
  402ae0:	eor	x0, x0, #0x40
  402ae4:	ubfx	w0, w0, #6, #1
  402ae8:	b	402af8 <ferror@plt+0x1e8>
  402aec:	ldr	w0, [x1]
  402af0:	eor	x0, x0, #0x20
  402af4:	ubfx	w0, w0, #5, #1
  402af8:	ret
  402afc:	ldr	w0, [x1]
  402b00:	eor	x0, x0, #0x10
  402b04:	ubfx	w0, w0, #4, #1
  402b08:	b	402af8 <ferror@plt+0x1e8>
  402b0c:	stp	x29, x30, [sp, #-80]!
  402b10:	mov	x29, sp
  402b14:	mov	w1, #0x0                   	// #0
  402b18:	add	x0, sp, #0x18
  402b1c:	bl	413d48 <ferror@plt+0x11438>
  402b20:	tbnz	w0, #31, 402b48 <ferror@plt+0x238>
  402b24:	add	x0, sp, #0x18
  402b28:	bl	411054 <ferror@plt+0xe744>
  402b2c:	add	x0, sp, #0x18
  402b30:	bl	413b4c <ferror@plt+0x1123c>
  402b34:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  402b38:	mov	w1, #0x1                   	// #1
  402b3c:	str	w1, [x0, #3564]
  402b40:	ldp	x29, x30, [sp], #80
  402b44:	ret
  402b48:	mov	w0, #0x1                   	// #1
  402b4c:	bl	402270 <exit@plt>
  402b50:	stp	x29, x30, [sp, #-48]!
  402b54:	mov	x29, sp
  402b58:	stp	x19, x20, [sp, #16]
  402b5c:	str	x21, [sp, #32]
  402b60:	mov	x20, x1
  402b64:	mov	x21, x2
  402b68:	mov	x19, x3
  402b6c:	mov	w1, #0x3a                  	// #58
  402b70:	bl	4026b0 <strchr@plt>
  402b74:	cbz	x0, 402bc4 <ferror@plt+0x2b4>
  402b78:	add	x0, x0, #0x2
  402b7c:	str	x0, [x20]
  402b80:	mov	w1, #0x3a                  	// #58
  402b84:	bl	4026b0 <strchr@plt>
  402b88:	cbz	x0, 402bcc <ferror@plt+0x2bc>
  402b8c:	strb	wzr, [x0, #5]
  402b90:	add	x0, x0, #0x6
  402b94:	str	x0, [x21]
  402b98:	mov	w1, #0x3a                  	// #58
  402b9c:	bl	4026b0 <strchr@plt>
  402ba0:	cbz	x0, 402bd4 <ferror@plt+0x2c4>
  402ba4:	strb	wzr, [x0, #5]
  402ba8:	add	x0, x0, #0x6
  402bac:	str	x0, [x19]
  402bb0:	mov	w0, #0x0                   	// #0
  402bb4:	ldp	x19, x20, [sp, #16]
  402bb8:	ldr	x21, [sp, #32]
  402bbc:	ldp	x29, x30, [sp], #48
  402bc0:	ret
  402bc4:	mov	w0, #0xffffffff            	// #-1
  402bc8:	b	402bb4 <ferror@plt+0x2a4>
  402bcc:	mov	w0, #0xffffffff            	// #-1
  402bd0:	b	402bb4 <ferror@plt+0x2a4>
  402bd4:	mov	w0, #0xffffffff            	// #-1
  402bd8:	b	402bb4 <ferror@plt+0x2a4>
  402bdc:	sub	sp, sp, #0x790
  402be0:	stp	x29, x30, [sp]
  402be4:	mov	x29, sp
  402be8:	stp	x19, x20, [sp, #16]
  402bec:	stp	x21, x22, [sp, #32]
  402bf0:	str	x23, [sp, #48]
  402bf4:	mov	x19, x0
  402bf8:	mov	x22, x1
  402bfc:	mov	x2, #0x750                 	// #1872
  402c00:	mov	w1, #0x0                   	// #0
  402c04:	add	x0, sp, #0x40
  402c08:	bl	402490 <memset@plt>
  402c0c:	adrp	x0, 415000 <ferror@plt+0x126f0>
  402c10:	add	x0, x0, #0x8a0
  402c14:	str	x0, [sp, #64]
  402c18:	mov	w13, #0x2                   	// #2
  402c1c:	str	w13, [sp, #72]
  402c20:	mov	w12, #0x1                   	// #1
  402c24:	str	w12, [sp, #76]
  402c28:	mov	w10, #0x3                   	// #3
  402c2c:	str	w10, [sp, #84]
  402c30:	mov	w7, #0x5                   	// #5
  402c34:	str	w7, [sp, #88]
  402c38:	mov	w6, #0x4                   	// #4
  402c3c:	str	w6, [sp, #92]
  402c40:	mov	w5, #0x6                   	// #6
  402c44:	str	w5, [sp, #96]
  402c48:	mov	w4, #0x8                   	// #8
  402c4c:	str	w4, [sp, #100]
  402c50:	mov	w3, #0x7                   	// #7
  402c54:	str	w3, [sp, #104]
  402c58:	mov	w9, #0x9                   	// #9
  402c5c:	str	w9, [sp, #108]
  402c60:	mov	w11, #0xa                   	// #10
  402c64:	str	w11, [sp, #112]
  402c68:	mov	w1, #0xb                   	// #11
  402c6c:	str	w1, [sp, #116]
  402c70:	mov	w0, #0xc                   	// #12
  402c74:	str	w0, [sp, #120]
  402c78:	mov	w8, #0xe                   	// #14
  402c7c:	str	w8, [sp, #124]
  402c80:	mov	w2, #0xf                   	// #15
  402c84:	str	w2, [sp, #128]
  402c88:	adrp	x14, 415000 <ferror@plt+0x126f0>
  402c8c:	add	x14, x14, #0x8a8
  402c90:	str	x14, [sp, #136]
  402c94:	str	w13, [sp, #144]
  402c98:	str	w12, [sp, #148]
  402c9c:	str	w11, [sp, #156]
  402ca0:	str	w10, [sp, #160]
  402ca4:	str	w2, [sp, #164]
  402ca8:	adrp	x14, 415000 <ferror@plt+0x126f0>
  402cac:	add	x14, x14, #0x8b0
  402cb0:	str	x14, [sp, #208]
  402cb4:	str	w13, [sp, #216]
  402cb8:	str	w2, [sp, #220]
  402cbc:	adrp	x13, 415000 <ferror@plt+0x126f0>
  402cc0:	add	x13, x13, #0x8b8
  402cc4:	str	x13, [sp, #280]
  402cc8:	str	w12, [sp, #288]
  402ccc:	str	w2, [sp, #292]
  402cd0:	adrp	x12, 415000 <ferror@plt+0x126f0>
  402cd4:	add	x12, x12, #0x8c0
  402cd8:	str	x12, [sp, #352]
  402cdc:	str	w2, [sp, #364]
  402ce0:	adrp	x12, 415000 <ferror@plt+0x126f0>
  402ce4:	add	x12, x12, #0x8c8
  402ce8:	str	x12, [sp, #424]
  402cec:	str	w11, [sp, #432]
  402cf0:	str	w2, [sp, #436]
  402cf4:	adrp	x11, 415000 <ferror@plt+0x126f0>
  402cf8:	add	x11, x11, #0x8d0
  402cfc:	str	x11, [sp, #496]
  402d00:	str	w10, [sp, #504]
  402d04:	str	w2, [sp, #508]
  402d08:	adrp	x10, 415000 <ferror@plt+0x126f0>
  402d0c:	add	x10, x10, #0x8d8
  402d10:	str	x10, [sp, #568]
  402d14:	str	w7, [sp, #576]
  402d18:	str	w6, [sp, #580]
  402d1c:	str	w5, [sp, #584]
  402d20:	str	w2, [sp, #588]
  402d24:	adrp	x10, 415000 <ferror@plt+0x126f0>
  402d28:	add	x10, x10, #0x8e0
  402d2c:	str	x10, [sp, #640]
  402d30:	str	w7, [sp, #648]
  402d34:	str	w2, [sp, #652]
  402d38:	adrp	x10, 415000 <ferror@plt+0x126f0>
  402d3c:	add	x10, x10, #0x8f0
  402d40:	str	x10, [sp, #712]
  402d44:	str	w7, [sp, #720]
  402d48:	str	w2, [sp, #724]
  402d4c:	adrp	x7, 415000 <ferror@plt+0x126f0>
  402d50:	add	x7, x7, #0x8f8
  402d54:	str	x7, [sp, #784]
  402d58:	str	w6, [sp, #792]
  402d5c:	str	w2, [sp, #796]
  402d60:	adrp	x7, 415000 <ferror@plt+0x126f0>
  402d64:	add	x7, x7, #0x908
  402d68:	str	x7, [sp, #856]
  402d6c:	str	w6, [sp, #864]
  402d70:	str	w2, [sp, #868]
  402d74:	adrp	x6, 415000 <ferror@plt+0x126f0>
  402d78:	add	x6, x6, #0x910
  402d7c:	str	x6, [sp, #928]
  402d80:	str	w5, [sp, #936]
  402d84:	str	w2, [sp, #940]
  402d88:	adrp	x6, 415000 <ferror@plt+0x126f0>
  402d8c:	add	x6, x6, #0x920
  402d90:	str	x6, [sp, #1000]
  402d94:	str	w5, [sp, #1008]
  402d98:	str	w2, [sp, #1012]
  402d9c:	adrp	x5, 415000 <ferror@plt+0x126f0>
  402da0:	add	x5, x5, #0x918
  402da4:	str	x5, [sp, #1072]
  402da8:	str	w4, [sp, #1080]
  402dac:	str	w3, [sp, #1084]
  402db0:	str	w2, [sp, #1088]
  402db4:	adrp	x5, 415000 <ferror@plt+0x126f0>
  402db8:	add	x5, x5, #0x928
  402dbc:	str	x5, [sp, #1144]
  402dc0:	str	w4, [sp, #1152]
  402dc4:	str	w2, [sp, #1156]
  402dc8:	adrp	x5, 415000 <ferror@plt+0x126f0>
  402dcc:	add	x5, x5, #0x938
  402dd0:	str	x5, [sp, #1216]
  402dd4:	str	w4, [sp, #1224]
  402dd8:	str	w2, [sp, #1228]
  402ddc:	adrp	x4, 415000 <ferror@plt+0x126f0>
  402de0:	add	x4, x4, #0x940
  402de4:	str	x4, [sp, #1288]
  402de8:	str	w3, [sp, #1296]
  402dec:	str	w2, [sp, #1300]
  402df0:	adrp	x4, 415000 <ferror@plt+0x126f0>
  402df4:	add	x4, x4, #0x950
  402df8:	str	x4, [sp, #1360]
  402dfc:	str	w3, [sp, #1368]
  402e00:	str	w2, [sp, #1372]
  402e04:	adrp	x3, 415000 <ferror@plt+0x126f0>
  402e08:	add	x3, x3, #0x958
  402e0c:	str	x3, [sp, #1432]
  402e10:	str	w9, [sp, #1440]
  402e14:	str	w2, [sp, #1444]
  402e18:	adrp	x3, 415000 <ferror@plt+0x126f0>
  402e1c:	add	x3, x3, #0x960
  402e20:	str	x3, [sp, #1504]
  402e24:	str	w1, [sp, #1512]
  402e28:	str	w0, [sp, #1516]
  402e2c:	str	w2, [sp, #1520]
  402e30:	adrp	x3, 415000 <ferror@plt+0x126f0>
  402e34:	add	x3, x3, #0x968
  402e38:	str	x3, [sp, #1576]
  402e3c:	str	w1, [sp, #1584]
  402e40:	str	w2, [sp, #1588]
  402e44:	adrp	x3, 415000 <ferror@plt+0x126f0>
  402e48:	add	x3, x3, #0x978
  402e4c:	str	x3, [sp, #1648]
  402e50:	str	w1, [sp, #1656]
  402e54:	str	w2, [sp, #1660]
  402e58:	adrp	x1, 415000 <ferror@plt+0x126f0>
  402e5c:	add	x1, x1, #0x980
  402e60:	str	x1, [sp, #1720]
  402e64:	str	w0, [sp, #1728]
  402e68:	str	w2, [sp, #1732]
  402e6c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  402e70:	add	x1, x1, #0x990
  402e74:	str	x1, [sp, #1792]
  402e78:	str	w0, [sp, #1800]
  402e7c:	str	w2, [sp, #1804]
  402e80:	adrp	x0, 415000 <ferror@plt+0x126f0>
  402e84:	add	x0, x0, #0x998
  402e88:	str	x0, [sp, #1864]
  402e8c:	str	w8, [sp, #1872]
  402e90:	str	w2, [sp, #1876]
  402e94:	ldrb	w0, [x22]
  402e98:	mov	w20, #0x1                   	// #1
  402e9c:	cmp	w0, #0x21
  402ea0:	b.eq	402ef4 <ferror@plt+0x5e4>  // b.none
  402ea4:	add	x23, sp, #0x40
  402ea8:	mov	w21, #0x0                   	// #0
  402eac:	ldr	x1, [x23]
  402eb0:	mov	x0, x22
  402eb4:	bl	4025f0 <strcmp@plt>
  402eb8:	cbnz	w0, 402f00 <ferror@plt+0x5f0>
  402ebc:	add	x2, sp, #0x40
  402ec0:	ubfiz	x1, x21, #3, #32
  402ec4:	add	x1, x1, w21, uxtw
  402ec8:	lsl	x1, x1, #3
  402ecc:	add	x1, x1, #0x8
  402ed0:	add	x3, x2, x1
  402ed4:	ldr	w1, [x2, x1]
  402ed8:	cmp	w1, #0xf
  402edc:	b.eq	402f70 <ferror@plt+0x660>  // b.none
  402ee0:	mov	w5, #0x1                   	// #1
  402ee4:	adrp	x6, 417000 <ferror@plt+0x146f0>
  402ee8:	add	x6, x6, #0xff0
  402eec:	add	x6, x6, #0x708
  402ef0:	b	402f34 <ferror@plt+0x624>
  402ef4:	add	x22, x22, #0x1
  402ef8:	mov	w20, #0x0                   	// #0
  402efc:	b	402ea4 <ferror@plt+0x594>
  402f00:	add	w21, w21, #0x1
  402f04:	add	x23, x23, #0x48
  402f08:	cmp	w21, #0x1a
  402f0c:	b.ne	402eac <ferror@plt+0x59c>  // b.any
  402f10:	mov	w0, #0xffffffff            	// #-1
  402f14:	b	402f70 <ferror@plt+0x660>
  402f18:	lsl	w1, w5, w1
  402f1c:	ldr	w2, [x19]
  402f20:	bic	w1, w2, w1
  402f24:	str	w1, [x19]
  402f28:	ldr	w1, [x3, #4]!
  402f2c:	cmp	w1, #0xf
  402f30:	b.eq	402f68 <ferror@plt+0x658>  // b.none
  402f34:	cbz	w20, 402f18 <ferror@plt+0x608>
  402f38:	sbfiz	x2, x1, #2, #32
  402f3c:	add	x2, x2, w1, sxtw
  402f40:	add	x2, x6, x2, lsl #3
  402f44:	ldr	w4, [x19, #4]
  402f48:	ldr	w2, [x2, #4]
  402f4c:	orr	w2, w4, w2
  402f50:	str	w2, [x19, #4]
  402f54:	lsl	w1, w5, w1
  402f58:	ldr	w2, [x19]
  402f5c:	orr	w1, w2, w1
  402f60:	str	w1, [x19]
  402f64:	b	402f28 <ferror@plt+0x618>
  402f68:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  402f6c:	str	wzr, [x1, #904]
  402f70:	ldp	x19, x20, [sp, #16]
  402f74:	ldp	x21, x22, [sp, #32]
  402f78:	ldr	x23, [sp, #48]
  402f7c:	ldp	x29, x30, [sp]
  402f80:	add	sp, sp, #0x790
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-96]!
  402f8c:	mov	x29, sp
  402f90:	stp	x21, x22, [sp, #32]
  402f94:	stp	x23, x24, [sp, #48]
  402f98:	mov	x22, x0
  402f9c:	mov	x23, x1
  402fa0:	ldr	w0, [x1, #16]
  402fa4:	cmp	w0, #0x2
  402fa8:	b.eq	402fc4 <ferror@plt+0x6b4>  // b.none
  402fac:	mov	w21, #0x0                   	// #0
  402fb0:	cmp	w0, #0xa
  402fb4:	b.ne	403064 <ferror@plt+0x754>  // b.any
  402fb8:	stp	x19, x20, [sp, #16]
  402fbc:	mov	w24, #0x10                  	// #16
  402fc0:	b	402fcc <ferror@plt+0x6bc>
  402fc4:	stp	x19, x20, [sp, #16]
  402fc8:	mov	w24, #0x4                   	// #4
  402fcc:	ldr	x20, [x23, #24]
  402fd0:	ldr	x0, [x20]
  402fd4:	cbz	x0, 403078 <ferror@plt+0x768>
  402fd8:	stp	x25, x26, [sp, #64]
  402fdc:	stp	x27, x28, [sp, #80]
  402fe0:	and	w28, w24, #0xffff
  402fe4:	sbfiz	w27, w24, #3, #13
  402fe8:	mov	w21, #0x0                   	// #0
  402fec:	mov	x26, x22
  402ff0:	mov	x25, #0x120                 	// #288
  402ff4:	sxtw	x24, w24
  402ff8:	b	40302c <ferror@plt+0x71c>
  402ffc:	mov	x19, x26
  403000:	mov	x2, x24
  403004:	ldr	x1, [x20]
  403008:	add	x0, x19, #0x8
  40300c:	bl	402230 <memcpy@plt>
  403010:	strh	w28, [x19, #2]
  403014:	strh	w27, [x19, #4]
  403018:	ldr	w0, [x23, #16]
  40301c:	strh	w0, [x19, #6]
  403020:	add	w21, w21, #0x1
  403024:	ldr	x0, [x20, #8]!
  403028:	cbz	x0, 403058 <ferror@plt+0x748>
  40302c:	ldrsh	w0, [x22, #4]
  403030:	cbz	w0, 402ffc <ferror@plt+0x6ec>
  403034:	mov	x0, x25
  403038:	bl	402410 <malloc@plt>
  40303c:	mov	x19, x0
  403040:	cbz	x0, 403084 <ferror@plt+0x774>
  403044:	mov	x2, x25
  403048:	mov	x1, x26
  40304c:	bl	402230 <memcpy@plt>
  403050:	str	x19, [x22, #280]
  403054:	b	403000 <ferror@plt+0x6f0>
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x25, x26, [sp, #64]
  403060:	ldp	x27, x28, [sp, #80]
  403064:	mov	w0, w21
  403068:	ldp	x21, x22, [sp, #32]
  40306c:	ldp	x23, x24, [sp, #48]
  403070:	ldp	x29, x30, [sp], #96
  403074:	ret
  403078:	mov	w21, #0x0                   	// #0
  40307c:	ldp	x19, x20, [sp, #16]
  403080:	b	403064 <ferror@plt+0x754>
  403084:	ldp	x19, x20, [sp, #16]
  403088:	ldp	x25, x26, [sp, #64]
  40308c:	ldp	x27, x28, [sp, #80]
  403090:	b	403064 <ferror@plt+0x754>
  403094:	sub	sp, sp, #0x220
  403098:	stp	x29, x30, [sp]
  40309c:	mov	x29, sp
  4030a0:	str	x19, [sp, #16]
  4030a4:	mov	x19, x1
  4030a8:	add	x3, sp, #0x20
  4030ac:	add	x2, sp, #0x120
  4030b0:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4030b4:	add	x1, x1, #0x9a0
  4030b8:	bl	4027f0 <__isoc99_sscanf@plt>
  4030bc:	cmp	w0, #0x2
  4030c0:	b.ne	4031b4 <ferror@plt+0x8a4>  // b.any
  4030c4:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4030c8:	add	x1, x1, #0x9b0
  4030cc:	add	x0, sp, #0x120
  4030d0:	bl	4025f0 <strcmp@plt>
  4030d4:	cbz	w0, 4031a0 <ferror@plt+0x890>
  4030d8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4030dc:	add	x1, x1, #0x9c8
  4030e0:	add	x0, sp, #0x120
  4030e4:	bl	4025f0 <strcmp@plt>
  4030e8:	cbz	w0, 4031c4 <ferror@plt+0x8b4>
  4030ec:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4030f0:	add	x1, x1, #0x9d0
  4030f4:	add	x0, sp, #0x120
  4030f8:	bl	4025f0 <strcmp@plt>
  4030fc:	cbz	w0, 4031dc <ferror@plt+0x8cc>
  403100:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403104:	add	x1, x1, #0x9d8
  403108:	add	x0, sp, #0x120
  40310c:	bl	4025f0 <strcmp@plt>
  403110:	cbz	w0, 4031f4 <ferror@plt+0x8e4>
  403114:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403118:	add	x1, x1, #0x9e0
  40311c:	add	x0, sp, #0x120
  403120:	bl	4025f0 <strcmp@plt>
  403124:	cbz	w0, 40320c <ferror@plt+0x8fc>
  403128:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40312c:	add	x1, x1, #0x9e8
  403130:	add	x0, sp, #0x120
  403134:	bl	4025f0 <strcmp@plt>
  403138:	cbz	w0, 403224 <ferror@plt+0x914>
  40313c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403140:	add	x1, x1, #0x9f0
  403144:	add	x0, sp, #0x120
  403148:	bl	4025f0 <strcmp@plt>
  40314c:	cbz	w0, 40323c <ferror@plt+0x92c>
  403150:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403154:	add	x1, x1, #0xa08
  403158:	add	x0, sp, #0x120
  40315c:	bl	4025f0 <strcmp@plt>
  403160:	cbz	w0, 403258 <ferror@plt+0x948>
  403164:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403168:	add	x1, x1, #0xa10
  40316c:	add	x0, sp, #0x120
  403170:	bl	4025f0 <strcmp@plt>
  403174:	cbnz	w0, 4031b4 <ferror@plt+0x8a4>
  403178:	add	x6, x19, #0x4
  40317c:	add	x5, x19, #0x8
  403180:	add	x4, x19, #0x10
  403184:	add	x3, x19, #0xc
  403188:	add	x2, x19, #0x14
  40318c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403190:	add	x1, x1, #0xa18
  403194:	add	x0, sp, #0x20
  403198:	bl	4027f0 <__isoc99_sscanf@plt>
  40319c:	b	4031b4 <ferror@plt+0x8a4>
  4031a0:	mov	x2, x19
  4031a4:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4031a8:	add	x1, x1, #0x9c0
  4031ac:	add	x0, sp, #0x20
  4031b0:	bl	4027f0 <__isoc99_sscanf@plt>
  4031b4:	ldr	x19, [sp, #16]
  4031b8:	ldp	x29, x30, [sp]
  4031bc:	add	sp, sp, #0x220
  4031c0:	ret
  4031c4:	add	x2, x19, #0x18
  4031c8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4031cc:	add	x1, x1, #0x9c0
  4031d0:	add	x0, sp, #0x20
  4031d4:	bl	4027f0 <__isoc99_sscanf@plt>
  4031d8:	b	4031b4 <ferror@plt+0x8a4>
  4031dc:	add	x2, x19, #0x2c
  4031e0:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4031e4:	add	x1, x1, #0x9c0
  4031e8:	add	x0, sp, #0x20
  4031ec:	bl	4027f0 <__isoc99_sscanf@plt>
  4031f0:	b	4031b4 <ferror@plt+0x8a4>
  4031f4:	add	x2, x19, #0x1c
  4031f8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4031fc:	add	x1, x1, #0x9c0
  403200:	add	x0, sp, #0x20
  403204:	bl	4027f0 <__isoc99_sscanf@plt>
  403208:	b	4031b4 <ferror@plt+0x8a4>
  40320c:	add	x2, x19, #0x30
  403210:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403214:	add	x1, x1, #0x9c0
  403218:	add	x0, sp, #0x20
  40321c:	bl	4027f0 <__isoc99_sscanf@plt>
  403220:	b	4031b4 <ferror@plt+0x8a4>
  403224:	add	x2, x19, #0x28
  403228:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40322c:	add	x1, x1, #0x9c0
  403230:	add	x0, sp, #0x20
  403234:	bl	4027f0 <__isoc99_sscanf@plt>
  403238:	b	4031b4 <ferror@plt+0x8a4>
  40323c:	add	x3, x19, #0x24
  403240:	add	x2, x19, #0x20
  403244:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403248:	add	x1, x1, #0x9f8
  40324c:	add	x0, sp, #0x20
  403250:	bl	4027f0 <__isoc99_sscanf@plt>
  403254:	b	4031b4 <ferror@plt+0x8a4>
  403258:	add	x3, x19, #0x38
  40325c:	add	x2, x19, #0x34
  403260:	adrp	x1, 415000 <ferror@plt+0x126f0>
  403264:	add	x1, x1, #0x9f8
  403268:	add	x0, sp, #0x20
  40326c:	bl	4027f0 <__isoc99_sscanf@plt>
  403270:	b	4031b4 <ferror@plt+0x8a4>
  403274:	stp	x29, x30, [sp, #-48]!
  403278:	mov	x29, sp
  40327c:	stp	x19, x20, [sp, #16]
  403280:	str	x21, [sp, #32]
  403284:	mov	x21, x1
  403288:	mov	x19, x3
  40328c:	and	w3, w2, #0xffff
  403290:	strh	w3, [x19, #286]
  403294:	strh	w3, [x19, #22]
  403298:	cmp	w2, #0x2
  40329c:	b.eq	403304 <ferror@plt+0x9f4>  // b.none
  4032a0:	adrp	x20, 415000 <ferror@plt+0x126f0>
  4032a4:	add	x20, x20, #0xa40
  4032a8:	add	x6, x19, #0x220
  4032ac:	add	x5, x19, #0x24
  4032b0:	add	x4, x19, #0x20
  4032b4:	add	x3, x19, #0x1c
  4032b8:	add	x2, x19, #0x18
  4032bc:	mov	x1, x20
  4032c0:	bl	4027f0 <__isoc99_sscanf@plt>
  4032c4:	add	x6, x19, #0x224
  4032c8:	add	x5, x19, #0x12c
  4032cc:	add	x4, x19, #0x128
  4032d0:	add	x3, x19, #0x124
  4032d4:	add	x2, x19, #0x120
  4032d8:	mov	x1, x20
  4032dc:	mov	x0, x21
  4032e0:	bl	4027f0 <__isoc99_sscanf@plt>
  4032e4:	mov	w0, #0x10                  	// #16
  4032e8:	strh	w0, [x19, #282]
  4032ec:	strh	w0, [x19, #18]
  4032f0:	mov	w0, #0x0                   	// #0
  4032f4:	ldp	x19, x20, [sp, #16]
  4032f8:	ldr	x21, [sp, #32]
  4032fc:	ldp	x29, x30, [sp], #48
  403300:	ret
  403304:	adrp	x20, 415000 <ferror@plt+0x126f0>
  403308:	add	x20, x20, #0xa38
  40330c:	add	x3, x19, #0x220
  403310:	add	x2, x19, #0x18
  403314:	mov	x1, x20
  403318:	bl	4027f0 <__isoc99_sscanf@plt>
  40331c:	add	x3, x19, #0x224
  403320:	add	x2, x19, #0x120
  403324:	mov	x1, x20
  403328:	mov	x0, x21
  40332c:	bl	4027f0 <__isoc99_sscanf@plt>
  403330:	mov	w0, #0x4                   	// #4
  403334:	strh	w0, [x19, #282]
  403338:	strh	w0, [x19, #18]
  40333c:	b	4032f0 <ferror@plt+0x9e0>
  403340:	stp	x29, x30, [sp, #-16]!
  403344:	mov	x29, sp
  403348:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40334c:	ldr	x3, [x0, #3536]
  403350:	mov	x2, #0xb29                 	// #2857
  403354:	mov	x1, #0x1                   	// #1
  403358:	adrp	x0, 415000 <ferror@plt+0x126f0>
  40335c:	add	x0, x0, #0xa58
  403360:	bl	4026d0 <fwrite@plt>
  403364:	mov	w0, #0x0                   	// #0
  403368:	bl	402270 <exit@plt>
  40336c:	stp	x29, x30, [sp, #-160]!
  403370:	mov	x29, sp
  403374:	str	x19, [sp, #16]
  403378:	mov	x19, x1
  40337c:	bl	402880 <getenv@plt>
  403380:	cbz	x0, 40339c <ferror@plt+0xa8c>
  403384:	adrp	x1, 417000 <ferror@plt+0x146f0>
  403388:	add	x1, x1, #0xd40
  40338c:	bl	402730 <fopen64@plt>
  403390:	ldr	x19, [sp, #16]
  403394:	ldp	x29, x30, [sp], #160
  403398:	ret
  40339c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4033a0:	add	x0, x0, #0x590
  4033a4:	bl	402880 <getenv@plt>
  4033a8:	adrp	x3, 416000 <ferror@plt+0x136f0>
  4033ac:	add	x3, x3, #0x588
  4033b0:	cmp	x0, #0x0
  4033b4:	mov	x4, x19
  4033b8:	csel	x3, x3, x0, eq  // eq = none
  4033bc:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4033c0:	add	x2, x2, #0x5a0
  4033c4:	mov	x1, #0x7f                  	// #127
  4033c8:	add	x0, sp, #0x20
  4033cc:	bl	4023b0 <snprintf@plt>
  4033d0:	add	x0, sp, #0x20
  4033d4:	b	403384 <ferror@plt+0xa74>
  4033d8:	stp	x29, x30, [sp, #-32]!
  4033dc:	mov	x29, sp
  4033e0:	stp	x19, x20, [sp, #16]
  4033e4:	mov	w19, w0
  4033e8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4033ec:	ldr	w0, [x0, #3568]
  4033f0:	cbz	w0, 403424 <ferror@plt+0xb14>
  4033f4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4033f8:	ldr	w1, [x0, #3568]
  4033fc:	mov	w0, #0x0                   	// #0
  403400:	cmp	w1, w19
  403404:	b.gt	403418 <ferror@plt+0xb08>
  403408:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40340c:	ldr	w0, [x0, #3572]
  403410:	cmp	w0, w19
  403414:	cset	w0, ge  // ge = tcont
  403418:	ldp	x19, x20, [sp, #16]
  40341c:	ldp	x29, x30, [sp], #32
  403420:	ret
  403424:	adrp	x1, 416000 <ferror@plt+0x136f0>
  403428:	add	x1, x1, #0x5a8
  40342c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403430:	add	x0, x0, #0x5d0
  403434:	bl	40336c <ferror@plt+0xa5c>
  403438:	mov	x20, x0
  40343c:	cbz	x0, 403470 <ferror@plt+0xb60>
  403440:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403444:	add	x2, x2, #0xde8
  403448:	add	x3, x2, #0xc
  40344c:	add	x2, x2, #0x8
  403450:	adrp	x1, 416000 <ferror@plt+0x136f0>
  403454:	add	x1, x1, #0x5f0
  403458:	bl	402440 <__isoc99_fscanf@plt>
  40345c:	cmp	w0, #0x1
  403460:	b.le	40348c <ferror@plt+0xb7c>
  403464:	mov	x0, x20
  403468:	bl	4023f0 <fclose@plt>
  40346c:	b	4033f4 <ferror@plt+0xae4>
  403470:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403474:	add	x0, x0, #0xde8
  403478:	mov	w1, #0x400                 	// #1024
  40347c:	str	w1, [x0, #8]
  403480:	mov	w1, #0x1387                	// #4999
  403484:	str	w1, [x0, #12]
  403488:	b	4033f4 <ferror@plt+0xae4>
  40348c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403490:	add	x0, x0, #0xde8
  403494:	mov	w1, #0x400                 	// #1024
  403498:	str	w1, [x0, #8]
  40349c:	mov	w1, #0x1387                	// #4999
  4034a0:	str	w1, [x0, #12]
  4034a4:	b	403464 <ferror@plt+0xb54>
  4034a8:	sub	sp, sp, #0x8e0
  4034ac:	stp	x29, x30, [sp]
  4034b0:	mov	x29, sp
  4034b4:	stp	x21, x22, [sp, #32]
  4034b8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4034bc:	add	x0, x0, #0x590
  4034c0:	bl	402880 <getenv@plt>
  4034c4:	mov	x22, x0
  4034c8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4034cc:	add	x0, x0, #0x5f8
  4034d0:	cmp	x22, #0x0
  4034d4:	csel	x22, x0, x22, eq  // eq = none
  4034d8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4034dc:	ldr	w0, [x0, #3576]
  4034e0:	cbz	w0, 4034f4 <ferror@plt+0xbe4>
  4034e4:	ldp	x21, x22, [sp, #32]
  4034e8:	ldp	x29, x30, [sp]
  4034ec:	add	sp, sp, #0x8e0
  4034f0:	ret
  4034f4:	stp	x19, x20, [sp, #16]
  4034f8:	stp	x23, x24, [sp, #48]
  4034fc:	stp	x27, x28, [sp, #80]
  403500:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403504:	mov	w1, #0x1                   	// #1
  403508:	str	w1, [x0, #3576]
  40350c:	mov	x2, #0x400                 	// #1024
  403510:	mov	x1, x22
  403514:	add	x0, sp, #0x4e0
  403518:	bl	40eec4 <ferror@plt+0xc5b4>
  40351c:	ldrb	w0, [sp, #1248]
  403520:	cbz	w0, 40353c <ferror@plt+0xc2c>
  403524:	add	x0, sp, #0x4e0
  403528:	bl	402260 <strlen@plt>
  40352c:	add	x1, sp, #0x4df
  403530:	ldrb	w0, [x1, x0]
  403534:	cmp	w0, #0x2f
  403538:	b.eq	403550 <ferror@plt+0xc40>  // b.none
  40353c:	add	x19, sp, #0x4e0
  403540:	mov	x0, x19
  403544:	bl	402260 <strlen@plt>
  403548:	mov	w1, #0x2f                  	// #47
  40354c:	strh	w1, [x19, x0]
  403550:	add	x0, sp, #0x4e0
  403554:	bl	402260 <strlen@plt>
  403558:	mov	w27, w0
  40355c:	add	x0, sp, #0x4e0
  403560:	bl	402360 <opendir@plt>
  403564:	mov	x24, x0
  403568:	cbz	x0, 403808 <ferror@plt+0xef8>
  40356c:	stp	x25, x26, [sp, #64]
  403570:	sxtw	x27, w27
  403574:	add	x0, sp, #0x4e0
  403578:	add	x0, x0, x27
  40357c:	str	x0, [sp, #120]
  403580:	b	403764 <ferror@plt+0xe54>
  403584:	ldr	x0, [sp, #104]
  403588:	bl	402660 <free@plt>
  40358c:	b	403764 <ferror@plt+0xe54>
  403590:	add	x2, sp, #0x90
  403594:	adrp	x1, 416000 <ferror@plt+0x136f0>
  403598:	add	x1, x1, #0x660
  40359c:	bl	402440 <__isoc99_fscanf@plt>
  4035a0:	mov	x0, x20
  4035a4:	bl	4023f0 <fclose@plt>
  4035a8:	ldr	w23, [sp, #136]
  4035ac:	ldr	w25, [sp, #132]
  4035b0:	ldr	w26, [sp, #140]
  4035b4:	mov	x0, #0x30                  	// #48
  4035b8:	bl	402410 <malloc@plt>
  4035bc:	mov	x20, x0
  4035c0:	cbz	x0, 403734 <ferror@plt+0xe24>
  4035c4:	str	w23, [x0, #8]
  4035c8:	str	w25, [x0, #12]
  4035cc:	str	w26, [x0, #16]
  4035d0:	add	x0, sp, #0x90
  4035d4:	bl	402510 <strdup@plt>
  4035d8:	str	x0, [x20, #24]
  4035dc:	ldr	x0, [sp, #104]
  4035e0:	bl	402510 <strdup@plt>
  4035e4:	str	x0, [x20, #32]
  4035e8:	ldr	x25, [sp, #112]
  4035ec:	mov	x0, x25
  4035f0:	bl	402510 <strdup@plt>
  4035f4:	str	x0, [x20, #40]
  4035f8:	lsr	w0, w23, #16
  4035fc:	eor	w0, w0, w23, lsr #24
  403600:	eor	w23, w23, w23, lsr #8
  403604:	eor	w0, w0, w23
  403608:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40360c:	add	x1, x1, #0xde8
  403610:	add	x1, x1, #0x18
  403614:	and	x0, x0, #0xff
  403618:	ldr	x2, [x1, x0, lsl #3]
  40361c:	str	x2, [x20]
  403620:	str	x20, [x1, x0, lsl #3]
  403624:	mov	x0, x25
  403628:	bl	402660 <free@plt>
  40362c:	mov	x0, x19
  403630:	bl	402680 <readdir64@plt>
  403634:	cbz	x0, 403754 <ferror@plt+0xe44>
  403638:	add	x20, x0, #0x13
  40363c:	add	x3, sp, #0x83
  403640:	add	x2, sp, #0x8c
  403644:	adrp	x1, 416000 <ferror@plt+0x136f0>
  403648:	add	x1, x1, #0x600
  40364c:	mov	x0, x20
  403650:	bl	4027f0 <__isoc99_sscanf@plt>
  403654:	cmp	w0, #0x1
  403658:	b.ne	40362c <ferror@plt+0xd1c>  // b.any
  40365c:	ldr	w3, [sp, #140]
  403660:	adrp	x2, 419000 <ferror@plt+0x166f0>
  403664:	add	x2, x2, #0xed8
  403668:	mov	x1, #0x400                 	// #1024
  40366c:	sub	x1, x1, x21
  403670:	mov	x0, x28
  403674:	bl	4023b0 <snprintf@plt>
  403678:	mov	x2, #0x3f                  	// #63
  40367c:	add	x1, sp, #0xa0
  403680:	add	x0, sp, #0x4e0
  403684:	bl	402310 <readlink@plt>
  403688:	mov	x1, x0
  40368c:	cmn	x0, #0x1
  403690:	b.eq	40362c <ferror@plt+0xd1c>  // b.none
  403694:	add	x0, sp, #0xa0
  403698:	strb	wzr, [x0, x1]
  40369c:	mov	x2, #0x8                   	// #8
  4036a0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4036a4:	add	x1, x1, #0x620
  4036a8:	bl	402450 <strncmp@plt>
  4036ac:	cbnz	w0, 40362c <ferror@plt+0xd1c>
  4036b0:	add	x2, sp, #0x88
  4036b4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4036b8:	add	x1, x1, #0x630
  4036bc:	add	x0, sp, #0xa0
  4036c0:	bl	4027f0 <__isoc99_sscanf@plt>
  4036c4:	mov	x5, x20
  4036c8:	ldr	w4, [sp, #132]
  4036cc:	mov	x3, x22
  4036d0:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4036d4:	add	x2, x2, #0x640
  4036d8:	mov	x1, #0x400                 	// #1024
  4036dc:	add	x0, sp, #0xe0
  4036e0:	bl	4023b0 <snprintf@plt>
  4036e4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4036e8:	add	x0, x0, #0x608
  4036ec:	bl	402510 <strdup@plt>
  4036f0:	str	x0, [sp, #112]
  4036f4:	ldrb	w0, [sp, #144]
  4036f8:	cbnz	w0, 4035a8 <ferror@plt+0xc98>
  4036fc:	ldr	w4, [sp, #132]
  403700:	mov	x3, x22
  403704:	adrp	x2, 416000 <ferror@plt+0x136f0>
  403708:	add	x2, x2, #0x650
  40370c:	mov	x1, #0x400                 	// #1024
  403710:	add	x0, sp, #0xe0
  403714:	bl	4023b0 <snprintf@plt>
  403718:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40371c:	add	x1, x1, #0xd40
  403720:	add	x0, sp, #0xe0
  403724:	bl	402730 <fopen64@plt>
  403728:	mov	x20, x0
  40372c:	cbnz	x0, 403590 <ferror@plt+0xc80>
  403730:	b	4035a8 <ferror@plt+0xc98>
  403734:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403738:	ldr	x3, [x0, #3512]
  40373c:	mov	x2, #0x1c                  	// #28
  403740:	mov	x1, #0x1                   	// #1
  403744:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403748:	add	x0, x0, #0x670
  40374c:	bl	4026d0 <fwrite@plt>
  403750:	bl	402580 <abort@plt>
  403754:	ldr	x0, [sp, #104]
  403758:	bl	402660 <free@plt>
  40375c:	mov	x0, x19
  403760:	bl	402520 <closedir@plt>
  403764:	mov	x0, x24
  403768:	bl	402680 <readdir64@plt>
  40376c:	cbz	x0, 4037ec <ferror@plt+0xedc>
  403770:	add	x3, sp, #0x83
  403774:	add	x2, sp, #0x84
  403778:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40377c:	add	x1, x1, #0x600
  403780:	add	x0, x0, #0x13
  403784:	bl	4027f0 <__isoc99_sscanf@plt>
  403788:	cmp	w0, #0x1
  40378c:	b.ne	403764 <ferror@plt+0xe54>  // b.any
  403790:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403794:	add	x0, x0, #0x608
  403798:	bl	402510 <strdup@plt>
  40379c:	str	x0, [sp, #104]
  4037a0:	ldr	w3, [sp, #132]
  4037a4:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4037a8:	add	x2, x2, #0x618
  4037ac:	mov	x1, #0x400                 	// #1024
  4037b0:	sub	x1, x1, x27
  4037b4:	ldr	x0, [sp, #120]
  4037b8:	bl	4023b0 <snprintf@plt>
  4037bc:	add	x0, sp, #0x4e0
  4037c0:	bl	402260 <strlen@plt>
  4037c4:	mov	w21, w0
  4037c8:	add	x0, sp, #0x4e0
  4037cc:	bl	402360 <opendir@plt>
  4037d0:	mov	x19, x0
  4037d4:	cbz	x0, 403584 <ferror@plt+0xc74>
  4037d8:	strb	wzr, [sp, #144]
  4037dc:	sxtw	x21, w21
  4037e0:	add	x0, sp, #0x4e0
  4037e4:	add	x28, x0, x21
  4037e8:	b	40362c <ferror@plt+0xd1c>
  4037ec:	mov	x0, x24
  4037f0:	bl	402520 <closedir@plt>
  4037f4:	ldp	x19, x20, [sp, #16]
  4037f8:	ldp	x23, x24, [sp, #48]
  4037fc:	ldp	x25, x26, [sp, #64]
  403800:	ldp	x27, x28, [sp, #80]
  403804:	b	4034e4 <ferror@plt+0xbd4>
  403808:	ldp	x19, x20, [sp, #16]
  40380c:	ldp	x23, x24, [sp, #48]
  403810:	ldp	x27, x28, [sp, #80]
  403814:	b	4034e4 <ferror@plt+0xbd4>
  403818:	stp	x29, x30, [sp, #-16]!
  40381c:	mov	x29, sp
  403820:	mov	x0, #0x100000              	// #1048576
  403824:	bl	402410 <malloc@plt>
  403828:	cbz	x0, 403868 <ferror@plt+0xf58>
  40382c:	str	xzr, [x0]
  403830:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  403834:	add	x1, x1, #0xde8
  403838:	add	x2, x1, #0x818
  40383c:	str	x0, [x1, #2088]
  403840:	add	x3, x0, #0x10
  403844:	str	x3, [x1, #2072]
  403848:	strh	wzr, [x0, #16]
  40384c:	add	x1, x0, #0x12
  403850:	str	x1, [x0, #8]
  403854:	ldr	w1, [x2, #24]
  403858:	add	w1, w1, #0x1
  40385c:	str	w1, [x2, #24]
  403860:	ldp	x29, x30, [sp], #16
  403864:	ret
  403868:	bl	402580 <abort@plt>
  40386c:	stp	x29, x30, [sp, #-128]!
  403870:	mov	x29, sp
  403874:	stp	x19, x20, [sp, #16]
  403878:	stp	x23, x24, [sp, #48]
  40387c:	mov	x20, x0
  403880:	mov	x23, x1
  403884:	ldr	w19, [x0]
  403888:	cmp	w19, #0x6
  40388c:	b.eq	403ba8 <ferror@plt+0x1298>  // b.none
  403890:	b.le	4038f4 <ferror@plt+0xfe4>
  403894:	cmp	w19, #0x9
  403898:	b.eq	403a78 <ferror@plt+0x1168>  // b.none
  40389c:	b.le	403a28 <ferror@plt+0x1118>
  4038a0:	cmp	w19, #0xa
  4038a4:	b.eq	403e30 <ferror@plt+0x1520>  // b.none
  4038a8:	cmp	w19, #0xb
  4038ac:	b.ne	403958 <ferror@plt+0x1048>  // b.any
  4038b0:	ldr	x19, [x0, #16]
  4038b4:	mov	x0, #0xc                   	// #12
  4038b8:	bl	402410 <malloc@plt>
  4038bc:	str	x0, [x23]
  4038c0:	cbz	x0, 403e20 <ferror@plt+0x1510>
  4038c4:	ldr	w2, [x19, #272]
  4038c8:	ldr	w1, [x19, #276]
  4038cc:	mov	w3, #0xa                   	// #10
  4038d0:	strb	w3, [x0]
  4038d4:	mov	w3, #0xc                   	// #12
  4038d8:	strb	w3, [x0, #1]
  4038dc:	mov	w3, #0x10                  	// #16
  4038e0:	strh	w3, [x0, #2]
  4038e4:	str	w2, [x0, #4]
  4038e8:	str	w1, [x0, #8]
  4038ec:	mov	w19, #0xc                   	// #12
  4038f0:	b	403e34 <ferror@plt+0x1524>
  4038f4:	cmp	w19, #0x3
  4038f8:	b.eq	403c60 <ferror@plt+0x1350>  // b.none
  4038fc:	b.le	40394c <ferror@plt+0x103c>
  403900:	cmp	w19, #0x4
  403904:	b.eq	403d90 <ferror@plt+0x1480>  // b.none
  403908:	ldr	x19, [x0, #16]
  40390c:	mov	x0, #0x8                   	// #8
  403910:	bl	402410 <malloc@plt>
  403914:	str	x0, [x23]
  403918:	cbz	x0, 403b98 <ferror@plt+0x1288>
  40391c:	mov	w1, #0x4                   	// #4
  403920:	strb	w1, [x0]
  403924:	mov	w1, #0x8                   	// #8
  403928:	strb	w1, [x0, #1]
  40392c:	mov	w1, #0xc                   	// #12
  403930:	strh	w1, [x0, #2]
  403934:	ldrh	w1, [x19, #264]
  403938:	strb	wzr, [x0, #4]
  40393c:	strb	wzr, [x0, #5]
  403940:	strh	w1, [x0, #6]
  403944:	mov	w19, #0x8                   	// #8
  403948:	b	403e34 <ferror@plt+0x1524>
  40394c:	cmp	w19, #0x1
  403950:	b.gt	403968 <ferror@plt+0x1058>
  403954:	tbz	w19, #31, 403ab8 <ferror@plt+0x11a8>
  403958:	stp	x21, x22, [sp, #32]
  40395c:	stp	x25, x26, [sp, #64]
  403960:	stp	x27, x28, [sp, #80]
  403964:	bl	402580 <abort@plt>
  403968:	cmp	w19, #0x2
  40396c:	b.ne	403958 <ferror@plt+0x1048>  // b.any
  403970:	stp	x21, x22, [sp, #32]
  403974:	stp	x25, x26, [sp, #64]
  403978:	str	xzr, [sp, #112]
  40397c:	str	xzr, [sp, #120]
  403980:	add	x1, sp, #0x70
  403984:	ldr	x0, [x0, #16]
  403988:	bl	40386c <ferror@plt+0xf5c>
  40398c:	mov	w25, w0
  403990:	add	x1, sp, #0x78
  403994:	ldr	x0, [x20, #8]
  403998:	bl	40386c <ferror@plt+0xf5c>
  40399c:	mov	w21, w0
  4039a0:	cmp	w25, #0x0
  4039a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4039a8:	b.eq	403d68 <ferror@plt+0x1458>  // b.none
  4039ac:	add	w19, w25, w0
  4039b0:	add	w19, w19, #0x4
  4039b4:	sxtw	x0, w19
  4039b8:	bl	402410 <malloc@plt>
  4039bc:	mov	x24, x0
  4039c0:	cbz	x0, 403d88 <ferror@plt+0x1478>
  4039c4:	ldr	x22, [sp, #112]
  4039c8:	sxtw	x20, w25
  4039cc:	mov	x2, x20
  4039d0:	mov	x1, x22
  4039d4:	bl	402230 <memcpy@plt>
  4039d8:	add	x0, x20, #0x4
  4039dc:	sxtw	x2, w21
  4039e0:	ldr	x1, [sp, #120]
  4039e4:	add	x0, x24, x0
  4039e8:	bl	402230 <memcpy@plt>
  4039ec:	mov	x0, x22
  4039f0:	bl	402660 <free@plt>
  4039f4:	ldr	x0, [sp, #120]
  4039f8:	bl	402660 <free@plt>
  4039fc:	add	x20, x24, x20
  403a00:	mov	w0, #0x1                   	// #1
  403a04:	strb	w0, [x24, w25, sxtw]
  403a08:	mov	w0, #0x4                   	// #4
  403a0c:	strb	w0, [x20, #1]
  403a10:	add	w21, w21, #0x4
  403a14:	strh	w21, [x20, #2]
  403a18:	str	x24, [x23]
  403a1c:	ldp	x21, x22, [sp, #32]
  403a20:	ldp	x25, x26, [sp, #64]
  403a24:	b	403e34 <ferror@plt+0x1524>
  403a28:	cmp	w19, #0x7
  403a2c:	b.eq	403bfc <ferror@plt+0x12ec>  // b.none
  403a30:	cmp	w19, #0x8
  403a34:	b.ne	403958 <ferror@plt+0x1048>  // b.any
  403a38:	ldr	x20, [x0, #16]
  403a3c:	mov	x0, #0x8                   	// #8
  403a40:	bl	402410 <malloc@plt>
  403a44:	str	x0, [x23]
  403a48:	cbz	x0, 403c50 <ferror@plt+0x1340>
  403a4c:	mov	w1, #0x3                   	// #3
  403a50:	strb	w1, [x0]
  403a54:	mov	w1, #0x8                   	// #8
  403a58:	strb	w1, [x0, #1]
  403a5c:	mov	w1, #0xc                   	// #12
  403a60:	strh	w1, [x0, #2]
  403a64:	ldrh	w1, [x20, #264]
  403a68:	strb	wzr, [x0, #4]
  403a6c:	strb	wzr, [x0, #5]
  403a70:	strh	w1, [x0, #6]
  403a74:	b	403e34 <ferror@plt+0x1524>
  403a78:	mov	x0, #0x4                   	// #4
  403a7c:	bl	402410 <malloc@plt>
  403a80:	str	x0, [x23]
  403a84:	cbz	x0, 403aa8 <ferror@plt+0x1198>
  403a88:	mov	w1, #0x6                   	// #6
  403a8c:	strb	w1, [x0]
  403a90:	mov	w1, #0x4                   	// #4
  403a94:	strb	w1, [x0, #1]
  403a98:	mov	w1, #0x8                   	// #8
  403a9c:	strh	w1, [x0, #2]
  403aa0:	mov	w19, #0x4                   	// #4
  403aa4:	b	403e34 <ferror@plt+0x1524>
  403aa8:	stp	x21, x22, [sp, #32]
  403aac:	stp	x25, x26, [sp, #64]
  403ab0:	stp	x27, x28, [sp, #80]
  403ab4:	bl	402580 <abort@plt>
  403ab8:	stp	x21, x22, [sp, #32]
  403abc:	stp	x25, x26, [sp, #64]
  403ac0:	ldr	x22, [x0, #16]
  403ac4:	cmp	w19, #0x0
  403ac8:	cset	w25, eq  // eq = none
  403acc:	add	w25, w25, #0x7
  403ad0:	cbz	x22, 403e48 <ferror@plt+0x1538>
  403ad4:	stp	x27, x28, [sp, #80]
  403ad8:	ldrh	w2, [x22, #6]
  403adc:	mov	x0, x22
  403ae0:	mov	w21, #0x0                   	// #0
  403ae4:	add	w1, w21, #0x1c
  403ae8:	add	w21, w21, #0x10
  403aec:	cmp	w2, #0xa
  403af0:	csel	w21, w21, w1, ne  // ne = any
  403af4:	ldr	x0, [x0, #280]
  403af8:	cbz	x0, 403e6c <ferror@plt+0x155c>
  403afc:	add	w21, w21, #0x4
  403b00:	b	403ae4 <ferror@plt+0x11d4>
  403b04:	strb	w28, [x20]
  403b08:	mov	w0, #0x4                   	// #4
  403b0c:	strb	w0, [x20, #1]
  403b10:	sub	x0, x20, x19
  403b14:	sub	w0, w21, w0
  403b18:	strh	w0, [x20, #2]
  403b1c:	add	x20, x20, #0x4
  403b20:	ldr	x24, [x24, #280]
  403b24:	cbz	x24, 403b90 <ferror@plt+0x1280>
  403b28:	ldrh	w0, [x22, #6]
  403b2c:	cmp	w0, #0xa
  403b30:	csel	w2, w27, w26, eq  // eq = none
  403b34:	add	w23, w2, #0xc
  403b38:	strb	w25, [x20]
  403b3c:	strb	w23, [x20, #1]
  403b40:	add	w0, w23, #0x4
  403b44:	strh	w0, [x20, #2]
  403b48:	ldrh	w0, [x22, #6]
  403b4c:	strb	w0, [x20, #4]
  403b50:	ldr	w0, [x22, #264]
  403b54:	str	w0, [x20, #8]
  403b58:	ldrh	w0, [x22, #4]
  403b5c:	strb	w0, [x20, #5]
  403b60:	sxtw	x2, w2
  403b64:	ldr	x1, [sp, #104]
  403b68:	add	x0, x20, #0xc
  403b6c:	bl	402230 <memcpy@plt>
  403b70:	add	x20, x20, w23, sxtw
  403b74:	ldr	x0, [x24, #280]
  403b78:	cbnz	x0, 403b04 <ferror@plt+0x11f4>
  403b7c:	ldp	x27, x28, [sp, #80]
  403b80:	sub	w19, w20, w19
  403b84:	ldp	x21, x22, [sp, #32]
  403b88:	ldp	x25, x26, [sp, #64]
  403b8c:	b	403e34 <ferror@plt+0x1524>
  403b90:	ldp	x27, x28, [sp, #80]
  403b94:	b	403b80 <ferror@plt+0x1270>
  403b98:	stp	x21, x22, [sp, #32]
  403b9c:	stp	x25, x26, [sp, #64]
  403ba0:	stp	x27, x28, [sp, #80]
  403ba4:	bl	402580 <abort@plt>
  403ba8:	ldr	x19, [x0, #16]
  403bac:	mov	x0, #0x8                   	// #8
  403bb0:	bl	402410 <malloc@plt>
  403bb4:	str	x0, [x23]
  403bb8:	cbz	x0, 403bec <ferror@plt+0x12dc>
  403bbc:	mov	w1, #0x5                   	// #5
  403bc0:	strb	w1, [x0]
  403bc4:	mov	w1, #0x8                   	// #8
  403bc8:	strb	w1, [x0, #1]
  403bcc:	mov	w1, #0xc                   	// #12
  403bd0:	strh	w1, [x0, #2]
  403bd4:	ldrh	w1, [x19, #264]
  403bd8:	strb	wzr, [x0, #4]
  403bdc:	strb	wzr, [x0, #5]
  403be0:	strh	w1, [x0, #6]
  403be4:	mov	w19, #0x8                   	// #8
  403be8:	b	403e34 <ferror@plt+0x1524>
  403bec:	stp	x21, x22, [sp, #32]
  403bf0:	stp	x25, x26, [sp, #64]
  403bf4:	stp	x27, x28, [sp, #80]
  403bf8:	bl	402580 <abort@plt>
  403bfc:	ldr	x19, [x0, #16]
  403c00:	mov	x0, #0x8                   	// #8
  403c04:	bl	402410 <malloc@plt>
  403c08:	str	x0, [x23]
  403c0c:	cbz	x0, 403c40 <ferror@plt+0x1330>
  403c10:	mov	w1, #0x2                   	// #2
  403c14:	strb	w1, [x0]
  403c18:	mov	w1, #0x8                   	// #8
  403c1c:	strb	w1, [x0, #1]
  403c20:	mov	w1, #0xc                   	// #12
  403c24:	strh	w1, [x0, #2]
  403c28:	ldrh	w1, [x19, #264]
  403c2c:	strb	wzr, [x0, #4]
  403c30:	strb	wzr, [x0, #5]
  403c34:	strh	w1, [x0, #6]
  403c38:	mov	w19, #0x8                   	// #8
  403c3c:	b	403e34 <ferror@plt+0x1524>
  403c40:	stp	x21, x22, [sp, #32]
  403c44:	stp	x25, x26, [sp, #64]
  403c48:	stp	x27, x28, [sp, #80]
  403c4c:	bl	402580 <abort@plt>
  403c50:	stp	x21, x22, [sp, #32]
  403c54:	stp	x25, x26, [sp, #64]
  403c58:	stp	x27, x28, [sp, #80]
  403c5c:	bl	402580 <abort@plt>
  403c60:	stp	x21, x22, [sp, #32]
  403c64:	str	xzr, [sp, #112]
  403c68:	str	xzr, [sp, #120]
  403c6c:	add	x1, sp, #0x70
  403c70:	ldr	x0, [x0, #16]
  403c74:	bl	40386c <ferror@plt+0xf5c>
  403c78:	mov	w21, w0
  403c7c:	add	x1, sp, #0x78
  403c80:	ldr	x0, [x20, #8]
  403c84:	bl	40386c <ferror@plt+0xf5c>
  403c88:	mov	w20, w0
  403c8c:	cmp	w21, #0x0
  403c90:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c94:	b.eq	403cf4 <ferror@plt+0x13e4>  // b.none
  403c98:	add	w19, w21, w0
  403c9c:	sxtw	x0, w19
  403ca0:	bl	402410 <malloc@plt>
  403ca4:	mov	x22, x0
  403ca8:	cbz	x0, 403d10 <ferror@plt+0x1400>
  403cac:	stp	x25, x26, [sp, #64]
  403cb0:	ldr	x24, [sp, #112]
  403cb4:	sxtw	x25, w21
  403cb8:	mov	x2, x25
  403cbc:	mov	x1, x24
  403cc0:	bl	402230 <memcpy@plt>
  403cc4:	sxtw	x2, w20
  403cc8:	ldr	x1, [sp, #120]
  403ccc:	add	x0, x22, x25
  403cd0:	bl	402230 <memcpy@plt>
  403cd4:	mov	x0, x24
  403cd8:	bl	402660 <free@plt>
  403cdc:	ldr	x0, [sp, #120]
  403ce0:	bl	402660 <free@plt>
  403ce4:	cmp	w21, #0x0
  403ce8:	b.le	403d4c <ferror@plt+0x143c>
  403cec:	mov	x1, x22
  403cf0:	b	403d30 <ferror@plt+0x1420>
  403cf4:	ldr	x0, [sp, #112]
  403cf8:	bl	402660 <free@plt>
  403cfc:	ldr	x0, [sp, #120]
  403d00:	bl	402660 <free@plt>
  403d04:	mov	w19, #0x0                   	// #0
  403d08:	ldp	x21, x22, [sp, #32]
  403d0c:	b	403e34 <ferror@plt+0x1524>
  403d10:	stp	x25, x26, [sp, #64]
  403d14:	stp	x27, x28, [sp, #80]
  403d18:	bl	402580 <abort@plt>
  403d1c:	ldrb	w2, [x1, #1]
  403d20:	sub	w21, w21, w2
  403d24:	add	x1, x1, w2, uxtb
  403d28:	cmp	w21, #0x0
  403d2c:	b.le	403d4c <ferror@plt+0x143c>
  403d30:	ldrh	w2, [x1, #2]
  403d34:	add	w3, w21, #0x4
  403d38:	cmp	w2, w3
  403d3c:	b.ne	403d1c <ferror@plt+0x140c>  // b.any
  403d40:	add	w2, w2, w20
  403d44:	strh	w2, [x1, #2]
  403d48:	b	403d1c <ferror@plt+0x140c>
  403d4c:	tbnz	w21, #31, 403d60 <ferror@plt+0x1450>
  403d50:	str	x22, [x23]
  403d54:	ldp	x21, x22, [sp, #32]
  403d58:	ldp	x25, x26, [sp, #64]
  403d5c:	b	403e34 <ferror@plt+0x1524>
  403d60:	stp	x27, x28, [sp, #80]
  403d64:	bl	402580 <abort@plt>
  403d68:	ldr	x0, [sp, #112]
  403d6c:	bl	402660 <free@plt>
  403d70:	ldr	x0, [sp, #120]
  403d74:	bl	402660 <free@plt>
  403d78:	mov	w19, #0x0                   	// #0
  403d7c:	ldp	x21, x22, [sp, #32]
  403d80:	ldp	x25, x26, [sp, #64]
  403d84:	b	403e34 <ferror@plt+0x1524>
  403d88:	stp	x27, x28, [sp, #80]
  403d8c:	bl	402580 <abort@plt>
  403d90:	str	xzr, [sp, #120]
  403d94:	add	x1, sp, #0x78
  403d98:	ldr	x0, [x0, #16]
  403d9c:	bl	40386c <ferror@plt+0xf5c>
  403da0:	mov	w20, w0
  403da4:	cbz	w0, 403e04 <ferror@plt+0x14f4>
  403da8:	stp	x21, x22, [sp, #32]
  403dac:	add	w19, w0, #0x4
  403db0:	sxtw	x0, w19
  403db4:	bl	402410 <malloc@plt>
  403db8:	mov	x21, x0
  403dbc:	cbz	x0, 403e14 <ferror@plt+0x1504>
  403dc0:	ldr	x24, [sp, #120]
  403dc4:	sxtw	x22, w20
  403dc8:	mov	x2, x22
  403dcc:	mov	x1, x24
  403dd0:	bl	402230 <memcpy@plt>
  403dd4:	mov	x0, x24
  403dd8:	bl	402660 <free@plt>
  403ddc:	add	x22, x21, x22
  403de0:	mov	w0, #0x1                   	// #1
  403de4:	strb	w0, [x21, w20, sxtw]
  403de8:	mov	w0, #0x4                   	// #4
  403dec:	strb	w0, [x22, #1]
  403df0:	mov	w0, #0x8                   	// #8
  403df4:	strh	w0, [x22, #2]
  403df8:	str	x21, [x23]
  403dfc:	ldp	x21, x22, [sp, #32]
  403e00:	b	403e34 <ferror@plt+0x1524>
  403e04:	ldr	x0, [sp, #120]
  403e08:	bl	402660 <free@plt>
  403e0c:	mov	w19, w20
  403e10:	b	403e34 <ferror@plt+0x1524>
  403e14:	stp	x25, x26, [sp, #64]
  403e18:	stp	x27, x28, [sp, #80]
  403e1c:	bl	402580 <abort@plt>
  403e20:	stp	x21, x22, [sp, #32]
  403e24:	stp	x25, x26, [sp, #64]
  403e28:	stp	x27, x28, [sp, #80]
  403e2c:	bl	402580 <abort@plt>
  403e30:	mov	w19, #0x0                   	// #0
  403e34:	mov	w0, w19
  403e38:	ldp	x19, x20, [sp, #16]
  403e3c:	ldp	x23, x24, [sp, #48]
  403e40:	ldp	x29, x30, [sp], #128
  403e44:	ret
  403e48:	mov	x0, #0x0                   	// #0
  403e4c:	bl	402410 <malloc@plt>
  403e50:	mov	x20, x0
  403e54:	cbz	x0, 403e64 <ferror@plt+0x1554>
  403e58:	str	x20, [x23]
  403e5c:	mov	x19, x20
  403e60:	b	403b80 <ferror@plt+0x1270>
  403e64:	stp	x27, x28, [sp, #80]
  403e68:	bl	402580 <abort@plt>
  403e6c:	sxtw	x0, w21
  403e70:	bl	402410 <malloc@plt>
  403e74:	mov	x19, x0
  403e78:	cbz	x0, 403e68 <ferror@plt+0x1558>
  403e7c:	str	x19, [x23]
  403e80:	mov	x20, x19
  403e84:	mov	x24, x22
  403e88:	mov	w27, #0x10                  	// #16
  403e8c:	mov	w26, #0x4                   	// #4
  403e90:	add	x0, x22, #0x8
  403e94:	str	x0, [sp, #104]
  403e98:	mov	w28, #0x1                   	// #1
  403e9c:	b	403b28 <ferror@plt+0x1218>
  403ea0:	sub	sp, sp, #0x460
  403ea4:	stp	x29, x30, [sp]
  403ea8:	mov	x29, sp
  403eac:	stp	x19, x20, [sp, #16]
  403eb0:	stp	x21, x22, [sp, #32]
  403eb4:	stp	x23, x24, [sp, #48]
  403eb8:	stp	x25, x26, [sp, #64]
  403ebc:	stp	x27, x28, [sp, #80]
  403ec0:	mov	x26, x0
  403ec4:	mov	x21, x1
  403ec8:	mov	x27, x2
  403ecc:	bl	402260 <strlen@plt>
  403ed0:	mov	w25, w0
  403ed4:	mov	x0, x21
  403ed8:	bl	402260 <strlen@plt>
  403edc:	mov	w23, w0
  403ee0:	str	wzr, [x27]
  403ee4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  403ee8:	add	x1, x1, #0x690
  403eec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  403ef0:	add	x0, x0, #0x6a0
  403ef4:	bl	40336c <ferror@plt+0xa5c>
  403ef8:	cbz	x0, 404020 <ferror@plt+0x1710>
  403efc:	mov	x24, x0
  403f00:	sxtw	x25, w25
  403f04:	sxtw	x23, w23
  403f08:	mov	x22, x23
  403f0c:	mov	w19, #0x400                 	// #1024
  403f10:	mov	x2, x24
  403f14:	mov	w1, w19
  403f18:	add	x0, sp, #0x60
  403f1c:	bl	4028e0 <fgets@plt>
  403f20:	cbz	x0, 404004 <ferror@plt+0x16f4>
  403f24:	mov	x2, x25
  403f28:	mov	x1, x26
  403f2c:	add	x0, sp, #0x60
  403f30:	bl	4025d0 <memcmp@plt>
  403f34:	mov	w20, w0
  403f38:	cbnz	w0, 403f10 <ferror@plt+0x1600>
  403f3c:	add	x19, sp, #0x60
  403f40:	mov	w28, #0x20                  	// #32
  403f44:	mov	w1, w28
  403f48:	mov	x0, x19
  403f4c:	bl	4026b0 <strchr@plt>
  403f50:	cbz	x0, 403f80 <ferror@plt+0x1670>
  403f54:	add	w20, w20, #0x1
  403f58:	add	x19, x0, #0x1
  403f5c:	mov	x2, x22
  403f60:	mov	x1, x21
  403f64:	mov	x0, x19
  403f68:	bl	4025d0 <memcmp@plt>
  403f6c:	cbnz	w0, 403f44 <ferror@plt+0x1634>
  403f70:	ldrb	w0, [x19, x23]
  403f74:	cmp	w0, #0x20
  403f78:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  403f7c:	b.ne	403f44 <ferror@plt+0x1634>  // b.any
  403f80:	mov	x2, x24
  403f84:	mov	w1, #0x400                 	// #1024
  403f88:	add	x0, sp, #0x60
  403f8c:	bl	4028e0 <fgets@plt>
  403f90:	cbz	x0, 404004 <ferror@plt+0x16f4>
  403f94:	mov	x2, x25
  403f98:	mov	x1, x26
  403f9c:	add	x0, sp, #0x60
  403fa0:	bl	4025d0 <memcmp@plt>
  403fa4:	cbnz	w0, 404004 <ferror@plt+0x16f4>
  403fa8:	add	x0, sp, #0x60
  403fac:	mov	w19, #0x20                  	// #32
  403fb0:	mov	w1, w19
  403fb4:	bl	4026b0 <strchr@plt>
  403fb8:	cbz	x0, 403f0c <ferror@plt+0x15fc>
  403fbc:	add	x0, x0, #0x1
  403fc0:	subs	w20, w20, #0x1
  403fc4:	b.ne	403fb0 <ferror@plt+0x16a0>  // b.any
  403fc8:	mov	x2, x27
  403fcc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  403fd0:	add	x1, x1, #0xed8
  403fd4:	bl	4027f0 <__isoc99_sscanf@plt>
  403fd8:	mov	x0, x24
  403fdc:	bl	4023f0 <fclose@plt>
  403fe0:	mov	w0, w20
  403fe4:	ldp	x19, x20, [sp, #16]
  403fe8:	ldp	x21, x22, [sp, #32]
  403fec:	ldp	x23, x24, [sp, #48]
  403ff0:	ldp	x25, x26, [sp, #64]
  403ff4:	ldp	x27, x28, [sp, #80]
  403ff8:	ldp	x29, x30, [sp]
  403ffc:	add	sp, sp, #0x460
  404000:	ret
  404004:	mov	x0, x24
  404008:	bl	4023f0 <fclose@plt>
  40400c:	bl	402870 <__errno_location@plt>
  404010:	mov	w1, #0x3                   	// #3
  404014:	str	w1, [x0]
  404018:	mov	w20, #0xffffffff            	// #-1
  40401c:	b	403fe0 <ferror@plt+0x16d0>
  404020:	mov	w20, #0xffffffff            	// #-1
  404024:	b	403fe0 <ferror@plt+0x16d0>
  404028:	stp	x29, x30, [sp, #-48]!
  40402c:	mov	x29, sp
  404030:	stp	x19, x20, [sp, #16]
  404034:	mov	x19, x0
  404038:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40403c:	add	x1, x1, #0x6b0
  404040:	bl	4024e0 <strcasecmp@plt>
  404044:	cbz	w0, 404148 <ferror@plt+0x1838>
  404048:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40404c:	add	x1, x1, #0x6b8
  404050:	mov	x0, x19
  404054:	bl	4024e0 <strcasecmp@plt>
  404058:	cbz	w0, 404158 <ferror@plt+0x1848>
  40405c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404060:	add	x1, x1, #0x6c0
  404064:	mov	x0, x19
  404068:	bl	4024e0 <strcasecmp@plt>
  40406c:	cbz	w0, 404160 <ferror@plt+0x1850>
  404070:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404074:	add	x1, x1, #0x6c8
  404078:	mov	x0, x19
  40407c:	bl	4024e0 <strcasecmp@plt>
  404080:	cbz	w0, 404168 <ferror@plt+0x1858>
  404084:	adrp	x1, 415000 <ferror@plt+0x126f0>
  404088:	add	x1, x1, #0x8a0
  40408c:	mov	x0, x19
  404090:	bl	4024e0 <strcasecmp@plt>
  404094:	cbz	w0, 404170 <ferror@plt+0x1860>
  404098:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40409c:	add	x1, x1, #0x6d8
  4040a0:	mov	x0, x19
  4040a4:	bl	4024e0 <strcasecmp@plt>
  4040a8:	cbz	w0, 404178 <ferror@plt+0x1868>
  4040ac:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4040b0:	add	x1, x1, #0x6e8
  4040b4:	mov	x0, x19
  4040b8:	bl	4024e0 <strcasecmp@plt>
  4040bc:	cbz	w0, 404180 <ferror@plt+0x1870>
  4040c0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4040c4:	add	x1, x1, #0x6f8
  4040c8:	mov	x0, x19
  4040cc:	bl	4024e0 <strcasecmp@plt>
  4040d0:	cbz	w0, 404188 <ferror@plt+0x1878>
  4040d4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4040d8:	add	x1, x1, #0x700
  4040dc:	mov	x0, x19
  4040e0:	bl	4024e0 <strcasecmp@plt>
  4040e4:	cbz	w0, 404190 <ferror@plt+0x1880>
  4040e8:	stp	x21, x22, [sp, #32]
  4040ec:	mov	x20, #0x0                   	// #0
  4040f0:	adrp	x21, 417000 <ferror@plt+0x146f0>
  4040f4:	add	x21, x21, #0xff0
  4040f8:	add	x21, x21, #0x960
  4040fc:	ldr	x1, [x21, x20, lsl #3]
  404100:	mov	x0, x19
  404104:	bl	4024e0 <strcasecmp@plt>
  404108:	cbz	w0, 404138 <ferror@plt+0x1828>
  40410c:	add	x20, x20, #0x1
  404110:	cmp	x20, #0xc
  404114:	b.ne	4040fc <ferror@plt+0x17ec>  // b.any
  404118:	mov	x2, x19
  40411c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404120:	add	x1, x1, #0x708
  404124:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404128:	ldr	x0, [x0, #3512]
  40412c:	bl	4028d0 <fprintf@plt>
  404130:	mov	w0, #0xffffffff            	// #-1
  404134:	bl	402270 <exit@plt>
  404138:	mov	w0, #0x1                   	// #1
  40413c:	lsl	w0, w0, w20
  404140:	ldp	x21, x22, [sp, #32]
  404144:	b	40414c <ferror@plt+0x183c>
  404148:	mov	w0, #0x80                  	// #128
  40414c:	ldp	x19, x20, [sp, #16]
  404150:	ldp	x29, x30, [sp], #48
  404154:	ret
  404158:	mov	w0, #0x80                  	// #128
  40415c:	b	40414c <ferror@plt+0x183c>
  404160:	mov	w0, #0x8                   	// #8
  404164:	b	40414c <ferror@plt+0x183c>
  404168:	mov	w0, #0x2                   	// #2
  40416c:	b	40414c <ferror@plt+0x183c>
  404170:	mov	w0, #0xfff                 	// #4095
  404174:	b	40414c <ferror@plt+0x183c>
  404178:	mov	w0, #0xb7f                 	// #2943
  40417c:	b	40414c <ferror@plt+0x183c>
  404180:	mov	w0, #0xb7b                 	// #2939
  404184:	b	40414c <ferror@plt+0x183c>
  404188:	mov	w0, #0x48                  	// #72
  40418c:	b	40414c <ferror@plt+0x183c>
  404190:	mov	w0, #0xfb7                 	// #4023
  404194:	b	40414c <ferror@plt+0x183c>
  404198:	stp	x29, x30, [sp, #-464]!
  40419c:	mov	x29, sp
  4041a0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4041a4:	add	x1, x1, #0xd40
  4041a8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4041ac:	add	x0, x0, #0x728
  4041b0:	bl	402430 <popen@plt>
  4041b4:	cbz	x0, 404314 <ferror@plt+0x1a04>
  4041b8:	stp	x19, x20, [sp, #16]
  4041bc:	mov	x20, x0
  4041c0:	mov	x2, x0
  4041c4:	mov	w1, #0x80                  	// #128
  4041c8:	add	x0, sp, #0x150
  4041cc:	bl	4028e0 <fgets@plt>
  4041d0:	cbz	x0, 4041f0 <ferror@plt+0x18e0>
  4041d4:	stp	x21, x22, [sp, #32]
  4041d8:	str	x23, [sp, #48]
  4041dc:	mov	x22, #0x7072                	// #28786
  4041e0:	movk	x22, #0x2e63, lsl #16
  4041e4:	mov	x23, #0x0                   	// #0
  4041e8:	add	x21, sp, #0xd4
  4041ec:	b	404234 <ferror@plt+0x1924>
  4041f0:	mov	x0, x20
  4041f4:	bl	402820 <pclose@plt>
  4041f8:	ldp	x19, x20, [sp, #16]
  4041fc:	b	404314 <ferror@plt+0x1a04>
  404200:	adrp	x1, 415000 <ferror@plt+0x126f0>
  404204:	add	x1, x1, #0x8b0
  404208:	add	x0, sp, #0x50
  40420c:	bl	4025f0 <strcmp@plt>
  404210:	cbnz	w0, 4042d8 <ferror@plt+0x19c8>
  404214:	adrp	x0, 415000 <ferror@plt+0x126f0>
  404218:	add	x0, x0, #0x8b0
  40421c:	str	x0, [x19, #24]
  404220:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404224:	add	x0, x0, #0xde8
  404228:	ldr	x1, [x0, #2104]
  40422c:	str	x1, [x19]
  404230:	str	x19, [x0, #2104]
  404234:	mov	x2, x20
  404238:	mov	w1, #0x80                  	// #128
  40423c:	add	x0, sp, #0x150
  404240:	bl	4028e0 <fgets@plt>
  404244:	cbz	x0, 404300 <ferror@plt+0x19f0>
  404248:	stp	x22, x23, [sp, #208]
  40424c:	stp	xzr, xzr, [sp, #224]
  404250:	stp	xzr, xzr, [sp, #240]
  404254:	stp	xzr, xzr, [sp, #256]
  404258:	stp	xzr, xzr, [sp, #272]
  40425c:	stp	xzr, xzr, [sp, #288]
  404260:	stp	xzr, xzr, [sp, #304]
  404264:	stp	xzr, xzr, [sp, #320]
  404268:	mov	x5, x21
  40426c:	add	x4, sp, #0x4c
  404270:	add	x3, sp, #0x50
  404274:	add	x2, sp, #0x48
  404278:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40427c:	add	x1, x1, #0x750
  404280:	add	x0, sp, #0x150
  404284:	bl	4027f0 <__isoc99_sscanf@plt>
  404288:	cmp	w0, #0x4
  40428c:	b.ne	404234 <ferror@plt+0x1924>  // b.any
  404290:	mov	x0, #0x20                  	// #32
  404294:	bl	402410 <malloc@plt>
  404298:	mov	x19, x0
  40429c:	cbz	x0, 404234 <ferror@plt+0x1924>
  4042a0:	ldr	w0, [sp, #76]
  4042a4:	str	w0, [x19, #8]
  4042a8:	add	x0, sp, #0xd0
  4042ac:	bl	402510 <strdup@plt>
  4042b0:	str	x0, [x19, #16]
  4042b4:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4042b8:	add	x1, x1, #0x8c0
  4042bc:	add	x0, sp, #0x50
  4042c0:	bl	4025f0 <strcmp@plt>
  4042c4:	cbnz	w0, 404200 <ferror@plt+0x18f0>
  4042c8:	adrp	x0, 415000 <ferror@plt+0x126f0>
  4042cc:	add	x0, x0, #0x8c0
  4042d0:	str	x0, [x19, #24]
  4042d4:	b	404220 <ferror@plt+0x1910>
  4042d8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4042dc:	add	x1, x1, #0x8c8
  4042e0:	add	x0, sp, #0x50
  4042e4:	bl	4025f0 <strcmp@plt>
  4042e8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  4042ec:	add	x1, x1, #0x8c8
  4042f0:	cmp	w0, #0x0
  4042f4:	csel	x1, x1, xzr, eq  // eq = none
  4042f8:	str	x1, [x19, #24]
  4042fc:	b	404220 <ferror@plt+0x1910>
  404300:	mov	x0, x20
  404304:	bl	402820 <pclose@plt>
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldp	x21, x22, [sp, #32]
  404310:	ldr	x23, [sp, #48]
  404314:	ldp	x29, x30, [sp], #464
  404318:	ret
  40431c:	stp	x29, x30, [sp, #-208]!
  404320:	mov	x29, sp
  404324:	stp	x19, x20, [sp, #16]
  404328:	str	x21, [sp, #32]
  40432c:	mov	x20, x0
  404330:	mov	x19, x1
  404334:	mov	x2, x0
  404338:	ldr	w3, [x2], #88
  40433c:	sub	w3, w3, #0x58
  404340:	mov	w1, #0x13                  	// #19
  404344:	add	x0, sp, #0x30
  404348:	bl	4156e8 <ferror@plt+0x12dd8>
  40434c:	ldrb	w1, [x20, #17]
  404350:	str	w1, [x19, #552]
  404354:	ldrb	w1, [x20, #16]
  404358:	and	w2, w1, #0xffff
  40435c:	strh	w1, [x19, #286]
  404360:	strh	w1, [x19, #22]
  404364:	ldrh	w1, [x20, #20]
  404368:	rev16	w1, w1
  40436c:	and	w1, w1, #0xffff
  404370:	str	w1, [x19, #544]
  404374:	ldrh	w1, [x20, #22]
  404378:	rev16	w1, w1
  40437c:	and	w1, w1, #0xffff
  404380:	str	w1, [x19, #548]
  404384:	ldr	w1, [x20, #76]
  404388:	str	w1, [x19, #560]
  40438c:	ldr	w1, [x20, #72]
  404390:	str	w1, [x19, #556]
  404394:	ldr	w1, [x20, #84]
  404398:	str	w1, [x19, #564]
  40439c:	ldr	w1, [x20, #80]
  4043a0:	str	w1, [x19, #568]
  4043a4:	ldr	w0, [x20, #56]
  4043a8:	str	w0, [x19, #576]
  4043ac:	ldr	w0, [x20, #64]
  4043b0:	ldr	w1, [x20, #60]
  4043b4:	orr	x0, x1, x0, lsl #32
  4043b8:	str	x0, [x19, #584]
  4043bc:	str	wzr, [x19, #608]
  4043c0:	ldr	x0, [sp, #168]
  4043c4:	cbz	x0, 4043d0 <ferror@plt+0x1ac0>
  4043c8:	ldr	w0, [x0, #4]
  4043cc:	str	w0, [x19, #608]
  4043d0:	ldr	x1, [sp, #128]
  4043d4:	mov	w0, #0x0                   	// #0
  4043d8:	cbz	x1, 4043e0 <ferror@plt+0x1ad0>
  4043dc:	ldrb	w0, [x1, #4]
  4043e0:	strh	w0, [x19, #14]
  4043e4:	cmp	w2, #0x2
  4043e8:	b.eq	40442c <ferror@plt+0x1b1c>  // b.none
  4043ec:	mov	w0, #0x10                  	// #16
  4043f0:	strh	w0, [x19, #282]
  4043f4:	strh	w0, [x19, #18]
  4043f8:	ldrh	w21, [x19, #18]
  4043fc:	mov	x2, x21
  404400:	add	x1, x20, #0x18
  404404:	add	x0, x19, #0x18
  404408:	bl	402230 <memcpy@plt>
  40440c:	mov	x2, x21
  404410:	add	x1, x20, #0x28
  404414:	add	x0, x19, #0x120
  404418:	bl	402230 <memcpy@plt>
  40441c:	ldp	x19, x20, [sp, #16]
  404420:	ldr	x21, [sp, #32]
  404424:	ldp	x29, x30, [sp], #208
  404428:	ret
  40442c:	mov	w0, #0x4                   	// #4
  404430:	strh	w0, [x19, #282]
  404434:	strh	w0, [x19, #18]
  404438:	b	4043f8 <ferror@plt+0x1ae8>
  40443c:	stp	x29, x30, [sp, #-320]!
  404440:	mov	x29, sp
  404444:	stp	x19, x20, [sp, #16]
  404448:	str	x21, [sp, #32]
  40444c:	mov	x21, x0
  404450:	mov	x20, x1
  404454:	mov	w19, w2
  404458:	bl	40db1c <ferror@plt+0xb20c>
  40445c:	cbz	w0, 404470 <ferror@plt+0x1b60>
  404460:	ldrh	w1, [x20, #6]
  404464:	mov	w0, #0x1                   	// #1
  404468:	cmp	w1, #0x2
  40446c:	b.eq	404480 <ferror@plt+0x1b70>  // b.none
  404470:	ldp	x19, x20, [sp, #16]
  404474:	ldr	x21, [sp, #32]
  404478:	ldp	x29, x30, [sp], #320
  40447c:	ret
  404480:	ldrh	w1, [x21, #6]
  404484:	cmp	w1, #0xa
  404488:	b.ne	404470 <ferror@plt+0x1b60>  // b.any
  40448c:	ldr	w1, [x21, #8]
  404490:	cbnz	w1, 404470 <ferror@plt+0x1b60>
  404494:	ldr	w1, [x21, #12]
  404498:	cbnz	w1, 404470 <ferror@plt+0x1b60>
  40449c:	ldr	w1, [x21, #16]
  4044a0:	cmn	w1, #0x10, lsl #12
  4044a4:	b.ne	404470 <ferror@plt+0x1b60>  // b.any
  4044a8:	mov	x2, #0x108                 	// #264
  4044ac:	mov	x1, x21
  4044b0:	add	x0, sp, #0x38
  4044b4:	bl	402230 <memcpy@plt>
  4044b8:	ldr	w0, [x21, #20]
  4044bc:	str	w0, [sp, #64]
  4044c0:	mov	w2, w19
  4044c4:	mov	x1, x20
  4044c8:	add	x0, sp, #0x38
  4044cc:	bl	40db1c <ferror@plt+0xb20c>
  4044d0:	b	404470 <ferror@plt+0x1b60>
  4044d4:	stp	x29, x30, [sp, #-16]!
  4044d8:	mov	x29, sp
  4044dc:	ldrh	w1, [x0]
  4044e0:	cmp	w1, #0x2
  4044e4:	b.eq	404500 <ferror@plt+0x1bf0>  // b.none
  4044e8:	cmp	w1, #0xa
  4044ec:	b.eq	404514 <ferror@plt+0x1c04>  // b.none
  4044f0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4044f4:	add	x0, x0, #0x5e0
  4044f8:	ldp	x29, x30, [sp], #16
  4044fc:	ret
  404500:	add	x2, x0, #0x4
  404504:	mov	w1, #0x4                   	// #4
  404508:	mov	w0, #0x2                   	// #2
  40450c:	bl	40e2f8 <ferror@plt+0xb9e8>
  404510:	b	4044f8 <ferror@plt+0x1be8>
  404514:	add	x2, x0, #0x8
  404518:	mov	w1, #0x10                  	// #16
  40451c:	mov	w0, #0xa                   	// #10
  404520:	bl	40e2f8 <ferror@plt+0xb9e8>
  404524:	b	4044f8 <ferror@plt+0x1be8>
  404528:	stp	x29, x30, [sp, #-48]!
  40452c:	mov	x29, sp
  404530:	stp	x19, x20, [sp, #16]
  404534:	mov	w19, #0x4dd3                	// #19923
  404538:	movk	w19, #0x1062, lsl #16
  40453c:	umull	x19, w0, w19
  404540:	lsr	x19, x19, #38
  404544:	mov	w3, #0x8889                	// #34953
  404548:	movk	w3, #0x8888, lsl #16
  40454c:	smull	x3, w19, w3
  404550:	lsr	x3, x3, #32
  404554:	add	w3, w19, w3
  404558:	asr	w3, w3, #5
  40455c:	lsl	w2, w3, #4
  404560:	sub	w2, w2, w3
  404564:	sub	w20, w19, w2, lsl #2
  404568:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  40456c:	strb	wzr, [x1, #1576]
  404570:	cbnz	w3, 4045f0 <ferror@plt+0x1ce0>
  404574:	mov	w19, #0x4dd3                	// #19923
  404578:	movk	w19, #0x1062, lsl #16
  40457c:	umull	x19, w0, w19
  404580:	lsr	x19, x19, #38
  404584:	mov	w1, #0x3e8                 	// #1000
  404588:	msub	w19, w19, w1, w0
  40458c:	cbz	w20, 4045d4 <ferror@plt+0x1cc4>
  404590:	cmp	w20, #0x9
  404594:	b.gt	404620 <ferror@plt+0x1d10>
  404598:	str	x21, [sp, #32]
  40459c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4045a0:	add	x0, x0, #0xde8
  4045a4:	add	x21, x0, #0x840
  4045a8:	mov	x0, x21
  4045ac:	bl	402260 <strlen@plt>
  4045b0:	add	x0, x21, x0
  4045b4:	cbz	w19, 404648 <ferror@plt+0x1d38>
  4045b8:	adrp	x3, 416000 <ferror@plt+0x136f0>
  4045bc:	add	x3, x3, #0x768
  4045c0:	ldr	x21, [sp, #32]
  4045c4:	mov	w2, w20
  4045c8:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4045cc:	add	x1, x1, #0x778
  4045d0:	bl	402330 <sprintf@plt>
  4045d4:	cbnz	w19, 404658 <ferror@plt+0x1d48>
  4045d8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4045dc:	add	x0, x0, #0xde8
  4045e0:	add	x0, x0, #0x840
  4045e4:	ldp	x19, x20, [sp, #16]
  4045e8:	ldp	x29, x30, [sp], #48
  4045ec:	ret
  4045f0:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4045f4:	add	x2, x2, #0x770
  4045f8:	mov	x1, #0x30                  	// #48
  4045fc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404600:	add	x0, x0, #0xde8
  404604:	add	x0, x0, #0x840
  404608:	bl	4023b0 <snprintf@plt>
  40460c:	cmp	w19, #0x257
  404610:	b.gt	4045d8 <ferror@plt+0x1cc8>
  404614:	cbz	w20, 4045d8 <ferror@plt+0x1cc8>
  404618:	cmp	w20, #0x9
  40461c:	b.le	404684 <ferror@plt+0x1d74>
  404620:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404624:	add	x0, x0, #0xde8
  404628:	add	x19, x0, #0x840
  40462c:	mov	x0, x19
  404630:	bl	402260 <strlen@plt>
  404634:	add	x0, x19, x0
  404638:	mov	w19, #0x0                   	// #0
  40463c:	adrp	x3, 416000 <ferror@plt+0x136f0>
  404640:	add	x3, x3, #0x760
  404644:	b	4045c4 <ferror@plt+0x1cb4>
  404648:	adrp	x3, 416000 <ferror@plt+0x136f0>
  40464c:	add	x3, x3, #0x760
  404650:	ldr	x21, [sp, #32]
  404654:	b	4045c4 <ferror@plt+0x1cb4>
  404658:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40465c:	add	x20, x20, #0xde8
  404660:	add	x20, x20, #0x840
  404664:	mov	x0, x20
  404668:	bl	402260 <strlen@plt>
  40466c:	mov	w2, w19
  404670:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404674:	add	x1, x1, #0x780
  404678:	add	x0, x20, x0
  40467c:	bl	402330 <sprintf@plt>
  404680:	b	4045d8 <ferror@plt+0x1cc8>
  404684:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404688:	add	x0, x0, #0xde8
  40468c:	add	x19, x0, #0x840
  404690:	mov	x0, x19
  404694:	bl	402260 <strlen@plt>
  404698:	add	x0, x19, x0
  40469c:	mov	w19, #0x0                   	// #0
  4046a0:	adrp	x3, 416000 <ferror@plt+0x136f0>
  4046a4:	add	x3, x3, #0x760
  4046a8:	b	4045c4 <ferror@plt+0x1cb4>
  4046ac:	stp	x29, x30, [sp, #-32]!
  4046b0:	mov	x29, sp
  4046b4:	str	x19, [sp, #16]
  4046b8:	mov	x19, x0
  4046bc:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4046c0:	ldr	w0, [x0, #1680]
  4046c4:	cbnz	w0, 404708 <ferror@plt+0x1df8>
  4046c8:	mov	x0, #0x848000000000        	// #145685290680320
  4046cc:	movk	x0, #0x412e, lsl #48
  4046d0:	fmov	d1, x0
  4046d4:	fcmpe	d0, d1
  4046d8:	b.gt	404728 <ferror@plt+0x1e18>
  4046dc:	mov	x0, #0x400000000000        	// #70368744177664
  4046e0:	movk	x0, #0x408f, lsl #48
  4046e4:	fmov	d1, x0
  4046e8:	fcmpe	d0, d1
  4046ec:	b.le	404740 <ferror@plt+0x1e30>
  4046f0:	fdiv	d0, d0, d1
  4046f4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4046f8:	add	x1, x1, #0x798
  4046fc:	mov	x0, x19
  404700:	bl	402330 <sprintf@plt>
  404704:	b	404718 <ferror@plt+0x1e08>
  404708:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40470c:	add	x1, x1, #0x788
  404710:	mov	x0, x19
  404714:	bl	402330 <sprintf@plt>
  404718:	mov	x0, x19
  40471c:	ldr	x19, [sp, #16]
  404720:	ldp	x29, x30, [sp], #32
  404724:	ret
  404728:	fdiv	d0, d0, d1
  40472c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404730:	add	x1, x1, #0x790
  404734:	mov	x0, x19
  404738:	bl	402330 <sprintf@plt>
  40473c:	b	404718 <ferror@plt+0x1e08>
  404740:	adrp	x1, 416000 <ferror@plt+0x136f0>
  404744:	add	x1, x1, #0x8c8
  404748:	mov	x0, x19
  40474c:	bl	402330 <sprintf@plt>
  404750:	b	404718 <ferror@plt+0x1e08>
  404754:	sub	sp, sp, #0x230
  404758:	stp	x29, x30, [sp]
  40475c:	mov	x29, sp
  404760:	stp	x19, x20, [sp, #16]
  404764:	stp	x23, x24, [sp, #48]
  404768:	mov	x20, x0
  40476c:	mov	x19, x1
  404770:	mov	w24, w2
  404774:	stp	xzr, xzr, [sp, #432]
  404778:	str	x0, [sp, #424]
  40477c:	str	w2, [sp, #432]
  404780:	mov	w2, #0x4                   	// #4
  404784:	mov	w1, #0x0                   	// #0
  404788:	add	x0, sp, #0x1f8
  40478c:	bl	413b80 <ferror@plt+0x11270>
  404790:	str	w0, [sp, #108]
  404794:	cbnz	w0, 404ba0 <ferror@plt+0x2290>
  404798:	ldrb	w0, [x20, #24]
  40479c:	cbnz	w0, 404800 <ferror@plt+0x1ef0>
  4047a0:	stp	x21, x22, [sp, #32]
  4047a4:	stp	x25, x26, [sp, #64]
  4047a8:	stp	x27, x28, [sp, #80]
  4047ac:	mov	w0, #0xe240                	// #57920
  4047b0:	movk	w0, #0x1, lsl #16
  4047b4:	str	w0, [sp, #536]
  4047b8:	str	x19, [sp, #544]
  4047bc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4047c0:	ldr	w19, [x0, #3560]
  4047c4:	cmp	w19, #0xa
  4047c8:	mov	w0, #0x2                   	// #2
  4047cc:	csel	w19, w19, w0, eq  // eq = none
  4047d0:	cmp	w24, #0x6
  4047d4:	mov	w28, #0x12                  	// #18
  4047d8:	mov	w0, #0x13                  	// #19
  4047dc:	csel	w28, w28, w0, eq  // eq = none
  4047e0:	and	w28, w28, #0xffff
  4047e4:	mov	w23, #0xe240                	// #57920
  4047e8:	movk	w23, #0x1, lsl #16
  4047ec:	add	x21, sp, #0x110
  4047f0:	add	x27, sp, #0x88
  4047f4:	add	x26, sp, #0xd8
  4047f8:	add	x25, sp, #0x158
  4047fc:	b	404a34 <ferror@plt+0x2124>
  404800:	mov	w2, #0x4                   	// #4
  404804:	mov	w1, #0x0                   	// #0
  404808:	add	x0, sp, #0x1c0
  40480c:	bl	413b80 <ferror@plt+0x11270>
  404810:	cbnz	w0, 40482c <ferror@plt+0x1f1c>
  404814:	stp	x21, x22, [sp, #32]
  404818:	stp	x25, x26, [sp, #64]
  40481c:	stp	x27, x28, [sp, #80]
  404820:	add	x0, sp, #0x1c0
  404824:	str	x0, [sp, #440]
  404828:	b	4047ac <ferror@plt+0x1e9c>
  40482c:	add	x0, sp, #0x1f8
  404830:	bl	413b4c <ferror@plt+0x1123c>
  404834:	mov	w0, #0xffffffff            	// #-1
  404838:	str	w0, [sp, #108]
  40483c:	b	404b88 <ferror@plt+0x2278>
  404840:	str	xzr, [sp, #152]
  404844:	str	wzr, [sp, #160]
  404848:	mov	w0, #0x10                  	// #16
  40484c:	strh	w0, [sp, #152]
  404850:	add	x0, sp, #0x210
  404854:	stp	xzr, xzr, [x0, #-184]
  404858:	stp	xzr, xzr, [x0, #-168]
  40485c:	stp	xzr, xzr, [x0, #-152]
  404860:	stp	xzr, xzr, [x0, #-136]
  404864:	str	xzr, [sp, #408]
  404868:	str	wzr, [sp, #416]
  40486c:	mov	w0, #0x4c                  	// #76
  404870:	str	w0, [sp, #344]
  404874:	mov	w0, #0x301                 	// #769
  404878:	strh	w0, [sp, #350]
  40487c:	str	w23, [sp, #352]
  404880:	mov	w0, #0x2                   	// #2
  404884:	strb	w0, [sp, #360]
  404888:	ldr	w0, [x20, #4]
  40488c:	str	w0, [sp, #412]
  404890:	str	xzr, [sp, #128]
  404894:	cmp	w24, #0x11
  404898:	b.eq	4049d0 <ferror@plt+0x20c0>  // b.none
  40489c:	strh	w28, [sp, #348]
  4048a0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4048a4:	ldr	w0, [x0, #1640]
  4048a8:	cbz	w0, 4048b4 <ferror@plt+0x1fa4>
  4048ac:	mov	w0, #0x41                  	// #65
  4048b0:	strb	w0, [sp, #363]
  4048b4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4048b8:	ldr	w0, [x0, #1644]
  4048bc:	cbz	w0, 4048cc <ferror@plt+0x1fbc>
  4048c0:	ldrb	w0, [sp, #363]
  4048c4:	orr	w0, w0, #0xe
  4048c8:	strb	w0, [sp, #363]
  4048cc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4048d0:	ldr	w0, [x0, #1648]
  4048d4:	cbz	w0, 4048e4 <ferror@plt+0x1fd4>
  4048d8:	ldrb	w0, [sp, #363]
  4048dc:	orr	w0, w0, #0x30
  4048e0:	strb	w0, [sp, #363]
  4048e4:	str	x25, [sp, #168]
  4048e8:	mov	x0, #0x4c                  	// #76
  4048ec:	str	x0, [sp, #176]
  4048f0:	ldr	x0, [x20, #16]
  4048f4:	mov	w1, #0x1                   	// #1
  4048f8:	cbz	x0, 40494c <ferror@plt+0x203c>
  4048fc:	add	x1, sp, #0x80
  404900:	bl	40386c <ferror@plt+0xf5c>
  404904:	mov	w1, #0x1                   	// #1
  404908:	cbz	w0, 40494c <ferror@plt+0x203c>
  40490c:	strh	w1, [sp, #114]
  404910:	add	w1, w0, #0x4
  404914:	strh	w1, [sp, #112]
  404918:	add	x1, sp, #0x70
  40491c:	str	x1, [sp, #184]
  404920:	mov	x1, #0x4                   	// #4
  404924:	str	x1, [sp, #192]
  404928:	ldr	x1, [sp, #128]
  40492c:	str	x1, [sp, #200]
  404930:	sxtw	x1, w0
  404934:	str	x1, [sp, #208]
  404938:	ldr	w1, [sp, #344]
  40493c:	add	w1, w1, #0x4
  404940:	add	w0, w1, w0
  404944:	str	w0, [sp, #344]
  404948:	mov	w1, #0x3                   	// #3
  40494c:	stp	xzr, xzr, [sp, #224]
  404950:	stp	xzr, xzr, [sp, #240]
  404954:	stp	xzr, xzr, [sp, #256]
  404958:	add	x0, sp, #0x98
  40495c:	str	x0, [sp, #216]
  404960:	mov	w0, #0xc                   	// #12
  404964:	str	w0, [sp, #224]
  404968:	add	x0, sp, #0xa8
  40496c:	str	x0, [sp, #232]
  404970:	sxtw	x1, w1
  404974:	str	x1, [sp, #240]
  404978:	mov	w2, #0x0                   	// #0
  40497c:	mov	x1, x26
  404980:	mov	w0, w22
  404984:	bl	4024b0 <sendmsg@plt>
  404988:	tbnz	x0, #63, 4049c8 <ferror@plt+0x20b8>
  40498c:	mov	w3, #0x0                   	// #0
  404990:	add	x2, sp, #0x1a8
  404994:	adrp	x1, 407000 <ferror@plt+0x46f0>
  404998:	add	x1, x1, #0x8a8
  40499c:	add	x0, sp, #0x1f8
  4049a0:	bl	4146f4 <ferror@plt+0x11de4>
  4049a4:	cbnz	w0, 404b64 <ferror@plt+0x2254>
  4049a8:	cmp	w19, #0x2
  4049ac:	b.ne	404b68 <ferror@plt+0x2258>  // b.any
  4049b0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049b4:	ldr	w0, [x0, #3560]
  4049b8:	cmp	w0, #0x2
  4049bc:	b.eq	404b68 <ferror@plt+0x2258>  // b.none
  4049c0:	mov	w19, #0xa                   	// #10
  4049c4:	b	404a34 <ferror@plt+0x2124>
  4049c8:	mov	w0, w22
  4049cc:	bl	402540 <close@plt>
  4049d0:	mov	w0, #0xffffffff            	// #-1
  4049d4:	str	w0, [sp, #108]
  4049d8:	b	404b68 <ferror@plt+0x2258>
  4049dc:	stp	xzr, xzr, [sp, #352]
  4049e0:	stp	xzr, xzr, [sp, #368]
  4049e4:	stp	xzr, xzr, [sp, #384]
  4049e8:	str	x27, [sp, #344]
  4049ec:	mov	w0, #0xc                   	// #12
  4049f0:	str	w0, [sp, #352]
  4049f4:	str	x26, [sp, #360]
  4049f8:	sxtw	x1, w1
  4049fc:	str	x1, [sp, #368]
  404a00:	mov	w2, #0x0                   	// #0
  404a04:	mov	x1, x25
  404a08:	mov	w0, w22
  404a0c:	bl	4024b0 <sendmsg@plt>
  404a10:	tbnz	x0, #63, 404b50 <ferror@plt+0x2240>
  404a14:	mov	w3, #0x0                   	// #0
  404a18:	add	x2, sp, #0x1a8
  404a1c:	adrp	x1, 407000 <ferror@plt+0x46f0>
  404a20:	add	x1, x1, #0x8a8
  404a24:	add	x0, sp, #0x1f8
  404a28:	bl	4146f4 <ferror@plt+0x11de4>
  404a2c:	cbz	w0, 4049a8 <ferror@plt+0x2098>
  404a30:	ldr	w19, [sp, #108]
  404a34:	ldr	w22, [sp, #504]
  404a38:	str	xzr, [sp, #136]
  404a3c:	str	wzr, [sp, #144]
  404a40:	mov	w0, #0x10                  	// #16
  404a44:	strh	w0, [sp, #136]
  404a48:	add	x0, sp, #0x210
  404a4c:	stp	xzr, xzr, [x0, #-248]
  404a50:	stp	xzr, xzr, [x0, #-232]
  404a54:	stp	xzr, xzr, [x0, #-216]
  404a58:	stp	xzr, xzr, [x0, #-200]
  404a5c:	mov	w0, #0x48                  	// #72
  404a60:	str	w0, [sp, #272]
  404a64:	mov	w0, #0x14                  	// #20
  404a68:	strh	w0, [sp, #276]
  404a6c:	mov	w0, #0x301                 	// #769
  404a70:	strh	w0, [sp, #278]
  404a74:	str	w23, [sp, #280]
  404a78:	str	xzr, [sp, #120]
  404a7c:	cbz	w19, 404840 <ferror@plt+0x1f30>
  404a80:	stp	xzr, xzr, [x21, #16]
  404a84:	stp	xzr, xzr, [x21, #32]
  404a88:	stp	xzr, xzr, [x21, #48]
  404a8c:	str	xzr, [x21, #64]
  404a90:	strb	w19, [sp, #288]
  404a94:	strb	w24, [sp, #289]
  404a98:	ldr	w0, [x20, #4]
  404a9c:	str	w0, [sp, #292]
  404aa0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  404aa4:	ldr	w0, [x0, #1640]
  404aa8:	cbz	w0, 404ab4 <ferror@plt+0x21a4>
  404aac:	mov	w0, #0x41                  	// #65
  404ab0:	strb	w0, [sp, #290]
  404ab4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  404ab8:	ldr	w0, [x0, #1644]
  404abc:	cbz	w0, 404acc <ferror@plt+0x21bc>
  404ac0:	ldrb	w0, [sp, #290]
  404ac4:	orr	w0, w0, #0xe
  404ac8:	strb	w0, [sp, #290]
  404acc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  404ad0:	ldr	w0, [x0, #1648]
  404ad4:	cbz	w0, 404ae4 <ferror@plt+0x21d4>
  404ad8:	ldrb	w0, [sp, #290]
  404adc:	orr	w0, w0, #0x30
  404ae0:	strb	w0, [sp, #290]
  404ae4:	str	x21, [sp, #216]
  404ae8:	mov	x0, #0x48                  	// #72
  404aec:	str	x0, [sp, #224]
  404af0:	ldr	x0, [x20, #16]
  404af4:	mov	w1, #0x1                   	// #1
  404af8:	cbz	x0, 4049dc <ferror@plt+0x20cc>
  404afc:	add	x1, sp, #0x78
  404b00:	bl	40386c <ferror@plt+0xf5c>
  404b04:	mov	w1, #0x1                   	// #1
  404b08:	cbz	w0, 4049dc <ferror@plt+0x20cc>
  404b0c:	strh	w1, [sp, #170]
  404b10:	add	w1, w0, #0x4
  404b14:	strh	w1, [sp, #168]
  404b18:	add	x1, sp, #0xa8
  404b1c:	str	x1, [sp, #232]
  404b20:	mov	x1, #0x4                   	// #4
  404b24:	str	x1, [sp, #240]
  404b28:	ldr	x1, [sp, #120]
  404b2c:	str	x1, [sp, #248]
  404b30:	sxtw	x1, w0
  404b34:	str	x1, [sp, #256]
  404b38:	ldr	w1, [sp, #272]
  404b3c:	add	w1, w1, #0x4
  404b40:	add	w0, w1, w0
  404b44:	str	w0, [sp, #272]
  404b48:	mov	w1, #0x3                   	// #3
  404b4c:	b	4049dc <ferror@plt+0x20cc>
  404b50:	mov	w0, w22
  404b54:	bl	402540 <close@plt>
  404b58:	mov	w0, #0xffffffff            	// #-1
  404b5c:	str	w0, [sp, #108]
  404b60:	b	404b68 <ferror@plt+0x2258>
  404b64:	str	w0, [sp, #108]
  404b68:	add	x0, sp, #0x1f8
  404b6c:	bl	413b4c <ferror@plt+0x1123c>
  404b70:	ldr	x0, [sp, #440]
  404b74:	cbz	x0, 404bac <ferror@plt+0x229c>
  404b78:	bl	413b4c <ferror@plt+0x1123c>
  404b7c:	ldp	x21, x22, [sp, #32]
  404b80:	ldp	x25, x26, [sp, #64]
  404b84:	ldp	x27, x28, [sp, #80]
  404b88:	ldr	w0, [sp, #108]
  404b8c:	ldp	x19, x20, [sp, #16]
  404b90:	ldp	x23, x24, [sp, #48]
  404b94:	ldp	x29, x30, [sp]
  404b98:	add	sp, sp, #0x230
  404b9c:	ret
  404ba0:	mov	w0, #0xffffffff            	// #-1
  404ba4:	str	w0, [sp, #108]
  404ba8:	b	404b88 <ferror@plt+0x2278>
  404bac:	ldp	x21, x22, [sp, #32]
  404bb0:	ldp	x25, x26, [sp, #64]
  404bb4:	ldp	x27, x28, [sp, #80]
  404bb8:	b	404b88 <ferror@plt+0x2278>
  404bbc:	stp	x29, x30, [sp, #-112]!
  404bc0:	mov	x29, sp
  404bc4:	stp	x19, x20, [sp, #16]
  404bc8:	stp	x21, x22, [sp, #32]
  404bcc:	mov	x22, x0
  404bd0:	mov	x19, x1
  404bd4:	mov	x20, x2
  404bd8:	mov	x21, x3
  404bdc:	mov	w2, #0x4                   	// #4
  404be0:	mov	w1, #0x0                   	// #0
  404be4:	add	x0, sp, #0x38
  404be8:	bl	413b80 <ferror@plt+0x11270>
  404bec:	cbnz	w0, 404c4c <ferror@plt+0x233c>
  404bf0:	mov	w0, #0xe240                	// #57920
  404bf4:	movk	w0, #0x1, lsl #16
  404bf8:	str	w0, [sp, #88]
  404bfc:	mov	w2, w20
  404c00:	mov	x1, x19
  404c04:	add	x0, sp, #0x38
  404c08:	bl	414494 <ferror@plt+0x11b84>
  404c0c:	mov	w19, #0xffffffff            	// #-1
  404c10:	tbnz	w0, #31, 404c30 <ferror@plt+0x2320>
  404c14:	mov	w3, #0x0                   	// #0
  404c18:	mov	x2, x22
  404c1c:	mov	x1, x21
  404c20:	add	x0, sp, #0x38
  404c24:	bl	4146f4 <ferror@plt+0x11de4>
  404c28:	cmp	w0, #0x0
  404c2c:	csetm	w19, ne  // ne = any
  404c30:	add	x0, sp, #0x38
  404c34:	bl	413b4c <ferror@plt+0x1123c>
  404c38:	mov	w0, w19
  404c3c:	ldp	x19, x20, [sp, #16]
  404c40:	ldp	x21, x22, [sp, #32]
  404c44:	ldp	x29, x30, [sp], #112
  404c48:	ret
  404c4c:	mov	w19, #0xffffffff            	// #-1
  404c50:	b	404c38 <ferror@plt+0x2328>
  404c54:	stp	x29, x30, [sp, #-320]!
  404c58:	mov	x29, sp
  404c5c:	stp	x19, x20, [sp, #16]
  404c60:	stp	x21, x22, [sp, #32]
  404c64:	stp	x23, x24, [sp, #48]
  404c68:	mov	x20, x0
  404c6c:	mov	x21, x1
  404c70:	mov	x22, x2
  404c74:	mov	w23, w3
  404c78:	mov	x2, x0
  404c7c:	mov	w1, #0x100                 	// #256
  404c80:	add	x0, sp, #0x40
  404c84:	bl	4028e0 <fgets@plt>
  404c88:	cbz	x0, 404d08 <ferror@plt+0x23f8>
  404c8c:	add	x19, sp, #0x40
  404c90:	mov	w24, #0x100                 	// #256
  404c94:	mov	x2, x20
  404c98:	mov	w1, w24
  404c9c:	mov	x0, x19
  404ca0:	bl	4028e0 <fgets@plt>
  404ca4:	cbz	x0, 404d08 <ferror@plt+0x23f8>
  404ca8:	mov	x0, x19
  404cac:	bl	402260 <strlen@plt>
  404cb0:	cbz	w0, 404ce4 <ferror@plt+0x23d4>
  404cb4:	sub	w0, w0, #0x1
  404cb8:	ldrb	w1, [x19, w0, sxtw]
  404cbc:	cmp	w1, #0xa
  404cc0:	b.ne	404ce4 <ferror@plt+0x23d4>  // b.any
  404cc4:	strb	wzr, [x19, w0, sxtw]
  404cc8:	mov	w2, w23
  404ccc:	mov	x1, x22
  404cd0:	mov	x0, x19
  404cd4:	blr	x21
  404cd8:	tbz	w0, #31, 404c94 <ferror@plt+0x2384>
  404cdc:	mov	w0, #0x0                   	// #0
  404ce0:	b	404cf4 <ferror@plt+0x23e4>
  404ce4:	bl	402870 <__errno_location@plt>
  404ce8:	mov	w1, #0xffffffea            	// #-22
  404cec:	str	w1, [x0]
  404cf0:	mov	w0, #0xffffffff            	// #-1
  404cf4:	ldp	x19, x20, [sp, #16]
  404cf8:	ldp	x21, x22, [sp, #32]
  404cfc:	ldp	x23, x24, [sp, #48]
  404d00:	ldp	x29, x30, [sp], #320
  404d04:	ret
  404d08:	mov	x0, x20
  404d0c:	bl	402910 <ferror@plt>
  404d10:	cmp	w0, #0x0
  404d14:	csetm	w0, ne  // ne = any
  404d18:	b	404cf4 <ferror@plt+0x23e4>
  404d1c:	stp	x29, x30, [sp, #-112]!
  404d20:	mov	x29, sp
  404d24:	stp	x21, x22, [sp, #32]
  404d28:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  404d2c:	ldr	x21, [x0, #1544]
  404d30:	cbz	x21, 4050d8 <ferror@plt+0x27c8>
  404d34:	stp	x19, x20, [sp, #16]
  404d38:	stp	x23, x24, [sp, #48]
  404d3c:	stp	x25, x26, [sp, #64]
  404d40:	stp	x27, x28, [sp, #80]
  404d44:	add	x20, x21, #0x10
  404d48:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  404d4c:	add	x0, x0, #0xde8
  404d50:	ldr	x2, [x0, #2088]
  404d54:	ldr	x0, [x0, #2072]
  404d58:	ldrh	w0, [x0]
  404d5c:	and	x1, x0, #0x1
  404d60:	ldr	x0, [x2, #8]
  404d64:	add	x0, x0, x1
  404d68:	str	x0, [x2, #8]
  404d6c:	mov	w0, #0x1                   	// #1
  404d70:	bl	402760 <isatty@plt>
  404d74:	mov	w19, #0x50                  	// #80
  404d78:	cbnz	w0, 404d94 <ferror@plt+0x2484>
  404d7c:	mov	w25, #0x1                   	// #1
  404d80:	adrp	x22, 430000 <memcpy@GLIBC_2.17>
  404d84:	add	x22, x22, #0x388
  404d88:	add	x22, x22, #0x8
  404d8c:	mov	x26, x22
  404d90:	b	404de8 <ferror@plt+0x24d8>
  404d94:	add	x2, sp, #0x68
  404d98:	mov	x1, #0x5413                	// #21523
  404d9c:	mov	w0, #0x1                   	// #1
  404da0:	bl	402900 <ioctl@plt>
  404da4:	cmn	w0, #0x1
  404da8:	b.eq	404d7c <ferror@plt+0x246c>  // b.none
  404dac:	ldrh	w19, [sp, #106]
  404db0:	cmp	w19, #0x0
  404db4:	mov	w0, #0x50                  	// #80
  404db8:	csel	w19, w19, w0, ne  // ne = any
  404dbc:	b	404d7c <ferror@plt+0x246c>
  404dc0:	ldr	w0, [x22, #32]
  404dc4:	cmp	w0, w19
  404dc8:	csel	w0, w0, w19, le
  404dcc:	str	w0, [x22, #28]
  404dd0:	cmp	w0, #0x0
  404dd4:	csel	w25, w25, w24, eq  // eq = none
  404dd8:	add	x22, x22, #0x28
  404ddc:	sub	x0, x22, x26
  404de0:	cmp	x0, #0x168
  404de4:	b.gt	404e0c <ferror@plt+0x24fc>
  404de8:	ldr	w24, [x22, #24]
  404dec:	cbnz	w24, 404dd8 <ferror@plt+0x24c8>
  404df0:	cbnz	w25, 404dc0 <ferror@plt+0x24b0>
  404df4:	ldr	w23, [x22, #32]
  404df8:	cbz	w23, 404dc0 <ferror@plt+0x24b0>
  404dfc:	ldr	x0, [x22, #16]
  404e00:	bl	402260 <strlen@plt>
  404e04:	add	w0, w23, w0
  404e08:	b	404dc4 <ferror@plt+0x24b4>
  404e0c:	adrp	x2, 430000 <memcpy@GLIBC_2.17>
  404e10:	add	x2, x2, #0x388
  404e14:	sub	x6, x2, #0x20
  404e18:	mov	w9, #0x0                   	// #0
  404e1c:	mov	w8, #0x0                   	// #0
  404e20:	add	x2, x2, #0x8
  404e24:	mov	x3, x2
  404e28:	mov	w10, #0x0                   	// #0
  404e2c:	b	404e7c <ferror@plt+0x256c>
  404e30:	add	w1, w1, #0x1
  404e34:	str	w1, [x0, #28]
  404e38:	sub	w4, w4, #0x1
  404e3c:	sub	x0, x0, #0x28
  404e40:	cmp	x0, x6
  404e44:	b.ls	404e60 <ferror@plt+0x2550>  // b.plast
  404e48:	ldr	w1, [x0, #28]
  404e4c:	cbz	w1, 404e3c <ferror@plt+0x252c>
  404e50:	add	w1, w7, w1
  404e54:	cbnz	w4, 404e30 <ferror@plt+0x2520>
  404e58:	str	w1, [x0, #28]
  404e5c:	b	404e3c <ferror@plt+0x252c>
  404e60:	mov	x6, x2
  404e64:	mov	w8, w10
  404e68:	mov	w9, w10
  404e6c:	add	x2, x2, #0x28
  404e70:	sub	x0, x2, x3
  404e74:	cmp	x0, #0x168
  404e78:	b.gt	405118 <ferror@plt+0x2808>
  404e7c:	ldr	w0, [x2, #28]
  404e80:	cbz	w0, 404e6c <ferror@plt+0x255c>
  404e84:	add	w5, w8, #0x1
  404e88:	add	w4, w0, w9
  404e8c:	add	x7, x2, #0x28
  404e90:	sub	x0, x7, x3
  404e94:	cmp	x0, #0x168
  404e98:	b.gt	405110 <ferror@plt+0x2800>
  404e9c:	mov	x0, x7
  404ea0:	ldr	w1, [x0, #28]
  404ea4:	cbnz	w1, 4050e4 <ferror@plt+0x27d4>
  404ea8:	add	x0, x0, #0x28
  404eac:	sub	x1, x0, x3
  404eb0:	cmp	x1, #0x168
  404eb4:	b.le	404ea0 <ferror@plt+0x2590>
  404eb8:	cmp	w4, w19
  404ebc:	b.eq	4050fc <ferror@plt+0x27ec>  // b.none
  404ec0:	cmp	w4, w19
  404ec4:	b.le	404ed4 <ferror@plt+0x25c4>
  404ec8:	sub	x2, x2, #0x28
  404ecc:	mov	w5, w8
  404ed0:	mov	w4, w9
  404ed4:	sub	w0, w19, w4
  404ed8:	sdiv	w7, w0, w5
  404edc:	msub	w4, w7, w5, w0
  404ee0:	cmp	x2, x6
  404ee4:	b.ls	404ef0 <ferror@plt+0x25e0>  // b.plast
  404ee8:	mov	x0, x2
  404eec:	b	404e48 <ferror@plt+0x2538>
  404ef0:	mov	x6, x2
  404ef4:	mov	w8, w10
  404ef8:	mov	w9, w10
  404efc:	b	404e6c <ferror@plt+0x255c>
  404f00:	adrp	x19, 430000 <memcpy@GLIBC_2.17>
  404f04:	add	x19, x19, #0x388
  404f08:	add	x19, x19, #0x8
  404f0c:	b	405144 <ferror@plt+0x2834>
  404f10:	ldr	x1, [x19, #16]
  404f14:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404f18:	add	x0, x0, #0xd20
  404f1c:	bl	402850 <printf@plt>
  404f20:	mov	w22, w0
  404f24:	b	404fb0 <ferror@plt+0x26a0>
  404f28:	mov	w2, #0x20                  	// #32
  404f2c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404f30:	add	x0, x0, #0x7a0
  404f34:	bl	402850 <printf@plt>
  404f38:	mov	w23, w0
  404f3c:	b	404ff8 <ferror@plt+0x26e8>
  404f40:	mov	w23, #0x0                   	// #0
  404f44:	b	404ff8 <ferror@plt+0x26e8>
  404f48:	mov	w2, #0x20                  	// #32
  404f4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  404f50:	add	x0, x0, #0x7a0
  404f54:	bl	402850 <printf@plt>
  404f58:	b	405050 <ferror@plt+0x2740>
  404f5c:	mov	w0, w23
  404f60:	bl	402890 <putchar@plt>
  404f64:	add	x19, x25, #0x8
  404f68:	mov	w22, w26
  404f6c:	ldr	w0, [x19, #24]
  404f70:	cbz	w0, 404f88 <ferror@plt+0x2678>
  404f74:	sub	x0, x19, x21
  404f78:	cmp	x0, #0x168
  404f7c:	add	x19, x19, #0x28
  404f80:	b.ne	404f6c <ferror@plt+0x265c>  // b.any
  404f84:	b	404f5c <ferror@plt+0x264c>
  404f88:	ldr	x0, [x28, #2088]
  404f8c:	ldrh	w20, [x20]
  404f90:	add	w20, w20, #0x1
  404f94:	and	x20, x20, #0x1fffe
  404f98:	add	x20, x24, x20
  404f9c:	ldr	x1, [x0, #8]
  404fa0:	cmp	x20, x1
  404fa4:	b.eq	405058 <ferror@plt+0x2748>  // b.none
  404fa8:	add	w23, w22, #0x1
  404fac:	cbnz	w22, 404f10 <ferror@plt+0x2600>
  404fb0:	mov	w27, w22
  404fb4:	mov	w22, w23
  404fb8:	ldr	w23, [x19, #28]
  404fbc:	cbz	w23, 404ff8 <ferror@plt+0x26e8>
  404fc0:	ldr	w0, [x19]
  404fc4:	cbz	w0, 404f40 <ferror@plt+0x2630>
  404fc8:	ldrh	w1, [x20]
  404fcc:	sub	w23, w23, w1
  404fd0:	sub	w1, w23, w27
  404fd4:	add	w1, w1, #0x1
  404fd8:	add	w1, w1, w1, lsr #31
  404fdc:	asr	w1, w1, #1
  404fe0:	sub	w23, w23, w27
  404fe4:	cmp	w0, #0x1
  404fe8:	csel	w1, w23, w1, ne  // ne = any
  404fec:	mov	w23, #0x0                   	// #0
  404ff0:	cmp	w1, #0x0
  404ff4:	b.gt	404f28 <ferror@plt+0x2618>
  404ff8:	mov	x24, x20
  404ffc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405000:	ldr	x3, [x0, #3536]
  405004:	ldrh	w2, [x24], #2
  405008:	mov	x1, #0x1                   	// #1
  40500c:	mov	x0, x24
  405010:	bl	4026d0 <fwrite@plt>
  405014:	ldr	w2, [x19, #28]
  405018:	cbz	w2, 405050 <ferror@plt+0x2740>
  40501c:	ldr	w3, [x19]
  405020:	cmp	w3, #0x2
  405024:	b.eq	405050 <ferror@plt+0x2740>  // b.none
  405028:	add	w23, w27, w23
  40502c:	add	w23, w23, w0
  405030:	sub	w1, w2, w23
  405034:	add	w1, w1, w1, lsr #31
  405038:	asr	w1, w1, #1
  40503c:	sub	w23, w2, w23
  405040:	cmp	w3, #0x1
  405044:	csel	w1, w23, w1, ne  // ne = any
  405048:	cmp	w1, #0x0
  40504c:	b.gt	404f48 <ferror@plt+0x2638>
  405050:	mov	w23, #0xa                   	// #10
  405054:	b	404f74 <ferror@plt+0x2664>
  405058:	ldr	x20, [x0]
  40505c:	str	x20, [x28, #2088]
  405060:	cbz	x20, 40506c <ferror@plt+0x275c>
  405064:	add	x20, x20, #0x10
  405068:	b	404fa8 <ferror@plt+0x2698>
  40506c:	cbz	w22, 405078 <ferror@plt+0x2768>
  405070:	mov	w0, #0xa                   	// #10
  405074:	bl	402890 <putchar@plt>
  405078:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40507c:	add	x0, x0, #0xde8
  405080:	ldr	x19, [x0, #2080]
  405084:	str	x19, [x0, #2088]
  405088:	cbz	x19, 4050a8 <ferror@plt+0x2798>
  40508c:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405090:	add	x20, x20, #0xde8
  405094:	mov	x0, x19
  405098:	ldr	x19, [x19]
  40509c:	str	x19, [x20, #2088]
  4050a0:	bl	402660 <free@plt>
  4050a4:	cbnz	x19, 405094 <ferror@plt+0x2784>
  4050a8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4050ac:	add	x0, x0, #0xde8
  4050b0:	str	xzr, [x0, #2080]
  4050b4:	str	wzr, [x0, #2096]
  4050b8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4050bc:	add	x0, x0, #0x388
  4050c0:	add	x1, x0, #0x8
  4050c4:	str	x1, [x0, #408]
  4050c8:	ldp	x19, x20, [sp, #16]
  4050cc:	ldp	x23, x24, [sp, #48]
  4050d0:	ldp	x25, x26, [sp, #64]
  4050d4:	ldp	x27, x28, [sp, #80]
  4050d8:	ldp	x21, x22, [sp, #32]
  4050dc:	ldp	x29, x30, [sp], #112
  4050e0:	ret
  4050e4:	cmp	w4, w19
  4050e8:	b.ge	404eb8 <ferror@plt+0x25a8>  // b.tcont
  4050ec:	mov	w8, w5
  4050f0:	mov	w9, w4
  4050f4:	mov	x2, x7
  4050f8:	b	404e7c <ferror@plt+0x256c>
  4050fc:	mov	x6, x2
  405100:	add	x2, x2, #0x28
  405104:	mov	w8, w10
  405108:	mov	w9, w10
  40510c:	b	404e7c <ferror@plt+0x256c>
  405110:	cmp	w4, w19
  405114:	b.ne	404ec0 <ferror@plt+0x25b0>  // b.any
  405118:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40511c:	str	x21, [x0, #1552]
  405120:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  405124:	ldr	w0, [x0, #940]
  405128:	cbnz	w0, 404f00 <ferror@plt+0x25f0>
  40512c:	adrp	x19, 430000 <memcpy@GLIBC_2.17>
  405130:	add	x19, x19, #0x388
  405134:	add	x19, x19, #0x8
  405138:	add	x19, x19, #0x28
  40513c:	ldr	w0, [x19, #28]
  405140:	cbz	w0, 405138 <ferror@plt+0x2828>
  405144:	mov	w22, #0x1                   	// #1
  405148:	mov	w27, #0x0                   	// #0
  40514c:	adrp	x25, 430000 <memcpy@GLIBC_2.17>
  405150:	add	x25, x25, #0x388
  405154:	add	x21, x25, #0x8
  405158:	mov	w26, #0x0                   	// #0
  40515c:	adrp	x28, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405160:	add	x28, x28, #0xde8
  405164:	b	404fb8 <ferror@plt+0x26a8>
  405168:	stp	x29, x30, [sp, #-48]!
  40516c:	mov	x29, sp
  405170:	stp	x19, x20, [sp, #16]
  405174:	str	x21, [sp, #32]
  405178:	mov	x20, x0
  40517c:	mov	x21, x1
  405180:	ldr	w19, [x0]
  405184:	cmp	w19, #0x5
  405188:	b.eq	40540c <ferror@plt+0x2afc>  // b.none
  40518c:	b.le	4051c4 <ferror@plt+0x28b4>
  405190:	cmp	w19, #0x9
  405194:	b.eq	4052a0 <ferror@plt+0x2990>  // b.none
  405198:	b.gt	405270 <ferror@plt+0x2960>
  40519c:	cmp	w19, #0x7
  4051a0:	b.eq	405434 <ferror@plt+0x2b24>  // b.none
  4051a4:	cmp	w19, #0x8
  4051a8:	b.ne	405250 <ferror@plt+0x2940>  // b.any
  4051ac:	ldr	x0, [x0, #16]
  4051b0:	ldr	w1, [x1, #544]
  4051b4:	ldr	w0, [x0, #264]
  4051b8:	cmp	w1, w0
  4051bc:	cset	w19, le
  4051c0:	b	405420 <ferror@plt+0x2b10>
  4051c4:	cmp	w19, #0x2
  4051c8:	b.eq	40548c <ferror@plt+0x2b7c>  // b.none
  4051cc:	b.le	4051ec <ferror@plt+0x28dc>
  4051d0:	cmp	w19, #0x3
  4051d4:	b.eq	405464 <ferror@plt+0x2b54>  // b.none
  4051d8:	ldr	x0, [x0, #16]
  4051dc:	bl	405168 <ferror@plt+0x2858>
  4051e0:	cmp	w0, #0x0
  4051e4:	cset	w19, eq  // eq = none
  4051e8:	b	405420 <ferror@plt+0x2b10>
  4051ec:	cbz	w19, 405354 <ferror@plt+0x2a44>
  4051f0:	cmp	w19, #0x1
  4051f4:	b.ne	4054b4 <ferror@plt+0x2ba4>  // b.any
  4051f8:	ldr	x20, [x0, #16]
  4051fc:	ldrh	w0, [x20, #6]
  405200:	cmp	w0, #0x1
  405204:	b.eq	4053dc <ferror@plt+0x2acc>  // b.none
  405208:	ldr	w0, [x20, #264]
  40520c:	cmn	w0, #0x1
  405210:	b.eq	405220 <ferror@plt+0x2910>  // b.none
  405214:	ldr	w1, [x1, #544]
  405218:	cmp	w0, w1
  40521c:	b.ne	4054c8 <ferror@plt+0x2bb8>  // b.any
  405220:	ldrsh	w0, [x20, #4]
  405224:	cbz	w0, 405420 <ferror@plt+0x2b10>
  405228:	add	x21, x21, #0x10
  40522c:	ldrsh	w2, [x20, #4]
  405230:	mov	x1, x20
  405234:	mov	x0, x21
  405238:	bl	40443c <ferror@plt+0x1b2c>
  40523c:	cbz	w0, 405420 <ferror@plt+0x2b10>
  405240:	ldr	x20, [x20, #280]
  405244:	cbnz	x20, 40522c <ferror@plt+0x291c>
  405248:	mov	w19, #0x0                   	// #0
  40524c:	b	405420 <ferror@plt+0x2b10>
  405250:	cmp	w19, #0x6
  405254:	b.ne	4054b4 <ferror@plt+0x2ba4>  // b.any
  405258:	ldr	x0, [x0, #16]
  40525c:	ldr	w1, [x1, #548]
  405260:	ldr	w0, [x0, #264]
  405264:	cmp	w1, w0
  405268:	cset	w19, le
  40526c:	b	405420 <ferror@plt+0x2b10>
  405270:	cmp	w19, #0xa
  405274:	b.eq	40544c <ferror@plt+0x2b3c>  // b.none
  405278:	cmp	w19, #0xb
  40527c:	b.ne	4054b4 <ferror@plt+0x2ba4>  // b.any
  405280:	ldr	x1, [x0, #16]
  405284:	ldr	w0, [x21, #608]
  405288:	ldr	w2, [x1, #276]
  40528c:	and	w0, w0, w2
  405290:	ldr	w1, [x1, #272]
  405294:	cmp	w0, w1
  405298:	cset	w19, eq  // eq = none
  40529c:	b	405420 <ferror@plt+0x2b10>
  4052a0:	ldrh	w0, [x1, #22]
  4052a4:	cmp	w0, #0x1
  4052a8:	b.eq	4052d4 <ferror@plt+0x29c4>  // b.none
  4052ac:	cmp	w0, #0x11
  4052b0:	b.eq	40531c <ferror@plt+0x2a0c>  // b.none
  4052b4:	cmp	w0, #0x10
  4052b8:	b.eq	405338 <ferror@plt+0x2a28>  // b.none
  4052bc:	cmp	w0, #0x28
  4052c0:	b.eq	405344 <ferror@plt+0x2a34>  // b.none
  4052c4:	ldr	w0, [x1, #544]
  4052c8:	bl	4033d8 <ferror@plt+0xac8>
  4052cc:	mov	w19, w0
  4052d0:	b	405420 <ferror@plt+0x2b10>
  4052d4:	ldr	x20, [x1, #24]
  4052d8:	mov	w19, #0x1                   	// #1
  4052dc:	cbz	x20, 405420 <ferror@plt+0x2b10>
  4052e0:	ldrb	w0, [x20]
  4052e4:	mov	w19, #0x0                   	// #0
  4052e8:	cmp	w0, #0x40
  4052ec:	b.ne	405420 <ferror@plt+0x2b10>  // b.any
  4052f0:	mov	x0, x20
  4052f4:	bl	402260 <strlen@plt>
  4052f8:	cmp	x0, #0x6
  4052fc:	b.ne	405420 <ferror@plt+0x2b10>  // b.any
  405300:	adrp	x1, 416000 <ferror@plt+0x136f0>
  405304:	add	x1, x1, #0x7a8
  405308:	add	x0, x20, #0x1
  40530c:	bl	4026a0 <strspn@plt>
  405310:	cmp	x0, #0x5
  405314:	cset	w19, eq  // eq = none
  405318:	b	405420 <ferror@plt+0x2b10>
  40531c:	ldr	w0, [x1, #544]
  405320:	mov	w19, #0x0                   	// #0
  405324:	cbnz	w0, 405420 <ferror@plt+0x2b10>
  405328:	ldr	w0, [x1, #24]
  40532c:	cmp	w0, #0x0
  405330:	cset	w19, eq  // eq = none
  405334:	b	405420 <ferror@plt+0x2b10>
  405338:	ldr	w19, [x1, #544]
  40533c:	lsr	w19, w19, #31
  405340:	b	405420 <ferror@plt+0x2b10>
  405344:	ldr	w0, [x1, #544]
  405348:	cmp	w0, #0x3ff
  40534c:	cset	w19, gt
  405350:	b	405420 <ferror@plt+0x2b10>
  405354:	ldr	x20, [x0, #16]
  405358:	ldrh	w0, [x20, #6]
  40535c:	cmp	w0, #0x1
  405360:	b.eq	4053a8 <ferror@plt+0x2a98>  // b.none
  405364:	ldr	w0, [x20, #264]
  405368:	cmn	w0, #0x1
  40536c:	b.eq	40537c <ferror@plt+0x2a6c>  // b.none
  405370:	ldr	w1, [x1, #548]
  405374:	cmp	w0, w1
  405378:	b.ne	405420 <ferror@plt+0x2b10>  // b.any
  40537c:	ldrsh	w0, [x20, #4]
  405380:	cbz	w0, 4054b8 <ferror@plt+0x2ba8>
  405384:	add	x21, x21, #0x118
  405388:	ldrsh	w2, [x20, #4]
  40538c:	mov	x1, x20
  405390:	mov	x0, x21
  405394:	bl	40443c <ferror@plt+0x1b2c>
  405398:	cbz	w0, 4054c0 <ferror@plt+0x2bb0>
  40539c:	ldr	x20, [x20, #280]
  4053a0:	cbnz	x20, 405388 <ferror@plt+0x2a78>
  4053a4:	b	405420 <ferror@plt+0x2b10>
  4053a8:	ldr	x0, [x20, #8]
  4053ac:	mov	w19, #0x1                   	// #1
  4053b0:	cbz	x0, 405420 <ferror@plt+0x2b10>
  4053b4:	ldr	x3, [x1, #288]
  4053b8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4053bc:	add	x1, x1, #0x5e0
  4053c0:	cmp	x3, #0x0
  4053c4:	mov	w2, #0x0                   	// #0
  4053c8:	csel	x1, x1, x3, eq  // eq = none
  4053cc:	bl	4026e0 <fnmatch@plt>
  4053d0:	cmp	w0, #0x0
  4053d4:	cset	w19, eq  // eq = none
  4053d8:	b	405420 <ferror@plt+0x2b10>
  4053dc:	ldr	x0, [x20, #8]
  4053e0:	cbz	x0, 405420 <ferror@plt+0x2b10>
  4053e4:	ldr	x3, [x1, #24]
  4053e8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4053ec:	add	x1, x1, #0x5e0
  4053f0:	cmp	x3, #0x0
  4053f4:	mov	w2, #0x0                   	// #0
  4053f8:	csel	x1, x1, x3, eq  // eq = none
  4053fc:	bl	4026e0 <fnmatch@plt>
  405400:	cmp	w0, #0x0
  405404:	cset	w19, eq  // eq = none
  405408:	b	405420 <ferror@plt+0x2b10>
  40540c:	ldr	x0, [x0, #16]
  405410:	ldr	w1, [x1, #548]
  405414:	ldr	w0, [x0, #264]
  405418:	cmp	w1, w0
  40541c:	cset	w19, ge  // ge = tcont
  405420:	mov	w0, w19
  405424:	ldp	x19, x20, [sp, #16]
  405428:	ldr	x21, [sp, #32]
  40542c:	ldp	x29, x30, [sp], #48
  405430:	ret
  405434:	ldr	x0, [x0, #16]
  405438:	ldr	w1, [x1, #544]
  40543c:	ldr	w0, [x0, #264]
  405440:	cmp	w1, w0
  405444:	cset	w19, ge  // ge = tcont
  405448:	b	405420 <ferror@plt+0x2b10>
  40544c:	ldr	x0, [x0, #16]
  405450:	ldr	w1, [x0, #268]
  405454:	ldr	w0, [x21, #576]
  405458:	cmp	w1, w0
  40545c:	cset	w19, eq  // eq = none
  405460:	b	405420 <ferror@plt+0x2b10>
  405464:	ldr	x0, [x0, #16]
  405468:	bl	405168 <ferror@plt+0x2858>
  40546c:	mov	w19, w0
  405470:	cbz	w0, 405420 <ferror@plt+0x2b10>
  405474:	mov	x1, x21
  405478:	ldr	x0, [x20, #8]
  40547c:	bl	405168 <ferror@plt+0x2858>
  405480:	cmp	w0, #0x0
  405484:	cset	w19, ne  // ne = any
  405488:	b	405420 <ferror@plt+0x2b10>
  40548c:	ldr	x0, [x0, #16]
  405490:	bl	405168 <ferror@plt+0x2858>
  405494:	mov	w19, #0x1                   	// #1
  405498:	cbnz	w0, 405420 <ferror@plt+0x2b10>
  40549c:	mov	x1, x21
  4054a0:	ldr	x0, [x20, #8]
  4054a4:	bl	405168 <ferror@plt+0x2858>
  4054a8:	cmp	w0, #0x0
  4054ac:	cset	w19, ne  // ne = any
  4054b0:	b	405420 <ferror@plt+0x2b10>
  4054b4:	bl	402580 <abort@plt>
  4054b8:	mov	w19, #0x1                   	// #1
  4054bc:	b	405420 <ferror@plt+0x2b10>
  4054c0:	mov	w19, #0x1                   	// #1
  4054c4:	b	405420 <ferror@plt+0x2b10>
  4054c8:	mov	w19, #0x0                   	// #0
  4054cc:	b	405420 <ferror@plt+0x2b10>
  4054d0:	stp	x29, x30, [sp, #-48]!
  4054d4:	mov	x29, sp
  4054d8:	stp	x19, x20, [sp, #16]
  4054dc:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4054e0:	add	x0, x0, #0x388
  4054e4:	ldr	x20, [x0, #408]
  4054e8:	add	x0, x0, #0x8
  4054ec:	sub	x19, x20, x0
  4054f0:	cmp	x19, #0x168
  4054f4:	b.ne	4055e0 <ferror@plt+0x2cd0>  // b.any
  4054f8:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4054fc:	ldr	w0, [x0, #1560]
  405500:	cmp	w0, #0x4
  405504:	b.gt	4055a0 <ferror@plt+0x2c90>
  405508:	ldr	w0, [x20, #24]
  40550c:	cbnz	w0, 4055c4 <ferror@plt+0x2cb4>
  405510:	str	x21, [sp, #32]
  405514:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  405518:	add	x0, x0, #0xde8
  40551c:	ldr	x21, [x0, #2088]
  405520:	ldr	x1, [x0, #2072]
  405524:	ldrh	w0, [x1]
  405528:	and	w4, w0, #0x1
  40552c:	ldr	w2, [x20, #32]
  405530:	cmp	w0, w2
  405534:	b.le	40553c <ferror@plt+0x2c2c>
  405538:	str	w0, [x20, #32]
  40553c:	ldr	x3, [x21, #8]
  405540:	add	x0, x21, #0x10
  405544:	sub	x0, x3, x0
  405548:	add	w0, w4, w0
  40554c:	mov	w2, #0xffff0               	// #1048560
  405550:	sub	w0, w2, w0
  405554:	cmp	w0, #0x1
  405558:	b.ls	4055a8 <ferror@plt+0x2c98>  // b.plast
  40555c:	ldrh	w0, [x1], #2
  405560:	add	w0, w0, #0x1
  405564:	and	w2, w0, #0xfffffffe
  405568:	and	x0, x0, #0x1fffe
  40556c:	add	x0, x1, x0
  405570:	adrp	x3, 434000 <stdin@@GLIBC_2.17+0x228>
  405574:	str	x0, [x3, #1536]
  405578:	strh	wzr, [x1, w2, sxtw]
  40557c:	add	x0, x0, #0x2
  405580:	str	x0, [x21, #8]
  405584:	cmp	x19, #0x168
  405588:	b.eq	4055c0 <ferror@plt+0x2cb0>  // b.none
  40558c:	ldr	x21, [sp, #32]
  405590:	add	x20, x20, #0x28
  405594:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  405598:	str	x20, [x0, #1312]
  40559c:	b	4055d4 <ferror@plt+0x2cc4>
  4055a0:	bl	404d1c <ferror@plt+0x240c>
  4055a4:	b	4055d4 <ferror@plt+0x2cc4>
  4055a8:	and	x4, x4, #0xffff
  4055ac:	add	x3, x3, x4
  4055b0:	str	x3, [x21, #8]
  4055b4:	bl	403818 <ferror@plt+0xf08>
  4055b8:	str	x0, [x21]
  4055bc:	b	405584 <ferror@plt+0x2c74>
  4055c0:	ldr	x21, [sp, #32]
  4055c4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4055c8:	add	x0, x0, #0x388
  4055cc:	add	x1, x0, #0x8
  4055d0:	str	x1, [x0, #408]
  4055d4:	ldp	x19, x20, [sp, #16]
  4055d8:	ldp	x29, x30, [sp], #48
  4055dc:	ret
  4055e0:	ldr	w0, [x20, #24]
  4055e4:	cbz	w0, 405510 <ferror@plt+0x2c00>
  4055e8:	b	405590 <ferror@plt+0x2c80>
  4055ec:	adrp	x2, 430000 <memcpy@GLIBC_2.17>
  4055f0:	add	x2, x2, #0x388
  4055f4:	add	x3, x2, #0x8
  4055f8:	ldr	x1, [x2, #408]
  4055fc:	sub	x1, x1, x3
  405600:	asr	x1, x1, #3
  405604:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  405608:	movk	x2, #0xcccd
  40560c:	mul	x1, x1, x2
  405610:	cmp	x1, w0, uxtw
  405614:	b.eq	405668 <ferror@plt+0x2d58>  // b.none
  405618:	stp	x29, x30, [sp, #-48]!
  40561c:	mov	x29, sp
  405620:	stp	x19, x20, [sp, #16]
  405624:	stp	x21, x22, [sp, #32]
  405628:	mov	w20, w0
  40562c:	adrp	x19, 430000 <memcpy@GLIBC_2.17>
  405630:	add	x19, x19, #0x388
  405634:	mov	x22, x3
  405638:	mov	x21, x2
  40563c:	bl	4054d0 <ferror@plt+0x2bc0>
  405640:	ldr	x0, [x19, #408]
  405644:	sub	x0, x0, x22
  405648:	asr	x0, x0, #3
  40564c:	mul	x0, x0, x21
  405650:	cmp	x0, x20
  405654:	b.ne	40563c <ferror@plt+0x2d2c>  // b.any
  405658:	ldp	x19, x20, [sp, #16]
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	ldp	x29, x30, [sp], #48
  405664:	ret
  405668:	ret
  40566c:	stp	x29, x30, [sp, #-336]!
  405670:	mov	x29, sp
  405674:	stp	x21, x22, [sp, #32]
  405678:	mov	x22, x0
  40567c:	str	x1, [sp, #280]
  405680:	str	x2, [sp, #288]
  405684:	str	x3, [sp, #296]
  405688:	str	x4, [sp, #304]
  40568c:	str	x5, [sp, #312]
  405690:	str	x6, [sp, #320]
  405694:	str	x7, [sp, #328]
  405698:	str	q0, [sp, #144]
  40569c:	str	q1, [sp, #160]
  4056a0:	str	q2, [sp, #176]
  4056a4:	str	q3, [sp, #192]
  4056a8:	str	q4, [sp, #208]
  4056ac:	str	q5, [sp, #224]
  4056b0:	str	q6, [sp, #240]
  4056b4:	str	q7, [sp, #256]
  4056b8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  4056bc:	ldr	x0, [x0, #1312]
  4056c0:	ldr	w0, [x0, #24]
  4056c4:	cbnz	w0, 4057b8 <ferror@plt+0x2ea8>
  4056c8:	stp	x19, x20, [sp, #16]
  4056cc:	stp	x23, x24, [sp, #48]
  4056d0:	stp	x25, x26, [sp, #64]
  4056d4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4056d8:	ldr	x0, [x0, #1544]
  4056dc:	cbz	x0, 4057c4 <ferror@plt+0x2eb4>
  4056e0:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4056e4:	add	x21, x21, #0xde8
  4056e8:	add	x25, sp, #0x110
  4056ec:	mov	w24, #0xffffffc8            	// #-56
  4056f0:	mov	w23, #0xffffff80            	// #-128
  4056f4:	ldr	x0, [x21, #2072]
  4056f8:	ldrh	w4, [x0], #2
  4056fc:	add	x1, sp, #0x150
  405700:	str	x1, [sp, #112]
  405704:	str	x1, [sp, #120]
  405708:	str	x25, [sp, #128]
  40570c:	str	w24, [sp, #136]
  405710:	str	w23, [sp, #140]
  405714:	ldr	x2, [x21, #2088]
  405718:	ldp	x6, x7, [sp, #112]
  40571c:	stp	x6, x7, [sp, #80]
  405720:	ldp	x6, x7, [sp, #128]
  405724:	stp	x6, x7, [sp, #96]
  405728:	add	x3, x2, #0x10
  40572c:	ldr	x1, [x2, #8]
  405730:	sub	x1, x1, x3
  405734:	mov	w19, #0xffff0               	// #1048560
  405738:	sub	w1, w19, w1
  40573c:	add	x3, sp, #0x50
  405740:	mov	x2, x22
  405744:	sxtw	x1, w1
  405748:	add	x0, x0, x4
  40574c:	bl	402800 <vsnprintf@plt>
  405750:	ldr	x20, [x21, #2088]
  405754:	ldr	x26, [x21, #2072]
  405758:	ldr	x4, [x20, #8]
  40575c:	add	x3, x20, #0x10
  405760:	sub	x2, x4, x3
  405764:	sub	w2, w19, w2
  405768:	cmp	w0, w2
  40576c:	ccmn	w0, #0x1, #0x4, lt  // lt = tstop
  405770:	b.ne	4057d4 <ferror@plt+0x2ec4>  // b.any
  405774:	cmp	x26, x3
  405778:	b.ne	4057dc <ferror@plt+0x2ecc>  // b.any
  40577c:	ldrh	w5, [x3]
  405780:	mov	w1, #0xffff                	// #65535
  405784:	sub	w1, w1, w5
  405788:	cmp	w0, w2
  40578c:	csel	w0, w0, w2, le
  405790:	cmp	w1, w0
  405794:	csel	w0, w1, w0, le
  405798:	add	x4, x4, w0, sxtw
  40579c:	str	x4, [x20, #8]
  4057a0:	ldrh	w1, [x3]
  4057a4:	add	w0, w0, w1
  4057a8:	strh	w0, [x3]
  4057ac:	ldp	x19, x20, [sp, #16]
  4057b0:	ldp	x23, x24, [sp, #48]
  4057b4:	ldp	x25, x26, [sp, #64]
  4057b8:	ldp	x21, x22, [sp, #32]
  4057bc:	ldp	x29, x30, [sp], #336
  4057c0:	ret
  4057c4:	bl	403818 <ferror@plt+0xf08>
  4057c8:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  4057cc:	str	x0, [x1, #1544]
  4057d0:	b	4056e0 <ferror@plt+0x2dd0>
  4057d4:	mov	x3, x26
  4057d8:	b	40577c <ferror@plt+0x2e6c>
  4057dc:	bl	403818 <ferror@plt+0xf08>
  4057e0:	str	x0, [x20]
  4057e4:	ldrh	w2, [x26]
  4057e8:	add	x2, x2, #0x2
  4057ec:	mov	x1, x26
  4057f0:	add	x0, x0, #0x10
  4057f4:	bl	402230 <memcpy@plt>
  4057f8:	ldr	x1, [x20]
  4057fc:	ldrh	w2, [x26]
  405800:	ldr	x0, [x1, #8]
  405804:	add	x0, x0, x2
  405808:	str	x0, [x1, #8]
  40580c:	ldrh	w1, [x26]
  405810:	mov	x0, #0xfffffffffffffffe    	// #-2
  405814:	sub	x1, x0, x1
  405818:	ldr	x0, [x20, #8]
  40581c:	add	x0, x0, x1
  405820:	str	x0, [x20, #8]
  405824:	b	4056f4 <ferror@plt+0x2de4>
  405828:	stp	x29, x30, [sp, #-32]!
  40582c:	mov	x29, sp
  405830:	stp	x19, x20, [sp, #16]
  405834:	mov	x19, x0
  405838:	ldr	w0, [x0, #616]
  40583c:	cbz	w0, 405884 <ferror@plt+0x2f74>
  405840:	cmp	w0, #0x4
  405844:	b.ls	405850 <ferror@plt+0x2f40>  // b.plast
  405848:	mov	w0, #0x5                   	// #5
  40584c:	str	w0, [x19, #616]
  405850:	adrp	x0, 417000 <ferror@plt+0x146f0>
  405854:	add	x0, x0, #0xff0
  405858:	add	x0, x0, #0x9c0
  40585c:	ldr	w1, [x19, #616]
  405860:	ldr	x20, [x0, x1, lsl #3]
  405864:	ldr	w0, [x19, #620]
  405868:	bl	404528 <ferror@plt+0x1c18>
  40586c:	ldr	w3, [x19, #804]
  405870:	mov	x2, x0
  405874:	mov	x1, x20
  405878:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40587c:	add	x0, x0, #0x7c0
  405880:	bl	40566c <ferror@plt+0x2d5c>
  405884:	ldp	x19, x20, [sp, #16]
  405888:	ldp	x29, x30, [sp], #32
  40588c:	ret
  405890:	stp	x29, x30, [sp, #-32]!
  405894:	mov	x29, sp
  405898:	str	x19, [sp, #16]
  40589c:	mov	x19, x0
  4058a0:	ldr	w1, [x0, #568]
  4058a4:	cbnz	w1, 4058dc <ferror@plt+0x2fcc>
  4058a8:	ldr	w1, [x19, #564]
  4058ac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4058b0:	add	x0, x0, #0x7e0
  4058b4:	bl	40566c <ferror@plt+0x2d5c>
  4058b8:	ldr	x1, [x19, #584]
  4058bc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4058c0:	add	x0, x0, #0x7e8
  4058c4:	bl	40566c <ferror@plt+0x2d5c>
  4058c8:	ldr	w1, [x19, #608]
  4058cc:	cbnz	w1, 4058ec <ferror@plt+0x2fdc>
  4058d0:	ldr	x19, [sp, #16]
  4058d4:	ldp	x29, x30, [sp], #32
  4058d8:	ret
  4058dc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4058e0:	add	x0, x0, #0x7d8
  4058e4:	bl	40566c <ferror@plt+0x2d5c>
  4058e8:	b	4058a8 <ferror@plt+0x2f98>
  4058ec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4058f0:	add	x0, x0, #0x7f8
  4058f4:	bl	40566c <ferror@plt+0x2d5c>
  4058f8:	b	4058d0 <ferror@plt+0x2fc0>
  4058fc:	stp	x29, x30, [sp, #-48]!
  405900:	mov	x29, sp
  405904:	stp	x19, x20, [sp, #16]
  405908:	str	x21, [sp, #32]
  40590c:	mov	x20, x0
  405910:	sxtw	x21, w1
  405914:	ldr	x19, [x0, x21, lsl #3]
  405918:	cbz	x19, 405988 <ferror@plt+0x3078>
  40591c:	ldr	w7, [x19, #28]
  405920:	ldr	w6, [x19, #24]
  405924:	ldr	w5, [x19, #20]
  405928:	ldr	w4, [x19, #16]
  40592c:	ldr	w3, [x19, #12]
  405930:	ldr	w2, [x19, #8]
  405934:	ldr	w1, [x19, #4]
  405938:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40593c:	add	x0, x0, #0x820
  405940:	bl	40566c <ferror@plt+0x2d5c>
  405944:	ldr	x0, [x20, x21, lsl #3]
  405948:	ldrh	w0, [x0]
  40594c:	sub	x0, x0, #0x4
  405950:	cmp	x0, #0x1f
  405954:	b.hi	4059b8 <ferror@plt+0x30a8>  // b.pmore
  405958:	ldr	x0, [x20, x21, lsl #3]
  40595c:	ldrh	w0, [x0]
  405960:	sub	x0, x0, #0x4
  405964:	cmp	x0, #0x23
  405968:	b.hi	4059cc <ferror@plt+0x30bc>  // b.pmore
  40596c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405970:	add	x0, x0, #0x7d0
  405974:	bl	40566c <ferror@plt+0x2d5c>
  405978:	ldp	x19, x20, [sp, #16]
  40597c:	ldr	x21, [sp, #32]
  405980:	ldp	x29, x30, [sp], #48
  405984:	ret
  405988:	cmp	w1, #0x7
  40598c:	b.ne	405978 <ferror@plt+0x3068>  // b.any
  405990:	ldr	x0, [x0, #8]
  405994:	cbz	x0, 405978 <ferror@plt+0x3068>
  405998:	ldr	w4, [x0, #16]
  40599c:	ldr	w3, [x0, #12]
  4059a0:	ldr	w2, [x0, #8]
  4059a4:	ldr	w1, [x0, #4]
  4059a8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4059ac:	add	x0, x0, #0x808
  4059b0:	bl	40566c <ferror@plt+0x2d5c>
  4059b4:	b	405978 <ferror@plt+0x3068>
  4059b8:	ldr	w1, [x19, #32]
  4059bc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4059c0:	add	x0, x0, #0x848
  4059c4:	bl	40566c <ferror@plt+0x2d5c>
  4059c8:	b	405958 <ferror@plt+0x3048>
  4059cc:	ldr	w1, [x19, #36]
  4059d0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4059d4:	add	x0, x0, #0x850
  4059d8:	bl	40566c <ferror@plt+0x2d5c>
  4059dc:	b	40596c <ferror@plt+0x305c>
  4059e0:	stp	x29, x30, [sp, #-96]!
  4059e4:	mov	x29, sp
  4059e8:	str	x19, [sp, #16]
  4059ec:	mov	x19, x0
  4059f0:	ldrb	w0, [x0, #912]
  4059f4:	cbnz	w0, 405c60 <ferror@plt+0x3350>
  4059f8:	ldrb	w0, [x19, #913]
  4059fc:	cbnz	w0, 405c70 <ferror@plt+0x3360>
  405a00:	ldrb	w0, [x19, #914]
  405a04:	cbnz	w0, 405c80 <ferror@plt+0x3370>
  405a08:	ldrb	w0, [x19, #915]
  405a0c:	cbnz	w0, 405c90 <ferror@plt+0x3380>
  405a10:	ldrb	w0, [x19, #916]
  405a14:	cbnz	w0, 405ca0 <ferror@plt+0x3390>
  405a18:	ldrb	w0, [x19, #628]
  405a1c:	cbnz	w0, 405cb0 <ferror@plt+0x33a0>
  405a20:	ldrb	w0, [x19, #917]
  405a24:	cbnz	w0, 405cc4 <ferror@plt+0x33b4>
  405a28:	ldr	d0, [x19, #648]
  405a2c:	fcmp	d0, #0.0
  405a30:	b.ne	405cdc <ferror@plt+0x33cc>  // b.any
  405a34:	ldr	w1, [x19, #688]
  405a38:	cbnz	w1, 405cec <ferror@plt+0x33dc>
  405a3c:	ldr	d0, [x19, #664]
  405a40:	fcmp	d0, #0.0
  405a44:	b.ne	405cfc <ferror@plt+0x33ec>  // b.any
  405a48:	ldr	d0, [x19, #656]
  405a4c:	fcmp	d0, #0.0
  405a50:	b.ne	405d10 <ferror@plt+0x3400>  // b.any
  405a54:	ldr	w1, [x19, #680]
  405a58:	cbnz	w1, 405d20 <ferror@plt+0x3410>
  405a5c:	ldr	w1, [x19, #712]
  405a60:	cbnz	w1, 405d44 <ferror@plt+0x3434>
  405a64:	ldr	w1, [x19, #724]
  405a68:	cbnz	w1, 405d54 <ferror@plt+0x3444>
  405a6c:	ldr	w1, [x19, #716]
  405a70:	cbnz	w1, 405d64 <ferror@plt+0x3454>
  405a74:	ldr	w1, [x19, #720]
  405a78:	cbnz	w1, 405d74 <ferror@plt+0x3464>
  405a7c:	ldr	w1, [x19, #728]
  405a80:	cbnz	w1, 405d84 <ferror@plt+0x3474>
  405a84:	ldr	w1, [x19, #684]
  405a88:	cbnz	w1, 405d94 <ferror@plt+0x3484>
  405a8c:	ldr	x1, [x19, #896]
  405a90:	cbnz	x1, 405da4 <ferror@plt+0x3494>
  405a94:	ldr	x1, [x19, #904]
  405a98:	cbnz	x1, 405db4 <ferror@plt+0x34a4>
  405a9c:	ldr	x1, [x19, #768]
  405aa0:	cbnz	x1, 405dc4 <ferror@plt+0x34b4>
  405aa4:	ldr	x1, [x19, #776]
  405aa8:	cbnz	x1, 405dd4 <ferror@plt+0x34c4>
  405aac:	ldr	w1, [x19, #784]
  405ab0:	cbnz	w1, 405de4 <ferror@plt+0x34d4>
  405ab4:	ldr	w1, [x19, #788]
  405ab8:	cbnz	w1, 405df4 <ferror@plt+0x34e4>
  405abc:	ldr	w1, [x19, #792]
  405ac0:	cbnz	w1, 405e04 <ferror@plt+0x34f4>
  405ac4:	ldr	w1, [x19, #796]
  405ac8:	cbnz	w1, 405e14 <ferror@plt+0x3504>
  405acc:	ldr	x0, [x19, #920]
  405ad0:	cbz	x0, 405ae8 <ferror@plt+0x31d8>
  405ad4:	ldrb	w1, [x0, #16]
  405ad8:	cbnz	w1, 405e24 <ferror@plt+0x3514>
  405adc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ae0:	add	x0, x0, #0xa30
  405ae4:	bl	40566c <ferror@plt+0x2d5c>
  405ae8:	ldr	x1, [x19, #928]
  405aec:	cbz	x1, 405b60 <ferror@plt+0x3250>
  405af0:	ldr	w0, [x1, #4]
  405af4:	ldr	w1, [x1]
  405af8:	orr	x0, x1, x0, lsl #32
  405afc:	ucvtf	d0, x0
  405b00:	fmov	d1, #8.000000000000000000e+00
  405b04:	fmul	d0, d0, d1
  405b08:	add	x0, sp, #0x20
  405b0c:	bl	4046ac <ferror@plt+0x1d9c>
  405b10:	ldr	x1, [x19, #928]
  405b14:	ldr	w2, [x1, #8]
  405b18:	ucvtf	d0, w2
  405b1c:	mov	x1, #0x400000000000        	// #70368744177664
  405b20:	movk	x1, #0x408f, lsl #48
  405b24:	fmov	d1, x1
  405b28:	fdiv	d0, d0, d1
  405b2c:	mov	x1, x0
  405b30:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405b34:	add	x0, x0, #0xa48
  405b38:	bl	40566c <ferror@plt+0x2d5c>
  405b3c:	ldr	x0, [x19, #928]
  405b40:	ldr	w0, [x0, #12]
  405b44:	cbnz	w0, 405e44 <ferror@plt+0x3534>
  405b48:	ldr	x0, [x19, #928]
  405b4c:	ldr	w0, [x0, #16]
  405b50:	cbnz	w0, 405e64 <ferror@plt+0x3554>
  405b54:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405b58:	add	x0, x0, #0x7d0
  405b5c:	bl	40566c <ferror@plt+0x2d5c>
  405b60:	ldr	d0, [x19, #696]
  405b64:	fcmp	d0, #0.0
  405b68:	b.ne	405e84 <ferror@plt+0x3574>  // b.any
  405b6c:	ldr	w1, [x19, #732]
  405b70:	cbnz	w1, 405ea0 <ferror@plt+0x3590>
  405b74:	ldr	w1, [x19, #736]
  405b78:	cbnz	w1, 405eb0 <ferror@plt+0x35a0>
  405b7c:	ldr	w1, [x19, #740]
  405b80:	cbnz	w1, 405ec0 <ferror@plt+0x35b0>
  405b84:	ldr	d0, [x19, #744]
  405b88:	fcmp	d0, #0.0
  405b8c:	b.ne	405ed0 <ferror@plt+0x35c0>  // b.any
  405b90:	ldr	d0, [x19, #760]
  405b94:	fcmp	d0, #0.0
  405b98:	b.ne	405f10 <ferror@plt+0x3600>  // b.any
  405b9c:	ldr	w1, [x19, #832]
  405ba0:	cbnz	w1, 405f2c <ferror@plt+0x361c>
  405ba4:	ldr	w1, [x19, #836]
  405ba8:	cbnz	w1, 405f3c <ferror@plt+0x362c>
  405bac:	ldrb	w0, [x19, #918]
  405bb0:	cbnz	w0, 405f4c <ferror@plt+0x363c>
  405bb4:	ldr	x1, [x19, #872]
  405bb8:	cbnz	x1, 405f5c <ferror@plt+0x364c>
  405bbc:	ldr	w1, [x19, #800]
  405bc0:	cbnz	w1, 406024 <ferror@plt+0x3714>
  405bc4:	ldr	w1, [x19, #804]
  405bc8:	cbnz	w1, 405bd4 <ferror@plt+0x32c4>
  405bcc:	ldr	w0, [x19, #808]
  405bd0:	cbz	w0, 405be4 <ferror@plt+0x32d4>
  405bd4:	ldr	w2, [x19, #808]
  405bd8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405bdc:	add	x0, x0, #0xb90
  405be0:	bl	40566c <ferror@plt+0x2d5c>
  405be4:	ldr	w1, [x19, #812]
  405be8:	cbnz	w1, 406034 <ferror@plt+0x3724>
  405bec:	ldr	w1, [x19, #816]
  405bf0:	cbz	w1, 405c00 <ferror@plt+0x32f0>
  405bf4:	ldr	w0, [x19, #552]
  405bf8:	cmp	w0, #0xa
  405bfc:	b.ne	406044 <ferror@plt+0x3734>  // b.any
  405c00:	ldr	w1, [x19, #840]
  405c04:	cbnz	w1, 406054 <ferror@plt+0x3744>
  405c08:	ldr	w1, [x19, #820]
  405c0c:	cbnz	w1, 406064 <ferror@plt+0x3754>
  405c10:	ldr	w1, [x19, #824]
  405c14:	cmp	w1, #0x3
  405c18:	b.ne	406074 <ferror@plt+0x3764>  // b.any
  405c1c:	ldr	w1, [x19, #844]
  405c20:	cbnz	w1, 406084 <ferror@plt+0x3774>
  405c24:	ldr	d0, [x19, #848]
  405c28:	fcmp	d0, #0.0
  405c2c:	b.ne	406094 <ferror@plt+0x3784>  // b.any
  405c30:	ldr	w1, [x19, #864]
  405c34:	cbnz	w1, 4060a4 <ferror@plt+0x3794>
  405c38:	ldr	w1, [x19, #868]
  405c3c:	cbnz	w1, 4060b4 <ferror@plt+0x37a4>
  405c40:	ldr	w1, [x19, #828]
  405c44:	cbnz	w1, 4060c4 <ferror@plt+0x37b4>
  405c48:	ldr	d0, [x19, #856]
  405c4c:	fcmp	d0, #0.0
  405c50:	b.ne	4060d4 <ferror@plt+0x37c4>  // b.any
  405c54:	ldr	x19, [sp, #16]
  405c58:	ldp	x29, x30, [sp], #96
  405c5c:	ret
  405c60:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405c64:	add	x0, x0, #0x858
  405c68:	bl	40566c <ferror@plt+0x2d5c>
  405c6c:	b	4059f8 <ferror@plt+0x30e8>
  405c70:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405c74:	add	x0, x0, #0x860
  405c78:	bl	40566c <ferror@plt+0x2d5c>
  405c7c:	b	405a00 <ferror@plt+0x30f0>
  405c80:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405c84:	add	x0, x0, #0x868
  405c88:	bl	40566c <ferror@plt+0x2d5c>
  405c8c:	b	405a08 <ferror@plt+0x30f8>
  405c90:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405c94:	add	x0, x0, #0x870
  405c98:	bl	40566c <ferror@plt+0x2d5c>
  405c9c:	b	405a10 <ferror@plt+0x3100>
  405ca0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ca4:	add	x0, x0, #0x880
  405ca8:	bl	40566c <ferror@plt+0x2d5c>
  405cac:	b	405a18 <ferror@plt+0x3108>
  405cb0:	add	x1, x19, #0x274
  405cb4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405cb8:	add	x0, x0, #0x890
  405cbc:	bl	40566c <ferror@plt+0x2d5c>
  405cc0:	b	405a20 <ferror@plt+0x3110>
  405cc4:	ldr	w2, [x19, #708]
  405cc8:	ldr	w1, [x19, #704]
  405ccc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405cd0:	add	x0, x0, #0x898
  405cd4:	bl	40566c <ferror@plt+0x2d5c>
  405cd8:	b	405a28 <ferror@plt+0x3118>
  405cdc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ce0:	add	x0, x0, #0x8a8
  405ce4:	bl	40566c <ferror@plt+0x2d5c>
  405ce8:	b	405a34 <ferror@plt+0x3124>
  405cec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405cf0:	add	x0, x0, #0x8b0
  405cf4:	bl	40566c <ferror@plt+0x2d5c>
  405cf8:	b	405a3c <ferror@plt+0x312c>
  405cfc:	ldr	d1, [x19, #672]
  405d00:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d04:	add	x0, x0, #0x8c0
  405d08:	bl	40566c <ferror@plt+0x2d5c>
  405d0c:	b	405a48 <ferror@plt+0x3138>
  405d10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d14:	add	x0, x0, #0x8d0
  405d18:	bl	40566c <ferror@plt+0x2d5c>
  405d1c:	b	405a54 <ferror@plt+0x3144>
  405d20:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d24:	add	x0, x0, #0x8d8
  405d28:	bl	40566c <ferror@plt+0x2d5c>
  405d2c:	ldr	w0, [x19, #680]
  405d30:	tbz	w0, #0, 405a5c <ferror@plt+0x314c>
  405d34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d38:	add	x0, x0, #0x8e8
  405d3c:	bl	40566c <ferror@plt+0x2d5c>
  405d40:	b	405a5c <ferror@plt+0x314c>
  405d44:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d48:	add	x0, x0, #0x8f0
  405d4c:	bl	40566c <ferror@plt+0x2d5c>
  405d50:	b	405a64 <ferror@plt+0x3154>
  405d54:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d58:	add	x0, x0, #0x8f8
  405d5c:	bl	40566c <ferror@plt+0x2d5c>
  405d60:	b	405a6c <ferror@plt+0x315c>
  405d64:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d68:	add	x0, x0, #0x908
  405d6c:	bl	40566c <ferror@plt+0x2d5c>
  405d70:	b	405a74 <ferror@plt+0x3164>
  405d74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d78:	add	x0, x0, #0x918
  405d7c:	bl	40566c <ferror@plt+0x2d5c>
  405d80:	b	405a7c <ferror@plt+0x316c>
  405d84:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d88:	add	x0, x0, #0x928
  405d8c:	bl	40566c <ferror@plt+0x2d5c>
  405d90:	b	405a84 <ferror@plt+0x3174>
  405d94:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405d98:	add	x0, x0, #0x938
  405d9c:	bl	40566c <ferror@plt+0x2d5c>
  405da0:	b	405a8c <ferror@plt+0x317c>
  405da4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405da8:	add	x0, x0, #0x948
  405dac:	bl	40566c <ferror@plt+0x2d5c>
  405db0:	b	405a94 <ferror@plt+0x3184>
  405db4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405db8:	add	x0, x0, #0x960
  405dbc:	bl	40566c <ferror@plt+0x2d5c>
  405dc0:	b	405a9c <ferror@plt+0x318c>
  405dc4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405dc8:	add	x0, x0, #0x978
  405dcc:	bl	40566c <ferror@plt+0x2d5c>
  405dd0:	b	405aa4 <ferror@plt+0x3194>
  405dd4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405dd8:	add	x0, x0, #0x990
  405ddc:	bl	40566c <ferror@plt+0x2d5c>
  405de0:	b	405aac <ferror@plt+0x319c>
  405de4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405de8:	add	x0, x0, #0x9a8
  405dec:	bl	40566c <ferror@plt+0x2d5c>
  405df0:	b	405ab4 <ferror@plt+0x31a4>
  405df4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405df8:	add	x0, x0, #0x9b8
  405dfc:	bl	40566c <ferror@plt+0x2d5c>
  405e00:	b	405abc <ferror@plt+0x31ac>
  405e04:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e08:	add	x0, x0, #0x9c8
  405e0c:	bl	40566c <ferror@plt+0x2d5c>
  405e10:	b	405ac4 <ferror@plt+0x31b4>
  405e14:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e18:	add	x0, x0, #0x9e0
  405e1c:	bl	40566c <ferror@plt+0x2d5c>
  405e20:	b	405acc <ferror@plt+0x31bc>
  405e24:	ldr	w4, [x0, #12]
  405e28:	ldr	w3, [x0, #8]
  405e2c:	ldr	w2, [x0, #4]
  405e30:	ldr	w1, [x0]
  405e34:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e38:	add	x0, x0, #0x9f8
  405e3c:	bl	40566c <ferror@plt+0x2d5c>
  405e40:	b	405ae8 <ferror@plt+0x31d8>
  405e44:	ucvtf	d0, w0
  405e48:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  405e4c:	fmov	d1, x0
  405e50:	fmul	d0, d0, d1
  405e54:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e58:	add	x0, x0, #0xa60
  405e5c:	bl	40566c <ferror@plt+0x2d5c>
  405e60:	b	405b48 <ferror@plt+0x3238>
  405e64:	ucvtf	d0, w0
  405e68:	mov	x0, #0x3f70000000000000    	// #4571153621781053440
  405e6c:	fmov	d1, x0
  405e70:	fmul	d0, d0, d1
  405e74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e78:	add	x0, x0, #0xa70
  405e7c:	bl	40566c <ferror@plt+0x2d5c>
  405e80:	b	405b54 <ferror@plt+0x3244>
  405e84:	add	x0, sp, #0x20
  405e88:	bl	4046ac <ferror@plt+0x1d9c>
  405e8c:	mov	x1, x0
  405e90:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405e94:	add	x0, x0, #0xa80
  405e98:	bl	40566c <ferror@plt+0x2d5c>
  405e9c:	b	405b6c <ferror@plt+0x325c>
  405ea0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ea4:	add	x0, x0, #0xa90
  405ea8:	bl	40566c <ferror@plt+0x2d5c>
  405eac:	b	405b74 <ferror@plt+0x3264>
  405eb0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405eb4:	add	x0, x0, #0xaa0
  405eb8:	bl	40566c <ferror@plt+0x2d5c>
  405ebc:	b	405b7c <ferror@plt+0x326c>
  405ec0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ec4:	add	x0, x0, #0xab0
  405ec8:	bl	40566c <ferror@plt+0x2d5c>
  405ecc:	b	405b84 <ferror@plt+0x3274>
  405ed0:	add	x0, sp, #0x20
  405ed4:	bl	4046ac <ferror@plt+0x1d9c>
  405ed8:	mov	x1, x0
  405edc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405ee0:	add	x0, x0, #0xac0
  405ee4:	bl	40566c <ferror@plt+0x2d5c>
  405ee8:	ldr	d0, [x19, #752]
  405eec:	fcmp	d0, #0.0
  405ef0:	b.eq	405b90 <ferror@plt+0x3280>  // b.none
  405ef4:	add	x0, sp, #0x20
  405ef8:	bl	4046ac <ferror@plt+0x1d9c>
  405efc:	mov	x1, x0
  405f00:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f04:	add	x0, x0, #0xad8
  405f08:	bl	40566c <ferror@plt+0x2d5c>
  405f0c:	b	405b90 <ferror@plt+0x3280>
  405f10:	add	x0, sp, #0x20
  405f14:	bl	4046ac <ferror@plt+0x1d9c>
  405f18:	mov	x1, x0
  405f1c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f20:	add	x0, x0, #0xae0
  405f24:	bl	40566c <ferror@plt+0x2d5c>
  405f28:	b	405b9c <ferror@plt+0x328c>
  405f2c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f30:	add	x0, x0, #0xaf8
  405f34:	bl	40566c <ferror@plt+0x2d5c>
  405f38:	b	405ba4 <ferror@plt+0x3294>
  405f3c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f40:	add	x0, x0, #0xb08
  405f44:	bl	40566c <ferror@plt+0x2d5c>
  405f48:	b	405bac <ferror@plt+0x329c>
  405f4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f50:	add	x0, x0, #0xb20
  405f54:	bl	40566c <ferror@plt+0x2d5c>
  405f58:	b	405bb4 <ferror@plt+0x32a4>
  405f5c:	lsr	x1, x1, #3
  405f60:	mov	x0, #0xf7cf                	// #63439
  405f64:	movk	x0, #0xe353, lsl #16
  405f68:	movk	x0, #0x9ba5, lsl #32
  405f6c:	movk	x0, #0x20c4, lsl #48
  405f70:	umulh	x1, x1, x0
  405f74:	lsr	x1, x1, #4
  405f78:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405f7c:	add	x0, x0, #0xb30
  405f80:	bl	40566c <ferror@plt+0x2d5c>
  405f84:	ldr	x0, [x19, #880]
  405f88:	cbnz	x0, 405fdc <ferror@plt+0x36cc>
  405f8c:	ldr	x0, [x19, #888]
  405f90:	cbz	x0, 405bbc <ferror@plt+0x32ac>
  405f94:	ucvtf	d1, x0
  405f98:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  405f9c:	fmov	d0, x1
  405fa0:	fmul	d1, d1, d0
  405fa4:	ldr	d0, [x19, #872]
  405fa8:	ucvtf	d0, d0
  405fac:	lsr	x0, x0, #3
  405fb0:	mov	x1, #0xf7cf                	// #63439
  405fb4:	movk	x1, #0xe353, lsl #16
  405fb8:	movk	x1, #0x9ba5, lsl #32
  405fbc:	movk	x1, #0x20c4, lsl #48
  405fc0:	umulh	x1, x0, x1
  405fc4:	fdiv	d0, d1, d0
  405fc8:	lsr	x1, x1, #4
  405fcc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  405fd0:	add	x0, x0, #0xb60
  405fd4:	bl	40566c <ferror@plt+0x2d5c>
  405fd8:	b	405bbc <ferror@plt+0x32ac>
  405fdc:	ucvtf	d1, x0
  405fe0:	mov	x1, #0x4059000000000000    	// #4636737291354636288
  405fe4:	fmov	d0, x1
  405fe8:	fmul	d1, d1, d0
  405fec:	ldr	d0, [x19, #872]
  405ff0:	ucvtf	d0, d0
  405ff4:	lsr	x0, x0, #3
  405ff8:	mov	x1, #0xf7cf                	// #63439
  405ffc:	movk	x1, #0xe353, lsl #16
  406000:	movk	x1, #0x9ba5, lsl #32
  406004:	movk	x1, #0x20c4, lsl #48
  406008:	umulh	x1, x0, x1
  40600c:	fdiv	d0, d1, d0
  406010:	lsr	x1, x1, #4
  406014:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406018:	add	x0, x0, #0xb40
  40601c:	bl	40566c <ferror@plt+0x2d5c>
  406020:	b	405f8c <ferror@plt+0x367c>
  406024:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406028:	add	x0, x0, #0xb80
  40602c:	bl	40566c <ferror@plt+0x2d5c>
  406030:	b	405bc4 <ferror@plt+0x32b4>
  406034:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406038:	add	x0, x0, #0xba0
  40603c:	bl	40566c <ferror@plt+0x2d5c>
  406040:	b	405bec <ferror@plt+0x32dc>
  406044:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406048:	add	x0, x0, #0xbb0
  40604c:	bl	40566c <ferror@plt+0x2d5c>
  406050:	b	405c00 <ferror@plt+0x32f0>
  406054:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406058:	add	x0, x0, #0xbc0
  40605c:	bl	40566c <ferror@plt+0x2d5c>
  406060:	b	405c08 <ferror@plt+0x32f8>
  406064:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406068:	add	x0, x0, #0xbd0
  40606c:	bl	40566c <ferror@plt+0x2d5c>
  406070:	b	405c10 <ferror@plt+0x3300>
  406074:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406078:	add	x0, x0, #0xbe0
  40607c:	bl	40566c <ferror@plt+0x2d5c>
  406080:	b	405c1c <ferror@plt+0x330c>
  406084:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406088:	add	x0, x0, #0xbf0
  40608c:	bl	40566c <ferror@plt+0x2d5c>
  406090:	b	405c24 <ferror@plt+0x3314>
  406094:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406098:	add	x0, x0, #0xc00
  40609c:	bl	40566c <ferror@plt+0x2d5c>
  4060a0:	b	405c30 <ferror@plt+0x3320>
  4060a4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4060a8:	add	x0, x0, #0xc10
  4060ac:	bl	40566c <ferror@plt+0x2d5c>
  4060b0:	b	405c38 <ferror@plt+0x3328>
  4060b4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4060b8:	add	x0, x0, #0xc20
  4060bc:	bl	40566c <ferror@plt+0x2d5c>
  4060c0:	b	405c40 <ferror@plt+0x3330>
  4060c4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4060c8:	add	x0, x0, #0xc38
  4060cc:	bl	40566c <ferror@plt+0x2d5c>
  4060d0:	b	405c48 <ferror@plt+0x3338>
  4060d4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4060d8:	add	x0, x0, #0xc48
  4060dc:	bl	40566c <ferror@plt+0x2d5c>
  4060e0:	b	405c54 <ferror@plt+0x3344>
  4060e4:	cbz	x1, 406180 <ferror@plt+0x3870>
  4060e8:	stp	x29, x30, [sp, #-16]!
  4060ec:	mov	x29, sp
  4060f0:	ldrh	w2, [x1, #4]
  4060f4:	cmp	w2, #0x3
  4060f8:	b.eq	406158 <ferror@plt+0x3848>  // b.none
  4060fc:	b.hi	406124 <ferror@plt+0x3814>  // b.pmore
  406100:	cmp	w2, #0x1
  406104:	b.eq	406140 <ferror@plt+0x3830>  // b.none
  406108:	cmp	w2, #0x2
  40610c:	b.ne	40616c <ferror@plt+0x385c>  // b.any
  406110:	mov	x1, x0
  406114:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406118:	add	x0, x0, #0xc68
  40611c:	bl	40566c <ferror@plt+0x2d5c>
  406120:	b	406150 <ferror@plt+0x3840>
  406124:	cmp	w2, #0x4
  406128:	b.ne	40616c <ferror@plt+0x385c>  // b.any
  40612c:	mov	x1, x0
  406130:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406134:	add	x0, x0, #0xc78
  406138:	bl	40566c <ferror@plt+0x2d5c>
  40613c:	b	406150 <ferror@plt+0x3840>
  406140:	mov	x1, x0
  406144:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406148:	add	x0, x0, #0xc58
  40614c:	bl	40566c <ferror@plt+0x2d5c>
  406150:	ldp	x29, x30, [sp], #16
  406154:	ret
  406158:	mov	x1, x0
  40615c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406160:	add	x0, x0, #0xc70
  406164:	bl	40566c <ferror@plt+0x2d5c>
  406168:	b	406150 <ferror@plt+0x3840>
  40616c:	mov	x1, x0
  406170:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406174:	add	x0, x0, #0xc88
  406178:	bl	40566c <ferror@plt+0x2d5c>
  40617c:	b	406150 <ferror@plt+0x3840>
  406180:	ret
  406184:	stp	x29, x30, [sp, #-32]!
  406188:	mov	x29, sp
  40618c:	str	x19, [sp, #16]
  406190:	mov	x19, x0
  406194:	ldr	w1, [x0]
  406198:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40619c:	add	x0, x0, #0xca0
  4061a0:	bl	40566c <ferror@plt+0x2d5c>
  4061a4:	ldr	w1, [x19, #4]
  4061a8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4061ac:	add	x0, x0, #0xcb0
  4061b0:	bl	40566c <ferror@plt+0x2d5c>
  4061b4:	ldr	w1, [x19, #8]
  4061b8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4061bc:	add	x0, x0, #0xcc0
  4061c0:	bl	40566c <ferror@plt+0x2d5c>
  4061c4:	ldr	w1, [x19, #12]
  4061c8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4061cc:	add	x0, x0, #0xcd0
  4061d0:	bl	40566c <ferror@plt+0x2d5c>
  4061d4:	ldr	w1, [x19, #16]
  4061d8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4061dc:	add	x0, x0, #0xce0
  4061e0:	bl	40566c <ferror@plt+0x2d5c>
  4061e4:	ldr	w1, [x19, #24]
  4061e8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4061ec:	add	x0, x0, #0xce8
  4061f0:	bl	40566c <ferror@plt+0x2d5c>
  4061f4:	ldr	x19, [sp, #16]
  4061f8:	ldp	x29, x30, [sp], #32
  4061fc:	ret
  406200:	stp	x29, x30, [sp, #-32]!
  406204:	mov	x29, sp
  406208:	str	x19, [sp, #16]
  40620c:	mov	x19, x1
  406210:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  406214:	ldr	w1, [x1, #1636]
  406218:	cbz	w1, 406254 <ferror@plt+0x3944>
  40621c:	mov	x1, x0
  406220:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406224:	add	x0, x0, #0xcf8
  406228:	bl	40566c <ferror@plt+0x2d5c>
  40622c:	ldr	w1, [x19]
  406230:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406234:	add	x0, x0, #0xd08
  406238:	bl	40566c <ferror@plt+0x2d5c>
  40623c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406240:	add	x0, x0, #0x7d0
  406244:	bl	40566c <ferror@plt+0x2d5c>
  406248:	ldr	x19, [sp, #16]
  40624c:	ldp	x29, x30, [sp], #32
  406250:	ret
  406254:	mov	x1, x0
  406258:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40625c:	add	x0, x0, #0xd00
  406260:	bl	40566c <ferror@plt+0x2d5c>
  406264:	b	40622c <ferror@plt+0x391c>
  406268:	stp	x29, x30, [sp, #-48]!
  40626c:	mov	x29, sp
  406270:	stp	x19, x20, [sp, #16]
  406274:	stp	x21, x22, [sp, #32]
  406278:	mov	x21, x2
  40627c:	mov	w1, #0x7                   	// #7
  406280:	mov	x0, x2
  406284:	bl	4058fc <ferror@plt+0x2fec>
  406288:	ldr	x20, [x21, #96]
  40628c:	cbz	x20, 4062f4 <ferror@plt+0x39e4>
  406290:	mov	x0, x20
  406294:	ldrh	w22, [x0], #4
  406298:	bl	4044d4 <ferror@plt+0x1bc4>
  40629c:	mov	x1, x0
  4062a0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4062a4:	add	x0, x0, #0xd18
  4062a8:	bl	40566c <ferror@plt+0x2d5c>
  4062ac:	add	x19, x20, #0x84
  4062b0:	sub	w0, w22, #0x84
  4062b4:	cmp	w0, #0x0
  4062b8:	b.le	4062f4 <ferror@plt+0x39e4>
  4062bc:	sub	w0, w22, #0x85
  4062c0:	and	x0, x0, #0xffffff80
  4062c4:	add	x0, x0, #0x104
  4062c8:	add	x20, x20, x0
  4062cc:	adrp	x22, 416000 <ferror@plt+0x136f0>
  4062d0:	add	x22, x22, #0xd28
  4062d4:	mov	x0, x19
  4062d8:	bl	4044d4 <ferror@plt+0x1bc4>
  4062dc:	mov	x1, x0
  4062e0:	mov	x0, x22
  4062e4:	bl	40566c <ferror@plt+0x2d5c>
  4062e8:	add	x19, x19, #0x80
  4062ec:	cmp	x19, x20
  4062f0:	b.ne	4062d4 <ferror@plt+0x39c4>  // b.any
  4062f4:	ldr	x20, [x21, #104]
  4062f8:	cbz	x20, 406360 <ferror@plt+0x3a50>
  4062fc:	mov	x0, x20
  406300:	ldrh	w22, [x0], #4
  406304:	bl	4044d4 <ferror@plt+0x1bc4>
  406308:	mov	x1, x0
  40630c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406310:	add	x0, x0, #0xd30
  406314:	bl	40566c <ferror@plt+0x2d5c>
  406318:	add	x19, x20, #0x84
  40631c:	sub	w0, w22, #0x84
  406320:	cmp	w0, #0x0
  406324:	b.le	406360 <ferror@plt+0x3a50>
  406328:	sub	w0, w22, #0x85
  40632c:	and	x0, x0, #0xffffff80
  406330:	add	x0, x0, #0x104
  406334:	add	x20, x20, x0
  406338:	adrp	x22, 416000 <ferror@plt+0x136f0>
  40633c:	add	x22, x22, #0xd28
  406340:	mov	x0, x19
  406344:	bl	4044d4 <ferror@plt+0x1bc4>
  406348:	mov	x1, x0
  40634c:	mov	x0, x22
  406350:	bl	40566c <ferror@plt+0x2d5c>
  406354:	add	x19, x19, #0x80
  406358:	cmp	x20, x19
  40635c:	b.ne	406340 <ferror@plt+0x3a30>  // b.any
  406360:	ldr	x1, [x21, #16]
  406364:	cbz	x1, 406434 <ferror@plt+0x3b24>
  406368:	mov	x19, x1
  40636c:	ldrh	w0, [x19], #4
  406370:	sub	w0, w0, #0x4
  406374:	cmp	w0, #0x16f
  406378:	b.ls	406448 <ferror@plt+0x3b38>  // b.plast
  40637c:	ldr	w1, [x19]
  406380:	cbnz	w1, 40647c <ferror@plt+0x3b6c>
  406384:	ldr	w0, [x19, #4]
  406388:	cbnz	w0, 40648c <ferror@plt+0x3b7c>
  40638c:	ldr	w1, [x19, #8]
  406390:	cbnz	w1, 4064ac <ferror@plt+0x3b9c>
  406394:	ldrh	w1, [x19, #12]
  406398:	cbnz	w1, 4064bc <ferror@plt+0x3bac>
  40639c:	ldrh	w1, [x19, #14]
  4063a0:	cbnz	w1, 4064cc <ferror@plt+0x3bbc>
  4063a4:	ldrh	w1, [x19, #16]
  4063a8:	cbnz	w1, 4064dc <ferror@plt+0x3bcc>
  4063ac:	ldrh	w1, [x19, #18]
  4063b0:	cbnz	w1, 4064ec <ferror@plt+0x3bdc>
  4063b4:	ldr	w1, [x19, #24]
  4063b8:	cbnz	w1, 4064fc <ferror@plt+0x3bec>
  4063bc:	ldr	w1, [x19, #28]
  4063c0:	cbnz	w1, 40650c <ferror@plt+0x3bfc>
  4063c4:	ldr	w1, [x19, #32]
  4063c8:	cbnz	w1, 40651c <ferror@plt+0x3c0c>
  4063cc:	ldr	w1, [x19, #36]
  4063d0:	cbnz	w1, 40652c <ferror@plt+0x3c1c>
  4063d4:	ldr	w1, [x19, #40]
  4063d8:	cbnz	w1, 40653c <ferror@plt+0x3c2c>
  4063dc:	ldr	w1, [x19, #44]
  4063e0:	cbnz	w1, 40654c <ferror@plt+0x3c3c>
  4063e4:	ldr	w1, [x19, #48]
  4063e8:	cbnz	w1, 40655c <ferror@plt+0x3c4c>
  4063ec:	ldrb	w1, [x19, #52]
  4063f0:	cbnz	w1, 40656c <ferror@plt+0x3c5c>
  4063f4:	ldrb	w1, [x19, #53]
  4063f8:	cbnz	w1, 40657c <ferror@plt+0x3c6c>
  4063fc:	ldr	w1, [x19, #344]
  406400:	cbnz	w1, 40658c <ferror@plt+0x3c7c>
  406404:	ldr	w1, [x19, #348]
  406408:	cbnz	w1, 40659c <ferror@plt+0x3c8c>
  40640c:	ldr	w1, [x19, #352]
  406410:	cbnz	w1, 4065ac <ferror@plt+0x3c9c>
  406414:	ldrb	w1, [x19, #356]
  406418:	cbnz	w1, 4065bc <ferror@plt+0x3cac>
  40641c:	ldrb	w1, [x19, #357]
  406420:	cbnz	w1, 4065cc <ferror@plt+0x3cbc>
  406424:	ldrb	w1, [x19, #358]
  406428:	cbnz	w1, 4065dc <ferror@plt+0x3ccc>
  40642c:	ldrb	w1, [x19, #359]
  406430:	cbnz	w1, 4065ec <ferror@plt+0x3cdc>
  406434:	mov	sp, x29
  406438:	ldp	x19, x20, [sp, #16]
  40643c:	ldp	x21, x22, [sp, #32]
  406440:	ldp	x29, x30, [sp], #48
  406444:	ret
  406448:	sub	sp, sp, #0x170
  40644c:	mov	x19, sp
  406450:	sxtw	x20, w0
  406454:	mov	x2, x20
  406458:	add	x1, x1, #0x4
  40645c:	mov	x0, x19
  406460:	bl	402230 <memcpy@plt>
  406464:	mov	x2, #0x170                 	// #368
  406468:	sub	x2, x2, x20
  40646c:	mov	w1, #0x0                   	// #0
  406470:	add	x0, x19, x20
  406474:	bl	402490 <memset@plt>
  406478:	b	40637c <ferror@plt+0x3a6c>
  40647c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406480:	add	x0, x0, #0xd40
  406484:	bl	40566c <ferror@plt+0x2d5c>
  406488:	b	406384 <ferror@plt+0x3a74>
  40648c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  406490:	add	x1, x1, #0xff0
  406494:	add	x1, x1, #0x9f0
  406498:	ldr	x1, [x1, w0, uxtw #3]
  40649c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064a0:	add	x0, x0, #0xd48
  4064a4:	bl	40566c <ferror@plt+0x2d5c>
  4064a8:	b	40638c <ferror@plt+0x3a7c>
  4064ac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064b0:	add	x0, x0, #0xd58
  4064b4:	bl	40566c <ferror@plt+0x2d5c>
  4064b8:	b	406394 <ferror@plt+0x3a84>
  4064bc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064c0:	add	x0, x0, #0xd68
  4064c4:	bl	40566c <ferror@plt+0x2d5c>
  4064c8:	b	40639c <ferror@plt+0x3a8c>
  4064cc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064d0:	add	x0, x0, #0xd78
  4064d4:	bl	40566c <ferror@plt+0x2d5c>
  4064d8:	b	4063a4 <ferror@plt+0x3a94>
  4064dc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064e0:	add	x0, x0, #0xd88
  4064e4:	bl	40566c <ferror@plt+0x2d5c>
  4064e8:	b	4063ac <ferror@plt+0x3a9c>
  4064ec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4064f0:	add	x0, x0, #0xd98
  4064f4:	bl	40566c <ferror@plt+0x2d5c>
  4064f8:	b	4063b4 <ferror@plt+0x3aa4>
  4064fc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406500:	add	x0, x0, #0xda8
  406504:	bl	40566c <ferror@plt+0x2d5c>
  406508:	b	4063bc <ferror@plt+0x3aac>
  40650c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406510:	add	x0, x0, #0xdb8
  406514:	bl	40566c <ferror@plt+0x2d5c>
  406518:	b	4063c4 <ferror@plt+0x3ab4>
  40651c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406520:	add	x0, x0, #0xdc8
  406524:	bl	40566c <ferror@plt+0x2d5c>
  406528:	b	4063cc <ferror@plt+0x3abc>
  40652c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406530:	add	x0, x0, #0xdd8
  406534:	bl	40566c <ferror@plt+0x2d5c>
  406538:	b	4063d4 <ferror@plt+0x3ac4>
  40653c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406540:	add	x0, x0, #0xde8
  406544:	bl	40566c <ferror@plt+0x2d5c>
  406548:	b	4063dc <ferror@plt+0x3acc>
  40654c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406550:	add	x0, x0, #0xdf8
  406554:	bl	40566c <ferror@plt+0x2d5c>
  406558:	b	4063e4 <ferror@plt+0x3ad4>
  40655c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406560:	add	x0, x0, #0xe08
  406564:	bl	40566c <ferror@plt+0x2d5c>
  406568:	b	4063ec <ferror@plt+0x3adc>
  40656c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406570:	add	x0, x0, #0xe18
  406574:	bl	40566c <ferror@plt+0x2d5c>
  406578:	b	4063f4 <ferror@plt+0x3ae4>
  40657c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406580:	add	x0, x0, #0xe28
  406584:	bl	40566c <ferror@plt+0x2d5c>
  406588:	b	4063fc <ferror@plt+0x3aec>
  40658c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406590:	add	x0, x0, #0xe38
  406594:	bl	40566c <ferror@plt+0x2d5c>
  406598:	b	406404 <ferror@plt+0x3af4>
  40659c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065a0:	add	x0, x0, #0xe48
  4065a4:	bl	40566c <ferror@plt+0x2d5c>
  4065a8:	b	40640c <ferror@plt+0x3afc>
  4065ac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065b0:	add	x0, x0, #0xe58
  4065b4:	bl	40566c <ferror@plt+0x2d5c>
  4065b8:	b	406414 <ferror@plt+0x3b04>
  4065bc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065c0:	add	x0, x0, #0xe68
  4065c4:	bl	40566c <ferror@plt+0x2d5c>
  4065c8:	b	40641c <ferror@plt+0x3b0c>
  4065cc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065d0:	add	x0, x0, #0xe78
  4065d4:	bl	40566c <ferror@plt+0x2d5c>
  4065d8:	b	406424 <ferror@plt+0x3b14>
  4065dc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065e0:	add	x0, x0, #0xe88
  4065e4:	bl	40566c <ferror@plt+0x2d5c>
  4065e8:	b	40642c <ferror@plt+0x3b1c>
  4065ec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4065f0:	add	x0, x0, #0xe98
  4065f4:	bl	40566c <ferror@plt+0x2d5c>
  4065f8:	b	406434 <ferror@plt+0x3b24>
  4065fc:	stp	x29, x30, [sp, #-32]!
  406600:	mov	x29, sp
  406604:	str	x19, [sp, #16]
  406608:	mov	x19, x0
  40660c:	mov	x2, x0
  406610:	ldrb	w0, [x2], #4
  406614:	cmp	w0, #0xa
  406618:	mov	w3, #0x10                  	// #16
  40661c:	mov	w1, #0x4                   	// #4
  406620:	csel	w1, w3, w1, eq  // eq = none
  406624:	bl	40e2f8 <ferror@plt+0xb9e8>
  406628:	ldrb	w2, [x19, #1]
  40662c:	mov	x1, x0
  406630:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406634:	add	x0, x0, #0xea8
  406638:	bl	40566c <ferror@plt+0x2d5c>
  40663c:	adrp	x2, 416000 <ferror@plt+0x136f0>
  406640:	add	x2, x2, #0xeb0
  406644:	ldrh	w1, [x19, #2]
  406648:	add	x0, x19, #0x14
  40664c:	bl	40e610 <ferror@plt+0xbd00>
  406650:	ldr	x19, [sp, #16]
  406654:	ldp	x29, x30, [sp], #32
  406658:	ret
  40665c:	sub	sp, sp, #0x430
  406660:	stp	x29, x30, [sp]
  406664:	mov	x29, sp
  406668:	stp	x19, x20, [sp, #16]
  40666c:	stp	x21, x22, [sp, #32]
  406670:	str	x23, [sp, #48]
  406674:	str	d8, [sp, #56]
  406678:	mov	x19, x1
  40667c:	mov	x20, x2
  406680:	mov	x2, #0x3a8                 	// #936
  406684:	mov	w1, #0x0                   	// #0
  406688:	add	x0, x29, #0x88
  40668c:	bl	402490 <memset@plt>
  406690:	ldrb	w0, [x19, #1]
  406694:	str	w0, [x29, #688]
  406698:	mov	w1, #0x7                   	// #7
  40669c:	mov	x0, x20
  4066a0:	bl	4058fc <ferror@plt+0x2fec>
  4066a4:	ldr	x1, [x20, #16]
  4066a8:	cbz	x1, 406a68 <ferror@plt+0x4158>
  4066ac:	mov	x19, x1
  4066b0:	ldrh	w0, [x19], #4
  4066b4:	sub	w0, w0, #0x4
  4066b8:	cmp	w0, #0xe7
  4066bc:	b.ls	406b5c <ferror@plt+0x424c>  // b.plast
  4066c0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4066c4:	ldr	w0, [x0, #1652]
  4066c8:	cbz	w0, 406708 <ferror@plt+0x3df8>
  4066cc:	ldrb	w0, [x19, #5]
  4066d0:	and	w0, w0, #0x1
  4066d4:	strb	w0, [x29, #1048]
  4066d8:	ldrb	w0, [x19, #5]
  4066dc:	ubfx	x0, x0, #1, #1
  4066e0:	strb	w0, [x29, #1049]
  4066e4:	ldrb	w0, [x19, #5]
  4066e8:	ubfx	x0, x0, #3, #1
  4066ec:	strb	w0, [x29, #1050]
  4066f0:	ldrb	w0, [x19, #5]
  4066f4:	ubfx	x0, x0, #4, #1
  4066f8:	strb	w0, [x29, #1051]
  4066fc:	ldrb	w0, [x19, #5]
  406700:	ubfx	x0, x0, #5, #1
  406704:	strb	w0, [x29, #1052]
  406708:	ldr	x1, [x20, #32]
  40670c:	cbz	x1, 406720 <ferror@plt+0x3e10>
  406710:	mov	x2, #0xf                   	// #15
  406714:	add	x1, x1, #0x4
  406718:	add	x0, x29, #0x2fc
  40671c:	bl	402810 <strncpy@plt>
  406720:	ldrb	w0, [x19, #5]
  406724:	tbz	w0, #2, 406748 <ferror@plt+0x3e38>
  406728:	mov	w0, #0x1                   	// #1
  40672c:	strb	w0, [x29, #1053]
  406730:	ldrb	w0, [x19, #6]
  406734:	and	w0, w0, #0xf
  406738:	str	w0, [x29, #840]
  40673c:	ldrb	w0, [x19, #6]
  406740:	ubfx	x0, x0, #4, #4
  406744:	str	w0, [x29, #844]
  406748:	ldr	w0, [x19, #8]
  40674c:	cmp	w0, #0x0
  406750:	mov	w1, #0xc6c0                	// #50880
  406754:	movk	w1, #0x2d, lsl #16
  406758:	ccmp	w0, w1, #0x4, ne  // ne = any
  40675c:	b.eq	406778 <ferror@plt+0x3e68>  // b.none
  406760:	ucvtf	d0, w0
  406764:	mov	x0, #0x400000000000        	// #70368744177664
  406768:	movk	x0, #0x408f, lsl #48
  40676c:	fmov	d1, x0
  406770:	fdiv	d0, d0, d1
  406774:	str	d0, [x29, #784]
  406778:	ldrb	w0, [x19, #4]
  40677c:	str	w0, [x29, #824]
  406780:	ldr	w0, [x19, #68]
  406784:	ucvtf	d1, w0
  406788:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40678c:	ldr	d2, [x0, #4024]
  406790:	fdiv	d1, d1, d2
  406794:	str	d1, [x29, #800]
  406798:	ldr	w0, [x19, #72]
  40679c:	ucvtf	d1, w0
  4067a0:	fdiv	d1, d1, d2
  4067a4:	str	d1, [x29, #808]
  4067a8:	ldr	w0, [x19, #12]
  4067ac:	ucvtf	d1, w0
  4067b0:	fdiv	d1, d1, d2
  4067b4:	str	d1, [x29, #792]
  4067b8:	ldr	w0, [x19, #16]
  4067bc:	str	w0, [x29, #848]
  4067c0:	ldr	w0, [x19, #20]
  4067c4:	str	w0, [x29, #852]
  4067c8:	ldr	w0, [x19, #84]
  4067cc:	str	w0, [x29, #856]
  4067d0:	ldr	w0, [x19, #96]
  4067d4:	str	w0, [x29, #1000]
  4067d8:	ldr	w0, [x19, #92]
  4067dc:	ucvtf	d0, w0
  4067e0:	fdiv	d0, d0, d2
  4067e4:	str	d0, [x29, #984]
  4067e8:	ldr	w0, [x19, #44]
  4067ec:	str	w0, [x29, #868]
  4067f0:	ldr	w0, [x19, #52]
  4067f4:	str	w0, [x29, #872]
  4067f8:	ldr	w0, [x19, #56]
  4067fc:	str	w0, [x29, #876]
  406800:	ldr	w0, [x19, #24]
  406804:	str	w0, [x29, #936]
  406808:	ldr	w0, [x19, #36]
  40680c:	str	w0, [x29, #940]
  406810:	ldr	w0, [x19, #100]
  406814:	str	w0, [x29, #944]
  406818:	ldr	w0, [x19, #32]
  40681c:	str	w0, [x29, #948]
  406820:	ldr	w0, [x19, #28]
  406824:	str	w0, [x29, #952]
  406828:	ldr	w0, [x19, #40]
  40682c:	str	w0, [x29, #956]
  406830:	ldr	w0, [x19, #88]
  406834:	str	w0, [x29, #960]
  406838:	ldr	w0, [x19, #64]
  40683c:	str	w0, [x29, #1004]
  406840:	ldr	w0, [x19, #80]
  406844:	str	w0, [x29, #864]
  406848:	ldr	w0, [x19, #60]
  40684c:	str	w0, [x29, #860]
  406850:	ldr	w0, [x19, #76]
  406854:	mov	w1, #0xfffe                	// #65534
  406858:	cmp	w0, w1
  40685c:	b.hi	406864 <ferror@plt+0x3f54>  // b.pmore
  406860:	str	w0, [x29, #820]
  406864:	ldr	w0, [x19, #68]
  406868:	ucvtf	d8, w0
  40686c:	ldr	x0, [x20, #24]
  406870:	cbz	x0, 406890 <ferror@plt+0x3f80>
  406874:	ldr	w1, [x0, #4]
  406878:	cbz	w1, 406890 <ferror@plt+0x3f80>
  40687c:	ldr	w0, [x0, #12]
  406880:	cmp	w0, #0x0
  406884:	mov	w1, #0x7fffffff            	// #2147483647
  406888:	ccmp	w0, w1, #0x4, ne  // ne = any
  40688c:	b.ne	406b90 <ferror@plt+0x4280>  // b.any
  406890:	ldr	x21, [x20, #72]
  406894:	cbz	x21, 4068d4 <ferror@plt+0x3fc4>
  406898:	mov	x0, #0x14                  	// #20
  40689c:	bl	402410 <malloc@plt>
  4068a0:	ldrh	w2, [x21, #4]
  4068a4:	cmp	w2, #0x0
  4068a8:	cset	w2, ne  // ne = any
  4068ac:	strb	w2, [x0, #16]
  4068b0:	ldrh	w2, [x21, #6]
  4068b4:	str	w2, [x0]
  4068b8:	ldr	w2, [x21, #8]
  4068bc:	str	w2, [x0, #4]
  4068c0:	ldr	w2, [x21, #12]
  4068c4:	str	w2, [x0, #8]
  4068c8:	ldr	w1, [x21, #16]
  4068cc:	str	w1, [x0, #12]
  4068d0:	str	x0, [x29, #1056]
  4068d4:	ldr	x21, [x20, #128]
  4068d8:	cbz	x21, 406910 <ferror@plt+0x4000>
  4068dc:	ldrh	w22, [x21]
  4068e0:	mov	x1, #0x14                  	// #20
  4068e4:	mov	x0, #0x1                   	// #1
  4068e8:	bl	4024c0 <calloc@plt>
  4068ec:	str	x0, [x29, #1064]
  4068f0:	cbz	x0, 406910 <ferror@plt+0x4000>
  4068f4:	and	x1, x22, #0xffff
  4068f8:	sub	x1, x1, #0x4
  4068fc:	cmp	x1, #0x14
  406900:	mov	x2, #0x14                  	// #20
  406904:	csel	x2, x1, x2, ls  // ls = plast
  406908:	add	x1, x21, #0x4
  40690c:	bl	402230 <memcpy@plt>
  406910:	fcmpe	d8, #0.0
  406914:	b.le	40694c <ferror@plt+0x403c>
  406918:	ldr	w1, [x19, #16]
  40691c:	cbz	w1, 40694c <ferror@plt+0x403c>
  406920:	ldr	w0, [x19, #80]
  406924:	cbz	w0, 40694c <ferror@plt+0x403c>
  406928:	ucvtf	d0, w0
  40692c:	ucvtf	d1, w1
  406930:	fmul	d0, d0, d1
  406934:	mov	x0, #0x848000000000        	// #145685290680320
  406938:	movk	x0, #0x415e, lsl #48
  40693c:	fmov	d1, x0
  406940:	fmul	d0, d0, d1
  406944:	fdiv	d8, d0, d8
  406948:	str	d8, [x29, #832]
  40694c:	ldr	x0, [x19, #104]
  406950:	sub	x1, x0, #0x1
  406954:	cmn	x1, #0x3
  406958:	b.hi	406988 <ferror@plt+0x4078>  // b.pmore
  40695c:	ucvtf	d0, x0
  406960:	fmov	d1, #8.000000000000000000e+00
  406964:	fmul	d0, d0, d1
  406968:	str	d0, [x29, #880]
  40696c:	ldr	x0, [x19, #112]
  406970:	sub	x1, x0, #0x1
  406974:	cmn	x1, #0x3
  406978:	b.hi	406988 <ferror@plt+0x4078>  // b.pmore
  40697c:	ucvtf	d0, x0
  406980:	fmul	d0, d0, d1
  406984:	str	d0, [x29, #888]
  406988:	ldr	x0, [x19, #120]
  40698c:	str	x0, [x29, #904]
  406990:	ldr	x0, [x19, #128]
  406994:	str	x0, [x29, #912]
  406998:	ldr	w0, [x19, #136]
  40699c:	str	w0, [x29, #920]
  4069a0:	ldr	w0, [x19, #140]
  4069a4:	str	w0, [x29, #924]
  4069a8:	ldr	w0, [x19, #156]
  4069ac:	str	w0, [x29, #928]
  4069b0:	ldr	w0, [x19, #152]
  4069b4:	str	w0, [x29, #932]
  4069b8:	ldr	w0, [x19, #144]
  4069bc:	str	w0, [x29, #964]
  4069c0:	ldr	w0, [x19, #148]
  4069c4:	sub	w1, w0, #0x1
  4069c8:	cmn	w1, #0x3
  4069cc:	b.hi	4069e8 <ferror@plt+0x40d8>  // b.pmore
  4069d0:	ucvtf	d0, w0
  4069d4:	mov	x0, #0x400000000000        	// #70368744177664
  4069d8:	movk	x0, #0x408f, lsl #48
  4069dc:	fmov	d1, x0
  4069e0:	fdiv	d0, d0, d1
  4069e4:	str	d0, [x29, #992]
  4069e8:	ldr	d0, [x19, #160]
  4069ec:	ucvtf	d0, d0
  4069f0:	fmov	d1, #8.000000000000000000e+00
  4069f4:	fmul	d0, d0, d1
  4069f8:	str	d0, [x29, #896]
  4069fc:	ldrb	w0, [x19, #7]
  406a00:	ubfx	x0, x0, #0, #1
  406a04:	strb	w0, [x29, #1054]
  406a08:	ldr	x0, [x19, #168]
  406a0c:	str	x0, [x29, #1008]
  406a10:	ldr	x0, [x19, #176]
  406a14:	str	x0, [x29, #1016]
  406a18:	ldr	x0, [x19, #184]
  406a1c:	str	x0, [x29, #1024]
  406a20:	ldr	w0, [x19, #192]
  406a24:	str	w0, [x29, #968]
  406a28:	ldr	w0, [x19, #196]
  406a2c:	str	w0, [x29, #972]
  406a30:	ldr	w0, [x19, #216]
  406a34:	str	w0, [x29, #976]
  406a38:	ldr	w0, [x19, #220]
  406a3c:	str	w0, [x29, #980]
  406a40:	ldr	x0, [x19, #200]
  406a44:	str	x0, [x29, #1032]
  406a48:	ldr	x0, [x19, #208]
  406a4c:	str	x0, [x29, #1040]
  406a50:	add	x0, x29, #0x88
  406a54:	bl	4059e0 <ferror@plt+0x30d0>
  406a58:	ldr	x0, [x29, #1056]
  406a5c:	bl	402660 <free@plt>
  406a60:	ldr	x0, [x29, #1064]
  406a64:	bl	402660 <free@plt>
  406a68:	ldr	x23, [x20, #144]
  406a6c:	cbz	x23, 406acc <ferror@plt+0x41bc>
  406a70:	mov	x19, x23
  406a74:	ldrh	w21, [x19], #104
  406a78:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406a7c:	add	x0, x0, #0xeb8
  406a80:	bl	40566c <ferror@plt+0x2d5c>
  406a84:	add	x0, x23, #0x4
  406a88:	bl	4065fc <ferror@plt+0x3cec>
  406a8c:	sub	w0, w21, #0x68
  406a90:	cmp	w0, #0x0
  406a94:	b.le	406acc <ferror@plt+0x41bc>
  406a98:	adrp	x22, 417000 <ferror@plt+0x146f0>
  406a9c:	add	x22, x22, #0x3a0
  406aa0:	add	w21, w21, w19
  406aa4:	mov	w23, #0xffffff98            	// #-104
  406aa8:	mov	x0, x22
  406aac:	bl	40566c <ferror@plt+0x2d5c>
  406ab0:	mov	x0, x19
  406ab4:	add	x19, x19, #0x64
  406ab8:	bl	4065fc <ferror@plt+0x3cec>
  406abc:	sub	w0, w23, w19
  406ac0:	add	w0, w21, w0
  406ac4:	cmp	w0, #0x0
  406ac8:	b.gt	406aa8 <ferror@plt+0x4198>
  406acc:	ldr	x2, [x20, #152]
  406ad0:	cbz	x2, 406be0 <ferror@plt+0x42d0>
  406ad4:	stp	xzr, xzr, [x29, #72]
  406ad8:	str	xzr, [x29, #88]
  406adc:	ldrh	w3, [x2], #4
  406ae0:	sub	w3, w3, #0x4
  406ae4:	mov	w1, #0x2                   	// #2
  406ae8:	add	x0, x29, #0x48
  406aec:	bl	4156e8 <ferror@plt+0x12dd8>
  406af0:	ldr	x1, [x29, #80]
  406af4:	cbz	x1, 406b08 <ferror@plt+0x41f8>
  406af8:	add	x1, x1, #0x4
  406afc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b00:	add	x0, x0, #0xec8
  406b04:	bl	40566c <ferror@plt+0x2d5c>
  406b08:	ldr	x2, [x29, #88]
  406b0c:	cbz	x2, 406be0 <ferror@plt+0x42d0>
  406b10:	stp	xzr, xzr, [x29, #96]
  406b14:	stp	xzr, xzr, [x29, #112]
  406b18:	str	xzr, [x29, #128]
  406b1c:	ldrh	w3, [x2], #4
  406b20:	sub	w3, w3, #0x4
  406b24:	mov	w1, #0x4                   	// #4
  406b28:	add	x0, x29, #0x60
  406b2c:	bl	4156e8 <ferror@plt+0x12dd8>
  406b30:	ldr	x0, [x29, #104]
  406b34:	cbz	x0, 406ba4 <ferror@plt+0x4294>
  406b38:	ldrh	w1, [x0, #4]
  406b3c:	cmp	w1, #0x303
  406b40:	b.eq	406b98 <ferror@plt+0x4288>  // b.none
  406b44:	cmp	w1, #0x304
  406b48:	b.eq	406c00 <ferror@plt+0x42f0>  // b.none
  406b4c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b50:	add	x0, x0, #0xef8
  406b54:	bl	40566c <ferror@plt+0x2d5c>
  406b58:	b	406ba4 <ferror@plt+0x4294>
  406b5c:	sub	sp, sp, #0xf0
  406b60:	mov	x19, sp
  406b64:	sxtw	x21, w0
  406b68:	mov	x2, x21
  406b6c:	add	x1, x1, #0x4
  406b70:	mov	x0, x19
  406b74:	bl	402230 <memcpy@plt>
  406b78:	mov	x2, #0xe8                  	// #232
  406b7c:	sub	x2, x2, x21
  406b80:	mov	w1, #0x0                   	// #0
  406b84:	add	x0, x19, x21
  406b88:	bl	402490 <memset@plt>
  406b8c:	b	4066c0 <ferror@plt+0x3db0>
  406b90:	ucvtf	d8, w0
  406b94:	b	406890 <ferror@plt+0x3f80>
  406b98:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406b9c:	add	x0, x0, #0xed8
  406ba0:	bl	40566c <ferror@plt+0x2d5c>
  406ba4:	ldr	x0, [x29, #112]
  406ba8:	cbz	x0, 406bc0 <ferror@plt+0x42b0>
  406bac:	ldrh	w0, [x0, #4]
  406bb0:	cmp	w0, #0x33
  406bb4:	b.eq	406c10 <ferror@plt+0x4300>  // b.none
  406bb8:	cmp	w0, #0x34
  406bbc:	b.eq	406c20 <ferror@plt+0x4310>  // b.none
  406bc0:	ldr	x1, [x29, #128]
  406bc4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bc8:	add	x0, x0, #0xf40
  406bcc:	bl	4060e4 <ferror@plt+0x37d4>
  406bd0:	ldr	x1, [x29, #120]
  406bd4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406bd8:	add	x0, x0, #0xf48
  406bdc:	bl	4060e4 <ferror@plt+0x37d4>
  406be0:	mov	sp, x29
  406be4:	ldp	x19, x20, [sp, #16]
  406be8:	ldp	x21, x22, [sp, #32]
  406bec:	ldr	x23, [sp, #48]
  406bf0:	ldp	x29, x30, [sp]
  406bf4:	ldr	d8, [sp, #56]
  406bf8:	add	sp, sp, #0x430
  406bfc:	ret
  406c00:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c04:	add	x0, x0, #0xee8
  406c08:	bl	40566c <ferror@plt+0x2d5c>
  406c0c:	b	406ba4 <ferror@plt+0x4294>
  406c10:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c14:	add	x0, x0, #0xf10
  406c18:	bl	40566c <ferror@plt+0x2d5c>
  406c1c:	b	406bc0 <ferror@plt+0x42b0>
  406c20:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406c24:	add	x0, x0, #0xf28
  406c28:	bl	40566c <ferror@plt+0x2d5c>
  406c2c:	b	406bc0 <ferror@plt+0x42b0>
  406c30:	stp	x29, x30, [sp, #-48]!
  406c34:	mov	x29, sp
  406c38:	stp	x19, x20, [sp, #16]
  406c3c:	mov	x20, x0
  406c40:	ldrh	w0, [x0, #22]
  406c44:	cmp	w0, #0x11
  406c48:	b.eq	406e50 <ferror@plt+0x4540>  // b.none
  406c4c:	b.hi	406d54 <ferror@plt+0x4444>  // b.pmore
  406c50:	cmp	w0, #0xa
  406c54:	b.eq	406cfc <ferror@plt+0x43ec>  // b.none
  406c58:	b.ls	406cc0 <ferror@plt+0x43b0>  // b.plast
  406c5c:	str	x21, [sp, #32]
  406c60:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406c64:	add	x1, x19, #0xf60
  406c68:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406c6c:	add	x19, x19, #0xf88
  406c70:	cmp	w0, #0x10
  406c74:	csel	x19, x19, x1, eq  // eq = none
  406c78:	mov	w0, #0x0                   	// #0
  406c7c:	bl	4055ec <ferror@plt+0x2cdc>
  406c80:	adrp	x21, 416000 <ferror@plt+0x136f0>
  406c84:	add	x21, x21, #0xd20
  406c88:	mov	x1, x19
  406c8c:	mov	x0, x21
  406c90:	bl	40566c <ferror@plt+0x2d5c>
  406c94:	mov	w0, #0x1                   	// #1
  406c98:	bl	4055ec <ferror@plt+0x2cdc>
  406c9c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  406ca0:	add	x0, x0, #0xff0
  406ca4:	add	x0, x0, #0xa30
  406ca8:	ldrsw	x1, [x20, #552]
  406cac:	ldr	x1, [x0, x1, lsl #3]
  406cb0:	mov	x0, x21
  406cb4:	bl	40566c <ferror@plt+0x2d5c>
  406cb8:	ldr	x21, [sp, #32]
  406cbc:	b	406dfc <ferror@plt+0x44ec>
  406cc0:	cmp	w0, #0x1
  406cc4:	b.ne	406cf4 <ferror@plt+0x43e4>  // b.any
  406cc8:	str	x21, [sp, #32]
  406ccc:	ldr	w1, [x20, #8]
  406cd0:	cmp	w1, #0x1
  406cd4:	b.eq	406f1c <ferror@plt+0x460c>  // b.none
  406cd8:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406cdc:	add	x0, x19, #0x920
  406ce0:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406ce4:	add	x19, x19, #0x908
  406ce8:	cmp	w1, #0x5
  406cec:	csel	x19, x19, x0, ne  // ne = any
  406cf0:	b	406c78 <ferror@plt+0x4368>
  406cf4:	cmp	w0, #0x2
  406cf8:	b.ne	406d44 <ferror@plt+0x4434>  // b.any
  406cfc:	ldr	w0, [x20, #8]
  406d00:	cmp	w0, #0x21
  406d04:	b.eq	406ed8 <ferror@plt+0x45c8>  // b.none
  406d08:	b.hi	406dac <ferror@plt+0x449c>  // b.pmore
  406d0c:	str	x21, [sp, #32]
  406d10:	cmp	w0, #0x6
  406d14:	b.eq	406ee8 <ferror@plt+0x45d8>  // b.none
  406d18:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406d1c:	add	x19, x19, #0x8b0
  406d20:	cmp	w0, #0x11
  406d24:	b.eq	406c78 <ferror@plt+0x4368>  // b.none
  406d28:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406d2c:	add	x1, x19, #0xf50
  406d30:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406d34:	add	x19, x19, #0x8d0
  406d38:	cmp	w0, #0x0
  406d3c:	csel	x19, x19, x1, eq  // eq = none
  406d40:	b	406c78 <ferror@plt+0x4368>
  406d44:	str	x21, [sp, #32]
  406d48:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406d4c:	add	x19, x19, #0xf60
  406d50:	b	406c78 <ferror@plt+0x4368>
  406d54:	str	x21, [sp, #32]
  406d58:	cmp	w0, #0x28
  406d5c:	b.eq	406e90 <ferror@plt+0x4580>  // b.none
  406d60:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406d64:	add	x19, x19, #0x998
  406d68:	cmp	w0, #0x2c
  406d6c:	b.eq	406c78 <ferror@plt+0x4368>  // b.none
  406d70:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406d74:	add	x19, x19, #0xf60
  406d78:	cmp	w0, #0x1e
  406d7c:	b.ne	406c78 <ferror@plt+0x4368>  // b.any
  406d80:	ldr	w0, [x20, #8]
  406d84:	cmp	w0, #0x4
  406d88:	b.eq	406f04 <ferror@plt+0x45f4>  // b.none
  406d8c:	b.hi	406e74 <ferror@plt+0x4564>  // b.pmore
  406d90:	cmp	w0, #0x1
  406d94:	b.eq	406f28 <ferror@plt+0x4618>  // b.none
  406d98:	cmp	w0, #0x2
  406d9c:	b.ne	406f10 <ferror@plt+0x4600>  // b.any
  406da0:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406da4:	add	x19, x19, #0xf58
  406da8:	b	406c78 <ferror@plt+0x4368>
  406dac:	cmp	w0, #0x3a
  406db0:	b.eq	406ef4 <ferror@plt+0x45e4>  // b.none
  406db4:	cmp	w0, #0x84
  406db8:	b.ne	406e40 <ferror@plt+0x4530>  // b.any
  406dbc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  406dc0:	ldr	w0, [x0, #1656]
  406dc4:	cbz	w0, 406eb8 <ferror@plt+0x45a8>
  406dc8:	ldr	w1, [x20, #564]
  406dcc:	cmp	w1, w0
  406dd0:	b.ne	406ec8 <ferror@plt+0x45b8>  // b.any
  406dd4:	mov	w0, #0x1                   	// #1
  406dd8:	bl	4055ec <ferror@plt+0x2cdc>
  406ddc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  406de0:	add	x0, x0, #0xff0
  406de4:	add	x0, x0, #0x9f0
  406de8:	ldrsw	x1, [x20, #552]
  406dec:	ldr	x1, [x0, x1, lsl #3]
  406df0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406df4:	add	x0, x0, #0xf98
  406df8:	bl	40566c <ferror@plt+0x2d5c>
  406dfc:	mov	w0, #0x2                   	// #2
  406e00:	bl	4055ec <ferror@plt+0x2cdc>
  406e04:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406e08:	add	x19, x19, #0xf90
  406e0c:	ldr	w1, [x20, #556]
  406e10:	mov	x0, x19
  406e14:	bl	40566c <ferror@plt+0x2d5c>
  406e18:	mov	w0, #0x3                   	// #3
  406e1c:	bl	4055ec <ferror@plt+0x2cdc>
  406e20:	ldr	w1, [x20, #560]
  406e24:	mov	x0, x19
  406e28:	bl	40566c <ferror@plt+0x2d5c>
  406e2c:	mov	w0, #0x4                   	// #4
  406e30:	bl	4055ec <ferror@plt+0x2cdc>
  406e34:	ldp	x19, x20, [sp, #16]
  406e38:	ldp	x29, x30, [sp], #48
  406e3c:	ret
  406e40:	str	x21, [sp, #32]
  406e44:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406e48:	add	x19, x19, #0xf50
  406e4c:	b	406c78 <ferror@plt+0x4368>
  406e50:	str	x21, [sp, #32]
  406e54:	ldr	w1, [x20, #8]
  406e58:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406e5c:	add	x0, x19, #0x950
  406e60:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406e64:	add	x19, x19, #0x938
  406e68:	cmp	w1, #0x3
  406e6c:	csel	x19, x19, x0, eq  // eq = none
  406e70:	b	406c78 <ferror@plt+0x4368>
  406e74:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406e78:	add	x1, x19, #0xf70
  406e7c:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406e80:	add	x19, x19, #0xf50
  406e84:	cmp	w0, #0x5
  406e88:	csel	x19, x19, x1, ne  // ne = any
  406e8c:	b	406c78 <ferror@plt+0x4368>
  406e90:	ldr	w1, [x20, #8]
  406e94:	cmp	w1, #0x1
  406e98:	b.eq	406f34 <ferror@plt+0x4624>  // b.none
  406e9c:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406ea0:	add	x0, x19, #0x990
  406ea4:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406ea8:	add	x19, x19, #0xf50
  406eac:	cmp	w1, #0x2
  406eb0:	csel	x19, x19, x0, ne  // ne = any
  406eb4:	b	406c78 <ferror@plt+0x4368>
  406eb8:	str	x21, [sp, #32]
  406ebc:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406ec0:	add	x19, x19, #0x8c8
  406ec4:	b	406c78 <ferror@plt+0x4368>
  406ec8:	str	x21, [sp, #32]
  406ecc:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406ed0:	add	x19, x19, #0x8c8
  406ed4:	b	406c78 <ferror@plt+0x4368>
  406ed8:	str	x21, [sp, #32]
  406edc:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406ee0:	add	x19, x19, #0x8b8
  406ee4:	b	406c78 <ferror@plt+0x4368>
  406ee8:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406eec:	add	x19, x19, #0x8c0
  406ef0:	b	406c78 <ferror@plt+0x4368>
  406ef4:	str	x21, [sp, #32]
  406ef8:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406efc:	add	x19, x19, #0xf78
  406f00:	b	406c78 <ferror@plt+0x4368>
  406f04:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406f08:	add	x19, x19, #0xf68
  406f0c:	b	406c78 <ferror@plt+0x4368>
  406f10:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406f14:	add	x19, x19, #0xf50
  406f18:	b	406c78 <ferror@plt+0x4368>
  406f1c:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406f20:	add	x19, x19, #0x8f0
  406f24:	b	406c78 <ferror@plt+0x4368>
  406f28:	adrp	x19, 416000 <ferror@plt+0x136f0>
  406f2c:	add	x19, x19, #0xf80
  406f30:	b	406c78 <ferror@plt+0x4368>
  406f34:	adrp	x19, 415000 <ferror@plt+0x126f0>
  406f38:	add	x19, x19, #0x978
  406f3c:	b	406c78 <ferror@plt+0x4368>
  406f40:	stp	x29, x30, [sp, #-32]!
  406f44:	mov	x29, sp
  406f48:	str	x19, [sp, #16]
  406f4c:	mov	x19, x2
  406f50:	cbz	x3, 406f90 <ferror@plt+0x4680>
  406f54:	mov	x2, x3
  406f58:	mov	x3, x1
  406f5c:	mov	x1, x0
  406f60:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f64:	add	x0, x0, #0xfa0
  406f68:	bl	40566c <ferror@plt+0x2d5c>
  406f6c:	bl	4054d0 <ferror@plt+0x2bc0>
  406f70:	mov	x1, x19
  406f74:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f78:	add	x0, x0, #0xd20
  406f7c:	bl	40566c <ferror@plt+0x2d5c>
  406f80:	bl	4054d0 <ferror@plt+0x2bc0>
  406f84:	ldr	x19, [sp, #16]
  406f88:	ldp	x29, x30, [sp], #32
  406f8c:	ret
  406f90:	mov	x2, x1
  406f94:	mov	x1, x0
  406f98:	adrp	x0, 416000 <ferror@plt+0x136f0>
  406f9c:	add	x0, x0, #0xfb0
  406fa0:	bl	40566c <ferror@plt+0x2d5c>
  406fa4:	b	406f6c <ferror@plt+0x465c>
  406fa8:	sub	sp, sp, #0x440
  406fac:	stp	x29, x30, [sp]
  406fb0:	mov	x29, sp
  406fb4:	stp	x19, x20, [sp, #16]
  406fb8:	stp	x21, x22, [sp, #32]
  406fbc:	stp	x23, x24, [sp, #48]
  406fc0:	mov	x19, x0
  406fc4:	mov	w20, w1
  406fc8:	mov	w23, w2
  406fcc:	ldrh	w21, [x0, #6]
  406fd0:	cmp	w21, #0x2
  406fd4:	b.eq	40700c <ferror@plt+0x46fc>  // b.none
  406fd8:	and	w3, w3, #0xff
  406fdc:	cbnz	w3, 407024 <ferror@plt+0x4714>
  406fe0:	mov	x2, #0x10                  	// #16
  406fe4:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  406fe8:	add	x1, x1, #0xd78
  406fec:	add	x0, x0, #0x8
  406ff0:	bl	4025d0 <memcmp@plt>
  406ff4:	cbnz	w0, 407024 <ferror@plt+0x4714>
  406ff8:	mov	w0, #0x2a                  	// #42
  406ffc:	strb	w0, [sp, #64]
  407000:	strb	wzr, [sp, #65]
  407004:	add	x21, sp, #0x40
  407008:	b	407060 <ferror@plt+0x4750>
  40700c:	add	x2, x0, #0x8
  407010:	mov	w1, #0x4                   	// #4
  407014:	mov	w0, #0x2                   	// #2
  407018:	bl	40e2f8 <ferror@plt+0xb9e8>
  40701c:	mov	x21, x0
  407020:	b	407060 <ferror@plt+0x4750>
  407024:	add	x2, x19, #0x8
  407028:	mov	w1, #0x10                  	// #16
  40702c:	mov	w0, w21
  407030:	bl	40e2f8 <ferror@plt+0xb9e8>
  407034:	mov	x21, x0
  407038:	mov	w1, #0x3a                  	// #58
  40703c:	bl	4026b0 <strchr@plt>
  407040:	cbz	x0, 407060 <ferror@plt+0x4750>
  407044:	mov	x3, x21
  407048:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40704c:	add	x2, x2, #0xfb8
  407050:	mov	x1, #0x400                 	// #1024
  407054:	add	x0, sp, #0x40
  407058:	bl	4023b0 <snprintf@plt>
  40705c:	add	x21, sp, #0x40
  407060:	mov	x22, #0x0                   	// #0
  407064:	cbnz	w23, 40718c <ferror@plt+0x487c>
  407068:	cbz	w20, 40719c <ferror@plt+0x488c>
  40706c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407070:	ldr	w0, [x0, #1680]
  407074:	cbnz	w0, 40713c <ferror@plt+0x482c>
  407078:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40707c:	ldr	x23, [x0, #1792]
  407080:	adrp	x0, 415000 <ferror@plt+0x126f0>
  407084:	add	x0, x0, #0x8d0
  407088:	cmp	x23, x0
  40708c:	b.eq	4071b8 <ferror@plt+0x48a8>  // b.none
  407090:	lsr	x0, x23, #2
  407094:	eor	w0, w20, w0
  407098:	and	w24, w0, #0x3ff
  40709c:	and	x0, x0, #0x3ff
  4070a0:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  4070a4:	add	x1, x1, #0x750
  4070a8:	ldr	x19, [x1, x0, lsl #3]
  4070ac:	cbnz	x19, 4071e0 <ferror@plt+0x48d0>
  4070b0:	mov	x0, #0x20                  	// #32
  4070b4:	bl	402410 <malloc@plt>
  4070b8:	mov	x19, x0
  4070bc:	cbz	x0, 40713c <ferror@plt+0x482c>
  4070c0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4070c4:	ldr	x0, [x0, #1568]
  4070c8:	cbnz	x0, 407204 <ferror@plt+0x48f4>
  4070cc:	mov	w0, w20
  4070d0:	bl	4033d8 <ferror@plt+0xac8>
  4070d4:	cbnz	w0, 40723c <ferror@plt+0x492c>
  4070d8:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4070dc:	ldr	w0, [x0, #1800]
  4070e0:	cbz	w0, 407224 <ferror@plt+0x4914>
  4070e4:	rev16	w0, w20
  4070e8:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  4070ec:	ldr	x1, [x1, #1792]
  4070f0:	and	w0, w0, #0xffff
  4070f4:	bl	402590 <getservbyport@plt>
  4070f8:	cbz	x0, 40723c <ferror@plt+0x492c>
  4070fc:	ldr	x0, [x0]
  407100:	str	w20, [x19, #8]
  407104:	cbz	x0, 40710c <ferror@plt+0x47fc>
  407108:	bl	402510 <strdup@plt>
  40710c:	str	x0, [x19, #16]
  407110:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407114:	ldr	x0, [x0, #1792]
  407118:	str	x0, [x19, #24]
  40711c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407120:	add	x0, x0, #0x750
  407124:	sxtw	x24, w24
  407128:	ldr	x1, [x0, x24, lsl #3]
  40712c:	str	x1, [x19]
  407130:	str	x19, [x0, x24, lsl #3]
  407134:	ldr	x2, [x19, #16]
  407138:	cbnz	x2, 407160 <ferror@plt+0x4850>
  40713c:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407140:	add	x2, x2, #0xde8
  407144:	add	x19, x2, #0x898
  407148:	mov	w2, w20
  40714c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  407150:	add	x1, x1, #0xbb8
  407154:	mov	x0, x19
  407158:	bl	402330 <sprintf@plt>
  40715c:	mov	x2, x19
  407160:	mov	x3, x22
  407164:	adrp	x1, 416000 <ferror@plt+0x136f0>
  407168:	add	x1, x1, #0xec0
  40716c:	mov	x0, x21
  407170:	bl	406f40 <ferror@plt+0x4630>
  407174:	ldp	x19, x20, [sp, #16]
  407178:	ldp	x21, x22, [sp, #32]
  40717c:	ldp	x23, x24, [sp, #48]
  407180:	ldp	x29, x30, [sp]
  407184:	add	sp, sp, #0x440
  407188:	ret
  40718c:	mov	w0, w23
  407190:	bl	410e54 <ferror@plt+0xe544>
  407194:	mov	x22, x0
  407198:	b	407068 <ferror@plt+0x4758>
  40719c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4071a0:	add	x0, x0, #0xde8
  4071a4:	add	x2, x0, #0x898
  4071a8:	mov	w1, #0x2a                  	// #42
  4071ac:	strb	w1, [x0, #2200]
  4071b0:	strb	wzr, [x2, #1]
  4071b4:	b	407160 <ferror@plt+0x4850>
  4071b8:	mov	w2, #0x80                  	// #128
  4071bc:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4071c0:	add	x1, x1, #0xde8
  4071c4:	add	x1, x1, #0x898
  4071c8:	mov	w0, w20
  4071cc:	bl	4114c8 <ferror@plt+0xebb8>
  4071d0:	mov	x2, x0
  4071d4:	b	407160 <ferror@plt+0x4850>
  4071d8:	ldr	x19, [x19]
  4071dc:	cbz	x19, 4070b0 <ferror@plt+0x47a0>
  4071e0:	ldr	w0, [x19, #8]
  4071e4:	cmp	w20, w0
  4071e8:	b.ne	4071d8 <ferror@plt+0x48c8>  // b.any
  4071ec:	ldr	x0, [x19, #24]
  4071f0:	cmp	x23, x0
  4071f4:	b.ne	4071d8 <ferror@plt+0x48c8>  // b.any
  4071f8:	b	407134 <ferror@plt+0x4824>
  4071fc:	ldr	x0, [x0]
  407200:	cbz	x0, 4070cc <ferror@plt+0x47bc>
  407204:	ldr	w1, [x0, #8]
  407208:	cmp	w20, w1
  40720c:	b.ne	4071fc <ferror@plt+0x48ec>  // b.any
  407210:	ldr	x1, [x0, #24]
  407214:	cmp	x23, x1
  407218:	b.ne	4071fc <ferror@plt+0x48ec>  // b.any
  40721c:	ldr	x0, [x0, #16]
  407220:	b	407100 <ferror@plt+0x47f0>
  407224:	mov	w0, #0x1                   	// #1
  407228:	bl	4027b0 <setservent@plt>
  40722c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407230:	mov	w1, #0x1                   	// #1
  407234:	str	w1, [x0, #1800]
  407238:	b	4070e4 <ferror@plt+0x47d4>
  40723c:	str	w20, [x19, #8]
  407240:	mov	x0, #0x0                   	// #0
  407244:	b	40710c <ferror@plt+0x47fc>
  407248:	stp	x29, x30, [sp, #-64]!
  40724c:	mov	x29, sp
  407250:	str	x19, [sp, #16]
  407254:	mov	w19, w1
  407258:	ldr	w3, [x0, #8]
  40725c:	cmn	w3, #0x1
  407260:	b.eq	4072bc <ferror@plt+0x49ac>  // b.none
  407264:	adrp	x2, 416000 <ferror@plt+0x136f0>
  407268:	add	x2, x2, #0xbb8
  40726c:	mov	x1, #0xb                   	// #11
  407270:	add	x0, sp, #0x30
  407274:	bl	4023b0 <snprintf@plt>
  407278:	cmn	w19, #0x1
  40727c:	b.eq	4072c8 <ferror@plt+0x49b8>  // b.none
  407280:	mov	w3, w19
  407284:	adrp	x2, 416000 <ferror@plt+0x136f0>
  407288:	add	x2, x2, #0xbb8
  40728c:	mov	x1, #0xb                   	// #11
  407290:	add	x0, sp, #0x20
  407294:	bl	4023b0 <snprintf@plt>
  407298:	mov	x3, #0x0                   	// #0
  40729c:	add	x2, sp, #0x20
  4072a0:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4072a4:	add	x1, x1, #0xec0
  4072a8:	add	x0, sp, #0x30
  4072ac:	bl	406f40 <ferror@plt+0x4630>
  4072b0:	ldr	x19, [sp, #16]
  4072b4:	ldp	x29, x30, [sp], #64
  4072b8:	ret
  4072bc:	mov	w0, #0x2a                  	// #42
  4072c0:	strh	w0, [sp, #48]
  4072c4:	b	407278 <ferror@plt+0x4968>
  4072c8:	mov	w0, #0x2a                  	// #42
  4072cc:	strh	w0, [sp, #32]
  4072d0:	b	407298 <ferror@plt+0x4988>
  4072d4:	stp	x29, x30, [sp, #-160]!
  4072d8:	mov	x29, sp
  4072dc:	stp	x19, x20, [sp, #16]
  4072e0:	ldr	w20, [x1, #4]
  4072e4:	stp	xzr, xzr, [sp, #96]
  4072e8:	stp	xzr, xzr, [sp, #112]
  4072ec:	stp	xzr, xzr, [sp, #128]
  4072f0:	stp	xzr, xzr, [sp, #144]
  4072f4:	stp	xzr, xzr, [sp, #32]
  4072f8:	stp	xzr, xzr, [sp, #48]
  4072fc:	stp	xzr, xzr, [sp, #64]
  407300:	stp	xzr, xzr, [sp, #80]
  407304:	adrp	x19, 416000 <ferror@plt+0x136f0>
  407308:	add	x19, x19, #0xbb8
  40730c:	ldr	w2, [x0, #4]
  407310:	mov	x1, x19
  407314:	add	x0, sp, #0x60
  407318:	bl	402330 <sprintf@plt>
  40731c:	mov	w2, w20
  407320:	mov	x1, x19
  407324:	add	x0, sp, #0x20
  407328:	bl	402330 <sprintf@plt>
  40732c:	mov	x3, #0x0                   	// #0
  407330:	add	x2, sp, #0x20
  407334:	adrp	x1, 416000 <ferror@plt+0x136f0>
  407338:	add	x1, x1, #0xec0
  40733c:	add	x0, sp, #0x60
  407340:	bl	406f40 <ferror@plt+0x4630>
  407344:	ldp	x19, x20, [sp, #16]
  407348:	ldp	x29, x30, [sp], #160
  40734c:	ret
  407350:	stp	x29, x30, [sp, #-112]!
  407354:	mov	x29, sp
  407358:	str	w0, [sp, #100]
  40735c:	cbz	w0, 407528 <ferror@plt+0x4c18>
  407360:	stp	x19, x20, [sp, #16]
  407364:	stp	x21, x22, [sp, #32]
  407368:	stp	x23, x24, [sp, #48]
  40736c:	mov	x23, x1
  407370:	mov	w21, w2
  407374:	mov	w2, w0
  407378:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40737c:	add	x1, x1, #0xde8
  407380:	lsr	w0, w0, #16
  407384:	eor	w0, w0, w2, lsr #24
  407388:	eor	w2, w2, w2, lsr #8
  40738c:	eor	w0, w0, w2
  407390:	and	x0, x0, #0xff
  407394:	add	x1, x1, #0x18
  407398:	ldr	x20, [x1, x0, lsl #3]
  40739c:	str	xzr, [x23]
  4073a0:	cbz	x20, 407538 <ferror@plt+0x4c28>
  4073a4:	stp	x25, x26, [sp, #64]
  4073a8:	stp	x27, x28, [sp, #80]
  4073ac:	mov	w24, #0x0                   	// #0
  4073b0:	str	wzr, [sp, #104]
  4073b4:	str	wzr, [sp, #108]
  4073b8:	adrp	x28, 417000 <ferror@plt+0x146f0>
  4073bc:	add	x28, x28, #0x0
  4073c0:	adrp	x27, 416000 <ferror@plt+0x136f0>
  4073c4:	add	x27, x27, #0xfd8
  4073c8:	b	4074d0 <ferror@plt+0x4bc0>
  4073cc:	ldr	w5, [x20, #16]
  4073d0:	ldr	w4, [x20, #12]
  4073d4:	ldr	x3, [x20, #24]
  4073d8:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4073dc:	add	x2, x2, #0xfc0
  4073e0:	sxtw	x1, w19
  4073e4:	bl	4023b0 <snprintf@plt>
  4073e8:	tbnz	w0, #31, 4073f4 <ferror@plt+0x4ae4>
  4073ec:	cmp	w0, w19
  4073f0:	b.lt	4074b0 <ferror@plt+0x4ba0>  // b.tstop
  4073f4:	mov	x1, x22
  4073f8:	ldr	x0, [x23]
  4073fc:	bl	4024f0 <realloc@plt>
  407400:	add	x22, x22, #0x200
  407404:	add	w19, w19, #0x200
  407408:	cbz	x0, 407490 <ferror@plt+0x4b80>
  40740c:	str	x0, [x23]
  407410:	add	w24, w26, w19
  407414:	ldr	x0, [x23]
  407418:	add	x0, x0, x25
  40741c:	cmp	w21, #0x1
  407420:	b.eq	40744c <ferror@plt+0x4b3c>  // b.none
  407424:	cmp	w21, #0x2
  407428:	b.eq	40746c <ferror@plt+0x4b5c>  // b.none
  40742c:	cbz	w21, 4073cc <ferror@plt+0x4abc>
  407430:	mov	w2, w21
  407434:	adrp	x1, 417000 <ferror@plt+0x146f0>
  407438:	add	x1, x1, #0x30
  40743c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407440:	ldr	x0, [x0, #3512]
  407444:	bl	4028d0 <fprintf@plt>
  407448:	bl	402580 <abort@plt>
  40744c:	ldr	w6, [x20, #16]
  407450:	ldr	x5, [x20, #32]
  407454:	ldr	w4, [x20, #12]
  407458:	ldr	x3, [x20, #24]
  40745c:	mov	x2, x27
  407460:	sxtw	x1, w19
  407464:	bl	4023b0 <snprintf@plt>
  407468:	b	4073e8 <ferror@plt+0x4ad8>
  40746c:	ldr	x7, [x20, #40]
  407470:	ldr	w6, [x20, #16]
  407474:	ldr	x5, [x20, #32]
  407478:	ldr	w4, [x20, #12]
  40747c:	ldr	x3, [x20, #24]
  407480:	mov	x2, x28
  407484:	sxtw	x1, w19
  407488:	bl	4023b0 <snprintf@plt>
  40748c:	b	4073e8 <ferror@plt+0x4ad8>
  407490:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407494:	ldr	x3, [x0, #3512]
  407498:	mov	x2, #0x1c                  	// #28
  40749c:	mov	x1, #0x1                   	// #1
  4074a0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4074a4:	add	x0, x0, #0x670
  4074a8:	bl	4026d0 <fwrite@plt>
  4074ac:	bl	402580 <abort@plt>
  4074b0:	ldr	w1, [sp, #104]
  4074b4:	add	w0, w1, w0
  4074b8:	str	w0, [sp, #104]
  4074bc:	ldr	w0, [sp, #108]
  4074c0:	add	w0, w0, #0x1
  4074c4:	str	w0, [sp, #108]
  4074c8:	ldr	x20, [x20]
  4074cc:	cbz	x20, 4074fc <ferror@plt+0x4bec>
  4074d0:	ldr	w0, [x20, #8]
  4074d4:	ldr	w1, [sp, #100]
  4074d8:	cmp	w0, w1
  4074dc:	b.ne	4074c8 <ferror@plt+0x4bb8>  // b.any
  4074e0:	sxtw	x22, w24
  4074e4:	add	x22, x22, #0x200
  4074e8:	ldr	w0, [sp, #104]
  4074ec:	mov	w26, w0
  4074f0:	sub	w19, w24, w0
  4074f4:	sxtw	x25, w0
  4074f8:	b	407410 <ferror@plt+0x4b00>
  4074fc:	ldr	w1, [sp, #104]
  407500:	cbz	w1, 40754c <ferror@plt+0x4c3c>
  407504:	ldr	x0, [x23]
  407508:	add	x0, x0, w1, sxtw
  40750c:	sturb	wzr, [x0, #-1]
  407510:	ldp	x19, x20, [sp, #16]
  407514:	ldp	x21, x22, [sp, #32]
  407518:	ldp	x23, x24, [sp, #48]
  40751c:	ldp	x25, x26, [sp, #64]
  407520:	ldp	x27, x28, [sp, #80]
  407524:	b	40752c <ferror@plt+0x4c1c>
  407528:	str	wzr, [sp, #108]
  40752c:	ldr	w0, [sp, #108]
  407530:	ldp	x29, x30, [sp], #112
  407534:	ret
  407538:	str	wzr, [sp, #108]
  40753c:	ldp	x19, x20, [sp, #16]
  407540:	ldp	x21, x22, [sp, #32]
  407544:	ldp	x23, x24, [sp, #48]
  407548:	b	40752c <ferror@plt+0x4c1c>
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldp	x21, x22, [sp, #32]
  407554:	ldp	x23, x24, [sp, #48]
  407558:	ldp	x25, x26, [sp, #64]
  40755c:	ldp	x27, x28, [sp, #80]
  407560:	b	40752c <ferror@plt+0x4c1c>
  407564:	stp	x29, x30, [sp, #-32]!
  407568:	mov	x29, sp
  40756c:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  407570:	ldr	w1, [x1, #1804]
  407574:	cbnz	w1, 4075c4 <ferror@plt+0x4cb4>
  407578:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  40757c:	ldr	w1, [x1, #1808]
  407580:	cbnz	w1, 407610 <ferror@plt+0x4d00>
  407584:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  407588:	ldr	w1, [x1, #1812]
  40758c:	cbz	w1, 4075ec <ferror@plt+0x4cdc>
  407590:	mov	w2, #0x0                   	// #0
  407594:	add	x1, sp, #0x18
  407598:	ldr	w0, [x0, #564]
  40759c:	bl	407350 <ferror@plt+0x4a40>
  4075a0:	cmp	w0, #0x0
  4075a4:	b.le	4075ec <ferror@plt+0x4cdc>
  4075a8:	ldr	x1, [sp, #24]
  4075ac:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4075b0:	add	x0, x0, #0x48
  4075b4:	bl	40566c <ferror@plt+0x2d5c>
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	bl	402660 <free@plt>
  4075c0:	b	4075ec <ferror@plt+0x4cdc>
  4075c4:	ldr	w0, [x0, #564]
  4075c8:	adrp	x2, 434000 <stdin@@GLIBC_2.17+0x228>
  4075cc:	ldr	w2, [x2, #1808]
  4075d0:	tst	w1, w2
  4075d4:	cset	w2, ne  // ne = any
  4075d8:	add	w2, w2, #0x1
  4075dc:	add	x1, sp, #0x18
  4075e0:	bl	407350 <ferror@plt+0x4a40>
  4075e4:	cmp	w0, #0x0
  4075e8:	b.gt	4075f4 <ferror@plt+0x4ce4>
  4075ec:	ldp	x29, x30, [sp], #32
  4075f0:	ret
  4075f4:	ldr	x1, [sp, #24]
  4075f8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4075fc:	add	x0, x0, #0x48
  407600:	bl	40566c <ferror@plt+0x2d5c>
  407604:	ldr	x0, [sp, #24]
  407608:	bl	402660 <free@plt>
  40760c:	b	4075ec <ferror@plt+0x4cdc>
  407610:	ldr	w0, [x0, #564]
  407614:	mov	w2, #0x1                   	// #1
  407618:	b	4075dc <ferror@plt+0x4ccc>
  40761c:	stp	x29, x30, [sp, #-32]!
  407620:	mov	x29, sp
  407624:	stp	x19, x20, [sp, #16]
  407628:	mov	x19, x0
  40762c:	and	w20, w1, #0xff
  407630:	bl	406c30 <ferror@plt+0x4320>
  407634:	mov	w3, w20
  407638:	ldr	w2, [x19, #576]
  40763c:	ldr	w1, [x19, #544]
  407640:	add	x0, x19, #0x10
  407644:	bl	406fa8 <ferror@plt+0x4698>
  407648:	mov	w3, w20
  40764c:	mov	w2, #0x0                   	// #0
  407650:	ldr	w1, [x19, #548]
  407654:	add	x0, x19, #0x118
  407658:	bl	406fa8 <ferror@plt+0x4698>
  40765c:	mov	x0, x19
  407660:	bl	407564 <ferror@plt+0x4c54>
  407664:	ldp	x19, x20, [sp, #16]
  407668:	ldp	x29, x30, [sp], #32
  40766c:	ret
  407670:	sub	sp, sp, #0x480
  407674:	stp	x29, x30, [sp]
  407678:	mov	x29, sp
  40767c:	stp	x19, x20, [sp, #16]
  407680:	str	x21, [sp, #32]
  407684:	mov	x20, x0
  407688:	mov	x19, x1
  40768c:	mov	x2, x0
  407690:	ldr	w3, [x2], #88
  407694:	sub	w3, w3, #0x58
  407698:	mov	w1, #0x13                  	// #19
  40769c:	add	x0, sp, #0x3e0
  4076a0:	bl	4156e8 <ferror@plt+0x12dd8>
  4076a4:	ldr	x0, [sp, #1072]
  4076a8:	cbz	x0, 4076b4 <ferror@plt+0x4da4>
  4076ac:	ldrb	w0, [x0, #4]
  4076b0:	str	w0, [x19, #8]
  4076b4:	ldrh	w0, [x19, #22]
  4076b8:	mov	w21, #0x0                   	// #0
  4076bc:	cmp	w0, #0xa
  4076c0:	b.eq	4077ec <ferror@plt+0x4edc>  // b.none
  4076c4:	cmp	w21, #0x0
  4076c8:	cset	w1, ne  // ne = any
  4076cc:	mov	x0, x19
  4076d0:	bl	40761c <ferror@plt+0x4d0c>
  4076d4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4076d8:	ldr	w0, [x0, #1652]
  4076dc:	cbz	w0, 40771c <ferror@plt+0x4e0c>
  4076e0:	mov	x2, #0x3a8                 	// #936
  4076e4:	mov	w1, #0x0                   	// #0
  4076e8:	add	x0, sp, #0x38
  4076ec:	bl	402490 <memset@plt>
  4076f0:	ldrb	w2, [x20, #18]
  4076f4:	str	w2, [sp, #672]
  4076f8:	ldr	w0, [x20, #68]
  4076fc:	str	w0, [sp, #676]
  407700:	ldrb	w1, [x20, #19]
  407704:	str	w1, [sp, #860]
  407708:	ldr	w1, [x19, #8]
  40770c:	cmp	w1, #0x84
  407710:	b.eq	4077fc <ferror@plt+0x4eec>  // b.none
  407714:	add	x0, sp, #0x38
  407718:	bl	405828 <ferror@plt+0x2f18>
  40771c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407720:	ldr	w0, [x0, #1632]
  407724:	cbnz	w0, 40781c <ferror@plt+0x4f0c>
  407728:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40772c:	ldr	w0, [x0, #1648]
  407730:	cbz	w0, 40777c <ferror@plt+0x4e6c>
  407734:	ldr	x0, [sp, #1032]
  407738:	cbz	x0, 40774c <ferror@plt+0x4e3c>
  40773c:	ldrb	w1, [x0, #4]
  407740:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407744:	add	x0, x0, #0x88
  407748:	bl	40566c <ferror@plt+0x2d5c>
  40774c:	ldr	x0, [sp, #1040]
  407750:	cbz	x0, 407764 <ferror@plt+0x4e54>
  407754:	ldrb	w1, [x0, #4]
  407758:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40775c:	add	x0, x0, #0x98
  407760:	bl	40566c <ferror@plt+0x2d5c>
  407764:	ldr	x0, [sp, #1128]
  407768:	cbz	x0, 40777c <ferror@plt+0x4e6c>
  40776c:	ldr	w1, [x0, #4]
  407770:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407774:	add	x0, x0, #0xa8
  407778:	bl	40566c <ferror@plt+0x2d5c>
  40777c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407780:	ldr	w0, [x0, #1640]
  407784:	cbnz	w0, 4077a0 <ferror@plt+0x4e90>
  407788:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40778c:	ldr	w0, [x0, #1644]
  407790:	cbz	w0, 4077c8 <ferror@plt+0x4eb8>
  407794:	ldr	w0, [x19, #8]
  407798:	cmp	w0, #0x11
  40779c:	b.eq	4077c8 <ferror@plt+0x4eb8>  // b.none
  4077a0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4077a4:	ldr	w0, [x0, #1636]
  4077a8:	cbz	w0, 407888 <ferror@plt+0x4f78>
  4077ac:	add	x1, x20, #0x10
  4077b0:	ldr	w0, [x19, #8]
  4077b4:	cmp	w0, #0x84
  4077b8:	b.eq	407898 <ferror@plt+0x4f88>  // b.none
  4077bc:	add	x2, sp, #0x3e0
  4077c0:	mov	x0, x20
  4077c4:	bl	40665c <ferror@plt+0x3d4c>
  4077c8:	ldr	w1, [x19, #564]
  4077cc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4077d0:	str	w1, [x0, #1656]
  4077d4:	mov	w0, #0x0                   	// #0
  4077d8:	ldp	x19, x20, [sp, #16]
  4077dc:	ldr	x21, [sp, #32]
  4077e0:	ldp	x29, x30, [sp]
  4077e4:	add	sp, sp, #0x480
  4077e8:	ret
  4077ec:	ldr	x0, [sp, #1080]
  4077f0:	cbz	x0, 4076c4 <ferror@plt+0x4db4>
  4077f4:	ldrb	w21, [x0, #4]
  4077f8:	b	4076c4 <ferror@plt+0x4db4>
  4077fc:	cbz	w2, 40771c <ferror@plt+0x4e0c>
  407800:	bl	404528 <ferror@plt+0x1c18>
  407804:	ldr	w2, [sp, #860]
  407808:	mov	x1, x0
  40780c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407810:	add	x0, x0, #0x58
  407814:	bl	40566c <ferror@plt+0x2d5c>
  407818:	b	40771c <ferror@plt+0x4e0c>
  40781c:	mov	x0, x19
  407820:	bl	405890 <ferror@plt+0x2f80>
  407824:	ldrh	w0, [x19, #22]
  407828:	cmp	w0, #0xa
  40782c:	b.eq	40786c <ferror@plt+0x4f5c>  // b.none
  407830:	ldr	x0, [sp, #1056]
  407834:	cbz	x0, 407728 <ferror@plt+0x4e18>
  407838:	ldrb	w0, [x0, #4]
  40783c:	tst	x0, #0x1
  407840:	mov	w1, #0x2d                  	// #45
  407844:	mov	w2, #0x3c                  	// #60
  407848:	csel	w1, w1, w2, ne  // ne = any
  40784c:	tst	x0, #0x2
  407850:	mov	w2, #0x2d                  	// #45
  407854:	mov	w0, #0x3e                  	// #62
  407858:	csel	w2, w2, w0, ne  // ne = any
  40785c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407860:	add	x0, x0, #0x80
  407864:	bl	40566c <ferror@plt+0x2d5c>
  407868:	b	407728 <ferror@plt+0x4e18>
  40786c:	ldr	x0, [sp, #1080]
  407870:	cbz	x0, 407830 <ferror@plt+0x4f20>
  407874:	mov	w1, w21
  407878:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40787c:	add	x0, x0, #0x70
  407880:	bl	40566c <ferror@plt+0x2d5c>
  407884:	b	407830 <ferror@plt+0x4f20>
  407888:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40788c:	add	x0, x0, #0xb8
  407890:	bl	40566c <ferror@plt+0x2d5c>
  407894:	b	4077ac <ferror@plt+0x4e9c>
  407898:	add	x2, sp, #0x3e0
  40789c:	mov	x0, x20
  4078a0:	bl	406268 <ferror@plt+0x3958>
  4078a4:	b	4077c8 <ferror@plt+0x4eb8>
  4078a8:	sub	sp, sp, #0x2d0
  4078ac:	stp	x29, x30, [sp]
  4078b0:	mov	x29, sp
  4078b4:	stp	x19, x20, [sp, #16]
  4078b8:	mov	x20, x0
  4078bc:	mov	x19, x1
  4078c0:	mov	x2, #0x268                 	// #616
  4078c4:	mov	w1, #0x0                   	// #0
  4078c8:	add	x0, sp, #0x68
  4078cc:	bl	402490 <memset@plt>
  4078d0:	ldr	x1, [x19]
  4078d4:	ldrb	w2, [x20, #16]
  4078d8:	ldr	x1, [x1, #8]
  4078dc:	lsr	x1, x1, x2
  4078e0:	mov	w0, #0x0                   	// #0
  4078e4:	tbnz	w1, #0, 4078f8 <ferror@plt+0x4fe8>
  4078e8:	ldp	x19, x20, [sp, #16]
  4078ec:	ldp	x29, x30, [sp]
  4078f0:	add	sp, sp, #0x2d0
  4078f4:	ret
  4078f8:	add	x1, sp, #0x68
  4078fc:	mov	x0, x20
  407900:	bl	40431c <ferror@plt+0x1a0c>
  407904:	ldr	w0, [x19, #8]
  407908:	str	w0, [sp, #112]
  40790c:	ldr	x0, [x19]
  407910:	ldr	x0, [x0, #16]
  407914:	cbz	x0, 407924 <ferror@plt+0x5014>
  407918:	add	x1, sp, #0x68
  40791c:	bl	405168 <ferror@plt+0x2858>
  407920:	cbz	w0, 4078e8 <ferror@plt+0x4fd8>
  407924:	ldr	x0, [x19]
  407928:	ldrb	w0, [x0, #24]
  40792c:	cbz	w0, 4079e8 <ferror@plt+0x50d8>
  407930:	ldr	x0, [x19, #16]
  407934:	stp	xzr, xzr, [sp, #40]
  407938:	stp	xzr, xzr, [sp, #56]
  40793c:	stp	xzr, xzr, [sp, #72]
  407940:	stp	xzr, xzr, [sp, #88]
  407944:	mov	w1, #0x48                  	// #72
  407948:	str	w1, [sp, #32]
  40794c:	mov	w1, #0x15                  	// #21
  407950:	strh	w1, [sp, #36]
  407954:	mov	w1, #0x5                   	// #5
  407958:	strh	w1, [sp, #38]
  40795c:	ldr	w1, [x0, #28]
  407960:	add	w1, w1, #0x1
  407964:	str	w1, [x0, #28]
  407968:	str	w1, [sp, #40]
  40796c:	ldrb	w1, [x20, #16]
  407970:	strb	w1, [sp, #48]
  407974:	ldr	w2, [x19, #8]
  407978:	strb	w2, [sp, #49]
  40797c:	add	x1, x20, #0x14
  407980:	ldp	x4, x5, [x1]
  407984:	stp	x4, x5, [sp, #56]
  407988:	ldp	x4, x5, [x1, #16]
  40798c:	stp	x4, x5, [sp, #72]
  407990:	ldp	x4, x5, [x1, #32]
  407994:	stp	x4, x5, [sp, #88]
  407998:	cmp	w2, #0xff
  40799c:	b.eq	4079dc <ferror@plt+0x50cc>  // b.none
  4079a0:	mov	x2, #0x0                   	// #0
  4079a4:	add	x1, sp, #0x20
  4079a8:	bl	414abc <ferror@plt+0x121ac>
  4079ac:	cbz	w0, 4079e8 <ferror@plt+0x50d8>
  4079b0:	bl	402870 <__errno_location@plt>
  4079b4:	ldr	w1, [x0]
  4079b8:	cmp	w1, #0x5f
  4079bc:	mov	w0, #0x0                   	// #0
  4079c0:	ccmp	w1, #0x2, #0x4, ne  // ne = any
  4079c4:	b.eq	4078e8 <ferror@plt+0x4fd8>  // b.none
  4079c8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4079cc:	add	x0, x0, #0xc0
  4079d0:	bl	402290 <perror@plt>
  4079d4:	mov	w0, #0xffffffff            	// #-1
  4079d8:	b	4078e8 <ferror@plt+0x4fd8>
  4079dc:	ldrh	w1, [sp, #118]
  4079e0:	strb	w1, [sp, #51]
  4079e4:	b	4079a0 <ferror@plt+0x5090>
  4079e8:	add	x1, sp, #0x68
  4079ec:	mov	x0, x20
  4079f0:	bl	407670 <ferror@plt+0x4d60>
  4079f4:	cmp	w0, #0x0
  4079f8:	csel	w0, w0, wzr, le
  4079fc:	b	4078e8 <ferror@plt+0x4fd8>
  407a00:	mov	x12, #0x42b0                	// #17072
  407a04:	sub	sp, sp, x12
  407a08:	stp	x29, x30, [sp]
  407a0c:	mov	x29, sp
  407a10:	stp	x19, x20, [sp, #16]
  407a14:	stp	x21, x22, [sp, #32]
  407a18:	mov	x21, x0
  407a1c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407a20:	add	x0, x0, #0x130
  407a24:	bl	402880 <getenv@plt>
  407a28:	adrp	x1, 417000 <ferror@plt+0x146f0>
  407a2c:	add	x1, x1, #0xd40
  407a30:	bl	402730 <fopen64@plt>
  407a34:	cbz	x0, 407a54 <ferror@plt+0x5144>
  407a38:	stp	x23, x24, [sp, #48]
  407a3c:	mov	x20, x0
  407a40:	mov	x23, #0x268                 	// #616
  407a44:	mov	x22, #0x10                  	// #16
  407a48:	add	x0, sp, #0x2b0
  407a4c:	add	x24, x0, x22
  407a50:	b	407b78 <ferror@plt+0x5268>
  407a54:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407a58:	add	x0, x0, #0xd8
  407a5c:	bl	402290 <perror@plt>
  407a60:	mov	w19, #0xffffffff            	// #-1
  407a64:	b	407c20 <ferror@plt+0x5310>
  407a68:	mov	x0, x20
  407a6c:	bl	402910 <ferror@plt>
  407a70:	cbnz	w0, 407a88 <ferror@plt+0x5178>
  407a74:	mov	x0, x20
  407a78:	bl	4025a0 <feof@plt>
  407a7c:	cbnz	w0, 407a98 <ferror@plt+0x5188>
  407a80:	mov	w19, #0xffffffff            	// #-1
  407a84:	b	407c14 <ferror@plt+0x5304>
  407a88:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407a8c:	add	x0, x0, #0xf0
  407a90:	bl	402290 <perror@plt>
  407a94:	b	407a74 <ferror@plt+0x5164>
  407a98:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407a9c:	ldr	x3, [x0, #3512]
  407aa0:	mov	x2, #0x24                  	// #36
  407aa4:	mov	x1, #0x1                   	// #1
  407aa8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407aac:	add	x0, x0, #0x118
  407ab0:	bl	4026d0 <fwrite@plt>
  407ab4:	mov	w19, #0xffffffff            	// #-1
  407ab8:	b	407c14 <ferror@plt+0x5304>
  407abc:	mov	x0, x20
  407ac0:	bl	402910 <ferror@plt>
  407ac4:	cbnz	w0, 407adc <ferror@plt+0x51cc>
  407ac8:	mov	x0, x20
  407acc:	bl	4025a0 <feof@plt>
  407ad0:	cbnz	w0, 407aec <ferror@plt+0x51dc>
  407ad4:	mov	w19, #0xffffffff            	// #-1
  407ad8:	b	407c14 <ferror@plt+0x5304>
  407adc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407ae0:	add	x0, x0, #0x140
  407ae4:	bl	402290 <perror@plt>
  407ae8:	b	407ac8 <ferror@plt+0x51b8>
  407aec:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407af0:	ldr	x3, [x0, #3512]
  407af4:	mov	x2, #0x24                  	// #36
  407af8:	mov	x1, #0x1                   	// #1
  407afc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407b00:	add	x0, x0, #0x118
  407b04:	bl	4026d0 <fwrite@plt>
  407b08:	mov	w19, #0xffffffff            	// #-1
  407b0c:	b	407c14 <ferror@plt+0x5304>
  407b10:	ldr	w0, [sp, #688]
  407b14:	cmp	w0, #0x23
  407b18:	b.hi	407b40 <ferror@plt+0x5230>  // b.pmore
  407b1c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  407b20:	ldr	x3, [x0, #3512]
  407b24:	mov	x2, #0x10                  	// #16
  407b28:	mov	x1, #0x1                   	// #1
  407b2c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407b30:	add	x0, x0, #0x158
  407b34:	bl	4026d0 <fwrite@plt>
  407b38:	mov	w19, #0xffffffff            	// #-1
  407b3c:	b	407c14 <ferror@plt+0x5304>
  407b40:	bl	402870 <__errno_location@plt>
  407b44:	ldr	w1, [sp, #704]
  407b48:	neg	w1, w1
  407b4c:	str	w1, [x0]
  407b50:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407b54:	add	x0, x0, #0x170
  407b58:	bl	402290 <perror@plt>
  407b5c:	mov	w19, #0xffffffff            	// #-1
  407b60:	b	407c14 <ferror@plt+0x5304>
  407b64:	add	x1, sp, #0x48
  407b68:	add	x0, sp, #0x2b0
  407b6c:	bl	407670 <ferror@plt+0x4d60>
  407b70:	mov	w19, w0
  407b74:	tbnz	w0, #31, 407c14 <ferror@plt+0x5304>
  407b78:	mov	x2, x23
  407b7c:	mov	w1, #0x0                   	// #0
  407b80:	add	x0, sp, #0x48
  407b84:	bl	402490 <memset@plt>
  407b88:	mov	x3, x20
  407b8c:	mov	x2, x22
  407b90:	mov	x1, #0x1                   	// #1
  407b94:	add	x0, sp, #0x2b0
  407b98:	bl	402630 <fread@plt>
  407b9c:	cmp	x0, #0x10
  407ba0:	b.ne	407a68 <ferror@plt+0x5158>  // b.any
  407ba4:	ldr	w19, [sp, #688]
  407ba8:	sub	x19, x19, #0xd
  407bac:	and	x19, x19, #0xfffffffc
  407bb0:	mov	x3, x20
  407bb4:	mov	x2, x19
  407bb8:	mov	x1, #0x1                   	// #1
  407bbc:	mov	x0, x24
  407bc0:	bl	402630 <fread@plt>
  407bc4:	cmp	x19, x0
  407bc8:	b.ne	407abc <ferror@plt+0x51ac>  // b.any
  407bcc:	ldrh	w0, [sp, #692]
  407bd0:	cmp	w0, #0x3
  407bd4:	b.eq	407c10 <ferror@plt+0x5300>  // b.none
  407bd8:	cmp	w0, #0x2
  407bdc:	b.eq	407b10 <ferror@plt+0x5200>  // b.none
  407be0:	add	x1, sp, #0x48
  407be4:	add	x0, sp, #0x2b0
  407be8:	bl	40431c <ferror@plt+0x1a0c>
  407bec:	mov	w0, #0x6                   	// #6
  407bf0:	str	w0, [sp, #80]
  407bf4:	cbz	x21, 407b64 <ferror@plt+0x5254>
  407bf8:	ldr	x0, [x21, #16]
  407bfc:	cbz	x0, 407b64 <ferror@plt+0x5254>
  407c00:	add	x1, sp, #0x48
  407c04:	bl	405168 <ferror@plt+0x2858>
  407c08:	cbnz	w0, 407b64 <ferror@plt+0x5254>
  407c0c:	b	407b78 <ferror@plt+0x5268>
  407c10:	mov	w19, #0x0                   	// #0
  407c14:	mov	x0, x20
  407c18:	bl	4023f0 <fclose@plt>
  407c1c:	ldp	x23, x24, [sp, #48]
  407c20:	mov	w0, w19
  407c24:	ldp	x19, x20, [sp, #16]
  407c28:	ldp	x21, x22, [sp, #32]
  407c2c:	ldp	x29, x30, [sp]
  407c30:	mov	x12, #0x42b0                	// #17072
  407c34:	add	sp, sp, x12
  407c38:	ret
  407c3c:	sub	sp, sp, #0x3c0
  407c40:	stp	x29, x30, [sp, #16]
  407c44:	add	x29, sp, #0x10
  407c48:	stp	x19, x20, [sp, #32]
  407c4c:	str	x21, [sp, #48]
  407c50:	mov	x20, x0
  407c54:	mov	x19, x1
  407c58:	mov	w21, w2
  407c5c:	mov	x2, #0x268                 	// #616
  407c60:	mov	w1, #0x0                   	// #0
  407c64:	add	x0, sp, #0x158
  407c68:	bl	402490 <memset@plt>
  407c6c:	add	x3, sp, #0x140
  407c70:	add	x2, sp, #0x148
  407c74:	add	x1, sp, #0x150
  407c78:	mov	x0, x20
  407c7c:	bl	402b50 <ferror@plt+0x240>
  407c80:	cbnz	w0, 407d94 <ferror@plt+0x5484>
  407c84:	mov	w20, w0
  407c88:	ldr	x0, [sp, #320]
  407c8c:	ldrb	w1, [x0, #1]
  407c90:	sub	w0, w1, #0x37
  407c94:	sub	w3, w1, #0x30
  407c98:	cmp	w1, #0x41
  407c9c:	csel	w0, w3, w0, cc  // cc = lo, ul, last
  407ca0:	ldr	w3, [x19, #4]
  407ca4:	asr	w3, w3, w0
  407ca8:	and	w0, w3, #0x1
  407cac:	tbnz	w3, #0, 407cc4 <ferror@plt+0x53b4>
  407cb0:	ldp	x19, x20, [sp, #32]
  407cb4:	ldr	x21, [sp, #48]
  407cb8:	ldp	x29, x30, [sp, #16]
  407cbc:	add	sp, sp, #0x3c0
  407cc0:	ret
  407cc4:	add	x3, sp, #0x158
  407cc8:	mov	w2, w21
  407ccc:	ldr	x1, [sp, #328]
  407cd0:	ldr	x0, [sp, #336]
  407cd4:	bl	403274 <ferror@plt+0x964>
  407cd8:	ldr	x0, [x19, #16]
  407cdc:	cbz	x0, 407cec <ferror@plt+0x53dc>
  407ce0:	add	x1, sp, #0x158
  407ce4:	bl	405168 <ferror@plt+0x2858>
  407ce8:	cbz	w0, 407cb0 <ferror@plt+0x53a0>
  407cec:	strb	wzr, [sp, #64]
  407cf0:	add	x0, sp, #0x40
  407cf4:	str	x0, [sp, #8]
  407cf8:	add	x0, sp, #0x3a0
  407cfc:	str	x0, [sp]
  407d00:	add	x0, sp, #0x158
  407d04:	add	x7, sp, #0x394
  407d08:	add	x6, x0, #0x234
  407d0c:	add	x5, x0, #0x238
  407d10:	add	x4, x0, #0x22c
  407d14:	add	x3, x0, #0x230
  407d18:	add	x2, x0, #0x228
  407d1c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  407d20:	add	x1, x1, #0x188
  407d24:	ldr	x0, [sp, #320]
  407d28:	bl	4027f0 <__isoc99_sscanf@plt>
  407d2c:	cmp	w0, #0x8
  407d30:	b.gt	407d38 <ferror@plt+0x5428>
  407d34:	strb	wzr, [sp, #64]
  407d38:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407d3c:	ldr	x1, [x0, #1792]
  407d40:	adrp	x0, 415000 <ferror@plt+0x126f0>
  407d44:	add	x0, x0, #0x8b0
  407d48:	cmp	x1, x0
  407d4c:	mov	w0, #0x11                  	// #17
  407d50:	csel	w0, w0, wzr, eq  // eq = none
  407d54:	str	w0, [sp, #352]
  407d58:	mov	w1, #0x0                   	// #0
  407d5c:	add	x0, sp, #0x158
  407d60:	bl	40761c <ferror@plt+0x4d0c>
  407d64:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407d68:	ldr	w0, [x0, #1632]
  407d6c:	cbz	w0, 407cb0 <ferror@plt+0x53a0>
  407d70:	ldrb	w1, [sp, #64]
  407d74:	mov	w0, w20
  407d78:	cbz	w1, 407cb0 <ferror@plt+0x53a0>
  407d7c:	add	x1, sp, #0x40
  407d80:	adrp	x0, 417000 <ferror@plt+0x146f0>
  407d84:	add	x0, x0, #0x1b8
  407d88:	bl	40566c <ferror@plt+0x2d5c>
  407d8c:	mov	w0, w20
  407d90:	b	407cb0 <ferror@plt+0x53a0>
  407d94:	mov	w0, #0xffffffff            	// #-1
  407d98:	b	407cb0 <ferror@plt+0x53a0>
  407d9c:	sub	sp, sp, #0x560
  407da0:	stp	x29, x30, [sp, #96]
  407da4:	add	x29, sp, #0x60
  407da8:	stp	x19, x20, [sp, #112]
  407dac:	stp	x21, x22, [sp, #128]
  407db0:	mov	x19, x0
  407db4:	mov	x20, x1
  407db8:	mov	w22, w2
  407dbc:	str	wzr, [sp, #1372]
  407dc0:	str	wzr, [sp, #1368]
  407dc4:	mov	x2, #0x3a8                 	// #936
  407dc8:	mov	w1, #0x0                   	// #0
  407dcc:	add	x0, sp, #0x1b0
  407dd0:	bl	402490 <memset@plt>
  407dd4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407dd8:	ldr	w0, [x0, #1676]
  407ddc:	cbz	w0, 407e40 <ferror@plt+0x5530>
  407de0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407de4:	ldr	w21, [x0, #1676]
  407de8:	add	x3, sp, #0x198
  407dec:	add	x2, sp, #0x1a0
  407df0:	add	x1, sp, #0x1a8
  407df4:	mov	x0, x19
  407df8:	bl	402b50 <ferror@plt+0x240>
  407dfc:	mov	w19, w0
  407e00:	cbnz	w0, 408030 <ferror@plt+0x5720>
  407e04:	ldr	x0, [sp, #408]
  407e08:	ldrb	w1, [x0, #1]
  407e0c:	sub	w0, w1, #0x37
  407e10:	sub	w3, w1, #0x30
  407e14:	cmp	w1, #0x41
  407e18:	csel	w0, w3, w0, cc  // cc = lo, ul, last
  407e1c:	ldr	w3, [x20, #4]
  407e20:	asr	w3, w3, w0
  407e24:	and	w0, w3, #0x1
  407e28:	tbnz	w3, #0, 407e50 <ferror@plt+0x5540>
  407e2c:	ldp	x19, x20, [sp, #112]
  407e30:	ldp	x21, x22, [sp, #128]
  407e34:	ldp	x29, x30, [sp, #96]
  407e38:	add	sp, sp, #0x560
  407e3c:	ret
  407e40:	bl	40dd60 <ferror@plt+0xb450>
  407e44:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407e48:	str	w0, [x1, #1676]
  407e4c:	b	407de0 <ferror@plt+0x54d0>
  407e50:	add	x3, sp, #0x1b0
  407e54:	mov	w2, w22
  407e58:	ldr	x1, [sp, #416]
  407e5c:	ldr	x0, [sp, #424]
  407e60:	bl	403274 <ferror@plt+0x964>
  407e64:	ldr	x0, [x20, #16]
  407e68:	cbz	x0, 407e78 <ferror@plt+0x5568>
  407e6c:	add	x1, sp, #0x1b0
  407e70:	bl	405168 <ferror@plt+0x2858>
  407e74:	cbz	w0, 407e2c <ferror@plt+0x551c>
  407e78:	strb	wzr, [sp, #152]
  407e7c:	add	x0, sp, #0x98
  407e80:	str	x0, [sp, #80]
  407e84:	add	x0, sp, #0x45c
  407e88:	str	x0, [sp, #72]
  407e8c:	add	x0, sp, #0x488
  407e90:	str	x0, [sp, #64]
  407e94:	add	x0, sp, #0x458
  407e98:	str	x0, [sp, #56]
  407e9c:	add	x0, sp, #0x558
  407ea0:	str	x0, [sp, #48]
  407ea4:	add	x0, sp, #0x55c
  407ea8:	str	x0, [sp, #40]
  407eac:	add	x0, sp, #0x3f8
  407eb0:	str	x0, [sp, #32]
  407eb4:	add	x0, sp, #0x3ec
  407eb8:	str	x0, [sp, #24]
  407ebc:	add	x0, sp, #0x3e4
  407ec0:	str	x0, [sp, #16]
  407ec4:	add	x0, sp, #0x420
  407ec8:	str	x0, [sp, #8]
  407ecc:	add	x0, sp, #0x3e8
  407ed0:	str	x0, [sp]
  407ed4:	add	x0, sp, #0x1b0
  407ed8:	add	x7, sp, #0x4d4
  407edc:	add	x6, x0, #0x26c
  407ee0:	add	x5, x0, #0x268
  407ee4:	add	x4, x0, #0x22c
  407ee8:	add	x3, x0, #0x230
  407eec:	add	x2, x0, #0x228
  407ef0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  407ef4:	add	x1, x1, #0x1c8
  407ef8:	ldr	x0, [sp, #408]
  407efc:	bl	4027f0 <__isoc99_sscanf@plt>
  407f00:	cmp	w0, #0x10
  407f04:	b.gt	407f0c <ferror@plt+0x55fc>
  407f08:	strb	wzr, [sp, #152]
  407f0c:	cmp	w0, #0xb
  407f10:	b.gt	407f30 <ferror@plt+0x5620>
  407f14:	str	wzr, [sp, #1372]
  407f18:	mov	w0, #0x2                   	// #2
  407f1c:	str	w0, [sp, #1160]
  407f20:	mov	w0, #0xffffffff            	// #-1
  407f24:	str	w0, [sp, #1116]
  407f28:	str	wzr, [sp, #1112]
  407f2c:	str	wzr, [sp, #1368]
  407f30:	ldr	w0, [sp, #1048]
  407f34:	cmp	w0, #0x1
  407f38:	b.eq	407ff8 <ferror@plt+0x56e8>  // b.none
  407f3c:	ldr	w0, [sp, #1056]
  407f40:	str	w0, [sp, #1236]
  407f44:	ldr	w0, [sp, #1052]
  407f48:	mov	w1, #0x3e8                 	// #1000
  407f4c:	madd	w0, w0, w1, w21
  407f50:	sub	w0, w0, #0x1
  407f54:	udiv	w0, w0, w21
  407f58:	str	w0, [sp, #1052]
  407f5c:	scvtf	d1, w21
  407f60:	ldr	w0, [sp, #1368]
  407f64:	scvtf	d0, w0
  407f68:	fdiv	d0, d0, d1
  407f6c:	str	d0, [sp, #1088]
  407f70:	ldr	w0, [sp, #1112]
  407f74:	add	w0, w0, w0, lsr #31
  407f78:	asr	w0, w0, #1
  407f7c:	str	w0, [sp, #1112]
  407f80:	ldr	w1, [sp, #1372]
  407f84:	ldr	w0, [sp, #1116]
  407f88:	cmn	w0, #0x1
  407f8c:	csel	w0, w0, w19, ne  // ne = any
  407f90:	str	w0, [sp, #1116]
  407f94:	add	w21, w21, w21, lsl #1
  407f98:	movi	d0, #0x0
  407f9c:	cmp	w1, w21
  407fa0:	b.eq	407fac <ferror@plt+0x569c>  // b.none
  407fa4:	scvtf	d0, w1
  407fa8:	fdiv	d0, d0, d1
  407fac:	str	d0, [sp, #1080]
  407fb0:	mov	w0, #0x6                   	// #6
  407fb4:	str	w0, [sp, #440]
  407fb8:	mov	w1, #0x0                   	// #0
  407fbc:	add	x0, sp, #0x1b0
  407fc0:	bl	40761c <ferror@plt+0x4d0c>
  407fc4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407fc8:	ldr	w0, [x0, #1652]
  407fcc:	cbnz	w0, 408000 <ferror@plt+0x56f0>
  407fd0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  407fd4:	ldr	w0, [x0, #1632]
  407fd8:	cbnz	w0, 40800c <ferror@plt+0x56fc>
  407fdc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  407fe0:	ldr	w0, [x0, #1644]
  407fe4:	cbz	w0, 407e2c <ferror@plt+0x551c>
  407fe8:	add	x0, sp, #0x1b0
  407fec:	bl	4059e0 <ferror@plt+0x30d0>
  407ff0:	mov	w0, w19
  407ff4:	b	407e2c <ferror@plt+0x551c>
  407ff8:	ldr	w0, [sp, #1236]
  407ffc:	b	407f40 <ferror@plt+0x5630>
  408000:	add	x0, sp, #0x1b0
  408004:	bl	405828 <ferror@plt+0x2f18>
  408008:	b	407fd0 <ferror@plt+0x56c0>
  40800c:	add	x0, sp, #0x1b0
  408010:	bl	405890 <ferror@plt+0x2f80>
  408014:	ldrb	w0, [sp, #152]
  408018:	cbz	w0, 407fdc <ferror@plt+0x56cc>
  40801c:	add	x1, sp, #0x98
  408020:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408024:	add	x0, x0, #0x1b8
  408028:	bl	40566c <ferror@plt+0x2d5c>
  40802c:	b	407fdc <ferror@plt+0x56cc>
  408030:	mov	w0, #0xffffffff            	// #-1
  408034:	b	407e2c <ferror@plt+0x551c>
  408038:	stp	x29, x30, [sp, #-64]!
  40803c:	mov	x29, sp
  408040:	stp	x19, x20, [sp, #16]
  408044:	mov	x19, x0
  408048:	stp	xzr, xzr, [sp, #32]
  40804c:	str	xzr, [sp, #48]
  408050:	str	wzr, [sp, #56]
  408054:	strh	wzr, [sp, #60]
  408058:	bl	406c30 <ferror@plt+0x4320>
  40805c:	ldr	x20, [x19, #592]
  408060:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408064:	add	x0, x0, #0x208
  408068:	cmp	x20, #0x0
  40806c:	csel	x20, x0, x20, eq  // eq = none
  408070:	add	x1, sp, #0x20
  408074:	ldr	w0, [x19, #544]
  408078:	bl	40ec38 <ferror@plt+0xc328>
  40807c:	mov	x3, #0x0                   	// #0
  408080:	mov	x2, x0
  408084:	adrp	x1, 417000 <ferror@plt+0x146f0>
  408088:	add	x1, x1, #0x4d0
  40808c:	mov	x0, x20
  408090:	bl	406f40 <ferror@plt+0x4630>
  408094:	ldr	x20, [x19, #600]
  408098:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40809c:	add	x0, x0, #0x208
  4080a0:	cmp	x20, #0x0
  4080a4:	csel	x20, x0, x20, eq  // eq = none
  4080a8:	add	x1, sp, #0x20
  4080ac:	ldr	w0, [x19, #548]
  4080b0:	bl	40ec38 <ferror@plt+0xc328>
  4080b4:	mov	x3, #0x0                   	// #0
  4080b8:	mov	x2, x0
  4080bc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4080c0:	add	x1, x1, #0x4d0
  4080c4:	mov	x0, x20
  4080c8:	bl	406f40 <ferror@plt+0x4630>
  4080cc:	mov	x0, x19
  4080d0:	bl	407564 <ferror@plt+0x4c54>
  4080d4:	ldp	x19, x20, [sp, #16]
  4080d8:	ldp	x29, x30, [sp], #64
  4080dc:	ret
  4080e0:	sub	sp, sp, #0x360
  4080e4:	stp	x29, x30, [sp]
  4080e8:	mov	x29, sp
  4080ec:	stp	x19, x20, [sp, #16]
  4080f0:	mov	x19, x0
  4080f4:	mov	x20, x1
  4080f8:	mov	x2, #0x268                 	// #616
  4080fc:	mov	w1, #0x0                   	// #0
  408100:	add	x0, sp, #0x38
  408104:	bl	402490 <memset@plt>
  408108:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40810c:	add	x0, x0, #0x208
  408110:	str	x0, [sp, #648]
  408114:	str	x0, [sp, #656]
  408118:	mov	x2, x19
  40811c:	ldr	w3, [x2], #32
  408120:	sub	w3, w3, #0x20
  408124:	mov	w1, #0x7                   	// #7
  408128:	add	x0, sp, #0x320
  40812c:	bl	4156e8 <ferror@plt+0x12dd8>
  408130:	ldrb	w0, [x19, #17]
  408134:	str	w0, [sp, #64]
  408138:	ldrb	w0, [x19, #18]
  40813c:	str	w0, [sp, #608]
  408140:	ldr	w0, [x19, #20]
  408144:	str	w0, [sp, #600]
  408148:	str	w0, [sp, #620]
  40814c:	mov	w0, #0x1                   	// #1
  408150:	strh	w0, [sp, #342]
  408154:	strh	w0, [sp, #78]
  408158:	mov	x1, x20
  40815c:	add	x0, sp, #0x38
  408160:	bl	402abc <ferror@plt+0x1ac>
  408164:	and	w0, w0, #0xff
  408168:	cbnz	w0, 40830c <ferror@plt+0x59fc>
  40816c:	ldr	x0, [sp, #832]
  408170:	cbz	x0, 408184 <ferror@plt+0x5874>
  408174:	ldr	w1, [x0, #4]
  408178:	str	w1, [sp, #612]
  40817c:	ldr	w0, [x0, #8]
  408180:	str	w0, [sp, #616]
  408184:	ldr	x1, [sp, #800]
  408188:	cbz	x1, 408200 <ferror@plt+0x58f0>
  40818c:	stp	x21, x22, [sp, #32]
  408190:	ldrh	w21, [x1], #4
  408194:	sub	w19, w21, #0x4
  408198:	add	x22, sp, #0x2a0
  40819c:	sxtw	x2, w19
  4081a0:	mov	x0, x22
  4081a4:	bl	402230 <memcpy@plt>
  4081a8:	strb	wzr, [x22, w19, sxtw]
  4081ac:	ldrb	w0, [sp, #672]
  4081b0:	cbnz	w0, 4081f0 <ferror@plt+0x58e0>
  4081b4:	cmp	w19, #0x0
  4081b8:	b.le	4081f0 <ferror@plt+0x58e0>
  4081bc:	add	x0, sp, #0x2a0
  4081c0:	add	x2, x0, #0x1
  4081c4:	sub	w21, w21, #0x5
  4081c8:	add	x2, x2, x21
  4081cc:	mov	w3, #0x40                  	// #64
  4081d0:	b	4081e0 <ferror@plt+0x58d0>
  4081d4:	add	x0, x0, #0x1
  4081d8:	cmp	x0, x2
  4081dc:	b.eq	4081f0 <ferror@plt+0x58e0>  // b.none
  4081e0:	ldrb	w1, [x0]
  4081e4:	cbnz	w1, 4081d4 <ferror@plt+0x58c4>
  4081e8:	strb	w3, [x0]
  4081ec:	b	4081d4 <ferror@plt+0x58c4>
  4081f0:	add	x0, sp, #0x2a0
  4081f4:	str	x0, [sp, #648]
  4081f8:	str	x0, [sp, #80]
  4081fc:	ldp	x21, x22, [sp, #32]
  408200:	ldr	x0, [sp, #816]
  408204:	cbz	x0, 408210 <ferror@plt+0x5900>
  408208:	ldr	w0, [x0, #4]
  40820c:	str	w0, [sp, #604]
  408210:	ldr	x0, [x20, #16]
  408214:	cbz	x0, 408224 <ferror@plt+0x5914>
  408218:	add	x1, sp, #0x38
  40821c:	bl	405168 <ferror@plt+0x2858>
  408220:	cbz	w0, 40830c <ferror@plt+0x59fc>
  408224:	mov	x1, x20
  408228:	add	x0, sp, #0x38
  40822c:	bl	408038 <ferror@plt+0x5728>
  408230:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  408234:	ldr	w0, [x0, #1640]
  408238:	cbnz	w0, 408320 <ferror@plt+0x5a10>
  40823c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408240:	ldr	w0, [x0, #1632]
  408244:	cbz	w0, 40830c <ferror@plt+0x59fc>
  408248:	ldr	x0, [sp, #848]
  40824c:	cbz	x0, 408280 <ferror@plt+0x5970>
  408250:	ldrb	w0, [x0, #4]
  408254:	tst	x0, #0x1
  408258:	mov	w1, #0x2d                  	// #45
  40825c:	mov	w2, #0x3c                  	// #60
  408260:	csel	w1, w1, w2, ne  // ne = any
  408264:	tst	x0, #0x2
  408268:	mov	w2, #0x2d                  	// #45
  40826c:	mov	w0, #0x3e                  	// #62
  408270:	csel	w2, w2, w0, ne  // ne = any
  408274:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408278:	add	x0, x0, #0x80
  40827c:	bl	40566c <ferror@plt+0x2d5c>
  408280:	ldr	x0, [sp, #808]
  408284:	cbz	x0, 4082b0 <ferror@plt+0x59a0>
  408288:	ldr	w2, [x0, #8]
  40828c:	and	w3, w2, #0xff
  408290:	lsr	w1, w2, #12
  408294:	and	w1, w1, #0xffffff00
  408298:	orr	w3, w1, w3
  40829c:	ubfx	x2, x2, #8, #12
  4082a0:	ldr	w1, [x0, #4]
  4082a4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4082a8:	add	x0, x0, #0x210
  4082ac:	bl	40566c <ferror@plt+0x2d5c>
  4082b0:	ldr	x20, [sp, #824]
  4082b4:	cbz	x20, 40830c <ferror@plt+0x59fc>
  4082b8:	stp	x21, x22, [sp, #32]
  4082bc:	ldrh	w0, [x20]
  4082c0:	sub	w19, w0, #0x4
  4082c4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4082c8:	add	x0, x0, #0x228
  4082cc:	bl	40566c <ferror@plt+0x2d5c>
  4082d0:	sxtw	x0, w19
  4082d4:	lsr	x22, x0, #2
  4082d8:	cmp	x0, #0x3
  4082dc:	b.ls	408330 <ferror@plt+0x5a20>  // b.plast
  4082e0:	mov	x19, #0x0                   	// #0
  4082e4:	add	x20, x20, #0x4
  4082e8:	adrp	x21, 417000 <ferror@plt+0x146f0>
  4082ec:	add	x21, x21, #0x230
  4082f0:	ldr	w1, [x20, x19, lsl #2]
  4082f4:	mov	x0, x21
  4082f8:	bl	40566c <ferror@plt+0x2d5c>
  4082fc:	add	x19, x19, #0x1
  408300:	cmp	x19, x22
  408304:	b.cc	4082f0 <ferror@plt+0x59e0>  // b.lo, b.ul, b.last
  408308:	ldp	x21, x22, [sp, #32]
  40830c:	mov	w0, #0x0                   	// #0
  408310:	ldp	x19, x20, [sp, #16]
  408314:	ldp	x29, x30, [sp]
  408318:	add	sp, sp, #0x360
  40831c:	ret
  408320:	mov	w1, #0x5                   	// #5
  408324:	add	x0, sp, #0x320
  408328:	bl	4058fc <ferror@plt+0x2fec>
  40832c:	b	40823c <ferror@plt+0x592c>
  408330:	ldp	x21, x22, [sp, #32]
  408334:	b	40830c <ferror@plt+0x59fc>
  408338:	stp	x29, x30, [sp, #-64]!
  40833c:	mov	x29, sp
  408340:	stp	x19, x20, [sp, #16]
  408344:	mov	x19, x0
  408348:	mov	x0, x1
  40834c:	mov	w1, #0x11                  	// #17
  408350:	strh	w1, [x19, #286]
  408354:	strh	w1, [x19, #22]
  408358:	ldr	x1, [x0, #16]
  40835c:	cbz	x1, 408380 <ferror@plt+0x5a70>
  408360:	ldrh	w1, [x19, #12]
  408364:	str	w1, [x19, #24]
  408368:	mov	x1, x19
  40836c:	ldr	x0, [x0, #16]
  408370:	bl	405168 <ferror@plt+0x2858>
  408374:	mov	w1, w0
  408378:	mov	w0, #0x1                   	// #1
  40837c:	cbz	w1, 4083f8 <ferror@plt+0x5ae8>
  408380:	str	x21, [sp, #32]
  408384:	mov	x0, x19
  408388:	bl	406c30 <ferror@plt+0x4320>
  40838c:	ldrh	w0, [x19, #12]
  408390:	cmp	w0, #0x3
  408394:	b.ne	408404 <ferror@plt+0x5af4>  // b.any
  408398:	adrp	x20, 417000 <ferror@plt+0x146f0>
  40839c:	add	x20, x20, #0x208
  4083a0:	ldr	w21, [x19, #576]
  4083a4:	adrp	x2, 417000 <ferror@plt+0x146f0>
  4083a8:	add	x2, x2, #0x208
  4083ac:	cbnz	w21, 40841c <ferror@plt+0x5b0c>
  4083b0:	mov	x3, #0x0                   	// #0
  4083b4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4083b8:	add	x1, x1, #0xec0
  4083bc:	mov	x0, x20
  4083c0:	bl	406f40 <ferror@plt+0x4630>
  4083c4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4083c8:	add	x0, x0, #0x5e0
  4083cc:	mov	x3, #0x0                   	// #0
  4083d0:	mov	x2, x0
  4083d4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4083d8:	add	x1, x1, #0x208
  4083dc:	bl	406f40 <ferror@plt+0x4630>
  4083e0:	mov	x0, x19
  4083e4:	bl	407564 <ferror@plt+0x4c54>
  4083e8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4083ec:	ldr	w0, [x0, #1632]
  4083f0:	cbnz	w0, 408440 <ferror@plt+0x5b30>
  4083f4:	ldr	x21, [sp, #32]
  4083f8:	ldp	x19, x20, [sp, #16]
  4083fc:	ldp	x29, x30, [sp], #64
  408400:	ret
  408404:	mov	w2, #0x10                  	// #16
  408408:	add	x1, sp, #0x30
  40840c:	rev16	w0, w0
  408410:	bl	4110f4 <ferror@plt+0xe7e4>
  408414:	mov	x20, x0
  408418:	b	4083a0 <ferror@plt+0x5a90>
  40841c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  408420:	ldr	w0, [x0, #3564]
  408424:	cbz	w0, 408438 <ferror@plt+0x5b28>
  408428:	mov	w0, w21
  40842c:	bl	410e54 <ferror@plt+0xe544>
  408430:	mov	x2, x0
  408434:	b	4083b0 <ferror@plt+0x5aa0>
  408438:	bl	402b0c <ferror@plt+0x1fc>
  40843c:	b	408428 <ferror@plt+0x5b18>
  408440:	mov	x0, x19
  408444:	bl	405890 <ferror@plt+0x2f80>
  408448:	mov	w0, #0x0                   	// #0
  40844c:	ldr	x21, [sp, #32]
  408450:	b	4083f8 <ferror@plt+0x5ae8>
  408454:	sub	sp, sp, #0x2f0
  408458:	stp	x29, x30, [sp]
  40845c:	mov	x29, sp
  408460:	stp	x19, x20, [sp, #16]
  408464:	stp	x21, x22, [sp, #32]
  408468:	mov	x19, x0
  40846c:	mov	x21, x1
  408470:	mov	x2, #0x268                 	// #616
  408474:	mov	w1, #0x0                   	// #0
  408478:	add	x0, sp, #0x48
  40847c:	bl	402490 <memset@plt>
  408480:	mov	x2, x19
  408484:	ldr	w3, [x2], #32
  408488:	sub	w3, w3, #0x20
  40848c:	mov	w1, #0x7                   	// #7
  408490:	add	x0, sp, #0x2b0
  408494:	bl	4156e8 <ferror@plt+0x12dd8>
  408498:	ldr	x1, [sp, #736]
  40849c:	cbz	x1, 408894 <ferror@plt+0x5f84>
  4084a0:	stp	x23, x24, [sp, #48]
  4084a4:	ldrb	w0, [x19, #17]
  4084a8:	str	w0, [sp, #80]
  4084ac:	ldrh	w0, [x19, #18]
  4084b0:	strh	w0, [sp, #84]
  4084b4:	ldr	w0, [x19, #20]
  4084b8:	str	w0, [sp, #636]
  4084bc:	mov	w0, #0x7                   	// #7
  4084c0:	str	w0, [sp, #624]
  4084c4:	ldr	w0, [x19, #28]
  4084c8:	ldr	w2, [x19, #24]
  4084cc:	orr	x0, x2, x0, lsl #32
  4084d0:	str	x0, [sp, #656]
  4084d4:	ldr	w0, [x1, #4]
  4084d8:	str	w0, [sp, #628]
  4084dc:	ldr	x0, [sp, #688]
  4084e0:	mov	x22, x0
  4084e4:	cbz	x0, 4084f8 <ferror@plt+0x5be8>
  4084e8:	add	x22, x0, #0x4
  4084ec:	ldr	w0, [x0, #4]
  4084f0:	str	w0, [sp, #648]
  4084f4:	str	w0, [sp, #616]
  4084f8:	ldr	x0, [sp, #728]
  4084fc:	cbz	x0, 408508 <ferror@plt+0x5bf8>
  408500:	ldr	w0, [x0, #4]
  408504:	str	w0, [sp, #640]
  408508:	ldr	x20, [sp, #704]
  40850c:	add	x0, x20, #0x4
  408510:	cmp	x20, #0x0
  408514:	csel	x20, x0, x20, ne  // ne = any
  408518:	ldr	x19, [sp, #712]
  40851c:	add	x0, x19, #0x4
  408520:	cmp	x19, #0x0
  408524:	csel	x19, x0, x19, ne  // ne = any
  408528:	ldr	x0, [sp, #720]
  40852c:	cbz	x0, 4086b4 <ferror@plt+0x5da4>
  408530:	ldr	w23, [x0, #4]
  408534:	mov	w24, #0x1                   	// #1
  408538:	mov	x1, x21
  40853c:	add	x0, sp, #0x48
  408540:	bl	408338 <ferror@plt+0x5a28>
  408544:	mov	w21, w0
  408548:	mov	w0, #0x0                   	// #0
  40854c:	cbnz	w21, 40889c <ferror@plt+0x5f8c>
  408550:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408554:	ldr	w0, [x0, #1632]
  408558:	cbz	w0, 40877c <ferror@plt+0x5e6c>
  40855c:	cbz	x22, 4085d4 <ferror@plt+0x5cc4>
  408560:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408564:	ldr	w0, [x0, #1636]
  408568:	cbz	w0, 4086c0 <ferror@plt+0x5db0>
  40856c:	ldr	w1, [x22, #4]
  408570:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408574:	add	x0, x0, #0x238
  408578:	bl	40566c <ferror@plt+0x2d5c>
  40857c:	ldr	w1, [x22, #12]
  408580:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408584:	add	x0, x0, #0x250
  408588:	bl	40566c <ferror@plt+0x2d5c>
  40858c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408590:	add	x0, x0, #0x260
  408594:	bl	40566c <ferror@plt+0x2d5c>
  408598:	ldr	w0, [x22, #20]
  40859c:	tbnz	w0, #0, 4086d4 <ferror@plt+0x5dc4>
  4085a0:	ldr	w0, [x22, #20]
  4085a4:	tbnz	w0, #1, 4086e4 <ferror@plt+0x5dd4>
  4085a8:	ldr	w0, [x22, #20]
  4085ac:	tbnz	w0, #2, 4086f4 <ferror@plt+0x5de4>
  4085b0:	ldr	w0, [x22, #20]
  4085b4:	tbnz	w0, #3, 408704 <ferror@plt+0x5df4>
  4085b8:	ldr	w0, [x22, #20]
  4085bc:	tbnz	w0, #4, 408714 <ferror@plt+0x5e04>
  4085c0:	ldr	w0, [x22, #20]
  4085c4:	cbz	w0, 408724 <ferror@plt+0x5e14>
  4085c8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4085cc:	add	x0, x0, #0x2b8
  4085d0:	bl	40566c <ferror@plt+0x2d5c>
  4085d4:	cbz	x20, 408604 <ferror@plt+0x5cf4>
  4085d8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4085dc:	ldr	w0, [x0, #1636]
  4085e0:	cbz	w0, 408734 <ferror@plt+0x5e24>
  4085e4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4085e8:	add	x0, x0, #0x2c0
  4085ec:	bl	40566c <ferror@plt+0x2d5c>
  4085f0:	mov	x0, x20
  4085f4:	bl	406184 <ferror@plt+0x3874>
  4085f8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4085fc:	add	x0, x0, #0x7d0
  408600:	bl	40566c <ferror@plt+0x2d5c>
  408604:	cbz	x19, 408634 <ferror@plt+0x5d24>
  408608:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40860c:	ldr	w0, [x0, #1636]
  408610:	cbz	w0, 408744 <ferror@plt+0x5e34>
  408614:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408618:	add	x0, x0, #0x2e0
  40861c:	bl	40566c <ferror@plt+0x2d5c>
  408620:	mov	x0, x19
  408624:	bl	406184 <ferror@plt+0x3874>
  408628:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40862c:	add	x0, x0, #0x7d0
  408630:	bl	40566c <ferror@plt+0x2d5c>
  408634:	cbz	w24, 40877c <ferror@plt+0x5e6c>
  408638:	lsr	w20, w23, #16
  40863c:	mov	w19, w20
  408640:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408644:	ldr	w0, [x0, #1636]
  408648:	cbz	w0, 408754 <ferror@plt+0x5e44>
  40864c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408650:	add	x0, x0, #0x300
  408654:	bl	40566c <ferror@plt+0x2d5c>
  408658:	and	w1, w23, #0xffff
  40865c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408660:	add	x0, x0, #0x320
  408664:	bl	40566c <ferror@plt+0x2d5c>
  408668:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40866c:	add	x0, x0, #0x328
  408670:	bl	40566c <ferror@plt+0x2d5c>
  408674:	cbz	w19, 408764 <ferror@plt+0x5e54>
  408678:	cmp	w19, #0x1
  40867c:	b.eq	408818 <ferror@plt+0x5f08>  // b.none
  408680:	cmp	w19, #0x2
  408684:	b.eq	408828 <ferror@plt+0x5f18>  // b.none
  408688:	cmp	w19, #0x3
  40868c:	b.eq	408838 <ferror@plt+0x5f28>  // b.none
  408690:	cmp	w19, #0x4
  408694:	b.eq	408848 <ferror@plt+0x5f38>  // b.none
  408698:	cmp	w19, #0x5
  40869c:	b.eq	408858 <ferror@plt+0x5f48>  // b.none
  4086a0:	mov	w1, w20
  4086a4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4086a8:	add	x0, x0, #0x800
  4086ac:	bl	40566c <ferror@plt+0x2d5c>
  4086b0:	b	408770 <ferror@plt+0x5e60>
  4086b4:	mov	w24, #0x0                   	// #0
  4086b8:	mov	w23, #0x0                   	// #0
  4086bc:	b	408538 <ferror@plt+0x5c28>
  4086c0:	ldr	w1, [x22, #4]
  4086c4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4086c8:	add	x0, x0, #0x240
  4086cc:	bl	40566c <ferror@plt+0x2d5c>
  4086d0:	b	40857c <ferror@plt+0x5c6c>
  4086d4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4086d8:	add	x0, x0, #0x270
  4086dc:	bl	40566c <ferror@plt+0x2d5c>
  4086e0:	b	4085a0 <ferror@plt+0x5c90>
  4086e4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4086e8:	add	x0, x0, #0x278
  4086ec:	bl	40566c <ferror@plt+0x2d5c>
  4086f0:	b	4085a8 <ferror@plt+0x5c98>
  4086f4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4086f8:	add	x0, x0, #0x288
  4086fc:	bl	40566c <ferror@plt+0x2d5c>
  408700:	b	4085b0 <ferror@plt+0x5ca0>
  408704:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408708:	add	x0, x0, #0x298
  40870c:	bl	40566c <ferror@plt+0x2d5c>
  408710:	b	4085b8 <ferror@plt+0x5ca8>
  408714:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408718:	add	x0, x0, #0x2a8
  40871c:	bl	40566c <ferror@plt+0x2d5c>
  408720:	b	4085c0 <ferror@plt+0x5cb0>
  408724:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408728:	add	x0, x0, #0x2b0
  40872c:	bl	40566c <ferror@plt+0x2d5c>
  408730:	b	4085c8 <ferror@plt+0x5cb8>
  408734:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408738:	add	x0, x0, #0x2d0
  40873c:	bl	40566c <ferror@plt+0x2d5c>
  408740:	b	4085f0 <ferror@plt+0x5ce0>
  408744:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408748:	add	x0, x0, #0x2f0
  40874c:	bl	40566c <ferror@plt+0x2d5c>
  408750:	b	408620 <ferror@plt+0x5d10>
  408754:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408758:	add	x0, x0, #0x310
  40875c:	bl	40566c <ferror@plt+0x2d5c>
  408760:	b	408658 <ferror@plt+0x5d48>
  408764:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408768:	add	x0, x0, #0x330
  40876c:	bl	40566c <ferror@plt+0x2d5c>
  408770:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408774:	add	x0, x0, #0x7d0
  408778:	bl	40566c <ferror@plt+0x2d5c>
  40877c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  408780:	ldr	w0, [x0, #1816]
  408784:	cbz	w0, 4087f4 <ferror@plt+0x5ee4>
  408788:	ldr	x22, [sp, #744]
  40878c:	cbz	x22, 4087f4 <ferror@plt+0x5ee4>
  408790:	mov	x19, x22
  408794:	ldrh	w20, [x19], #4
  408798:	sub	x20, x20, #0x4
  40879c:	lsr	x20, x20, #3
  4087a0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4087a4:	ldr	w0, [x0, #1636]
  4087a8:	cbz	w0, 408868 <ferror@plt+0x5f58>
  4087ac:	mov	w1, w20
  4087b0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4087b4:	add	x0, x0, #0x360
  4087b8:	bl	40566c <ferror@plt+0x2d5c>
  4087bc:	cbz	w20, 4087f4 <ferror@plt+0x5ee4>
  4087c0:	sub	w20, w20, #0x1
  4087c4:	add	x20, x22, x20, lsl #3
  4087c8:	add	x20, x20, #0xc
  4087cc:	adrp	x22, 417000 <ferror@plt+0x146f0>
  4087d0:	add	x22, x22, #0x390
  4087d4:	ldrb	w3, [x19, #3]
  4087d8:	ldrb	w2, [x19, #2]
  4087dc:	ldr	w4, [x19, #4]
  4087e0:	ldrh	w1, [x19], #8
  4087e4:	mov	x0, x22
  4087e8:	bl	40566c <ferror@plt+0x2d5c>
  4087ec:	cmp	x20, x19
  4087f0:	b.ne	4087d4 <ferror@plt+0x5ec4>  // b.any
  4087f4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4087f8:	ldr	w0, [x0, #1640]
  4087fc:	cbnz	w0, 40887c <ferror@plt+0x5f6c>
  408800:	ldp	x23, x24, [sp, #48]
  408804:	ldp	x19, x20, [sp, #16]
  408808:	ldp	x21, x22, [sp, #32]
  40880c:	ldp	x29, x30, [sp]
  408810:	add	sp, sp, #0x2f0
  408814:	ret
  408818:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40881c:	add	x0, x0, #0x338
  408820:	bl	40566c <ferror@plt+0x2d5c>
  408824:	b	408770 <ferror@plt+0x5e60>
  408828:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40882c:	add	x0, x0, #0x340
  408830:	bl	40566c <ferror@plt+0x2d5c>
  408834:	b	408770 <ferror@plt+0x5e60>
  408838:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40883c:	add	x0, x0, #0x348
  408840:	bl	40566c <ferror@plt+0x2d5c>
  408844:	b	408770 <ferror@plt+0x5e60>
  408848:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40884c:	add	x0, x0, #0x350
  408850:	bl	40566c <ferror@plt+0x2d5c>
  408854:	b	408770 <ferror@plt+0x5e60>
  408858:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40885c:	add	x0, x0, #0x358
  408860:	bl	40566c <ferror@plt+0x2d5c>
  408864:	b	408770 <ferror@plt+0x5e60>
  408868:	mov	w1, w20
  40886c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408870:	add	x0, x0, #0x378
  408874:	bl	40566c <ferror@plt+0x2d5c>
  408878:	b	4087bc <ferror@plt+0x5eac>
  40887c:	mov	w1, #0x6                   	// #6
  408880:	add	x0, sp, #0x2b0
  408884:	bl	4058fc <ferror@plt+0x2fec>
  408888:	mov	w0, w21
  40888c:	ldp	x23, x24, [sp, #48]
  408890:	b	408804 <ferror@plt+0x5ef4>
  408894:	mov	w0, #0xffffffff            	// #-1
  408898:	b	408804 <ferror@plt+0x5ef4>
  40889c:	ldp	x23, x24, [sp, #48]
  4088a0:	b	408804 <ferror@plt+0x5ef4>
  4088a4:	sub	sp, sp, #0x2c0
  4088a8:	stp	x29, x30, [sp, #16]
  4088ac:	add	x29, sp, #0x10
  4088b0:	stp	x19, x20, [sp, #32]
  4088b4:	mov	x20, x0
  4088b8:	mov	x19, x1
  4088bc:	mov	x2, #0x268                 	// #616
  4088c0:	mov	w1, #0x0                   	// #0
  4088c4:	add	x0, sp, #0x50
  4088c8:	bl	402490 <memset@plt>
  4088cc:	add	x0, sp, #0x34
  4088d0:	str	x0, [sp, #8]
  4088d4:	add	x0, sp, #0x38
  4088d8:	str	x0, [sp]
  4088dc:	add	x7, sp, #0x3c
  4088e0:	add	x6, sp, #0x40
  4088e4:	add	x5, sp, #0x44
  4088e8:	add	x4, sp, #0x48
  4088ec:	add	x3, sp, #0x4c
  4088f0:	add	x2, sp, #0x2b8
  4088f4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4088f8:	add	x1, x1, #0x3a8
  4088fc:	mov	x0, x20
  408900:	bl	4027f0 <__isoc99_sscanf@plt>
  408904:	ldr	w0, [sp, #88]
  408908:	cmp	w0, #0x3
  40890c:	b.eq	40897c <ferror@plt+0x606c>  // b.none
  408910:	cmp	w0, #0x2
  408914:	b.ne	408920 <ferror@plt+0x6010>  // b.any
  408918:	ldr	w0, [x19]
  40891c:	tbz	w0, #7, 408968 <ferror@plt+0x6058>
  408920:	ldr	w0, [sp, #76]
  408924:	str	w0, [sp, #88]
  408928:	ldr	w0, [sp, #72]
  40892c:	strh	w0, [sp, #92]
  408930:	ldr	w0, [sp, #68]
  408934:	str	w0, [sp, #656]
  408938:	str	w0, [sp, #624]
  40893c:	ldr	w0, [sp, #60]
  408940:	str	w0, [sp, #636]
  408944:	ldr	w0, [sp, #56]
  408948:	str	w0, [sp, #648]
  40894c:	ldr	w0, [sp, #52]
  408950:	str	w0, [sp, #644]
  408954:	mov	w0, #0x7                   	// #7
  408958:	str	w0, [sp, #632]
  40895c:	mov	x1, x19
  408960:	add	x0, sp, #0x50
  408964:	bl	408338 <ferror@plt+0x5a28>
  408968:	mov	w0, #0x0                   	// #0
  40896c:	ldp	x19, x20, [sp, #32]
  408970:	ldp	x29, x30, [sp, #16]
  408974:	add	sp, sp, #0x2c0
  408978:	ret
  40897c:	ldr	w0, [x19]
  408980:	tbnz	w0, #8, 408920 <ferror@plt+0x6010>
  408984:	b	408968 <ferror@plt+0x6058>
  408988:	sub	sp, sp, #0x2c0
  40898c:	stp	x29, x30, [sp]
  408990:	mov	x29, sp
  408994:	stp	x19, x20, [sp, #16]
  408998:	stp	x21, x22, [sp, #32]
  40899c:	stp	x23, x24, [sp, #48]
  4089a0:	str	x25, [sp, #64]
  4089a4:	mov	x20, x0
  4089a8:	mov	x21, x1
  4089ac:	mov	x2, #0x268                 	// #616
  4089b0:	mov	w1, #0x0                   	// #0
  4089b4:	add	x0, sp, #0x58
  4089b8:	bl	402490 <memset@plt>
  4089bc:	add	x19, x20, #0x10
  4089c0:	ldrb	w20, [x20, #17]
  4089c4:	str	w20, [sp, #96]
  4089c8:	ldr	w0, [x19, #8]
  4089cc:	str	w0, [sp, #632]
  4089d0:	ldr	w0, [x19, #16]
  4089d4:	str	w0, [sp, #636]
  4089d8:	ldrb	w0, [x19, #2]
  4089dc:	str	w0, [sp, #640]
  4089e0:	ldr	w0, [x19, #20]
  4089e4:	str	w0, [sp, #652]
  4089e8:	ldr	w25, [x19, #4]
  4089ec:	mov	x24, #0x108                 	// #264
  4089f0:	mov	x2, x24
  4089f4:	mov	w1, #0x0                   	// #0
  4089f8:	add	x0, sp, #0x68
  4089fc:	bl	402490 <memset@plt>
  408a00:	mov	w23, #0x4                   	// #4
  408a04:	strh	w23, [sp, #106]
  408a08:	mov	w22, #0x28                  	// #40
  408a0c:	strh	w22, [sp, #110]
  408a10:	str	w25, [sp, #112]
  408a14:	ldr	w19, [x19, #12]
  408a18:	mov	x2, x24
  408a1c:	mov	w1, #0x0                   	// #0
  408a20:	add	x0, sp, #0x170
  408a24:	bl	402490 <memset@plt>
  408a28:	strh	w23, [sp, #370]
  408a2c:	strh	w22, [sp, #374]
  408a30:	str	w19, [sp, #376]
  408a34:	cmp	w20, #0x1
  408a38:	b.eq	408aa0 <ferror@plt+0x6190>  // b.none
  408a3c:	cmp	w20, #0x2
  408a40:	b.eq	408aac <ferror@plt+0x619c>  // b.none
  408a44:	ldr	x0, [x21, #16]
  408a48:	cbz	x0, 408a58 <ferror@plt+0x6148>
  408a4c:	add	x1, sp, #0x58
  408a50:	bl	405168 <ferror@plt+0x2858>
  408a54:	cbz	w0, 408a80 <ferror@plt+0x6170>
  408a58:	add	x0, sp, #0x58
  408a5c:	bl	406c30 <ferror@plt+0x4320>
  408a60:	ldr	w1, [sp, #632]
  408a64:	add	x0, sp, #0x68
  408a68:	bl	407248 <ferror@plt+0x4938>
  408a6c:	ldr	w1, [sp, #636]
  408a70:	add	x0, sp, #0x170
  408a74:	bl	407248 <ferror@plt+0x4938>
  408a78:	add	x0, sp, #0x58
  408a7c:	bl	407564 <ferror@plt+0x4c54>
  408a80:	mov	w0, #0x0                   	// #0
  408a84:	ldp	x19, x20, [sp, #16]
  408a88:	ldp	x21, x22, [sp, #32]
  408a8c:	ldp	x23, x24, [sp, #48]
  408a90:	ldr	x25, [sp, #64]
  408a94:	ldp	x29, x30, [sp]
  408a98:	add	sp, sp, #0x2c0
  408a9c:	ret
  408aa0:	ldr	w0, [x21]
  408aa4:	tbnz	w0, #11, 408a44 <ferror@plt+0x6134>
  408aa8:	b	408a80 <ferror@plt+0x6170>
  408aac:	ldr	w0, [x21]
  408ab0:	tbz	w0, #12, 408a80 <ferror@plt+0x6170>
  408ab4:	b	408a44 <ferror@plt+0x6134>
  408ab8:	sub	sp, sp, #0x300
  408abc:	stp	x29, x30, [sp]
  408ac0:	mov	x29, sp
  408ac4:	stp	x19, x20, [sp, #16]
  408ac8:	stp	x21, x22, [sp, #32]
  408acc:	stp	x23, x24, [sp, #48]
  408ad0:	mov	x19, x0
  408ad4:	mov	x24, x1
  408ad8:	mov	x2, #0x268                 	// #616
  408adc:	mov	w1, #0x0                   	// #0
  408ae0:	add	x0, sp, #0x50
  408ae4:	bl	402490 <memset@plt>
  408ae8:	mov	x2, x19
  408aec:	ldr	w3, [x2], #32
  408af0:	sub	w3, w3, #0x20
  408af4:	mov	w1, #0x8                   	// #8
  408af8:	add	x0, sp, #0x2b8
  408afc:	bl	4156e8 <ferror@plt+0x12dd8>
  408b00:	ldrb	w0, [x19, #17]
  408b04:	str	w0, [sp, #88]
  408b08:	ldr	w0, [x19, #20]
  408b0c:	str	w0, [sp, #644]
  408b10:	mov	w0, #0x7                   	// #7
  408b14:	str	w0, [sp, #632]
  408b18:	ldr	w0, [x19, #28]
  408b1c:	ldr	w1, [x19, #24]
  408b20:	orr	x0, x1, x0, lsl #32
  408b24:	str	x0, [sp, #664]
  408b28:	ldr	x0, [sp, #704]
  408b2c:	cbz	x0, 408b40 <ferror@plt+0x6230>
  408b30:	ldr	w1, [x0, #4]
  408b34:	str	w1, [sp, #656]
  408b38:	ldr	w0, [x0, #8]
  408b3c:	str	w0, [sp, #624]
  408b40:	ldr	x0, [sp, #712]
  408b44:	cbz	x0, 408b50 <ferror@plt+0x6240>
  408b48:	ldr	w0, [x0, #4]
  408b4c:	str	w0, [sp, #648]
  408b50:	ldr	x20, [sp, #720]
  408b54:	add	x0, x20, #0x4
  408b58:	cmp	x20, #0x0
  408b5c:	csel	x20, x0, x20, ne  // ne = any
  408b60:	ldr	x21, [sp, #728]
  408b64:	add	x0, x21, #0x4
  408b68:	cmp	x21, #0x0
  408b6c:	csel	x21, x0, x21, ne  // ne = any
  408b70:	ldr	x19, [sp, #736]
  408b74:	add	x0, x19, #0x4
  408b78:	cmp	x19, #0x0
  408b7c:	csel	x19, x0, x19, ne  // ne = any
  408b80:	ldr	x22, [sp, #744]
  408b84:	add	x0, x22, #0x4
  408b88:	cmp	x22, #0x0
  408b8c:	csel	x22, x0, x22, ne  // ne = any
  408b90:	ldr	x23, [sp, #752]
  408b94:	add	x0, x23, #0x4
  408b98:	cmp	x23, #0x0
  408b9c:	csel	x23, x0, x23, ne  // ne = any
  408ba0:	ldr	x0, [sp, #760]
  408ba4:	cbz	x0, 408bb0 <ferror@plt+0x62a0>
  408ba8:	ldr	w0, [x0, #4]
  408bac:	str	w0, [sp, #636]
  408bb0:	mov	w0, #0x2c                  	// #44
  408bb4:	strh	w0, [sp, #366]
  408bb8:	strh	w0, [sp, #102]
  408bbc:	ldr	x0, [x24, #16]
  408bc0:	cbz	x0, 408bd0 <ferror@plt+0x62c0>
  408bc4:	add	x1, sp, #0x50
  408bc8:	bl	405168 <ferror@plt+0x2858>
  408bcc:	cbz	w0, 408c70 <ferror@plt+0x6360>
  408bd0:	add	x0, sp, #0x50
  408bd4:	bl	406c30 <ferror@plt+0x4320>
  408bd8:	ldr	w24, [sp, #656]
  408bdc:	cbz	w24, 408c94 <ferror@plt+0x6384>
  408be0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  408be4:	ldr	w0, [x0, #3564]
  408be8:	cbz	w0, 408c8c <ferror@plt+0x637c>
  408bec:	mov	w0, w24
  408bf0:	bl	410e54 <ferror@plt+0xe544>
  408bf4:	mov	x24, x0
  408bf8:	ldr	w3, [sp, #624]
  408bfc:	adrp	x2, 417000 <ferror@plt+0x146f0>
  408c00:	add	x2, x2, #0x3c8
  408c04:	mov	x1, #0x10                  	// #16
  408c08:	add	x0, sp, #0x40
  408c0c:	bl	4023b0 <snprintf@plt>
  408c10:	mov	x3, #0x0                   	// #0
  408c14:	add	x2, sp, #0x40
  408c18:	adrp	x1, 416000 <ferror@plt+0x136f0>
  408c1c:	add	x1, x1, #0xec0
  408c20:	mov	x0, x24
  408c24:	bl	406f40 <ferror@plt+0x4630>
  408c28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  408c2c:	add	x0, x0, #0x5e0
  408c30:	mov	x3, #0x0                   	// #0
  408c34:	mov	x2, x0
  408c38:	adrp	x1, 417000 <ferror@plt+0x146f0>
  408c3c:	add	x1, x1, #0x208
  408c40:	bl	406f40 <ferror@plt+0x4630>
  408c44:	add	x0, sp, #0x50
  408c48:	bl	407564 <ferror@plt+0x4c54>
  408c4c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408c50:	ldr	w0, [x0, #1632]
  408c54:	cbnz	w0, 408cb4 <ferror@plt+0x63a4>
  408c58:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408c5c:	ldr	w0, [x0, #1632]
  408c60:	cbnz	w0, 408cc0 <ferror@plt+0x63b0>
  408c64:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  408c68:	ldr	w0, [x0, #1640]
  408c6c:	cbnz	w0, 408de0 <ferror@plt+0x64d0>
  408c70:	mov	w0, #0x0                   	// #0
  408c74:	ldp	x19, x20, [sp, #16]
  408c78:	ldp	x21, x22, [sp, #32]
  408c7c:	ldp	x23, x24, [sp, #48]
  408c80:	ldp	x29, x30, [sp]
  408c84:	add	sp, sp, #0x300
  408c88:	ret
  408c8c:	bl	402b0c <ferror@plt+0x1fc>
  408c90:	b	408bec <ferror@plt+0x62dc>
  408c94:	adrp	x0, 419000 <ferror@plt+0x166f0>
  408c98:	add	x0, x0, #0x5e0
  408c9c:	mov	x3, #0x0                   	// #0
  408ca0:	mov	x2, x0
  408ca4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  408ca8:	add	x1, x1, #0x208
  408cac:	bl	406f40 <ferror@plt+0x4630>
  408cb0:	b	408c28 <ferror@plt+0x6318>
  408cb4:	add	x0, sp, #0x50
  408cb8:	bl	405890 <ferror@plt+0x2f80>
  408cbc:	b	408c58 <ferror@plt+0x6348>
  408cc0:	cbz	x20, 408cd4 <ferror@plt+0x63c4>
  408cc4:	mov	x1, x20
  408cc8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408ccc:	add	x0, x0, #0x3d0
  408cd0:	bl	406200 <ferror@plt+0x38f0>
  408cd4:	cbz	x21, 408ce8 <ferror@plt+0x63d8>
  408cd8:	mov	x1, x21
  408cdc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408ce0:	add	x0, x0, #0x3d8
  408ce4:	bl	406200 <ferror@plt+0x38f0>
  408ce8:	cbz	x19, 408c64 <ferror@plt+0x6354>
  408cec:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408cf0:	ldr	w0, [x0, #1636]
  408cf4:	cbz	w0, 408dd0 <ferror@plt+0x64c0>
  408cf8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408cfc:	add	x0, x0, #0x3e0
  408d00:	bl	40566c <ferror@plt+0x2d5c>
  408d04:	ldr	w1, [x19, #8]
  408d08:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d0c:	add	x0, x0, #0x3f0
  408d10:	bl	40566c <ferror@plt+0x2d5c>
  408d14:	ldr	x1, [x19]
  408d18:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d1c:	add	x0, x0, #0x3f8
  408d20:	bl	40566c <ferror@plt+0x2d5c>
  408d24:	ldr	w1, [x19, #12]
  408d28:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d2c:	add	x0, x0, #0x408
  408d30:	bl	40566c <ferror@plt+0x2d5c>
  408d34:	ldr	w1, [x19, #16]
  408d38:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d3c:	add	x0, x0, #0x418
  408d40:	bl	40566c <ferror@plt+0x2d5c>
  408d44:	ldr	w1, [x19, #20]
  408d48:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d4c:	add	x0, x0, #0x428
  408d50:	bl	40566c <ferror@plt+0x2d5c>
  408d54:	ldr	w1, [x19, #24]
  408d58:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d5c:	add	x0, x0, #0x438
  408d60:	bl	40566c <ferror@plt+0x2d5c>
  408d64:	ldr	w1, [x19, #28]
  408d68:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d6c:	add	x0, x0, #0x448
  408d70:	bl	40566c <ferror@plt+0x2d5c>
  408d74:	ldr	w1, [x19, #32]
  408d78:	and	w1, w1, #0x1
  408d7c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d80:	add	x0, x0, #0x450
  408d84:	bl	40566c <ferror@plt+0x2d5c>
  408d88:	ldr	w1, [x19, #36]
  408d8c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408d90:	add	x0, x0, #0x458
  408d94:	bl	40566c <ferror@plt+0x2d5c>
  408d98:	adrp	x0, 416000 <ferror@plt+0x136f0>
  408d9c:	add	x0, x0, #0x7d0
  408da0:	bl	40566c <ferror@plt+0x2d5c>
  408da4:	cbz	x22, 408db8 <ferror@plt+0x64a8>
  408da8:	mov	x1, x22
  408dac:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408db0:	add	x0, x0, #0x468
  408db4:	bl	406200 <ferror@plt+0x38f0>
  408db8:	cbz	x23, 408c64 <ferror@plt+0x6354>
  408dbc:	mov	x1, x23
  408dc0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408dc4:	add	x0, x0, #0x470
  408dc8:	bl	406200 <ferror@plt+0x38f0>
  408dcc:	b	408c64 <ferror@plt+0x6354>
  408dd0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408dd4:	add	x0, x0, #0x3e8
  408dd8:	bl	40566c <ferror@plt+0x2d5c>
  408ddc:	b	408d04 <ferror@plt+0x63f4>
  408de0:	mov	w1, #0x8                   	// #8
  408de4:	add	x0, sp, #0x2b8
  408de8:	bl	4058fc <ferror@plt+0x2fec>
  408dec:	b	408c70 <ferror@plt+0x6360>
  408df0:	sub	sp, sp, #0x3a0
  408df4:	stp	x29, x30, [sp]
  408df8:	mov	x29, sp
  408dfc:	str	x19, [sp, #16]
  408e00:	mov	x19, x0
  408e04:	add	x0, sp, #0x400
  408e08:	stp	xzr, xzr, [x0, #-136]
  408e0c:	stp	xzr, xzr, [x0, #-120]
  408e10:	str	xzr, [sp, #920]
  408e14:	stp	xzr, xzr, [x0, #-240]
  408e18:	stp	xzr, xzr, [x0, #-224]
  408e1c:	stp	xzr, xzr, [x0, #-208]
  408e20:	stp	xzr, xzr, [x0, #-192]
  408e24:	stp	xzr, xzr, [x0, #-176]
  408e28:	stp	xzr, xzr, [x0, #-160]
  408e2c:	str	xzr, [sp, #880]
  408e30:	add	x0, sp, #0x200
  408e34:	stp	xzr, xzr, [x0, #224]
  408e38:	stp	xzr, xzr, [x0, #240]
  408e3c:	add	x0, sp, #0x400
  408e40:	stp	xzr, xzr, [x0, #-256]
  408e44:	add	x0, sp, #0x200
  408e48:	stp	xzr, xzr, [x0, #136]
  408e4c:	stp	xzr, xzr, [x0, #152]
  408e50:	stp	xzr, xzr, [x0, #168]
  408e54:	stp	xzr, xzr, [x0, #184]
  408e58:	stp	xzr, xzr, [x0, #200]
  408e5c:	str	xzr, [sp, #728]
  408e60:	mov	x2, #0x268                 	// #616
  408e64:	mov	w1, #0x0                   	// #0
  408e68:	add	x0, sp, #0x20
  408e6c:	bl	402490 <memset@plt>
  408e70:	mov	x2, x19
  408e74:	ldr	w3, [x2], #16
  408e78:	sub	w3, w3, #0x10
  408e7c:	mov	w1, #0xa                   	// #10
  408e80:	add	x0, sp, #0x288
  408e84:	bl	4156e8 <ferror@plt+0x12dd8>
  408e88:	ldr	x2, [sp, #664]
  408e8c:	cbz	x2, 409008 <ferror@plt+0x66f8>
  408e90:	ldrh	w3, [x2], #4
  408e94:	sub	w3, w3, #0x4
  408e98:	mov	w1, #0xc                   	// #12
  408e9c:	add	x0, sp, #0x310
  408ea0:	bl	4156e8 <ferror@plt+0x12dd8>
  408ea4:	ldr	x2, [sp, #824]
  408ea8:	ldrh	w3, [x2], #4
  408eac:	sub	w3, w3, #0x4
  408eb0:	mov	w1, #0x4                   	// #4
  408eb4:	add	x0, sp, #0x378
  408eb8:	bl	4156e8 <ferror@plt+0x12dd8>
  408ebc:	mov	w0, #0x1e                  	// #30
  408ec0:	strh	w0, [sp, #54]
  408ec4:	ldr	x0, [sp, #832]
  408ec8:	ldr	w0, [x0, #4]
  408ecc:	str	w0, [sp, #40]
  408ed0:	ldr	x0, [sp, #856]
  408ed4:	ldr	w0, [x0, #4]
  408ed8:	str	w0, [sp, #584]
  408edc:	ldr	x0, [sp, #848]
  408ee0:	ldr	w0, [x0, #4]
  408ee4:	str	w0, [sp, #600]
  408ee8:	ldr	x0, [sp, #840]
  408eec:	ldr	w0, [x0, #4]
  408ef0:	str	w0, [sp, #596]
  408ef4:	ldr	x0, [sp, #888]
  408ef8:	ldr	w0, [x0, #4]
  408efc:	str	w0, [sp, #588]
  408f00:	ldr	x0, [sp, #896]
  408f04:	ldr	w0, [x0, #4]
  408f08:	str	w0, [sp, #592]
  408f0c:	ldr	x0, [sp, #864]
  408f10:	ldur	x0, [x0, #4]
  408f14:	str	x0, [sp, #616]
  408f18:	add	x0, sp, #0x20
  408f1c:	bl	406c30 <ferror@plt+0x4320>
  408f20:	ldr	x1, [sp, #800]
  408f24:	ldr	x0, [sp, #792]
  408f28:	bl	4072d4 <ferror@plt+0x49c4>
  408f2c:	ldr	x2, [sp, #808]
  408f30:	cbz	x2, 40901c <ferror@plt+0x670c>
  408f34:	ldrh	w3, [x2], #4
  408f38:	sub	w3, w3, #0x4
  408f3c:	mov	w1, #0x5                   	// #5
  408f40:	add	x0, sp, #0x2e0
  408f44:	bl	4156e8 <ferror@plt+0x12dd8>
  408f48:	ldr	x1, [sp, #760]
  408f4c:	ldr	x0, [sp, #752]
  408f50:	bl	4072d4 <ferror@plt+0x49c4>
  408f54:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408f58:	ldr	w0, [x0, #1632]
  408f5c:	cbnz	w0, 40903c <ferror@plt+0x672c>
  408f60:	add	x0, sp, #0x20
  408f64:	bl	407564 <ferror@plt+0x4c54>
  408f68:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  408f6c:	ldr	w0, [x0, #1820]
  408f70:	cbz	w0, 409008 <ferror@plt+0x66f8>
  408f74:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  408f78:	ldr	w0, [x0, #1636]
  408f7c:	cbz	w0, 409048 <ferror@plt+0x6738>
  408f80:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408f84:	add	x0, x0, #0xff0
  408f88:	add	x0, x0, #0xa90
  408f8c:	ldr	w1, [sp, #40]
  408f90:	ldr	x1, [x0, x1, lsl #3]
  408f94:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408f98:	add	x0, x0, #0x498
  408f9c:	bl	40566c <ferror@plt+0x2d5c>
  408fa0:	ldr	x0, [sp, #904]
  408fa4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  408fa8:	add	x1, x1, #0x478
  408fac:	cbz	x0, 40906c <ferror@plt+0x675c>
  408fb0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408fb4:	add	x0, x0, #0x4b8
  408fb8:	bl	40566c <ferror@plt+0x2d5c>
  408fbc:	ldr	x0, [sp, #920]
  408fc0:	ldr	w1, [x0, #4]
  408fc4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408fc8:	add	x0, x0, #0x4c8
  408fcc:	bl	40566c <ferror@plt+0x2d5c>
  408fd0:	ldr	x0, [sp, #816]
  408fd4:	cbz	x0, 408fe4 <ferror@plt+0x66d4>
  408fd8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  408fdc:	add	x0, x0, #0x4d8
  408fe0:	bl	40566c <ferror@plt+0x2d5c>
  408fe4:	ldr	x0, [sp, #744]
  408fe8:	cbz	x0, 409008 <ferror@plt+0x66f8>
  408fec:	ldr	x0, [sp, #776]
  408ff0:	ldr	w2, [x0, #4]
  408ff4:	ldr	x0, [sp, #768]
  408ff8:	ldr	w1, [x0, #4]
  408ffc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409000:	add	x0, x0, #0x4e0
  409004:	bl	40566c <ferror@plt+0x2d5c>
  409008:	mov	w0, #0x0                   	// #0
  40900c:	ldr	x19, [sp, #16]
  409010:	ldp	x29, x30, [sp]
  409014:	add	sp, sp, #0x3a0
  409018:	ret
  40901c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  409020:	add	x0, x0, #0x5e0
  409024:	mov	x3, #0x0                   	// #0
  409028:	mov	x2, x0
  40902c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409030:	add	x1, x1, #0x490
  409034:	bl	406f40 <ferror@plt+0x4630>
  409038:	b	408f54 <ferror@plt+0x6644>
  40903c:	add	x0, sp, #0x20
  409040:	bl	405890 <ferror@plt+0x2f80>
  409044:	b	408f60 <ferror@plt+0x6650>
  409048:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40904c:	add	x0, x0, #0xff0
  409050:	add	x0, x0, #0xa90
  409054:	ldr	w1, [sp, #40]
  409058:	ldr	x1, [x0, x1, lsl #3]
  40905c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409060:	add	x0, x0, #0x4a8
  409064:	bl	40566c <ferror@plt+0x2d5c>
  409068:	b	408fa0 <ferror@plt+0x6690>
  40906c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409070:	add	x0, x1, #0x488
  409074:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409078:	add	x1, x1, #0x480
  40907c:	ldr	x2, [sp, #912]
  409080:	cmp	x2, #0x0
  409084:	csel	x1, x1, x0, ne  // ne = any
  409088:	b	408fb0 <ferror@plt+0x66a0>
  40908c:	sub	sp, sp, #0x380
  409090:	stp	x29, x30, [sp]
  409094:	mov	x29, sp
  409098:	stp	x19, x20, [sp, #16]
  40909c:	stp	x21, x22, [sp, #32]
  4090a0:	stp	x23, x24, [sp, #48]
  4090a4:	stp	x25, x26, [sp, #64]
  4090a8:	mov	x21, x0
  4090ac:	mov	w20, w1
  4090b0:	mov	w19, w2
  4090b4:	mov	w26, w3
  4090b8:	mov	w23, w4
  4090bc:	mov	w24, w5
  4090c0:	mov	w25, w6
  4090c4:	mov	w22, w7
  4090c8:	mov	x2, #0x268                 	// #616
  4090cc:	mov	w1, #0x0                   	// #0
  4090d0:	add	x0, sp, #0x118
  4090d4:	bl	402490 <memset@plt>
  4090d8:	mov	w0, #0x10                  	// #16
  4090dc:	strh	w0, [sp, #302]
  4090e0:	strh	w0, [sp, #566]
  4090e4:	mov	w0, #0x7                   	// #7
  4090e8:	str	w0, [sp, #832]
  4090ec:	str	w22, [sp, #836]
  4090f0:	ldr	w0, [sp, #896]
  4090f4:	str	w0, [sp, #840]
  4090f8:	stp	xzr, xzr, [sp, #216]
  4090fc:	stp	xzr, xzr, [sp, #232]
  409100:	stp	xzr, xzr, [sp, #248]
  409104:	add	x0, sp, #0x200
  409108:	stp	xzr, xzr, [x0, #-248]
  40910c:	stp	xzr, xzr, [sp, #152]
  409110:	stp	xzr, xzr, [sp, #168]
  409114:	stp	xzr, xzr, [sp, #184]
  409118:	stp	xzr, xzr, [sp, #200]
  40911c:	ldr	x0, [x21, #16]
  409120:	cbz	x0, 409148 <ferror@plt+0x6838>
  409124:	mov	w1, #0xffffffff            	// #-1
  409128:	str	w1, [sp, #828]
  40912c:	str	w19, [sp, #824]
  409130:	str	w20, [sp, #304]
  409134:	add	x1, sp, #0x118
  409138:	bl	405168 <ferror@plt+0x2858>
  40913c:	mov	w1, w0
  409140:	mov	w0, #0x1                   	// #1
  409144:	cbz	w1, 409270 <ferror@plt+0x6960>
  409148:	add	x0, sp, #0x118
  40914c:	bl	406c30 <ferror@plt+0x4320>
  409150:	mov	w2, #0x40                  	// #64
  409154:	add	x1, sp, #0xd8
  409158:	mov	w0, w20
  40915c:	bl	4105f4 <ferror@plt+0xdce4>
  409160:	mov	x20, x0
  409164:	cmn	w19, #0x1
  409168:	b.eq	409200 <ferror@plt+0x68f0>  // b.none
  40916c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  409170:	ldr	w0, [x0, #1680]
  409174:	cbnz	w0, 4092dc <ferror@plt+0x69cc>
  409178:	cbz	w19, 40928c <ferror@plt+0x697c>
  40917c:	cmp	w19, #0x0
  409180:	b.le	4091f0 <ferror@plt+0x68e0>
  409184:	adrp	x0, 416000 <ferror@plt+0x136f0>
  409188:	add	x0, x0, #0x590
  40918c:	bl	402880 <getenv@plt>
  409190:	adrp	x3, 416000 <ferror@plt+0x136f0>
  409194:	add	x3, x3, #0x588
  409198:	cmp	x0, #0x0
  40919c:	mov	w4, w19
  4091a0:	csel	x3, x3, x0, eq  // eq = none
  4091a4:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4091a8:	add	x2, x2, #0x650
  4091ac:	mov	x1, #0x40                  	// #64
  4091b0:	add	x0, sp, #0x98
  4091b4:	bl	4023b0 <snprintf@plt>
  4091b8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4091bc:	add	x1, x1, #0xd40
  4091c0:	add	x0, sp, #0x98
  4091c4:	bl	402730 <fopen64@plt>
  4091c8:	mov	x21, x0
  4091cc:	cbz	x0, 4091f0 <ferror@plt+0x68e0>
  4091d0:	add	x2, sp, #0x98
  4091d4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4091d8:	add	x1, x1, #0x660
  4091dc:	bl	402440 <__isoc99_fscanf@plt>
  4091e0:	cmp	w0, #0x1
  4091e4:	b.eq	4092a8 <ferror@plt+0x6998>  // b.none
  4091e8:	mov	x0, x21
  4091ec:	bl	4023f0 <fclose@plt>
  4091f0:	add	x1, sp, #0x98
  4091f4:	mov	w0, w19
  4091f8:	bl	40ec38 <ferror@plt+0xc328>
  4091fc:	b	409208 <ferror@plt+0x68f8>
  409200:	mov	w0, #0x2a                  	// #42
  409204:	strb	w0, [sp, #152]
  409208:	mov	x3, #0x0                   	// #0
  40920c:	add	x2, sp, #0x98
  409210:	adrp	x1, 416000 <ferror@plt+0x136f0>
  409214:	add	x1, x1, #0xec0
  409218:	mov	x0, x20
  40921c:	bl	406f40 <ferror@plt+0x4630>
  409220:	cmp	w23, #0x1
  409224:	b.eq	4092ec <ferror@plt+0x69dc>  // b.none
  409228:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40922c:	add	x0, x0, #0x5e0
  409230:	mov	x3, #0x0                   	// #0
  409234:	mov	x2, x0
  409238:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40923c:	add	x1, x1, #0x208
  409240:	bl	406f40 <ferror@plt+0x4630>
  409244:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409248:	ldr	w0, [x0, #1804]
  40924c:	cbz	w0, 409264 <ferror@plt+0x6954>
  409250:	adrp	x1, 416000 <ferror@plt+0x136f0>
  409254:	add	x1, x1, #0x608
  409258:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40925c:	add	x0, x0, #0x500
  409260:	bl	40566c <ferror@plt+0x2d5c>
  409264:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  409268:	ldr	w0, [x0, #1632]
  40926c:	cbnz	w0, 409324 <ferror@plt+0x6a14>
  409270:	ldp	x19, x20, [sp, #16]
  409274:	ldp	x21, x22, [sp, #32]
  409278:	ldp	x23, x24, [sp, #48]
  40927c:	ldp	x25, x26, [sp, #64]
  409280:	ldp	x29, x30, [sp]
  409284:	add	sp, sp, #0x380
  409288:	ret
  40928c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409290:	add	x0, x0, #0x4f0
  409294:	ldr	w1, [x0]
  409298:	str	w1, [sp, #152]
  40929c:	ldur	w0, [x0, #3]
  4092a0:	stur	w0, [sp, #155]
  4092a4:	b	409208 <ferror@plt+0x68f8>
  4092a8:	add	x0, sp, #0x98
  4092ac:	bl	402260 <strlen@plt>
  4092b0:	mov	w3, w19
  4092b4:	adrp	x2, 417000 <ferror@plt+0x146f0>
  4092b8:	add	x2, x2, #0x4f8
  4092bc:	mov	x1, #0x40                  	// #64
  4092c0:	sub	x1, x1, x0
  4092c4:	add	x4, sp, #0x98
  4092c8:	add	x0, x4, x0
  4092cc:	bl	4023b0 <snprintf@plt>
  4092d0:	mov	x0, x21
  4092d4:	bl	4023f0 <fclose@plt>
  4092d8:	b	409208 <ferror@plt+0x68f8>
  4092dc:	add	x1, sp, #0x98
  4092e0:	mov	w0, w19
  4092e4:	bl	40ec38 <ferror@plt+0xc328>
  4092e8:	b	409208 <ferror@plt+0x68f8>
  4092ec:	add	x1, sp, #0x58
  4092f0:	mov	w0, w25
  4092f4:	bl	40ec38 <ferror@plt+0xc328>
  4092f8:	mov	x19, x0
  4092fc:	add	x1, sp, #0x78
  409300:	mov	w0, w24
  409304:	bl	40ec38 <ferror@plt+0xc328>
  409308:	mov	x3, #0x0                   	// #0
  40930c:	mov	x2, x0
  409310:	adrp	x1, 416000 <ferror@plt+0x136f0>
  409314:	add	x1, x1, #0xec0
  409318:	mov	x0, x19
  40931c:	bl	406f40 <ferror@plt+0x4630>
  409320:	b	409244 <ferror@plt+0x6934>
  409324:	mov	w3, w26
  409328:	ldr	x2, [sp, #912]
  40932c:	ldr	x1, [sp, #904]
  409330:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409334:	add	x0, x0, #0x510
  409338:	bl	40566c <ferror@plt+0x2d5c>
  40933c:	mov	w0, #0x0                   	// #0
  409340:	b	409270 <ferror@plt+0x6960>
  409344:	sub	sp, sp, #0x70
  409348:	stp	x29, x30, [sp, #32]
  40934c:	add	x29, sp, #0x20
  409350:	stp	x19, x20, [sp, #48]
  409354:	mov	x19, x0
  409358:	mov	x20, x1
  40935c:	mov	x2, x0
  409360:	ldr	w3, [x2], #44
  409364:	sub	w3, w3, #0x2c
  409368:	mov	w1, #0x4                   	// #4
  40936c:	add	x0, sp, #0x48
  409370:	bl	4156e8 <ferror@plt+0x12dd8>
  409374:	ldr	x0, [sp, #80]
  409378:	mov	x3, #0x0                   	// #0
  40937c:	cbz	x0, 409390 <ferror@plt+0x6a80>
  409380:	ldrh	w1, [x0]
  409384:	cmp	w1, #0x4
  409388:	b.eq	409390 <ferror@plt+0x6a80>  // b.none
  40938c:	ldur	x3, [x0, #4]
  409390:	ldr	x0, [sp, #72]
  409394:	cbz	x0, 4093ec <ferror@plt+0x6adc>
  409398:	ldr	w7, [x0, #4]
  40939c:	ldr	w1, [x0, #12]
  4093a0:	str	xzr, [sp, #16]
  4093a4:	str	xzr, [sp, #8]
  4093a8:	str	w1, [sp]
  4093ac:	ldr	w6, [x19, #28]
  4093b0:	ldr	w5, [x19, #24]
  4093b4:	ldrb	w4, [x19, #19]
  4093b8:	ldr	w2, [x19, #20]
  4093bc:	ldrb	w1, [x19, #18]
  4093c0:	mov	x0, x20
  4093c4:	bl	40908c <ferror@plt+0x677c>
  4093c8:	cbnz	w0, 4093d8 <ferror@plt+0x6ac8>
  4093cc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  4093d0:	ldr	w0, [x0, #1640]
  4093d4:	cbnz	w0, 4093f8 <ferror@plt+0x6ae8>
  4093d8:	mov	w0, #0x0                   	// #0
  4093dc:	ldp	x19, x20, [sp, #48]
  4093e0:	ldp	x29, x30, [sp, #32]
  4093e4:	add	sp, sp, #0x70
  4093e8:	ret
  4093ec:	mov	w1, #0x0                   	// #0
  4093f0:	mov	w7, #0x0                   	// #0
  4093f4:	b	4093a0 <ferror@plt+0x6a90>
  4093f8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4093fc:	add	x0, x0, #0x530
  409400:	bl	40566c <ferror@plt+0x2d5c>
  409404:	mov	w1, #0x0                   	// #0
  409408:	add	x0, sp, #0x48
  40940c:	bl	4058fc <ferror@plt+0x2fec>
  409410:	b	4093d8 <ferror@plt+0x6ac8>
  409414:	stp	x29, x30, [sp, #-64]!
  409418:	mov	x29, sp
  40941c:	str	x19, [sp, #16]
  409420:	stp	xzr, xzr, [sp, #48]
  409424:	str	x1, [sp, #40]
  409428:	mov	w2, #0x100                 	// #256
  40942c:	str	w2, [sp, #48]
  409430:	ldrb	w2, [x0, #16]
  409434:	cmp	w2, #0x10
  409438:	b.eq	4094c4 <ferror@plt+0x6bb4>  // b.none
  40943c:	b.ls	40945c <ferror@plt+0x6b4c>  // b.plast
  409440:	cmp	w2, #0x28
  409444:	b.eq	4094d0 <ferror@plt+0x6bc0>  // b.none
  409448:	cmp	w2, #0x2c
  40944c:	b.ne	409484 <ferror@plt+0x6b74>  // b.any
  409450:	bl	408ab8 <ferror@plt+0x61a8>
  409454:	mov	w19, w0
  409458:	b	4094b0 <ferror@plt+0x6ba0>
  40945c:	and	w3, w2, #0xfffffff7
  409460:	and	w3, w3, #0xff
  409464:	cmp	w3, #0x2
  409468:	b.eq	40949c <ferror@plt+0x6b8c>  // b.none
  40946c:	mov	w19, #0xffffffff            	// #-1
  409470:	cmp	w2, #0x1
  409474:	b.ne	4094b0 <ferror@plt+0x6ba0>  // b.any
  409478:	bl	4080e0 <ferror@plt+0x57d0>
  40947c:	mov	w19, w0
  409480:	b	4094b0 <ferror@plt+0x6ba0>
  409484:	mov	w19, #0xffffffff            	// #-1
  409488:	cmp	w2, #0x11
  40948c:	b.ne	4094b0 <ferror@plt+0x6ba0>  // b.any
  409490:	bl	408454 <ferror@plt+0x5b44>
  409494:	mov	w19, w0
  409498:	b	4094b0 <ferror@plt+0x6ba0>
  40949c:	ldr	x1, [x1, #32]
  4094a0:	str	x1, [sp, #56]
  4094a4:	add	x1, sp, #0x28
  4094a8:	bl	4078a8 <ferror@plt+0x4f98>
  4094ac:	mov	w19, w0
  4094b0:	bl	404d1c <ferror@plt+0x240c>
  4094b4:	mov	w0, w19
  4094b8:	ldr	x19, [sp, #16]
  4094bc:	ldp	x29, x30, [sp], #64
  4094c0:	ret
  4094c4:	bl	409344 <ferror@plt+0x6a34>
  4094c8:	mov	w19, w0
  4094cc:	b	4094b0 <ferror@plt+0x6ba0>
  4094d0:	bl	408988 <ferror@plt+0x6078>
  4094d4:	mov	w19, w0
  4094d8:	b	4094b0 <ferror@plt+0x6ba0>
  4094dc:	stp	x29, x30, [sp, #-16]!
  4094e0:	mov	x29, sp
  4094e4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4094e8:	ldr	x3, [x0, #3512]
  4094ec:	mov	x2, #0xb29                 	// #2857
  4094f0:	mov	x1, #0x1                   	// #1
  4094f4:	adrp	x0, 415000 <ferror@plt+0x126f0>
  4094f8:	add	x0, x0, #0xa58
  4094fc:	bl	4026d0 <fwrite@plt>
  409500:	mov	w0, #0xffffffff            	// #-1
  409504:	bl	402270 <exit@plt>
  409508:	sub	sp, sp, #0x480
  40950c:	stp	x29, x30, [sp, #16]
  409510:	add	x29, sp, #0x10
  409514:	stp	x19, x20, [sp, #32]
  409518:	mov	x20, x0
  40951c:	str	xzr, [sp, #760]
  409520:	mov	w0, #0x7                   	// #7
  409524:	str	w0, [sp, #744]
  409528:	mov	w0, #0x2                   	// #2
  40952c:	str	w0, [sp, #748]
  409530:	mov	w0, #0x1                   	// #1
  409534:	str	w0, [sp, #752]
  409538:	mov	w0, #0xb                   	// #11
  40953c:	str	w0, [sp, #756]
  409540:	ldr	x0, [x20, #8]
  409544:	tbnz	w0, #1, 40955c <ferror@plt+0x6c4c>
  409548:	mov	w0, #0x0                   	// #0
  40954c:	ldp	x19, x20, [sp, #32]
  409550:	ldp	x29, x30, [sp, #16]
  409554:	add	sp, sp, #0x480
  409558:	ret
  40955c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  409560:	add	x0, x0, #0x538
  409564:	bl	402880 <getenv@plt>
  409568:	cbz	x0, 4095d8 <ferror@plt+0x6cc8>
  40956c:	stp	x21, x22, [sp, #48]
  409570:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409574:	add	x1, x1, #0x548
  409578:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40957c:	add	x0, x0, #0x538
  409580:	bl	40336c <ferror@plt+0xa5c>
  409584:	mov	x21, x0
  409588:	cbz	x0, 409958 <ferror@plt+0x7048>
  40958c:	mov	x2, x0
  409590:	mov	w1, #0x100                 	// #256
  409594:	add	x0, sp, #0x380
  409598:	bl	4028e0 <fgets@plt>
  40959c:	cbz	x0, 40967c <ferror@plt+0x6d6c>
  4095a0:	stp	x23, x24, [sp, #64]
  4095a4:	stp	x25, x26, [sp, #80]
  4095a8:	str	x27, [sp, #96]
  4095ac:	mov	x2, #0x4                   	// #4
  4095b0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  4095b4:	add	x1, x1, #0x558
  4095b8:	add	x0, sp, #0x380
  4095bc:	bl	4025d0 <memcmp@plt>
  4095c0:	mov	w25, w0
  4095c4:	mov	w23, #0x0                   	// #0
  4095c8:	adrp	x24, 417000 <ferror@plt+0x146f0>
  4095cc:	add	x24, x24, #0x560
  4095d0:	add	x22, sp, #0x300
  4095d4:	b	4096dc <ferror@plt+0x6dcc>
  4095d8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  4095dc:	add	x0, x0, #0x590
  4095e0:	bl	402880 <getenv@plt>
  4095e4:	cbnz	x0, 40956c <ferror@plt+0x6c5c>
  4095e8:	stp	xzr, xzr, [sp, #136]
  4095ec:	stp	xzr, xzr, [sp, #152]
  4095f0:	mov	w0, #0x28                  	// #40
  4095f4:	str	w0, [sp, #128]
  4095f8:	mov	w0, #0x14                  	// #20
  4095fc:	strh	w0, [sp, #132]
  409600:	mov	w0, #0x301                 	// #769
  409604:	strh	w0, [sp, #134]
  409608:	mov	w0, #0xe240                	// #57920
  40960c:	movk	w0, #0x1, lsl #16
  409610:	str	w0, [sp, #136]
  409614:	mov	w0, #0x1                   	// #1
  409618:	strb	w0, [sp, #144]
  40961c:	ldr	w0, [x20, #4]
  409620:	str	w0, [sp, #148]
  409624:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409628:	ldr	w0, [x0, #1640]
  40962c:	cmp	w0, #0x0
  409630:	mov	w0, #0x35                  	// #53
  409634:	mov	w1, #0x15                  	// #21
  409638:	csel	w0, w0, w1, ne  // ne = any
  40963c:	str	w0, [sp, #156]
  409640:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  409644:	ldr	w0, [x0, #1632]
  409648:	cbz	w0, 40965c <ferror@plt+0x6d4c>
  40964c:	ldr	w0, [sp, #156]
  409650:	mov	w1, #0xa                   	// #10
  409654:	orr	w0, w0, w1
  409658:	str	w0, [sp, #156]
  40965c:	adrp	x3, 408000 <ferror@plt+0x56f0>
  409660:	add	x3, x3, #0xe0
  409664:	mov	x2, #0x28                  	// #40
  409668:	add	x1, sp, #0x80
  40966c:	mov	x0, x20
  409670:	bl	404bbc <ferror@plt+0x22ac>
  409674:	cbnz	w0, 40956c <ferror@plt+0x6c5c>
  409678:	b	40954c <ferror@plt+0x6c3c>
  40967c:	mov	x0, x21
  409680:	bl	4023f0 <fclose@plt>
  409684:	mov	w0, #0xffffffff            	// #-1
  409688:	ldp	x21, x22, [sp, #48]
  40968c:	b	40954c <ferror@plt+0x6c3c>
  409690:	ldr	w0, [x19, #552]
  409694:	sub	w1, w0, #0x1
  409698:	cmp	w1, #0x3
  40969c:	b.hi	409764 <ferror@plt+0x6e54>  // b.pmore
  4096a0:	mov	w0, w1
  4096a4:	add	x1, sp, #0x2e8
  4096a8:	ldr	w0, [x1, w0, sxtw #2]
  4096ac:	str	w0, [x19, #552]
  4096b0:	ldr	w1, [x19, #8]
  4096b4:	cmp	w1, #0x2
  4096b8:	ccmp	w0, #0x7, #0x0, eq  // eq = none
  4096bc:	b.ne	409764 <ferror@plt+0x6e54>  // b.any
  4096c0:	ldr	w0, [x19, #548]
  4096c4:	cbz	w0, 409764 <ferror@plt+0x6e54>
  4096c8:	mov	w0, #0x1                   	// #1
  4096cc:	str	w0, [x19, #552]
  4096d0:	b	409764 <ferror@plt+0x6e54>
  4096d4:	mov	x0, x19
  4096d8:	bl	402660 <free@plt>
  4096dc:	mov	x2, x21
  4096e0:	mov	w1, #0x100                 	// #256
  4096e4:	add	x0, sp, #0x380
  4096e8:	bl	4028e0 <fgets@plt>
  4096ec:	cbz	x0, 4097b8 <ferror@plt+0x6ea8>
  4096f0:	mov	x1, #0x268                 	// #616
  4096f4:	mov	x0, #0x1                   	// #1
  4096f8:	bl	4024c0 <calloc@plt>
  4096fc:	mov	x19, x0
  409700:	cbz	x0, 4097b8 <ferror@plt+0x6ea8>
  409704:	str	x22, [sp, #8]
  409708:	add	x0, x0, #0x234
  40970c:	str	x0, [sp]
  409710:	add	x7, x19, #0x228
  409714:	add	x6, x19, #0x8
  409718:	add	x5, sp, #0x7c
  40971c:	add	x4, x19, #0x230
  409720:	add	x3, x19, #0x22c
  409724:	add	x2, x19, #0x224
  409728:	mov	x1, x24
  40972c:	add	x0, sp, #0x380
  409730:	bl	4027f0 <__isoc99_sscanf@plt>
  409734:	cmp	w0, #0x7
  409738:	b.gt	409740 <ferror@plt+0x6e30>
  40973c:	strb	wzr, [sp, #768]
  409740:	ldr	w0, [x19, #564]
  409744:	str	w0, [x19, #544]
  409748:	mov	w0, #0x1                   	// #1
  40974c:	strh	w0, [x19, #286]
  409750:	strh	w0, [x19, #22]
  409754:	ldr	w0, [sp, #124]
  409758:	tbz	w0, #16, 409690 <ferror@plt+0x6d80>
  40975c:	mov	w0, #0xa                   	// #10
  409760:	str	w0, [x19, #552]
  409764:	mov	x1, x20
  409768:	mov	x0, x19
  40976c:	bl	402abc <ferror@plt+0x1ac>
  409770:	and	w0, w0, #0xff
  409774:	cbnz	w0, 4096d4 <ferror@plt+0x6dc4>
  409778:	ldr	w1, [x19, #552]
  40977c:	ldr	w0, [x20, #4]
  409780:	asr	w0, w0, w1
  409784:	tbz	w0, #0, 4096d4 <ferror@plt+0x6dc4>
  409788:	cbz	w25, 40980c <ferror@plt+0x6efc>
  40978c:	str	wzr, [x19, #548]
  409790:	str	wzr, [x19, #556]
  409794:	str	wzr, [x19, #560]
  409798:	ldrb	w0, [sp, #768]
  40979c:	cbz	w0, 40981c <ferror@plt+0x6f0c>
  4097a0:	mov	x0, x22
  4097a4:	bl	402510 <strdup@plt>
  4097a8:	str	x0, [x19, #592]
  4097ac:	cbnz	x0, 409814 <ferror@plt+0x6f04>
  4097b0:	mov	x0, x19
  4097b4:	bl	402660 <free@plt>
  4097b8:	mov	x0, x21
  4097bc:	bl	4023f0 <fclose@plt>
  4097c0:	ldr	x19, [sp, #760]
  4097c4:	cbz	x19, 409964 <ferror@plt+0x7054>
  4097c8:	mov	x1, x20
  4097cc:	mov	x0, x19
  4097d0:	bl	408038 <ferror@plt+0x5728>
  4097d4:	mov	x21, x19
  4097d8:	ldr	x19, [x19]
  4097dc:	str	x19, [sp, #760]
  4097e0:	ldr	x0, [x21, #592]
  4097e4:	bl	402660 <free@plt>
  4097e8:	mov	x0, x21
  4097ec:	bl	402660 <free@plt>
  4097f0:	cbnz	x19, 4097c8 <ferror@plt+0x6eb8>
  4097f4:	mov	w0, #0x0                   	// #0
  4097f8:	ldp	x21, x22, [sp, #48]
  4097fc:	ldp	x23, x24, [sp, #64]
  409800:	ldp	x25, x26, [sp, #80]
  409804:	ldr	x27, [sp, #96]
  409808:	b	40954c <ferror@plt+0x6c3c>
  40980c:	ldrb	w0, [sp, #768]
  409810:	cbnz	w0, 4097a0 <ferror@plt+0x6e90>
  409814:	ldr	w2, [x19, #548]
  409818:	cbnz	w2, 40988c <ferror@plt+0x6f7c>
  40981c:	ldr	x26, [x20, #16]
  409820:	cbz	x26, 409878 <ferror@plt+0x6f68>
  409824:	mov	x2, #0x268                 	// #616
  409828:	mov	w1, #0x0                   	// #0
  40982c:	add	x0, sp, #0x80
  409830:	bl	402490 <memset@plt>
  409834:	mov	w0, #0x1                   	// #1
  409838:	strh	w0, [sp, #150]
  40983c:	strh	w0, [sp, #414]
  409840:	ldr	x0, [x19, #592]
  409844:	str	x0, [sp, #152]
  409848:	ldr	x27, [x19, #600]
  40984c:	cbz	x27, 409868 <ferror@plt+0x6f58>
  409850:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409854:	add	x1, x1, #0x208
  409858:	mov	x0, x27
  40985c:	bl	4025f0 <strcmp@plt>
  409860:	cbz	w0, 409868 <ferror@plt+0x6f58>
  409864:	str	x27, [sp, #416]
  409868:	add	x1, sp, #0x80
  40986c:	mov	x0, x26
  409870:	bl	405168 <ferror@plt+0x2858>
  409874:	cbz	w0, 4098b8 <ferror@plt+0x6fa8>
  409878:	ldr	x1, [sp, #760]
  40987c:	cbz	x1, 409948 <ferror@plt+0x7038>
  409880:	ldr	w3, [x19, #8]
  409884:	add	x0, sp, #0x2f8
  409888:	b	4098d8 <ferror@plt+0x6fc8>
  40988c:	ldr	x0, [sp, #760]
  409890:	cbz	x0, 4098a8 <ferror@plt+0x6f98>
  409894:	ldr	w1, [x0, #544]
  409898:	cmp	w2, w1
  40989c:	b.eq	40997c <ferror@plt+0x706c>  // b.none
  4098a0:	ldr	x0, [x0]
  4098a4:	cbnz	x0, 409894 <ferror@plt+0x6f84>
  4098a8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4098ac:	add	x0, x0, #0x580
  4098b0:	str	x0, [x19, #600]
  4098b4:	b	40981c <ferror@plt+0x6f0c>
  4098b8:	ldr	x0, [x19, #592]
  4098bc:	bl	402660 <free@plt>
  4098c0:	mov	x0, x19
  4098c4:	bl	402660 <free@plt>
  4098c8:	b	4096dc <ferror@plt+0x6dcc>
  4098cc:	mov	x0, x1
  4098d0:	ldr	x1, [x1]
  4098d4:	cbz	x1, 4098f8 <ferror@plt+0x6fe8>
  4098d8:	ldr	w2, [x1, #8]
  4098dc:	cmp	w3, w2
  4098e0:	b.cc	4098f8 <ferror@plt+0x6fe8>  // b.lo, b.ul, b.last
  4098e4:	b.ne	4098cc <ferror@plt+0x6fbc>  // b.any
  4098e8:	ldr	w4, [x19, #564]
  4098ec:	ldr	w2, [x1, #564]
  4098f0:	cmp	w4, w2
  4098f4:	b.cs	4098cc <ferror@plt+0x6fbc>  // b.hs, b.nlast
  4098f8:	str	x1, [x19]
  4098fc:	str	x19, [x0]
  409900:	add	w23, w23, #0x1
  409904:	cmp	w23, #0x6a6
  409908:	b.ls	4096dc <ferror@plt+0x6dcc>  // b.plast
  40990c:	ldr	x19, [sp, #760]
  409910:	cbz	x19, 409950 <ferror@plt+0x7040>
  409914:	mov	x1, x20
  409918:	mov	x0, x19
  40991c:	bl	408038 <ferror@plt+0x5728>
  409920:	mov	x23, x19
  409924:	ldr	x19, [x19]
  409928:	str	x19, [sp, #760]
  40992c:	ldr	x0, [x23, #592]
  409930:	bl	402660 <free@plt>
  409934:	mov	x0, x23
  409938:	bl	402660 <free@plt>
  40993c:	cbnz	x19, 409914 <ferror@plt+0x7004>
  409940:	mov	w23, #0x0                   	// #0
  409944:	b	4096dc <ferror@plt+0x6dcc>
  409948:	add	x0, sp, #0x2f8
  40994c:	b	4098f8 <ferror@plt+0x6fe8>
  409950:	mov	w23, #0x0                   	// #0
  409954:	b	4096dc <ferror@plt+0x6dcc>
  409958:	mov	w0, #0xffffffff            	// #-1
  40995c:	ldp	x21, x22, [sp, #48]
  409960:	b	40954c <ferror@plt+0x6c3c>
  409964:	mov	w0, #0x0                   	// #0
  409968:	ldp	x21, x22, [sp, #48]
  40996c:	ldp	x23, x24, [sp, #64]
  409970:	ldp	x25, x26, [sp, #80]
  409974:	ldr	x27, [sp, #96]
  409978:	b	40954c <ferror@plt+0x6c3c>
  40997c:	ldr	x0, [x0, #592]
  409980:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409984:	add	x1, x1, #0x208
  409988:	cmp	x0, #0x0
  40998c:	csel	x0, x1, x0, eq  // eq = none
  409990:	str	x0, [x19, #600]
  409994:	ldr	x26, [x20, #16]
  409998:	ldr	x1, [sp, #760]
  40999c:	cbnz	x26, 409824 <ferror@plt+0x6f14>
  4099a0:	b	409880 <ferror@plt+0x6f70>
  4099a4:	stp	x29, x30, [sp, #-336]!
  4099a8:	mov	x29, sp
  4099ac:	stp	x19, x20, [sp, #16]
  4099b0:	mov	x20, x0
  4099b4:	mov	x2, #0x120                 	// #288
  4099b8:	mov	w1, #0x0                   	// #0
  4099bc:	add	x0, sp, #0x30
  4099c0:	bl	402490 <memset@plt>
  4099c4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4099c8:	ldr	w0, [x0, #3564]
  4099cc:	cbz	w0, 409a44 <ferror@plt+0x7134>
  4099d0:	mov	x0, x20
  4099d4:	bl	410f6c <ferror@plt+0xe65c>
  4099d8:	mov	w19, w0
  4099dc:	cbnz	w0, 409a18 <ferror@plt+0x7108>
  4099e0:	mov	w2, #0x0                   	// #0
  4099e4:	add	x1, sp, #0x28
  4099e8:	mov	x0, x20
  4099ec:	bl	402250 <strtoul@plt>
  4099f0:	ldr	x1, [sp, #40]
  4099f4:	cmp	x1, #0x0
  4099f8:	ccmp	x1, x20, #0x4, ne  // ne = any
  4099fc:	b.eq	409a4c <ferror@plt+0x713c>  // b.none
  409a00:	ldrb	w1, [x1]
  409a04:	cmp	w1, #0x0
  409a08:	mov	w19, w0
  409a0c:	mov	x1, #0xffffffff            	// #4294967295
  409a10:	ccmp	x0, x1, #0x2, eq  // eq = none
  409a14:	b.hi	409a4c <ferror@plt+0x713c>  // b.pmore
  409a18:	mov	x0, #0x120                 	// #288
  409a1c:	bl	402410 <malloc@plt>
  409a20:	mov	x20, x0
  409a24:	str	w19, [sp, #316]
  409a28:	mov	x2, #0x120                 	// #288
  409a2c:	add	x1, sp, #0x30
  409a30:	bl	402230 <memcpy@plt>
  409a34:	mov	x0, x20
  409a38:	ldp	x19, x20, [sp, #16]
  409a3c:	ldp	x29, x30, [sp], #336
  409a40:	ret
  409a44:	bl	402b0c <ferror@plt+0x1fc>
  409a48:	b	4099d0 <ferror@plt+0x70c0>
  409a4c:	mov	x20, #0x0                   	// #0
  409a50:	b	409a34 <ferror@plt+0x7124>
  409a54:	stp	x29, x30, [sp, #-400]!
  409a58:	mov	x29, sp
  409a5c:	stp	x19, x20, [sp, #16]
  409a60:	stp	x21, x22, [sp, #32]
  409a64:	mov	x19, x0
  409a68:	and	w22, w1, #0xff
  409a6c:	mov	x2, #0x120                 	// #288
  409a70:	mov	w1, #0x0                   	// #0
  409a74:	add	x0, sp, #0x70
  409a78:	bl	402490 <memset@plt>
  409a7c:	mov	w0, #0xffffffff            	// #-1
  409a80:	str	w0, [sp, #376]
  409a84:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409a88:	ldr	w21, [x0, #3560]
  409a8c:	cmp	w21, #0x1
  409a90:	b.eq	409b7c <ferror@plt+0x726c>  // b.none
  409a94:	mov	x2, #0x5                   	// #5
  409a98:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409a9c:	add	x1, x1, #0x588
  409aa0:	mov	x0, x19
  409aa4:	bl	402450 <strncmp@plt>
  409aa8:	cbz	w0, 409b7c <ferror@plt+0x726c>
  409aac:	cmp	w21, #0x11
  409ab0:	b.eq	409acc <ferror@plt+0x71bc>  // b.none
  409ab4:	mov	x2, #0x5                   	// #5
  409ab8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409abc:	add	x1, x1, #0x590
  409ac0:	mov	x0, x19
  409ac4:	bl	402450 <strncmp@plt>
  409ac8:	cbnz	w0, 409c5c <ferror@plt+0x734c>
  409acc:	mov	w0, #0x11                  	// #17
  409ad0:	strh	w0, [sp, #118]
  409ad4:	mov	x2, #0x5                   	// #5
  409ad8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409adc:	add	x1, x1, #0x590
  409ae0:	mov	x0, x19
  409ae4:	bl	402450 <strncmp@plt>
  409ae8:	add	x1, x19, #0x5
  409aec:	cmp	w0, #0x0
  409af0:	csel	x19, x1, x19, eq  // eq = none
  409af4:	mov	w1, #0x3a                  	// #58
  409af8:	mov	x0, x19
  409afc:	bl	4026b0 <strchr@plt>
  409b00:	cbz	x0, 409b28 <ferror@plt+0x7218>
  409b04:	strb	wzr, [x0]
  409b08:	ldrb	w1, [x0, #1]
  409b0c:	cbz	w1, 409b28 <ferror@plt+0x7218>
  409b10:	add	x20, x0, #0x1
  409b14:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409b18:	add	x1, x1, #0x208
  409b1c:	mov	x0, x20
  409b20:	bl	4025f0 <strcmp@plt>
  409b24:	cbnz	w0, 409c18 <ferror@plt+0x7308>
  409b28:	ldrb	w0, [x19]
  409b2c:	cbz	w0, 40a168 <ferror@plt+0x7858>
  409b30:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409b34:	add	x1, x1, #0x208
  409b38:	mov	x0, x19
  409b3c:	bl	4025f0 <strcmp@plt>
  409b40:	mov	w21, #0x11                  	// #17
  409b44:	cbz	w0, 409bc0 <ferror@plt+0x72b0>
  409b48:	mov	w0, #0x20                  	// #32
  409b4c:	strh	w0, [sp, #116]
  409b50:	mov	x1, x19
  409b54:	add	x0, sp, #0x6c
  409b58:	bl	41117c <ferror@plt+0xe86c>
  409b5c:	mov	x20, #0x0                   	// #0
  409b60:	cbnz	w0, 409c04 <ferror@plt+0x72f4>
  409b64:	ldrh	w0, [sp, #108]
  409b68:	rev16	w0, w0
  409b6c:	and	w0, w0, #0xffff
  409b70:	str	w0, [sp, #120]
  409b74:	mov	w21, #0x11                  	// #17
  409b78:	b	409bc0 <ferror@plt+0x72b0>
  409b7c:	mov	w0, #0x1                   	// #1
  409b80:	strh	w0, [sp, #118]
  409b84:	mov	x2, #0x5                   	// #5
  409b88:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409b8c:	add	x1, x1, #0x588
  409b90:	mov	x0, x19
  409b94:	bl	402450 <strncmp@plt>
  409b98:	add	x1, x19, #0x5
  409b9c:	cmp	w0, #0x0
  409ba0:	csel	x0, x1, x19, eq  // eq = none
  409ba4:	bl	402510 <strdup@plt>
  409ba8:	mov	x19, x0
  409bac:	bl	402260 <strlen@plt>
  409bb0:	ubfiz	w0, w0, #3, #13
  409bb4:	strh	w0, [sp, #116]
  409bb8:	str	x19, [sp, #120]
  409bbc:	mov	w21, #0x1                   	// #1
  409bc0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409bc4:	add	x0, x0, #0xde8
  409bc8:	add	x0, x0, #0x938
  409bcc:	ldr	w19, [x0, #4]
  409bd0:	str	xzr, [x0, #8]
  409bd4:	mov	w1, w21
  409bd8:	bl	402a70 <ferror@plt+0x160>
  409bdc:	cbz	w19, 409be8 <ferror@plt+0x72d8>
  409be0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409be4:	str	w19, [x0, #1828]
  409be8:	mov	x0, #0x120                 	// #288
  409bec:	bl	402410 <malloc@plt>
  409bf0:	mov	x20, x0
  409bf4:	cbz	x0, 409c04 <ferror@plt+0x72f4>
  409bf8:	mov	x2, #0x120                 	// #288
  409bfc:	add	x1, sp, #0x70
  409c00:	bl	402230 <memcpy@plt>
  409c04:	mov	x0, x20
  409c08:	ldp	x19, x20, [sp, #16]
  409c0c:	ldp	x21, x22, [sp, #32]
  409c10:	ldp	x29, x30, [sp], #400
  409c14:	ret
  409c18:	mov	w2, #0x0                   	// #0
  409c1c:	mov	x1, x20
  409c20:	add	x0, sp, #0x178
  409c24:	bl	40cb04 <ferror@plt+0xa1f4>
  409c28:	cbz	w0, 409b28 <ferror@plt+0x7218>
  409c2c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409c30:	ldr	w0, [x0, #3564]
  409c34:	cbz	w0, 409c54 <ferror@plt+0x7344>
  409c38:	mov	x0, x20
  409c3c:	bl	410f6c <ferror@plt+0xe65c>
  409c40:	str	w0, [sp, #376]
  409c44:	cmp	w0, #0x0
  409c48:	b.gt	409b28 <ferror@plt+0x7218>
  409c4c:	mov	x20, #0x0                   	// #0
  409c50:	b	409c04 <ferror@plt+0x72f4>
  409c54:	bl	402b0c <ferror@plt+0x1fc>
  409c58:	b	409c38 <ferror@plt+0x7328>
  409c5c:	cmp	w21, #0x10
  409c60:	b.eq	409c7c <ferror@plt+0x736c>  // b.none
  409c64:	mov	x2, #0x8                   	// #8
  409c68:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409c6c:	add	x1, x1, #0x598
  409c70:	mov	x0, x19
  409c74:	bl	402450 <strncmp@plt>
  409c78:	cbnz	w0, 409d4c <ferror@plt+0x743c>
  409c7c:	mov	w0, #0x10                  	// #16
  409c80:	strh	w0, [sp, #118]
  409c84:	mov	x2, #0x8                   	// #8
  409c88:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409c8c:	add	x1, x1, #0x598
  409c90:	mov	x0, x19
  409c94:	bl	402450 <strncmp@plt>
  409c98:	add	x1, x19, #0x8
  409c9c:	cmp	w0, #0x0
  409ca0:	csel	x19, x1, x19, eq  // eq = none
  409ca4:	mov	w1, #0x3a                  	// #58
  409ca8:	mov	x0, x19
  409cac:	bl	4026b0 <strchr@plt>
  409cb0:	cbz	x0, 409cd8 <ferror@plt+0x73c8>
  409cb4:	strb	wzr, [x0]
  409cb8:	ldrb	w1, [x0, #1]
  409cbc:	cbz	w1, 409cd8 <ferror@plt+0x73c8>
  409cc0:	add	x20, x0, #0x1
  409cc4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409cc8:	add	x1, x1, #0x208
  409ccc:	mov	x0, x20
  409cd0:	bl	4025f0 <strcmp@plt>
  409cd4:	cbnz	w0, 409d1c <ferror@plt+0x740c>
  409cd8:	ldrb	w0, [x19]
  409cdc:	cbz	w0, 40a170 <ferror@plt+0x7860>
  409ce0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409ce4:	add	x1, x1, #0x208
  409ce8:	mov	x0, x19
  409cec:	bl	4025f0 <strcmp@plt>
  409cf0:	mov	w21, #0x10                  	// #16
  409cf4:	cbz	w0, 409bc0 <ferror@plt+0x72b0>
  409cf8:	mov	w0, #0x20                  	// #32
  409cfc:	strh	w0, [sp, #116]
  409d00:	mov	x1, x19
  409d04:	add	x0, sp, #0x78
  409d08:	bl	4106c0 <ferror@plt+0xddb0>
  409d0c:	cmn	w0, #0x1
  409d10:	b.ne	409bc0 <ferror@plt+0x72b0>  // b.any
  409d14:	mov	x20, #0x0                   	// #0
  409d18:	b	409c04 <ferror@plt+0x72f4>
  409d1c:	mov	w2, #0x0                   	// #0
  409d20:	mov	x1, x20
  409d24:	add	x0, sp, #0x178
  409d28:	bl	40cb04 <ferror@plt+0xa1f4>
  409d2c:	cbz	w0, 409cd8 <ferror@plt+0x73c8>
  409d30:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409d34:	add	x1, x1, #0x4f0
  409d38:	mov	x0, x20
  409d3c:	bl	4025f0 <strcmp@plt>
  409d40:	cbnz	w0, 40a178 <ferror@plt+0x7868>
  409d44:	str	wzr, [sp, #376]
  409d48:	b	409cd8 <ferror@plt+0x73c8>
  409d4c:	cmp	w21, #0x28
  409d50:	b.eq	409d6c <ferror@plt+0x745c>  // b.none
  409d54:	mov	x2, #0x6                   	// #6
  409d58:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409d5c:	add	x1, x1, #0x5a8
  409d60:	mov	x0, x19
  409d64:	bl	402450 <strncmp@plt>
  409d68:	cbnz	w0, 409df8 <ferror@plt+0x74e8>
  409d6c:	mov	w0, #0xffffffff            	// #-1
  409d70:	str	w0, [sp, #108]
  409d74:	mov	w0, #0x28                  	// #40
  409d78:	strh	w0, [sp, #118]
  409d7c:	mov	x2, #0x6                   	// #6
  409d80:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409d84:	add	x1, x1, #0x5a8
  409d88:	mov	x0, x19
  409d8c:	bl	402450 <strncmp@plt>
  409d90:	add	x1, x19, #0x6
  409d94:	cmp	w0, #0x0
  409d98:	csel	x19, x1, x19, eq  // eq = none
  409d9c:	cbnz	w22, 40a180 <ferror@plt+0x7870>
  409da0:	mov	w1, #0x3a                  	// #58
  409da4:	mov	x0, x19
  409da8:	bl	4026b0 <strchr@plt>
  409dac:	mov	x20, x0
  409db0:	cbz	x0, 40a198 <ferror@plt+0x7888>
  409db4:	strb	wzr, [x20], #1
  409db8:	b	40a184 <ferror@plt+0x7874>
  409dbc:	mov	w2, #0x0                   	// #0
  409dc0:	mov	x1, x20
  409dc4:	add	x0, sp, #0x178
  409dc8:	bl	40ced8 <ferror@plt+0xa5c8>
  409dcc:	cbz	w0, 40a198 <ferror@plt+0x7888>
  409dd0:	b	409df0 <ferror@plt+0x74e0>
  409dd4:	mov	w0, #0x20                  	// #32
  409dd8:	strh	w0, [sp, #116]
  409ddc:	mov	w2, #0x0                   	// #0
  409de0:	mov	x1, x19
  409de4:	add	x0, sp, #0x6c
  409de8:	bl	40ced8 <ferror@plt+0xa5c8>
  409dec:	cbz	w0, 40a1b4 <ferror@plt+0x78a4>
  409df0:	mov	x20, #0x0                   	// #0
  409df4:	b	409c04 <ferror@plt+0x72f4>
  409df8:	cmp	w21, #0x2
  409dfc:	b.eq	409e44 <ferror@plt+0x7534>  // b.none
  409e00:	mov	x2, #0x5                   	// #5
  409e04:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409e08:	add	x1, x1, #0x5b0
  409e0c:	mov	x0, x19
  409e10:	bl	402450 <strncmp@plt>
  409e14:	cbz	w0, 409e5c <ferror@plt+0x754c>
  409e18:	cmp	w21, #0xa
  409e1c:	b.eq	409ebc <ferror@plt+0x75ac>  // b.none
  409e20:	mov	x2, #0x6                   	// #6
  409e24:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409e28:	add	x1, x1, #0x5b8
  409e2c:	mov	x0, x19
  409e30:	bl	402450 <strncmp@plt>
  409e34:	cbnz	w0, 409e64 <ferror@plt+0x7554>
  409e38:	add	x19, x19, #0x6
  409e3c:	mov	w21, #0xa                   	// #10
  409e40:	b	409e64 <ferror@plt+0x7554>
  409e44:	mov	x2, #0x5                   	// #5
  409e48:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409e4c:	add	x1, x1, #0x5b0
  409e50:	mov	x0, x19
  409e54:	bl	402450 <strncmp@plt>
  409e58:	cbnz	w0, 409e64 <ferror@plt+0x7554>
  409e5c:	add	x19, x19, #0x5
  409e60:	mov	w21, #0x2                   	// #2
  409e64:	ldrb	w0, [x19]
  409e68:	cmp	w0, #0x5b
  409e6c:	b.eq	409ed8 <ferror@plt+0x75c8>  // b.none
  409e70:	add	x20, x19, #0x1
  409e74:	cmp	w0, #0x2a
  409e78:	b.eq	409e9c <ferror@plt+0x758c>  // b.none
  409e7c:	mov	w1, #0x2f                  	// #47
  409e80:	mov	x0, x19
  409e84:	bl	4026b0 <strchr@plt>
  409e88:	cmp	x0, #0x0
  409e8c:	mov	w1, #0x3a                  	// #58
  409e90:	csel	x0, x0, x19, ne  // ne = any
  409e94:	bl	402550 <strrchr@plt>
  409e98:	mov	x20, x0
  409e9c:	cbnz	w22, 40a224 <ferror@plt+0x7914>
  409ea0:	cbnz	x20, 40a250 <ferror@plt+0x7940>
  409ea4:	ldrb	w0, [x19]
  409ea8:	cmp	w0, #0x2a
  409eac:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  409eb0:	b.ne	40a0c8 <ferror@plt+0x77b8>  // b.any
  409eb4:	cbz	w21, 409be8 <ferror@plt+0x72d8>
  409eb8:	b	409bc0 <ferror@plt+0x72b0>
  409ebc:	mov	x2, #0x6                   	// #6
  409ec0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409ec4:	add	x1, x1, #0x5b8
  409ec8:	mov	x0, x19
  409ecc:	bl	402450 <strncmp@plt>
  409ed0:	cbnz	w0, 409e64 <ferror@plt+0x7554>
  409ed4:	b	409e38 <ferror@plt+0x7528>
  409ed8:	add	x19, x19, #0x1
  409edc:	mov	w1, #0x5d                  	// #93
  409ee0:	mov	x0, x19
  409ee4:	bl	4026b0 <strchr@plt>
  409ee8:	mov	x20, x0
  409eec:	cbz	x0, 409c04 <ferror@plt+0x72f4>
  409ef0:	strb	wzr, [x20], #1
  409ef4:	b	409e9c <ferror@plt+0x758c>
  409ef8:	strb	wzr, [x20], #1
  409efc:	b	40a238 <ferror@plt+0x7928>
  409f00:	mov	w2, #0x0                   	// #0
  409f04:	mov	x1, x20
  409f08:	add	x0, sp, #0x178
  409f0c:	bl	40cb04 <ferror@plt+0xa1f4>
  409f10:	cbz	w0, 40a248 <ferror@plt+0x7938>
  409f14:	stp	x23, x24, [sp, #48]
  409f18:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409f1c:	ldr	w0, [x0, #1824]
  409f20:	mov	x23, #0x0                   	// #0
  409f24:	tbnz	w0, #2, 409f70 <ferror@plt+0x7660>
  409f28:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409f2c:	ldr	w0, [x0, #1824]
  409f30:	tbnz	w0, #0, 409f88 <ferror@plt+0x7678>
  409f34:	cbnz	x23, 409fb4 <ferror@plt+0x76a4>
  409f38:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409f3c:	ldr	x23, [x0, #1568]
  409f40:	cbz	x23, 40a090 <ferror@plt+0x7780>
  409f44:	stp	x25, x26, [sp, #64]
  409f48:	str	x27, [sp, #80]
  409f4c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  409f50:	ldr	w0, [x0, #1824]
  409f54:	and	w26, w0, #0x4
  409f58:	and	w27, w0, #0x1
  409f5c:	adrp	x25, 415000 <ferror@plt+0x126f0>
  409f60:	add	x25, x25, #0x8b0
  409f64:	adrp	x24, 415000 <ferror@plt+0x126f0>
  409f68:	add	x24, x24, #0x8c0
  409f6c:	b	40a040 <ferror@plt+0x7730>
  409f70:	adrp	x1, 415000 <ferror@plt+0x126f0>
  409f74:	add	x1, x1, #0x8b0
  409f78:	mov	x0, x20
  409f7c:	bl	4028c0 <getservbyname@plt>
  409f80:	mov	x23, x0
  409f84:	b	409f28 <ferror@plt+0x7618>
  409f88:	adrp	x1, 415000 <ferror@plt+0x126f0>
  409f8c:	add	x1, x1, #0x8c0
  409f90:	mov	x0, x20
  409f94:	bl	4028c0 <getservbyname@plt>
  409f98:	cmp	x23, #0x0
  409f9c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  409fa0:	b.eq	409ff4 <ferror@plt+0x76e4>  // b.none
  409fa4:	ldr	w1, [x23, #16]
  409fa8:	ldr	w0, [x0, #16]
  409fac:	cmp	w1, w0
  409fb0:	b.ne	409fd0 <ferror@plt+0x76c0>  // b.any
  409fb4:	mov	x0, x23
  409fb8:	ldr	w0, [x0, #16]
  409fbc:	rev16	w0, w0
  409fc0:	and	w0, w0, #0xffff
  409fc4:	str	w0, [sp, #376]
  409fc8:	ldp	x23, x24, [sp, #48]
  409fcc:	b	40a248 <ferror@plt+0x7938>
  409fd0:	mov	x2, x20
  409fd4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  409fd8:	add	x1, x1, #0x5c0
  409fdc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  409fe0:	ldr	x0, [x0, #3512]
  409fe4:	bl	4028d0 <fprintf@plt>
  409fe8:	mov	x20, #0x0                   	// #0
  409fec:	ldp	x23, x24, [sp, #48]
  409ff0:	b	409c04 <ferror@plt+0x72f4>
  409ff4:	cbnz	x23, 409fb4 <ferror@plt+0x76a4>
  409ff8:	cbz	x0, 409f38 <ferror@plt+0x7628>
  409ffc:	b	409fb8 <ferror@plt+0x76a8>
  40a000:	cbz	w26, 40a04c <ferror@plt+0x773c>
  40a004:	ldr	x0, [x23, #16]
  40a008:	cbz	x0, 40a038 <ferror@plt+0x7728>
  40a00c:	mov	x1, x20
  40a010:	bl	4025f0 <strcmp@plt>
  40a014:	cbnz	w0, 40a038 <ferror@plt+0x7728>
  40a018:	ldr	w0, [sp, #376]
  40a01c:	cmp	w0, #0x0
  40a020:	b.le	40a030 <ferror@plt+0x7720>
  40a024:	ldr	w1, [x23, #8]
  40a028:	cmp	w0, w1
  40a02c:	b.ne	40a05c <ferror@plt+0x774c>  // b.any
  40a030:	ldr	w0, [x23, #8]
  40a034:	str	w0, [sp, #376]
  40a038:	ldr	x23, [x23]
  40a03c:	cbz	x23, 40a088 <ferror@plt+0x7778>
  40a040:	ldr	x0, [x23, #24]
  40a044:	cmp	x0, x25
  40a048:	b.eq	40a000 <ferror@plt+0x76f0>  // b.none
  40a04c:	cmp	x0, x24
  40a050:	b.ne	40a038 <ferror@plt+0x7728>  // b.any
  40a054:	cbz	w27, 40a038 <ferror@plt+0x7728>
  40a058:	b	40a004 <ferror@plt+0x76f4>
  40a05c:	mov	x2, x20
  40a060:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a064:	add	x1, x1, #0x5c0
  40a068:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a06c:	ldr	x0, [x0, #3512]
  40a070:	bl	4028d0 <fprintf@plt>
  40a074:	mov	x20, #0x0                   	// #0
  40a078:	ldp	x23, x24, [sp, #48]
  40a07c:	ldp	x25, x26, [sp, #64]
  40a080:	ldr	x27, [sp, #80]
  40a084:	b	409c04 <ferror@plt+0x72f4>
  40a088:	ldp	x25, x26, [sp, #64]
  40a08c:	ldr	x27, [sp, #80]
  40a090:	ldr	w0, [sp, #376]
  40a094:	cmp	w0, #0x0
  40a098:	b.le	40a0a4 <ferror@plt+0x7794>
  40a09c:	ldp	x23, x24, [sp, #48]
  40a0a0:	b	40a248 <ferror@plt+0x7938>
  40a0a4:	mov	x2, x20
  40a0a8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a0ac:	add	x1, x1, #0x5e0
  40a0b0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a0b4:	ldr	x0, [x0, #3512]
  40a0b8:	bl	4028d0 <fprintf@plt>
  40a0bc:	mov	x20, #0x0                   	// #0
  40a0c0:	ldp	x23, x24, [sp, #48]
  40a0c4:	b	409c04 <ferror@plt+0x72f4>
  40a0c8:	mov	w2, w21
  40a0cc:	mov	x1, x19
  40a0d0:	add	x0, sp, #0x70
  40a0d4:	bl	40d688 <ferror@plt+0xad78>
  40a0d8:	cbz	w0, 409eb4 <ferror@plt+0x75a4>
  40a0dc:	strh	wzr, [sp, #116]
  40a0e0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40a0e4:	ldr	w0, [x0, #1864]
  40a0e8:	cbz	w0, 40a138 <ferror@plt+0x7828>
  40a0ec:	cbz	w21, 40a1e4 <ferror@plt+0x78d4>
  40a0f0:	mov	w1, w21
  40a0f4:	mov	x0, x19
  40a0f8:	bl	4025c0 <gethostbyname2@plt>
  40a0fc:	mov	x1, x0
  40a100:	cbz	x0, 40a118 <ferror@plt+0x7808>
  40a104:	add	x0, sp, #0x70
  40a108:	bl	402f88 <ferror@plt+0x678>
  40a10c:	mov	w20, w0
  40a110:	cbz	w21, 40a150 <ferror@plt+0x7840>
  40a114:	cbnz	w0, 409bc0 <ferror@plt+0x72b0>
  40a118:	mov	x2, x19
  40a11c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a120:	add	x1, x1, #0x608
  40a124:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a128:	ldr	x0, [x0, #3512]
  40a12c:	bl	4028d0 <fprintf@plt>
  40a130:	mov	x20, #0x0                   	// #0
  40a134:	b	409c04 <ferror@plt+0x72f4>
  40a138:	mov	w0, #0x1                   	// #1
  40a13c:	bl	4022e0 <sethostent@plt>
  40a140:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40a144:	mov	w1, #0x1                   	// #1
  40a148:	str	w1, [x0, #1864]
  40a14c:	b	40a0ec <ferror@plt+0x77dc>
  40a150:	mov	w1, #0xa                   	// #10
  40a154:	mov	x0, x19
  40a158:	bl	4025c0 <gethostbyname2@plt>
  40a15c:	mov	x1, x0
  40a160:	cbz	x0, 40a21c <ferror@plt+0x790c>
  40a164:	b	40a210 <ferror@plt+0x7900>
  40a168:	mov	w21, #0x11                  	// #17
  40a16c:	b	409bc0 <ferror@plt+0x72b0>
  40a170:	mov	w21, #0x10                  	// #16
  40a174:	b	409bc0 <ferror@plt+0x72b0>
  40a178:	mov	x20, #0x0                   	// #0
  40a17c:	b	409c04 <ferror@plt+0x72f4>
  40a180:	mov	x20, x19
  40a184:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a188:	add	x1, x1, #0x208
  40a18c:	mov	x0, x20
  40a190:	bl	4025f0 <strcmp@plt>
  40a194:	cbnz	w0, 409dbc <ferror@plt+0x74ac>
  40a198:	ldrb	w0, [x19]
  40a19c:	cbz	w0, 40a1b4 <ferror@plt+0x78a4>
  40a1a0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a1a4:	add	x1, x1, #0x208
  40a1a8:	mov	x0, x19
  40a1ac:	bl	4025f0 <strcmp@plt>
  40a1b0:	cbnz	w0, 409dd4 <ferror@plt+0x74c4>
  40a1b4:	ldr	w19, [sp, #108]
  40a1b8:	mov	x2, #0x108                 	// #264
  40a1bc:	mov	w1, #0x0                   	// #0
  40a1c0:	add	x0, sp, #0x70
  40a1c4:	bl	402490 <memset@plt>
  40a1c8:	mov	w0, #0x4                   	// #4
  40a1cc:	strh	w0, [sp, #114]
  40a1d0:	mov	w0, #0x28                  	// #40
  40a1d4:	strh	w0, [sp, #118]
  40a1d8:	str	w19, [sp, #120]
  40a1dc:	mov	w21, #0x28                  	// #40
  40a1e0:	b	409bc0 <ferror@plt+0x72b0>
  40a1e4:	mov	w1, #0x2                   	// #2
  40a1e8:	mov	x0, x19
  40a1ec:	bl	4025c0 <gethostbyname2@plt>
  40a1f0:	mov	x1, x0
  40a1f4:	cbnz	x0, 40a104 <ferror@plt+0x77f4>
  40a1f8:	mov	w1, #0xa                   	// #10
  40a1fc:	mov	x0, x19
  40a200:	bl	4025c0 <gethostbyname2@plt>
  40a204:	mov	x1, x0
  40a208:	cbz	x0, 40a118 <ferror@plt+0x7808>
  40a20c:	mov	w20, w21
  40a210:	add	x0, sp, #0x70
  40a214:	bl	402f88 <ferror@plt+0x678>
  40a218:	add	w20, w20, w0
  40a21c:	cbnz	w20, 409be8 <ferror@plt+0x72d8>
  40a220:	b	40a118 <ferror@plt+0x7808>
  40a224:	ldrb	w0, [x19]
  40a228:	cbz	w0, 409eb4 <ferror@plt+0x75a4>
  40a22c:	mov	x20, x19
  40a230:	cmp	w0, #0x3a
  40a234:	b.eq	409ef8 <ferror@plt+0x75e8>  // b.none
  40a238:	ldrb	w0, [x20]
  40a23c:	cmp	w0, #0x2a
  40a240:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40a244:	b.ne	409f00 <ferror@plt+0x75f0>  // b.any
  40a248:	cbnz	w22, 409eb4 <ferror@plt+0x75a4>
  40a24c:	b	409ea4 <ferror@plt+0x7594>
  40a250:	ldrb	w0, [x20]
  40a254:	cbz	w0, 409ea4 <ferror@plt+0x7594>
  40a258:	b	40a230 <ferror@plt+0x7920>
  40a25c:	stp	x29, x30, [sp, #-320]!
  40a260:	mov	x29, sp
  40a264:	stp	x19, x20, [sp, #16]
  40a268:	mov	x20, x0
  40a26c:	mov	w1, #0x2f                  	// #47
  40a270:	bl	4026b0 <strchr@plt>
  40a274:	cbz	x0, 40a2cc <ferror@plt+0x79bc>
  40a278:	add	x0, sp, #0x20
  40a27c:	add	x3, sp, #0x134
  40a280:	add	x2, x0, #0x110
  40a284:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a288:	add	x1, x1, #0x640
  40a28c:	mov	x0, x20
  40a290:	bl	4027f0 <__isoc99_sscanf@plt>
  40a294:	mov	x19, #0x0                   	// #0
  40a298:	cmp	w0, #0x2
  40a29c:	b.ne	40a2bc <ferror@plt+0x79ac>  // b.any
  40a2a0:	mov	x0, #0x120                 	// #288
  40a2a4:	bl	402410 <malloc@plt>
  40a2a8:	mov	x19, x0
  40a2ac:	cbz	x0, 40a2bc <ferror@plt+0x79ac>
  40a2b0:	mov	x2, #0x120                 	// #288
  40a2b4:	add	x1, sp, #0x20
  40a2b8:	bl	402230 <memcpy@plt>
  40a2bc:	mov	x0, x19
  40a2c0:	ldp	x19, x20, [sp, #16]
  40a2c4:	ldp	x29, x30, [sp], #320
  40a2c8:	ret
  40a2cc:	mov	x19, x0
  40a2d0:	mov	w0, #0xffffffff            	// #-1
  40a2d4:	str	w0, [sp, #308]
  40a2d8:	add	x2, sp, #0x130
  40a2dc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a2e0:	add	x1, x1, #0x648
  40a2e4:	mov	x0, x20
  40a2e8:	bl	4027f0 <__isoc99_sscanf@plt>
  40a2ec:	cmp	w0, #0x1
  40a2f0:	b.eq	40a2a0 <ferror@plt+0x7990>  // b.none
  40a2f4:	b	40a2bc <ferror@plt+0x79ac>
  40a2f8:	sub	sp, sp, #0x200
  40a2fc:	stp	x29, x30, [sp, #32]
  40a300:	add	x29, sp, #0x20
  40a304:	stp	x19, x20, [sp, #48]
  40a308:	stp	x21, x22, [sp, #64]
  40a30c:	stp	x23, x24, [sp, #80]
  40a310:	stp	x25, x26, [sp, #96]
  40a314:	stp	x27, x28, [sp, #112]
  40a318:	mov	w19, w0
  40a31c:	mov	x25, x1
  40a320:	mov	w20, #0x0                   	// #0
  40a324:	str	xzr, [sp, #144]
  40a328:	str	xzr, [sp, #152]
  40a32c:	mov	w27, #0x0                   	// #0
  40a330:	mov	w22, #0x0                   	// #0
  40a334:	adrp	x24, 417000 <ferror@plt+0x146f0>
  40a338:	add	x24, x24, #0xff0
  40a33c:	add	x24, x24, #0xac8
  40a340:	adrp	x26, 417000 <ferror@plt+0x146f0>
  40a344:	add	x26, x26, #0x728
  40a348:	adrp	x23, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a34c:	add	x23, x23, #0xde8
  40a350:	mov	x4, #0x0                   	// #0
  40a354:	mov	x3, x24
  40a358:	mov	x2, x26
  40a35c:	mov	x1, x25
  40a360:	mov	w0, w19
  40a364:	bl	4025e0 <getopt_long@plt>
  40a368:	mov	w21, w0
  40a36c:	cmn	w0, #0x1
  40a370:	b.eq	40a878 <ferror@plt+0x7f68>  // b.none
  40a374:	sub	w21, w21, #0x30
  40a378:	cmp	w21, #0xd4
  40a37c:	b.hi	40a864 <ferror@plt+0x7f54>  // b.pmore
  40a380:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a384:	add	x1, x1, #0xe40
  40a388:	ldrh	w0, [x1, w21, uxtw #1]
  40a38c:	adr	x1, 40a398 <ferror@plt+0x7a88>
  40a390:	add	x0, x1, w0, sxth #2
  40a394:	br	x0
  40a398:	mov	w20, #0x480                 	// #1152
  40a39c:	b	40a350 <ferror@plt+0x7a40>
  40a3a0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40a3a4:	mov	w1, #0x1                   	// #1
  40a3a8:	str	w1, [x0, #1680]
  40a3ac:	b	40a350 <ferror@plt+0x7a40>
  40a3b0:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40a3b4:	mov	w1, #0x1                   	// #1
  40a3b8:	str	w1, [x0, #1672]
  40a3bc:	b	40a350 <ferror@plt+0x7a40>
  40a3c0:	mov	w0, #0x1                   	// #1
  40a3c4:	str	w0, [x23, #2188]
  40a3c8:	b	40a350 <ferror@plt+0x7a40>
  40a3cc:	mov	w0, #0x1                   	// #1
  40a3d0:	str	w0, [x23, #2188]
  40a3d4:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40a3d8:	ldr	w0, [x1, #1632]
  40a3dc:	add	w0, w0, #0x1
  40a3e0:	str	w0, [x1, #1632]
  40a3e4:	b	40a350 <ferror@plt+0x7a40>
  40a3e8:	mov	w0, #0x1                   	// #1
  40a3ec:	str	w0, [x23, #2176]
  40a3f0:	b	40a350 <ferror@plt+0x7a40>
  40a3f4:	mov	w0, #0x1                   	// #1
  40a3f8:	str	w0, [x23, #2180]
  40a3fc:	b	40a350 <ferror@plt+0x7a40>
  40a400:	ldr	w0, [x23, #2348]
  40a404:	add	w0, w0, #0x1
  40a408:	str	w0, [x23, #2348]
  40a40c:	bl	4034a8 <ferror@plt+0xb98>
  40a410:	b	40a350 <ferror@plt+0x7a40>
  40a414:	mov	w0, #0x1                   	// #1
  40a418:	str	w0, [x23, #2188]
  40a41c:	ldr	w0, [x23, #2352]
  40a420:	add	w0, w0, #0x1
  40a424:	str	w0, [x23, #2352]
  40a428:	b	40a350 <ferror@plt+0x7a40>
  40a42c:	mov	w0, #0x1                   	// #1
  40a430:	str	w0, [x23, #2404]
  40a434:	b	40a350 <ferror@plt+0x7a40>
  40a438:	ldr	w0, [x23, #2364]
  40a43c:	mov	w2, #0xb37                 	// #2871
  40a440:	orr	w0, w0, w2
  40a444:	str	w0, [x23, #2364]
  40a448:	ldr	w0, [x23, #2360]
  40a44c:	orr	w0, w0, #0x2
  40a450:	str	w0, [x23, #2360]
  40a454:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a458:	str	wzr, [x0, #904]
  40a45c:	b	40a350 <ferror@plt+0x7a40>
  40a460:	ldr	w0, [x23, #2364]
  40a464:	mov	w2, #0xb37                 	// #2871
  40a468:	orr	w0, w0, w2
  40a46c:	str	w0, [x23, #2364]
  40a470:	ldr	w0, [x23, #2360]
  40a474:	orr	w0, w0, #0x1
  40a478:	str	w0, [x23, #2360]
  40a47c:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a480:	str	wzr, [x0, #904]
  40a484:	b	40a350 <ferror@plt+0x7a40>
  40a488:	ldr	w0, [x23, #2364]
  40a48c:	mov	w2, #0xb37                 	// #2871
  40a490:	orr	w0, w0, w2
  40a494:	str	w0, [x23, #2364]
  40a498:	ldr	w0, [x23, #2360]
  40a49c:	orr	w0, w0, #0x400
  40a4a0:	str	w0, [x23, #2360]
  40a4a4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a4a8:	str	wzr, [x0, #904]
  40a4ac:	b	40a350 <ferror@plt+0x7a40>
  40a4b0:	ldr	w0, [x23, #2364]
  40a4b4:	orr	w0, w0, #0x2
  40a4b8:	str	w0, [x23, #2364]
  40a4bc:	ldr	w0, [x23, #2360]
  40a4c0:	orr	w0, w0, #0x4
  40a4c4:	str	w0, [x23, #2360]
  40a4c8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a4cc:	str	wzr, [x0, #904]
  40a4d0:	b	40a350 <ferror@plt+0x7a40>
  40a4d4:	ldr	w0, [x23, #2364]
  40a4d8:	orr	w0, w0, #0x2
  40a4dc:	str	w0, [x23, #2364]
  40a4e0:	ldr	w0, [x23, #2360]
  40a4e4:	orr	w0, w0, #0x8
  40a4e8:	str	w0, [x23, #2360]
  40a4ec:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a4f0:	str	wzr, [x0, #904]
  40a4f4:	b	40a350 <ferror@plt+0x7a40>
  40a4f8:	mov	w1, #0x1                   	// #1
  40a4fc:	add	x0, x23, #0x938
  40a500:	bl	402a70 <ferror@plt+0x160>
  40a504:	b	40a350 <ferror@plt+0x7a40>
  40a508:	mov	w1, #0x28                  	// #40
  40a50c:	add	x0, x23, #0x938
  40a510:	bl	402a70 <ferror@plt+0x160>
  40a514:	b	40a350 <ferror@plt+0x7a40>
  40a518:	mov	w1, #0x1e                  	// #30
  40a51c:	add	x0, x23, #0x938
  40a520:	bl	402a70 <ferror@plt+0x160>
  40a524:	b	40a350 <ferror@plt+0x7a40>
  40a528:	mov	w1, #0x2                   	// #2
  40a52c:	add	x0, x23, #0x938
  40a530:	bl	402a70 <ferror@plt+0x160>
  40a534:	b	40a350 <ferror@plt+0x7a40>
  40a538:	mov	w1, #0xa                   	// #10
  40a53c:	add	x0, x23, #0x938
  40a540:	bl	402a70 <ferror@plt+0x160>
  40a544:	b	40a350 <ferror@plt+0x7a40>
  40a548:	mov	w1, #0x11                  	// #17
  40a54c:	add	x0, x23, #0x938
  40a550:	bl	402a70 <ferror@plt+0x160>
  40a554:	b	40a350 <ferror@plt+0x7a40>
  40a558:	mov	w1, #0x2c                  	// #44
  40a55c:	add	x0, x23, #0x938
  40a560:	bl	402a70 <ferror@plt+0x160>
  40a564:	b	40a350 <ferror@plt+0x7a40>
  40a568:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a56c:	ldr	x21, [x0, #3520]
  40a570:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40a574:	add	x1, x1, #0x8a8
  40a578:	mov	x0, x21
  40a57c:	bl	4025f0 <strcmp@plt>
  40a580:	cbz	w0, 40a620 <ferror@plt+0x7d10>
  40a584:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a588:	add	x1, x1, #0x650
  40a58c:	mov	x0, x21
  40a590:	bl	4025f0 <strcmp@plt>
  40a594:	cbz	w0, 40a630 <ferror@plt+0x7d20>
  40a598:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a59c:	add	x1, x1, #0x478
  40a5a0:	mov	x0, x21
  40a5a4:	bl	4025f0 <strcmp@plt>
  40a5a8:	cbz	w0, 40a640 <ferror@plt+0x7d30>
  40a5ac:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40a5b0:	add	x1, x1, #0x8d8
  40a5b4:	mov	x0, x21
  40a5b8:	bl	4025f0 <strcmp@plt>
  40a5bc:	cbz	w0, 40a650 <ferror@plt+0x7d40>
  40a5c0:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40a5c4:	add	x1, x1, #0x958
  40a5c8:	mov	x0, x21
  40a5cc:	bl	4025f0 <strcmp@plt>
  40a5d0:	cbz	w0, 40a660 <ferror@plt+0x7d50>
  40a5d4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a5d8:	add	x1, x1, #0x658
  40a5dc:	mov	x0, x21
  40a5e0:	bl	4025f0 <strcmp@plt>
  40a5e4:	cbz	w0, 40a670 <ferror@plt+0x7d60>
  40a5e8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40a5ec:	add	x1, x1, #0x960
  40a5f0:	mov	x0, x21
  40a5f4:	bl	4025f0 <strcmp@plt>
  40a5f8:	cbz	w0, 40a680 <ferror@plt+0x7d70>
  40a5fc:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40a600:	add	x1, x1, #0x998
  40a604:	mov	x0, x21
  40a608:	bl	4025f0 <strcmp@plt>
  40a60c:	cbnz	w0, 40a690 <ferror@plt+0x7d80>
  40a610:	mov	w1, #0x2c                  	// #44
  40a614:	add	x0, x23, #0x938
  40a618:	bl	402a70 <ferror@plt+0x160>
  40a61c:	b	40a350 <ferror@plt+0x7a40>
  40a620:	mov	w1, #0x2                   	// #2
  40a624:	add	x0, x23, #0x938
  40a628:	bl	402a70 <ferror@plt+0x160>
  40a62c:	b	40a350 <ferror@plt+0x7a40>
  40a630:	mov	w1, #0xa                   	// #10
  40a634:	add	x0, x23, #0x938
  40a638:	bl	402a70 <ferror@plt+0x160>
  40a63c:	b	40a350 <ferror@plt+0x7a40>
  40a640:	mov	w1, #0x11                  	// #17
  40a644:	add	x0, x23, #0x938
  40a648:	bl	402a70 <ferror@plt+0x160>
  40a64c:	b	40a350 <ferror@plt+0x7a40>
  40a650:	mov	w1, #0x1                   	// #1
  40a654:	add	x0, x23, #0x938
  40a658:	bl	402a70 <ferror@plt+0x160>
  40a65c:	b	40a350 <ferror@plt+0x7a40>
  40a660:	mov	w1, #0x10                  	// #16
  40a664:	add	x0, x23, #0x938
  40a668:	bl	402a70 <ferror@plt+0x160>
  40a66c:	b	40a350 <ferror@plt+0x7a40>
  40a670:	mov	w1, #0x1e                  	// #30
  40a674:	add	x0, x23, #0x938
  40a678:	bl	402a70 <ferror@plt+0x160>
  40a67c:	b	40a350 <ferror@plt+0x7a40>
  40a680:	mov	w1, #0x28                  	// #40
  40a684:	add	x0, x23, #0x938
  40a688:	bl	402a70 <ferror@plt+0x160>
  40a68c:	b	40a350 <ferror@plt+0x7a40>
  40a690:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a694:	add	x1, x1, #0x660
  40a698:	mov	x0, x21
  40a69c:	bl	4025f0 <strcmp@plt>
  40a6a0:	cbnz	w0, 40a6a8 <ferror@plt+0x7d98>
  40a6a4:	bl	403340 <ferror@plt+0xa30>
  40a6a8:	mov	x2, x21
  40a6ac:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a6b0:	add	x1, x1, #0x668
  40a6b4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a6b8:	ldr	x0, [x0, #3512]
  40a6bc:	bl	4028d0 <fprintf@plt>
  40a6c0:	bl	4094dc <ferror@plt+0x6bcc>
  40a6c4:	cbnz	w22, 40a6e0 <ferror@plt+0x7dd0>
  40a6c8:	str	wzr, [x23, #2360]
  40a6cc:	cmp	w20, #0x0
  40a6d0:	mov	w0, #0xb37                 	// #2871
  40a6d4:	csel	w20, w20, w0, ne  // ne = any
  40a6d8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a6dc:	str	wzr, [x0, #904]
  40a6e0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a6e4:	ldr	x22, [x0, #3520]
  40a6e8:	mov	w28, #0x2c                  	// #44
  40a6ec:	add	x0, x23, #0x938
  40a6f0:	str	x0, [sp, #136]
  40a6f4:	mov	w1, w28
  40a6f8:	mov	x0, x22
  40a6fc:	bl	4026b0 <strchr@plt>
  40a700:	mov	x21, x0
  40a704:	cbz	x0, 40b870 <ferror@plt+0x8f60>
  40a708:	strb	wzr, [x0]
  40a70c:	mov	x1, x22
  40a710:	ldr	x0, [sp, #136]
  40a714:	bl	402bdc <ferror@plt+0x2cc>
  40a718:	cbnz	w0, 40b880 <ferror@plt+0x8f70>
  40a71c:	add	x22, x21, #0x1
  40a720:	b	40a6f4 <ferror@plt+0x7de4>
  40a724:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a728:	ldr	x0, [x0, #3520]
  40a72c:	str	x0, [sp, #152]
  40a730:	b	40a350 <ferror@plt+0x7a40>
  40a734:	ldr	x0, [sp, #144]
  40a738:	cbnz	x0, 40a778 <ferror@plt+0x7e68>
  40a73c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a740:	ldr	x0, [x0, #3520]
  40a744:	ldrb	w1, [x0]
  40a748:	cmp	w1, #0x2d
  40a74c:	b.ne	40a79c <ferror@plt+0x7e8c>  // b.any
  40a750:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a754:	ldr	x0, [x0, #3544]
  40a758:	str	x0, [sp, #144]
  40a75c:	ldr	x0, [sp, #144]
  40a760:	cbnz	x0, 40a350 <ferror@plt+0x7a40>
  40a764:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a768:	add	x0, x0, #0x6d0
  40a76c:	bl	402290 <perror@plt>
  40a770:	mov	w0, #0xffffffff            	// #-1
  40a774:	bl	402270 <exit@plt>
  40a778:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a77c:	ldr	x3, [x0, #3512]
  40a780:	mov	x2, #0x1a                  	// #26
  40a784:	mov	x1, #0x1                   	// #1
  40a788:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a78c:	add	x0, x0, #0x6b0
  40a790:	bl	4026d0 <fwrite@plt>
  40a794:	mov	w0, #0xffffffff            	// #-1
  40a798:	bl	402270 <exit@plt>
  40a79c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a7a0:	add	x1, x1, #0xd40
  40a7a4:	bl	402730 <fopen64@plt>
  40a7a8:	str	x0, [sp, #144]
  40a7ac:	b	40a75c <ferror@plt+0x7e4c>
  40a7b0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a7b4:	add	x1, x1, #0xff0
  40a7b8:	add	x1, x1, #0xac0
  40a7bc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a7c0:	add	x0, x0, #0x6e8
  40a7c4:	bl	402850 <printf@plt>
  40a7c8:	mov	w0, #0x0                   	// #0
  40a7cc:	bl	402270 <exit@plt>
  40a7d0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a7d4:	add	x0, x0, #0xde8
  40a7d8:	ldr	w1, [x0, #2344]
  40a7dc:	add	w1, w1, #0x1
  40a7e0:	str	w1, [x0, #2344]
  40a7e4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a7e8:	ldr	x3, [x0, #3512]
  40a7ec:	mov	x2, #0x1c                  	// #28
  40a7f0:	mov	x1, #0x1                   	// #1
  40a7f4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a7f8:	add	x0, x0, #0x708
  40a7fc:	bl	4026d0 <fwrite@plt>
  40a800:	mov	w0, #0x1                   	// #1
  40a804:	bl	402270 <exit@plt>
  40a808:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a80c:	ldr	x0, [x0, #3520]
  40a810:	bl	411654 <ferror@plt+0xed44>
  40a814:	cbz	w0, 40a350 <ferror@plt+0x7a40>
  40a818:	mov	w0, #0x1                   	// #1
  40a81c:	bl	402270 <exit@plt>
  40a820:	mov	w0, #0x1                   	// #1
  40a824:	str	w0, [x23, #2356]
  40a828:	b	40a350 <ferror@plt+0x7a40>
  40a82c:	mov	w0, #0x1                   	// #1
  40a830:	str	w0, [x23, #2184]
  40a834:	b	40a350 <ferror@plt+0x7a40>
  40a838:	mov	w0, #0x1                   	// #1
  40a83c:	strb	w0, [x23, #2384]
  40a840:	b	40a350 <ferror@plt+0x7a40>
  40a844:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40a848:	str	wzr, [x0, #1320]
  40a84c:	b	40a350 <ferror@plt+0x7a40>
  40a850:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40a854:	mov	w1, #0x1                   	// #1
  40a858:	str	w1, [x0, #1636]
  40a85c:	b	40a350 <ferror@plt+0x7a40>
  40a860:	bl	403340 <ferror@plt+0xa30>
  40a864:	bl	4094dc <ferror@plt+0x6bcc>
  40a868:	mov	w20, #0xfff                 	// #4095
  40a86c:	b	40a350 <ferror@plt+0x7a40>
  40a870:	mov	w27, #0x1                   	// #1
  40a874:	b	40a350 <ferror@plt+0x7a40>
  40a878:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a87c:	ldr	w0, [x0, #3528]
  40a880:	sub	w19, w19, w0
  40a884:	add	x25, x25, w0, sxtw #3
  40a888:	cbnz	w27, 40a8c4 <ferror@plt+0x7fb4>
  40a88c:	cmp	w19, #0x0
  40a890:	b.le	40ab50 <ferror@plt+0x8240>
  40a894:	sub	w24, w19, #0x2
  40a898:	sub	w0, w19, #0x1
  40a89c:	and	w0, w0, #0xfffffffe
  40a8a0:	sub	w24, w24, w0
  40a8a4:	mov	w23, #0x0                   	// #0
  40a8a8:	adrp	x26, 417000 <ferror@plt+0x146f0>
  40a8ac:	add	x26, x26, #0x8c0
  40a8b0:	adrp	x27, 417000 <ferror@plt+0x146f0>
  40a8b4:	add	x27, x27, #0x8c8
  40a8b8:	adrp	x28, 417000 <ferror@plt+0x146f0>
  40a8bc:	add	x28, x28, #0x8d0
  40a8c0:	b	40ab14 <ferror@plt+0x8204>
  40a8c4:	stp	xzr, xzr, [sp, #192]
  40a8c8:	stp	xzr, xzr, [sp, #208]
  40a8cc:	stp	xzr, xzr, [sp, #224]
  40a8d0:	str	xzr, [sp, #240]
  40a8d4:	str	wzr, [sp, #248]
  40a8d8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a8dc:	add	x1, x1, #0x750
  40a8e0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a8e4:	add	x0, x0, #0x760
  40a8e8:	bl	40336c <ferror@plt+0xa5c>
  40a8ec:	mov	x22, x0
  40a8f0:	cbz	x0, 40b944 <ferror@plt+0x9034>
  40a8f4:	mov	w23, #0x100                 	// #256
  40a8f8:	b	40a908 <ferror@plt+0x7ff8>
  40a8fc:	add	x1, sp, #0xc0
  40a900:	add	x0, sp, #0x100
  40a904:	bl	403094 <ferror@plt+0x784>
  40a908:	mov	x2, x22
  40a90c:	mov	w1, w23
  40a910:	add	x0, sp, #0x100
  40a914:	bl	4028e0 <fgets@plt>
  40a918:	cbnz	x0, 40a8fc <ferror@plt+0x7fec>
  40a91c:	mov	x0, x22
  40a920:	bl	4023f0 <fclose@plt>
  40a924:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a928:	add	x1, x1, #0x778
  40a92c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a930:	add	x0, x0, #0x788
  40a934:	bl	40336c <ferror@plt+0xa5c>
  40a938:	mov	x22, x0
  40a93c:	cbz	x0, 40a970 <ferror@plt+0x8060>
  40a940:	mov	w23, #0x100                 	// #256
  40a944:	b	40a954 <ferror@plt+0x8044>
  40a948:	add	x1, sp, #0xc0
  40a94c:	add	x0, sp, #0x100
  40a950:	bl	403094 <ferror@plt+0x784>
  40a954:	mov	x2, x22
  40a958:	mov	w1, w23
  40a95c:	add	x0, sp, #0x100
  40a960:	bl	4028e0 <fgets@plt>
  40a964:	cbnz	x0, 40a948 <ferror@plt+0x8038>
  40a968:	mov	x0, x22
  40a96c:	bl	4023f0 <fclose@plt>
  40a970:	add	x2, sp, #0x100
  40a974:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40a978:	add	x1, x1, #0x7a0
  40a97c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a980:	add	x0, x0, #0x7b0
  40a984:	bl	403ea0 <ferror@plt+0x1590>
  40a988:	tbnz	w0, #31, 40aaa8 <ferror@plt+0x8198>
  40a98c:	ldr	w1, [sp, #192]
  40a990:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a994:	add	x0, x0, #0x7d0
  40a998:	bl	402850 <printf@plt>
  40a99c:	ldr	w1, [sp, #200]
  40a9a0:	ldr	w5, [sp, #208]
  40a9a4:	ldr	w3, [sp, #212]
  40a9a8:	ldr	w0, [sp, #232]
  40a9ac:	add	w3, w3, w0
  40a9b0:	sub	w3, w3, w5
  40a9b4:	ldr	w4, [sp, #204]
  40a9b8:	sub	w3, w1, w3
  40a9bc:	ldr	w2, [sp, #256]
  40a9c0:	add	w1, w1, w5
  40a9c4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a9c8:	add	x0, x0, #0x7e0
  40a9cc:	bl	402850 <printf@plt>
  40a9d0:	mov	w0, #0xa                   	// #10
  40a9d4:	bl	402890 <putchar@plt>
  40a9d8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a9dc:	add	x0, x0, #0x820
  40a9e0:	bl	4025b0 <puts@plt>
  40a9e4:	ldr	w2, [sp, #220]
  40a9e8:	ldr	w3, [sp, #240]
  40a9ec:	add	w1, w2, w3
  40a9f0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40a9f4:	add	x0, x0, #0x848
  40a9f8:	bl	402850 <printf@plt>
  40a9fc:	ldr	w2, [sp, #216]
  40aa00:	ldr	w3, [sp, #236]
  40aa04:	add	w1, w2, w3
  40aa08:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40aa0c:	add	x0, x0, #0x860
  40aa10:	bl	402850 <printf@plt>
  40aa14:	ldr	w2, [sp, #212]
  40aa18:	ldr	w3, [sp, #232]
  40aa1c:	add	w1, w2, w3
  40aa20:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40aa24:	add	x0, x0, #0x878
  40aa28:	bl	402850 <printf@plt>
  40aa2c:	ldr	w2, [sp, #220]
  40aa30:	ldr	w0, [sp, #216]
  40aa34:	add	w2, w2, w0
  40aa38:	ldr	w0, [sp, #212]
  40aa3c:	add	w2, w2, w0
  40aa40:	ldr	w0, [sp, #240]
  40aa44:	ldr	w4, [sp, #236]
  40aa48:	ldr	w1, [sp, #232]
  40aa4c:	add	w3, w0, w4
  40aa50:	add	w0, w2, w0
  40aa54:	add	w0, w0, w4
  40aa58:	add	w3, w3, w1
  40aa5c:	add	w1, w0, w1
  40aa60:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40aa64:	add	x0, x0, #0x890
  40aa68:	bl	402850 <printf@plt>
  40aa6c:	ldr	w2, [sp, #224]
  40aa70:	ldr	w3, [sp, #244]
  40aa74:	add	w1, w2, w3
  40aa78:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40aa7c:	add	x0, x0, #0x8a8
  40aa80:	bl	402850 <printf@plt>
  40aa84:	mov	w0, #0xa                   	// #10
  40aa88:	bl	402890 <putchar@plt>
  40aa8c:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40aa90:	ldr	w0, [x0, #904]
  40aa94:	cmp	w0, #0x0
  40aa98:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  40aa9c:	b.ne	40a88c <ferror@plt+0x7f7c>  // b.any
  40aaa0:	mov	w0, #0x0                   	// #0
  40aaa4:	bl	402270 <exit@plt>
  40aaa8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40aaac:	add	x0, x0, #0x7b8
  40aab0:	bl	402290 <perror@plt>
  40aab4:	b	40a98c <ferror@plt+0x807c>
  40aab8:	bl	40d8c4 <ferror@plt+0xafb4>
  40aabc:	mov	x1, x27
  40aac0:	mov	x0, x22
  40aac4:	bl	4025f0 <strcmp@plt>
  40aac8:	cbz	w0, 40aadc <ferror@plt+0x81cc>
  40aacc:	mov	x1, x28
  40aad0:	mov	x0, x22
  40aad4:	bl	4025f0 <strcmp@plt>
  40aad8:	cbnz	w0, 40ab50 <ferror@plt+0x8240>
  40aadc:	sub	w0, w19, #0x1
  40aae0:	cmp	w0, #0x0
  40aae4:	b.le	40ab4c <ferror@plt+0x823c>
  40aae8:	cmp	w23, #0x0
  40aaec:	mov	w0, #0xfff                 	// #4095
  40aaf0:	csel	w20, w20, w0, ne  // ne = any
  40aaf4:	ldr	x0, [x25, #8]
  40aaf8:	bl	404028 <ferror@plt+0x1718>
  40aafc:	bic	w20, w20, w0
  40ab00:	sub	w19, w19, #0x2
  40ab04:	add	x25, x25, #0x10
  40ab08:	mov	w23, #0x1                   	// #1
  40ab0c:	cmp	w24, w19
  40ab10:	b.eq	40ab50 <ferror@plt+0x8240>  // b.none
  40ab14:	ldr	x22, [x25]
  40ab18:	mov	x1, x26
  40ab1c:	mov	x0, x22
  40ab20:	bl	4025f0 <strcmp@plt>
  40ab24:	cbnz	w0, 40aabc <ferror@plt+0x81ac>
  40ab28:	sub	w0, w19, #0x1
  40ab2c:	cmp	w0, #0x0
  40ab30:	b.le	40aab8 <ferror@plt+0x81a8>
  40ab34:	cmp	w23, #0x0
  40ab38:	csel	w20, w20, w23, ne  // ne = any
  40ab3c:	ldr	x0, [x25, #8]
  40ab40:	bl	404028 <ferror@plt+0x1718>
  40ab44:	orr	w20, w20, w0
  40ab48:	b	40ab00 <ferror@plt+0x81f0>
  40ab4c:	bl	40d8c4 <ferror@plt+0xafb4>
  40ab50:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40ab54:	ldr	w0, [x0, #904]
  40ab58:	cbz	w0, 40ab80 <ferror@plt+0x8270>
  40ab5c:	cmp	w20, #0x0
  40ab60:	mov	w0, #0xb37                 	// #2871
  40ab64:	csel	w20, w20, w0, ne  // ne = any
  40ab68:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40ab6c:	add	x1, x1, #0x8a0
  40ab70:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ab74:	add	x0, x0, #0xde8
  40ab78:	add	x0, x0, #0x938
  40ab7c:	bl	402bdc <ferror@plt+0x2cc>
  40ab80:	cbz	w20, 40ab8c <ferror@plt+0x827c>
  40ab84:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ab88:	str	w20, [x0, #1828]
  40ab8c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ab90:	add	x0, x0, #0xde8
  40ab94:	ldr	w3, [x0, #2360]
  40ab98:	ldr	x4, [x0, #2368]
  40ab9c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40aba0:	add	x1, x1, #0xff0
  40aba4:	add	x1, x1, #0x710
  40aba8:	mov	w5, #0x0                   	// #0
  40abac:	mov	w0, #0x0                   	// #0
  40abb0:	mov	w6, #0x1                   	// #1
  40abb4:	b	40abc8 <ferror@plt+0x82b8>
  40abb8:	add	w0, w0, #0x1
  40abbc:	add	x1, x1, #0x28
  40abc0:	cmp	w0, #0xf
  40abc4:	b.eq	40abe8 <ferror@plt+0x82d8>  // b.none
  40abc8:	asr	w2, w3, w0
  40abcc:	tbz	w2, #0, 40abb8 <ferror@plt+0x82a8>
  40abd0:	ldr	x2, [x1]
  40abd4:	tst	x2, x4
  40abd8:	b.ne	40abb8 <ferror@plt+0x82a8>  // b.any
  40abdc:	orr	x4, x4, x2
  40abe0:	mov	w5, w6
  40abe4:	b	40abb8 <ferror@plt+0x82a8>
  40abe8:	cbz	w5, 40abf4 <ferror@plt+0x82e4>
  40abec:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40abf0:	str	x4, [x0, #1832]
  40abf4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40abf8:	ldr	x4, [x0, #1832]
  40abfc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40ac00:	add	x1, x1, #0xff0
  40ac04:	mov	w5, #0x0                   	// #0
  40ac08:	mov	w0, #0x0                   	// #0
  40ac0c:	mov	w6, #0x1                   	// #1
  40ac10:	b	40ac24 <ferror@plt+0x8314>
  40ac14:	add	w0, w0, #0x1
  40ac18:	add	x1, x1, #0x28
  40ac1c:	cmp	w0, #0x2d
  40ac20:	b.eq	40ac44 <ferror@plt+0x8334>  // b.none
  40ac24:	lsr	x2, x4, x0
  40ac28:	tbz	w2, #0, 40ac14 <ferror@plt+0x8304>
  40ac2c:	ldr	w2, [x1]
  40ac30:	tst	w2, w3
  40ac34:	b.ne	40ac14 <ferror@plt+0x8304>  // b.any
  40ac38:	orr	w3, w3, w2
  40ac3c:	mov	w5, w6
  40ac40:	b	40ac14 <ferror@plt+0x8304>
  40ac44:	cbz	w5, 40ac50 <ferror@plt+0x8340>
  40ac48:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ac4c:	str	w3, [x0, #1824]
  40ac50:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40ac54:	ldr	w0, [x0, #1680]
  40ac58:	cbnz	w0, 40ac7c <ferror@plt+0x836c>
  40ac5c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40ac60:	ldr	w0, [x0, #1672]
  40ac64:	cbz	w0, 40ac7c <ferror@plt+0x836c>
  40ac68:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ac6c:	ldr	w1, [x0, #1824]
  40ac70:	mov	w0, #0x477                 	// #1143
  40ac74:	tst	w1, w0
  40ac78:	b.ne	40acec <ferror@plt+0x83dc>  // b.any
  40ac7c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ac80:	ldr	w0, [x0, #1824]
  40ac84:	cbz	w0, 40acf4 <ferror@plt+0x83e4>
  40ac88:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  40ac8c:	ldr	x1, [x1, #1832]
  40ac90:	cbz	x1, 40ad18 <ferror@plt+0x8408>
  40ac94:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  40ac98:	ldr	w1, [x1, #1828]
  40ac9c:	cbz	w1, 40ad3c <ferror@plt+0x842c>
  40aca0:	ldr	x1, [sp, #152]
  40aca4:	cbz	x1, 40ad9c <ferror@plt+0x848c>
  40aca8:	tbz	w0, #0, 40ad60 <ferror@plt+0x8450>
  40acac:	ldr	x0, [sp, #152]
  40acb0:	ldrb	w0, [x0]
  40acb4:	cmp	w0, #0x2d
  40acb8:	b.ne	40ad84 <ferror@plt+0x8474>  // b.any
  40acbc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40acc0:	ldr	x19, [x0, #3536]
  40acc4:	mov	w2, #0x6                   	// #6
  40acc8:	mov	x1, x19
  40accc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40acd0:	add	x0, x0, #0xde8
  40acd4:	add	x0, x0, #0x938
  40acd8:	bl	404754 <ferror@plt+0x1e44>
  40acdc:	mov	x0, x19
  40ace0:	bl	402700 <fflush@plt>
  40ace4:	mov	w0, #0x0                   	// #0
  40ace8:	bl	402270 <exit@plt>
  40acec:	bl	404198 <ferror@plt+0x1888>
  40acf0:	b	40ac7c <ferror@plt+0x836c>
  40acf4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40acf8:	ldr	x3, [x0, #3512]
  40acfc:	mov	x2, #0x2f                  	// #47
  40ad00:	mov	x1, #0x1                   	// #1
  40ad04:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40ad08:	add	x0, x0, #0x8d8
  40ad0c:	bl	4026d0 <fwrite@plt>
  40ad10:	mov	w0, #0x0                   	// #0
  40ad14:	bl	402270 <exit@plt>
  40ad18:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ad1c:	ldr	x3, [x0, #3512]
  40ad20:	mov	x2, #0x2a                  	// #42
  40ad24:	mov	x1, #0x1                   	// #1
  40ad28:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40ad2c:	add	x0, x0, #0x908
  40ad30:	bl	4026d0 <fwrite@plt>
  40ad34:	mov	w0, #0x0                   	// #0
  40ad38:	bl	402270 <exit@plt>
  40ad3c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ad40:	ldr	x3, [x0, #3512]
  40ad44:	mov	x2, #0x2f                  	// #47
  40ad48:	mov	x1, #0x1                   	// #1
  40ad4c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40ad50:	add	x0, x0, #0x938
  40ad54:	bl	4026d0 <fwrite@plt>
  40ad58:	mov	w0, #0x0                   	// #0
  40ad5c:	bl	402270 <exit@plt>
  40ad60:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ad64:	ldr	x3, [x0, #3512]
  40ad68:	mov	x2, #0x31                  	// #49
  40ad6c:	mov	x1, #0x1                   	// #1
  40ad70:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40ad74:	add	x0, x0, #0x968
  40ad78:	bl	4026d0 <fwrite@plt>
  40ad7c:	mov	w0, #0x0                   	// #0
  40ad80:	bl	402270 <exit@plt>
  40ad84:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40ad88:	add	x1, x1, #0x9a0
  40ad8c:	ldr	x0, [sp, #152]
  40ad90:	bl	402730 <fopen64@plt>
  40ad94:	mov	x19, x0
  40ad98:	b	40acc4 <ferror@plt+0x83b4>
  40ad9c:	ldr	x3, [sp, #144]
  40ada0:	mov	x2, x25
  40ada4:	mov	w1, w19
  40ada8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40adac:	add	x0, x0, #0xde8
  40adb0:	add	x0, x0, #0x948
  40adb4:	bl	40c74c <ferror@plt+0x9e3c>
  40adb8:	mov	w19, w0
  40adbc:	cbnz	w0, 40aee8 <ferror@plt+0x85d8>
  40adc0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40adc4:	ldr	w0, [x0, #1824]
  40adc8:	sub	w1, w0, #0x1
  40adcc:	tst	w1, w0
  40add0:	b.ne	40ade0 <ferror@plt+0x84d0>  // b.any
  40add4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40add8:	mov	w1, #0x1                   	// #1
  40addc:	str	w1, [x0, #936]
  40ade0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ade4:	ldr	w0, [x0, #1828]
  40ade8:	sub	w1, w0, #0x1
  40adec:	tst	w1, w0
  40adf0:	b.ne	40ae00 <ferror@plt+0x84f0>  // b.any
  40adf4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40adf8:	mov	w1, #0x1                   	// #1
  40adfc:	str	w1, [x0, #976]
  40ae00:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40ae04:	ldr	w0, [x0, #1320]
  40ae08:	cbnz	w0, 40aeec <ferror@plt+0x85dc>
  40ae0c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ae10:	ldr	x0, [x0, #3536]
  40ae14:	bl	402700 <fflush@plt>
  40ae18:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae1c:	ldr	w0, [x0, #1868]
  40ae20:	cbnz	w0, 40af30 <ferror@plt+0x8620>
  40ae24:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae28:	ldr	w0, [x0, #1824]
  40ae2c:	tbnz	w0, #9, 40affc <ferror@plt+0x86ec>
  40ae30:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae34:	ldr	w0, [x0, #1824]
  40ae38:	tst	w0, #0x180
  40ae3c:	b.ne	40b188 <ferror@plt+0x8878>  // b.any
  40ae40:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae44:	ldr	w0, [x0, #1824]
  40ae48:	tst	w0, #0x70
  40ae4c:	b.ne	40b270 <ferror@plt+0x8960>  // b.any
  40ae50:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae54:	ldr	w0, [x0, #1824]
  40ae58:	tbnz	w0, #3, 40b284 <ferror@plt+0x8974>
  40ae5c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae60:	ldr	w0, [x0, #1824]
  40ae64:	tbnz	w0, #2, 40b390 <ferror@plt+0x8a80>
  40ae68:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae6c:	ldr	w0, [x0, #1824]
  40ae70:	tbnz	w0, #0, 40b49c <ferror@plt+0x8b8c>
  40ae74:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae78:	ldr	w0, [x0, #1824]
  40ae7c:	tbnz	w0, #1, 40b638 <ferror@plt+0x8d28>
  40ae80:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae84:	ldr	w0, [x0, #1824]
  40ae88:	tbnz	w0, #10, 40b688 <ferror@plt+0x8d78>
  40ae8c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40ae90:	ldr	w0, [x0, #1824]
  40ae94:	tst	w0, #0x1800
  40ae98:	b.ne	40b6d8 <ferror@plt+0x8dc8>  // b.any
  40ae9c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40aea0:	ldr	w0, [x0, #1824]
  40aea4:	tbnz	w0, #13, 40b748 <ferror@plt+0x8e38>
  40aea8:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40aeac:	ldr	w0, [x0, #1824]
  40aeb0:	tbnz	w0, #14, 40b7b0 <ferror@plt+0x8ea0>
  40aeb4:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aeb8:	add	x1, x1, #0xde8
  40aebc:	ldr	w0, [x1, #2348]
  40aec0:	ldr	w2, [x1, #2340]
  40aec4:	orr	w0, w0, w2
  40aec8:	ldr	w1, [x1, #2344]
  40aecc:	orr	w0, w0, w1
  40aed0:	cbz	w0, 40b980 <ferror@plt+0x9070>
  40aed4:	adrp	x21, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aed8:	add	x21, x21, #0xde8
  40aedc:	add	x20, x21, #0x18
  40aee0:	add	x21, x21, #0x818
  40aee4:	b	40b83c <ferror@plt+0x8f2c>
  40aee8:	bl	4094dc <ferror@plt+0x6bcc>
  40aeec:	adrp	x20, 430000 <memcpy@GLIBC_2.17>
  40aef0:	add	x20, x20, #0x388
  40aef4:	add	x23, x20, #0x8
  40aef8:	adrp	x22, 416000 <ferror@plt+0x136f0>
  40aefc:	add	x22, x22, #0xd20
  40af00:	b	40af08 <ferror@plt+0x85f8>
  40af04:	bl	4054d0 <ferror@plt+0x2bc0>
  40af08:	ldr	x0, [x20, #408]
  40af0c:	sub	x1, x0, x23
  40af10:	cmp	x1, #0x168
  40af14:	b.eq	40ae0c <ferror@plt+0x84fc>  // b.none
  40af18:	ldr	w1, [x0, #24]
  40af1c:	cbnz	w1, 40af04 <ferror@plt+0x85f4>
  40af20:	ldr	x1, [x0, #8]
  40af24:	mov	x0, x22
  40af28:	bl	40566c <ferror@plt+0x2d5c>
  40af2c:	b	40af04 <ferror@plt+0x85f4>
  40af30:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40af34:	ldr	x0, [x0, #1832]
  40af38:	tbz	w0, #2, 40b954 <ferror@plt+0x9044>
  40af3c:	adrp	x1, 434000 <stdin@@GLIBC_2.17+0x228>
  40af40:	ldr	w1, [x1, #1824]
  40af44:	and	w19, w1, #0x1
  40af48:	tbz	w1, #2, 40af58 <ferror@plt+0x8648>
  40af4c:	orr	w19, w19, #0x2
  40af50:	tbz	w0, #10, 40af60 <ferror@plt+0x8650>
  40af54:	b	40b958 <ferror@plt+0x9048>
  40af58:	tbnz	w0, #10, 40b958 <ferror@plt+0x9048>
  40af5c:	cbz	w19, 40afe8 <ferror@plt+0x86d8>
  40af60:	mov	w2, #0x4                   	// #4
  40af64:	mov	w1, w19
  40af68:	add	x0, sp, #0xc0
  40af6c:	bl	413b80 <ferror@plt+0x11270>
  40af70:	cbnz	w0, 40afe8 <ferror@plt+0x86d8>
  40af74:	str	wzr, [sp, #224]
  40af78:	str	wzr, [sp, #200]
  40af7c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40af80:	ldrb	w0, [x0, #1848]
  40af84:	cbz	w0, 40afa8 <ferror@plt+0x8698>
  40af88:	mov	w2, #0x4                   	// #4
  40af8c:	mov	w1, w19
  40af90:	add	x0, sp, #0x100
  40af94:	bl	413b80 <ferror@plt+0x11270>
  40af98:	cbnz	w0, 40aff0 <ferror@plt+0x86e0>
  40af9c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40afa0:	add	x1, sp, #0x100
  40afa4:	str	x1, [x0, #1856]
  40afa8:	adrp	x19, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40afac:	add	x19, x19, #0xde8
  40afb0:	add	x19, x19, #0x938
  40afb4:	mov	w3, #0x0                   	// #0
  40afb8:	mov	x2, x19
  40afbc:	adrp	x1, 409000 <ferror@plt+0x66f0>
  40afc0:	add	x1, x1, #0x414
  40afc4:	add	x0, sp, #0xc0
  40afc8:	bl	4146f4 <ferror@plt+0x11de4>
  40afcc:	cmp	w0, #0x0
  40afd0:	csetm	w21, ne  // ne = any
  40afd4:	add	x0, sp, #0xc0
  40afd8:	bl	413b4c <ferror@plt+0x1123c>
  40afdc:	ldr	x0, [x19, #32]
  40afe0:	cbz	x0, 40afe8 <ferror@plt+0x86d8>
  40afe4:	bl	413b4c <ferror@plt+0x1123c>
  40afe8:	mov	w0, w21
  40afec:	bl	402270 <exit@plt>
  40aff0:	add	x0, sp, #0xc0
  40aff4:	bl	413b4c <ferror@plt+0x1123c>
  40aff8:	b	40afe8 <ferror@plt+0x86d8>
  40affc:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b000:	ldr	x0, [x0, #1832]
  40b004:	tbz	w0, #16, 40ae30 <ferror@plt+0x8520>
  40b008:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b00c:	ldr	w0, [x0, #1828]
  40b010:	tbz	w0, #7, 40ae30 <ferror@plt+0x8520>
  40b014:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b018:	add	x0, x0, #0x9a8
  40b01c:	bl	402880 <getenv@plt>
  40b020:	cbz	x0, 40b064 <ferror@plt+0x8754>
  40b024:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b028:	add	x1, x1, #0x9c0
  40b02c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b030:	add	x0, x0, #0x9a8
  40b034:	bl	40336c <ferror@plt+0xa5c>
  40b038:	mov	x19, x0
  40b03c:	cbz	x0, 40ae30 <ferror@plt+0x8520>
  40b040:	mov	x2, x0
  40b044:	mov	w1, #0x100                 	// #256
  40b048:	add	x0, sp, #0x100
  40b04c:	bl	4028e0 <fgets@plt>
  40b050:	cbz	x0, 40b0e8 <ferror@plt+0x87d8>
  40b054:	adrp	x20, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b058:	add	x20, x20, #0xde8
  40b05c:	add	x20, x20, #0x938
  40b060:	b	40b168 <ferror@plt+0x8858>
  40b064:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b068:	add	x0, x0, #0x590
  40b06c:	bl	402880 <getenv@plt>
  40b070:	cbnz	x0, 40b024 <ferror@plt+0x8714>
  40b074:	add	x0, sp, #0x200
  40b078:	stp	xzr, xzr, [x0, #-248]
  40b07c:	str	xzr, [sp, #280]
  40b080:	str	wzr, [sp, #288]
  40b084:	mov	w0, #0x24                  	// #36
  40b088:	str	w0, [sp, #256]
  40b08c:	mov	w0, #0x14                  	// #20
  40b090:	strh	w0, [sp, #260]
  40b094:	mov	w0, #0x301                 	// #769
  40b098:	strh	w0, [sp, #262]
  40b09c:	mov	w0, #0xe240                	// #57920
  40b0a0:	movk	w0, #0x1, lsl #16
  40b0a4:	str	w0, [sp, #264]
  40b0a8:	mov	w0, #0x10                  	// #16
  40b0ac:	strb	w0, [sp, #272]
  40b0b0:	mov	w0, #0xffffffff            	// #-1
  40b0b4:	strb	w0, [sp, #273]
  40b0b8:	mov	w0, #0x3                   	// #3
  40b0bc:	str	w0, [sp, #280]
  40b0c0:	adrp	x3, 409000 <ferror@plt+0x66f0>
  40b0c4:	add	x3, x3, #0x344
  40b0c8:	mov	x2, #0x24                  	// #36
  40b0cc:	add	x1, sp, #0x100
  40b0d0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b0d4:	add	x0, x0, #0xde8
  40b0d8:	add	x0, x0, #0x938
  40b0dc:	bl	404bbc <ferror@plt+0x22ac>
  40b0e0:	cbnz	w0, 40b024 <ferror@plt+0x8714>
  40b0e4:	b	40ae30 <ferror@plt+0x8520>
  40b0e8:	mov	x0, x19
  40b0ec:	bl	4023f0 <fclose@plt>
  40b0f0:	b	40ae30 <ferror@plt+0x8520>
  40b0f4:	add	x0, sp, #0xb4
  40b0f8:	str	x0, [sp, #8]
  40b0fc:	add	x0, sp, #0xc0
  40b100:	str	x0, [sp]
  40b104:	add	x7, sp, #0xb0
  40b108:	add	x6, sp, #0xac
  40b10c:	add	x5, sp, #0xa8
  40b110:	add	x4, sp, #0xa4
  40b114:	add	x3, sp, #0xa0
  40b118:	add	x2, sp, #0xb8
  40b11c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b120:	add	x1, x1, #0x9d0
  40b124:	add	x0, sp, #0x100
  40b128:	bl	4027f0 <__isoc99_sscanf@plt>
  40b12c:	ldr	x0, [sp, #192]
  40b130:	str	x0, [sp, #16]
  40b134:	ldr	x0, [sp, #184]
  40b138:	str	x0, [sp, #8]
  40b13c:	ldr	w0, [sp, #176]
  40b140:	str	w0, [sp]
  40b144:	ldr	w7, [sp, #172]
  40b148:	mov	w6, #0x0                   	// #0
  40b14c:	mov	w5, #0x0                   	// #0
  40b150:	mov	w4, #0x0                   	// #0
  40b154:	ldr	w3, [sp, #168]
  40b158:	ldr	w2, [sp, #164]
  40b15c:	ldr	w1, [sp, #160]
  40b160:	mov	x0, x20
  40b164:	bl	40908c <ferror@plt+0x677c>
  40b168:	mov	x2, x19
  40b16c:	mov	w1, #0x100                 	// #256
  40b170:	add	x0, sp, #0x100
  40b174:	bl	4028e0 <fgets@plt>
  40b178:	cbnz	x0, 40b0f4 <ferror@plt+0x87e4>
  40b17c:	mov	x0, x19
  40b180:	bl	4023f0 <fclose@plt>
  40b184:	b	40ae30 <ferror@plt+0x8520>
  40b188:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b18c:	ldr	x0, [x0, #1832]
  40b190:	tbz	w0, #17, 40ae40 <ferror@plt+0x8530>
  40b194:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b198:	ldr	w0, [x0, #1828]
  40b19c:	tbz	w0, #7, 40ae40 <ferror@plt+0x8530>
  40b1a0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b1a4:	add	x0, x0, #0x9f0
  40b1a8:	bl	402880 <getenv@plt>
  40b1ac:	cbz	x0, 40b1f4 <ferror@plt+0x88e4>
  40b1b0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b1b4:	add	x1, x1, #0xa00
  40b1b8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b1bc:	add	x0, x0, #0x9f0
  40b1c0:	bl	40336c <ferror@plt+0xa5c>
  40b1c4:	mov	x19, x0
  40b1c8:	cbz	x0, 40ae40 <ferror@plt+0x8530>
  40b1cc:	mov	w3, #0x11                  	// #17
  40b1d0:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b1d4:	add	x2, x2, #0xde8
  40b1d8:	add	x2, x2, #0x938
  40b1dc:	adrp	x1, 408000 <ferror@plt+0x56f0>
  40b1e0:	add	x1, x1, #0x8a4
  40b1e4:	bl	404c54 <ferror@plt+0x2344>
  40b1e8:	mov	x0, x19
  40b1ec:	bl	4023f0 <fclose@plt>
  40b1f0:	b	40ae40 <ferror@plt+0x8530>
  40b1f4:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b1f8:	add	x0, x0, #0x590
  40b1fc:	bl	402880 <getenv@plt>
  40b200:	cbnz	x0, 40b1b0 <ferror@plt+0x88a0>
  40b204:	add	x0, sp, #0x200
  40b208:	stp	xzr, xzr, [x0, #-248]
  40b20c:	str	xzr, [sp, #280]
  40b210:	str	wzr, [sp, #288]
  40b214:	mov	w0, #0x24                  	// #36
  40b218:	str	w0, [sp, #256]
  40b21c:	mov	w0, #0x14                  	// #20
  40b220:	strh	w0, [sp, #260]
  40b224:	mov	w0, #0x301                 	// #769
  40b228:	strh	w0, [sp, #262]
  40b22c:	mov	w0, #0xe240                	// #57920
  40b230:	movk	w0, #0x1, lsl #16
  40b234:	str	w0, [sp, #264]
  40b238:	mov	w0, #0x11                  	// #17
  40b23c:	strb	w0, [sp, #272]
  40b240:	mov	w0, #0x3d                  	// #61
  40b244:	str	w0, [sp, #280]
  40b248:	adrp	x3, 408000 <ferror@plt+0x56f0>
  40b24c:	add	x3, x3, #0x454
  40b250:	mov	x2, #0x24                  	// #36
  40b254:	add	x1, sp, #0x100
  40b258:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b25c:	add	x0, x0, #0xde8
  40b260:	add	x0, x0, #0x938
  40b264:	bl	404bbc <ferror@plt+0x22ac>
  40b268:	cbnz	w0, 40b1b0 <ferror@plt+0x88a0>
  40b26c:	b	40ae40 <ferror@plt+0x8530>
  40b270:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b274:	add	x0, x0, #0xde8
  40b278:	add	x0, x0, #0x938
  40b27c:	bl	409508 <ferror@plt+0x6bf8>
  40b280:	b	40ae50 <ferror@plt+0x8540>
  40b284:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b288:	ldr	x0, [x0, #1832]
  40b28c:	lsr	x1, x0, #10
  40b290:	orr	x0, x1, x0, lsr #2
  40b294:	tbz	w0, #0, 40ae5c <ferror@plt+0x854c>
  40b298:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b29c:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40b2a0:	add	x1, x1, #0x8d0
  40b2a4:	str	x1, [x0, #1792]
  40b2a8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b2ac:	add	x0, x0, #0xa10
  40b2b0:	bl	402880 <getenv@plt>
  40b2b4:	cbz	x0, 40b318 <ferror@plt+0x8a08>
  40b2b8:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b2bc:	ldr	x0, [x0, #1832]
  40b2c0:	tbnz	w0, #2, 40b348 <ferror@plt+0x8a38>
  40b2c4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b2c8:	ldr	x0, [x0, #1832]
  40b2cc:	tbz	w0, #10, 40ae5c <ferror@plt+0x854c>
  40b2d0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b2d4:	add	x1, x1, #0xa28
  40b2d8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b2dc:	add	x0, x0, #0xa38
  40b2e0:	bl	40336c <ferror@plt+0xa5c>
  40b2e4:	mov	x19, x0
  40b2e8:	cbz	x0, 40ae5c <ferror@plt+0x854c>
  40b2ec:	mov	w3, #0xa                   	// #10
  40b2f0:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b2f4:	add	x2, x2, #0xde8
  40b2f8:	add	x2, x2, #0x938
  40b2fc:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b300:	add	x1, x1, #0xc3c
  40b304:	bl	404c54 <ferror@plt+0x2344>
  40b308:	cbnz	w0, 40b918 <ferror@plt+0x9008>
  40b30c:	mov	x0, x19
  40b310:	bl	4023f0 <fclose@plt>
  40b314:	b	40ae5c <ferror@plt+0x854c>
  40b318:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b31c:	add	x0, x0, #0x590
  40b320:	bl	402880 <getenv@plt>
  40b324:	cbnz	x0, 40b2b8 <ferror@plt+0x89a8>
  40b328:	mov	w2, #0xff                  	// #255
  40b32c:	mov	x1, #0x0                   	// #0
  40b330:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b334:	add	x0, x0, #0xde8
  40b338:	add	x0, x0, #0x938
  40b33c:	bl	404754 <ferror@plt+0x1e44>
  40b340:	cbnz	w0, 40b2b8 <ferror@plt+0x89a8>
  40b344:	b	40ae5c <ferror@plt+0x854c>
  40b348:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b34c:	add	x1, x1, #0xa20
  40b350:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b354:	add	x0, x0, #0xa10
  40b358:	bl	40336c <ferror@plt+0xa5c>
  40b35c:	mov	x19, x0
  40b360:	cbz	x0, 40b934 <ferror@plt+0x9024>
  40b364:	mov	w3, #0x2                   	// #2
  40b368:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b36c:	add	x2, x2, #0xde8
  40b370:	add	x2, x2, #0x938
  40b374:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b378:	add	x1, x1, #0xc3c
  40b37c:	bl	404c54 <ferror@plt+0x2344>
  40b380:	cbnz	w0, 40b918 <ferror@plt+0x9008>
  40b384:	mov	x0, x19
  40b388:	bl	4023f0 <fclose@plt>
  40b38c:	b	40b2c4 <ferror@plt+0x89b4>
  40b390:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b394:	ldr	x0, [x0, #1832]
  40b398:	lsr	x1, x0, #10
  40b39c:	orr	x0, x1, x0, lsr #2
  40b3a0:	tbz	w0, #0, 40ae68 <ferror@plt+0x8558>
  40b3a4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b3a8:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40b3ac:	add	x1, x1, #0x8b0
  40b3b0:	str	x1, [x0, #1792]
  40b3b4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b3b8:	add	x0, x0, #0xa48
  40b3bc:	bl	402880 <getenv@plt>
  40b3c0:	cbz	x0, 40b424 <ferror@plt+0x8b14>
  40b3c4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b3c8:	ldr	x0, [x0, #1832]
  40b3cc:	tbnz	w0, #2, 40b454 <ferror@plt+0x8b44>
  40b3d0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b3d4:	ldr	x0, [x0, #1832]
  40b3d8:	tbz	w0, #10, 40ae68 <ferror@plt+0x8558>
  40b3dc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b3e0:	add	x1, x1, #0xa60
  40b3e4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b3e8:	add	x0, x0, #0xa70
  40b3ec:	bl	40336c <ferror@plt+0xa5c>
  40b3f0:	mov	x19, x0
  40b3f4:	cbz	x0, 40ae68 <ferror@plt+0x8558>
  40b3f8:	mov	w3, #0xa                   	// #10
  40b3fc:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b400:	add	x2, x2, #0xde8
  40b404:	add	x2, x2, #0x938
  40b408:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b40c:	add	x1, x1, #0xc3c
  40b410:	bl	404c54 <ferror@plt+0x2344>
  40b414:	cbnz	w0, 40b8ec <ferror@plt+0x8fdc>
  40b418:	mov	x0, x19
  40b41c:	bl	4023f0 <fclose@plt>
  40b420:	b	40ae68 <ferror@plt+0x8558>
  40b424:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b428:	add	x0, x0, #0x590
  40b42c:	bl	402880 <getenv@plt>
  40b430:	cbnz	x0, 40b3c4 <ferror@plt+0x8ab4>
  40b434:	mov	w2, #0x11                  	// #17
  40b438:	mov	x1, #0x0                   	// #0
  40b43c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b440:	add	x0, x0, #0xde8
  40b444:	add	x0, x0, #0x938
  40b448:	bl	404754 <ferror@plt+0x1e44>
  40b44c:	cbnz	w0, 40b3c4 <ferror@plt+0x8ab4>
  40b450:	b	40ae68 <ferror@plt+0x8558>
  40b454:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b458:	add	x1, x1, #0xa58
  40b45c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b460:	add	x0, x0, #0xa48
  40b464:	bl	40336c <ferror@plt+0xa5c>
  40b468:	mov	x19, x0
  40b46c:	cbz	x0, 40b908 <ferror@plt+0x8ff8>
  40b470:	mov	w3, #0x2                   	// #2
  40b474:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b478:	add	x2, x2, #0xde8
  40b47c:	add	x2, x2, #0x938
  40b480:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b484:	add	x1, x1, #0xc3c
  40b488:	bl	404c54 <ferror@plt+0x2344>
  40b48c:	cbnz	w0, 40b8ec <ferror@plt+0x8fdc>
  40b490:	mov	x0, x19
  40b494:	bl	4023f0 <fclose@plt>
  40b498:	b	40b3d0 <ferror@plt+0x8ac0>
  40b49c:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b4a0:	ldr	x0, [x0, #1832]
  40b4a4:	lsr	x1, x0, #10
  40b4a8:	orr	x0, x1, x0, lsr #2
  40b4ac:	tbz	w0, #0, 40b970 <ferror@plt+0x9060>
  40b4b0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b4b4:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40b4b8:	add	x1, x1, #0x8c0
  40b4bc:	str	x1, [x0, #1792]
  40b4c0:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b4c4:	add	x0, x0, #0x130
  40b4c8:	bl	402880 <getenv@plt>
  40b4cc:	cbz	x0, 40b4e4 <ferror@plt+0x8bd4>
  40b4d0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b4d4:	add	x0, x0, #0xde8
  40b4d8:	add	x0, x0, #0x938
  40b4dc:	bl	407a00 <ferror@plt+0x50f0>
  40b4e0:	b	40ae74 <ferror@plt+0x8564>
  40b4e4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b4e8:	add	x0, x0, #0xa80
  40b4ec:	bl	402880 <getenv@plt>
  40b4f0:	cbz	x0, 40b58c <ferror@plt+0x8c7c>
  40b4f4:	mov	w19, #0x100000              	// #1048576
  40b4f8:	mov	w23, #0x2                   	// #2
  40b4fc:	mov	w22, #0x1ffff               	// #131071
  40b500:	sxtw	x21, w19
  40b504:	mov	x0, x21
  40b508:	bl	402410 <malloc@plt>
  40b50c:	mov	x20, x0
  40b510:	cbz	x0, 40b5c4 <ferror@plt+0x8cb4>
  40b514:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b518:	ldr	x0, [x0, #1832]
  40b51c:	tbnz	w0, #2, 40b5e0 <ferror@plt+0x8cd0>
  40b520:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b524:	ldr	x0, [x0, #1832]
  40b528:	tbz	w0, #10, 40b580 <ferror@plt+0x8c70>
  40b52c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b530:	add	x1, x1, #0xa98
  40b534:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b538:	add	x0, x0, #0xaa8
  40b53c:	bl	40336c <ferror@plt+0xa5c>
  40b540:	mov	x19, x0
  40b544:	cbz	x0, 40b580 <ferror@plt+0x8c70>
  40b548:	mov	x2, x21
  40b54c:	mov	x1, x20
  40b550:	bl	402300 <setbuffer@plt>
  40b554:	mov	w3, #0xa                   	// #10
  40b558:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b55c:	add	x2, x2, #0xde8
  40b560:	add	x2, x2, #0x938
  40b564:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b568:	add	x1, x1, #0xd9c
  40b56c:	mov	x0, x19
  40b570:	bl	404c54 <ferror@plt+0x2344>
  40b574:	cbnz	w0, 40b8b0 <ferror@plt+0x8fa0>
  40b578:	mov	x0, x19
  40b57c:	bl	4023f0 <fclose@plt>
  40b580:	mov	x0, x20
  40b584:	bl	402660 <free@plt>
  40b588:	b	40ae74 <ferror@plt+0x8564>
  40b58c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b590:	add	x0, x0, #0x590
  40b594:	bl	402880 <getenv@plt>
  40b598:	cbnz	x0, 40b4f4 <ferror@plt+0x8be4>
  40b59c:	mov	w2, #0x6                   	// #6
  40b5a0:	mov	x1, #0x0                   	// #0
  40b5a4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b5a8:	add	x0, x0, #0xde8
  40b5ac:	add	x0, x0, #0x938
  40b5b0:	bl	404754 <ferror@plt+0x1e44>
  40b5b4:	cbnz	w0, 40b4f4 <ferror@plt+0x8be4>
  40b5b8:	b	40ae74 <ferror@plt+0x8564>
  40b5bc:	mov	w19, w0
  40b5c0:	b	40b500 <ferror@plt+0x8bf0>
  40b5c4:	sdiv	w0, w19, w23
  40b5c8:	cmp	w19, w22
  40b5cc:	b.gt	40b5bc <ferror@plt+0x8cac>
  40b5d0:	bl	402870 <__errno_location@plt>
  40b5d4:	mov	w1, #0xc                   	// #12
  40b5d8:	str	w1, [x0]
  40b5dc:	b	40ae74 <ferror@plt+0x8564>
  40b5e0:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b5e4:	add	x1, x1, #0xa90
  40b5e8:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b5ec:	add	x0, x0, #0xa80
  40b5f0:	bl	40336c <ferror@plt+0xa5c>
  40b5f4:	mov	x19, x0
  40b5f8:	cbz	x0, 40b8d4 <ferror@plt+0x8fc4>
  40b5fc:	mov	x2, x21
  40b600:	mov	x1, x20
  40b604:	bl	402300 <setbuffer@plt>
  40b608:	mov	w3, #0x2                   	// #2
  40b60c:	adrp	x2, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b610:	add	x2, x2, #0xde8
  40b614:	add	x2, x2, #0x938
  40b618:	adrp	x1, 407000 <ferror@plt+0x46f0>
  40b61c:	add	x1, x1, #0xd9c
  40b620:	mov	x0, x19
  40b624:	bl	404c54 <ferror@plt+0x2344>
  40b628:	cbnz	w0, 40b8b0 <ferror@plt+0x8fa0>
  40b62c:	mov	x0, x19
  40b630:	bl	4023f0 <fclose@plt>
  40b634:	b	40b520 <ferror@plt+0x8c10>
  40b638:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b63c:	ldr	x0, [x0, #1832]
  40b640:	lsr	x1, x0, #10
  40b644:	orr	x0, x1, x0, lsr #2
  40b648:	tbz	w0, #0, 40ae8c <ferror@plt+0x857c>
  40b64c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b650:	add	x0, x0, #0xab8
  40b654:	bl	402880 <getenv@plt>
  40b658:	cbnz	x0, 40ae80 <ferror@plt+0x8570>
  40b65c:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b660:	add	x0, x0, #0x590
  40b664:	bl	402880 <getenv@plt>
  40b668:	cbnz	x0, 40ae80 <ferror@plt+0x8570>
  40b66c:	mov	w2, #0x21                  	// #33
  40b670:	mov	x1, #0x0                   	// #0
  40b674:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b678:	add	x0, x0, #0xde8
  40b67c:	add	x0, x0, #0x938
  40b680:	bl	404754 <ferror@plt+0x1e44>
  40b684:	b	40ae80 <ferror@plt+0x8570>
  40b688:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b68c:	ldr	x0, [x0, #1832]
  40b690:	lsr	x1, x0, #10
  40b694:	orr	x0, x1, x0, lsr #2
  40b698:	tbz	w0, #0, 40ae8c <ferror@plt+0x857c>
  40b69c:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b6a0:	add	x0, x0, #0xac8
  40b6a4:	bl	402880 <getenv@plt>
  40b6a8:	cbnz	x0, 40ae8c <ferror@plt+0x857c>
  40b6ac:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40b6b0:	add	x0, x0, #0x590
  40b6b4:	bl	402880 <getenv@plt>
  40b6b8:	cbnz	x0, 40ae8c <ferror@plt+0x857c>
  40b6bc:	mov	w2, #0x84                  	// #132
  40b6c0:	mov	x1, #0x0                   	// #0
  40b6c4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b6c8:	add	x0, x0, #0xde8
  40b6cc:	add	x0, x0, #0x938
  40b6d0:	bl	404754 <ferror@plt+0x1e44>
  40b6d4:	b	40ae8c <ferror@plt+0x857c>
  40b6d8:	add	x0, sp, #0x200
  40b6dc:	stp	xzr, xzr, [x0, #-248]
  40b6e0:	stp	xzr, xzr, [x0, #-232]
  40b6e4:	mov	w0, #0x28                  	// #40
  40b6e8:	str	w0, [sp, #256]
  40b6ec:	mov	w0, #0x14                  	// #20
  40b6f0:	strh	w0, [sp, #260]
  40b6f4:	mov	w0, #0x301                 	// #769
  40b6f8:	strh	w0, [sp, #262]
  40b6fc:	mov	w0, #0xe240                	// #57920
  40b700:	movk	w0, #0x1, lsl #16
  40b704:	str	w0, [sp, #264]
  40b708:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b70c:	ldr	x0, [x0, #1832]
  40b710:	tbz	x0, #40, 40ae9c <ferror@plt+0x858c>
  40b714:	mov	w0, #0x28                  	// #40
  40b718:	strb	w0, [sp, #272]
  40b71c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b720:	add	x0, x0, #0xde8
  40b724:	add	x0, x0, #0x938
  40b728:	ldr	w1, [x0, #4]
  40b72c:	str	w1, [sp, #276]
  40b730:	adrp	x3, 408000 <ferror@plt+0x56f0>
  40b734:	add	x3, x3, #0x988
  40b738:	mov	x2, #0x28                  	// #40
  40b73c:	add	x1, sp, #0x100
  40b740:	bl	404bbc <ferror@plt+0x22ac>
  40b744:	b	40ae9c <ferror@plt+0x858c>
  40b748:	str	wzr, [sp, #268]
  40b74c:	mov	w0, #0x18                  	// #24
  40b750:	str	w0, [sp, #256]
  40b754:	mov	w0, #0x14                  	// #20
  40b758:	strh	w0, [sp, #260]
  40b75c:	mov	w0, #0x301                 	// #769
  40b760:	strh	w0, [sp, #262]
  40b764:	mov	w0, #0xe240                	// #57920
  40b768:	movk	w0, #0x1, lsl #16
  40b76c:	str	w0, [sp, #264]
  40b770:	add	x0, sp, #0x200
  40b774:	sturh	wzr, [x0, #-239]
  40b778:	strb	wzr, [sp, #275]
  40b77c:	mov	w0, #0x1e                  	// #30
  40b780:	strb	w0, [sp, #272]
  40b784:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b788:	add	x0, x0, #0xde8
  40b78c:	add	x0, x0, #0x938
  40b790:	ldr	w1, [x0, #4]
  40b794:	str	w1, [sp, #276]
  40b798:	adrp	x3, 408000 <ferror@plt+0x56f0>
  40b79c:	add	x3, x3, #0xdf0
  40b7a0:	mov	x2, #0x18                  	// #24
  40b7a4:	add	x1, sp, #0x100
  40b7a8:	bl	404bbc <ferror@plt+0x22ac>
  40b7ac:	b	40aea8 <ferror@plt+0x8598>
  40b7b0:	add	x0, sp, #0x200
  40b7b4:	stp	xzr, xzr, [x0, #-248]
  40b7b8:	str	xzr, [sp, #280]
  40b7bc:	str	wzr, [sp, #288]
  40b7c0:	mov	w0, #0x24                  	// #36
  40b7c4:	str	w0, [sp, #256]
  40b7c8:	mov	w0, #0x14                  	// #20
  40b7cc:	strh	w0, [sp, #260]
  40b7d0:	mov	w0, #0x301                 	// #769
  40b7d4:	strh	w0, [sp, #262]
  40b7d8:	mov	w0, #0xe240                	// #57920
  40b7dc:	movk	w0, #0x1, lsl #16
  40b7e0:	str	w0, [sp, #264]
  40b7e4:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b7e8:	ldr	x0, [x0, #1832]
  40b7ec:	tbz	x0, #44, 40aeb4 <ferror@plt+0x85a4>
  40b7f0:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b7f4:	ldr	w0, [x0, #1828]
  40b7f8:	tbz	w0, #7, 40aeb4 <ferror@plt+0x85a4>
  40b7fc:	mov	w0, #0x2c                  	// #44
  40b800:	strb	w0, [sp, #272]
  40b804:	mov	w0, #0xf                   	// #15
  40b808:	str	w0, [sp, #280]
  40b80c:	adrp	x3, 408000 <ferror@plt+0x56f0>
  40b810:	add	x3, x3, #0xab8
  40b814:	mov	x2, #0x24                  	// #36
  40b818:	add	x1, sp, #0x100
  40b81c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b820:	add	x0, x0, #0xde8
  40b824:	add	x0, x0, #0x938
  40b828:	bl	404bbc <ferror@plt+0x22ac>
  40b82c:	b	40aeb4 <ferror@plt+0x85a4>
  40b830:	add	x20, x20, #0x8
  40b834:	cmp	x20, x21
  40b838:	b.eq	40b980 <ferror@plt+0x9070>  // b.none
  40b83c:	ldr	x19, [x20]
  40b840:	cbz	x19, 40b830 <ferror@plt+0x8f20>
  40b844:	ldr	x0, [x19, #24]
  40b848:	bl	402660 <free@plt>
  40b84c:	ldr	x0, [x19, #32]
  40b850:	bl	402660 <free@plt>
  40b854:	ldr	x0, [x19, #40]
  40b858:	bl	402660 <free@plt>
  40b85c:	mov	x0, x19
  40b860:	ldr	x19, [x19]
  40b864:	bl	402660 <free@plt>
  40b868:	cbnz	x19, 40b844 <ferror@plt+0x8f34>
  40b86c:	b	40b830 <ferror@plt+0x8f20>
  40b870:	mov	x1, x22
  40b874:	add	x0, x23, #0x938
  40b878:	bl	402bdc <ferror@plt+0x2cc>
  40b87c:	cbz	w0, 40b89c <ferror@plt+0x8f8c>
  40b880:	mov	x2, x22
  40b884:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40b888:	add	x1, x1, #0x688
  40b88c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b890:	ldr	x0, [x0, #3512]
  40b894:	bl	4028d0 <fprintf@plt>
  40b898:	bl	4094dc <ferror@plt+0x6bcc>
  40b89c:	mov	w22, #0x1                   	// #1
  40b8a0:	b	40a350 <ferror@plt+0x7a40>
  40b8a4:	tbz	w0, #2, 40af5c <ferror@plt+0x864c>
  40b8a8:	orr	w19, w19, #0x8
  40b8ac:	b	40af60 <ferror@plt+0x8650>
  40b8b0:	bl	402870 <__errno_location@plt>
  40b8b4:	mov	x21, x0
  40b8b8:	ldr	w22, [x0]
  40b8bc:	mov	x0, x20
  40b8c0:	bl	402660 <free@plt>
  40b8c4:	mov	x0, x19
  40b8c8:	bl	4023f0 <fclose@plt>
  40b8cc:	str	w22, [x21]
  40b8d0:	b	40ae74 <ferror@plt+0x8564>
  40b8d4:	bl	402870 <__errno_location@plt>
  40b8d8:	mov	x21, x0
  40b8dc:	ldr	w22, [x0]
  40b8e0:	mov	x0, x20
  40b8e4:	bl	402660 <free@plt>
  40b8e8:	b	40b8cc <ferror@plt+0x8fbc>
  40b8ec:	bl	402870 <__errno_location@plt>
  40b8f0:	mov	x20, x0
  40b8f4:	ldr	w21, [x0]
  40b8f8:	mov	x0, x19
  40b8fc:	bl	4023f0 <fclose@plt>
  40b900:	str	w21, [x20]
  40b904:	b	40ae68 <ferror@plt+0x8558>
  40b908:	bl	402870 <__errno_location@plt>
  40b90c:	mov	x20, x0
  40b910:	ldr	w21, [x0]
  40b914:	b	40b900 <ferror@plt+0x8ff0>
  40b918:	bl	402870 <__errno_location@plt>
  40b91c:	mov	x20, x0
  40b920:	ldr	w21, [x0]
  40b924:	mov	x0, x19
  40b928:	bl	4023f0 <fclose@plt>
  40b92c:	str	w21, [x20]
  40b930:	b	40ae5c <ferror@plt+0x854c>
  40b934:	bl	402870 <__errno_location@plt>
  40b938:	mov	x20, x0
  40b93c:	ldr	w21, [x0]
  40b940:	b	40b92c <ferror@plt+0x901c>
  40b944:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40b948:	add	x0, x0, #0xad8
  40b94c:	bl	402290 <perror@plt>
  40b950:	b	40a970 <ferror@plt+0x8060>
  40b954:	tbz	w0, #10, 40afe8 <ferror@plt+0x86d8>
  40b958:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b95c:	ldr	w0, [x0, #1824]
  40b960:	tbz	w0, #0, 40b8a4 <ferror@plt+0x8f94>
  40b964:	orr	w19, w19, #0x4
  40b968:	tbz	w0, #2, 40af60 <ferror@plt+0x8650>
  40b96c:	b	40b8a8 <ferror@plt+0x8f98>
  40b970:	adrp	x0, 434000 <stdin@@GLIBC_2.17+0x228>
  40b974:	ldr	w0, [x0, #1824]
  40b978:	tbz	w0, #1, 40ae80 <ferror@plt+0x8570>
  40b97c:	b	40ae8c <ferror@plt+0x857c>
  40b980:	bl	404d1c <ferror@plt+0x240c>
  40b984:	mov	w0, #0x0                   	// #0
  40b988:	ldp	x19, x20, [sp, #48]
  40b98c:	ldp	x21, x22, [sp, #64]
  40b990:	ldp	x23, x24, [sp, #80]
  40b994:	ldp	x25, x26, [sp, #96]
  40b998:	ldp	x27, x28, [sp, #112]
  40b99c:	ldp	x29, x30, [sp, #32]
  40b9a0:	add	sp, sp, #0x200
  40b9a4:	ret
  40b9a8:	stp	x29, x30, [sp, #-32]!
  40b9ac:	mov	x29, sp
  40b9b0:	stp	x19, x20, [sp, #16]
  40b9b4:	mov	w20, w0
  40b9b8:	mov	x19, x1
  40b9bc:	mov	x0, #0x18                  	// #24
  40b9c0:	bl	402410 <malloc@plt>
  40b9c4:	cbz	x0, 40b9e0 <ferror@plt+0x90d0>
  40b9c8:	str	w20, [x0]
  40b9cc:	str	x19, [x0, #16]
  40b9d0:	str	xzr, [x0, #8]
  40b9d4:	ldp	x19, x20, [sp, #16]
  40b9d8:	ldp	x29, x30, [sp], #32
  40b9dc:	ret
  40b9e0:	bl	402580 <abort@plt>
  40b9e4:	sub	sp, sp, #0x790
  40b9e8:	stp	x29, x30, [sp]
  40b9ec:	mov	x29, sp
  40b9f0:	stp	x19, x20, [sp, #16]
  40b9f4:	stp	x21, x22, [sp, #32]
  40b9f8:	stp	x23, x24, [sp, #48]
  40b9fc:	stp	x25, x26, [sp, #64]
  40ba00:	stp	x27, x28, [sp, #80]
  40ba04:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40ba08:	str	wzr, [x0, #1640]
  40ba0c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40ba10:	mov	w1, #0xfffffffe            	// #-2
  40ba14:	str	w1, [x0, #1644]
  40ba18:	strb	wzr, [sp, #1736]
  40ba1c:	str	wzr, [sp, #116]
  40ba20:	mov	w20, #0x0                   	// #0
  40ba24:	mov	x28, #0xc8                  	// #200
  40ba28:	add	x21, sp, #0x88
  40ba2c:	str	x21, [sp, #104]
  40ba30:	add	x19, sp, #0x6c8
  40ba34:	mov	x23, x19
  40ba38:	adrp	x25, 436000 <stdin@@GLIBC_2.17+0x2228>
  40ba3c:	add	x25, x25, #0x750
  40ba40:	add	x22, x25, #0x18
  40ba44:	mov	x26, x22
  40ba48:	b	40c00c <ferror@plt+0x96fc>
  40ba4c:	ldr	x0, [x25, #16]
  40ba50:	cbnz	x0, 40bab8 <ferror@plt+0x91a8>
  40ba54:	b	40bce0 <ferror@plt+0x93d0>
  40ba58:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ba5c:	ldr	x3, [x0, #3512]
  40ba60:	mov	x2, #0xd                   	// #13
  40ba64:	mov	x1, #0x1                   	// #1
  40ba68:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40ba6c:	add	x0, x0, #0xfc0
  40ba70:	bl	4026d0 <fwrite@plt>
  40ba74:	mov	w0, #0xffffffff            	// #-1
  40ba78:	bl	402270 <exit@plt>
  40ba7c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ba80:	ldr	x3, [x0, #3512]
  40ba84:	mov	x2, #0x18                  	// #24
  40ba88:	mov	x1, #0x1                   	// #1
  40ba8c:	adrp	x0, 418000 <ferror@plt+0x156f0>
  40ba90:	add	x0, x0, #0xfd0
  40ba94:	bl	4026d0 <fwrite@plt>
  40ba98:	mov	w0, #0xffffffff            	// #-1
  40ba9c:	bl	402270 <exit@plt>
  40baa0:	ldrb	w0, [x22]
  40baa4:	cmp	w0, #0x23
  40baa8:	mov	w1, #0x30                  	// #48
  40baac:	ccmp	w0, w1, #0x4, ne  // ne = any
  40bab0:	b.eq	40babc <ferror@plt+0x91ac>  // b.none
  40bab4:	str	x22, [x24, #1328]
  40bab8:	mov	w27, #0x400                 	// #1024
  40babc:	ldr	x0, [x24, #1328]
  40bac0:	cbnz	x0, 40bb08 <ferror@plt+0x91f8>
  40bac4:	ldr	x2, [x25, #16]
  40bac8:	mov	w1, w27
  40bacc:	mov	x0, x26
  40bad0:	bl	4028e0 <fgets@plt>
  40bad4:	cbz	x0, 40bcdc <ferror@plt+0x93cc>
  40bad8:	mov	x1, #0x400                 	// #1024
  40badc:	mov	x0, x26
  40bae0:	bl	4022b0 <strnlen@plt>
  40bae4:	cbz	x0, 40ba58 <ferror@plt+0x9148>
  40bae8:	cmp	x0, #0x3fe
  40baec:	b.hi	40ba7c <ferror@plt+0x916c>  // b.pmore
  40baf0:	sub	x0, x0, #0x1
  40baf4:	ldrb	w1, [x22, x0]
  40baf8:	cmp	w1, #0xa
  40bafc:	b.ne	40baa0 <ferror@plt+0x9190>  // b.any
  40bb00:	strb	wzr, [x22, x0]
  40bb04:	b	40baa0 <ferror@plt+0x9190>
  40bb08:	ldr	x27, [x24, #1328]
  40bb0c:	ldrb	w0, [x27]
  40bb10:	cbnz	w0, 40c424 <ferror@plt+0x9b14>
  40bb14:	str	xzr, [x24, #1328]
  40bb18:	ldr	w0, [x25]
  40bb1c:	ldr	w1, [x25, #4]
  40bb20:	cmp	w0, w1
  40bb24:	b.ge	40ba4c <ferror@plt+0x913c>  // b.tcont
  40bb28:	ldr	x1, [x25, #8]
  40bb2c:	ldr	x1, [x1, w0, sxtw #3]
  40bb30:	str	x1, [x24, #1328]
  40bb34:	add	w0, w0, #0x1
  40bb38:	str	w0, [x25]
  40bb3c:	b	40bb08 <ferror@plt+0x91f8>
  40bb40:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40bb44:	str	x27, [x0, #1328]
  40bb48:	b	40bbb4 <ferror@plt+0x92a4>
  40bb4c:	add	x1, x2, #0x1
  40bb50:	add	x27, x27, #0x1
  40bb54:	ldrb	w0, [x2, #1]
  40bb58:	cbz	w0, 40c744 <ferror@plt+0x9e34>
  40bb5c:	add	x2, x1, #0x1
  40bb60:	ldrb	w0, [x1, #1]
  40bb64:	and	w3, w0, #0xffffffdf
  40bb68:	tst	w3, #0xff
  40bb6c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40bb70:	b.eq	40bba0 <ferror@plt+0x9290>  // b.none
  40bb74:	mov	x1, x2
  40bb78:	cmp	w0, #0x5c
  40bb7c:	b.ne	40bb5c <ferror@plt+0x924c>  // b.any
  40bb80:	cmp	x27, x2
  40bb84:	b.eq	40bb4c <ferror@plt+0x923c>  // b.none
  40bb88:	mov	x0, x2
  40bb8c:	ldurb	w1, [x0, #-1]
  40bb90:	strb	w1, [x0], #-1
  40bb94:	cmp	x0, x27
  40bb98:	b.ne	40bb8c <ferror@plt+0x927c>  // b.any
  40bb9c:	b	40bb4c <ferror@plt+0x923c>
  40bba0:	cbz	w0, 40bba8 <ferror@plt+0x9298>
  40bba4:	strb	wzr, [x2], #1
  40bba8:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40bbac:	str	x2, [x0, #1328]
  40bbb0:	cbnz	x27, 40c470 <ferror@plt+0x9b60>
  40bbb4:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40bbb8:	ldr	x27, [x0, #1328]
  40bbbc:	ldrb	w0, [x27]
  40bbc0:	cbnz	w0, 40c424 <ferror@plt+0x9b14>
  40bbc4:	adrp	x24, 430000 <memcpy@GLIBC_2.17>
  40bbc8:	b	40bb14 <ferror@plt+0x9204>
  40bbcc:	mov	w0, #0x103                 	// #259
  40bbd0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bbd4:	str	w0, [x1, #1336]
  40bbd8:	b	40bce0 <ferror@plt+0x93d0>
  40bbdc:	mov	w0, #0x104                 	// #260
  40bbe0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bbe4:	str	w0, [x1, #1336]
  40bbe8:	b	40bce0 <ferror@plt+0x93d0>
  40bbec:	mov	w0, #0x105                 	// #261
  40bbf0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bbf4:	str	w0, [x1, #1336]
  40bbf8:	b	40bce0 <ferror@plt+0x93d0>
  40bbfc:	mov	w0, #0x106                 	// #262
  40bc00:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bc04:	str	w0, [x1, #1336]
  40bc08:	b	40bce0 <ferror@plt+0x93d0>
  40bc0c:	mov	w0, #0x10c                 	// #268
  40bc10:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bc14:	str	w0, [x1, #1336]
  40bc18:	b	40bce0 <ferror@plt+0x93d0>
  40bc1c:	mov	w0, #0x10e                 	// #270
  40bc20:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bc24:	str	w0, [x1, #1336]
  40bc28:	b	40bce0 <ferror@plt+0x93d0>
  40bc2c:	mov	w0, #0x10a                 	// #266
  40bc30:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40bc34:	str	w0, [x1, #1336]
  40bc38:	b	40bce0 <ferror@plt+0x93d0>
  40bc3c:	mov	x0, x27
  40bc40:	bl	4099a4 <ferror@plt+0x7094>
  40bc44:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40bc48:	str	x0, [x1, #1648]
  40bc4c:	cbz	x0, 40bc58 <ferror@plt+0x9348>
  40bc50:	mov	w0, #0x10b                 	// #267
  40bc54:	b	40bce0 <ferror@plt+0x93d0>
  40bc58:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bc5c:	ldr	x3, [x0, #3512]
  40bc60:	mov	x2, #0x15                  	// #21
  40bc64:	mov	x1, #0x1                   	// #1
  40bc68:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bc6c:	add	x0, x0, #0xf0
  40bc70:	bl	4026d0 <fwrite@plt>
  40bc74:	mov	w0, #0x1                   	// #1
  40bc78:	bl	402270 <exit@plt>
  40bc7c:	mov	x0, x27
  40bc80:	bl	40a25c <ferror@plt+0x794c>
  40bc84:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40bc88:	str	x0, [x1, #1648]
  40bc8c:	cbz	x0, 40bc98 <ferror@plt+0x9388>
  40bc90:	mov	w0, #0x10d                 	// #269
  40bc94:	b	40bce0 <ferror@plt+0x93d0>
  40bc98:	mov	x2, x27
  40bc9c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40bca0:	add	x1, x1, #0x108
  40bca4:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bca8:	ldr	x0, [x0, #3512]
  40bcac:	bl	4028d0 <fprintf@plt>
  40bcb0:	mov	w0, #0x1                   	// #1
  40bcb4:	bl	402270 <exit@plt>
  40bcb8:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bcbc:	ldr	x3, [x0, #3512]
  40bcc0:	mov	x2, #0x1e                  	// #30
  40bcc4:	mov	x1, #0x1                   	// #1
  40bcc8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bccc:	add	x0, x0, #0x120
  40bcd0:	bl	4026d0 <fwrite@plt>
  40bcd4:	mov	w0, #0x1                   	// #1
  40bcd8:	bl	402270 <exit@plt>
  40bcdc:	mov	w0, #0x0                   	// #0
  40bce0:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40bce4:	str	w0, [x1, #1644]
  40bce8:	b	40c034 <ferror@plt+0x9724>
  40bcec:	mov	w0, #0x21                  	// #33
  40bcf0:	b	40bce0 <ferror@plt+0x93d0>
  40bcf4:	mov	w0, #0x21                  	// #33
  40bcf8:	b	40bce0 <ferror@plt+0x93d0>
  40bcfc:	mov	w0, #0x26                  	// #38
  40bd00:	b	40bce0 <ferror@plt+0x93d0>
  40bd04:	mov	w0, #0x26                  	// #38
  40bd08:	b	40bce0 <ferror@plt+0x93d0>
  40bd0c:	mov	w0, #0x26                  	// #38
  40bd10:	b	40bce0 <ferror@plt+0x93d0>
  40bd14:	mov	w0, #0x7c                  	// #124
  40bd18:	b	40bce0 <ferror@plt+0x93d0>
  40bd1c:	mov	w0, #0x7c                  	// #124
  40bd20:	b	40bce0 <ferror@plt+0x93d0>
  40bd24:	mov	w0, #0x7c                  	// #124
  40bd28:	b	40bce0 <ferror@plt+0x93d0>
  40bd2c:	mov	w0, #0x28                  	// #40
  40bd30:	b	40bce0 <ferror@plt+0x93d0>
  40bd34:	mov	w0, #0x29                  	// #41
  40bd38:	b	40bce0 <ferror@plt+0x93d0>
  40bd3c:	mov	w0, #0x108                 	// #264
  40bd40:	b	40bce0 <ferror@plt+0x93d0>
  40bd44:	mov	w0, #0x108                 	// #264
  40bd48:	b	40bce0 <ferror@plt+0x93d0>
  40bd4c:	mov	w0, #0x108                 	// #264
  40bd50:	b	40bce0 <ferror@plt+0x93d0>
  40bd54:	mov	w0, #0x107                 	// #263
  40bd58:	b	40bce0 <ferror@plt+0x93d0>
  40bd5c:	mov	w0, #0x107                 	// #263
  40bd60:	b	40bce0 <ferror@plt+0x93d0>
  40bd64:	mov	w0, #0x107                 	// #263
  40bd68:	b	40bce0 <ferror@plt+0x93d0>
  40bd6c:	mov	w0, #0x109                 	// #265
  40bd70:	b	40bce0 <ferror@plt+0x93d0>
  40bd74:	mov	w0, #0x109                 	// #265
  40bd78:	b	40bce0 <ferror@plt+0x93d0>
  40bd7c:	mov	w0, #0x109                 	// #265
  40bd80:	b	40bce0 <ferror@plt+0x93d0>
  40bd84:	mov	w0, #0x3d                  	// #61
  40bd88:	b	40bce0 <ferror@plt+0x93d0>
  40bd8c:	mov	w0, #0x3d                  	// #61
  40bd90:	b	40bce0 <ferror@plt+0x93d0>
  40bd94:	mov	w0, #0x3d                  	// #61
  40bd98:	b	40bce0 <ferror@plt+0x93d0>
  40bd9c:	mov	w0, #0x3e                  	// #62
  40bda0:	b	40bce0 <ferror@plt+0x93d0>
  40bda4:	mov	w0, #0x3e                  	// #62
  40bda8:	b	40bce0 <ferror@plt+0x93d0>
  40bdac:	mov	w0, #0x3c                  	// #60
  40bdb0:	b	40bce0 <ferror@plt+0x93d0>
  40bdb4:	mov	w0, #0x3c                  	// #60
  40bdb8:	b	40bce0 <ferror@plt+0x93d0>
  40bdbc:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40bdc0:	str	wzr, [x0, #1644]
  40bdc4:	mov	w2, #0x0                   	// #0
  40bdc8:	ldr	w0, [sp, #96]
  40bdcc:	add	w1, w2, w0
  40bdd0:	cmp	w1, #0x54
  40bdd4:	b.hi	40be44 <ferror@plt+0x9534>  // b.pmore
  40bdd8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bddc:	add	x0, x0, #0x1e8
  40bde0:	add	x0, x0, #0x150
  40bde4:	ldrsb	w0, [x0, w1, sxtw]
  40bde8:	cmp	w0, w2
  40bdec:	b.ne	40be44 <ferror@plt+0x9534>  // b.any
  40bdf0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bdf4:	add	x0, x0, #0x1e8
  40bdf8:	add	x0, x0, #0x1a8
  40bdfc:	ldrsb	w20, [x0, w1, sxtw]
  40be00:	neg	w24, w20
  40be04:	cmp	w20, #0x0
  40be08:	b.le	40be94 <ferror@plt+0x9584>
  40be0c:	ldr	w1, [sp, #116]
  40be10:	cmp	w1, #0x0
  40be14:	cset	w0, ne  // ne = any
  40be18:	sub	w0, w1, w0
  40be1c:	str	w0, [sp, #116]
  40be20:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40be24:	ldr	x0, [x0, #1648]
  40be28:	str	x0, [x21, #8]
  40be2c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40be30:	mov	w1, #0xfffffffe            	// #-2
  40be34:	str	w1, [x0, #1644]
  40be38:	add	x21, x21, #0x8
  40be3c:	mov	x1, x19
  40be40:	b	40bf38 <ferror@plt+0x9628>
  40be44:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40be48:	add	x0, x0, #0x1e8
  40be4c:	add	x0, x0, #0x200
  40be50:	ldrsb	w24, [x0, w20, sxtw]
  40be54:	cbnz	w24, 40be94 <ferror@plt+0x9584>
  40be58:	ldr	w0, [sp, #116]
  40be5c:	cbz	w0, 40c2dc <ferror@plt+0x99cc>
  40be60:	ldr	w0, [sp, #116]
  40be64:	cmp	w0, #0x3
  40be68:	b.ne	40be80 <ferror@plt+0x9570>  // b.any
  40be6c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40be70:	ldr	w0, [x0, #1644]
  40be74:	cmp	w0, #0x0
  40be78:	b.gt	40c30c <ferror@plt+0x99fc>
  40be7c:	cbz	w0, 40c3f0 <ferror@plt+0x9ae0>
  40be80:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40be84:	add	x1, x1, #0x1e8
  40be88:	add	x3, x1, #0x150
  40be8c:	add	x4, x1, #0x1a8
  40be90:	b	40c32c <ferror@plt+0x9a1c>
  40be94:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40be98:	add	x0, x0, #0x1e8
  40be9c:	add	x0, x0, #0x240
  40bea0:	ldrsb	w20, [x0, w24, sxtw]
  40bea4:	sub	w0, w24, #0x2
  40bea8:	cmp	w0, #0x1d
  40beac:	b.hi	40bec8 <ferror@plt+0x95b8>  // b.pmore
  40beb0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40beb4:	add	x1, x1, #0x1a8
  40beb8:	ldrh	w0, [x1, w0, uxtw #1]
  40bebc:	adr	x1, 40bec8 <ferror@plt+0x95b8>
  40bec0:	add	x0, x1, w0, sxth #2
  40bec4:	br	x0
  40bec8:	mov	w0, #0x1                   	// #1
  40becc:	sub	w0, w0, w20
  40bed0:	ldr	x2, [x21, w0, sxtw #3]
  40bed4:	sub	x0, x21, w20, sxtb #3
  40bed8:	sub	x1, x19, w20, sxtb
  40bedc:	add	x21, x0, #0x8
  40bee0:	str	x2, [x0, #8]
  40bee4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bee8:	add	x0, x0, #0x1e8
  40beec:	add	x2, x0, #0x260
  40bef0:	ldrsb	w2, [x2, w24, sxtw]
  40bef4:	sub	w2, w2, #0x18
  40bef8:	ldrsb	w4, [x1]
  40befc:	add	x0, x0, #0x280
  40bf00:	ldrsb	w0, [x0, w2, sxtw]
  40bf04:	add	w0, w0, w4
  40bf08:	cmp	w0, #0x54
  40bf0c:	b.hi	40bf28 <ferror@plt+0x9618>  // b.pmore
  40bf10:	adrp	x3, 419000 <ferror@plt+0x166f0>
  40bf14:	add	x3, x3, #0x1e8
  40bf18:	add	x3, x3, #0x150
  40bf1c:	ldrsb	w3, [x3, w0, sxtw]
  40bf20:	cmp	w3, w4
  40bf24:	b.eq	40c2c8 <ferror@plt+0x99b8>  // b.none
  40bf28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40bf2c:	add	x0, x0, #0x1e8
  40bf30:	add	x0, x0, #0x288
  40bf34:	ldrsb	w20, [x0, w2, sxtw]
  40bf38:	add	x19, x1, #0x1
  40bf3c:	strb	w20, [x1, #1]
  40bf40:	sub	x0, x28, #0x1
  40bf44:	add	x0, x23, x0
  40bf48:	cmp	x19, x0
  40bf4c:	b.cc	40c004 <ferror@plt+0x96f4>  // b.lo, b.ul, b.last
  40bf50:	sub	x21, x19, x23
  40bf54:	add	x24, x21, #0x1
  40bf58:	mov	x0, #0x270f                	// #9999
  40bf5c:	cmp	x28, x0
  40bf60:	b.gt	40c37c <ferror@plt+0x9a6c>
  40bf64:	lsl	x28, x28, #1
  40bf68:	mov	x0, #0x2710                	// #10000
  40bf6c:	cmp	x28, x0
  40bf70:	csel	x28, x28, x0, le
  40bf74:	add	x0, x28, x28, lsl #3
  40bf78:	add	x0, x0, #0x7
  40bf7c:	bl	402410 <malloc@plt>
  40bf80:	mov	x27, x0
  40bf84:	cbz	x0, 40c37c <ferror@plt+0x9a6c>
  40bf88:	str	x0, [sp, #120]
  40bf8c:	mov	x19, x24
  40bf90:	mov	x2, x24
  40bf94:	mov	x1, x23
  40bf98:	bl	402230 <memcpy@plt>
  40bf9c:	add	x24, x28, #0xe
  40bfa0:	adds	x0, x28, #0x7
  40bfa4:	csel	x24, x24, x0, mi  // mi = first
  40bfa8:	and	x24, x24, #0xfffffffffffffff8
  40bfac:	add	x24, x27, x24
  40bfb0:	lsl	x0, x19, #3
  40bfb4:	str	x0, [sp, #96]
  40bfb8:	mov	x2, x0
  40bfbc:	ldr	x1, [sp, #104]
  40bfc0:	mov	x0, x24
  40bfc4:	bl	402230 <memcpy@plt>
  40bfc8:	add	x0, sp, #0x6c8
  40bfcc:	cmp	x23, x0
  40bfd0:	b.eq	40bfdc <ferror@plt+0x96cc>  // b.none
  40bfd4:	mov	x0, x23
  40bfd8:	bl	402660 <free@plt>
  40bfdc:	add	x19, x27, x21
  40bfe0:	ldr	x0, [sp, #96]
  40bfe4:	sub	x21, x0, #0x8
  40bfe8:	add	x21, x24, x21
  40bfec:	sub	x0, x28, #0x1
  40bff0:	add	x0, x27, x0
  40bff4:	cmp	x19, x0
  40bff8:	b.cs	40c400 <ferror@plt+0x9af0>  // b.hs, b.nlast
  40bffc:	str	x24, [sp, #104]
  40c000:	mov	x23, x27
  40c004:	cmp	w20, #0x23
  40c008:	b.eq	40c3a0 <ferror@plt+0x9a90>  // b.none
  40c00c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40c010:	add	x0, x0, #0x1e8
  40c014:	ldrsb	w0, [x0, w20, sxtw]
  40c018:	str	w0, [sp, #96]
  40c01c:	cmn	w0, #0x12
  40c020:	b.eq	40be44 <ferror@plt+0x9534>  // b.none
  40c024:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c028:	ldr	w0, [x0, #1644]
  40c02c:	cmn	w0, #0x2
  40c030:	b.eq	40bbb4 <ferror@plt+0x92a4>  // b.none
  40c034:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c038:	ldr	w0, [x0, #1644]
  40c03c:	cmp	w0, #0x0
  40c040:	b.le	40bdbc <ferror@plt+0x94ac>
  40c044:	mov	w2, #0x2                   	// #2
  40c048:	cmp	w0, #0x10e
  40c04c:	b.hi	40bdc8 <ferror@plt+0x94b8>  // b.pmore
  40c050:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c054:	add	x1, x1, #0x1e8
  40c058:	add	x1, x1, #0x40
  40c05c:	ldrsb	w2, [x1, w0, sxtw]
  40c060:	b	40bdc8 <ferror@plt+0x94b8>
  40c064:	ldr	x2, [x21]
  40c068:	ldr	x0, [x25, #1048]
  40c06c:	str	x2, [x0]
  40c070:	b	40bed4 <ferror@plt+0x95c4>
  40c074:	ldur	x1, [x21, #-16]
  40c078:	mov	w0, #0x2                   	// #2
  40c07c:	bl	40b9a8 <ferror@plt+0x9098>
  40c080:	mov	x2, x0
  40c084:	ldr	x0, [x21]
  40c088:	str	x0, [x2, #8]
  40c08c:	b	40bed4 <ferror@plt+0x95c4>
  40c090:	ldur	x1, [x21, #-16]
  40c094:	mov	w0, #0x3                   	// #3
  40c098:	bl	40b9a8 <ferror@plt+0x9098>
  40c09c:	mov	x2, x0
  40c0a0:	ldr	x0, [x21]
  40c0a4:	str	x0, [x2, #8]
  40c0a8:	b	40bed4 <ferror@plt+0x95c4>
  40c0ac:	ldur	x1, [x21, #-8]
  40c0b0:	mov	w0, #0x3                   	// #3
  40c0b4:	bl	40b9a8 <ferror@plt+0x9098>
  40c0b8:	mov	x2, x0
  40c0bc:	ldr	x0, [x21]
  40c0c0:	str	x0, [x2, #8]
  40c0c4:	b	40bed4 <ferror@plt+0x95c4>
  40c0c8:	ldur	x2, [x21, #-8]
  40c0cc:	b	40bed4 <ferror@plt+0x95c4>
  40c0d0:	ldr	x1, [x21]
  40c0d4:	mov	w0, #0x4                   	// #4
  40c0d8:	bl	40b9a8 <ferror@plt+0x9098>
  40c0dc:	mov	x2, x0
  40c0e0:	b	40bed4 <ferror@plt+0x95c4>
  40c0e4:	ldr	x1, [x21]
  40c0e8:	mov	w0, #0x0                   	// #0
  40c0ec:	bl	40b9a8 <ferror@plt+0x9098>
  40c0f0:	mov	x2, x0
  40c0f4:	b	40bed4 <ferror@plt+0x95c4>
  40c0f8:	ldr	x1, [x21]
  40c0fc:	mov	w0, #0x1                   	// #1
  40c100:	bl	40b9a8 <ferror@plt+0x9098>
  40c104:	mov	x2, x0
  40c108:	b	40bed4 <ferror@plt+0x95c4>
  40c10c:	ldr	x1, [x21]
  40c110:	mov	w0, #0x5                   	// #5
  40c114:	bl	40b9a8 <ferror@plt+0x9098>
  40c118:	mov	x2, x0
  40c11c:	b	40bed4 <ferror@plt+0x95c4>
  40c120:	ldr	x1, [x21]
  40c124:	mov	w0, #0x6                   	// #6
  40c128:	bl	40b9a8 <ferror@plt+0x9098>
  40c12c:	mov	x2, x0
  40c130:	b	40bed4 <ferror@plt+0x95c4>
  40c134:	ldr	x1, [x21]
  40c138:	mov	w0, #0x6                   	// #6
  40c13c:	bl	40b9a8 <ferror@plt+0x9098>
  40c140:	mov	x1, x0
  40c144:	mov	w0, #0x4                   	// #4
  40c148:	bl	40b9a8 <ferror@plt+0x9098>
  40c14c:	mov	x2, x0
  40c150:	b	40bed4 <ferror@plt+0x95c4>
  40c154:	ldr	x1, [x21]
  40c158:	mov	w0, #0x5                   	// #5
  40c15c:	bl	40b9a8 <ferror@plt+0x9098>
  40c160:	mov	x1, x0
  40c164:	mov	w0, #0x4                   	// #4
  40c168:	bl	40b9a8 <ferror@plt+0x9098>
  40c16c:	mov	x2, x0
  40c170:	b	40bed4 <ferror@plt+0x95c4>
  40c174:	ldr	x1, [x21]
  40c178:	mov	w0, #0x0                   	// #0
  40c17c:	bl	40b9a8 <ferror@plt+0x9098>
  40c180:	mov	x2, x0
  40c184:	b	40bed4 <ferror@plt+0x95c4>
  40c188:	ldr	x1, [x21]
  40c18c:	mov	w0, #0x0                   	// #0
  40c190:	bl	40b9a8 <ferror@plt+0x9098>
  40c194:	mov	x1, x0
  40c198:	mov	w0, #0x4                   	// #4
  40c19c:	bl	40b9a8 <ferror@plt+0x9098>
  40c1a0:	mov	x2, x0
  40c1a4:	b	40bed4 <ferror@plt+0x95c4>
  40c1a8:	ldr	x1, [x21]
  40c1ac:	mov	w0, #0x7                   	// #7
  40c1b0:	bl	40b9a8 <ferror@plt+0x9098>
  40c1b4:	mov	x2, x0
  40c1b8:	b	40bed4 <ferror@plt+0x95c4>
  40c1bc:	ldr	x1, [x21]
  40c1c0:	mov	w0, #0x8                   	// #8
  40c1c4:	bl	40b9a8 <ferror@plt+0x9098>
  40c1c8:	mov	x2, x0
  40c1cc:	b	40bed4 <ferror@plt+0x95c4>
  40c1d0:	ldr	x1, [x21]
  40c1d4:	mov	w0, #0x8                   	// #8
  40c1d8:	bl	40b9a8 <ferror@plt+0x9098>
  40c1dc:	mov	x1, x0
  40c1e0:	mov	w0, #0x4                   	// #4
  40c1e4:	bl	40b9a8 <ferror@plt+0x9098>
  40c1e8:	mov	x2, x0
  40c1ec:	b	40bed4 <ferror@plt+0x95c4>
  40c1f0:	ldr	x1, [x21]
  40c1f4:	mov	w0, #0x7                   	// #7
  40c1f8:	bl	40b9a8 <ferror@plt+0x9098>
  40c1fc:	mov	x1, x0
  40c200:	mov	w0, #0x4                   	// #4
  40c204:	bl	40b9a8 <ferror@plt+0x9098>
  40c208:	mov	x2, x0
  40c20c:	b	40bed4 <ferror@plt+0x95c4>
  40c210:	ldr	x1, [x21]
  40c214:	mov	w0, #0x1                   	// #1
  40c218:	bl	40b9a8 <ferror@plt+0x9098>
  40c21c:	mov	x2, x0
  40c220:	b	40bed4 <ferror@plt+0x95c4>
  40c224:	ldr	x1, [x21]
  40c228:	mov	w0, #0x1                   	// #1
  40c22c:	bl	40b9a8 <ferror@plt+0x9098>
  40c230:	mov	x1, x0
  40c234:	mov	w0, #0x4                   	// #4
  40c238:	bl	40b9a8 <ferror@plt+0x9098>
  40c23c:	mov	x2, x0
  40c240:	b	40bed4 <ferror@plt+0x95c4>
  40c244:	ldr	x1, [x21]
  40c248:	mov	w0, #0xa                   	// #10
  40c24c:	bl	40b9a8 <ferror@plt+0x9098>
  40c250:	mov	x2, x0
  40c254:	b	40bed4 <ferror@plt+0x95c4>
  40c258:	ldr	x1, [x21]
  40c25c:	mov	w0, #0xa                   	// #10
  40c260:	bl	40b9a8 <ferror@plt+0x9098>
  40c264:	mov	x1, x0
  40c268:	mov	w0, #0x4                   	// #4
  40c26c:	bl	40b9a8 <ferror@plt+0x9098>
  40c270:	mov	x2, x0
  40c274:	b	40bed4 <ferror@plt+0x95c4>
  40c278:	ldr	x1, [x21]
  40c27c:	mov	w0, #0xb                   	// #11
  40c280:	bl	40b9a8 <ferror@plt+0x9098>
  40c284:	mov	x2, x0
  40c288:	b	40bed4 <ferror@plt+0x95c4>
  40c28c:	ldr	x1, [x21]
  40c290:	mov	w0, #0xb                   	// #11
  40c294:	bl	40b9a8 <ferror@plt+0x9098>
  40c298:	mov	x1, x0
  40c29c:	mov	w0, #0x4                   	// #4
  40c2a0:	bl	40b9a8 <ferror@plt+0x9098>
  40c2a4:	mov	x2, x0
  40c2a8:	b	40bed4 <ferror@plt+0x95c4>
  40c2ac:	mov	x1, #0x0                   	// #0
  40c2b0:	mov	w0, #0x9                   	// #9
  40c2b4:	bl	40b9a8 <ferror@plt+0x9098>
  40c2b8:	mov	x2, x0
  40c2bc:	b	40bed4 <ferror@plt+0x95c4>
  40c2c0:	mov	x2, #0x0                   	// #0
  40c2c4:	b	40bed4 <ferror@plt+0x95c4>
  40c2c8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40c2cc:	add	x2, x2, #0x1e8
  40c2d0:	add	x2, x2, #0x1a8
  40c2d4:	ldrsb	w20, [x2, w0, sxtw]
  40c2d8:	b	40bf38 <ferror@plt+0x9628>
  40c2dc:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c2e0:	ldr	w0, [x1, #1640]
  40c2e4:	add	w0, w0, #0x1
  40c2e8:	str	w0, [x1, #1640]
  40c2ec:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40c2f0:	add	x2, x2, #0x140
  40c2f4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c2f8:	add	x1, x1, #0x150
  40c2fc:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c300:	ldr	x0, [x0, #3512]
  40c304:	bl	4028d0 <fprintf@plt>
  40c308:	b	40be80 <ferror@plt+0x9570>
  40c30c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c310:	mov	w1, #0xfffffffe            	// #-2
  40c314:	str	w1, [x0, #1644]
  40c318:	b	40be80 <ferror@plt+0x9570>
  40c31c:	cmp	x19, x23
  40c320:	b.eq	40c3f8 <ferror@plt+0x9ae8>  // b.none
  40c324:	sub	x21, x21, #0x8
  40c328:	ldrsb	w20, [x19, #-1]!
  40c32c:	ldrsb	w0, [x1, w20, sxtw]
  40c330:	cmn	w0, #0x12
  40c334:	b.eq	40c31c <ferror@plt+0x9a0c>  // b.none
  40c338:	add	w0, w0, #0x1
  40c33c:	cmp	w0, #0x54
  40c340:	b.hi	40c31c <ferror@plt+0x9a0c>  // b.pmore
  40c344:	ldrsb	w2, [x3, w0, sxtw]
  40c348:	cmp	w2, #0x1
  40c34c:	b.ne	40c31c <ferror@plt+0x9a0c>  // b.any
  40c350:	ldrsb	w20, [x4, w0, sxtw]
  40c354:	cmp	w20, #0x0
  40c358:	b.le	40c31c <ferror@plt+0x9a0c>
  40c35c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c360:	ldr	x0, [x0, #1648]
  40c364:	str	x0, [x21, #8]
  40c368:	add	x21, x21, #0x8
  40c36c:	mov	x1, x19
  40c370:	mov	w0, #0x3                   	// #3
  40c374:	str	w0, [sp, #116]
  40c378:	b	40bf38 <ferror@plt+0x9628>
  40c37c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40c380:	add	x2, x2, #0x180
  40c384:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c388:	add	x1, x1, #0x150
  40c38c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c390:	ldr	x0, [x0, #3512]
  40c394:	bl	4028d0 <fprintf@plt>
  40c398:	mov	w20, #0x2                   	// #2
  40c39c:	b	40c3a4 <ferror@plt+0x9a94>
  40c3a0:	mov	w20, #0x0                   	// #0
  40c3a4:	cmp	x23, x19
  40c3a8:	b.eq	40c3b8 <ferror@plt+0x9aa8>  // b.none
  40c3ac:	sub	x19, x19, #0x1
  40c3b0:	cmp	x19, x23
  40c3b4:	b.ne	40c3ac <ferror@plt+0x9a9c>  // b.any
  40c3b8:	add	x0, sp, #0x6c8
  40c3bc:	cmp	x23, x0
  40c3c0:	b.eq	40c3cc <ferror@plt+0x9abc>  // b.none
  40c3c4:	mov	x0, x23
  40c3c8:	bl	402660 <free@plt>
  40c3cc:	mov	w0, w20
  40c3d0:	ldp	x19, x20, [sp, #16]
  40c3d4:	ldp	x21, x22, [sp, #32]
  40c3d8:	ldp	x23, x24, [sp, #48]
  40c3dc:	ldp	x25, x26, [sp, #64]
  40c3e0:	ldp	x27, x28, [sp, #80]
  40c3e4:	ldp	x29, x30, [sp]
  40c3e8:	add	sp, sp, #0x790
  40c3ec:	ret
  40c3f0:	mov	w20, #0x1                   	// #1
  40c3f4:	b	40c3a4 <ferror@plt+0x9a94>
  40c3f8:	mov	w20, #0x1                   	// #1
  40c3fc:	b	40c3b8 <ferror@plt+0x9aa8>
  40c400:	ldr	x0, [sp, #120]
  40c404:	cmp	x0, x19
  40c408:	b.eq	40c418 <ferror@plt+0x9b08>  // b.none
  40c40c:	ldr	x23, [sp, #120]
  40c410:	mov	w20, #0x1                   	// #1
  40c414:	b	40c3ac <ferror@plt+0x9a9c>
  40c418:	mov	x23, x0
  40c41c:	mov	w20, #0x1                   	// #1
  40c420:	b	40c3c4 <ferror@plt+0x9ab4>
  40c424:	ldrb	w0, [x27]
  40c428:	cmp	w0, #0x20
  40c42c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c430:	b.ne	40c448 <ferror@plt+0x9b38>  // b.any
  40c434:	ldrb	w0, [x27, #1]!
  40c438:	cmp	w0, #0x20
  40c43c:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c440:	b.eq	40c434 <ferror@plt+0x9b24>  // b.none
  40c444:	cbz	w0, 40bb40 <ferror@plt+0x9230>
  40c448:	ldrb	w0, [x27]
  40c44c:	and	w1, w0, #0xffffffdf
  40c450:	tst	w1, #0xff
  40c454:	mov	x2, x27
  40c458:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40c45c:	b.ne	40bb74 <ferror@plt+0x9264>  // b.any
  40c460:	ldrb	w0, [x2]
  40c464:	cbnz	w0, 40bba4 <ferror@plt+0x9294>
  40c468:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40c46c:	str	x2, [x0, #1328]
  40c470:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40c474:	add	x1, x1, #0xff0
  40c478:	mov	x0, x27
  40c47c:	bl	4025f0 <strcmp@plt>
  40c480:	cbz	w0, 40bcec <ferror@plt+0x93dc>
  40c484:	adrp	x1, 418000 <ferror@plt+0x156f0>
  40c488:	add	x1, x1, #0xff8
  40c48c:	mov	x0, x27
  40c490:	bl	4025f0 <strcmp@plt>
  40c494:	cbz	w0, 40bcf4 <ferror@plt+0x93e4>
  40c498:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c49c:	add	x1, x1, #0x0
  40c4a0:	mov	x0, x27
  40c4a4:	bl	4025f0 <strcmp@plt>
  40c4a8:	cbz	w0, 40bcfc <ferror@plt+0x93ec>
  40c4ac:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c4b0:	add	x1, x1, #0x8
  40c4b4:	mov	x0, x27
  40c4b8:	bl	4025f0 <strcmp@plt>
  40c4bc:	cbz	w0, 40bd04 <ferror@plt+0x93f4>
  40c4c0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c4c4:	add	x1, x1, #0x10
  40c4c8:	mov	x0, x27
  40c4cc:	bl	4025f0 <strcmp@plt>
  40c4d0:	cbz	w0, 40bd0c <ferror@plt+0x93fc>
  40c4d4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c4d8:	add	x1, x1, #0x18
  40c4dc:	mov	x0, x27
  40c4e0:	bl	4025f0 <strcmp@plt>
  40c4e4:	cbz	w0, 40bd14 <ferror@plt+0x9404>
  40c4e8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c4ec:	add	x1, x1, #0x20
  40c4f0:	mov	x0, x27
  40c4f4:	bl	4025f0 <strcmp@plt>
  40c4f8:	cbz	w0, 40bd1c <ferror@plt+0x940c>
  40c4fc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c500:	add	x1, x1, #0x28
  40c504:	mov	x0, x27
  40c508:	bl	4025f0 <strcmp@plt>
  40c50c:	cbz	w0, 40bd24 <ferror@plt+0x9414>
  40c510:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40c514:	add	x1, x1, #0x318
  40c518:	mov	x0, x27
  40c51c:	bl	4025f0 <strcmp@plt>
  40c520:	cbz	w0, 40bd2c <ferror@plt+0x941c>
  40c524:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40c528:	add	x1, x1, #0x7d0
  40c52c:	mov	x0, x27
  40c530:	bl	4025f0 <strcmp@plt>
  40c534:	cbz	w0, 40bd34 <ferror@plt+0x9424>
  40c538:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c53c:	add	x1, x1, #0x30
  40c540:	mov	x0, x27
  40c544:	bl	4025f0 <strcmp@plt>
  40c548:	cbz	w0, 40bbcc <ferror@plt+0x92bc>
  40c54c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c550:	add	x1, x1, #0x38
  40c554:	mov	x0, x27
  40c558:	bl	4025f0 <strcmp@plt>
  40c55c:	cbz	w0, 40bbdc <ferror@plt+0x92cc>
  40c560:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c564:	add	x1, x1, #0x40
  40c568:	mov	x0, x27
  40c56c:	bl	4025f0 <strcmp@plt>
  40c570:	cbz	w0, 40bbec <ferror@plt+0x92dc>
  40c574:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c578:	add	x1, x1, #0x48
  40c57c:	mov	x0, x27
  40c580:	bl	4025f0 <strcmp@plt>
  40c584:	cbz	w0, 40bbfc <ferror@plt+0x92ec>
  40c588:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c58c:	add	x1, x1, #0x50
  40c590:	mov	x0, x27
  40c594:	bl	4025f0 <strcmp@plt>
  40c598:	cbz	w0, 40bc0c <ferror@plt+0x92fc>
  40c59c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c5a0:	add	x1, x1, #0x58
  40c5a4:	mov	x0, x27
  40c5a8:	bl	4025f0 <strcmp@plt>
  40c5ac:	cbz	w0, 40bc1c <ferror@plt+0x930c>
  40c5b0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c5b4:	add	x1, x1, #0x60
  40c5b8:	mov	x0, x27
  40c5bc:	bl	4025f0 <strcmp@plt>
  40c5c0:	cbz	w0, 40bd3c <ferror@plt+0x942c>
  40c5c4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c5c8:	add	x1, x1, #0x68
  40c5cc:	mov	x0, x27
  40c5d0:	bl	4025f0 <strcmp@plt>
  40c5d4:	cbz	w0, 40bd44 <ferror@plt+0x9434>
  40c5d8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c5dc:	add	x1, x1, #0x70
  40c5e0:	mov	x0, x27
  40c5e4:	bl	4025f0 <strcmp@plt>
  40c5e8:	cbz	w0, 40bd4c <ferror@plt+0x943c>
  40c5ec:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c5f0:	add	x1, x1, #0x78
  40c5f4:	mov	x0, x27
  40c5f8:	bl	4025f0 <strcmp@plt>
  40c5fc:	cbz	w0, 40bd54 <ferror@plt+0x9444>
  40c600:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c604:	add	x1, x1, #0x80
  40c608:	mov	x0, x27
  40c60c:	bl	4025f0 <strcmp@plt>
  40c610:	cbz	w0, 40bd5c <ferror@plt+0x944c>
  40c614:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c618:	add	x1, x1, #0x88
  40c61c:	mov	x0, x27
  40c620:	bl	4025f0 <strcmp@plt>
  40c624:	cbz	w0, 40bd64 <ferror@plt+0x9454>
  40c628:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c62c:	add	x1, x1, #0x90
  40c630:	mov	x0, x27
  40c634:	bl	4025f0 <strcmp@plt>
  40c638:	cbz	w0, 40bd6c <ferror@plt+0x945c>
  40c63c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c640:	add	x1, x1, #0x98
  40c644:	mov	x0, x27
  40c648:	bl	4025f0 <strcmp@plt>
  40c64c:	cbz	w0, 40bd74 <ferror@plt+0x9464>
  40c650:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c654:	add	x1, x1, #0xa0
  40c658:	mov	x0, x27
  40c65c:	bl	4025f0 <strcmp@plt>
  40c660:	cbz	w0, 40bd7c <ferror@plt+0x946c>
  40c664:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c668:	add	x1, x1, #0xa8
  40c66c:	mov	x0, x27
  40c670:	bl	4025f0 <strcmp@plt>
  40c674:	cbz	w0, 40bd84 <ferror@plt+0x9474>
  40c678:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c67c:	add	x1, x1, #0xb0
  40c680:	mov	x0, x27
  40c684:	bl	4025f0 <strcmp@plt>
  40c688:	cbz	w0, 40bd8c <ferror@plt+0x947c>
  40c68c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c690:	add	x1, x1, #0xb8
  40c694:	mov	x0, x27
  40c698:	bl	4025f0 <strcmp@plt>
  40c69c:	cbz	w0, 40bd94 <ferror@plt+0x9484>
  40c6a0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c6a4:	add	x1, x1, #0xc0
  40c6a8:	mov	x0, x27
  40c6ac:	bl	4025f0 <strcmp@plt>
  40c6b0:	cbz	w0, 40bd9c <ferror@plt+0x948c>
  40c6b4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c6b8:	add	x1, x1, #0xc8
  40c6bc:	mov	x0, x27
  40c6c0:	bl	4025f0 <strcmp@plt>
  40c6c4:	cbz	w0, 40bda4 <ferror@plt+0x9494>
  40c6c8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c6cc:	add	x1, x1, #0xd0
  40c6d0:	mov	x0, x27
  40c6d4:	bl	4025f0 <strcmp@plt>
  40c6d8:	cbz	w0, 40bdac <ferror@plt+0x949c>
  40c6dc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c6e0:	add	x1, x1, #0xd8
  40c6e4:	mov	x0, x27
  40c6e8:	bl	4025f0 <strcmp@plt>
  40c6ec:	cbz	w0, 40bdb4 <ferror@plt+0x94a4>
  40c6f0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40c6f4:	add	x1, x1, #0xe0
  40c6f8:	mov	x0, x27
  40c6fc:	bl	4025f0 <strcmp@plt>
  40c700:	cbz	w0, 40bc2c <ferror@plt+0x931c>
  40c704:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40c708:	ldr	w0, [x0, #1336]
  40c70c:	cmp	w0, #0x10c
  40c710:	b.eq	40bc3c <ferror@plt+0x932c>  // b.none
  40c714:	cmp	w0, #0x10e
  40c718:	b.eq	40bc7c <ferror@plt+0x936c>  // b.none
  40c71c:	sub	w0, w0, #0x105
  40c720:	cmp	w0, #0x1
  40c724:	cset	w1, ls  // ls = plast
  40c728:	mov	x0, x27
  40c72c:	bl	409a54 <ferror@plt+0x7144>
  40c730:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  40c734:	str	x0, [x1, #1648]
  40c738:	cbz	x0, 40bcb8 <ferror@plt+0x93a8>
  40c73c:	mov	w0, #0x102                 	// #258
  40c740:	b	40bce0 <ferror@plt+0x93d0>
  40c744:	mov	x2, x1
  40c748:	b	40c460 <ferror@plt+0x9b50>
  40c74c:	stp	x29, x30, [sp, #-16]!
  40c750:	mov	x29, sp
  40c754:	adrp	x4, 436000 <stdin@@GLIBC_2.17+0x2228>
  40c758:	add	x4, x4, #0x750
  40c75c:	str	w1, [x4, #4]
  40c760:	str	x2, [x4, #8]
  40c764:	str	x3, [x4, #16]
  40c768:	str	x0, [x4, #1048]
  40c76c:	bl	40b9e4 <ferror@plt+0x90d4>
  40c770:	cbnz	w0, 40c77c <ferror@plt+0x9e6c>
  40c774:	ldp	x29, x30, [sp], #16
  40c778:	ret
  40c77c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c780:	ldr	x3, [x0, #3512]
  40c784:	mov	x2, #0x8                   	// #8
  40c788:	mov	x1, #0x1                   	// #1
  40c78c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40c790:	add	x0, x0, #0x198
  40c794:	bl	4026d0 <fwrite@plt>
  40c798:	mov	w0, #0xffffffff            	// #-1
  40c79c:	b	40c774 <ferror@plt+0x9e64>
  40c7a0:	ldrh	w1, [x0, #6]
  40c7a4:	cmp	w1, #0x2
  40c7a8:	b.eq	40c7b8 <ferror@plt+0x9ea8>  // b.none
  40c7ac:	cmp	w1, #0xa
  40c7b0:	b.eq	40c808 <ferror@plt+0x9ef8>  // b.none
  40c7b4:	ret
  40c7b8:	ldr	w1, [x0, #8]
  40c7bc:	cbnz	w1, 40c7d0 <ferror@plt+0x9ec0>
  40c7c0:	ldrh	w1, [x0]
  40c7c4:	orr	w1, w1, #0x6
  40c7c8:	strh	w1, [x0]
  40c7cc:	b	40c7b4 <ferror@plt+0x9ea4>
  40c7d0:	rev	w1, w1
  40c7d4:	and	w1, w1, #0xf0000000
  40c7d8:	mov	w2, #0xe0000000            	// #-536870912
  40c7dc:	cmp	w1, w2
  40c7e0:	b.eq	40c7f4 <ferror@plt+0x9ee4>  // b.none
  40c7e4:	ldrh	w1, [x0]
  40c7e8:	orr	w1, w1, #0x2
  40c7ec:	strh	w1, [x0]
  40c7f0:	b	40c7b4 <ferror@plt+0x9ea4>
  40c7f4:	ldrh	w1, [x0]
  40c7f8:	mov	w2, #0xa                   	// #10
  40c7fc:	orr	w1, w1, w2
  40c800:	strh	w1, [x0]
  40c804:	b	40c7b4 <ferror@plt+0x9ea4>
  40c808:	ldr	w1, [x0, #8]
  40c80c:	cbnz	w1, 40c838 <ferror@plt+0x9f28>
  40c810:	ldr	w1, [x0, #12]
  40c814:	cbnz	w1, 40c838 <ferror@plt+0x9f28>
  40c818:	ldr	w1, [x0, #16]
  40c81c:	cbnz	w1, 40c838 <ferror@plt+0x9f28>
  40c820:	ldr	w1, [x0, #20]
  40c824:	cbnz	w1, 40c838 <ferror@plt+0x9f28>
  40c828:	ldrh	w1, [x0]
  40c82c:	orr	w1, w1, #0x6
  40c830:	strh	w1, [x0]
  40c834:	b	40c7b4 <ferror@plt+0x9ea4>
  40c838:	ldrb	w1, [x0, #8]
  40c83c:	cmp	w1, #0xff
  40c840:	b.eq	40c854 <ferror@plt+0x9f44>  // b.none
  40c844:	ldrh	w1, [x0]
  40c848:	orr	w1, w1, #0x2
  40c84c:	strh	w1, [x0]
  40c850:	b	40c7b4 <ferror@plt+0x9ea4>
  40c854:	ldrh	w1, [x0]
  40c858:	mov	w2, #0xa                   	// #10
  40c85c:	orr	w1, w1, w2
  40c860:	strh	w1, [x0]
  40c864:	b	40c7b4 <ferror@plt+0x9ea4>
  40c868:	stp	x29, x30, [sp, #-32]!
  40c86c:	mov	x29, sp
  40c870:	stp	x19, x20, [sp, #16]
  40c874:	mov	x20, x0
  40c878:	ldrb	w19, [x0]
  40c87c:	cbz	w19, 40c8ac <ferror@plt+0x9f9c>
  40c880:	cmp	w19, #0x2f
  40c884:	b.eq	40c8b4 <ferror@plt+0x9fa4>  // b.none
  40c888:	bl	402600 <__ctype_b_loc@plt>
  40c88c:	and	x19, x19, #0xff
  40c890:	ldr	x0, [x0]
  40c894:	ldrh	w0, [x0, x19, lsl #1]
  40c898:	tbnz	w0, #13, 40c8c4 <ferror@plt+0x9fb4>
  40c89c:	ldrb	w19, [x20, #1]!
  40c8a0:	cbnz	w19, 40c880 <ferror@plt+0x9f70>
  40c8a4:	mov	w0, #0x0                   	// #0
  40c8a8:	b	40c8b8 <ferror@plt+0x9fa8>
  40c8ac:	mov	w0, #0xffffffff            	// #-1
  40c8b0:	b	40c8b8 <ferror@plt+0x9fa8>
  40c8b4:	mov	w0, #0xffffffff            	// #-1
  40c8b8:	ldp	x19, x20, [sp, #16]
  40c8bc:	ldp	x29, x30, [sp], #32
  40c8c0:	ret
  40c8c4:	mov	w0, #0xffffffff            	// #-1
  40c8c8:	b	40c8b8 <ferror@plt+0x9fa8>
  40c8cc:	stp	x29, x30, [sp, #-272]!
  40c8d0:	mov	x29, sp
  40c8d4:	stp	x19, x20, [sp, #16]
  40c8d8:	str	x21, [sp, #32]
  40c8dc:	mov	x20, x1
  40c8e0:	mov	x21, x2
  40c8e4:	mov	x4, x1
  40c8e8:	mov	x3, x0
  40c8ec:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40c8f0:	add	x2, x2, #0x478
  40c8f4:	mov	x1, #0x80                  	// #128
  40c8f8:	add	x0, sp, #0x90
  40c8fc:	bl	4023b0 <snprintf@plt>
  40c900:	sub	w0, w0, #0x1
  40c904:	cmp	w0, #0x7e
  40c908:	b.hi	40c9b8 <ferror@plt+0xa0a8>  // b.pmore
  40c90c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40c910:	add	x1, x1, #0xd40
  40c914:	add	x0, sp, #0x90
  40c918:	bl	402730 <fopen64@plt>
  40c91c:	mov	x19, x0
  40c920:	cbz	x0, 40c9e0 <ferror@plt+0xa0d0>
  40c924:	mov	x2, x0
  40c928:	mov	w1, #0x50                  	// #80
  40c92c:	add	x0, sp, #0x40
  40c930:	bl	4028e0 <fgets@plt>
  40c934:	cbz	x0, 40ca18 <ferror@plt+0xa108>
  40c938:	mov	w1, #0xa                   	// #10
  40c93c:	add	x0, sp, #0x40
  40c940:	bl	4026b0 <strchr@plt>
  40c944:	cbz	x0, 40c94c <ferror@plt+0xa03c>
  40c948:	strb	wzr, [x0]
  40c94c:	mov	x0, x19
  40c950:	bl	4023f0 <fclose@plt>
  40c954:	add	x19, sp, #0x40
  40c958:	mov	w2, #0x0                   	// #0
  40c95c:	add	x1, sp, #0x38
  40c960:	mov	x0, x19
  40c964:	bl	402610 <strtol@plt>
  40c968:	mov	x20, x0
  40c96c:	ldr	x0, [sp, #56]
  40c970:	ldrb	w1, [x0]
  40c974:	cmp	w1, #0x0
  40c978:	ccmp	x19, x0, #0x4, eq  // eq = none
  40c97c:	b.eq	40ca44 <ferror@plt+0xa134>  // b.none
  40c980:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40c984:	add	x0, x20, x0
  40c988:	cmn	x0, #0x3
  40c98c:	b.ls	40c9a0 <ferror@plt+0xa090>  // b.plast
  40c990:	bl	402870 <__errno_location@plt>
  40c994:	ldr	w0, [x0]
  40c998:	cmp	w0, #0x22
  40c99c:	b.eq	40ca88 <ferror@plt+0xa178>  // b.none
  40c9a0:	str	x20, [x21]
  40c9a4:	mov	w0, #0x0                   	// #0
  40c9a8:	ldp	x19, x20, [sp, #16]
  40c9ac:	ldr	x21, [sp, #32]
  40c9b0:	ldp	x29, x30, [sp], #272
  40c9b4:	ret
  40c9b8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40c9bc:	ldr	x0, [x0, #3984]
  40c9c0:	ldr	x3, [x0]
  40c9c4:	mov	x2, #0x26                  	// #38
  40c9c8:	mov	x1, #0x1                   	// #1
  40c9cc:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40c9d0:	add	x0, x0, #0x490
  40c9d4:	bl	4026d0 <fwrite@plt>
  40c9d8:	mov	w0, #0xffffffff            	// #-1
  40c9dc:	b	40c9a8 <ferror@plt+0xa098>
  40c9e0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40c9e4:	ldr	x0, [x0, #3984]
  40c9e8:	ldr	x19, [x0]
  40c9ec:	bl	402870 <__errno_location@plt>
  40c9f0:	ldr	w0, [x0]
  40c9f4:	bl	402530 <strerror@plt>
  40c9f8:	mov	x3, x0
  40c9fc:	add	x2, sp, #0x90
  40ca00:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ca04:	add	x1, x1, #0x4b8
  40ca08:	mov	x0, x19
  40ca0c:	bl	4028d0 <fprintf@plt>
  40ca10:	mov	w0, #0xffffffff            	// #-1
  40ca14:	b	40c9a8 <ferror@plt+0xa098>
  40ca18:	add	x3, sp, #0x90
  40ca1c:	mov	x2, x20
  40ca20:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ca24:	add	x1, x1, #0x4c8
  40ca28:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40ca2c:	ldr	x0, [x0, #3984]
  40ca30:	ldr	x0, [x0]
  40ca34:	bl	4028d0 <fprintf@plt>
  40ca38:	mov	x0, x19
  40ca3c:	bl	4023f0 <fclose@plt>
  40ca40:	b	40ca64 <ferror@plt+0xa154>
  40ca44:	add	x3, sp, #0x90
  40ca48:	add	x2, sp, #0x40
  40ca4c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ca50:	add	x1, x1, #0x4f8
  40ca54:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40ca58:	ldr	x0, [x0, #3984]
  40ca5c:	ldr	x0, [x0]
  40ca60:	bl	4028d0 <fprintf@plt>
  40ca64:	add	x2, sp, #0x90
  40ca68:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ca6c:	add	x1, x1, #0x530
  40ca70:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40ca74:	ldr	x0, [x0, #3984]
  40ca78:	ldr	x0, [x0]
  40ca7c:	bl	4028d0 <fprintf@plt>
  40ca80:	mov	w0, #0xffffffff            	// #-1
  40ca84:	b	40c9a8 <ferror@plt+0xa098>
  40ca88:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40ca8c:	ldr	x0, [x0, #3984]
  40ca90:	ldr	x19, [x0]
  40ca94:	mov	w0, #0x22                  	// #34
  40ca98:	bl	402530 <strerror@plt>
  40ca9c:	mov	x3, x0
  40caa0:	add	x2, sp, #0x90
  40caa4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40caa8:	add	x1, x1, #0x520
  40caac:	mov	x0, x19
  40cab0:	bl	4028d0 <fprintf@plt>
  40cab4:	b	40ca64 <ferror@plt+0xa154>
  40cab8:	and	w0, w0, #0xff
  40cabc:	sub	w1, w0, #0x41
  40cac0:	and	w1, w1, #0xff
  40cac4:	cmp	w1, #0x5
  40cac8:	b.ls	40caf4 <ferror@plt+0xa1e4>  // b.plast
  40cacc:	sub	w1, w0, #0x61
  40cad0:	and	w1, w1, #0xff
  40cad4:	cmp	w1, #0x5
  40cad8:	b.ls	40cafc <ferror@plt+0xa1ec>  // b.plast
  40cadc:	sub	w1, w0, #0x30
  40cae0:	and	w1, w1, #0xff
  40cae4:	sub	w0, w0, #0x30
  40cae8:	cmp	w1, #0xa
  40caec:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  40caf0:	ret
  40caf4:	sub	w0, w0, #0x37
  40caf8:	b	40caf0 <ferror@plt+0xa1e0>
  40cafc:	sub	w0, w0, #0x57
  40cb00:	b	40caf0 <ferror@plt+0xa1e0>
  40cb04:	cbz	x1, 40cb70 <ferror@plt+0xa260>
  40cb08:	stp	x29, x30, [sp, #-48]!
  40cb0c:	mov	x29, sp
  40cb10:	stp	x19, x20, [sp, #16]
  40cb14:	mov	x20, x0
  40cb18:	mov	x19, x1
  40cb1c:	ldrb	w0, [x1]
  40cb20:	cbz	w0, 40cb78 <ferror@plt+0xa268>
  40cb24:	add	x1, sp, #0x28
  40cb28:	mov	x0, x19
  40cb2c:	bl	402610 <strtol@plt>
  40cb30:	ldr	x1, [sp, #40]
  40cb34:	cmp	x1, #0x0
  40cb38:	ccmp	x1, x19, #0x4, ne  // ne = any
  40cb3c:	b.eq	40cb80 <ferror@plt+0xa270>  // b.none
  40cb40:	ldrb	w1, [x1]
  40cb44:	cbnz	w1, 40cb88 <ferror@plt+0xa278>
  40cb48:	mov	x1, #0xffffffff80000000    	// #-2147483648
  40cb4c:	add	x1, x0, x1
  40cb50:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  40cb54:	cmp	x1, x2
  40cb58:	b.ls	40cb90 <ferror@plt+0xa280>  // b.plast
  40cb5c:	str	w0, [x20]
  40cb60:	mov	w0, #0x0                   	// #0
  40cb64:	ldp	x19, x20, [sp, #16]
  40cb68:	ldp	x29, x30, [sp], #48
  40cb6c:	ret
  40cb70:	mov	w0, #0xffffffff            	// #-1
  40cb74:	ret
  40cb78:	mov	w0, #0xffffffff            	// #-1
  40cb7c:	b	40cb64 <ferror@plt+0xa254>
  40cb80:	mov	w0, #0xffffffff            	// #-1
  40cb84:	b	40cb64 <ferror@plt+0xa254>
  40cb88:	mov	w0, #0xffffffff            	// #-1
  40cb8c:	b	40cb64 <ferror@plt+0xa254>
  40cb90:	mov	w0, #0xffffffff            	// #-1
  40cb94:	b	40cb64 <ferror@plt+0xa254>
  40cb98:	rev	w1, w0
  40cb9c:	neg	w0, w1
  40cba0:	bics	w0, w0, w1
  40cba4:	b.ne	40cbc4 <ferror@plt+0xa2b4>  // b.any
  40cba8:	cbz	w1, 40cbbc <ferror@plt+0xa2ac>
  40cbac:	add	w0, w0, #0x1
  40cbb0:	lsl	w1, w1, #1
  40cbb4:	cbnz	w1, 40cbac <ferror@plt+0xa29c>
  40cbb8:	ret
  40cbbc:	mov	w0, w1
  40cbc0:	b	40cbb8 <ferror@plt+0xa2a8>
  40cbc4:	mov	w0, #0xffffffff            	// #-1
  40cbc8:	b	40cbb8 <ferror@plt+0xa2a8>
  40cbcc:	cbz	x1, 40cc30 <ferror@plt+0xa320>
  40cbd0:	stp	x29, x30, [sp, #-48]!
  40cbd4:	mov	x29, sp
  40cbd8:	stp	x19, x20, [sp, #16]
  40cbdc:	mov	x20, x0
  40cbe0:	mov	x19, x1
  40cbe4:	ldrb	w0, [x1]
  40cbe8:	cbz	w0, 40cc38 <ferror@plt+0xa328>
  40cbec:	add	x1, sp, #0x28
  40cbf0:	mov	x0, x19
  40cbf4:	bl	402250 <strtoul@plt>
  40cbf8:	ldr	x1, [sp, #40]
  40cbfc:	cmp	x1, #0x0
  40cc00:	ccmp	x1, x19, #0x4, ne  // ne = any
  40cc04:	b.eq	40cc40 <ferror@plt+0xa330>  // b.none
  40cc08:	ldrb	w1, [x1]
  40cc0c:	cbnz	w1, 40cc48 <ferror@plt+0xa338>
  40cc10:	mov	x1, #0xffffffff            	// #4294967295
  40cc14:	cmp	x0, x1
  40cc18:	b.hi	40cc50 <ferror@plt+0xa340>  // b.pmore
  40cc1c:	str	w0, [x20]
  40cc20:	mov	w0, #0x0                   	// #0
  40cc24:	ldp	x19, x20, [sp, #16]
  40cc28:	ldp	x29, x30, [sp], #48
  40cc2c:	ret
  40cc30:	mov	w0, #0xffffffff            	// #-1
  40cc34:	ret
  40cc38:	mov	w0, #0xffffffff            	// #-1
  40cc3c:	b	40cc24 <ferror@plt+0xa314>
  40cc40:	mov	w0, #0xffffffff            	// #-1
  40cc44:	b	40cc24 <ferror@plt+0xa314>
  40cc48:	mov	w0, #0xffffffff            	// #-1
  40cc4c:	b	40cc24 <ferror@plt+0xa314>
  40cc50:	mov	w0, #0xffffffff            	// #-1
  40cc54:	b	40cc24 <ferror@plt+0xa314>
  40cc58:	stp	x29, x30, [sp, #-80]!
  40cc5c:	mov	x29, sp
  40cc60:	stp	x19, x20, [sp, #16]
  40cc64:	stp	x21, x22, [sp, #32]
  40cc68:	str	d8, [sp, #48]
  40cc6c:	mov	x22, x0
  40cc70:	mov	x20, x1
  40cc74:	mov	x21, x2
  40cc78:	mov	w1, #0x2e                  	// #46
  40cc7c:	mov	x0, x20
  40cc80:	bl	4026b0 <strchr@plt>
  40cc84:	cbz	x0, 40ccf8 <ferror@plt+0xa3e8>
  40cc88:	add	x1, sp, #0x48
  40cc8c:	mov	x0, x20
  40cc90:	bl	4022c0 <strtod@plt>
  40cc94:	fmov	d8, d0
  40cc98:	fcmpe	d0, #0.0
  40cc9c:	b.mi	40ce14 <ferror@plt+0xa504>  // b.first
  40cca0:	ldr	x0, [sp, #72]
  40cca4:	cmp	x0, #0x0
  40cca8:	ccmp	x0, x20, #0x4, ne  // ne = any
  40ccac:	b.eq	40ce1c <ferror@plt+0xa50c>  // b.none
  40ccb0:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  40ccb4:	fmov	d0, x0
  40ccb8:	fcmp	d8, d0
  40ccbc:	b.ne	40cd28 <ferror@plt+0xa418>  // b.any
  40ccc0:	bl	402870 <__errno_location@plt>
  40ccc4:	ldr	w0, [x0]
  40ccc8:	cmp	w0, #0x22
  40cccc:	b.eq	40ce24 <ferror@plt+0xa514>  // b.none
  40ccd0:	ldr	x19, [sp, #72]
  40ccd4:	mov	w0, #0x1                   	// #1
  40ccd8:	str	w0, [x21]
  40ccdc:	ldrb	w0, [x19]
  40cce0:	cbnz	w0, 40cd3c <ferror@plt+0xa42c>
  40cce4:	mov	w0, #0xffffffff            	// #-1
  40cce8:	add	w0, w0, #0x1
  40ccec:	str	w0, [x22]
  40ccf0:	mov	w0, #0x0                   	// #0
  40ccf4:	b	40cda4 <ferror@plt+0xa494>
  40ccf8:	mov	w2, #0x0                   	// #0
  40ccfc:	add	x1, sp, #0x48
  40cd00:	mov	x0, x20
  40cd04:	bl	402250 <strtoul@plt>
  40cd08:	mov	x19, x0
  40cd0c:	ldr	x0, [sp, #72]
  40cd10:	cmp	x0, #0x0
  40cd14:	ccmp	x0, x20, #0x4, ne  // ne = any
  40cd18:	b.eq	40ce2c <ferror@plt+0xa51c>  // b.none
  40cd1c:	cmn	x19, #0x1
  40cd20:	b.eq	40cdb8 <ferror@plt+0xa4a8>  // b.none
  40cd24:	ucvtf	d8, x19
  40cd28:	ldr	x19, [sp, #72]
  40cd2c:	mov	w0, #0x1                   	// #1
  40cd30:	str	w0, [x21]
  40cd34:	ldrb	w0, [x19]
  40cd38:	cbz	w0, 40cd8c <ferror@plt+0xa47c>
  40cd3c:	str	wzr, [x21]
  40cd40:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40cd44:	add	x1, x1, #0x4b0
  40cd48:	mov	x0, x19
  40cd4c:	bl	4024e0 <strcasecmp@plt>
  40cd50:	cbz	w0, 40cd7c <ferror@plt+0xa46c>
  40cd54:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40cd58:	add	x1, x1, #0x760
  40cd5c:	mov	x0, x19
  40cd60:	bl	4024e0 <strcasecmp@plt>
  40cd64:	cbz	w0, 40cd7c <ferror@plt+0xa46c>
  40cd68:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cd6c:	add	x1, x1, #0x548
  40cd70:	mov	x0, x19
  40cd74:	bl	4024e0 <strcasecmp@plt>
  40cd78:	cbnz	w0, 40cdd0 <ferror@plt+0xa4c0>
  40cd7c:	mov	x0, #0x400000000000        	// #70368744177664
  40cd80:	movk	x0, #0x408f, lsl #48
  40cd84:	fmov	d0, x0
  40cd88:	fmul	d8, d8, d0
  40cd8c:	fcvtzu	w0, d8
  40cd90:	ucvtf	d0, w0
  40cd94:	fcmpe	d0, d8
  40cd98:	b.mi	40cce8 <ferror@plt+0xa3d8>  // b.first
  40cd9c:	str	w0, [x22]
  40cda0:	mov	w0, #0x0                   	// #0
  40cda4:	ldp	x19, x20, [sp, #16]
  40cda8:	ldp	x21, x22, [sp, #32]
  40cdac:	ldr	d8, [sp, #48]
  40cdb0:	ldp	x29, x30, [sp], #80
  40cdb4:	ret
  40cdb8:	bl	402870 <__errno_location@plt>
  40cdbc:	ldr	w0, [x0]
  40cdc0:	cmp	w0, #0x22
  40cdc4:	b.ne	40cd24 <ferror@plt+0xa414>  // b.any
  40cdc8:	mov	w0, #0xffffffff            	// #-1
  40cdcc:	b	40cda4 <ferror@plt+0xa494>
  40cdd0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cdd4:	add	x1, x1, #0x550
  40cdd8:	mov	x0, x19
  40cddc:	bl	4024e0 <strcasecmp@plt>
  40cde0:	cbz	w0, 40cd8c <ferror@plt+0xa47c>
  40cde4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cde8:	add	x1, x1, #0x558
  40cdec:	mov	x0, x19
  40cdf0:	bl	4024e0 <strcasecmp@plt>
  40cdf4:	cbz	w0, 40cd8c <ferror@plt+0xa47c>
  40cdf8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40cdfc:	add	x1, x1, #0x560
  40ce00:	mov	x0, x19
  40ce04:	bl	4024e0 <strcasecmp@plt>
  40ce08:	cbz	w0, 40cd8c <ferror@plt+0xa47c>
  40ce0c:	mov	w0, #0xffffffff            	// #-1
  40ce10:	b	40cda4 <ferror@plt+0xa494>
  40ce14:	mov	w0, #0xffffffff            	// #-1
  40ce18:	b	40cda4 <ferror@plt+0xa494>
  40ce1c:	mov	w0, #0xffffffff            	// #-1
  40ce20:	b	40cda4 <ferror@plt+0xa494>
  40ce24:	mov	w0, #0xffffffff            	// #-1
  40ce28:	b	40cda4 <ferror@plt+0xa494>
  40ce2c:	mov	w0, #0xffffffff            	// #-1
  40ce30:	b	40cda4 <ferror@plt+0xa494>
  40ce34:	cbz	x1, 40ceb8 <ferror@plt+0xa5a8>
  40ce38:	stp	x29, x30, [sp, #-64]!
  40ce3c:	mov	x29, sp
  40ce40:	stp	x19, x20, [sp, #16]
  40ce44:	str	x21, [sp, #32]
  40ce48:	mov	x21, x0
  40ce4c:	mov	x19, x1
  40ce50:	ldrb	w0, [x1]
  40ce54:	cbz	w0, 40cec0 <ferror@plt+0xa5b0>
  40ce58:	add	x1, sp, #0x38
  40ce5c:	mov	x0, x19
  40ce60:	bl	4026c0 <strtoull@plt>
  40ce64:	mov	x20, x0
  40ce68:	ldr	x1, [sp, #56]
  40ce6c:	cmp	x1, #0x0
  40ce70:	ccmp	x1, x19, #0x4, ne  // ne = any
  40ce74:	b.eq	40cec8 <ferror@plt+0xa5b8>  // b.none
  40ce78:	ldrb	w0, [x1]
  40ce7c:	cbnz	w0, 40ced0 <ferror@plt+0xa5c0>
  40ce80:	cmn	x20, #0x1
  40ce84:	b.eq	40cea0 <ferror@plt+0xa590>  // b.none
  40ce88:	str	x20, [x21]
  40ce8c:	mov	w0, #0x0                   	// #0
  40ce90:	ldp	x19, x20, [sp, #16]
  40ce94:	ldr	x21, [sp, #32]
  40ce98:	ldp	x29, x30, [sp], #64
  40ce9c:	ret
  40cea0:	bl	402870 <__errno_location@plt>
  40cea4:	ldr	w0, [x0]
  40cea8:	cmp	w0, #0x22
  40ceac:	b.ne	40ce88 <ferror@plt+0xa578>  // b.any
  40ceb0:	mov	w0, #0xffffffff            	// #-1
  40ceb4:	b	40ce90 <ferror@plt+0xa580>
  40ceb8:	mov	w0, #0xffffffff            	// #-1
  40cebc:	ret
  40cec0:	mov	w0, #0xffffffff            	// #-1
  40cec4:	b	40ce90 <ferror@plt+0xa580>
  40cec8:	mov	w0, #0xffffffff            	// #-1
  40cecc:	b	40ce90 <ferror@plt+0xa580>
  40ced0:	mov	w0, #0xffffffff            	// #-1
  40ced4:	b	40ce90 <ferror@plt+0xa580>
  40ced8:	cbz	x1, 40cf3c <ferror@plt+0xa62c>
  40cedc:	stp	x29, x30, [sp, #-48]!
  40cee0:	mov	x29, sp
  40cee4:	stp	x19, x20, [sp, #16]
  40cee8:	mov	x20, x0
  40ceec:	mov	x19, x1
  40cef0:	ldrb	w0, [x1]
  40cef4:	cbz	w0, 40cf44 <ferror@plt+0xa634>
  40cef8:	add	x1, sp, #0x28
  40cefc:	mov	x0, x19
  40cf00:	bl	402250 <strtoul@plt>
  40cf04:	ldr	x1, [sp, #40]
  40cf08:	cmp	x1, #0x0
  40cf0c:	ccmp	x1, x19, #0x4, ne  // ne = any
  40cf10:	b.eq	40cf4c <ferror@plt+0xa63c>  // b.none
  40cf14:	ldrb	w1, [x1]
  40cf18:	cbnz	w1, 40cf54 <ferror@plt+0xa644>
  40cf1c:	mov	x1, #0xffffffff            	// #4294967295
  40cf20:	cmp	x0, x1
  40cf24:	b.hi	40cf5c <ferror@plt+0xa64c>  // b.pmore
  40cf28:	str	w0, [x20]
  40cf2c:	mov	w0, #0x0                   	// #0
  40cf30:	ldp	x19, x20, [sp, #16]
  40cf34:	ldp	x29, x30, [sp], #48
  40cf38:	ret
  40cf3c:	mov	w0, #0xffffffff            	// #-1
  40cf40:	ret
  40cf44:	mov	w0, #0xffffffff            	// #-1
  40cf48:	b	40cf30 <ferror@plt+0xa620>
  40cf4c:	mov	w0, #0xffffffff            	// #-1
  40cf50:	b	40cf30 <ferror@plt+0xa620>
  40cf54:	mov	w0, #0xffffffff            	// #-1
  40cf58:	b	40cf30 <ferror@plt+0xa620>
  40cf5c:	mov	w0, #0xffffffff            	// #-1
  40cf60:	b	40cf30 <ferror@plt+0xa620>
  40cf64:	cbz	x1, 40cfc8 <ferror@plt+0xa6b8>
  40cf68:	stp	x29, x30, [sp, #-48]!
  40cf6c:	mov	x29, sp
  40cf70:	stp	x19, x20, [sp, #16]
  40cf74:	mov	x20, x0
  40cf78:	mov	x19, x1
  40cf7c:	ldrb	w0, [x1]
  40cf80:	cbz	w0, 40cfd0 <ferror@plt+0xa6c0>
  40cf84:	add	x1, sp, #0x28
  40cf88:	mov	x0, x19
  40cf8c:	bl	402250 <strtoul@plt>
  40cf90:	ldr	x1, [sp, #40]
  40cf94:	cmp	x1, #0x0
  40cf98:	ccmp	x1, x19, #0x4, ne  // ne = any
  40cf9c:	b.eq	40cfd8 <ferror@plt+0xa6c8>  // b.none
  40cfa0:	ldrb	w1, [x1]
  40cfa4:	cbnz	w1, 40cfe0 <ferror@plt+0xa6d0>
  40cfa8:	mov	x1, #0xffff                	// #65535
  40cfac:	cmp	x0, x1
  40cfb0:	b.hi	40cfe8 <ferror@plt+0xa6d8>  // b.pmore
  40cfb4:	strh	w0, [x20]
  40cfb8:	mov	w0, #0x0                   	// #0
  40cfbc:	ldp	x19, x20, [sp, #16]
  40cfc0:	ldp	x29, x30, [sp], #48
  40cfc4:	ret
  40cfc8:	mov	w0, #0xffffffff            	// #-1
  40cfcc:	ret
  40cfd0:	mov	w0, #0xffffffff            	// #-1
  40cfd4:	b	40cfbc <ferror@plt+0xa6ac>
  40cfd8:	mov	w0, #0xffffffff            	// #-1
  40cfdc:	b	40cfbc <ferror@plt+0xa6ac>
  40cfe0:	mov	w0, #0xffffffff            	// #-1
  40cfe4:	b	40cfbc <ferror@plt+0xa6ac>
  40cfe8:	mov	w0, #0xffffffff            	// #-1
  40cfec:	b	40cfbc <ferror@plt+0xa6ac>
  40cff0:	cbz	x1, 40d050 <ferror@plt+0xa740>
  40cff4:	stp	x29, x30, [sp, #-48]!
  40cff8:	mov	x29, sp
  40cffc:	stp	x19, x20, [sp, #16]
  40d000:	mov	x20, x0
  40d004:	mov	x19, x1
  40d008:	ldrb	w0, [x1]
  40d00c:	cbz	w0, 40d058 <ferror@plt+0xa748>
  40d010:	add	x1, sp, #0x28
  40d014:	mov	x0, x19
  40d018:	bl	402250 <strtoul@plt>
  40d01c:	ldr	x1, [sp, #40]
  40d020:	cmp	x1, #0x0
  40d024:	ccmp	x1, x19, #0x4, ne  // ne = any
  40d028:	b.eq	40d060 <ferror@plt+0xa750>  // b.none
  40d02c:	ldrb	w1, [x1]
  40d030:	cbnz	w1, 40d068 <ferror@plt+0xa758>
  40d034:	cmp	x0, #0xff
  40d038:	b.hi	40d070 <ferror@plt+0xa760>  // b.pmore
  40d03c:	strb	w0, [x20]
  40d040:	mov	w0, #0x0                   	// #0
  40d044:	ldp	x19, x20, [sp, #16]
  40d048:	ldp	x29, x30, [sp], #48
  40d04c:	ret
  40d050:	mov	w0, #0xffffffff            	// #-1
  40d054:	ret
  40d058:	mov	w0, #0xffffffff            	// #-1
  40d05c:	b	40d044 <ferror@plt+0xa734>
  40d060:	mov	w0, #0xffffffff            	// #-1
  40d064:	b	40d044 <ferror@plt+0xa734>
  40d068:	mov	w0, #0xffffffff            	// #-1
  40d06c:	b	40d044 <ferror@plt+0xa734>
  40d070:	mov	w0, #0xffffffff            	// #-1
  40d074:	b	40d044 <ferror@plt+0xa734>
  40d078:	stp	x29, x30, [sp, #-64]!
  40d07c:	mov	x29, sp
  40d080:	stp	x19, x20, [sp, #16]
  40d084:	stp	x21, x22, [sp, #32]
  40d088:	mov	x22, x0
  40d08c:	mov	x19, x1
  40d090:	mov	w21, w2
  40d094:	bl	402870 <__errno_location@plt>
  40d098:	str	wzr, [x0]
  40d09c:	cbz	x19, 40d10c <ferror@plt+0xa7fc>
  40d0a0:	mov	x20, x0
  40d0a4:	ldrb	w0, [x19]
  40d0a8:	cbz	w0, 40d114 <ferror@plt+0xa804>
  40d0ac:	mov	w2, w21
  40d0b0:	add	x1, sp, #0x38
  40d0b4:	mov	x0, x19
  40d0b8:	bl	4022a0 <strtoll@plt>
  40d0bc:	mov	x1, x0
  40d0c0:	ldr	x0, [sp, #56]
  40d0c4:	cmp	x0, #0x0
  40d0c8:	ccmp	x0, x19, #0x4, ne  // ne = any
  40d0cc:	b.eq	40d11c <ferror@plt+0xa80c>  // b.none
  40d0d0:	ldrb	w0, [x0]
  40d0d4:	cbnz	w0, 40d124 <ferror@plt+0xa814>
  40d0d8:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40d0dc:	add	x0, x1, x0
  40d0e0:	cmn	x0, #0x3
  40d0e4:	b.ls	40d0f4 <ferror@plt+0xa7e4>  // b.plast
  40d0e8:	ldr	w0, [x20]
  40d0ec:	cmp	w0, #0x22
  40d0f0:	b.eq	40d12c <ferror@plt+0xa81c>  // b.none
  40d0f4:	str	x1, [x22]
  40d0f8:	mov	w0, #0x0                   	// #0
  40d0fc:	ldp	x19, x20, [sp, #16]
  40d100:	ldp	x21, x22, [sp, #32]
  40d104:	ldp	x29, x30, [sp], #64
  40d108:	ret
  40d10c:	mov	w0, #0xffffffff            	// #-1
  40d110:	b	40d0fc <ferror@plt+0xa7ec>
  40d114:	mov	w0, #0xffffffff            	// #-1
  40d118:	b	40d0fc <ferror@plt+0xa7ec>
  40d11c:	mov	w0, #0xffffffff            	// #-1
  40d120:	b	40d0fc <ferror@plt+0xa7ec>
  40d124:	mov	w0, #0xffffffff            	// #-1
  40d128:	b	40d0fc <ferror@plt+0xa7ec>
  40d12c:	mov	w0, #0xffffffff            	// #-1
  40d130:	b	40d0fc <ferror@plt+0xa7ec>
  40d134:	stp	x29, x30, [sp, #-64]!
  40d138:	mov	x29, sp
  40d13c:	stp	x19, x20, [sp, #16]
  40d140:	str	x21, [sp, #32]
  40d144:	mov	x21, x0
  40d148:	mov	x19, x1
  40d14c:	mov	w20, w2
  40d150:	bl	402870 <__errno_location@plt>
  40d154:	str	wzr, [x0]
  40d158:	cbz	x19, 40d1b8 <ferror@plt+0xa8a8>
  40d15c:	ldrb	w0, [x19]
  40d160:	cbz	w0, 40d1c0 <ferror@plt+0xa8b0>
  40d164:	mov	w2, w20
  40d168:	add	x1, sp, #0x38
  40d16c:	mov	x0, x19
  40d170:	bl	402610 <strtol@plt>
  40d174:	ldr	x1, [sp, #56]
  40d178:	cmp	x1, #0x0
  40d17c:	ccmp	x1, x19, #0x4, ne  // ne = any
  40d180:	b.eq	40d1c8 <ferror@plt+0xa8b8>  // b.none
  40d184:	ldrb	w1, [x1]
  40d188:	cbnz	w1, 40d1d0 <ferror@plt+0xa8c0>
  40d18c:	mov	x1, #0xffffffff80000000    	// #-2147483648
  40d190:	add	x1, x0, x1
  40d194:	mov	x2, #0xfffffffeffffffff    	// #-4294967297
  40d198:	cmp	x1, x2
  40d19c:	b.ls	40d1d8 <ferror@plt+0xa8c8>  // b.plast
  40d1a0:	str	w0, [x21]
  40d1a4:	mov	w0, #0x0                   	// #0
  40d1a8:	ldp	x19, x20, [sp, #16]
  40d1ac:	ldr	x21, [sp, #32]
  40d1b0:	ldp	x29, x30, [sp], #64
  40d1b4:	ret
  40d1b8:	mov	w0, #0xffffffff            	// #-1
  40d1bc:	b	40d1a8 <ferror@plt+0xa898>
  40d1c0:	mov	w0, #0xffffffff            	// #-1
  40d1c4:	b	40d1a8 <ferror@plt+0xa898>
  40d1c8:	mov	w0, #0xffffffff            	// #-1
  40d1cc:	b	40d1a8 <ferror@plt+0xa898>
  40d1d0:	mov	w0, #0xffffffff            	// #-1
  40d1d4:	b	40d1a8 <ferror@plt+0xa898>
  40d1d8:	mov	w0, #0xffffffff            	// #-1
  40d1dc:	b	40d1a8 <ferror@plt+0xa898>
  40d1e0:	stp	x29, x30, [sp, #-48]!
  40d1e4:	mov	x29, sp
  40d1e8:	str	x19, [sp, #16]
  40d1ec:	mov	x19, x0
  40d1f0:	add	x0, sp, #0x28
  40d1f4:	bl	40ce34 <ferror@plt+0xa524>
  40d1f8:	cbnz	w0, 40d214 <ferror@plt+0xa904>
  40d1fc:	ldr	x1, [sp, #40]
  40d200:	lsr	x2, x1, #32
  40d204:	rev	w1, w1
  40d208:	rev	w2, w2
  40d20c:	orr	x1, x2, x1, lsl #32
  40d210:	str	x1, [x19]
  40d214:	ldr	x19, [sp, #16]
  40d218:	ldp	x29, x30, [sp], #48
  40d21c:	ret
  40d220:	stp	x29, x30, [sp, #-48]!
  40d224:	mov	x29, sp
  40d228:	str	x19, [sp, #16]
  40d22c:	mov	x19, x0
  40d230:	add	x0, sp, #0x2c
  40d234:	bl	40ced8 <ferror@plt+0xa5c8>
  40d238:	cbnz	w0, 40d248 <ferror@plt+0xa938>
  40d23c:	ldr	w1, [sp, #44]
  40d240:	rev	w1, w1
  40d244:	str	w1, [x19]
  40d248:	ldr	x19, [sp, #16]
  40d24c:	ldp	x29, x30, [sp], #48
  40d250:	ret
  40d254:	stp	x29, x30, [sp, #-48]!
  40d258:	mov	x29, sp
  40d25c:	str	x19, [sp, #16]
  40d260:	mov	x19, x0
  40d264:	add	x0, sp, #0x2e
  40d268:	bl	40cf64 <ferror@plt+0xa654>
  40d26c:	cbnz	w0, 40d27c <ferror@plt+0xa96c>
  40d270:	ldrh	w1, [sp, #46]
  40d274:	rev16	w1, w1
  40d278:	strh	w1, [x19]
  40d27c:	ldr	x19, [sp, #16]
  40d280:	ldp	x29, x30, [sp], #48
  40d284:	ret
  40d288:	stp	x29, x30, [sp, #-96]!
  40d28c:	mov	x29, sp
  40d290:	stp	x19, x20, [sp, #16]
  40d294:	stp	x21, x22, [sp, #32]
  40d298:	stp	x23, x24, [sp, #48]
  40d29c:	str	x25, [sp, #64]
  40d2a0:	mov	x22, x0
  40d2a4:	mov	x19, x1
  40d2a8:	add	x21, sp, #0x58
  40d2ac:	mov	w20, #0x0                   	// #0
  40d2b0:	add	x25, sp, #0x50
  40d2b4:	mov	w24, #0x10                  	// #16
  40d2b8:	mov	x23, #0xffff                	// #65535
  40d2bc:	mov	w2, w24
  40d2c0:	mov	x1, x25
  40d2c4:	mov	x0, x19
  40d2c8:	bl	402250 <strtoul@plt>
  40d2cc:	cmp	x0, x23
  40d2d0:	b.hi	40d320 <ferror@plt+0xaa10>  // b.pmore
  40d2d4:	ldr	x1, [sp, #80]
  40d2d8:	cmp	x1, x19
  40d2dc:	b.eq	40d320 <ferror@plt+0xaa10>  // b.none
  40d2e0:	rev16	w0, w0
  40d2e4:	strh	w0, [x21]
  40d2e8:	ldrb	w0, [x1]
  40d2ec:	cbz	w0, 40d310 <ferror@plt+0xaa00>
  40d2f0:	cmp	w0, #0x3a
  40d2f4:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  40d2f8:	b.eq	40d320 <ferror@plt+0xaa10>  // b.none
  40d2fc:	add	x19, x1, #0x1
  40d300:	add	w20, w20, #0x1
  40d304:	add	x21, x21, #0x2
  40d308:	cmp	w20, #0x4
  40d30c:	b.ne	40d2bc <ferror@plt+0xa9ac>  // b.any
  40d310:	ldr	x0, [sp, #88]
  40d314:	str	x0, [x22]
  40d318:	mov	w0, #0x1                   	// #1
  40d31c:	b	40d324 <ferror@plt+0xaa14>
  40d320:	mov	w0, #0xffffffff            	// #-1
  40d324:	ldp	x19, x20, [sp, #16]
  40d328:	ldp	x21, x22, [sp, #32]
  40d32c:	ldp	x23, x24, [sp, #48]
  40d330:	ldr	x25, [sp, #64]
  40d334:	ldp	x29, x30, [sp], #96
  40d338:	ret
  40d33c:	mov	w1, w0
  40d340:	cmp	w0, #0xa
  40d344:	b.eq	40d384 <ferror@plt+0xaa74>  // b.none
  40d348:	b.le	40d368 <ferror@plt+0xaa58>
  40d34c:	mov	w0, #0x10                  	// #16
  40d350:	cmp	w1, #0xc
  40d354:	b.eq	40d380 <ferror@plt+0xaa70>  // b.none
  40d358:	cmp	w1, #0x1c
  40d35c:	mov	w0, #0x14                  	// #20
  40d360:	csel	w0, w0, wzr, eq  // eq = none
  40d364:	b	40d380 <ferror@plt+0xaa70>
  40d368:	mov	w0, #0x20                  	// #32
  40d36c:	cmp	w1, #0x2
  40d370:	b.eq	40d380 <ferror@plt+0xaa70>  // b.none
  40d374:	cmp	w1, #0x4
  40d378:	mov	w0, #0x50                  	// #80
  40d37c:	csel	w0, w0, wzr, eq  // eq = none
  40d380:	ret
  40d384:	mov	w0, #0x80                  	// #128
  40d388:	b	40d380 <ferror@plt+0xaa70>
  40d38c:	stp	x29, x30, [sp, #-80]!
  40d390:	mov	x29, sp
  40d394:	stp	x19, x20, [sp, #16]
  40d398:	stp	x21, x22, [sp, #32]
  40d39c:	mov	x19, x0
  40d3a0:	mov	x21, x1
  40d3a4:	mov	w20, w2
  40d3a8:	mov	x2, #0x108                 	// #264
  40d3ac:	mov	w1, #0x0                   	// #0
  40d3b0:	bl	402490 <memset@plt>
  40d3b4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d3b8:	add	x1, x1, #0x568
  40d3bc:	mov	x0, x21
  40d3c0:	bl	4025f0 <strcmp@plt>
  40d3c4:	cbnz	w0, 40d424 <ferror@plt+0xab14>
  40d3c8:	and	w0, w20, #0xffffffef
  40d3cc:	cmp	w0, #0xc
  40d3d0:	b.eq	40d5f8 <ferror@plt+0xace8>  // b.none
  40d3d4:	strh	w20, [x19, #6]
  40d3d8:	and	w0, w20, #0xffff
  40d3dc:	bl	40d33c <ferror@plt+0xaa2c>
  40d3e0:	add	w1, w0, #0x7
  40d3e4:	cmp	w0, #0x0
  40d3e8:	csel	w0, w1, w0, lt  // lt = tstop
  40d3ec:	asr	w0, w0, #3
  40d3f0:	strh	w0, [x19, #2]
  40d3f4:	mov	w0, #0xfffffffe            	// #-2
  40d3f8:	strh	w0, [x19, #4]
  40d3fc:	ldrh	w0, [x19]
  40d400:	orr	w0, w0, #0x1
  40d404:	strh	w0, [x19]
  40d408:	mov	x0, x19
  40d40c:	bl	40c7a0 <ferror@plt+0x9e90>
  40d410:	mov	w0, #0x0                   	// #0
  40d414:	ldp	x19, x20, [sp, #16]
  40d418:	ldp	x21, x22, [sp, #32]
  40d41c:	ldp	x29, x30, [sp], #80
  40d420:	ret
  40d424:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40d428:	add	x1, x1, #0x8a0
  40d42c:	mov	x0, x21
  40d430:	bl	4025f0 <strcmp@plt>
  40d434:	cbz	w0, 40d44c <ferror@plt+0xab3c>
  40d438:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d43c:	add	x1, x1, #0x570
  40d440:	mov	x0, x21
  40d444:	bl	4025f0 <strcmp@plt>
  40d448:	cbnz	w0, 40d468 <ferror@plt+0xab58>
  40d44c:	and	w0, w20, #0xffffffef
  40d450:	cmp	w0, #0xc
  40d454:	b.eq	40d5f8 <ferror@plt+0xace8>  // b.none
  40d458:	strh	w20, [x19, #6]
  40d45c:	mov	w0, #0xfffffffe            	// #-2
  40d460:	strh	w0, [x19, #4]
  40d464:	b	40d408 <ferror@plt+0xaaf8>
  40d468:	cmp	w20, #0x11
  40d46c:	b.eq	40d4c0 <ferror@plt+0xabb0>  // b.none
  40d470:	mov	w1, #0x3a                  	// #58
  40d474:	mov	x0, x21
  40d478:	bl	4026b0 <strchr@plt>
  40d47c:	cbz	x0, 40d4f0 <ferror@plt+0xabe0>
  40d480:	mov	w0, #0xa                   	// #10
  40d484:	strh	w0, [x19, #6]
  40d488:	cmp	w20, #0x0
  40d48c:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  40d490:	b.ne	40d5f8 <ferror@plt+0xace8>  // b.any
  40d494:	add	x2, x19, #0x8
  40d498:	mov	x1, x21
  40d49c:	mov	w0, #0xa                   	// #10
  40d4a0:	bl	402670 <inet_pton@plt>
  40d4a4:	cmp	w0, #0x0
  40d4a8:	b.le	40d5f8 <ferror@plt+0xace8>
  40d4ac:	mov	w0, #0x10                  	// #16
  40d4b0:	strh	w0, [x19, #2]
  40d4b4:	mov	w0, #0xffffffff            	// #-1
  40d4b8:	strh	w0, [x19, #4]
  40d4bc:	b	40d408 <ferror@plt+0xaaf8>
  40d4c0:	mov	x2, x21
  40d4c4:	mov	w1, #0x100                 	// #256
  40d4c8:	add	x0, x19, #0x8
  40d4cc:	bl	411334 <ferror@plt+0xea24>
  40d4d0:	tbnz	w0, #31, 40d5f8 <ferror@plt+0xace8>
  40d4d4:	mov	w1, #0x11                  	// #17
  40d4d8:	strh	w1, [x19, #6]
  40d4dc:	and	w0, w0, #0xffff
  40d4e0:	strh	w0, [x19, #2]
  40d4e4:	ubfiz	w0, w0, #3, #13
  40d4e8:	strh	w0, [x19, #4]
  40d4ec:	b	40d408 <ferror@plt+0xaaf8>
  40d4f0:	cmp	w20, #0x1c
  40d4f4:	b.eq	40d57c <ferror@plt+0xac6c>  // b.none
  40d4f8:	mov	w0, #0x2                   	// #2
  40d4fc:	strh	w0, [x19, #6]
  40d500:	tst	w20, #0xfffffffd
  40d504:	b.ne	40d5f8 <ferror@plt+0xace8>  // b.any
  40d508:	str	x23, [sp, #48]
  40d50c:	mov	x20, #0x0                   	// #0
  40d510:	add	x22, sp, #0x48
  40d514:	add	x23, x19, #0x8
  40d518:	mov	w2, #0x0                   	// #0
  40d51c:	mov	x1, x22
  40d520:	mov	x0, x21
  40d524:	bl	402250 <strtoul@plt>
  40d528:	cmp	x0, #0xff
  40d52c:	b.hi	40d5e4 <ferror@plt+0xacd4>  // b.pmore
  40d530:	ldr	x1, [sp, #72]
  40d534:	cmp	x1, x21
  40d538:	b.eq	40d5ec <ferror@plt+0xacdc>  // b.none
  40d53c:	strb	w0, [x23, x20]
  40d540:	ldrb	w0, [x1]
  40d544:	cbz	w0, 40d564 <ferror@plt+0xac54>
  40d548:	cmp	w0, #0x2e
  40d54c:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  40d550:	b.eq	40d5f4 <ferror@plt+0xace4>  // b.none
  40d554:	add	x21, x1, #0x1
  40d558:	add	x20, x20, #0x1
  40d55c:	cmp	x20, #0x4
  40d560:	b.ne	40d518 <ferror@plt+0xac08>  // b.any
  40d564:	mov	w0, #0x4                   	// #4
  40d568:	strh	w0, [x19, #2]
  40d56c:	mov	w0, #0xffffffff            	// #-1
  40d570:	strh	w0, [x19, #4]
  40d574:	ldr	x23, [sp, #48]
  40d578:	b	40d408 <ferror@plt+0xaaf8>
  40d57c:	mov	w0, #0x1c                  	// #28
  40d580:	strh	w0, [x19, #6]
  40d584:	mov	x3, #0x100                 	// #256
  40d588:	add	x2, x19, #0x8
  40d58c:	mov	x1, x21
  40d590:	mov	w0, #0x1c                  	// #28
  40d594:	bl	4129c8 <ferror@plt+0x100b8>
  40d598:	cmp	w0, #0x0
  40d59c:	b.le	40d5f8 <ferror@plt+0xace8>
  40d5a0:	mov	w0, #0x4                   	// #4
  40d5a4:	strh	w0, [x19, #2]
  40d5a8:	mov	w0, #0x14                  	// #20
  40d5ac:	strh	w0, [x19, #4]
  40d5b0:	mov	x0, #0x0                   	// #0
  40d5b4:	add	x3, x19, #0x8
  40d5b8:	ldr	w1, [x3, x0, lsl #2]
  40d5bc:	rev	w1, w1
  40d5c0:	tbnz	w1, #8, 40d5d4 <ferror@plt+0xacc4>
  40d5c4:	add	x0, x0, #0x1
  40d5c8:	cmp	x0, #0x40
  40d5cc:	b.ne	40d5b8 <ferror@plt+0xaca8>  // b.any
  40d5d0:	b	40d408 <ferror@plt+0xaaf8>
  40d5d4:	add	w0, w0, #0x1
  40d5d8:	ubfiz	w0, w0, #2, #14
  40d5dc:	strh	w0, [x19, #2]
  40d5e0:	b	40d408 <ferror@plt+0xaaf8>
  40d5e4:	ldr	x23, [sp, #48]
  40d5e8:	b	40d5f8 <ferror@plt+0xace8>
  40d5ec:	ldr	x23, [sp, #48]
  40d5f0:	b	40d5f8 <ferror@plt+0xace8>
  40d5f4:	ldr	x23, [sp, #48]
  40d5f8:	mov	w0, #0xffffffff            	// #-1
  40d5fc:	b	40d414 <ferror@plt+0xab04>
  40d600:	stp	x29, x30, [sp, #-320]!
  40d604:	mov	x29, sp
  40d608:	stp	x19, x20, [sp, #16]
  40d60c:	str	x21, [sp, #32]
  40d610:	mov	x21, x0
  40d614:	mov	x20, x1
  40d618:	bl	40cbcc <ferror@plt+0xa2bc>
  40d61c:	mov	w19, w0
  40d620:	cbnz	w0, 40d638 <ferror@plt+0xad28>
  40d624:	mov	w0, w19
  40d628:	ldp	x19, x20, [sp, #16]
  40d62c:	ldr	x21, [sp, #32]
  40d630:	ldp	x29, x30, [sp], #320
  40d634:	ret
  40d638:	mov	w2, #0x2                   	// #2
  40d63c:	mov	x1, x20
  40d640:	add	x0, sp, #0x38
  40d644:	bl	40d38c <ferror@plt+0xaa7c>
  40d648:	mov	w19, w0
  40d64c:	cbnz	w0, 40d670 <ferror@plt+0xad60>
  40d650:	ldrh	w0, [sp, #62]
  40d654:	cmp	w0, #0x2
  40d658:	b.ne	40d678 <ferror@plt+0xad68>  // b.any
  40d65c:	ldr	w0, [sp, #64]
  40d660:	bl	40cb98 <ferror@plt+0xa288>
  40d664:	tbnz	w0, #31, 40d680 <ferror@plt+0xad70>
  40d668:	str	w0, [x21]
  40d66c:	b	40d624 <ferror@plt+0xad14>
  40d670:	mov	w19, #0xffffffff            	// #-1
  40d674:	b	40d624 <ferror@plt+0xad14>
  40d678:	mov	w19, #0xffffffff            	// #-1
  40d67c:	b	40d624 <ferror@plt+0xad14>
  40d680:	mov	w19, #0xffffffff            	// #-1
  40d684:	b	40d624 <ferror@plt+0xad14>
  40d688:	stp	x29, x30, [sp, #-64]!
  40d68c:	mov	x29, sp
  40d690:	stp	x19, x20, [sp, #16]
  40d694:	stp	x21, x22, [sp, #32]
  40d698:	mov	x20, x0
  40d69c:	mov	x19, x1
  40d6a0:	mov	w22, w2
  40d6a4:	mov	w1, #0x2f                  	// #47
  40d6a8:	mov	x0, x19
  40d6ac:	bl	4026b0 <strchr@plt>
  40d6b0:	cbz	x0, 40d748 <ferror@plt+0xae38>
  40d6b4:	mov	x21, x0
  40d6b8:	strb	wzr, [x0]
  40d6bc:	mov	w2, w22
  40d6c0:	mov	x1, x19
  40d6c4:	mov	x0, x20
  40d6c8:	bl	40d38c <ferror@plt+0xaa7c>
  40d6cc:	mov	w19, w0
  40d6d0:	mov	w0, #0x2f                  	// #47
  40d6d4:	strb	w0, [x21]
  40d6d8:	cbnz	w19, 40d72c <ferror@plt+0xae1c>
  40d6dc:	ldrh	w0, [x20, #6]
  40d6e0:	bl	40d33c <ferror@plt+0xaa2c>
  40d6e4:	mov	w19, w0
  40d6e8:	ldrsh	w0, [x20, #4]
  40d6ec:	cmn	w0, #0x2
  40d6f0:	b.eq	40d740 <ferror@plt+0xae30>  // b.none
  40d6f4:	mov	w2, #0x0                   	// #0
  40d6f8:	add	x1, x21, #0x1
  40d6fc:	add	x0, sp, #0x3c
  40d700:	bl	40d600 <ferror@plt+0xacf0>
  40d704:	cbnz	w0, 40d740 <ferror@plt+0xae30>
  40d708:	ldr	w1, [sp, #60]
  40d70c:	cmp	w1, w19
  40d710:	b.hi	40d740 <ferror@plt+0xae30>  // b.pmore
  40d714:	mov	w19, #0x1                   	// #1
  40d718:	ldrh	w0, [x20]
  40d71c:	orr	w19, w19, w0
  40d720:	strh	w19, [x20]
  40d724:	strh	w1, [x20, #4]
  40d728:	mov	w19, #0x0                   	// #0
  40d72c:	mov	w0, w19
  40d730:	ldp	x19, x20, [sp, #16]
  40d734:	ldp	x21, x22, [sp, #32]
  40d738:	ldp	x29, x30, [sp], #64
  40d73c:	ret
  40d740:	mov	w19, #0xffffffff            	// #-1
  40d744:	b	40d72c <ferror@plt+0xae1c>
  40d748:	mov	w2, w22
  40d74c:	mov	x1, x19
  40d750:	mov	x0, x20
  40d754:	bl	40d38c <ferror@plt+0xaa7c>
  40d758:	mov	w19, w0
  40d75c:	cbnz	w0, 40d72c <ferror@plt+0xae1c>
  40d760:	ldrh	w0, [x20, #6]
  40d764:	bl	40d33c <ferror@plt+0xaa2c>
  40d768:	ldrsh	w1, [x20, #4]
  40d76c:	cmn	w1, #0x2
  40d770:	csel	w1, w0, w19, ne  // ne = any
  40d774:	b	40d718 <ferror@plt+0xae08>
  40d778:	ldrh	w4, [x1]
  40d77c:	cmp	w4, #0xe
  40d780:	b.eq	40d840 <ferror@plt+0xaf30>  // b.none
  40d784:	sub	w3, w4, #0x4
  40d788:	cmp	w3, #0xa
  40d78c:	b.hi	40d7f4 <ferror@plt+0xaee4>  // b.pmore
  40d790:	cmp	w3, #0x2
  40d794:	b.eq	40d824 <ferror@plt+0xaf14>  // b.none
  40d798:	cmp	w3, #0x4
  40d79c:	b.ne	40d7ec <ferror@plt+0xaedc>  // b.any
  40d7a0:	mov	w3, #0x2                   	// #2
  40d7a4:	strh	w3, [x0, #6]
  40d7a8:	mov	w3, #0x4                   	// #4
  40d7ac:	strh	w3, [x0, #2]
  40d7b0:	ldr	w1, [x1, #4]
  40d7b4:	str	w1, [x0, #8]
  40d7b8:	cbz	w2, 40d7c8 <ferror@plt+0xaeb8>
  40d7bc:	ldrh	w1, [x0, #6]
  40d7c0:	cmp	w1, w2
  40d7c4:	b.ne	40d864 <ferror@plt+0xaf54>  // b.any
  40d7c8:	stp	x29, x30, [sp, #-16]!
  40d7cc:	mov	x29, sp
  40d7d0:	mov	w1, #0xffffffff            	// #-1
  40d7d4:	strh	w1, [x0, #4]
  40d7d8:	strh	wzr, [x0]
  40d7dc:	bl	40c7a0 <ferror@plt+0x9e90>
  40d7e0:	mov	w0, #0x0                   	// #0
  40d7e4:	ldp	x29, x30, [sp], #16
  40d7e8:	ret
  40d7ec:	mov	w0, #0xffffffff            	// #-1
  40d7f0:	ret
  40d7f4:	cmp	w3, #0x10
  40d7f8:	b.ne	40d81c <ferror@plt+0xaf0c>  // b.any
  40d7fc:	mov	w3, #0xa                   	// #10
  40d800:	strh	w3, [x0, #6]
  40d804:	mov	w3, #0x10                  	// #16
  40d808:	strh	w3, [x0, #2]
  40d80c:	add	x1, x1, #0x4
  40d810:	ldp	x4, x5, [x1]
  40d814:	stp	x4, x5, [x0, #8]
  40d818:	b	40d7b8 <ferror@plt+0xaea8>
  40d81c:	mov	w0, #0xffffffff            	// #-1
  40d820:	ret
  40d824:	mov	w3, #0xc                   	// #12
  40d828:	strh	w3, [x0, #6]
  40d82c:	mov	w3, #0x2                   	// #2
  40d830:	strh	w3, [x0, #2]
  40d834:	ldrh	w1, [x1, #4]
  40d838:	strh	w1, [x0, #8]
  40d83c:	b	40d7b8 <ferror@plt+0xaea8>
  40d840:	mov	w3, #0x4                   	// #4
  40d844:	strh	w3, [x0, #6]
  40d848:	mov	w3, #0xa                   	// #10
  40d84c:	strh	w3, [x0, #2]
  40d850:	ldur	x3, [x1, #4]
  40d854:	str	x3, [x0, #8]
  40d858:	ldrh	w1, [x1, #12]
  40d85c:	strh	w1, [x0, #16]
  40d860:	b	40d7b8 <ferror@plt+0xaea8>
  40d864:	mov	w0, #0xfffffffe            	// #-2
  40d868:	ret
  40d86c:	stp	x29, x30, [sp, #-304]!
  40d870:	mov	x29, sp
  40d874:	str	x19, [sp, #16]
  40d878:	mov	x19, x0
  40d87c:	mov	w2, #0x2                   	// #2
  40d880:	mov	x1, x0
  40d884:	add	x0, sp, #0x28
  40d888:	bl	40d38c <ferror@plt+0xaa7c>
  40d88c:	cbnz	w0, 40d8a0 <ferror@plt+0xaf90>
  40d890:	ldr	w0, [sp, #48]
  40d894:	ldr	x19, [sp, #16]
  40d898:	ldp	x29, x30, [sp], #304
  40d89c:	ret
  40d8a0:	mov	x2, x19
  40d8a4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d8a8:	add	x1, x1, #0x578
  40d8ac:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d8b0:	ldr	x0, [x0, #3984]
  40d8b4:	ldr	x0, [x0]
  40d8b8:	bl	4028d0 <fprintf@plt>
  40d8bc:	mov	w0, #0x1                   	// #1
  40d8c0:	bl	402270 <exit@plt>
  40d8c4:	stp	x29, x30, [sp, #-16]!
  40d8c8:	mov	x29, sp
  40d8cc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d8d0:	ldr	x0, [x0, #3984]
  40d8d4:	ldr	x3, [x0]
  40d8d8:	mov	x2, #0x30                  	// #48
  40d8dc:	mov	x1, #0x1                   	// #1
  40d8e0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40d8e4:	add	x0, x0, #0x5b0
  40d8e8:	bl	4026d0 <fwrite@plt>
  40d8ec:	mov	w0, #0xffffffff            	// #-1
  40d8f0:	bl	402270 <exit@plt>
  40d8f4:	stp	x29, x30, [sp, #-16]!
  40d8f8:	mov	x29, sp
  40d8fc:	mov	x2, x0
  40d900:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d904:	add	x1, x1, #0x5e8
  40d908:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d90c:	ldr	x0, [x0, #3984]
  40d910:	ldr	x0, [x0]
  40d914:	bl	4028d0 <fprintf@plt>
  40d918:	mov	w0, #0xffffffff            	// #-1
  40d91c:	bl	402270 <exit@plt>
  40d920:	stp	x29, x30, [sp, #-16]!
  40d924:	mov	x29, sp
  40d928:	mov	x3, x0
  40d92c:	mov	x2, x1
  40d930:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d934:	add	x1, x1, #0x610
  40d938:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d93c:	ldr	x0, [x0, #3984]
  40d940:	ldr	x0, [x0]
  40d944:	bl	4028d0 <fprintf@plt>
  40d948:	mov	w0, #0xffffffff            	// #-1
  40d94c:	bl	402270 <exit@plt>
  40d950:	stp	x29, x30, [sp, #-16]!
  40d954:	mov	x29, sp
  40d958:	mov	x3, x1
  40d95c:	mov	x2, x0
  40d960:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d964:	add	x1, x1, #0x638
  40d968:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d96c:	ldr	x0, [x0, #3984]
  40d970:	ldr	x0, [x0]
  40d974:	bl	4028d0 <fprintf@plt>
  40d978:	mov	w0, #0xffffffff            	// #-1
  40d97c:	bl	402270 <exit@plt>
  40d980:	stp	x29, x30, [sp, #-16]!
  40d984:	mov	x29, sp
  40d988:	mov	x3, x1
  40d98c:	mov	x2, x0
  40d990:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d994:	add	x1, x1, #0x670
  40d998:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d99c:	ldr	x0, [x0, #3984]
  40d9a0:	ldr	x0, [x0]
  40d9a4:	bl	4028d0 <fprintf@plt>
  40d9a8:	mov	w0, #0xffffffff            	// #-1
  40d9ac:	bl	402270 <exit@plt>
  40d9b0:	stp	x29, x30, [sp, #-16]!
  40d9b4:	mov	x29, sp
  40d9b8:	mov	x2, x0
  40d9bc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40d9c0:	add	x1, x1, #0x6a8
  40d9c4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40d9c8:	ldr	x0, [x0, #3984]
  40d9cc:	ldr	x0, [x0]
  40d9d0:	bl	4028d0 <fprintf@plt>
  40d9d4:	mov	w0, #0xffffffff            	// #-1
  40d9d8:	ldp	x29, x30, [sp], #16
  40d9dc:	ret
  40d9e0:	stp	x29, x30, [sp, #-32]!
  40d9e4:	mov	x29, sp
  40d9e8:	str	x19, [sp, #16]
  40d9ec:	mov	x19, x0
  40d9f0:	bl	402260 <strlen@plt>
  40d9f4:	cmp	x0, #0xf
  40d9f8:	b.hi	40da10 <ferror@plt+0xb100>  // b.pmore
  40d9fc:	mov	x0, x19
  40da00:	bl	40c868 <ferror@plt+0x9f58>
  40da04:	ldr	x19, [sp, #16]
  40da08:	ldp	x29, x30, [sp], #32
  40da0c:	ret
  40da10:	mov	w0, #0xffffffff            	// #-1
  40da14:	b	40da04 <ferror@plt+0xb0f4>
  40da18:	stp	x29, x30, [sp, #-16]!
  40da1c:	mov	x29, sp
  40da20:	bl	40c868 <ferror@plt+0x9f58>
  40da24:	ldp	x29, x30, [sp], #16
  40da28:	ret
  40da2c:	stp	x29, x30, [sp, #-48]!
  40da30:	mov	x29, sp
  40da34:	stp	x19, x20, [sp, #16]
  40da38:	str	x21, [sp, #32]
  40da3c:	mov	x21, x0
  40da40:	mov	x20, x1
  40da44:	mov	x0, x1
  40da48:	bl	40d9e0 <ferror@plt+0xb0d0>
  40da4c:	mov	w19, w0
  40da50:	cbz	w0, 40da68 <ferror@plt+0xb158>
  40da54:	mov	w0, w19
  40da58:	ldp	x19, x20, [sp, #16]
  40da5c:	ldr	x21, [sp, #32]
  40da60:	ldp	x29, x30, [sp], #48
  40da64:	ret
  40da68:	mov	x2, #0x10                  	// #16
  40da6c:	mov	x1, x20
  40da70:	mov	x0, x21
  40da74:	bl	402810 <strncpy@plt>
  40da78:	b	40da54 <ferror@plt+0xb144>
  40da7c:	stp	x29, x30, [sp, #-32]!
  40da80:	mov	x29, sp
  40da84:	str	x19, [sp, #16]
  40da88:	cbz	x1, 40daac <ferror@plt+0xb19c>
  40da8c:	add	x19, x1, #0x4
  40da90:	mov	x0, x19
  40da94:	bl	40d9e0 <ferror@plt+0xb0d0>
  40da98:	cmp	w0, #0x0
  40da9c:	csel	x0, x19, xzr, eq  // eq = none
  40daa0:	ldr	x19, [sp, #16]
  40daa4:	ldp	x29, x30, [sp], #32
  40daa8:	ret
  40daac:	mov	w19, w0
  40dab0:	mov	w2, w0
  40dab4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dab8:	add	x1, x1, #0x6c8
  40dabc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40dac0:	ldr	x0, [x0, #3984]
  40dac4:	ldr	x0, [x0]
  40dac8:	bl	4028d0 <fprintf@plt>
  40dacc:	mov	w0, w19
  40dad0:	bl	410e18 <ferror@plt+0xe508>
  40dad4:	mov	x19, x0
  40dad8:	b	40da90 <ferror@plt+0xb180>
  40dadc:	ldrb	w2, [x0]
  40dae0:	cbz	w2, 40db14 <ferror@plt+0xb204>
  40dae4:	ldrb	w2, [x1]
  40dae8:	cbz	w2, 40db04 <ferror@plt+0xb1f4>
  40daec:	ldrb	w3, [x0]
  40daf0:	cmp	w3, w2
  40daf4:	b.ne	40db04 <ferror@plt+0xb1f4>  // b.any
  40daf8:	add	x0, x0, #0x1
  40dafc:	ldrb	w2, [x1, #1]!
  40db00:	cbnz	w2, 40daec <ferror@plt+0xb1dc>
  40db04:	ldrb	w0, [x0]
  40db08:	cmp	w0, #0x0
  40db0c:	cset	w0, ne  // ne = any
  40db10:	ret
  40db14:	mov	w0, #0x1                   	// #1
  40db18:	b	40db10 <ferror@plt+0xb200>
  40db1c:	stp	x29, x30, [sp, #-48]!
  40db20:	mov	x29, sp
  40db24:	stp	x19, x20, [sp, #16]
  40db28:	stp	x21, x22, [sp, #32]
  40db2c:	add	x21, x0, #0x8
  40db30:	add	x22, x1, #0x8
  40db34:	asr	w20, w2, #5
  40db38:	and	w19, w2, #0x1f
  40db3c:	cmp	wzr, w2, asr #5
  40db40:	b.eq	40db5c <ferror@plt+0xb24c>  // b.none
  40db44:	lsl	w2, w20, #2
  40db48:	sxtw	x2, w2
  40db4c:	mov	x1, x22
  40db50:	mov	x0, x21
  40db54:	bl	4025d0 <memcmp@plt>
  40db58:	cbnz	w0, 40db9c <ferror@plt+0xb28c>
  40db5c:	cbz	w19, 40db88 <ferror@plt+0xb278>
  40db60:	sxtw	x20, w20
  40db64:	neg	w19, w19
  40db68:	mov	w2, #0xffffffff            	// #-1
  40db6c:	lsl	w19, w2, w19
  40db70:	rev	w19, w19
  40db74:	ldr	w0, [x21, x20, lsl #2]
  40db78:	ldr	w1, [x22, x20, lsl #2]
  40db7c:	eor	w0, w0, w1
  40db80:	tst	w0, w19
  40db84:	cset	w19, ne  // ne = any
  40db88:	mov	w0, w19
  40db8c:	ldp	x19, x20, [sp, #16]
  40db90:	ldp	x21, x22, [sp, #32]
  40db94:	ldp	x29, x30, [sp], #48
  40db98:	ret
  40db9c:	mov	w19, #0xffffffff            	// #-1
  40dba0:	b	40db88 <ferror@plt+0xb278>
  40dba4:	cbz	x1, 40dbf8 <ferror@plt+0xb2e8>
  40dba8:	stp	x29, x30, [sp, #-304]!
  40dbac:	mov	x29, sp
  40dbb0:	str	x19, [sp, #16]
  40dbb4:	mov	x19, x0
  40dbb8:	ldrh	w2, [x0, #6]
  40dbbc:	mov	w0, #0x0                   	// #0
  40dbc0:	cbz	w2, 40dbec <ferror@plt+0xb2dc>
  40dbc4:	ldrsh	w3, [x19, #4]
  40dbc8:	cmp	w3, #0x0
  40dbcc:	b.le	40dbec <ferror@plt+0xb2dc>
  40dbd0:	add	x0, sp, #0x28
  40dbd4:	bl	40d778 <ferror@plt+0xae68>
  40dbd8:	cbnz	w0, 40dc00 <ferror@plt+0xb2f0>
  40dbdc:	ldrsh	w2, [x19, #4]
  40dbe0:	mov	x1, x19
  40dbe4:	add	x0, sp, #0x28
  40dbe8:	bl	40db1c <ferror@plt+0xb20c>
  40dbec:	ldr	x19, [sp, #16]
  40dbf0:	ldp	x29, x30, [sp], #304
  40dbf4:	ret
  40dbf8:	mov	w0, #0x0                   	// #0
  40dbfc:	ret
  40dc00:	mov	w0, #0xffffffff            	// #-1
  40dc04:	b	40dbec <ferror@plt+0xb2dc>
  40dc08:	sub	sp, sp, #0x430
  40dc0c:	stp	x29, x30, [sp]
  40dc10:	mov	x29, sp
  40dc14:	stp	x19, x20, [sp, #16]
  40dc18:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dc1c:	add	x0, x0, #0x6f8
  40dc20:	bl	402880 <getenv@plt>
  40dc24:	cbz	x0, 40dc60 <ferror@plt+0xb350>
  40dc28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dc2c:	add	x0, x0, #0x6f8
  40dc30:	bl	402880 <getenv@plt>
  40dc34:	mov	w2, #0xa                   	// #10
  40dc38:	mov	x1, #0x0                   	// #0
  40dc3c:	bl	402610 <strtol@plt>
  40dc40:	cmp	w0, #0x0
  40dc44:	mov	w19, #0x64                  	// #100
  40dc48:	csel	w19, w0, w19, ne  // ne = any
  40dc4c:	mov	w0, w19
  40dc50:	ldp	x19, x20, [sp, #16]
  40dc54:	ldp	x29, x30, [sp]
  40dc58:	add	sp, sp, #0x430
  40dc5c:	ret
  40dc60:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dc64:	add	x0, x0, #0x700
  40dc68:	bl	402880 <getenv@plt>
  40dc6c:	cbz	x0, 40dcdc <ferror@plt+0xb3cc>
  40dc70:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dc74:	add	x0, x0, #0x700
  40dc78:	bl	402880 <getenv@plt>
  40dc7c:	mov	x3, x0
  40dc80:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40dc84:	add	x2, x2, #0xd20
  40dc88:	mov	x1, #0x3ff                 	// #1023
  40dc8c:	add	x0, sp, #0x30
  40dc90:	bl	4023b0 <snprintf@plt>
  40dc94:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40dc98:	add	x1, x1, #0xd40
  40dc9c:	add	x0, sp, #0x30
  40dca0:	bl	402730 <fopen64@plt>
  40dca4:	mov	x20, x0
  40dca8:	mov	w19, #0x64                  	// #100
  40dcac:	cbz	x0, 40dc4c <ferror@plt+0xb33c>
  40dcb0:	add	x3, sp, #0x2c
  40dcb4:	add	x2, sp, #0x28
  40dcb8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dcbc:	add	x1, x1, #0x738
  40dcc0:	bl	402440 <__isoc99_fscanf@plt>
  40dcc4:	cmp	w0, #0x2
  40dcc8:	b.eq	40dd30 <ferror@plt+0xb420>  // b.none
  40dccc:	mov	x0, x20
  40dcd0:	bl	4023f0 <fclose@plt>
  40dcd4:	mov	w19, #0x64                  	// #100
  40dcd8:	b	40dc4c <ferror@plt+0xb33c>
  40dcdc:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dce0:	add	x0, x0, #0x590
  40dce4:	bl	402880 <getenv@plt>
  40dce8:	cbz	x0, 40dd14 <ferror@plt+0xb404>
  40dcec:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dcf0:	add	x0, x0, #0x590
  40dcf4:	bl	402880 <getenv@plt>
  40dcf8:	mov	x3, x0
  40dcfc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40dd00:	add	x2, x2, #0x710
  40dd04:	mov	x1, #0x3ff                 	// #1023
  40dd08:	add	x0, sp, #0x30
  40dd0c:	bl	4023b0 <snprintf@plt>
  40dd10:	b	40dc94 <ferror@plt+0xb384>
  40dd14:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40dd18:	add	x0, x0, #0x720
  40dd1c:	ldp	x2, x3, [x0]
  40dd20:	stp	x2, x3, [sp, #48]
  40dd24:	ldrb	w0, [x0, #16]
  40dd28:	strb	w0, [sp, #64]
  40dd2c:	b	40dc94 <ferror@plt+0xb384>
  40dd30:	mov	w0, #0x4240                	// #16960
  40dd34:	movk	w0, #0xf, lsl #16
  40dd38:	ldr	w1, [sp, #40]
  40dd3c:	cmp	w1, w0
  40dd40:	b.ne	40dccc <ferror@plt+0xb3bc>  // b.any
  40dd44:	ldr	w19, [sp, #44]
  40dd48:	mov	x0, x20
  40dd4c:	bl	4023f0 <fclose@plt>
  40dd50:	cmp	w19, #0x0
  40dd54:	mov	w0, #0x64                  	// #100
  40dd58:	csel	w19, w19, w0, ne  // ne = any
  40dd5c:	b	40dc4c <ferror@plt+0xb33c>
  40dd60:	stp	x29, x30, [sp, #-16]!
  40dd64:	mov	x29, sp
  40dd68:	mov	w0, #0x2                   	// #2
  40dd6c:	bl	402770 <sysconf@plt>
  40dd70:	ldp	x29, x30, [sp], #16
  40dd74:	ret
  40dd78:	stp	x29, x30, [sp, #-16]!
  40dd7c:	mov	x29, sp
  40dd80:	mov	x5, x2
  40dd84:	mov	x2, x3
  40dd88:	cmp	w0, #0x11
  40dd8c:	b.eq	40ddf0 <ferror@plt+0xb4e0>  // b.none
  40dd90:	b.gt	40ddc4 <ferror@plt+0xb4b4>
  40dd94:	cmp	w0, #0x7
  40dd98:	b.eq	40de00 <ferror@plt+0xb4f0>  // b.none
  40dd9c:	and	w1, w0, #0xfffffff7
  40dda0:	cmp	w1, #0x2
  40dda4:	b.ne	40ddb8 <ferror@plt+0xb4a8>  // b.any
  40dda8:	mov	w3, w4
  40ddac:	mov	x1, x5
  40ddb0:	bl	4028f0 <inet_ntop@plt>
  40ddb4:	b	40dde8 <ferror@plt+0xb4d8>
  40ddb8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40ddbc:	add	x0, x0, #0xf50
  40ddc0:	b	40dde8 <ferror@plt+0xb4d8>
  40ddc4:	cmp	w0, #0x1c
  40ddc8:	b.ne	40dde0 <ferror@plt+0xb4d0>  // b.any
  40ddcc:	sxtw	x3, w4
  40ddd0:	mov	x1, x5
  40ddd4:	mov	w0, #0x1c                  	// #28
  40ddd8:	bl	4128e8 <ferror@plt+0xffd8>
  40dddc:	b	40dde8 <ferror@plt+0xb4d8>
  40dde0:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40dde4:	add	x0, x0, #0xf50
  40dde8:	ldp	x29, x30, [sp], #16
  40ddec:	ret
  40ddf0:	mov	w2, #0xffff                	// #65535
  40ddf4:	mov	x0, x5
  40ddf8:	bl	411208 <ferror@plt+0xe8f8>
  40ddfc:	b	40dde8 <ferror@plt+0xb4d8>
  40de00:	ldrh	w0, [x5]
  40de04:	cmp	w0, #0x2
  40de08:	b.eq	40de20 <ferror@plt+0xb510>  // b.none
  40de0c:	cmp	w0, #0xa
  40de10:	b.eq	40de34 <ferror@plt+0xb524>  // b.none
  40de14:	adrp	x0, 416000 <ferror@plt+0x136f0>
  40de18:	add	x0, x0, #0xf50
  40de1c:	b	40dde8 <ferror@plt+0xb4d8>
  40de20:	mov	w3, w4
  40de24:	add	x1, x5, #0x4
  40de28:	mov	w0, #0x2                   	// #2
  40de2c:	bl	4028f0 <inet_ntop@plt>
  40de30:	b	40dde8 <ferror@plt+0xb4d8>
  40de34:	mov	w3, w4
  40de38:	add	x1, x5, #0x8
  40de3c:	mov	w0, #0xa                   	// #10
  40de40:	bl	4028f0 <inet_ntop@plt>
  40de44:	b	40dde8 <ferror@plt+0xb4d8>
  40de48:	stp	x29, x30, [sp, #-16]!
  40de4c:	mov	x29, sp
  40de50:	mov	w4, #0x100                 	// #256
  40de54:	adrp	x3, 436000 <stdin@@GLIBC_2.17+0x2228>
  40de58:	add	x3, x3, #0xb70
  40de5c:	bl	40dd78 <ferror@plt+0xb468>
  40de60:	ldp	x29, x30, [sp], #16
  40de64:	ret
  40de68:	stp	x29, x30, [sp, #-32]!
  40de6c:	mov	x29, sp
  40de70:	str	x19, [sp, #16]
  40de74:	mov	x19, x0
  40de78:	adrp	x1, 415000 <ferror@plt+0x126f0>
  40de7c:	add	x1, x1, #0x8a8
  40de80:	bl	4025f0 <strcmp@plt>
  40de84:	mov	w1, #0x2                   	// #2
  40de88:	cbz	w0, 40df08 <ferror@plt+0xb5f8>
  40de8c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40de90:	add	x1, x1, #0x650
  40de94:	mov	x0, x19
  40de98:	bl	4025f0 <strcmp@plt>
  40de9c:	mov	w1, #0xa                   	// #10
  40dea0:	cbz	w0, 40df08 <ferror@plt+0xb5f8>
  40dea4:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40dea8:	add	x1, x1, #0x478
  40deac:	mov	x0, x19
  40deb0:	bl	4025f0 <strcmp@plt>
  40deb4:	mov	w1, #0x11                  	// #17
  40deb8:	cbz	w0, 40df08 <ferror@plt+0xb5f8>
  40debc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dec0:	add	x1, x1, #0x750
  40dec4:	mov	x0, x19
  40dec8:	bl	4025f0 <strcmp@plt>
  40decc:	mov	w1, #0x4                   	// #4
  40ded0:	cbz	w0, 40df08 <ferror@plt+0xb5f8>
  40ded4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ded8:	add	x1, x1, #0x758
  40dedc:	mov	x0, x19
  40dee0:	bl	4025f0 <strcmp@plt>
  40dee4:	mov	w1, #0x1c                  	// #28
  40dee8:	cbz	w0, 40df08 <ferror@plt+0xb5f8>
  40deec:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40def0:	add	x1, x1, #0x760
  40def4:	mov	x0, x19
  40def8:	bl	4025f0 <strcmp@plt>
  40defc:	cmp	w0, #0x0
  40df00:	mov	w1, #0x7                   	// #7
  40df04:	csel	w1, w1, wzr, eq  // eq = none
  40df08:	mov	w0, w1
  40df0c:	ldr	x19, [sp, #16]
  40df10:	ldp	x29, x30, [sp], #32
  40df14:	ret
  40df18:	cmp	w0, #0x2
  40df1c:	b.eq	40df5c <ferror@plt+0xb64c>  // b.none
  40df20:	cmp	w0, #0xa
  40df24:	b.eq	40df68 <ferror@plt+0xb658>  // b.none
  40df28:	cmp	w0, #0x11
  40df2c:	b.eq	40df74 <ferror@plt+0xb664>  // b.none
  40df30:	cmp	w0, #0x4
  40df34:	b.eq	40df80 <ferror@plt+0xb670>  // b.none
  40df38:	cmp	w0, #0x1c
  40df3c:	b.eq	40df8c <ferror@plt+0xb67c>  // b.none
  40df40:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40df44:	add	x2, x2, #0x760
  40df48:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40df4c:	add	x1, x1, #0xf50
  40df50:	cmp	w0, #0x7
  40df54:	csel	x0, x1, x2, ne  // ne = any
  40df58:	ret
  40df5c:	adrp	x0, 415000 <ferror@plt+0x126f0>
  40df60:	add	x0, x0, #0x8a8
  40df64:	b	40df58 <ferror@plt+0xb648>
  40df68:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40df6c:	add	x0, x0, #0x650
  40df70:	b	40df58 <ferror@plt+0xb648>
  40df74:	adrp	x0, 417000 <ferror@plt+0x146f0>
  40df78:	add	x0, x0, #0x478
  40df7c:	b	40df58 <ferror@plt+0xb648>
  40df80:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40df84:	add	x0, x0, #0x750
  40df88:	b	40df58 <ferror@plt+0xb648>
  40df8c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40df90:	add	x0, x0, #0x758
  40df94:	b	40df58 <ferror@plt+0xb648>
  40df98:	stp	x29, x30, [sp, #-48]!
  40df9c:	mov	x29, sp
  40dfa0:	stp	x19, x20, [sp, #16]
  40dfa4:	mov	x20, x1
  40dfa8:	mov	w19, w2
  40dfac:	bl	40d38c <ferror@plt+0xaa7c>
  40dfb0:	cbnz	w0, 40dfc4 <ferror@plt+0xb6b4>
  40dfb4:	mov	w0, #0x0                   	// #0
  40dfb8:	ldp	x19, x20, [sp, #16]
  40dfbc:	ldp	x29, x30, [sp], #48
  40dfc0:	ret
  40dfc4:	str	x21, [sp, #32]
  40dfc8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40dfcc:	ldr	x0, [x0, #3984]
  40dfd0:	ldr	x21, [x0]
  40dfd4:	cbnz	w19, 40dffc <ferror@plt+0xb6ec>
  40dfd8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40dfdc:	add	x2, x2, #0x768
  40dfe0:	mov	x3, x20
  40dfe4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40dfe8:	add	x1, x1, #0x778
  40dfec:	mov	x0, x21
  40dff0:	bl	4028d0 <fprintf@plt>
  40dff4:	mov	w0, #0x1                   	// #1
  40dff8:	bl	402270 <exit@plt>
  40dffc:	mov	w0, w19
  40e000:	bl	40df18 <ferror@plt+0xb608>
  40e004:	mov	x2, x0
  40e008:	b	40dfe0 <ferror@plt+0xb6d0>
  40e00c:	stp	x29, x30, [sp, #-48]!
  40e010:	mov	x29, sp
  40e014:	stp	x19, x20, [sp, #16]
  40e018:	mov	x20, x1
  40e01c:	cmp	w2, #0x11
  40e020:	b.eq	40e040 <ferror@plt+0xb730>  // b.none
  40e024:	mov	w19, w2
  40e028:	bl	40d688 <ferror@plt+0xad78>
  40e02c:	cbnz	w0, 40e068 <ferror@plt+0xb758>
  40e030:	mov	w0, #0x0                   	// #0
  40e034:	ldp	x19, x20, [sp, #16]
  40e038:	ldp	x29, x30, [sp], #48
  40e03c:	ret
  40e040:	str	x21, [sp, #32]
  40e044:	mov	x2, x1
  40e048:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e04c:	add	x1, x1, #0x7b0
  40e050:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e054:	ldr	x0, [x0, #3984]
  40e058:	ldr	x0, [x0]
  40e05c:	bl	4028d0 <fprintf@plt>
  40e060:	mov	w0, #0x1                   	// #1
  40e064:	bl	402270 <exit@plt>
  40e068:	str	x21, [sp, #32]
  40e06c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e070:	ldr	x0, [x0, #3984]
  40e074:	ldr	x21, [x0]
  40e078:	cbnz	w19, 40e0a0 <ferror@plt+0xb790>
  40e07c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e080:	add	x2, x2, #0x768
  40e084:	mov	x3, x20
  40e088:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e08c:	add	x1, x1, #0x7f8
  40e090:	mov	x0, x21
  40e094:	bl	4028d0 <fprintf@plt>
  40e098:	mov	w0, #0x1                   	// #1
  40e09c:	bl	402270 <exit@plt>
  40e0a0:	mov	w0, w19
  40e0a4:	bl	40df18 <ferror@plt+0xb608>
  40e0a8:	mov	x2, x0
  40e0ac:	b	40e084 <ferror@plt+0xb774>
  40e0b0:	stp	x29, x30, [sp, #-112]!
  40e0b4:	mov	x29, sp
  40e0b8:	stp	x19, x20, [sp, #16]
  40e0bc:	stp	x21, x22, [sp, #32]
  40e0c0:	stp	x23, x24, [sp, #48]
  40e0c4:	mov	w21, w0
  40e0c8:	mov	w19, w1
  40e0cc:	mov	x22, x2
  40e0d0:	str	x3, [sp, #96]
  40e0d4:	mov	w23, w4
  40e0d8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e0dc:	ldr	x0, [x0, #4064]
  40e0e0:	ldr	w0, [x0]
  40e0e4:	cbz	w0, 40e174 <ferror@plt+0xb864>
  40e0e8:	cmp	w1, #0x0
  40e0ec:	b.le	40e154 <ferror@plt+0xb844>
  40e0f0:	stp	x25, x26, [sp, #64]
  40e0f4:	stp	x27, x28, [sp, #80]
  40e0f8:	cmp	w21, #0xa
  40e0fc:	b.eq	40e1a0 <ferror@plt+0xb890>  // b.none
  40e100:	mov	w26, w21
  40e104:	mov	w25, w19
  40e108:	mov	x27, x22
  40e10c:	sxtw	x28, w25
  40e110:	add	x0, x27, x28
  40e114:	ldur	w1, [x0, #-4]
  40e118:	mov	w24, #0xff01                	// #65281
  40e11c:	movk	w24, #0xff00, lsl #16
  40e120:	umull	x24, w1, w24
  40e124:	lsr	x24, x24, #40
  40e128:	add	w2, w24, w24, lsl #8
  40e12c:	sub	w24, w1, w2
  40e130:	adrp	x0, 436000 <stdin@@GLIBC_2.17+0x2228>
  40e134:	add	x0, x0, #0xb70
  40e138:	sub	w1, w1, w2
  40e13c:	add	x0, x0, #0x100
  40e140:	ldr	x0, [x0, x1, lsl #3]
  40e144:	str	x0, [sp, #104]
  40e148:	cbz	x0, 40e238 <ferror@plt+0xb928>
  40e14c:	mov	x20, x0
  40e150:	b	40e204 <ferror@plt+0xb8f4>
  40e154:	mov	w0, w21
  40e158:	bl	40d33c <ferror@plt+0xaa2c>
  40e15c:	add	w19, w0, #0x7
  40e160:	cmp	w0, #0x0
  40e164:	csel	w19, w19, w0, lt  // lt = tstop
  40e168:	asr	w19, w19, #3
  40e16c:	cmp	w0, #0x7
  40e170:	b.gt	40e0f0 <ferror@plt+0xb7e0>
  40e174:	mov	w4, w23
  40e178:	ldr	x3, [sp, #96]
  40e17c:	mov	x2, x22
  40e180:	mov	w1, w19
  40e184:	mov	w0, w21
  40e188:	bl	40dd78 <ferror@plt+0xb468>
  40e18c:	ldp	x19, x20, [sp, #16]
  40e190:	ldp	x21, x22, [sp, #32]
  40e194:	ldp	x23, x24, [sp, #48]
  40e198:	ldp	x29, x30, [sp], #112
  40e19c:	ret
  40e1a0:	ldr	w0, [x22]
  40e1a4:	cbnz	w0, 40e1dc <ferror@plt+0xb8cc>
  40e1a8:	ldr	w0, [x22, #4]
  40e1ac:	cbnz	w0, 40e1ec <ferror@plt+0xb8dc>
  40e1b0:	ldr	w0, [x22, #8]
  40e1b4:	cmn	w0, #0x10, lsl #12
  40e1b8:	b.eq	40e1cc <ferror@plt+0xb8bc>  // b.none
  40e1bc:	mov	w26, w21
  40e1c0:	mov	w25, w19
  40e1c4:	mov	x27, x22
  40e1c8:	b	40e10c <ferror@plt+0xb7fc>
  40e1cc:	add	x27, x22, #0xc
  40e1d0:	mov	w26, #0x2                   	// #2
  40e1d4:	mov	w25, #0x4                   	// #4
  40e1d8:	b	40e10c <ferror@plt+0xb7fc>
  40e1dc:	mov	w26, w21
  40e1e0:	mov	w25, w19
  40e1e4:	mov	x27, x22
  40e1e8:	b	40e10c <ferror@plt+0xb7fc>
  40e1ec:	mov	w26, w21
  40e1f0:	mov	w25, w19
  40e1f4:	mov	x27, x22
  40e1f8:	b	40e10c <ferror@plt+0xb7fc>
  40e1fc:	ldr	x20, [x20]
  40e200:	cbz	x20, 40e238 <ferror@plt+0xb928>
  40e204:	ldrh	w0, [x20, #22]
  40e208:	cmp	w0, w26
  40e20c:	b.ne	40e1fc <ferror@plt+0xb8ec>  // b.any
  40e210:	ldrh	w0, [x20, #18]
  40e214:	cmp	w25, w0
  40e218:	b.ne	40e1fc <ferror@plt+0xb8ec>  // b.any
  40e21c:	mov	x2, x28
  40e220:	mov	x1, x27
  40e224:	add	x0, x20, #0x18
  40e228:	bl	4025d0 <memcmp@plt>
  40e22c:	cbnz	w0, 40e1fc <ferror@plt+0xb8ec>
  40e230:	ldr	x0, [x20, #8]
  40e234:	b	40e2c4 <ferror@plt+0xb9b4>
  40e238:	mov	x0, #0x118                 	// #280
  40e23c:	bl	402410 <malloc@plt>
  40e240:	mov	x20, x0
  40e244:	cbz	x0, 40e2ec <ferror@plt+0xb9dc>
  40e248:	strh	w26, [x0, #22]
  40e24c:	strh	w25, [x0, #18]
  40e250:	str	xzr, [x0, #8]
  40e254:	mov	x2, x28
  40e258:	mov	x1, x27
  40e25c:	add	x0, x0, #0x18
  40e260:	bl	402230 <memcpy@plt>
  40e264:	ldr	x0, [sp, #104]
  40e268:	str	x0, [x20]
  40e26c:	adrp	x0, 436000 <stdin@@GLIBC_2.17+0x2228>
  40e270:	add	x0, x0, #0xb70
  40e274:	add	x1, x0, #0x100
  40e278:	str	x20, [x1, w24, uxtw #3]
  40e27c:	ldr	w1, [x0, #2312]
  40e280:	add	w1, w1, #0x1
  40e284:	str	w1, [x0, #2312]
  40e288:	cmp	w1, #0x1
  40e28c:	b.eq	40e2d4 <ferror@plt+0xb9c4>  // b.none
  40e290:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e294:	ldr	x0, [x0, #4016]
  40e298:	ldr	x0, [x0]
  40e29c:	bl	402700 <fflush@plt>
  40e2a0:	mov	w2, w26
  40e2a4:	mov	w1, w25
  40e2a8:	mov	x0, x27
  40e2ac:	bl	402640 <gethostbyaddr@plt>
  40e2b0:	cbz	x0, 40e2c0 <ferror@plt+0xb9b0>
  40e2b4:	ldr	x0, [x0]
  40e2b8:	bl	402510 <strdup@plt>
  40e2bc:	str	x0, [x20, #8]
  40e2c0:	ldr	x0, [x20, #8]
  40e2c4:	cbz	x0, 40e2e0 <ferror@plt+0xb9d0>
  40e2c8:	ldp	x25, x26, [sp, #64]
  40e2cc:	ldp	x27, x28, [sp, #80]
  40e2d0:	b	40e18c <ferror@plt+0xb87c>
  40e2d4:	mov	w0, #0x1                   	// #1
  40e2d8:	bl	4022e0 <sethostent@plt>
  40e2dc:	b	40e290 <ferror@plt+0xb980>
  40e2e0:	ldp	x25, x26, [sp, #64]
  40e2e4:	ldp	x27, x28, [sp, #80]
  40e2e8:	b	40e174 <ferror@plt+0xb864>
  40e2ec:	ldp	x25, x26, [sp, #64]
  40e2f0:	ldp	x27, x28, [sp, #80]
  40e2f4:	b	40e174 <ferror@plt+0xb864>
  40e2f8:	stp	x29, x30, [sp, #-16]!
  40e2fc:	mov	x29, sp
  40e300:	mov	w4, #0x100                 	// #256
  40e304:	adrp	x3, 436000 <stdin@@GLIBC_2.17+0x2228>
  40e308:	add	x3, x3, #0xb70
  40e30c:	add	x3, x3, #0x910
  40e310:	bl	40e0b0 <ferror@plt+0xb7a0>
  40e314:	ldp	x29, x30, [sp], #16
  40e318:	ret
  40e31c:	stp	x29, x30, [sp, #-80]!
  40e320:	mov	x29, sp
  40e324:	str	x25, [sp, #64]
  40e328:	mov	x25, x2
  40e32c:	cmp	w1, #0x0
  40e330:	ccmp	w3, #0x2, #0x4, gt
  40e334:	b.le	40e3a0 <ferror@plt+0xba90>
  40e338:	stp	x19, x20, [sp, #16]
  40e33c:	stp	x21, x22, [sp, #32]
  40e340:	stp	x23, x24, [sp, #48]
  40e344:	mov	w23, w1
  40e348:	mov	x20, x2
  40e34c:	mov	x19, #0x1                   	// #1
  40e350:	sub	x22, x0, #0x1
  40e354:	adrp	x24, 419000 <ferror@plt+0x166f0>
  40e358:	add	x24, x24, #0x828
  40e35c:	add	w21, w3, w2
  40e360:	ldrb	w2, [x22, x19]
  40e364:	mov	x1, x24
  40e368:	mov	x0, x20
  40e36c:	bl	402330 <sprintf@plt>
  40e370:	add	x20, x20, #0x2
  40e374:	sub	w0, w21, w20
  40e378:	cmp	w0, #0x2
  40e37c:	cset	w0, le
  40e380:	cmp	w23, w19
  40e384:	cset	w3, le
  40e388:	orr	w0, w0, w3
  40e38c:	add	x19, x19, #0x1
  40e390:	cbz	w0, 40e360 <ferror@plt+0xba50>
  40e394:	ldp	x19, x20, [sp, #16]
  40e398:	ldp	x21, x22, [sp, #32]
  40e39c:	ldp	x23, x24, [sp, #48]
  40e3a0:	mov	x0, x25
  40e3a4:	ldr	x25, [sp, #64]
  40e3a8:	ldp	x29, x30, [sp], #80
  40e3ac:	ret
  40e3b0:	stp	x29, x30, [sp, #-128]!
  40e3b4:	mov	x29, sp
  40e3b8:	stp	x19, x20, [sp, #16]
  40e3bc:	stp	x23, x24, [sp, #48]
  40e3c0:	stp	x27, x28, [sp, #80]
  40e3c4:	mov	x20, x0
  40e3c8:	mov	x23, x1
  40e3cc:	str	x1, [sp, #104]
  40e3d0:	mov	w19, w2
  40e3d4:	mov	x28, x3
  40e3d8:	bl	402260 <strlen@plt>
  40e3dc:	tbnz	w0, #0, 40e4c0 <ferror@plt+0xbbb0>
  40e3e0:	mov	w27, w19
  40e3e4:	cbz	w19, 40e4ac <ferror@plt+0xbb9c>
  40e3e8:	stp	x21, x22, [sp, #32]
  40e3ec:	stp	x25, x26, [sp, #64]
  40e3f0:	mov	w21, #0x0                   	// #0
  40e3f4:	add	x22, sp, #0x70
  40e3f8:	mov	x26, #0x2                   	// #2
  40e3fc:	add	x25, sp, #0x78
  40e400:	mov	w24, #0x10                  	// #16
  40e404:	mov	x0, x20
  40e408:	bl	402260 <strlen@plt>
  40e40c:	cmp	x0, #0x1
  40e410:	b.ls	40e4a0 <ferror@plt+0xbb90>  // b.plast
  40e414:	mov	x2, x26
  40e418:	mov	x1, x20
  40e41c:	mov	x0, x22
  40e420:	bl	402810 <strncpy@plt>
  40e424:	strb	wzr, [sp, #114]
  40e428:	bl	402870 <__errno_location@plt>
  40e42c:	mov	x19, x0
  40e430:	str	wzr, [x0]
  40e434:	mov	w2, w24
  40e438:	mov	x1, x25
  40e43c:	mov	x0, x22
  40e440:	bl	402250 <strtoul@plt>
  40e444:	ldr	w1, [x19]
  40e448:	cmp	w0, #0xff
  40e44c:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40e450:	b.ne	40e480 <ferror@plt+0xbb70>  // b.any
  40e454:	ldr	x1, [sp, #120]
  40e458:	ldrb	w1, [x1]
  40e45c:	cbnz	w1, 40e480 <ferror@plt+0xbb70>
  40e460:	add	w21, w21, #0x1
  40e464:	strb	w0, [x23], #1
  40e468:	add	x20, x20, #0x2
  40e46c:	cmp	w21, w27
  40e470:	b.ne	40e404 <ferror@plt+0xbaf4>  // b.any
  40e474:	ldp	x21, x22, [sp, #32]
  40e478:	ldp	x25, x26, [sp, #64]
  40e47c:	b	40e4ac <ferror@plt+0xbb9c>
  40e480:	mov	x0, #0x0                   	// #0
  40e484:	ldp	x21, x22, [sp, #32]
  40e488:	ldp	x25, x26, [sp, #64]
  40e48c:	ldp	x19, x20, [sp, #16]
  40e490:	ldp	x23, x24, [sp, #48]
  40e494:	ldp	x27, x28, [sp, #80]
  40e498:	ldp	x29, x30, [sp], #128
  40e49c:	ret
  40e4a0:	mov	w27, w21
  40e4a4:	ldp	x21, x22, [sp, #32]
  40e4a8:	ldp	x25, x26, [sp, #64]
  40e4ac:	ldr	x1, [sp, #104]
  40e4b0:	mov	x0, x1
  40e4b4:	cbz	x28, 40e48c <ferror@plt+0xbb7c>
  40e4b8:	str	w27, [x28]
  40e4bc:	b	40e48c <ferror@plt+0xbb7c>
  40e4c0:	mov	x0, #0x0                   	// #0
  40e4c4:	b	40e48c <ferror@plt+0xbb7c>
  40e4c8:	cmp	w2, #0x0
  40e4cc:	b.le	40e534 <ferror@plt+0xbc24>
  40e4d0:	stp	x29, x30, [sp, #-48]!
  40e4d4:	mov	x29, sp
  40e4d8:	stp	x19, x20, [sp, #16]
  40e4dc:	str	x21, [sp, #32]
  40e4e0:	mov	x19, x1
  40e4e4:	add	x20, x0, #0x1
  40e4e8:	add	x1, x1, #0x1
  40e4ec:	sub	w2, w2, #0x1
  40e4f0:	add	x21, x1, x2
  40e4f4:	ldurb	w0, [x20, #-1]
  40e4f8:	bl	40cab8 <ferror@plt+0xa1a8>
  40e4fc:	tbnz	w0, #31, 40e53c <ferror@plt+0xbc2c>
  40e500:	ubfiz	w0, w0, #4, #4
  40e504:	strb	w0, [x19]
  40e508:	ldrb	w0, [x20]
  40e50c:	bl	40cab8 <ferror@plt+0xa1a8>
  40e510:	tbnz	w0, #31, 40e550 <ferror@plt+0xbc40>
  40e514:	ldrb	w1, [x19]
  40e518:	orr	w0, w0, w1
  40e51c:	strb	w0, [x19], #1
  40e520:	add	x20, x20, #0x2
  40e524:	cmp	x19, x21
  40e528:	b.ne	40e4f4 <ferror@plt+0xbbe4>  // b.any
  40e52c:	mov	w0, #0x0                   	// #0
  40e530:	b	40e540 <ferror@plt+0xbc30>
  40e534:	mov	w0, #0x0                   	// #0
  40e538:	ret
  40e53c:	mov	w0, #0xffffffff            	// #-1
  40e540:	ldp	x19, x20, [sp, #16]
  40e544:	ldr	x21, [sp, #32]
  40e548:	ldp	x29, x30, [sp], #48
  40e54c:	ret
  40e550:	mov	w0, #0xffffffff            	// #-1
  40e554:	b	40e540 <ferror@plt+0xbc30>
  40e558:	stp	x29, x30, [sp, #-96]!
  40e55c:	mov	x29, sp
  40e560:	stp	x19, x20, [sp, #16]
  40e564:	stp	x21, x22, [sp, #32]
  40e568:	stp	x23, x24, [sp, #48]
  40e56c:	str	x25, [sp, #64]
  40e570:	str	x0, [sp, #88]
  40e574:	mov	x21, x1
  40e578:	mov	x22, x2
  40e57c:	rev16	w3, w0
  40e580:	and	w3, w3, #0xffff
  40e584:	add	x20, sp, #0x58
  40e588:	add	x25, x20, #0x6
  40e58c:	mov	x19, #0x0                   	// #0
  40e590:	adrp	x24, 416000 <ferror@plt+0x136f0>
  40e594:	add	x24, x24, #0xec0
  40e598:	adrp	x23, 419000 <ferror@plt+0x166f0>
  40e59c:	add	x23, x23, #0x830
  40e5a0:	mov	x4, x24
  40e5a4:	mov	x2, x23
  40e5a8:	sub	x1, x22, x19
  40e5ac:	add	x0, x21, x19
  40e5b0:	bl	4023b0 <snprintf@plt>
  40e5b4:	tbnz	w0, #31, 40e5f8 <ferror@plt+0xbce8>
  40e5b8:	add	x19, x19, w0, sxtw
  40e5bc:	ldrh	w3, [x20, #2]!
  40e5c0:	rev16	w3, w3
  40e5c4:	and	w3, w3, #0xffff
  40e5c8:	cmp	x25, x20
  40e5cc:	b.ne	40e5a0 <ferror@plt+0xbc90>  // b.any
  40e5d0:	adrp	x4, 419000 <ferror@plt+0x166f0>
  40e5d4:	add	x4, x4, #0x5e0
  40e5d8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e5dc:	add	x2, x2, #0x830
  40e5e0:	sub	x1, x22, x19
  40e5e4:	add	x0, x21, x19
  40e5e8:	bl	4023b0 <snprintf@plt>
  40e5ec:	add	x19, x19, w0, sxtw
  40e5f0:	cmp	w0, #0x0
  40e5f4:	csel	w0, w19, w0, ge  // ge = tcont
  40e5f8:	ldp	x19, x20, [sp, #16]
  40e5fc:	ldp	x21, x22, [sp, #32]
  40e600:	ldp	x23, x24, [sp, #48]
  40e604:	ldr	x25, [sp, #64]
  40e608:	ldp	x29, x30, [sp], #96
  40e60c:	ret
  40e610:	cbz	x1, 40e6b8 <ferror@plt+0xbda8>
  40e614:	stp	x29, x30, [sp, #-64]!
  40e618:	mov	x29, sp
  40e61c:	stp	x19, x20, [sp, #16]
  40e620:	stp	x21, x22, [sp, #32]
  40e624:	stp	x23, x24, [sp, #48]
  40e628:	mov	x21, x0
  40e62c:	mov	x19, x1
  40e630:	mov	x24, x2
  40e634:	bl	402600 <__ctype_b_loc@plt>
  40e638:	mov	x22, x0
  40e63c:	mov	x20, x21
  40e640:	add	x21, x21, x19
  40e644:	adrp	x23, 419000 <ferror@plt+0x166f0>
  40e648:	add	x23, x23, #0x838
  40e64c:	b	40e668 <ferror@plt+0xbd58>
  40e650:	mov	w1, w19
  40e654:	mov	x0, x23
  40e658:	bl	402850 <printf@plt>
  40e65c:	add	x20, x20, #0x1
  40e660:	cmp	x20, x21
  40e664:	b.eq	40e6a4 <ferror@plt+0xbd94>  // b.none
  40e668:	ldrb	w19, [x20]
  40e66c:	and	x3, x19, #0xff
  40e670:	ldr	x1, [x22]
  40e674:	ldrh	w1, [x1, x3, lsl #1]
  40e678:	and	w1, w1, #0x4000
  40e67c:	cmp	w19, #0x5c
  40e680:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40e684:	b.eq	40e650 <ferror@plt+0xbd40>  // b.none
  40e688:	mov	w1, w19
  40e68c:	mov	x0, x24
  40e690:	bl	4026b0 <strchr@plt>
  40e694:	cbnz	x0, 40e650 <ferror@plt+0xbd40>
  40e698:	mov	w0, w19
  40e69c:	bl	402890 <putchar@plt>
  40e6a0:	b	40e65c <ferror@plt+0xbd4c>
  40e6a4:	ldp	x19, x20, [sp, #16]
  40e6a8:	ldp	x21, x22, [sp, #32]
  40e6ac:	ldp	x23, x24, [sp, #48]
  40e6b0:	ldp	x29, x30, [sp], #64
  40e6b4:	ret
  40e6b8:	ret
  40e6bc:	stp	x29, x30, [sp, #-96]!
  40e6c0:	mov	x29, sp
  40e6c4:	stp	x19, x20, [sp, #16]
  40e6c8:	mov	x20, x0
  40e6cc:	add	x19, sp, #0x50
  40e6d0:	mov	x1, #0x0                   	// #0
  40e6d4:	mov	x0, x19
  40e6d8:	bl	4024a0 <gettimeofday@plt>
  40e6dc:	mov	x0, x19
  40e6e0:	bl	4023e0 <localtime@plt>
  40e6e4:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  40e6e8:	ldr	x1, [x1, #4032]
  40e6ec:	ldr	w1, [x1]
  40e6f0:	cbz	w1, 40e738 <ferror@plt+0xbe28>
  40e6f4:	add	x19, sp, #0x28
  40e6f8:	mov	x3, x0
  40e6fc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e700:	add	x2, x2, #0x840
  40e704:	mov	x1, #0x28                  	// #40
  40e708:	mov	x0, x19
  40e70c:	bl	402370 <strftime@plt>
  40e710:	ldr	x3, [sp, #88]
  40e714:	mov	x2, x19
  40e718:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e71c:	add	x1, x1, #0x858
  40e720:	mov	x0, x20
  40e724:	bl	4028d0 <fprintf@plt>
  40e728:	mov	w0, #0x0                   	// #0
  40e72c:	ldp	x19, x20, [sp, #16]
  40e730:	ldp	x29, x30, [sp], #96
  40e734:	ret
  40e738:	bl	402790 <asctime@plt>
  40e73c:	mov	x19, x0
  40e740:	bl	402260 <strlen@plt>
  40e744:	add	x0, x19, x0
  40e748:	sturb	wzr, [x0, #-1]
  40e74c:	ldr	x3, [sp, #88]
  40e750:	mov	x2, x19
  40e754:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40e758:	add	x1, x1, #0x868
  40e75c:	mov	x0, x20
  40e760:	bl	4028d0 <fprintf@plt>
  40e764:	b	40e728 <ferror@plt+0xbe18>
  40e768:	stp	x29, x30, [sp, #-128]!
  40e76c:	mov	x29, sp
  40e770:	stp	x19, x20, [sp, #16]
  40e774:	stp	x21, x22, [sp, #32]
  40e778:	mov	x20, x0
  40e77c:	mov	x19, x1
  40e780:	ldr	x0, [x2, #40]
  40e784:	mov	w21, #0x0                   	// #0
  40e788:	cbz	x0, 40e878 <ferror@plt+0xbf68>
  40e78c:	ldr	w21, [x0, #4]
  40e790:	cbz	w21, 40e840 <ferror@plt+0xbf30>
  40e794:	str	x23, [sp, #48]
  40e798:	ldr	x23, [x2, #296]
  40e79c:	cbz	x23, 40e7f0 <ferror@plt+0xbee0>
  40e7a0:	bl	411bf4 <ferror@plt+0xf2e4>
  40e7a4:	and	w0, w0, #0xff
  40e7a8:	cbz	w0, 40e7d4 <ferror@plt+0xbec4>
  40e7ac:	mov	w4, w21
  40e7b0:	mov	x3, #0x0                   	// #0
  40e7b4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e7b8:	add	x2, x2, #0x888
  40e7bc:	mov	w1, #0x6                   	// #6
  40e7c0:	mov	w0, #0x2                   	// #2
  40e7c4:	bl	411d30 <ferror@plt+0xf420>
  40e7c8:	mov	w21, #0x0                   	// #0
  40e7cc:	ldr	x23, [sp, #48]
  40e7d0:	b	40e878 <ferror@plt+0xbf68>
  40e7d4:	mov	w0, w21
  40e7d8:	bl	410e18 <ferror@plt+0xe508>
  40e7dc:	mov	x22, x0
  40e7e0:	mov	w21, #0x0                   	// #0
  40e7e4:	cbnz	x22, 40e8cc <ferror@plt+0xbfbc>
  40e7e8:	ldr	x23, [sp, #48]
  40e7ec:	b	40e878 <ferror@plt+0xbf68>
  40e7f0:	mov	w0, w21
  40e7f4:	bl	410e54 <ferror@plt+0xe544>
  40e7f8:	mov	x22, x0
  40e7fc:	bl	411bf4 <ferror@plt+0xf2e4>
  40e800:	and	w0, w0, #0xff
  40e804:	cbnz	w0, 40e81c <ferror@plt+0xbf0c>
  40e808:	mov	w0, w21
  40e80c:	bl	410f3c <ferror@plt+0xe62c>
  40e810:	eor	w21, w0, #0x1
  40e814:	and	w21, w21, #0x1
  40e818:	b	40e7e4 <ferror@plt+0xbed4>
  40e81c:	mov	x4, x22
  40e820:	mov	x3, #0x0                   	// #0
  40e824:	adrp	x2, 417000 <ferror@plt+0x146f0>
  40e828:	add	x2, x2, #0x478
  40e82c:	mov	w1, #0x6                   	// #6
  40e830:	mov	w0, #0x2                   	// #2
  40e834:	bl	412204 <ferror@plt+0xf8f4>
  40e838:	mov	x22, x23
  40e83c:	b	40e808 <ferror@plt+0xbef8>
  40e840:	bl	411bf4 <ferror@plt+0xf2e4>
  40e844:	and	w0, w0, #0xff
  40e848:	cbnz	w0, 40e8a8 <ferror@plt+0xbf98>
  40e84c:	mov	w21, #0x0                   	// #0
  40e850:	adrp	x22, 419000 <ferror@plt+0x166f0>
  40e854:	add	x22, x22, #0x880
  40e858:	add	x0, sp, #0x40
  40e85c:	mov	x4, x22
  40e860:	mov	x3, x19
  40e864:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e868:	add	x2, x2, #0x898
  40e86c:	mov	x1, #0x40                  	// #64
  40e870:	mov	x19, x0
  40e874:	bl	4023b0 <snprintf@plt>
  40e878:	mov	x4, x19
  40e87c:	mov	x3, x20
  40e880:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40e884:	add	x2, x2, #0x8a0
  40e888:	mov	w1, #0x0                   	// #0
  40e88c:	mov	w0, #0x4                   	// #4
  40e890:	bl	412204 <ferror@plt+0xf8f4>
  40e894:	mov	w0, w21
  40e898:	ldp	x19, x20, [sp, #16]
  40e89c:	ldp	x21, x22, [sp, #32]
  40e8a0:	ldp	x29, x30, [sp], #128
  40e8a4:	ret
  40e8a8:	mov	x4, #0x0                   	// #0
  40e8ac:	mov	x3, #0x0                   	// #0
  40e8b0:	adrp	x2, 417000 <ferror@plt+0x146f0>
  40e8b4:	add	x2, x2, #0x478
  40e8b8:	mov	w1, #0x6                   	// #6
  40e8bc:	mov	w0, #0x2                   	// #2
  40e8c0:	bl	4124e4 <ferror@plt+0xfbd4>
  40e8c4:	mov	w21, #0x0                   	// #0
  40e8c8:	b	40e878 <ferror@plt+0xbf68>
  40e8cc:	ldr	x23, [sp, #48]
  40e8d0:	b	40e858 <ferror@plt+0xbf48>
  40e8d4:	stp	x29, x30, [sp, #-112]!
  40e8d8:	mov	x29, sp
  40e8dc:	stp	x19, x20, [sp, #16]
  40e8e0:	stp	x21, x22, [sp, #32]
  40e8e4:	stp	x23, x24, [sp, #48]
  40e8e8:	mov	x20, x0
  40e8ec:	mov	x24, x1
  40e8f0:	mov	x23, x2
  40e8f4:	mov	x3, x2
  40e8f8:	mov	w2, #0xa                   	// #10
  40e8fc:	bl	4028a0 <__getdelim@plt>
  40e900:	mov	x21, x0
  40e904:	tbnz	x0, #63, 40ea68 <ferror@plt+0xc158>
  40e908:	stp	x25, x26, [sp, #64]
  40e90c:	stp	x27, x28, [sp, #80]
  40e910:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e914:	ldr	x0, [x0, #3992]
  40e918:	ldr	w1, [x0]
  40e91c:	add	w1, w1, #0x1
  40e920:	str	w1, [x0]
  40e924:	mov	w1, #0x23                  	// #35
  40e928:	ldr	x0, [x20]
  40e92c:	bl	4026b0 <strchr@plt>
  40e930:	cbz	x0, 40e938 <ferror@plt+0xc028>
  40e934:	strb	wzr, [x0]
  40e938:	adrp	x25, 419000 <ferror@plt+0x166f0>
  40e93c:	add	x25, x25, #0x8d8
  40e940:	add	x27, sp, #0x68
  40e944:	add	x26, sp, #0x60
  40e948:	adrp	x22, 42f000 <ferror@plt+0x2c6f0>
  40e94c:	ldr	x22, [x22, #3992]
  40e950:	b	40e9cc <ferror@plt+0xc0bc>
  40e954:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40e958:	ldr	x0, [x0, #3984]
  40e95c:	ldr	x3, [x0]
  40e960:	mov	x2, #0x1a                  	// #26
  40e964:	mov	x1, #0x1                   	// #1
  40e968:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40e96c:	add	x0, x0, #0x8a8
  40e970:	bl	4026d0 <fwrite@plt>
  40e974:	mov	x21, x19
  40e978:	ldp	x25, x26, [sp, #64]
  40e97c:	ldp	x27, x28, [sp, #80]
  40e980:	b	40ea68 <ferror@plt+0xc158>
  40e984:	ldr	x0, [x20]
  40e988:	bl	402260 <strlen@plt>
  40e98c:	mov	x28, x0
  40e990:	ldr	x0, [sp, #96]
  40e994:	bl	402260 <strlen@plt>
  40e998:	add	x1, x28, x0
  40e99c:	add	x1, x1, #0x1
  40e9a0:	str	x1, [x24]
  40e9a4:	ldr	x0, [x20]
  40e9a8:	bl	4024f0 <realloc@plt>
  40e9ac:	str	x0, [x20]
  40e9b0:	cbz	x0, 40ea2c <ferror@plt+0xc11c>
  40e9b4:	sub	x19, x19, #0x2
  40e9b8:	add	x21, x21, x19
  40e9bc:	ldr	x1, [sp, #96]
  40e9c0:	bl	402470 <strcat@plt>
  40e9c4:	ldr	x0, [sp, #96]
  40e9c8:	bl	402660 <free@plt>
  40e9cc:	mov	x1, x25
  40e9d0:	ldr	x0, [x20]
  40e9d4:	bl	4027e0 <strstr@plt>
  40e9d8:	mov	x28, x0
  40e9dc:	cbz	x0, 40ea60 <ferror@plt+0xc150>
  40e9e0:	str	xzr, [sp, #96]
  40e9e4:	str	xzr, [sp, #104]
  40e9e8:	mov	x3, x23
  40e9ec:	mov	w2, #0xa                   	// #10
  40e9f0:	mov	x1, x27
  40e9f4:	mov	x0, x26
  40e9f8:	bl	4028a0 <__getdelim@plt>
  40e9fc:	mov	x19, x0
  40ea00:	tbnz	x0, #63, 40e954 <ferror@plt+0xc044>
  40ea04:	ldr	w0, [x22]
  40ea08:	add	w0, w0, #0x1
  40ea0c:	str	w0, [x22]
  40ea10:	strb	wzr, [x28]
  40ea14:	mov	w1, #0x23                  	// #35
  40ea18:	ldr	x0, [sp, #96]
  40ea1c:	bl	4026b0 <strchr@plt>
  40ea20:	cbz	x0, 40e984 <ferror@plt+0xc074>
  40ea24:	strb	wzr, [x0]
  40ea28:	b	40e984 <ferror@plt+0xc074>
  40ea2c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40ea30:	ldr	x0, [x0, #3984]
  40ea34:	ldr	x3, [x0]
  40ea38:	mov	x2, #0xe                   	// #14
  40ea3c:	mov	x1, #0x1                   	// #1
  40ea40:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40ea44:	add	x0, x0, #0x8c8
  40ea48:	bl	4026d0 <fwrite@plt>
  40ea4c:	str	xzr, [x24]
  40ea50:	mov	x21, #0xffffffffffffffff    	// #-1
  40ea54:	ldp	x25, x26, [sp, #64]
  40ea58:	ldp	x27, x28, [sp, #80]
  40ea5c:	b	40ea68 <ferror@plt+0xc158>
  40ea60:	ldp	x25, x26, [sp, #64]
  40ea64:	ldp	x27, x28, [sp, #80]
  40ea68:	mov	x0, x21
  40ea6c:	ldp	x19, x20, [sp, #16]
  40ea70:	ldp	x21, x22, [sp, #32]
  40ea74:	ldp	x23, x24, [sp, #48]
  40ea78:	ldp	x29, x30, [sp], #112
  40ea7c:	ret
  40ea80:	stp	x29, x30, [sp, #-96]!
  40ea84:	mov	x29, sp
  40ea88:	stp	x19, x20, [sp, #16]
  40ea8c:	stp	x21, x22, [sp, #32]
  40ea90:	stp	x25, x26, [sp, #64]
  40ea94:	mov	x19, x0
  40ea98:	mov	x25, x1
  40ea9c:	ldrb	w0, [x0]
  40eaa0:	cbz	w0, 40eb9c <ferror@plt+0xc28c>
  40eaa4:	stp	x23, x24, [sp, #48]
  40eaa8:	str	x27, [sp, #80]
  40eaac:	mov	x20, #0x0                   	// #0
  40eab0:	adrp	x23, 419000 <ferror@plt+0x166f0>
  40eab4:	add	x23, x23, #0x998
  40eab8:	sub	w24, w2, #0x1
  40eabc:	mov	w26, #0x22                  	// #34
  40eac0:	b	40eb24 <ferror@plt+0xc214>
  40eac4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40eac8:	ldr	x0, [x0, #3984]
  40eacc:	ldr	x3, [x0]
  40ead0:	mov	x2, #0x1e                  	// #30
  40ead4:	mov	x1, #0x1                   	// #1
  40ead8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40eadc:	add	x0, x0, #0x8e0
  40eae0:	bl	4026d0 <fwrite@plt>
  40eae4:	mov	w0, #0x1                   	// #1
  40eae8:	bl	402270 <exit@plt>
  40eaec:	add	w21, w20, #0x1
  40eaf0:	str	x27, [x25, x20, lsl #3]
  40eaf4:	mov	x1, x23
  40eaf8:	mov	x0, x27
  40eafc:	bl	402830 <strcspn@plt>
  40eb00:	mov	x1, x0
  40eb04:	add	x0, x27, x0
  40eb08:	ldrb	w1, [x27, x1]
  40eb0c:	cbz	w1, 40ebc8 <ferror@plt+0xc2b8>
  40eb10:	mov	x19, x0
  40eb14:	strb	wzr, [x19], #1
  40eb18:	add	x20, x20, #0x1
  40eb1c:	ldrb	w0, [x0, #1]
  40eb20:	cbz	w0, 40eb90 <ferror@plt+0xc280>
  40eb24:	mov	w21, w20
  40eb28:	mov	x1, x23
  40eb2c:	mov	x0, x19
  40eb30:	bl	4026a0 <strspn@plt>
  40eb34:	add	x27, x19, x0
  40eb38:	ldrb	w1, [x19, x0]
  40eb3c:	cbz	w1, 40eba4 <ferror@plt+0xc294>
  40eb40:	cmp	w24, w20
  40eb44:	b.le	40eac4 <ferror@plt+0xc1b4>
  40eb48:	cmp	w1, #0x27
  40eb4c:	ccmp	w1, w26, #0x4, ne  // ne = any
  40eb50:	b.ne	40eaec <ferror@plt+0xc1dc>  // b.any
  40eb54:	add	x0, x27, #0x1
  40eb58:	add	w21, w20, #0x1
  40eb5c:	str	x0, [x25, x20, lsl #3]
  40eb60:	bl	4026b0 <strchr@plt>
  40eb64:	cbnz	x0, 40eb10 <ferror@plt+0xc200>
  40eb68:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40eb6c:	ldr	x0, [x0, #3984]
  40eb70:	ldr	x3, [x0]
  40eb74:	mov	x2, #0x1b                  	// #27
  40eb78:	mov	x1, #0x1                   	// #1
  40eb7c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40eb80:	add	x0, x0, #0x900
  40eb84:	bl	4026d0 <fwrite@plt>
  40eb88:	mov	w0, #0x1                   	// #1
  40eb8c:	bl	402270 <exit@plt>
  40eb90:	ldp	x23, x24, [sp, #48]
  40eb94:	ldr	x27, [sp, #80]
  40eb98:	b	40ebac <ferror@plt+0xc29c>
  40eb9c:	mov	w21, #0x0                   	// #0
  40eba0:	b	40ebac <ferror@plt+0xc29c>
  40eba4:	ldp	x23, x24, [sp, #48]
  40eba8:	ldr	x27, [sp, #80]
  40ebac:	str	xzr, [x25, w21, sxtw #3]
  40ebb0:	mov	w0, w21
  40ebb4:	ldp	x19, x20, [sp, #16]
  40ebb8:	ldp	x21, x22, [sp, #32]
  40ebbc:	ldp	x25, x26, [sp, #64]
  40ebc0:	ldp	x29, x30, [sp], #96
  40ebc4:	ret
  40ebc8:	ldp	x23, x24, [sp, #48]
  40ebcc:	ldr	x27, [sp, #80]
  40ebd0:	b	40ebac <ferror@plt+0xc29c>
  40ebd4:	stp	x29, x30, [sp, #-64]!
  40ebd8:	mov	x29, sp
  40ebdc:	stp	x19, x20, [sp, #16]
  40ebe0:	str	x21, [sp, #32]
  40ebe4:	mov	x20, x0
  40ebe8:	ldr	w0, [x1, #16]
  40ebec:	str	x0, [sp, #56]
  40ebf0:	ldr	w21, [x1, #20]
  40ebf4:	add	x0, sp, #0x38
  40ebf8:	bl	4023e0 <localtime@plt>
  40ebfc:	bl	402790 <asctime@plt>
  40ec00:	mov	x19, x0
  40ec04:	bl	402260 <strlen@plt>
  40ec08:	add	x0, x19, x0
  40ec0c:	sturb	wzr, [x0, #-1]
  40ec10:	mov	x3, x21
  40ec14:	mov	x2, x19
  40ec18:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ec1c:	add	x1, x1, #0x920
  40ec20:	mov	x0, x20
  40ec24:	bl	4028d0 <fprintf@plt>
  40ec28:	ldp	x19, x20, [sp, #16]
  40ec2c:	ldr	x21, [sp, #32]
  40ec30:	ldp	x29, x30, [sp], #64
  40ec34:	ret
  40ec38:	stp	x29, x30, [sp, #-32]!
  40ec3c:	mov	x29, sp
  40ec40:	str	x19, [sp, #16]
  40ec44:	mov	x19, x1
  40ec48:	mov	w2, w0
  40ec4c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40ec50:	add	x1, x1, #0xed8
  40ec54:	mov	x0, x19
  40ec58:	bl	402330 <sprintf@plt>
  40ec5c:	mov	x0, x19
  40ec60:	ldr	x19, [sp, #16]
  40ec64:	ldp	x29, x30, [sp], #32
  40ec68:	ret
  40ec6c:	stp	x29, x30, [sp, #-80]!
  40ec70:	mov	x29, sp
  40ec74:	stp	x19, x20, [sp, #16]
  40ec78:	stp	x21, x22, [sp, #32]
  40ec7c:	mov	x21, x0
  40ec80:	mov	x20, x1
  40ec84:	mov	x0, x1
  40ec88:	bl	402260 <strlen@plt>
  40ec8c:	cmp	x0, #0x17
  40ec90:	b.ne	40ed24 <ferror@plt+0xc414>  // b.any
  40ec94:	add	x19, x20, #0x2
  40ec98:	add	x1, x20, #0x17
  40ec9c:	mov	x2, x19
  40eca0:	ldrb	w0, [x2]
  40eca4:	cmp	w0, #0x3a
  40eca8:	b.ne	40ed2c <ferror@plt+0xc41c>  // b.any
  40ecac:	add	x2, x2, #0x3
  40ecb0:	cmp	x2, x1
  40ecb4:	b.ne	40eca0 <ferror@plt+0xc390>  // b.any
  40ecb8:	str	x23, [sp, #48]
  40ecbc:	str	xzr, [x21]
  40ecc0:	mov	w20, #0x38                  	// #56
  40ecc4:	add	x23, sp, #0x48
  40ecc8:	mov	w22, #0x10                  	// #16
  40eccc:	mov	w2, w22
  40ecd0:	mov	x1, x23
  40ecd4:	sub	x0, x19, #0x2
  40ecd8:	bl	402250 <strtoul@plt>
  40ecdc:	cmp	x0, #0xff
  40ece0:	ldr	x1, [sp, #72]
  40ece4:	ccmp	x1, x19, #0x0, ls  // ls = plast
  40ece8:	b.ne	40ed34 <ferror@plt+0xc424>  // b.any
  40ecec:	lsl	x0, x0, x20
  40ecf0:	ldr	x1, [x21]
  40ecf4:	orr	x0, x1, x0
  40ecf8:	str	x0, [x21]
  40ecfc:	add	x19, x19, #0x3
  40ed00:	sub	w20, w20, #0x8
  40ed04:	cmn	w20, #0x8
  40ed08:	b.ne	40eccc <ferror@plt+0xc3bc>  // b.any
  40ed0c:	mov	w0, #0x0                   	// #0
  40ed10:	ldr	x23, [sp, #48]
  40ed14:	ldp	x19, x20, [sp, #16]
  40ed18:	ldp	x21, x22, [sp, #32]
  40ed1c:	ldp	x29, x30, [sp], #80
  40ed20:	ret
  40ed24:	mov	w0, #0xffffffff            	// #-1
  40ed28:	b	40ed14 <ferror@plt+0xc404>
  40ed2c:	mov	w0, #0xffffffff            	// #-1
  40ed30:	b	40ed14 <ferror@plt+0xc404>
  40ed34:	mov	w0, #0xffffffff            	// #-1
  40ed38:	ldr	x23, [sp, #48]
  40ed3c:	b	40ed14 <ferror@plt+0xc404>
  40ed40:	cmp	w0, #0x5
  40ed44:	b.ne	40ed5c <ferror@plt+0xc44c>  // b.any
  40ed48:	cmp	w1, #0x80
  40ed4c:	b.eq	40ed64 <ferror@plt+0xc454>  // b.none
  40ed50:	cmp	w1, #0x81
  40ed54:	mov	w0, #0xa                   	// #10
  40ed58:	csel	w1, w1, w0, ne  // ne = any
  40ed5c:	mov	w0, w1
  40ed60:	ret
  40ed64:	mov	w1, #0x2                   	// #2
  40ed68:	b	40ed5c <ferror@plt+0xc44c>
  40ed6c:	sub	sp, sp, #0x9f0
  40ed70:	stp	x29, x30, [sp]
  40ed74:	mov	x29, sp
  40ed78:	stp	x19, x20, [sp, #16]
  40ed7c:	stp	x21, x22, [sp, #32]
  40ed80:	str	x23, [sp, #48]
  40ed84:	mov	x19, x0
  40ed88:	ldr	x21, [x1, #184]
  40ed8c:	mov	x22, x0
  40ed90:	mov	w23, #0xc0                  	// #192
  40ed94:	cbz	x21, 40edf8 <ferror@plt+0xc4e8>
  40ed98:	ldrh	w20, [x21]
  40ed9c:	sub	w20, w20, #0x4
  40eda0:	cmp	w23, w20
  40eda4:	b.gt	40eea4 <ferror@plt+0xc594>
  40eda8:	mov	w20, w23
  40edac:	sxtw	x2, w20
  40edb0:	add	x1, x21, #0x4
  40edb4:	mov	x0, x22
  40edb8:	bl	402230 <memcpy@plt>
  40edbc:	cmp	x22, x19
  40edc0:	b.eq	40eddc <ferror@plt+0xc4cc>  // b.none
  40edc4:	mov	x0, #0x0                   	// #0
  40edc8:	ldr	w1, [x22, x0, lsl #2]
  40edcc:	str	x1, [x19, x0, lsl #3]
  40edd0:	add	x0, x0, #0x1
  40edd4:	cmp	x0, #0x18
  40edd8:	b.ne	40edc8 <ferror@plt+0xc4b8>  // b.any
  40eddc:	mov	w0, w23
  40ede0:	ldp	x19, x20, [sp, #16]
  40ede4:	ldp	x21, x22, [sp, #32]
  40ede8:	ldr	x23, [sp, #48]
  40edec:	ldp	x29, x30, [sp]
  40edf0:	add	sp, sp, #0x9f0
  40edf4:	ret
  40edf8:	ldr	x21, [x1, #56]
  40edfc:	mov	w23, #0x60                  	// #96
  40ee00:	add	x22, sp, #0x990
  40ee04:	cbnz	x21, 40ed98 <ferror@plt+0xc488>
  40ee08:	ldr	x2, [x1, #96]
  40ee0c:	cbz	x2, 40eebc <ferror@plt+0xc5ac>
  40ee10:	ldrh	w3, [x2], #4
  40ee14:	sub	w3, w3, #0x4
  40ee18:	mov	w1, #0x128                 	// #296
  40ee1c:	add	x0, sp, #0x48
  40ee20:	bl	4156e8 <ferror@plt+0x12dd8>
  40ee24:	ldr	x0, [sp, #96]
  40ee28:	cbz	x0, 40ee9c <ferror@plt+0xc58c>
  40ee2c:	stp	xzr, xzr, [x19]
  40ee30:	stp	xzr, xzr, [x19, #16]
  40ee34:	stp	xzr, xzr, [x19, #32]
  40ee38:	stp	xzr, xzr, [x19, #48]
  40ee3c:	stp	xzr, xzr, [x19, #64]
  40ee40:	stp	xzr, xzr, [x19, #80]
  40ee44:	stp	xzr, xzr, [x19, #96]
  40ee48:	stp	xzr, xzr, [x19, #112]
  40ee4c:	stp	xzr, xzr, [x19, #128]
  40ee50:	stp	xzr, xzr, [x19, #144]
  40ee54:	stp	xzr, xzr, [x19, #160]
  40ee58:	stp	xzr, xzr, [x19, #176]
  40ee5c:	ldur	x1, [x0, #12]
  40ee60:	str	x1, [x19]
  40ee64:	ldur	x1, [x0, #20]
  40ee68:	str	x1, [x19, #16]
  40ee6c:	ldur	x1, [x0, #44]
  40ee70:	str	x1, [x19, #8]
  40ee74:	ldur	x1, [x0, #52]
  40ee78:	str	x1, [x19, #24]
  40ee7c:	ldur	x1, [x0, #108]
  40ee80:	str	x1, [x19, #32]
  40ee84:	ldur	x1, [x0, #116]
  40ee88:	str	x1, [x19, #40]
  40ee8c:	ldur	x1, [x0, #188]
  40ee90:	str	x1, [x19, #64]
  40ee94:	ldur	x0, [x0, #252]
  40ee98:	str	x0, [x19, #104]
  40ee9c:	mov	w23, #0xc0                  	// #192
  40eea0:	b	40eddc <ferror@plt+0xc4cc>
  40eea4:	sub	w2, w23, w20
  40eea8:	sxtw	x2, w2
  40eeac:	mov	w1, #0x0                   	// #0
  40eeb0:	add	x0, x22, w20, sxtw
  40eeb4:	bl	402490 <memset@plt>
  40eeb8:	b	40edac <ferror@plt+0xc49c>
  40eebc:	mov	w23, #0xffffffff            	// #-1
  40eec0:	b	40eddc <ferror@plt+0xc4cc>
  40eec4:	stp	x29, x30, [sp, #-48]!
  40eec8:	mov	x29, sp
  40eecc:	stp	x19, x20, [sp, #16]
  40eed0:	stp	x21, x22, [sp, #32]
  40eed4:	mov	x22, x0
  40eed8:	mov	x21, x1
  40eedc:	mov	x19, x2
  40eee0:	mov	x0, x1
  40eee4:	bl	402260 <strlen@plt>
  40eee8:	mov	x20, x0
  40eeec:	cbnz	x19, 40ef04 <ferror@plt+0xc5f4>
  40eef0:	mov	x0, x20
  40eef4:	ldp	x19, x20, [sp, #16]
  40eef8:	ldp	x21, x22, [sp, #32]
  40eefc:	ldp	x29, x30, [sp], #48
  40ef00:	ret
  40ef04:	sub	x19, x19, #0x1
  40ef08:	cmp	x19, x0
  40ef0c:	csel	x19, x19, x0, ls  // ls = plast
  40ef10:	mov	x2, x19
  40ef14:	mov	x1, x21
  40ef18:	mov	x0, x22
  40ef1c:	bl	402230 <memcpy@plt>
  40ef20:	strb	wzr, [x22, x19]
  40ef24:	b	40eef0 <ferror@plt+0xc5e0>
  40ef28:	stp	x29, x30, [sp, #-48]!
  40ef2c:	mov	x29, sp
  40ef30:	stp	x19, x20, [sp, #16]
  40ef34:	stp	x21, x22, [sp, #32]
  40ef38:	mov	x22, x0
  40ef3c:	mov	x21, x1
  40ef40:	mov	x20, x2
  40ef44:	bl	402260 <strlen@plt>
  40ef48:	mov	x19, x0
  40ef4c:	cmp	x0, x20
  40ef50:	b.cc	40ef70 <ferror@plt+0xc660>  // b.lo, b.ul, b.last
  40ef54:	mov	x0, x21
  40ef58:	bl	402260 <strlen@plt>
  40ef5c:	add	x0, x0, x19
  40ef60:	ldp	x19, x20, [sp, #16]
  40ef64:	ldp	x21, x22, [sp, #32]
  40ef68:	ldp	x29, x30, [sp], #48
  40ef6c:	ret
  40ef70:	sub	x2, x20, x0
  40ef74:	mov	x1, x21
  40ef78:	add	x0, x22, x0
  40ef7c:	bl	40eec4 <ferror@plt+0xc5b4>
  40ef80:	add	x0, x0, x19
  40ef84:	b	40ef60 <ferror@plt+0xc650>
  40ef88:	stp	x29, x30, [sp, #-48]!
  40ef8c:	mov	x29, sp
  40ef90:	bl	402340 <getuid@plt>
  40ef94:	cbnz	w0, 40efa0 <ferror@plt+0xc690>
  40ef98:	ldp	x29, x30, [sp], #48
  40ef9c:	ret
  40efa0:	bl	4022d0 <geteuid@plt>
  40efa4:	cbz	w0, 40ef98 <ferror@plt+0xc688>
  40efa8:	str	x19, [sp, #16]
  40efac:	bl	402620 <cap_get_proc@plt>
  40efb0:	mov	x19, x0
  40efb4:	cbz	x0, 40effc <ferror@plt+0xc6ec>
  40efb8:	add	x3, sp, #0x2c
  40efbc:	mov	w2, #0x2                   	// #2
  40efc0:	mov	w1, #0xc                   	// #12
  40efc4:	bl	4024d0 <cap_get_flag@plt>
  40efc8:	cbnz	w0, 40f004 <ferror@plt+0xc6f4>
  40efcc:	ldr	w0, [sp, #44]
  40efd0:	cbnz	w0, 40efec <ferror@plt+0xc6dc>
  40efd4:	mov	x0, x19
  40efd8:	bl	402750 <cap_clear@plt>
  40efdc:	cbnz	w0, 40f00c <ferror@plt+0xc6fc>
  40efe0:	mov	x0, x19
  40efe4:	bl	402500 <cap_set_proc@plt>
  40efe8:	cbnz	w0, 40f014 <ferror@plt+0xc704>
  40efec:	mov	x0, x19
  40eff0:	bl	4027a0 <cap_free@plt>
  40eff4:	ldr	x19, [sp, #16]
  40eff8:	b	40ef98 <ferror@plt+0xc688>
  40effc:	mov	w0, #0x1                   	// #1
  40f000:	bl	402270 <exit@plt>
  40f004:	mov	w0, #0x1                   	// #1
  40f008:	bl	402270 <exit@plt>
  40f00c:	mov	w0, #0x1                   	// #1
  40f010:	bl	402270 <exit@plt>
  40f014:	mov	w0, #0x1                   	// #1
  40f018:	bl	402270 <exit@plt>
  40f01c:	stp	x29, x30, [sp, #-64]!
  40f020:	mov	x29, sp
  40f024:	stp	x19, x20, [sp, #16]
  40f028:	str	x21, [sp, #32]
  40f02c:	mov	x21, x0
  40f030:	mov	x19, x1
  40f034:	add	x1, sp, #0x38
  40f038:	mov	x0, x19
  40f03c:	bl	4022c0 <strtod@plt>
  40f040:	ldr	x20, [sp, #56]
  40f044:	cmp	x20, x19
  40f048:	b.eq	40f160 <ferror@plt+0xc850>  // b.none
  40f04c:	str	d8, [sp, #40]
  40f050:	fmov	d8, d0
  40f054:	ldrb	w0, [x20]
  40f058:	cbz	w0, 40f0a8 <ferror@plt+0xc798>
  40f05c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f060:	add	x1, x1, #0x4b0
  40f064:	mov	x0, x20
  40f068:	bl	4024e0 <strcasecmp@plt>
  40f06c:	cbz	w0, 40f098 <ferror@plt+0xc788>
  40f070:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40f074:	add	x1, x1, #0x760
  40f078:	mov	x0, x20
  40f07c:	bl	4024e0 <strcasecmp@plt>
  40f080:	cbz	w0, 40f098 <ferror@plt+0xc788>
  40f084:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f088:	add	x1, x1, #0x548
  40f08c:	mov	x0, x20
  40f090:	bl	4024e0 <strcasecmp@plt>
  40f094:	cbnz	w0, 40f0c8 <ferror@plt+0xc7b8>
  40f098:	mov	x0, #0x848000000000        	// #145685290680320
  40f09c:	movk	x0, #0x412e, lsl #48
  40f0a0:	fmov	d0, x0
  40f0a4:	fmul	d8, d8, d0
  40f0a8:	fcvtzu	w1, d8
  40f0ac:	str	w1, [x21]
  40f0b0:	mov	w0, #0x0                   	// #0
  40f0b4:	ldr	d8, [sp, #40]
  40f0b8:	ldp	x19, x20, [sp, #16]
  40f0bc:	ldr	x21, [sp, #32]
  40f0c0:	ldp	x29, x30, [sp], #64
  40f0c4:	ret
  40f0c8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0cc:	add	x1, x1, #0x550
  40f0d0:	mov	x0, x20
  40f0d4:	bl	4024e0 <strcasecmp@plt>
  40f0d8:	cbz	w0, 40f104 <ferror@plt+0xc7f4>
  40f0dc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0e0:	add	x1, x1, #0x558
  40f0e4:	mov	x0, x20
  40f0e8:	bl	4024e0 <strcasecmp@plt>
  40f0ec:	cbz	w0, 40f104 <ferror@plt+0xc7f4>
  40f0f0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f0f4:	add	x1, x1, #0x560
  40f0f8:	mov	x0, x20
  40f0fc:	bl	4024e0 <strcasecmp@plt>
  40f100:	cbnz	w0, 40f118 <ferror@plt+0xc808>
  40f104:	mov	x0, #0x400000000000        	// #70368744177664
  40f108:	movk	x0, #0x408f, lsl #48
  40f10c:	fmov	d0, x0
  40f110:	fmul	d8, d8, d0
  40f114:	b	40f0a8 <ferror@plt+0xc798>
  40f118:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f11c:	add	x1, x1, #0x938
  40f120:	mov	x0, x20
  40f124:	bl	4024e0 <strcasecmp@plt>
  40f128:	cbz	w0, 40f0a8 <ferror@plt+0xc798>
  40f12c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f130:	add	x1, x1, #0x940
  40f134:	mov	x0, x20
  40f138:	bl	4024e0 <strcasecmp@plt>
  40f13c:	cbz	w0, 40f0a8 <ferror@plt+0xc798>
  40f140:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f144:	add	x1, x1, #0x948
  40f148:	mov	x0, x20
  40f14c:	bl	4024e0 <strcasecmp@plt>
  40f150:	cbz	w0, 40f0a8 <ferror@plt+0xc798>
  40f154:	mov	w0, #0xffffffff            	// #-1
  40f158:	ldr	d8, [sp, #40]
  40f15c:	b	40f0b8 <ferror@plt+0xc7a8>
  40f160:	mov	w0, #0xffffffff            	// #-1
  40f164:	b	40f0b8 <ferror@plt+0xc7a8>
  40f168:	stp	x29, x30, [sp, #-32]!
  40f16c:	mov	x29, sp
  40f170:	str	x19, [sp, #16]
  40f174:	mov	w3, w0
  40f178:	mov	x19, x1
  40f17c:	ucvtf	d0, w0
  40f180:	mov	w0, #0x423f                	// #16959
  40f184:	movk	w0, #0xf, lsl #16
  40f188:	cmp	w3, w0
  40f18c:	b.hi	40f1cc <ferror@plt+0xc8bc>  // b.pmore
  40f190:	cmp	w3, #0x3e7
  40f194:	b.ls	40f1f4 <ferror@plt+0xc8e4>  // b.plast
  40f198:	mov	x0, #0x400000000000        	// #70368744177664
  40f19c:	movk	x0, #0x408f, lsl #48
  40f1a0:	fmov	d1, x0
  40f1a4:	fdiv	d0, d0, d1
  40f1a8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f1ac:	add	x2, x2, #0x958
  40f1b0:	mov	x1, #0x3f                  	// #63
  40f1b4:	mov	x0, x19
  40f1b8:	bl	4023b0 <snprintf@plt>
  40f1bc:	mov	x0, x19
  40f1c0:	ldr	x19, [sp, #16]
  40f1c4:	ldp	x29, x30, [sp], #32
  40f1c8:	ret
  40f1cc:	mov	x0, #0x848000000000        	// #145685290680320
  40f1d0:	movk	x0, #0x412e, lsl #48
  40f1d4:	fmov	d1, x0
  40f1d8:	fdiv	d0, d0, d1
  40f1dc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f1e0:	add	x2, x2, #0x950
  40f1e4:	mov	x1, #0x3f                  	// #63
  40f1e8:	mov	x0, x19
  40f1ec:	bl	4023b0 <snprintf@plt>
  40f1f0:	b	40f1bc <ferror@plt+0xc8ac>
  40f1f4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f1f8:	add	x2, x2, #0x960
  40f1fc:	mov	x1, #0x3f                  	// #63
  40f200:	mov	x0, x19
  40f204:	bl	4023b0 <snprintf@plt>
  40f208:	b	40f1bc <ferror@plt+0xc8ac>
  40f20c:	stp	x29, x30, [sp, #-64]!
  40f210:	mov	x29, sp
  40f214:	stp	x19, x20, [sp, #16]
  40f218:	str	x21, [sp, #32]
  40f21c:	mov	x21, x0
  40f220:	mov	x19, x1
  40f224:	add	x1, sp, #0x38
  40f228:	mov	x0, x19
  40f22c:	bl	4022c0 <strtod@plt>
  40f230:	ldr	x20, [sp, #56]
  40f234:	cmp	x20, x19
  40f238:	b.eq	40f3a0 <ferror@plt+0xca90>  // b.none
  40f23c:	str	d8, [sp, #40]
  40f240:	fmov	d8, d0
  40f244:	ldrb	w0, [x20]
  40f248:	cbz	w0, 40f298 <ferror@plt+0xc988>
  40f24c:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f250:	add	x1, x1, #0x4b0
  40f254:	mov	x0, x20
  40f258:	bl	4024e0 <strcasecmp@plt>
  40f25c:	cbz	w0, 40f288 <ferror@plt+0xc978>
  40f260:	adrp	x1, 416000 <ferror@plt+0x136f0>
  40f264:	add	x1, x1, #0x760
  40f268:	mov	x0, x20
  40f26c:	bl	4024e0 <strcasecmp@plt>
  40f270:	cbz	w0, 40f288 <ferror@plt+0xc978>
  40f274:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f278:	add	x1, x1, #0x548
  40f27c:	mov	x0, x20
  40f280:	bl	4024e0 <strcasecmp@plt>
  40f284:	cbnz	w0, 40f2b8 <ferror@plt+0xc9a8>
  40f288:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f28c:	movk	x0, #0x41cd, lsl #48
  40f290:	fmov	d0, x0
  40f294:	fmul	d8, d8, d0
  40f298:	fcvtzs	d8, d8
  40f29c:	str	d8, [x21]
  40f2a0:	mov	w0, #0x0                   	// #0
  40f2a4:	ldr	d8, [sp, #40]
  40f2a8:	ldp	x19, x20, [sp, #16]
  40f2ac:	ldr	x21, [sp, #32]
  40f2b0:	ldp	x29, x30, [sp], #64
  40f2b4:	ret
  40f2b8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f2bc:	add	x1, x1, #0x550
  40f2c0:	mov	x0, x20
  40f2c4:	bl	4024e0 <strcasecmp@plt>
  40f2c8:	cbz	w0, 40f2f4 <ferror@plt+0xc9e4>
  40f2cc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f2d0:	add	x1, x1, #0x558
  40f2d4:	mov	x0, x20
  40f2d8:	bl	4024e0 <strcasecmp@plt>
  40f2dc:	cbz	w0, 40f2f4 <ferror@plt+0xc9e4>
  40f2e0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f2e4:	add	x1, x1, #0x560
  40f2e8:	mov	x0, x20
  40f2ec:	bl	4024e0 <strcasecmp@plt>
  40f2f0:	cbnz	w0, 40f308 <ferror@plt+0xc9f8>
  40f2f4:	mov	x0, #0x848000000000        	// #145685290680320
  40f2f8:	movk	x0, #0x412e, lsl #48
  40f2fc:	fmov	d0, x0
  40f300:	fmul	d8, d8, d0
  40f304:	b	40f298 <ferror@plt+0xc988>
  40f308:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f30c:	add	x1, x1, #0x938
  40f310:	mov	x0, x20
  40f314:	bl	4024e0 <strcasecmp@plt>
  40f318:	cbz	w0, 40f344 <ferror@plt+0xca34>
  40f31c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f320:	add	x1, x1, #0x940
  40f324:	mov	x0, x20
  40f328:	bl	4024e0 <strcasecmp@plt>
  40f32c:	cbz	w0, 40f344 <ferror@plt+0xca34>
  40f330:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f334:	add	x1, x1, #0x948
  40f338:	mov	x0, x20
  40f33c:	bl	4024e0 <strcasecmp@plt>
  40f340:	cbnz	w0, 40f358 <ferror@plt+0xca48>
  40f344:	mov	x0, #0x400000000000        	// #70368744177664
  40f348:	movk	x0, #0x408f, lsl #48
  40f34c:	fmov	d0, x0
  40f350:	fmul	d8, d8, d0
  40f354:	b	40f298 <ferror@plt+0xc988>
  40f358:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f35c:	add	x1, x1, #0xbd8
  40f360:	mov	x0, x20
  40f364:	bl	4024e0 <strcasecmp@plt>
  40f368:	cbz	w0, 40f298 <ferror@plt+0xc988>
  40f36c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f370:	add	x1, x1, #0x968
  40f374:	mov	x0, x20
  40f378:	bl	4024e0 <strcasecmp@plt>
  40f37c:	cbz	w0, 40f298 <ferror@plt+0xc988>
  40f380:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f384:	add	x1, x1, #0x970
  40f388:	mov	x0, x20
  40f38c:	bl	4024e0 <strcasecmp@plt>
  40f390:	cbz	w0, 40f298 <ferror@plt+0xc988>
  40f394:	mov	w0, #0xffffffff            	// #-1
  40f398:	ldr	d8, [sp, #40]
  40f39c:	b	40f2a8 <ferror@plt+0xc998>
  40f3a0:	mov	w0, #0xffffffff            	// #-1
  40f3a4:	b	40f2a8 <ferror@plt+0xc998>
  40f3a8:	stp	x29, x30, [sp, #-32]!
  40f3ac:	mov	x29, sp
  40f3b0:	str	x19, [sp, #16]
  40f3b4:	mov	x3, x0
  40f3b8:	mov	x19, x1
  40f3bc:	scvtf	d0, x0
  40f3c0:	mov	x0, #0xc9ff                	// #51711
  40f3c4:	movk	x0, #0x3b9a, lsl #16
  40f3c8:	cmp	x3, x0
  40f3cc:	b.gt	40f410 <ferror@plt+0xcb00>
  40f3d0:	mov	x0, #0x423f                	// #16959
  40f3d4:	movk	x0, #0xf, lsl #16
  40f3d8:	cmp	x3, x0
  40f3dc:	b.gt	40f444 <ferror@plt+0xcb34>
  40f3e0:	cmp	x3, #0x3e7
  40f3e4:	b.le	40f46c <ferror@plt+0xcb5c>
  40f3e8:	mov	x0, #0x400000000000        	// #70368744177664
  40f3ec:	movk	x0, #0x408f, lsl #48
  40f3f0:	fmov	d1, x0
  40f3f4:	fdiv	d0, d0, d1
  40f3f8:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f3fc:	add	x2, x2, #0x988
  40f400:	mov	x1, #0x3f                  	// #63
  40f404:	mov	x0, x19
  40f408:	bl	4023b0 <snprintf@plt>
  40f40c:	b	40f434 <ferror@plt+0xcb24>
  40f410:	mov	x0, #0xcd6500000000        	// #225833675390976
  40f414:	movk	x0, #0x41cd, lsl #48
  40f418:	fmov	d1, x0
  40f41c:	fdiv	d0, d0, d1
  40f420:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f424:	add	x2, x2, #0x978
  40f428:	mov	x1, #0x3f                  	// #63
  40f42c:	mov	x0, x19
  40f430:	bl	4023b0 <snprintf@plt>
  40f434:	mov	x0, x19
  40f438:	ldr	x19, [sp, #16]
  40f43c:	ldp	x29, x30, [sp], #32
  40f440:	ret
  40f444:	mov	x0, #0x848000000000        	// #145685290680320
  40f448:	movk	x0, #0x412e, lsl #48
  40f44c:	fmov	d1, x0
  40f450:	fdiv	d0, d0, d1
  40f454:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f458:	add	x2, x2, #0x980
  40f45c:	mov	x1, #0x3f                  	// #63
  40f460:	mov	x0, x19
  40f464:	bl	4023b0 <snprintf@plt>
  40f468:	b	40f434 <ferror@plt+0xcb24>
  40f46c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f470:	add	x2, x2, #0x990
  40f474:	mov	x1, #0x3f                  	// #63
  40f478:	mov	x0, x19
  40f47c:	bl	4023b0 <snprintf@plt>
  40f480:	b	40f434 <ferror@plt+0xcb24>
  40f484:	sub	sp, sp, #0x240
  40f488:	stp	x29, x30, [sp]
  40f48c:	mov	x29, sp
  40f490:	stp	x19, x20, [sp, #16]
  40f494:	stp	x21, x22, [sp, #32]
  40f498:	stp	x23, x24, [sp, #48]
  40f49c:	mov	x20, x0
  40f4a0:	mov	x24, x1
  40f4a4:	mov	x21, x2
  40f4a8:	add	x23, sp, #0x40
  40f4ac:	mov	w22, #0x200                 	// #512
  40f4b0:	mov	x2, x20
  40f4b4:	mov	w1, w22
  40f4b8:	mov	x0, x23
  40f4bc:	bl	4028e0 <fgets@plt>
  40f4c0:	cbz	x0, 40f5b8 <ferror@plt+0xcca8>
  40f4c4:	ldrb	w3, [sp, #64]
  40f4c8:	cmp	w3, #0x20
  40f4cc:	add	x19, sp, #0x40
  40f4d0:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  40f4d4:	b.ne	40f4e8 <ferror@plt+0xcbd8>  // b.any
  40f4d8:	ldrb	w3, [x19, #1]!
  40f4dc:	cmp	w3, #0x20
  40f4e0:	ccmp	w3, #0x9, #0x4, ne  // ne = any
  40f4e4:	b.eq	40f4d8 <ferror@plt+0xcbc8>  // b.none
  40f4e8:	cmp	w3, #0x23
  40f4ec:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  40f4f0:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40f4f4:	b.eq	40f4b0 <ferror@plt+0xcba0>  // b.none
  40f4f8:	mov	x3, x21
  40f4fc:	mov	x2, x24
  40f500:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f504:	add	x1, x1, #0x9a0
  40f508:	mov	x0, x19
  40f50c:	bl	4027f0 <__isoc99_sscanf@plt>
  40f510:	mov	w2, #0x1                   	// #1
  40f514:	cmp	w0, #0x2
  40f518:	b.ne	40f538 <ferror@plt+0xcc28>  // b.any
  40f51c:	mov	w0, w2
  40f520:	ldp	x19, x20, [sp, #16]
  40f524:	ldp	x21, x22, [sp, #32]
  40f528:	ldp	x23, x24, [sp, #48]
  40f52c:	ldp	x29, x30, [sp]
  40f530:	add	sp, sp, #0x240
  40f534:	ret
  40f538:	mov	x3, x21
  40f53c:	mov	x2, x24
  40f540:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f544:	add	x1, x1, #0x9b0
  40f548:	mov	x0, x19
  40f54c:	bl	4027f0 <__isoc99_sscanf@plt>
  40f550:	mov	w2, #0x1                   	// #1
  40f554:	cmp	w0, #0x2
  40f558:	b.eq	40f51c <ferror@plt+0xcc0c>  // b.none
  40f55c:	mov	x3, x21
  40f560:	mov	x2, x24
  40f564:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f568:	add	x1, x1, #0x9c0
  40f56c:	mov	x0, x19
  40f570:	bl	4027f0 <__isoc99_sscanf@plt>
  40f574:	mov	w2, #0x1                   	// #1
  40f578:	cmp	w0, #0x2
  40f57c:	b.eq	40f51c <ferror@plt+0xcc0c>  // b.none
  40f580:	mov	x3, x21
  40f584:	mov	x2, x24
  40f588:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f58c:	add	x1, x1, #0x9c8
  40f590:	mov	x0, x19
  40f594:	bl	4027f0 <__isoc99_sscanf@plt>
  40f598:	mov	w2, #0x1                   	// #1
  40f59c:	cmp	w0, #0x2
  40f5a0:	b.eq	40f51c <ferror@plt+0xcc0c>  // b.none
  40f5a4:	mov	x1, x19
  40f5a8:	mov	x0, x21
  40f5ac:	bl	402710 <strcpy@plt>
  40f5b0:	mov	w2, #0xffffffff            	// #-1
  40f5b4:	b	40f51c <ferror@plt+0xcc0c>
  40f5b8:	mov	w2, #0x0                   	// #0
  40f5bc:	b	40f51c <ferror@plt+0xcc0c>
  40f5c0:	sub	sp, sp, #0x260
  40f5c4:	stp	x29, x30, [sp]
  40f5c8:	mov	x29, sp
  40f5cc:	stp	x21, x22, [sp, #32]
  40f5d0:	stp	x23, x24, [sp, #48]
  40f5d4:	str	x25, [sp, #64]
  40f5d8:	mov	x25, x0
  40f5dc:	mov	x24, x1
  40f5e0:	mov	w22, w2
  40f5e4:	stp	xzr, xzr, [sp, #88]
  40f5e8:	mov	x2, #0x1f0                 	// #496
  40f5ec:	mov	w1, #0x0                   	// #0
  40f5f0:	add	x0, sp, #0x68
  40f5f4:	bl	402490 <memset@plt>
  40f5f8:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f5fc:	add	x1, x1, #0xd40
  40f600:	mov	x0, x25
  40f604:	bl	402730 <fopen64@plt>
  40f608:	cbz	x0, 40f698 <ferror@plt+0xcd88>
  40f60c:	stp	x19, x20, [sp, #16]
  40f610:	mov	x20, x0
  40f614:	add	x21, sp, #0x58
  40f618:	add	x23, sp, #0x25c
  40f61c:	b	40f65c <ferror@plt+0xcd4c>
  40f620:	add	x3, sp, #0x58
  40f624:	mov	x2, x25
  40f628:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f62c:	add	x1, x1, #0x9d0
  40f630:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40f634:	ldr	x0, [x0, #3984]
  40f638:	ldr	x0, [x0]
  40f63c:	bl	4028d0 <fprintf@plt>
  40f640:	mov	x0, x20
  40f644:	bl	4023f0 <fclose@plt>
  40f648:	ldp	x19, x20, [sp, #16]
  40f64c:	b	40f698 <ferror@plt+0xcd88>
  40f650:	mov	x0, x21
  40f654:	bl	402510 <strdup@plt>
  40f658:	str	x0, [x24, w19, sxtw #3]
  40f65c:	mov	x2, x21
  40f660:	mov	x1, x23
  40f664:	mov	x0, x20
  40f668:	bl	40f484 <ferror@plt+0xcb74>
  40f66c:	cbz	w0, 40f68c <ferror@plt+0xcd7c>
  40f670:	cmn	w0, #0x1
  40f674:	b.eq	40f620 <ferror@plt+0xcd10>  // b.none
  40f678:	ldr	w19, [sp, #604]
  40f67c:	cmp	w19, #0x0
  40f680:	ccmp	w19, w22, #0x0, ge  // ge = tcont
  40f684:	b.gt	40f65c <ferror@plt+0xcd4c>
  40f688:	b	40f650 <ferror@plt+0xcd40>
  40f68c:	mov	x0, x20
  40f690:	bl	4023f0 <fclose@plt>
  40f694:	ldp	x19, x20, [sp, #16]
  40f698:	ldp	x21, x22, [sp, #32]
  40f69c:	ldp	x23, x24, [sp, #48]
  40f6a0:	ldr	x25, [sp, #64]
  40f6a4:	ldp	x29, x30, [sp]
  40f6a8:	add	sp, sp, #0x260
  40f6ac:	ret
  40f6b0:	mov	x12, #0x1040                	// #4160
  40f6b4:	sub	sp, sp, x12
  40f6b8:	stp	x29, x30, [sp]
  40f6bc:	mov	x29, sp
  40f6c0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40f6c4:	mov	w1, #0x1                   	// #1
  40f6c8:	str	w1, [x0, #1408]
  40f6cc:	mov	w2, #0x100                 	// #256
  40f6d0:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40f6d4:	add	x1, x1, #0x548
  40f6d8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f6dc:	add	x0, x0, #0x9f0
  40f6e0:	bl	40f5c0 <ferror@plt+0xccb0>
  40f6e4:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f6e8:	add	x0, x0, #0xa08
  40f6ec:	bl	402360 <opendir@plt>
  40f6f0:	cbz	x0, 40f798 <ferror@plt+0xce88>
  40f6f4:	stp	x19, x20, [sp, #16]
  40f6f8:	stp	x21, x22, [sp, #32]
  40f6fc:	str	x23, [sp, #48]
  40f700:	mov	x20, x0
  40f704:	adrp	x21, 419000 <ferror@plt+0x166f0>
  40f708:	add	x21, x21, #0xa28
  40f70c:	adrp	x23, 419000 <ferror@plt+0x166f0>
  40f710:	add	x23, x23, #0xa30
  40f714:	add	x22, sp, #0x40
  40f718:	mov	x0, x20
  40f71c:	bl	402680 <readdir64@plt>
  40f720:	cbz	x0, 40f784 <ferror@plt+0xce74>
  40f724:	ldrb	w1, [x0, #19]
  40f728:	cmp	w1, #0x2e
  40f72c:	b.eq	40f718 <ferror@plt+0xce08>  // b.none
  40f730:	add	x19, x0, #0x13
  40f734:	mov	x0, x19
  40f738:	bl	402260 <strlen@plt>
  40f73c:	cmp	x0, #0x5
  40f740:	b.ls	40f718 <ferror@plt+0xce08>  // b.plast
  40f744:	sub	x0, x0, #0x5
  40f748:	mov	x1, x21
  40f74c:	add	x0, x19, x0
  40f750:	bl	4025f0 <strcmp@plt>
  40f754:	cbnz	w0, 40f718 <ferror@plt+0xce08>
  40f758:	mov	x3, x19
  40f75c:	mov	x2, x23
  40f760:	mov	x1, #0x1000                	// #4096
  40f764:	mov	x0, x22
  40f768:	bl	4023b0 <snprintf@plt>
  40f76c:	mov	w2, #0x100                 	// #256
  40f770:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40f774:	add	x1, x1, #0x548
  40f778:	mov	x0, x22
  40f77c:	bl	40f5c0 <ferror@plt+0xccb0>
  40f780:	b	40f718 <ferror@plt+0xce08>
  40f784:	mov	x0, x20
  40f788:	bl	402520 <closedir@plt>
  40f78c:	ldp	x19, x20, [sp, #16]
  40f790:	ldp	x21, x22, [sp, #32]
  40f794:	ldr	x23, [sp, #48]
  40f798:	ldp	x29, x30, [sp]
  40f79c:	mov	x12, #0x1040                	// #4160
  40f7a0:	add	sp, sp, x12
  40f7a4:	ret
  40f7a8:	sub	sp, sp, #0x260
  40f7ac:	stp	x29, x30, [sp]
  40f7b0:	mov	x29, sp
  40f7b4:	stp	x21, x22, [sp, #32]
  40f7b8:	stp	x25, x26, [sp, #64]
  40f7bc:	mov	x25, x0
  40f7c0:	mov	x21, x1
  40f7c4:	mov	w22, w2
  40f7c8:	stp	xzr, xzr, [sp, #88]
  40f7cc:	mov	x2, #0x1f0                 	// #496
  40f7d0:	mov	w1, #0x0                   	// #0
  40f7d4:	add	x0, sp, #0x68
  40f7d8:	bl	402490 <memset@plt>
  40f7dc:	adrp	x1, 417000 <ferror@plt+0x146f0>
  40f7e0:	add	x1, x1, #0xd40
  40f7e4:	mov	x0, x25
  40f7e8:	bl	402730 <fopen64@plt>
  40f7ec:	cbz	x0, 40f8b0 <ferror@plt+0xcfa0>
  40f7f0:	stp	x19, x20, [sp, #16]
  40f7f4:	stp	x23, x24, [sp, #48]
  40f7f8:	mov	x20, x0
  40f7fc:	add	x19, sp, #0x58
  40f800:	add	x23, sp, #0x25c
  40f804:	mov	x24, #0x18                  	// #24
  40f808:	sub	w22, w22, #0x1
  40f80c:	mov	x2, x19
  40f810:	mov	x1, x23
  40f814:	mov	x0, x20
  40f818:	bl	40f484 <ferror@plt+0xcb74>
  40f81c:	cbz	w0, 40f8a0 <ferror@plt+0xcf90>
  40f820:	cmn	w0, #0x1
  40f824:	b.eq	40f86c <ferror@plt+0xcf5c>  // b.none
  40f828:	ldr	w0, [sp, #604]
  40f82c:	tbnz	w0, #31, 40f80c <ferror@plt+0xcefc>
  40f830:	mov	x0, x24
  40f834:	bl	402410 <malloc@plt>
  40f838:	mov	x26, x0
  40f83c:	ldr	w0, [sp, #604]
  40f840:	str	w0, [x26, #16]
  40f844:	mov	x0, x19
  40f848:	bl	402510 <strdup@plt>
  40f84c:	str	x0, [x26, #8]
  40f850:	ldr	w2, [sp, #604]
  40f854:	and	w2, w22, w2
  40f858:	sxtw	x2, w2
  40f85c:	ldr	x0, [x21, x2, lsl #3]
  40f860:	str	x0, [x26]
  40f864:	str	x26, [x21, x2, lsl #3]
  40f868:	b	40f80c <ferror@plt+0xcefc>
  40f86c:	add	x3, sp, #0x58
  40f870:	mov	x2, x25
  40f874:	adrp	x1, 419000 <ferror@plt+0x166f0>
  40f878:	add	x1, x1, #0x9d0
  40f87c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40f880:	ldr	x0, [x0, #3984]
  40f884:	ldr	x0, [x0]
  40f888:	bl	4028d0 <fprintf@plt>
  40f88c:	mov	x0, x20
  40f890:	bl	4023f0 <fclose@plt>
  40f894:	ldp	x19, x20, [sp, #16]
  40f898:	ldp	x23, x24, [sp, #48]
  40f89c:	b	40f8b0 <ferror@plt+0xcfa0>
  40f8a0:	mov	x0, x20
  40f8a4:	bl	4023f0 <fclose@plt>
  40f8a8:	ldp	x19, x20, [sp, #16]
  40f8ac:	ldp	x23, x24, [sp, #48]
  40f8b0:	ldp	x21, x22, [sp, #32]
  40f8b4:	ldp	x25, x26, [sp, #64]
  40f8b8:	ldp	x29, x30, [sp]
  40f8bc:	add	sp, sp, #0x260
  40f8c0:	ret
  40f8c4:	mov	x12, #0x1030                	// #4144
  40f8c8:	sub	sp, sp, x12
  40f8cc:	stp	x29, x30, [sp]
  40f8d0:	mov	x29, sp
  40f8d4:	stp	x19, x20, [sp, #16]
  40f8d8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40f8dc:	mov	w1, #0x1                   	// #1
  40f8e0:	str	w1, [x0, #1412]
  40f8e4:	mov	x0, #0x0                   	// #0
  40f8e8:	adrp	x2, 430000 <memcpy@GLIBC_2.17>
  40f8ec:	add	x2, x2, #0x548
  40f8f0:	add	x2, x2, #0x800
  40f8f4:	b	40f904 <ferror@plt+0xcff4>
  40f8f8:	add	x0, x0, #0x1
  40f8fc:	cmp	x0, #0x100
  40f900:	b.eq	40f914 <ferror@plt+0xd004>  // b.none
  40f904:	ldr	x1, [x2, x0, lsl #3]
  40f908:	cbz	x1, 40f8f8 <ferror@plt+0xcfe8>
  40f90c:	str	w0, [x1, #16]
  40f910:	b	40f8f8 <ferror@plt+0xcfe8>
  40f914:	mov	w2, #0x100                 	// #256
  40f918:	adrp	x1, 430000 <memcpy@GLIBC_2.17>
  40f91c:	add	x1, x1, #0x548
  40f920:	add	x1, x1, #0x800
  40f924:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f928:	add	x0, x0, #0xa50
  40f92c:	bl	40f7a8 <ferror@plt+0xce98>
  40f930:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40f934:	add	x0, x0, #0xa68
  40f938:	bl	402360 <opendir@plt>
  40f93c:	mov	x20, x0
  40f940:	cbz	x0, 40f9d8 <ferror@plt+0xd0c8>
  40f944:	stp	x21, x22, [sp, #32]
  40f948:	adrp	x21, 419000 <ferror@plt+0x166f0>
  40f94c:	add	x21, x21, #0xa28
  40f950:	adrp	x22, 430000 <memcpy@GLIBC_2.17>
  40f954:	add	x22, x22, #0x548
  40f958:	add	x22, x22, #0x800
  40f95c:	mov	x0, x20
  40f960:	bl	402680 <readdir64@plt>
  40f964:	cbz	x0, 40f9cc <ferror@plt+0xd0bc>
  40f968:	ldrb	w1, [x0, #19]
  40f96c:	cmp	w1, #0x2e
  40f970:	b.eq	40f95c <ferror@plt+0xd04c>  // b.none
  40f974:	add	x19, x0, #0x13
  40f978:	mov	x0, x19
  40f97c:	bl	402260 <strlen@plt>
  40f980:	cmp	x0, #0x5
  40f984:	b.ls	40f95c <ferror@plt+0xd04c>  // b.plast
  40f988:	sub	x0, x0, #0x5
  40f98c:	mov	x1, x21
  40f990:	add	x0, x19, x0
  40f994:	bl	4025f0 <strcmp@plt>
  40f998:	cbnz	w0, 40f95c <ferror@plt+0xd04c>
  40f99c:	add	x0, sp, #0x30
  40f9a0:	mov	x3, x19
  40f9a4:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40f9a8:	add	x2, x2, #0xa88
  40f9ac:	mov	x1, #0x1000                	// #4096
  40f9b0:	mov	x19, x0
  40f9b4:	bl	4023b0 <snprintf@plt>
  40f9b8:	mov	w2, #0x100                 	// #256
  40f9bc:	mov	x1, x22
  40f9c0:	mov	x0, x19
  40f9c4:	bl	40f7a8 <ferror@plt+0xce98>
  40f9c8:	b	40f95c <ferror@plt+0xd04c>
  40f9cc:	mov	x0, x20
  40f9d0:	bl	402520 <closedir@plt>
  40f9d4:	ldp	x21, x22, [sp, #32]
  40f9d8:	ldp	x19, x20, [sp, #16]
  40f9dc:	ldp	x29, x30, [sp]
  40f9e0:	mov	x12, #0x1030                	// #4144
  40f9e4:	add	sp, sp, x12
  40f9e8:	ret
  40f9ec:	stp	x29, x30, [sp, #-48]!
  40f9f0:	mov	x29, sp
  40f9f4:	stp	x19, x20, [sp, #16]
  40f9f8:	str	x21, [sp, #32]
  40f9fc:	mov	w19, w0
  40fa00:	mov	x20, x1
  40fa04:	mov	w21, w2
  40fa08:	cmp	w0, #0xff
  40fa0c:	b.hi	40fa5c <ferror@plt+0xd14c>  // b.pmore
  40fa10:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fa14:	ldr	x0, [x0, #4008]
  40fa18:	ldr	w0, [x0]
  40fa1c:	cbnz	w0, 40fa5c <ferror@plt+0xd14c>
  40fa20:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40fa24:	add	x0, x0, #0x548
  40fa28:	ldr	x0, [x0, w19, sxtw #3]
  40fa2c:	cbnz	x0, 40fa78 <ferror@plt+0xd168>
  40fa30:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fa34:	ldr	w0, [x0, #1408]
  40fa38:	cbz	w0, 40fa88 <ferror@plt+0xd178>
  40fa3c:	mov	w3, w19
  40fa40:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40fa44:	add	x2, x2, #0xbb8
  40fa48:	sxtw	x1, w21
  40fa4c:	mov	x0, x20
  40fa50:	bl	4023b0 <snprintf@plt>
  40fa54:	mov	x0, x20
  40fa58:	b	40fa78 <ferror@plt+0xd168>
  40fa5c:	mov	w3, w19
  40fa60:	adrp	x2, 416000 <ferror@plt+0x136f0>
  40fa64:	add	x2, x2, #0xbb8
  40fa68:	sxtw	x1, w21
  40fa6c:	mov	x0, x20
  40fa70:	bl	4023b0 <snprintf@plt>
  40fa74:	mov	x0, x20
  40fa78:	ldp	x19, x20, [sp, #16]
  40fa7c:	ldr	x21, [sp, #32]
  40fa80:	ldp	x29, x30, [sp], #48
  40fa84:	ret
  40fa88:	bl	40f6b0 <ferror@plt+0xcda0>
  40fa8c:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  40fa90:	add	x0, x0, #0x548
  40fa94:	ldr	x0, [x0, w19, sxtw #3]
  40fa98:	cbz	x0, 40fa3c <ferror@plt+0xd12c>
  40fa9c:	b	40fa78 <ferror@plt+0xd168>
  40faa0:	stp	x29, x30, [sp, #-80]!
  40faa4:	mov	x29, sp
  40faa8:	stp	x23, x24, [sp, #48]
  40faac:	mov	x24, x0
  40fab0:	mov	x23, x1
  40fab4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fab8:	ldr	x0, [x0, #1416]
  40fabc:	cbz	x0, 40fac8 <ferror@plt+0xd1b8>
  40fac0:	bl	4025f0 <strcmp@plt>
  40fac4:	cbz	w0, 40faec <ferror@plt+0xd1dc>
  40fac8:	stp	x19, x20, [sp, #16]
  40facc:	stp	x21, x22, [sp, #32]
  40fad0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fad4:	ldr	w0, [x0, #1408]
  40fad8:	cbz	w0, 40fafc <ferror@plt+0xd1ec>
  40fadc:	mov	x19, #0x0                   	// #0
  40fae0:	adrp	x21, 430000 <memcpy@GLIBC_2.17>
  40fae4:	add	x21, x21, #0x548
  40fae8:	b	40fb10 <ferror@plt+0xd200>
  40faec:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40faf0:	ldr	x1, [x1, #1424]
  40faf4:	str	w1, [x24]
  40faf8:	b	40fb48 <ferror@plt+0xd238>
  40fafc:	bl	40f6b0 <ferror@plt+0xcda0>
  40fb00:	b	40fadc <ferror@plt+0xd1cc>
  40fb04:	add	x19, x19, #0x1
  40fb08:	cmp	x19, #0x100
  40fb0c:	b.eq	40fb54 <ferror@plt+0xd244>  // b.none
  40fb10:	ldr	x20, [x21, x19, lsl #3]
  40fb14:	cbz	x20, 40fb04 <ferror@plt+0xd1f4>
  40fb18:	mov	x1, x23
  40fb1c:	mov	x0, x20
  40fb20:	bl	4025f0 <strcmp@plt>
  40fb24:	cbnz	w0, 40fb04 <ferror@plt+0xd1f4>
  40fb28:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fb2c:	add	x1, x1, #0x580
  40fb30:	str	x20, [x1, #8]
  40fb34:	sxtw	x2, w19
  40fb38:	str	x2, [x1, #16]
  40fb3c:	str	w19, [x24]
  40fb40:	ldp	x19, x20, [sp, #16]
  40fb44:	ldp	x21, x22, [sp, #32]
  40fb48:	ldp	x23, x24, [sp, #48]
  40fb4c:	ldp	x29, x30, [sp], #80
  40fb50:	ret
  40fb54:	mov	w2, #0x0                   	// #0
  40fb58:	add	x1, sp, #0x48
  40fb5c:	mov	x0, x23
  40fb60:	bl	402250 <strtoul@plt>
  40fb64:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fb68:	str	x0, [x1, #1424]
  40fb6c:	ldr	x1, [sp, #72]
  40fb70:	cmp	x1, #0x0
  40fb74:	ccmp	x1, x23, #0x4, ne  // ne = any
  40fb78:	b.eq	40fba0 <ferror@plt+0xd290>  // b.none
  40fb7c:	ldrb	w1, [x1]
  40fb80:	cmp	x0, #0xff
  40fb84:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40fb88:	b.ne	40fbb0 <ferror@plt+0xd2a0>  // b.any
  40fb8c:	str	w0, [x24]
  40fb90:	mov	w0, #0x0                   	// #0
  40fb94:	ldp	x19, x20, [sp, #16]
  40fb98:	ldp	x21, x22, [sp, #32]
  40fb9c:	b	40fb48 <ferror@plt+0xd238>
  40fba0:	mov	w0, #0xffffffff            	// #-1
  40fba4:	ldp	x19, x20, [sp, #16]
  40fba8:	ldp	x21, x22, [sp, #32]
  40fbac:	b	40fb48 <ferror@plt+0xd238>
  40fbb0:	mov	w0, #0xffffffff            	// #-1
  40fbb4:	ldp	x19, x20, [sp, #16]
  40fbb8:	ldp	x21, x22, [sp, #32]
  40fbbc:	b	40fb48 <ferror@plt+0xd238>
  40fbc0:	stp	x29, x30, [sp, #-48]!
  40fbc4:	mov	x29, sp
  40fbc8:	stp	x19, x20, [sp, #16]
  40fbcc:	stp	x21, x22, [sp, #32]
  40fbd0:	mov	w19, w0
  40fbd4:	mov	x20, x1
  40fbd8:	mov	w21, w2
  40fbdc:	cmp	w0, #0xff
  40fbe0:	b.hi	40fc34 <ferror@plt+0xd324>  // b.pmore
  40fbe4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fbe8:	ldr	x0, [x0, #4008]
  40fbec:	ldr	w0, [x0]
  40fbf0:	cbnz	w0, 40fc34 <ferror@plt+0xd324>
  40fbf4:	adrp	x0, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fbf8:	add	x0, x0, #0x648
  40fbfc:	sub	x0, x0, #0x100
  40fc00:	ldr	x0, [x0, w19, sxtw #3]
  40fc04:	cbnz	x0, 40fc50 <ferror@plt+0xd340>
  40fc08:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fc0c:	ldr	w0, [x0, #1432]
  40fc10:	cbz	w0, 40fc60 <ferror@plt+0xd350>
  40fc14:	mov	w3, w19
  40fc18:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fc1c:	add	x2, x2, #0xed8
  40fc20:	sxtw	x1, w21
  40fc24:	mov	x0, x20
  40fc28:	bl	4023b0 <snprintf@plt>
  40fc2c:	mov	x0, x20
  40fc30:	b	40fc50 <ferror@plt+0xd340>
  40fc34:	mov	w3, w19
  40fc38:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fc3c:	add	x2, x2, #0xed8
  40fc40:	sxtw	x1, w21
  40fc44:	mov	x0, x20
  40fc48:	bl	4023b0 <snprintf@plt>
  40fc4c:	mov	x0, x20
  40fc50:	ldp	x19, x20, [sp, #16]
  40fc54:	ldp	x21, x22, [sp, #32]
  40fc58:	ldp	x29, x30, [sp], #48
  40fc5c:	ret
  40fc60:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fc64:	mov	w1, #0x1                   	// #1
  40fc68:	str	w1, [x0, #1432]
  40fc6c:	adrp	x22, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fc70:	add	x22, x22, #0x648
  40fc74:	sub	x22, x22, #0x100
  40fc78:	mov	w2, #0x100                 	// #256
  40fc7c:	mov	x1, x22
  40fc80:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fc84:	add	x0, x0, #0xaa8
  40fc88:	bl	40f5c0 <ferror@plt+0xccb0>
  40fc8c:	ldr	x0, [x22, w19, sxtw #3]
  40fc90:	cbz	x0, 40fc14 <ferror@plt+0xd304>
  40fc94:	b	40fc50 <ferror@plt+0xd340>
  40fc98:	stp	x29, x30, [sp, #-80]!
  40fc9c:	mov	x29, sp
  40fca0:	stp	x21, x22, [sp, #32]
  40fca4:	stp	x23, x24, [sp, #48]
  40fca8:	mov	x23, x0
  40fcac:	mov	x22, x1
  40fcb0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fcb4:	ldr	x0, [x0, #1440]
  40fcb8:	cbz	x0, 40fcc4 <ferror@plt+0xd3b4>
  40fcbc:	bl	4025f0 <strcmp@plt>
  40fcc0:	cbz	w0, 40fce8 <ferror@plt+0xd3d8>
  40fcc4:	stp	x19, x20, [sp, #16]
  40fcc8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fccc:	ldr	w0, [x0, #1432]
  40fcd0:	cbz	w0, 40fcf8 <ferror@plt+0xd3e8>
  40fcd4:	mov	x19, #0x0                   	// #0
  40fcd8:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fcdc:	add	x21, x21, #0x648
  40fce0:	sub	x21, x21, #0x100
  40fce4:	b	40fd30 <ferror@plt+0xd420>
  40fce8:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fcec:	ldr	x1, [x1, #1448]
  40fcf0:	str	w1, [x23]
  40fcf4:	b	40fd64 <ferror@plt+0xd454>
  40fcf8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fcfc:	mov	w1, #0x1                   	// #1
  40fd00:	str	w1, [x0, #1432]
  40fd04:	mov	w2, #0x100                 	// #256
  40fd08:	adrp	x1, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fd0c:	add	x1, x1, #0x648
  40fd10:	sub	x1, x1, #0x100
  40fd14:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fd18:	add	x0, x0, #0xaa8
  40fd1c:	bl	40f5c0 <ferror@plt+0xccb0>
  40fd20:	b	40fcd4 <ferror@plt+0xd3c4>
  40fd24:	add	x19, x19, #0x1
  40fd28:	cmp	x19, #0x100
  40fd2c:	b.eq	40fd74 <ferror@plt+0xd464>  // b.none
  40fd30:	ldr	x20, [x21, x19, lsl #3]
  40fd34:	cbz	x20, 40fd24 <ferror@plt+0xd414>
  40fd38:	mov	x1, x22
  40fd3c:	mov	x0, x20
  40fd40:	bl	4025f0 <strcmp@plt>
  40fd44:	cbnz	w0, 40fd24 <ferror@plt+0xd414>
  40fd48:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fd4c:	add	x1, x1, #0x580
  40fd50:	str	x20, [x1, #32]
  40fd54:	sxtw	x2, w19
  40fd58:	str	x2, [x1, #40]
  40fd5c:	str	w19, [x23]
  40fd60:	ldp	x19, x20, [sp, #16]
  40fd64:	ldp	x21, x22, [sp, #32]
  40fd68:	ldp	x23, x24, [sp, #48]
  40fd6c:	ldp	x29, x30, [sp], #80
  40fd70:	ret
  40fd74:	mov	w2, #0x0                   	// #0
  40fd78:	add	x1, sp, #0x48
  40fd7c:	mov	x0, x22
  40fd80:	bl	402250 <strtoul@plt>
  40fd84:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fd88:	str	x0, [x1, #1448]
  40fd8c:	ldr	x1, [sp, #72]
  40fd90:	cmp	x1, #0x0
  40fd94:	ccmp	x1, x22, #0x4, ne  // ne = any
  40fd98:	b.eq	40fdbc <ferror@plt+0xd4ac>  // b.none
  40fd9c:	ldrb	w1, [x1]
  40fda0:	cmp	x0, #0xff
  40fda4:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40fda8:	b.ne	40fdc8 <ferror@plt+0xd4b8>  // b.any
  40fdac:	str	w0, [x23]
  40fdb0:	mov	w0, #0x0                   	// #0
  40fdb4:	ldp	x19, x20, [sp, #16]
  40fdb8:	b	40fd64 <ferror@plt+0xd454>
  40fdbc:	mov	w0, #0xffffffff            	// #-1
  40fdc0:	ldp	x19, x20, [sp, #16]
  40fdc4:	b	40fd64 <ferror@plt+0xd454>
  40fdc8:	mov	w0, #0xffffffff            	// #-1
  40fdcc:	ldp	x19, x20, [sp, #16]
  40fdd0:	b	40fd64 <ferror@plt+0xd454>
  40fdd4:	stp	x29, x30, [sp, #-48]!
  40fdd8:	mov	x29, sp
  40fddc:	stp	x19, x20, [sp, #16]
  40fde0:	stp	x21, x22, [sp, #32]
  40fde4:	mov	w19, w0
  40fde8:	mov	x20, x1
  40fdec:	mov	w21, w2
  40fdf0:	cmp	w0, #0xff
  40fdf4:	b.hi	40fe48 <ferror@plt+0xd538>  // b.pmore
  40fdf8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  40fdfc:	ldr	x0, [x0, #4008]
  40fe00:	ldr	w0, [x0]
  40fe04:	cbnz	w0, 40fe48 <ferror@plt+0xd538>
  40fe08:	adrp	x0, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fe0c:	add	x0, x0, #0x648
  40fe10:	add	x0, x0, #0x700
  40fe14:	ldr	x0, [x0, w19, sxtw #3]
  40fe18:	cbnz	x0, 40fe64 <ferror@plt+0xd554>
  40fe1c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fe20:	ldr	w0, [x0, #1456]
  40fe24:	cbz	w0, 40fe74 <ferror@plt+0xd564>
  40fe28:	mov	w3, w19
  40fe2c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fe30:	add	x2, x2, #0xed8
  40fe34:	sxtw	x1, w21
  40fe38:	mov	x0, x20
  40fe3c:	bl	4023b0 <snprintf@plt>
  40fe40:	mov	x0, x20
  40fe44:	b	40fe64 <ferror@plt+0xd554>
  40fe48:	mov	w3, w19
  40fe4c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  40fe50:	add	x2, x2, #0xed8
  40fe54:	sxtw	x1, w21
  40fe58:	mov	x0, x20
  40fe5c:	bl	4023b0 <snprintf@plt>
  40fe60:	mov	x0, x20
  40fe64:	ldp	x19, x20, [sp, #16]
  40fe68:	ldp	x21, x22, [sp, #32]
  40fe6c:	ldp	x29, x30, [sp], #48
  40fe70:	ret
  40fe74:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fe78:	mov	w1, #0x1                   	// #1
  40fe7c:	str	w1, [x0, #1456]
  40fe80:	adrp	x22, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fe84:	add	x22, x22, #0x648
  40fe88:	add	x22, x22, #0x700
  40fe8c:	mov	w2, #0x100                 	// #256
  40fe90:	mov	x1, x22
  40fe94:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40fe98:	add	x0, x0, #0xac0
  40fe9c:	bl	40f5c0 <ferror@plt+0xccb0>
  40fea0:	ldr	x0, [x22, w19, sxtw #3]
  40fea4:	cbz	x0, 40fe28 <ferror@plt+0xd518>
  40fea8:	b	40fe64 <ferror@plt+0xd554>
  40feac:	stp	x29, x30, [sp, #-80]!
  40feb0:	mov	x29, sp
  40feb4:	stp	x21, x22, [sp, #32]
  40feb8:	stp	x23, x24, [sp, #48]
  40febc:	mov	x23, x0
  40fec0:	mov	x22, x1
  40fec4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fec8:	ldr	x0, [x0, #1464]
  40fecc:	cbz	x0, 40fed8 <ferror@plt+0xd5c8>
  40fed0:	bl	4025f0 <strcmp@plt>
  40fed4:	cbz	w0, 40fefc <ferror@plt+0xd5ec>
  40fed8:	stp	x19, x20, [sp, #16]
  40fedc:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40fee0:	ldr	w0, [x0, #1456]
  40fee4:	cbz	w0, 40ff0c <ferror@plt+0xd5fc>
  40fee8:	mov	x19, #0x0                   	// #0
  40feec:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40fef0:	add	x21, x21, #0x648
  40fef4:	add	x21, x21, #0x700
  40fef8:	b	40ff44 <ferror@plt+0xd634>
  40fefc:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40ff00:	ldr	x1, [x1, #1472]
  40ff04:	str	w1, [x23]
  40ff08:	b	40ff78 <ferror@plt+0xd668>
  40ff0c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  40ff10:	mov	w1, #0x1                   	// #1
  40ff14:	str	w1, [x0, #1456]
  40ff18:	mov	w2, #0x100                 	// #256
  40ff1c:	adrp	x1, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  40ff20:	add	x1, x1, #0x648
  40ff24:	add	x1, x1, #0x700
  40ff28:	adrp	x0, 419000 <ferror@plt+0x166f0>
  40ff2c:	add	x0, x0, #0xac0
  40ff30:	bl	40f5c0 <ferror@plt+0xccb0>
  40ff34:	b	40fee8 <ferror@plt+0xd5d8>
  40ff38:	add	x19, x19, #0x1
  40ff3c:	cmp	x19, #0x100
  40ff40:	b.eq	40ff88 <ferror@plt+0xd678>  // b.none
  40ff44:	ldr	x20, [x21, x19, lsl #3]
  40ff48:	cbz	x20, 40ff38 <ferror@plt+0xd628>
  40ff4c:	mov	x1, x22
  40ff50:	mov	x0, x20
  40ff54:	bl	4025f0 <strcmp@plt>
  40ff58:	cbnz	w0, 40ff38 <ferror@plt+0xd628>
  40ff5c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40ff60:	add	x1, x1, #0x580
  40ff64:	str	x20, [x1, #56]
  40ff68:	sxtw	x2, w19
  40ff6c:	str	x2, [x1, #64]
  40ff70:	str	w19, [x23]
  40ff74:	ldp	x19, x20, [sp, #16]
  40ff78:	ldp	x21, x22, [sp, #32]
  40ff7c:	ldp	x23, x24, [sp, #48]
  40ff80:	ldp	x29, x30, [sp], #80
  40ff84:	ret
  40ff88:	mov	w2, #0x0                   	// #0
  40ff8c:	add	x1, sp, #0x48
  40ff90:	mov	x0, x22
  40ff94:	bl	402250 <strtoul@plt>
  40ff98:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  40ff9c:	str	x0, [x1, #1472]
  40ffa0:	ldr	x1, [sp, #72]
  40ffa4:	cmp	x1, #0x0
  40ffa8:	ccmp	x1, x22, #0x4, ne  // ne = any
  40ffac:	b.eq	40ffd0 <ferror@plt+0xd6c0>  // b.none
  40ffb0:	ldrb	w1, [x1]
  40ffb4:	cmp	x0, #0xff
  40ffb8:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  40ffbc:	b.ne	40ffdc <ferror@plt+0xd6cc>  // b.any
  40ffc0:	str	w0, [x23]
  40ffc4:	mov	w0, #0x0                   	// #0
  40ffc8:	ldp	x19, x20, [sp, #16]
  40ffcc:	b	40ff78 <ferror@plt+0xd668>
  40ffd0:	mov	w0, #0xffffffff            	// #-1
  40ffd4:	ldp	x19, x20, [sp, #16]
  40ffd8:	b	40ff78 <ferror@plt+0xd668>
  40ffdc:	mov	w0, #0xffffffff            	// #-1
  40ffe0:	ldp	x19, x20, [sp, #16]
  40ffe4:	b	40ff78 <ferror@plt+0xd668>
  40ffe8:	stp	x29, x30, [sp, #-48]!
  40ffec:	mov	x29, sp
  40fff0:	stp	x19, x20, [sp, #16]
  40fff4:	str	x21, [sp, #32]
  40fff8:	mov	w19, w0
  40fffc:	mov	x20, x1
  410000:	mov	w21, w2
  410004:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410008:	ldr	w0, [x0, #1412]
  41000c:	cbz	w0, 410068 <ferror@plt+0xd758>
  410010:	adrp	x0, 430000 <memcpy@GLIBC_2.17>
  410014:	add	x0, x0, #0x548
  410018:	and	x1, x19, #0xff
  41001c:	add	x0, x0, #0x800
  410020:	ldr	x3, [x0, x1, lsl #3]
  410024:	cbz	x3, 41003c <ferror@plt+0xd72c>
  410028:	ldr	w4, [x3, #16]
  41002c:	cmp	w4, w19
  410030:	b.eq	410070 <ferror@plt+0xd760>  // b.none
  410034:	ldr	x3, [x3]
  410038:	cbnz	x3, 410028 <ferror@plt+0xd718>
  41003c:	mov	w3, w19
  410040:	adrp	x2, 416000 <ferror@plt+0x136f0>
  410044:	add	x2, x2, #0xbb8
  410048:	sxtw	x1, w21
  41004c:	mov	x0, x20
  410050:	bl	4023b0 <snprintf@plt>
  410054:	mov	x0, x20
  410058:	ldp	x19, x20, [sp, #16]
  41005c:	ldr	x21, [sp, #32]
  410060:	ldp	x29, x30, [sp], #48
  410064:	ret
  410068:	bl	40f8c4 <ferror@plt+0xcfb4>
  41006c:	b	410010 <ferror@plt+0xd700>
  410070:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  410074:	ldr	x0, [x0, #4008]
  410078:	ldr	w0, [x0]
  41007c:	cbnz	w0, 41003c <ferror@plt+0xd72c>
  410080:	ldr	x0, [x3, #8]
  410084:	b	410058 <ferror@plt+0xd748>
  410088:	stp	x29, x30, [sp, #-80]!
  41008c:	mov	x29, sp
  410090:	stp	x21, x22, [sp, #32]
  410094:	stp	x23, x24, [sp, #48]
  410098:	mov	x24, x0
  41009c:	mov	x21, x1
  4100a0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4100a4:	ldr	x0, [x0, #1480]
  4100a8:	cbz	x0, 4100b4 <ferror@plt+0xd7a4>
  4100ac:	bl	4025f0 <strcmp@plt>
  4100b0:	cbz	w0, 4100d8 <ferror@plt+0xd7c8>
  4100b4:	stp	x19, x20, [sp, #16]
  4100b8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4100bc:	ldr	w0, [x0, #1412]
  4100c0:	cbz	w0, 4100e8 <ferror@plt+0xd7d8>
  4100c4:	mov	x22, #0x0                   	// #0
  4100c8:	adrp	x23, 430000 <memcpy@GLIBC_2.17>
  4100cc:	add	x23, x23, #0x548
  4100d0:	add	x23, x23, #0x800
  4100d4:	b	410188 <ferror@plt+0xd878>
  4100d8:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  4100dc:	ldr	x1, [x1, #1488]
  4100e0:	str	w1, [x24]
  4100e4:	b	41016c <ferror@plt+0xd85c>
  4100e8:	bl	40f8c4 <ferror@plt+0xcfb4>
  4100ec:	b	4100c4 <ferror@plt+0xd7b4>
  4100f0:	mov	w2, #0x0                   	// #0
  4100f4:	add	x1, sp, #0x48
  4100f8:	mov	x0, x21
  4100fc:	bl	402250 <strtoul@plt>
  410100:	ldr	x1, [sp, #72]
  410104:	cmp	x1, #0x0
  410108:	ccmp	x1, x21, #0x4, ne  // ne = any
  41010c:	b.eq	410134 <ferror@plt+0xd824>  // b.none
  410110:	ldrb	w1, [x1]
  410114:	cmp	w1, #0x0
  410118:	mov	x1, #0xffffffff            	// #4294967295
  41011c:	ccmp	x0, x1, #0x2, eq  // eq = none
  410120:	b.hi	410140 <ferror@plt+0xd830>  // b.pmore
  410124:	str	w0, [x24]
  410128:	mov	w0, #0x0                   	// #0
  41012c:	ldp	x19, x20, [sp, #16]
  410130:	b	41016c <ferror@plt+0xd85c>
  410134:	mov	w0, #0xffffffff            	// #-1
  410138:	ldp	x19, x20, [sp, #16]
  41013c:	b	41016c <ferror@plt+0xd85c>
  410140:	mov	w0, #0xffffffff            	// #-1
  410144:	ldp	x19, x20, [sp, #16]
  410148:	b	41016c <ferror@plt+0xd85c>
  41014c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410150:	add	x1, x1, #0x580
  410154:	str	x20, [x1, #72]
  410158:	ldr	w2, [x19, #16]
  41015c:	mov	w3, w2
  410160:	str	x3, [x1, #80]
  410164:	str	w2, [x24]
  410168:	ldp	x19, x20, [sp, #16]
  41016c:	ldp	x21, x22, [sp, #32]
  410170:	ldp	x23, x24, [sp, #48]
  410174:	ldp	x29, x30, [sp], #80
  410178:	ret
  41017c:	add	x22, x22, #0x1
  410180:	cmp	x22, #0x100
  410184:	b.eq	4100f0 <ferror@plt+0xd7e0>  // b.none
  410188:	ldr	x19, [x23, x22, lsl #3]
  41018c:	cbz	x19, 41017c <ferror@plt+0xd86c>
  410190:	ldr	x20, [x19, #8]
  410194:	mov	x1, x21
  410198:	mov	x0, x20
  41019c:	bl	4025f0 <strcmp@plt>
  4101a0:	cbz	w0, 41014c <ferror@plt+0xd83c>
  4101a4:	ldr	x19, [x19]
  4101a8:	cbnz	x19, 410190 <ferror@plt+0xd880>
  4101ac:	b	41017c <ferror@plt+0xd86c>
  4101b0:	stp	x29, x30, [sp, #-48]!
  4101b4:	mov	x29, sp
  4101b8:	stp	x19, x20, [sp, #16]
  4101bc:	str	x21, [sp, #32]
  4101c0:	mov	w19, w0
  4101c4:	mov	x20, x1
  4101c8:	mov	w21, w2
  4101cc:	cmp	w0, #0xff
  4101d0:	b.hi	410224 <ferror@plt+0xd914>  // b.pmore
  4101d4:	adrp	x0, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  4101d8:	add	x0, x0, #0x648
  4101dc:	add	x0, x0, #0xf00
  4101e0:	ldr	x0, [x0, w19, sxtw #3]
  4101e4:	cbz	x0, 410244 <ferror@plt+0xd934>
  4101e8:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  4101ec:	ldr	x1, [x1, #4008]
  4101f0:	ldr	w1, [x1]
  4101f4:	cbz	w1, 410214 <ferror@plt+0xd904>
  4101f8:	mov	w3, w19
  4101fc:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410200:	add	x2, x2, #0xaf8
  410204:	sxtw	x1, w21
  410208:	mov	x0, x20
  41020c:	bl	4023b0 <snprintf@plt>
  410210:	mov	x0, x20
  410214:	ldp	x19, x20, [sp, #16]
  410218:	ldr	x21, [sp, #32]
  41021c:	ldp	x29, x30, [sp], #48
  410220:	ret
  410224:	mov	w3, w0
  410228:	adrp	x2, 419000 <ferror@plt+0x166f0>
  41022c:	add	x2, x2, #0xed8
  410230:	sxtw	x1, w21
  410234:	mov	x0, x20
  410238:	bl	4023b0 <snprintf@plt>
  41023c:	mov	x0, x20
  410240:	b	410214 <ferror@plt+0xd904>
  410244:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410248:	ldr	w0, [x0, #1496]
  41024c:	cbnz	w0, 4101f8 <ferror@plt+0xd8e8>
  410250:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410254:	mov	w1, #0x1                   	// #1
  410258:	str	w1, [x0, #1496]
  41025c:	mov	w2, #0x100                 	// #256
  410260:	adrp	x1, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  410264:	add	x1, x1, #0x648
  410268:	add	x1, x1, #0xf00
  41026c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410270:	add	x0, x0, #0xad8
  410274:	bl	40f5c0 <ferror@plt+0xccb0>
  410278:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41027c:	ldr	x0, [x0, #4008]
  410280:	ldr	w0, [x0]
  410284:	cbnz	w0, 4101f8 <ferror@plt+0xd8e8>
  410288:	adrp	x0, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  41028c:	add	x0, x0, #0x648
  410290:	add	x0, x0, #0xf00
  410294:	ldr	x0, [x0, w19, sxtw #3]
  410298:	cbz	x0, 4101f8 <ferror@plt+0xd8e8>
  41029c:	b	410214 <ferror@plt+0xd904>
  4102a0:	stp	x29, x30, [sp, #-80]!
  4102a4:	mov	x29, sp
  4102a8:	stp	x21, x22, [sp, #32]
  4102ac:	stp	x23, x24, [sp, #48]
  4102b0:	mov	x23, x0
  4102b4:	mov	x22, x1
  4102b8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4102bc:	ldr	x0, [x0, #1504]
  4102c0:	cbz	x0, 4102cc <ferror@plt+0xd9bc>
  4102c4:	bl	4025f0 <strcmp@plt>
  4102c8:	cbz	w0, 4102f0 <ferror@plt+0xd9e0>
  4102cc:	stp	x19, x20, [sp, #16]
  4102d0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4102d4:	ldr	w0, [x0, #1496]
  4102d8:	cbz	w0, 410300 <ferror@plt+0xd9f0>
  4102dc:	mov	x19, #0x0                   	// #0
  4102e0:	adrp	x21, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  4102e4:	add	x21, x21, #0x648
  4102e8:	add	x21, x21, #0xf00
  4102ec:	b	410338 <ferror@plt+0xda28>
  4102f0:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  4102f4:	ldr	x1, [x1, #1512]
  4102f8:	str	w1, [x23]
  4102fc:	b	41036c <ferror@plt+0xda5c>
  410300:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410304:	mov	w1, #0x1                   	// #1
  410308:	str	w1, [x0, #1496]
  41030c:	mov	w2, #0x100                 	// #256
  410310:	adrp	x1, 431000 <in6addr_any@@GLIBC_2.17+0x1288>
  410314:	add	x1, x1, #0x648
  410318:	add	x1, x1, #0xf00
  41031c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410320:	add	x0, x0, #0xad8
  410324:	bl	40f5c0 <ferror@plt+0xccb0>
  410328:	b	4102dc <ferror@plt+0xd9cc>
  41032c:	add	x19, x19, #0x1
  410330:	cmp	x19, #0x100
  410334:	b.eq	41037c <ferror@plt+0xda6c>  // b.none
  410338:	ldr	x20, [x21, x19, lsl #3]
  41033c:	cbz	x20, 41032c <ferror@plt+0xda1c>
  410340:	mov	x1, x22
  410344:	mov	x0, x20
  410348:	bl	4025f0 <strcmp@plt>
  41034c:	cbnz	w0, 41032c <ferror@plt+0xda1c>
  410350:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410354:	add	x1, x1, #0x580
  410358:	str	x20, [x1, #96]
  41035c:	sxtw	x2, w19
  410360:	str	x2, [x1, #104]
  410364:	str	w19, [x23]
  410368:	ldp	x19, x20, [sp, #16]
  41036c:	ldp	x21, x22, [sp, #32]
  410370:	ldp	x23, x24, [sp, #48]
  410374:	ldp	x29, x30, [sp], #80
  410378:	ret
  41037c:	mov	w2, #0x10                  	// #16
  410380:	add	x1, sp, #0x48
  410384:	mov	x0, x22
  410388:	bl	402250 <strtoul@plt>
  41038c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410390:	str	x0, [x1, #1512]
  410394:	ldr	x1, [sp, #72]
  410398:	cmp	x1, #0x0
  41039c:	ccmp	x1, x22, #0x4, ne  // ne = any
  4103a0:	b.eq	4103c4 <ferror@plt+0xdab4>  // b.none
  4103a4:	ldrb	w1, [x1]
  4103a8:	cmp	x0, #0xff
  4103ac:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  4103b0:	b.ne	4103d0 <ferror@plt+0xdac0>  // b.any
  4103b4:	str	w0, [x23]
  4103b8:	mov	w0, #0x0                   	// #0
  4103bc:	ldp	x19, x20, [sp, #16]
  4103c0:	b	41036c <ferror@plt+0xda5c>
  4103c4:	mov	w0, #0xffffffff            	// #-1
  4103c8:	ldp	x19, x20, [sp, #16]
  4103cc:	b	41036c <ferror@plt+0xda5c>
  4103d0:	mov	w0, #0xffffffff            	// #-1
  4103d4:	ldp	x19, x20, [sp, #16]
  4103d8:	b	41036c <ferror@plt+0xda5c>
  4103dc:	stp	x29, x30, [sp, #-80]!
  4103e0:	mov	x29, sp
  4103e4:	stp	x21, x22, [sp, #32]
  4103e8:	stp	x23, x24, [sp, #48]
  4103ec:	mov	x24, x0
  4103f0:	mov	x21, x1
  4103f4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4103f8:	ldr	x0, [x0, #1520]
  4103fc:	cbz	x0, 410408 <ferror@plt+0xdaf8>
  410400:	bl	4025f0 <strcmp@plt>
  410404:	cbz	w0, 41042c <ferror@plt+0xdb1c>
  410408:	stp	x19, x20, [sp, #16]
  41040c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410410:	ldr	w0, [x0, #1536]
  410414:	cbz	w0, 41043c <ferror@plt+0xdb2c>
  410418:	adrp	x23, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  41041c:	add	x23, x23, #0x748
  410420:	add	x22, x23, #0x600
  410424:	add	x23, x23, #0xe00
  410428:	b	4104fc <ferror@plt+0xdbec>
  41042c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410430:	ldr	x1, [x1, #1528]
  410434:	str	w1, [x24]
  410438:	b	4104e0 <ferror@plt+0xdbd0>
  41043c:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410440:	mov	w1, #0x1                   	// #1
  410444:	str	w1, [x0, #1536]
  410448:	mov	w2, #0x100                 	// #256
  41044c:	adrp	x1, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410450:	add	x1, x1, #0x748
  410454:	add	x1, x1, #0x600
  410458:	adrp	x0, 419000 <ferror@plt+0x166f0>
  41045c:	add	x0, x0, #0xb00
  410460:	bl	40f7a8 <ferror@plt+0xce98>
  410464:	b	410418 <ferror@plt+0xdb08>
  410468:	mov	w2, #0x0                   	// #0
  41046c:	add	x1, sp, #0x48
  410470:	mov	x0, x21
  410474:	bl	402610 <strtol@plt>
  410478:	ldr	x1, [sp, #72]
  41047c:	cmp	x1, #0x0
  410480:	ccmp	x1, x21, #0x4, ne  // ne = any
  410484:	b.eq	4104a8 <ferror@plt+0xdb98>  // b.none
  410488:	ldrb	w1, [x1]
  41048c:	cmp	w1, #0x0
  410490:	ccmp	w0, #0x0, #0x1, eq  // eq = none
  410494:	b.lt	4104b4 <ferror@plt+0xdba4>  // b.tstop
  410498:	str	w0, [x24]
  41049c:	mov	w0, #0x0                   	// #0
  4104a0:	ldp	x19, x20, [sp, #16]
  4104a4:	b	4104e0 <ferror@plt+0xdbd0>
  4104a8:	mov	w0, #0xffffffff            	// #-1
  4104ac:	ldp	x19, x20, [sp, #16]
  4104b0:	b	4104e0 <ferror@plt+0xdbd0>
  4104b4:	mov	w0, #0xffffffff            	// #-1
  4104b8:	ldp	x19, x20, [sp, #16]
  4104bc:	b	4104e0 <ferror@plt+0xdbd0>
  4104c0:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  4104c4:	add	x1, x1, #0x580
  4104c8:	str	x20, [x1, #112]
  4104cc:	ldr	w2, [x19, #16]
  4104d0:	mov	w3, w2
  4104d4:	str	x3, [x1, #120]
  4104d8:	str	w2, [x24]
  4104dc:	ldp	x19, x20, [sp, #16]
  4104e0:	ldp	x21, x22, [sp, #32]
  4104e4:	ldp	x23, x24, [sp, #48]
  4104e8:	ldp	x29, x30, [sp], #80
  4104ec:	ret
  4104f0:	add	x22, x22, #0x8
  4104f4:	cmp	x22, x23
  4104f8:	b.eq	410468 <ferror@plt+0xdb58>  // b.none
  4104fc:	ldr	x19, [x22]
  410500:	cbz	x19, 4104f0 <ferror@plt+0xdbe0>
  410504:	ldr	x20, [x19, #8]
  410508:	mov	x1, x21
  41050c:	mov	x0, x20
  410510:	bl	4025f0 <strcmp@plt>
  410514:	cbz	w0, 4104c0 <ferror@plt+0xdbb0>
  410518:	ldr	x19, [x19]
  41051c:	cbnz	x19, 410504 <ferror@plt+0xdbf4>
  410520:	b	4104f0 <ferror@plt+0xdbe0>
  410524:	stp	x29, x30, [sp, #-48]!
  410528:	mov	x29, sp
  41052c:	stp	x19, x20, [sp, #16]
  410530:	str	x21, [sp, #32]
  410534:	mov	w19, w0
  410538:	mov	x20, x1
  41053c:	mov	w21, w2
  410540:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410544:	ldr	w0, [x0, #1536]
  410548:	cbz	w0, 4105b4 <ferror@plt+0xdca4>
  41054c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  410550:	ldr	x0, [x0, #4008]
  410554:	ldr	w0, [x0]
  410558:	cbnz	w0, 410594 <ferror@plt+0xdc84>
  41055c:	adrp	x3, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410560:	add	x3, x3, #0x748
  410564:	add	x6, x3, #0x600
  410568:	add	x5, x3, #0xe00
  41056c:	ldr	x3, [x6]
  410570:	cbz	x3, 410588 <ferror@plt+0xdc78>
  410574:	ldr	w4, [x3, #16]
  410578:	cmp	w4, w19
  41057c:	b.eq	4105e0 <ferror@plt+0xdcd0>  // b.none
  410580:	ldr	x3, [x3]
  410584:	cbnz	x3, 410574 <ferror@plt+0xdc64>
  410588:	add	x6, x6, #0x8
  41058c:	cmp	x6, x5
  410590:	b.ne	41056c <ferror@plt+0xdc5c>  // b.any
  410594:	mov	w3, w19
  410598:	adrp	x2, 419000 <ferror@plt+0x166f0>
  41059c:	add	x2, x2, #0xed8
  4105a0:	sxtw	x1, w21
  4105a4:	mov	x0, x20
  4105a8:	bl	4023b0 <snprintf@plt>
  4105ac:	mov	x0, x20
  4105b0:	b	4105e4 <ferror@plt+0xdcd4>
  4105b4:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4105b8:	mov	w1, #0x1                   	// #1
  4105bc:	str	w1, [x0, #1536]
  4105c0:	mov	w2, #0x100                 	// #256
  4105c4:	adrp	x1, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  4105c8:	add	x1, x1, #0x748
  4105cc:	add	x1, x1, #0x600
  4105d0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4105d4:	add	x0, x0, #0xb00
  4105d8:	bl	40f7a8 <ferror@plt+0xce98>
  4105dc:	b	41054c <ferror@plt+0xdc3c>
  4105e0:	ldr	x0, [x3, #8]
  4105e4:	ldp	x19, x20, [sp, #16]
  4105e8:	ldr	x21, [sp, #32]
  4105ec:	ldp	x29, x30, [sp], #48
  4105f0:	ret
  4105f4:	stp	x29, x30, [sp, #-48]!
  4105f8:	mov	x29, sp
  4105fc:	stp	x19, x20, [sp, #16]
  410600:	str	x21, [sp, #32]
  410604:	mov	w19, w0
  410608:	mov	x20, x1
  41060c:	mov	w21, w2
  410610:	cmp	w0, #0xff
  410614:	b.hi	410668 <ferror@plt+0xdd58>  // b.pmore
  410618:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41061c:	ldr	x0, [x0, #4008]
  410620:	ldr	w0, [x0]
  410624:	cbnz	w0, 410668 <ferror@plt+0xdd58>
  410628:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  41062c:	ldr	w0, [x0, #1540]
  410630:	cbz	w0, 410694 <ferror@plt+0xdd84>
  410634:	adrp	x0, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410638:	add	x0, x0, #0x748
  41063c:	add	x0, x0, #0xe00
  410640:	ldr	x0, [x0, w19, sxtw #3]
  410644:	cbnz	x0, 410684 <ferror@plt+0xdd74>
  410648:	mov	w3, w19
  41064c:	adrp	x2, 416000 <ferror@plt+0x136f0>
  410650:	add	x2, x2, #0xbb8
  410654:	sxtw	x1, w21
  410658:	mov	x0, x20
  41065c:	bl	4023b0 <snprintf@plt>
  410660:	mov	x0, x20
  410664:	b	410684 <ferror@plt+0xdd74>
  410668:	mov	w3, w19
  41066c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410670:	add	x2, x2, #0xed8
  410674:	sxtw	x1, w21
  410678:	mov	x0, x20
  41067c:	bl	4023b0 <snprintf@plt>
  410680:	mov	x0, x20
  410684:	ldp	x19, x20, [sp, #16]
  410688:	ldr	x21, [sp, #32]
  41068c:	ldp	x29, x30, [sp], #48
  410690:	ret
  410694:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410698:	mov	w1, #0x1                   	// #1
  41069c:	str	w1, [x0, #1540]
  4106a0:	mov	w2, #0x100                 	// #256
  4106a4:	adrp	x1, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  4106a8:	add	x1, x1, #0x748
  4106ac:	add	x1, x1, #0xe00
  4106b0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4106b4:	add	x0, x0, #0xb18
  4106b8:	bl	40f5c0 <ferror@plt+0xccb0>
  4106bc:	b	410634 <ferror@plt+0xdd24>
  4106c0:	stp	x29, x30, [sp, #-80]!
  4106c4:	mov	x29, sp
  4106c8:	stp	x21, x22, [sp, #32]
  4106cc:	stp	x23, x24, [sp, #48]
  4106d0:	mov	x23, x0
  4106d4:	mov	x22, x1
  4106d8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4106dc:	ldr	x0, [x0, #1544]
  4106e0:	cbz	x0, 4106ec <ferror@plt+0xdddc>
  4106e4:	bl	4025f0 <strcmp@plt>
  4106e8:	cbz	w0, 410710 <ferror@plt+0xde00>
  4106ec:	stp	x19, x20, [sp, #16]
  4106f0:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4106f4:	ldr	w0, [x0, #1540]
  4106f8:	cbz	w0, 410720 <ferror@plt+0xde10>
  4106fc:	mov	x19, #0x0                   	// #0
  410700:	adrp	x21, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410704:	add	x21, x21, #0x748
  410708:	add	x21, x21, #0xe00
  41070c:	b	410758 <ferror@plt+0xde48>
  410710:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410714:	ldr	x1, [x1, #1552]
  410718:	str	w1, [x23]
  41071c:	b	41078c <ferror@plt+0xde7c>
  410720:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410724:	mov	w1, #0x1                   	// #1
  410728:	str	w1, [x0, #1540]
  41072c:	mov	w2, #0x100                 	// #256
  410730:	adrp	x1, 432000 <in6addr_any@@GLIBC_2.17+0x2288>
  410734:	add	x1, x1, #0x748
  410738:	add	x1, x1, #0xe00
  41073c:	adrp	x0, 419000 <ferror@plt+0x166f0>
  410740:	add	x0, x0, #0xb18
  410744:	bl	40f5c0 <ferror@plt+0xccb0>
  410748:	b	4106fc <ferror@plt+0xddec>
  41074c:	add	x19, x19, #0x1
  410750:	cmp	x19, #0x100
  410754:	b.eq	41079c <ferror@plt+0xde8c>  // b.none
  410758:	ldr	x20, [x21, x19, lsl #3]
  41075c:	cbz	x20, 41074c <ferror@plt+0xde3c>
  410760:	mov	x1, x22
  410764:	mov	x0, x20
  410768:	bl	4025f0 <strcmp@plt>
  41076c:	cbnz	w0, 41074c <ferror@plt+0xde3c>
  410770:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410774:	add	x1, x1, #0x580
  410778:	str	x20, [x1, #136]
  41077c:	sxtw	x2, w19
  410780:	str	x2, [x1, #144]
  410784:	str	w19, [x23]
  410788:	ldp	x19, x20, [sp, #16]
  41078c:	ldp	x21, x22, [sp, #32]
  410790:	ldp	x23, x24, [sp, #48]
  410794:	ldp	x29, x30, [sp], #80
  410798:	ret
  41079c:	mov	w2, #0x0                   	// #0
  4107a0:	add	x1, sp, #0x48
  4107a4:	mov	x0, x22
  4107a8:	bl	402250 <strtoul@plt>
  4107ac:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  4107b0:	str	x0, [x1, #1552]
  4107b4:	ldr	x1, [sp, #72]
  4107b8:	cmp	x1, #0x0
  4107bc:	ccmp	x1, x22, #0x4, ne  // ne = any
  4107c0:	b.eq	4107e4 <ferror@plt+0xded4>  // b.none
  4107c4:	ldrb	w1, [x1]
  4107c8:	cmp	x0, #0xff
  4107cc:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  4107d0:	b.ne	4107f0 <ferror@plt+0xdee0>  // b.any
  4107d4:	str	w0, [x23]
  4107d8:	mov	w0, #0x0                   	// #0
  4107dc:	ldp	x19, x20, [sp, #16]
  4107e0:	b	41078c <ferror@plt+0xde7c>
  4107e4:	mov	w0, #0xffffffff            	// #-1
  4107e8:	ldp	x19, x20, [sp, #16]
  4107ec:	b	41078c <ferror@plt+0xde7c>
  4107f0:	mov	w0, #0xffffffff            	// #-1
  4107f4:	ldp	x19, x20, [sp, #16]
  4107f8:	b	41078c <ferror@plt+0xde7c>
  4107fc:	mov	w2, w0
  410800:	and	x1, x2, #0x3ff
  410804:	adrp	x0, 439000 <stdin@@GLIBC_2.17+0x5228>
  410808:	add	x0, x0, #0x640
  41080c:	ldr	x0, [x0, x1, lsl #3]
  410810:	cbz	x0, 410828 <ferror@plt+0xdf18>
  410814:	ldr	w1, [x0, #36]
  410818:	cmp	w1, w2
  41081c:	b.eq	410828 <ferror@plt+0xdf18>  // b.none
  410820:	ldr	x0, [x0]
  410824:	cbnz	x0, 410814 <ferror@plt+0xdf04>
  410828:	ret
  41082c:	stp	x29, x30, [sp, #-32]!
  410830:	mov	x29, sp
  410834:	stp	x19, x20, [sp, #16]
  410838:	mov	x20, x0
  41083c:	ldr	x0, [x0, #48]
  410840:	ldr	x19, [x0], #-48
  410844:	sub	x19, x19, #0x30
  410848:	cmp	x20, x0
  41084c:	b.ne	410888 <ferror@plt+0xdf78>  // b.any
  410850:	ldp	x19, x20, [sp, #16]
  410854:	ldp	x29, x30, [sp], #32
  410858:	ret
  41085c:	ldr	x1, [x0, #56]
  410860:	ldr	x2, [x0, #48]
  410864:	str	x1, [x2, #8]
  410868:	str	x2, [x1]
  41086c:	bl	402660 <free@plt>
  410870:	ldr	x1, [x19, #48]
  410874:	sub	x1, x1, #0x30
  410878:	mov	x0, x19
  41087c:	cmp	x20, x19
  410880:	b.eq	410850 <ferror@plt+0xdf40>  // b.none
  410884:	mov	x19, x1
  410888:	ldr	x1, [x0, #16]
  41088c:	ldr	x2, [x0, #24]
  410890:	str	x1, [x2]
  410894:	cbz	x1, 41085c <ferror@plt+0xdf4c>
  410898:	str	x2, [x1, #8]
  41089c:	b	41085c <ferror@plt+0xdf4c>
  4108a0:	mov	x2, x0
  4108a4:	ldrb	w1, [x0]
  4108a8:	cbz	w1, 4108c4 <ferror@plt+0xdfb4>
  4108ac:	mov	w0, #0x1505                	// #5381
  4108b0:	add	w1, w1, w0, lsl #5
  4108b4:	add	w0, w0, w1
  4108b8:	ldrb	w1, [x2, #1]!
  4108bc:	cbnz	w1, 4108b0 <ferror@plt+0xdfa0>
  4108c0:	ret
  4108c4:	mov	w0, #0x1505                	// #5381
  4108c8:	b	4108c0 <ferror@plt+0xdfb0>
  4108cc:	stp	x29, x30, [sp, #-64]!
  4108d0:	mov	x29, sp
  4108d4:	stp	x19, x20, [sp, #16]
  4108d8:	stp	x21, x22, [sp, #32]
  4108dc:	mov	x21, x0
  4108e0:	mov	x22, x1
  4108e4:	mov	x20, x2
  4108e8:	mov	x0, x1
  4108ec:	bl	402260 <strlen@plt>
  4108f0:	add	x0, x0, #0x41
  4108f4:	bl	402410 <malloc@plt>
  4108f8:	mov	x19, x0
  4108fc:	cbz	x0, 410990 <ferror@plt+0xe080>
  410900:	str	x23, [sp, #48]
  410904:	ldr	w23, [x21, #4]
  410908:	str	w23, [x0, #36]
  41090c:	mov	x1, x22
  410910:	add	x0, x0, #0x40
  410914:	bl	402710 <strcpy@plt>
  410918:	ldrh	w0, [x21, #2]
  41091c:	strh	w0, [x19, #40]
  410920:	ldr	w0, [x21, #8]
  410924:	str	w0, [x19, #32]
  410928:	cbz	x20, 4109a4 <ferror@plt+0xe094>
  41092c:	add	x0, x19, #0x30
  410930:	ldr	x1, [x20, #56]
  410934:	str	x0, [x20, #56]
  410938:	add	x20, x20, #0x30
  41093c:	str	x20, [x19, #48]
  410940:	str	x1, [x19, #56]
  410944:	str	x0, [x1]
  410948:	mov	x0, x22
  41094c:	bl	4108a0 <ferror@plt+0xdf90>
  410950:	and	w1, w0, #0x3ff
  410954:	add	x3, x19, #0x10
  410958:	and	x0, x0, #0x3ff
  41095c:	adrp	x2, 437000 <stdin@@GLIBC_2.17+0x3228>
  410960:	add	x2, x2, #0x640
  410964:	ldr	x0, [x2, x0, lsl #3]
  410968:	str	x0, [x19, #16]
  41096c:	cbz	x0, 410974 <ferror@plt+0xe064>
  410970:	str	x3, [x0, #8]
  410974:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410978:	add	x2, x0, #0x640
  41097c:	mov	w0, w1
  410980:	str	x3, [x2, x0, lsl #3]
  410984:	add	x0, x2, x0, lsl #3
  410988:	str	x0, [x19, #24]
  41098c:	ldr	x23, [sp, #48]
  410990:	mov	x0, x19
  410994:	ldp	x19, x20, [sp, #16]
  410998:	ldp	x21, x22, [sp, #32]
  41099c:	ldp	x29, x30, [sp], #64
  4109a0:	ret
  4109a4:	and	w1, w23, #0x3ff
  4109a8:	and	x23, x23, #0x3ff
  4109ac:	adrp	x0, 439000 <stdin@@GLIBC_2.17+0x5228>
  4109b0:	add	x0, x0, #0x640
  4109b4:	ldr	x0, [x0, x23, lsl #3]
  4109b8:	str	x0, [x19]
  4109bc:	cbz	x0, 4109c4 <ferror@plt+0xe0b4>
  4109c0:	str	x19, [x0, #8]
  4109c4:	adrp	x0, 439000 <stdin@@GLIBC_2.17+0x5228>
  4109c8:	add	x2, x0, #0x640
  4109cc:	mov	w0, w1
  4109d0:	str	x19, [x2, x0, lsl #3]
  4109d4:	add	x0, x2, x0, lsl #3
  4109d8:	str	x0, [x19, #8]
  4109dc:	add	x0, x19, #0x30
  4109e0:	str	x0, [x19, #48]
  4109e4:	str	x0, [x19, #56]
  4109e8:	b	410948 <ferror@plt+0xe038>
  4109ec:	stp	x29, x30, [sp, #-48]!
  4109f0:	mov	x29, sp
  4109f4:	stp	x19, x20, [sp, #16]
  4109f8:	ldr	x19, [x2, #416]
  4109fc:	cbz	x19, 410a88 <ferror@plt+0xe178>
  410a00:	stp	x21, x22, [sp, #32]
  410a04:	mov	x21, x0
  410a08:	mov	x22, x1
  410a0c:	ldrh	w20, [x19], #4
  410a10:	sub	w20, w20, #0x4
  410a14:	cmp	w20, #0x3
  410a18:	b.gt	410a40 <ferror@plt+0xe130>
  410a1c:	ldp	x21, x22, [sp, #32]
  410a20:	b	410a88 <ferror@plt+0xe178>
  410a24:	ldrh	w2, [x19]
  410a28:	add	w2, w2, #0x3
  410a2c:	and	w2, w2, #0xfffffffc
  410a30:	sub	w20, w20, w2
  410a34:	add	x19, x19, w2, uxtw
  410a38:	cmp	w20, #0x3
  410a3c:	b.le	410a7c <ferror@plt+0xe16c>
  410a40:	ldrh	w2, [x19]
  410a44:	cmp	w2, #0x3
  410a48:	b.ls	410a84 <ferror@plt+0xe174>  // b.plast
  410a4c:	cmp	w2, w20
  410a50:	b.gt	410a74 <ferror@plt+0xe164>
  410a54:	ldrh	w0, [x19, #2]
  410a58:	cmp	w0, #0x35
  410a5c:	b.ne	410a24 <ferror@plt+0xe114>  // b.any
  410a60:	mov	x2, x21
  410a64:	add	x1, x19, #0x4
  410a68:	mov	x0, x22
  410a6c:	bl	4108cc <ferror@plt+0xdfbc>
  410a70:	b	410a24 <ferror@plt+0xe114>
  410a74:	ldp	x21, x22, [sp, #32]
  410a78:	b	410a88 <ferror@plt+0xe178>
  410a7c:	ldp	x21, x22, [sp, #32]
  410a80:	b	410a88 <ferror@plt+0xe178>
  410a84:	ldp	x21, x22, [sp, #32]
  410a88:	ldp	x19, x20, [sp, #16]
  410a8c:	ldp	x29, x30, [sp], #48
  410a90:	ret
  410a94:	stp	x29, x30, [sp, #-496]!
  410a98:	mov	x29, sp
  410a9c:	stp	x19, x20, [sp, #16]
  410aa0:	mov	x19, x0
  410aa4:	ldrh	w20, [x0, #4]
  410aa8:	sub	w0, w20, #0x10
  410aac:	and	w0, w0, #0xffff
  410ab0:	cmp	w0, #0x1
  410ab4:	b.hi	410cc8 <ferror@plt+0xe3b8>  // b.pmore
  410ab8:	stp	x21, x22, [sp, #32]
  410abc:	ldr	w21, [x19]
  410ac0:	cmp	w21, #0x1f
  410ac4:	b.ls	410cd8 <ferror@plt+0xe3c8>  // b.plast
  410ac8:	ldr	w0, [x19, #20]
  410acc:	bl	4107fc <ferror@plt+0xdeec>
  410ad0:	mov	x22, x0
  410ad4:	cmp	w20, #0x11
  410ad8:	b.eq	410bc4 <ferror@plt+0xe2b4>  // b.none
  410adc:	stp	x23, x24, [sp, #48]
  410ae0:	add	x23, x19, #0x10
  410ae4:	mov	w4, #0xffff8000            	// #-32768
  410ae8:	sub	w3, w21, #0x20
  410aec:	add	x2, x19, #0x20
  410af0:	mov	w1, #0x35                  	// #53
  410af4:	add	x0, sp, #0x40
  410af8:	bl	41560c <ferror@plt+0x12cfc>
  410afc:	cbz	x22, 410c80 <ferror@plt+0xe370>
  410b00:	ldr	x0, [sp, #88]
  410b04:	cbz	x0, 410b7c <ferror@plt+0xe26c>
  410b08:	add	x20, x0, #0x4
  410b0c:	ldr	w0, [x19, #24]
  410b10:	str	w0, [x22, #32]
  410b14:	mov	x1, x20
  410b18:	add	x0, x22, #0x40
  410b1c:	bl	4025f0 <strcmp@plt>
  410b20:	cbz	w0, 410b7c <ferror@plt+0xe26c>
  410b24:	ldr	x0, [x22, #16]
  410b28:	ldr	x1, [x22, #24]
  410b2c:	str	x0, [x1]
  410b30:	cbz	x0, 410b38 <ferror@plt+0xe228>
  410b34:	str	x1, [x0, #8]
  410b38:	mov	x0, x20
  410b3c:	bl	4108a0 <ferror@plt+0xdf90>
  410b40:	and	w1, w0, #0x3ff
  410b44:	add	x3, x22, #0x10
  410b48:	and	x0, x0, #0x3ff
  410b4c:	adrp	x2, 437000 <stdin@@GLIBC_2.17+0x3228>
  410b50:	add	x2, x2, #0x640
  410b54:	ldr	x0, [x2, x0, lsl #3]
  410b58:	str	x0, [x22, #16]
  410b5c:	cbz	x0, 410b64 <ferror@plt+0xe254>
  410b60:	str	x3, [x0, #8]
  410b64:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410b68:	add	x2, x0, #0x640
  410b6c:	mov	w0, w1
  410b70:	str	x3, [x2, x0, lsl #3]
  410b74:	add	x0, x2, x0, lsl #3
  410b78:	str	x0, [x22, #24]
  410b7c:	ldr	x21, [sp, #480]
  410b80:	cbz	x21, 410c10 <ferror@plt+0xe300>
  410b84:	ldr	x20, [x22, #48]
  410b88:	sub	x20, x20, #0x30
  410b8c:	ldrh	w24, [x21], #4
  410b90:	sub	w24, w24, #0x4
  410b94:	cmp	w24, #0x3
  410b98:	b.gt	410c40 <ferror@plt+0xe330>
  410b9c:	mov	x0, x22
  410ba0:	bl	41082c <ferror@plt+0xdf1c>
  410ba4:	add	x2, sp, #0x40
  410ba8:	mov	x1, x23
  410bac:	mov	x0, x22
  410bb0:	bl	4109ec <ferror@plt+0xe0dc>
  410bb4:	mov	w0, #0x0                   	// #0
  410bb8:	ldp	x21, x22, [sp, #32]
  410bbc:	ldp	x23, x24, [sp, #48]
  410bc0:	b	410ccc <ferror@plt+0xe3bc>
  410bc4:	mov	w0, #0x0                   	// #0
  410bc8:	cbz	x22, 410ce4 <ferror@plt+0xe3d4>
  410bcc:	mov	x0, x22
  410bd0:	bl	41082c <ferror@plt+0xdf1c>
  410bd4:	ldr	x0, [x22, #16]
  410bd8:	ldr	x1, [x22, #24]
  410bdc:	str	x0, [x1]
  410be0:	cbz	x0, 410be8 <ferror@plt+0xe2d8>
  410be4:	str	x1, [x0, #8]
  410be8:	ldr	x0, [x22]
  410bec:	ldr	x1, [x22, #8]
  410bf0:	str	x0, [x1]
  410bf4:	cbz	x0, 410bfc <ferror@plt+0xe2ec>
  410bf8:	str	x1, [x0, #8]
  410bfc:	mov	x0, x22
  410c00:	bl	402660 <free@plt>
  410c04:	mov	w0, #0x0                   	// #0
  410c08:	ldp	x21, x22, [sp, #32]
  410c0c:	b	410ccc <ferror@plt+0xe3bc>
  410c10:	mov	x0, x22
  410c14:	bl	41082c <ferror@plt+0xdf1c>
  410c18:	mov	w0, #0x0                   	// #0
  410c1c:	ldp	x21, x22, [sp, #32]
  410c20:	ldp	x23, x24, [sp, #48]
  410c24:	b	410ccc <ferror@plt+0xe3bc>
  410c28:	add	w19, w19, #0x3
  410c2c:	and	w19, w19, #0xfffffffc
  410c30:	sub	w24, w24, w19
  410c34:	add	x21, x21, w19, uxtw
  410c38:	cmp	w24, #0x3
  410c3c:	b.le	410b9c <ferror@plt+0xe28c>
  410c40:	ldrh	w19, [x21]
  410c44:	cmp	w19, #0x3
  410c48:	b.ls	410b9c <ferror@plt+0xe28c>  // b.plast
  410c4c:	cmp	w24, w19
  410c50:	b.lt	410b9c <ferror@plt+0xe28c>  // b.tstop
  410c54:	ldrh	w0, [x21, #2]
  410c58:	cmp	w0, #0x35
  410c5c:	b.ne	410c28 <ferror@plt+0xe318>  // b.any
  410c60:	cbz	x20, 410b9c <ferror@plt+0xe28c>
  410c64:	add	x1, x20, #0x40
  410c68:	add	x0, x21, #0x4
  410c6c:	bl	4025f0 <strcmp@plt>
  410c70:	cbnz	w0, 410b9c <ferror@plt+0xe28c>
  410c74:	ldr	x20, [x20, #48]
  410c78:	sub	x20, x20, #0x30
  410c7c:	b	410c28 <ferror@plt+0xe318>
  410c80:	ldr	x1, [sp, #88]
  410c84:	mov	w0, #0x0                   	// #0
  410c88:	cbz	x1, 410cec <ferror@plt+0xe3dc>
  410c8c:	mov	x2, #0x0                   	// #0
  410c90:	add	x1, x1, #0x4
  410c94:	mov	x0, x23
  410c98:	bl	4108cc <ferror@plt+0xdfbc>
  410c9c:	mov	x3, x0
  410ca0:	mov	w0, #0x0                   	// #0
  410ca4:	cbz	x3, 410cf8 <ferror@plt+0xe3e8>
  410ca8:	add	x2, sp, #0x40
  410cac:	mov	x1, x23
  410cb0:	mov	x0, x3
  410cb4:	bl	4109ec <ferror@plt+0xe0dc>
  410cb8:	mov	w0, #0x0                   	// #0
  410cbc:	ldp	x21, x22, [sp, #32]
  410cc0:	ldp	x23, x24, [sp, #48]
  410cc4:	b	410ccc <ferror@plt+0xe3bc>
  410cc8:	mov	w0, #0x0                   	// #0
  410ccc:	ldp	x19, x20, [sp, #16]
  410cd0:	ldp	x29, x30, [sp], #496
  410cd4:	ret
  410cd8:	mov	w0, #0xffffffff            	// #-1
  410cdc:	ldp	x21, x22, [sp, #32]
  410ce0:	b	410ccc <ferror@plt+0xe3bc>
  410ce4:	ldp	x21, x22, [sp, #32]
  410ce8:	b	410ccc <ferror@plt+0xe3bc>
  410cec:	ldp	x21, x22, [sp, #32]
  410cf0:	ldp	x23, x24, [sp, #48]
  410cf4:	b	410ccc <ferror@plt+0xe3bc>
  410cf8:	ldp	x21, x22, [sp, #32]
  410cfc:	ldp	x23, x24, [sp, #48]
  410d00:	b	410ccc <ferror@plt+0xe3bc>
  410d04:	sub	sp, sp, #0x480
  410d08:	stp	x29, x30, [sp]
  410d0c:	mov	x29, sp
  410d10:	stp	x19, x20, [sp, #16]
  410d14:	mov	x19, x0
  410d18:	mov	w20, w1
  410d1c:	mov	x2, #0x420                 	// #1056
  410d20:	mov	w1, #0x0                   	// #0
  410d24:	add	x0, sp, #0x60
  410d28:	bl	402490 <memset@plt>
  410d2c:	mov	w0, #0x20                  	// #32
  410d30:	str	w0, [sp, #96]
  410d34:	mov	w0, #0x12                  	// #18
  410d38:	strh	w0, [sp, #100]
  410d3c:	mov	w0, #0x1                   	// #1
  410d40:	strh	w0, [sp, #102]
  410d44:	str	w20, [sp, #116]
  410d48:	stp	xzr, xzr, [sp, #40]
  410d4c:	stp	xzr, xzr, [sp, #56]
  410d50:	stp	xzr, xzr, [sp, #72]
  410d54:	str	xzr, [sp, #88]
  410d58:	mov	w1, #0x0                   	// #0
  410d5c:	add	x0, sp, #0x28
  410d60:	bl	413d48 <ferror@plt+0x11438>
  410d64:	tbnz	w0, #31, 410e10 <ferror@plt+0xe500>
  410d68:	mov	w3, #0x9                   	// #9
  410d6c:	mov	w2, #0x1d                  	// #29
  410d70:	mov	w1, #0x420                 	// #1056
  410d74:	add	x0, sp, #0x60
  410d78:	bl	4151e0 <ferror@plt+0x128d0>
  410d7c:	cbz	x19, 410db8 <ferror@plt+0xe4a8>
  410d80:	mov	x0, x19
  410d84:	bl	40d9e0 <ferror@plt+0xb0d0>
  410d88:	cmp	w0, #0x0
  410d8c:	mov	w20, #0x3                   	// #3
  410d90:	mov	w0, #0x35                  	// #53
  410d94:	csel	w20, w20, w0, eq  // eq = none
  410d98:	mov	x0, x19
  410d9c:	bl	402260 <strlen@plt>
  410da0:	add	w4, w0, #0x1
  410da4:	mov	x3, x19
  410da8:	mov	w2, w20
  410dac:	mov	w1, #0x420                 	// #1056
  410db0:	add	x0, sp, #0x60
  410db4:	bl	4150e4 <ferror@plt+0x127d4>
  410db8:	add	x2, sp, #0x20
  410dbc:	add	x1, sp, #0x60
  410dc0:	add	x0, sp, #0x28
  410dc4:	bl	414b0c <ferror@plt+0x121fc>
  410dc8:	mov	w19, #0x0                   	// #0
  410dcc:	tbnz	w0, #31, 410df4 <ferror@plt+0xe4e4>
  410dd0:	mov	x1, #0x0                   	// #0
  410dd4:	ldr	x0, [sp, #32]
  410dd8:	bl	410a94 <ferror@plt+0xe184>
  410ddc:	mov	w19, w0
  410de0:	cbnz	w0, 410dec <ferror@plt+0xe4dc>
  410de4:	ldr	x0, [sp, #32]
  410de8:	ldr	w19, [x0, #20]
  410dec:	ldr	x0, [sp, #32]
  410df0:	bl	402660 <free@plt>
  410df4:	add	x0, sp, #0x28
  410df8:	bl	413b4c <ferror@plt+0x1123c>
  410dfc:	mov	w0, w19
  410e00:	ldp	x19, x20, [sp, #16]
  410e04:	ldp	x29, x30, [sp]
  410e08:	add	sp, sp, #0x480
  410e0c:	ret
  410e10:	mov	w19, #0x0                   	// #0
  410e14:	b	410dfc <ferror@plt+0xe4ec>
  410e18:	stp	x29, x30, [sp, #-32]!
  410e1c:	mov	x29, sp
  410e20:	str	x19, [sp, #16]
  410e24:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x3228>
  410e28:	add	x19, x19, #0x618
  410e2c:	mov	w3, w0
  410e30:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410e34:	add	x2, x2, #0xcd8
  410e38:	mov	x1, #0x10                  	// #16
  410e3c:	mov	x0, x19
  410e40:	bl	4023b0 <snprintf@plt>
  410e44:	mov	x0, x19
  410e48:	ldr	x19, [sp, #16]
  410e4c:	ldp	x29, x30, [sp], #32
  410e50:	ret
  410e54:	cbnz	w0, 410e64 <ferror@plt+0xe554>
  410e58:	adrp	x0, 417000 <ferror@plt+0x146f0>
  410e5c:	add	x0, x0, #0x208
  410e60:	ret
  410e64:	stp	x29, x30, [sp, #-32]!
  410e68:	mov	x29, sp
  410e6c:	stp	x19, x20, [sp, #16]
  410e70:	mov	w20, w0
  410e74:	bl	4107fc <ferror@plt+0xdeec>
  410e78:	cbz	x0, 410e8c <ferror@plt+0xe57c>
  410e7c:	add	x0, x0, #0x40
  410e80:	ldp	x19, x20, [sp, #16]
  410e84:	ldp	x29, x30, [sp], #32
  410e88:	ret
  410e8c:	mov	w1, w20
  410e90:	mov	x0, #0x0                   	// #0
  410e94:	bl	410d04 <ferror@plt+0xe3f4>
  410e98:	cmp	w0, w20
  410e9c:	b.eq	410ec8 <ferror@plt+0xe5b8>  // b.none
  410ea0:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410ea4:	add	x1, x1, #0x618
  410ea8:	add	x1, x1, #0x10
  410eac:	mov	w0, w20
  410eb0:	bl	402480 <if_indextoname@plt>
  410eb4:	cbz	x0, 410ee0 <ferror@plt+0xe5d0>
  410eb8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  410ebc:	add	x0, x0, #0x618
  410ec0:	add	x0, x0, #0x10
  410ec4:	b	410e80 <ferror@plt+0xe570>
  410ec8:	mov	w0, w20
  410ecc:	bl	4107fc <ferror@plt+0xdeec>
  410ed0:	mov	x1, x0
  410ed4:	add	x0, x0, #0x40
  410ed8:	cbnz	x1, 410e80 <ferror@plt+0xe570>
  410edc:	b	410ea0 <ferror@plt+0xe590>
  410ee0:	adrp	x19, 437000 <stdin@@GLIBC_2.17+0x3228>
  410ee4:	add	x19, x19, #0x618
  410ee8:	add	x19, x19, #0x10
  410eec:	mov	w3, w20
  410ef0:	adrp	x2, 419000 <ferror@plt+0x166f0>
  410ef4:	add	x2, x2, #0xcd8
  410ef8:	mov	x1, #0x10                  	// #16
  410efc:	mov	x0, x19
  410f00:	bl	4023b0 <snprintf@plt>
  410f04:	mov	x0, x19
  410f08:	b	410e80 <ferror@plt+0xe570>
  410f0c:	cbz	w0, 410f2c <ferror@plt+0xe61c>
  410f10:	stp	x29, x30, [sp, #-16]!
  410f14:	mov	x29, sp
  410f18:	bl	4107fc <ferror@plt+0xdeec>
  410f1c:	cbz	x0, 410f34 <ferror@plt+0xe624>
  410f20:	ldrh	w0, [x0, #40]
  410f24:	ldp	x29, x30, [sp], #16
  410f28:	ret
  410f2c:	mov	w0, #0xffffffff            	// #-1
  410f30:	ret
  410f34:	mov	w0, #0xffffffff            	// #-1
  410f38:	b	410f24 <ferror@plt+0xe614>
  410f3c:	cbnz	w0, 410f48 <ferror@plt+0xe638>
  410f40:	mov	w0, #0x0                   	// #0
  410f44:	ret
  410f48:	stp	x29, x30, [sp, #-16]!
  410f4c:	mov	x29, sp
  410f50:	bl	4107fc <ferror@plt+0xdeec>
  410f54:	cbz	x0, 410f64 <ferror@plt+0xe654>
  410f58:	ldr	w0, [x0, #32]
  410f5c:	ldp	x29, x30, [sp], #16
  410f60:	ret
  410f64:	mov	w0, #0xffffffff            	// #-1
  410f68:	b	410f5c <ferror@plt+0xe64c>
  410f6c:	stp	x29, x30, [sp, #-48]!
  410f70:	mov	x29, sp
  410f74:	stp	x19, x20, [sp, #16]
  410f78:	mov	w20, #0x0                   	// #0
  410f7c:	cbz	x0, 411000 <ferror@plt+0xe6f0>
  410f80:	mov	x19, x0
  410f84:	bl	4108a0 <ferror@plt+0xdf90>
  410f88:	and	x0, x0, #0x3ff
  410f8c:	adrp	x1, 437000 <stdin@@GLIBC_2.17+0x3228>
  410f90:	add	x1, x1, #0x640
  410f94:	ldr	x20, [x1, x0, lsl #3]
  410f98:	cbz	x20, 410fb4 <ferror@plt+0xe6a4>
  410f9c:	mov	x1, x19
  410fa0:	add	x0, x20, #0x30
  410fa4:	bl	4025f0 <strcmp@plt>
  410fa8:	cbz	w0, 410ffc <ferror@plt+0xe6ec>
  410fac:	ldr	x20, [x20]
  410fb0:	cbnz	x20, 410f9c <ferror@plt+0xe68c>
  410fb4:	mov	w1, #0x0                   	// #0
  410fb8:	mov	x0, x19
  410fbc:	bl	410d04 <ferror@plt+0xe3f4>
  410fc0:	mov	w20, w0
  410fc4:	cbnz	w0, 411000 <ferror@plt+0xe6f0>
  410fc8:	mov	x0, x19
  410fcc:	bl	4027c0 <if_nametoindex@plt>
  410fd0:	mov	w20, w0
  410fd4:	cbnz	w0, 411000 <ferror@plt+0xe6f0>
  410fd8:	add	x2, sp, #0x2c
  410fdc:	adrp	x1, 419000 <ferror@plt+0x166f0>
  410fe0:	add	x1, x1, #0xcd8
  410fe4:	mov	x0, x19
  410fe8:	bl	4027f0 <__isoc99_sscanf@plt>
  410fec:	cmp	w0, #0x1
  410ff0:	ldr	w0, [sp, #44]
  410ff4:	csel	w20, w0, w20, eq  // eq = none
  410ff8:	b	411000 <ferror@plt+0xe6f0>
  410ffc:	ldr	w20, [x20, #20]
  411000:	mov	w0, w20
  411004:	ldp	x19, x20, [sp, #16]
  411008:	ldp	x29, x30, [sp], #48
  41100c:	ret
  411010:	stp	x29, x30, [sp, #-16]!
  411014:	mov	x29, sp
  411018:	bl	4107fc <ferror@plt+0xdeec>
  41101c:	cbz	x0, 41104c <ferror@plt+0xe73c>
  411020:	ldr	x1, [x0]
  411024:	ldr	x2, [x0, #8]
  411028:	str	x1, [x2]
  41102c:	cbz	x1, 411034 <ferror@plt+0xe724>
  411030:	str	x2, [x1, #8]
  411034:	ldr	x1, [x0, #16]
  411038:	ldr	x2, [x0, #24]
  41103c:	str	x1, [x2]
  411040:	cbz	x1, 411048 <ferror@plt+0xe738>
  411044:	str	x2, [x1, #8]
  411048:	bl	402660 <free@plt>
  41104c:	ldp	x29, x30, [sp], #16
  411050:	ret
  411054:	stp	x29, x30, [sp, #-32]!
  411058:	mov	x29, sp
  41105c:	str	x19, [sp, #16]
  411060:	mov	x19, x0
  411064:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  411068:	ldr	w0, [x0, #1592]
  41106c:	cbz	w0, 41107c <ferror@plt+0xe76c>
  411070:	ldr	x19, [sp, #16]
  411074:	ldp	x29, x30, [sp], #32
  411078:	ret
  41107c:	mov	w1, #0x0                   	// #0
  411080:	mov	x0, x19
  411084:	bl	4142ac <ferror@plt+0x1199c>
  411088:	tbnz	w0, #31, 4110b8 <ferror@plt+0xe7a8>
  41108c:	mov	w3, #0x0                   	// #0
  411090:	mov	x2, #0x0                   	// #0
  411094:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  411098:	ldr	x1, [x1, #4000]
  41109c:	mov	x0, x19
  4110a0:	bl	4146f4 <ferror@plt+0x11de4>
  4110a4:	tbnz	w0, #31, 4110cc <ferror@plt+0xe7bc>
  4110a8:	adrp	x0, 437000 <stdin@@GLIBC_2.17+0x3228>
  4110ac:	mov	w1, #0x1                   	// #1
  4110b0:	str	w1, [x0, #1592]
  4110b4:	b	411070 <ferror@plt+0xe760>
  4110b8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4110bc:	add	x0, x0, #0xce0
  4110c0:	bl	402290 <perror@plt>
  4110c4:	mov	w0, #0x1                   	// #1
  4110c8:	bl	402270 <exit@plt>
  4110cc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4110d0:	ldr	x0, [x0, #3984]
  4110d4:	ldr	x3, [x0]
  4110d8:	mov	x2, #0x10                  	// #16
  4110dc:	mov	x1, #0x1                   	// #1
  4110e0:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4110e4:	add	x0, x0, #0xd00
  4110e8:	bl	4026d0 <fwrite@plt>
  4110ec:	mov	w0, #0x1                   	// #1
  4110f0:	bl	402270 <exit@plt>
  4110f4:	stp	x29, x30, [sp, #-32]!
  4110f8:	mov	x29, sp
  4110fc:	str	x19, [sp, #16]
  411100:	mov	x19, x1
  411104:	mov	w1, w2
  411108:	rev16	w3, w0
  41110c:	and	w3, w3, #0xffff
  411110:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411114:	ldr	x0, [x0, #4008]
  411118:	ldr	w5, [x0]
  41111c:	cbnz	w5, 411144 <ferror@plt+0xe834>
  411120:	adrp	x4, 42f000 <ferror@plt+0x2c6f0>
  411124:	add	x4, x4, #0x9c8
  411128:	ldr	w6, [x4]
  41112c:	cmp	w6, w3
  411130:	b.eq	411168 <ferror@plt+0xe858>  // b.none
  411134:	add	w5, w5, #0x1
  411138:	add	x4, x4, #0x10
  41113c:	cmp	w5, #0x33
  411140:	b.ne	411128 <ferror@plt+0xe818>  // b.any
  411144:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411148:	add	x2, x2, #0xd18
  41114c:	sxtw	x1, w1
  411150:	mov	x0, x19
  411154:	bl	4023b0 <snprintf@plt>
  411158:	mov	x0, x19
  41115c:	ldr	x19, [sp, #16]
  411160:	ldp	x29, x30, [sp], #32
  411164:	ret
  411168:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41116c:	add	x0, x0, #0x9c8
  411170:	add	x5, x0, w5, sxtw #4
  411174:	ldr	x0, [x5, #8]
  411178:	b	41115c <ferror@plt+0xe84c>
  41117c:	stp	x29, x30, [sp, #-48]!
  411180:	mov	x29, sp
  411184:	stp	x19, x20, [sp, #16]
  411188:	stp	x21, x22, [sp, #32]
  41118c:	mov	x22, x0
  411190:	mov	x21, x1
  411194:	adrp	x19, 42f000 <ferror@plt+0x2c6f0>
  411198:	add	x19, x19, #0x9c8
  41119c:	add	x19, x19, #0x8
  4111a0:	mov	w20, #0x0                   	// #0
  4111a4:	mov	x1, x21
  4111a8:	ldr	x0, [x19]
  4111ac:	bl	4024e0 <strcasecmp@plt>
  4111b0:	cbz	w0, 4111e0 <ferror@plt+0xe8d0>
  4111b4:	add	w20, w20, #0x1
  4111b8:	add	x19, x19, #0x10
  4111bc:	cmp	w20, #0x33
  4111c0:	b.ne	4111a4 <ferror@plt+0xe894>  // b.any
  4111c4:	mov	w2, #0x0                   	// #0
  4111c8:	mov	x1, x21
  4111cc:	mov	x0, x22
  4111d0:	bl	40d254 <ferror@plt+0xa944>
  4111d4:	cmp	w0, #0x0
  4111d8:	csetm	w0, ne  // ne = any
  4111dc:	b	4111f8 <ferror@plt+0xe8e8>
  4111e0:	sbfiz	x20, x20, #4, #32
  4111e4:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  4111e8:	add	x1, x1, #0x9c8
  4111ec:	ldr	w1, [x1, x20]
  4111f0:	rev16	w1, w1
  4111f4:	strh	w1, [x22]
  4111f8:	ldp	x19, x20, [sp, #16]
  4111fc:	ldp	x21, x22, [sp, #32]
  411200:	ldp	x29, x30, [sp], #48
  411204:	ret
  411208:	stp	x29, x30, [sp, #-80]!
  41120c:	mov	x29, sp
  411210:	stp	x21, x22, [sp, #32]
  411214:	stp	x23, x24, [sp, #48]
  411218:	stp	x25, x26, [sp, #64]
  41121c:	mov	x22, x0
  411220:	mov	w21, w1
  411224:	mov	x26, x3
  411228:	mov	w23, w4
  41122c:	cmp	w1, #0x4
  411230:	b.eq	4112e8 <ferror@plt+0xe9d8>  // b.none
  411234:	cmp	w1, #0x10
  411238:	b.ne	41124c <ferror@plt+0xe93c>  // b.any
  41123c:	cmp	w2, #0x301
  411240:	mov	w0, #0x337                 	// #823
  411244:	ccmp	w2, w0, #0x4, ne  // ne = any
  411248:	b.eq	411318 <ferror@plt+0xea08>  // b.none
  41124c:	sxtw	x24, w23
  411250:	ldrb	w3, [x22]
  411254:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411258:	add	x2, x2, #0x828
  41125c:	mov	x1, x24
  411260:	mov	x0, x26
  411264:	bl	4023b0 <snprintf@plt>
  411268:	cmp	w21, #0x1
  41126c:	ccmp	w23, #0x2, #0x4, gt
  411270:	b.le	4112d0 <ferror@plt+0xe9c0>
  411274:	stp	x19, x20, [sp, #16]
  411278:	add	x20, x26, #0x2
  41127c:	mov	x19, #0x2                   	// #2
  411280:	sub	x22, x22, #0x1
  411284:	adrp	x25, 419000 <ferror@plt+0x166f0>
  411288:	add	x25, x25, #0xea0
  41128c:	add	x24, x26, x24
  411290:	ldrb	w3, [x22, x19]
  411294:	mov	x2, x25
  411298:	sub	x1, x24, x20
  41129c:	mov	x0, x20
  4112a0:	bl	4023b0 <snprintf@plt>
  4112a4:	add	w2, w19, w19, lsl #1
  4112a8:	sub	w2, w2, #0x1
  4112ac:	cmp	w23, w2
  4112b0:	cset	w1, gt
  4112b4:	cmp	w21, w19
  4112b8:	cset	w0, gt
  4112bc:	add	x19, x19, #0x1
  4112c0:	add	x20, x20, #0x3
  4112c4:	tst	w1, w0
  4112c8:	b.ne	411290 <ferror@plt+0xe980>  // b.any
  4112cc:	ldp	x19, x20, [sp, #16]
  4112d0:	mov	x0, x26
  4112d4:	ldp	x21, x22, [sp, #32]
  4112d8:	ldp	x23, x24, [sp, #48]
  4112dc:	ldp	x25, x26, [sp, #64]
  4112e0:	ldp	x29, x30, [sp], #80
  4112e4:	ret
  4112e8:	and	w0, w2, #0xfffffff7
  4112ec:	cmp	w0, #0x300
  4112f0:	mov	w0, #0x30a                 	// #778
  4112f4:	ccmp	w2, w0, #0x4, ne  // ne = any
  4112f8:	b.ne	41124c <ferror@plt+0xe93c>  // b.any
  4112fc:	mov	w3, w4
  411300:	mov	x2, x26
  411304:	mov	x1, x22
  411308:	mov	w0, #0x2                   	// #2
  41130c:	bl	4028f0 <inet_ntop@plt>
  411310:	mov	x26, x0
  411314:	b	4112d0 <ferror@plt+0xe9c0>
  411318:	mov	w3, w4
  41131c:	mov	x2, x26
  411320:	mov	x1, x22
  411324:	mov	w0, #0xa                   	// #10
  411328:	bl	4028f0 <inet_ntop@plt>
  41132c:	mov	x26, x0
  411330:	b	4112d0 <ferror@plt+0xe9c0>
  411334:	stp	x29, x30, [sp, #-368]!
  411338:	mov	x29, sp
  41133c:	stp	x21, x22, [sp, #32]
  411340:	stp	x23, x24, [sp, #48]
  411344:	stp	x25, x26, [sp, #64]
  411348:	mov	x25, x0
  41134c:	mov	w23, w1
  411350:	mov	x21, x2
  411354:	mov	w1, #0x2e                  	// #46
  411358:	mov	x0, x2
  41135c:	bl	4026b0 <strchr@plt>
  411360:	cbz	x0, 411478 <ferror@plt+0xeb68>
  411364:	mov	w2, #0x2                   	// #2
  411368:	mov	x1, x21
  41136c:	add	x0, sp, #0x68
  411370:	bl	40d38c <ferror@plt+0xaa7c>
  411374:	cbnz	w0, 411394 <ferror@plt+0xea84>
  411378:	mov	w0, #0xffffffff            	// #-1
  41137c:	cmp	w23, #0x3
  411380:	b.le	4114b4 <ferror@plt+0xeba4>
  411384:	ldr	w0, [sp, #112]
  411388:	str	w0, [x25]
  41138c:	mov	w0, #0x4                   	// #4
  411390:	b	4114b4 <ferror@plt+0xeba4>
  411394:	mov	x2, x21
  411398:	adrp	x1, 419000 <ferror@plt+0x166f0>
  41139c:	add	x1, x1, #0xea8
  4113a0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4113a4:	ldr	x0, [x0, #3984]
  4113a8:	ldr	x0, [x0]
  4113ac:	bl	4028d0 <fprintf@plt>
  4113b0:	mov	w0, #0xffffffff            	// #-1
  4113b4:	b	4114b4 <ferror@plt+0xeba4>
  4113b8:	mov	x2, x27
  4113bc:	mov	x1, x26
  4113c0:	mov	x0, x21
  4113c4:	bl	4027f0 <__isoc99_sscanf@plt>
  4113c8:	cmp	w0, #0x1
  4113cc:	b.ne	411420 <ferror@plt+0xeb10>  // b.any
  4113d0:	ldr	w0, [sp, #104]
  4113d4:	cmp	w0, #0xff
  4113d8:	b.hi	41144c <ferror@plt+0xeb3c>  // b.pmore
  4113dc:	strb	w0, [x25, x20]
  4113e0:	cbz	x19, 4114a8 <ferror@plt+0xeb98>
  4113e4:	add	w22, w24, #0x1
  4113e8:	add	x0, x20, #0x1
  4113ec:	cmp	x20, x23
  4113f0:	b.eq	41146c <ferror@plt+0xeb5c>  // b.none
  4113f4:	mov	x20, x0
  4113f8:	mov	x21, x19
  4113fc:	mov	w24, w20
  411400:	mov	w22, w20
  411404:	mov	w1, w28
  411408:	mov	x0, x21
  41140c:	bl	4026b0 <strchr@plt>
  411410:	mov	x19, x0
  411414:	cbz	x0, 4113b8 <ferror@plt+0xeaa8>
  411418:	strb	wzr, [x19], #1
  41141c:	b	4113b8 <ferror@plt+0xeaa8>
  411420:	mov	x2, x21
  411424:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411428:	add	x1, x1, #0xea8
  41142c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411430:	ldr	x0, [x0, #3984]
  411434:	ldr	x0, [x0]
  411438:	bl	4028d0 <fprintf@plt>
  41143c:	mov	w0, #0xffffffff            	// #-1
  411440:	ldp	x19, x20, [sp, #16]
  411444:	ldp	x27, x28, [sp, #80]
  411448:	b	4114b4 <ferror@plt+0xeba4>
  41144c:	mov	x2, x21
  411450:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411454:	add	x1, x1, #0xea8
  411458:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41145c:	ldr	x0, [x0, #3984]
  411460:	ldr	x0, [x0]
  411464:	bl	4028d0 <fprintf@plt>
  411468:	b	41143c <ferror@plt+0xeb2c>
  41146c:	ldp	x19, x20, [sp, #16]
  411470:	ldp	x27, x28, [sp, #80]
  411474:	b	4114b0 <ferror@plt+0xeba0>
  411478:	mov	w22, #0x0                   	// #0
  41147c:	cmp	w23, #0x0
  411480:	b.le	4114b0 <ferror@plt+0xeba0>
  411484:	stp	x19, x20, [sp, #16]
  411488:	stp	x27, x28, [sp, #80]
  41148c:	sub	w23, w23, #0x1
  411490:	mov	x20, #0x0                   	// #0
  411494:	mov	w28, #0x3a                  	// #58
  411498:	add	x27, sp, #0x68
  41149c:	adrp	x26, 419000 <ferror@plt+0x166f0>
  4114a0:	add	x26, x26, #0xec8
  4114a4:	b	4113fc <ferror@plt+0xeaec>
  4114a8:	ldp	x19, x20, [sp, #16]
  4114ac:	ldp	x27, x28, [sp, #80]
  4114b0:	add	w0, w22, #0x1
  4114b4:	ldp	x21, x22, [sp, #32]
  4114b8:	ldp	x23, x24, [sp, #48]
  4114bc:	ldp	x25, x26, [sp, #64]
  4114c0:	ldp	x29, x30, [sp], #368
  4114c4:	ret
  4114c8:	stp	x29, x30, [sp, #-48]!
  4114cc:	mov	x29, sp
  4114d0:	stp	x19, x20, [sp, #16]
  4114d4:	mov	x19, x1
  4114d8:	adrp	x1, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4114dc:	ldr	w1, [x1, #3496]
  4114e0:	cmp	w1, w0
  4114e4:	b.eq	41153c <ferror@plt+0xec2c>  // b.none
  4114e8:	stp	x21, x22, [sp, #32]
  4114ec:	mov	w22, w0
  4114f0:	mov	w21, w2
  4114f4:	bl	402720 <getprotobynumber@plt>
  4114f8:	mov	x20, x0
  4114fc:	cbz	x0, 411510 <ferror@plt+0xec00>
  411500:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  411504:	ldr	x1, [x1, #4008]
  411508:	ldr	w0, [x1]
  41150c:	cbz	w0, 411548 <ferror@plt+0xec38>
  411510:	mov	w3, w22
  411514:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411518:	add	x2, x2, #0xed0
  41151c:	sxtw	x1, w21
  411520:	mov	x0, x19
  411524:	bl	4023b0 <snprintf@plt>
  411528:	mov	x0, x19
  41152c:	ldp	x21, x22, [sp, #32]
  411530:	ldp	x19, x20, [sp, #16]
  411534:	ldp	x29, x30, [sp], #48
  411538:	ret
  41153c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411540:	ldr	x0, [x0, #1600]
  411544:	b	411530 <ferror@plt+0xec20>
  411548:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  41154c:	ldr	w0, [x0, #3496]
  411550:	cmn	w0, #0x1
  411554:	b.ne	411590 <ferror@plt+0xec80>  // b.any
  411558:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  41155c:	str	w22, [x0, #3496]
  411560:	ldr	x20, [x20]
  411564:	mov	x0, x20
  411568:	bl	402510 <strdup@plt>
  41156c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411570:	str	x0, [x1, #1600]
  411574:	sxtw	x2, w21
  411578:	mov	x1, x20
  41157c:	mov	x0, x19
  411580:	bl	40eec4 <ferror@plt+0xc5b4>
  411584:	mov	x0, x19
  411588:	ldp	x21, x22, [sp, #32]
  41158c:	b	411530 <ferror@plt+0xec20>
  411590:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411594:	ldr	x0, [x0, #1600]
  411598:	bl	402660 <free@plt>
  41159c:	b	411558 <ferror@plt+0xec48>
  4115a0:	stp	x29, x30, [sp, #-48]!
  4115a4:	mov	x29, sp
  4115a8:	stp	x19, x20, [sp, #16]
  4115ac:	mov	x19, x0
  4115b0:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  4115b4:	ldr	w20, [x0, #3500]
  4115b8:	cmn	w20, #0x1
  4115bc:	b.eq	4115d4 <ferror@plt+0xecc4>  // b.none
  4115c0:	mov	x1, x19
  4115c4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4115c8:	ldr	x0, [x0, #1608]
  4115cc:	bl	4025f0 <strcmp@plt>
  4115d0:	cbz	w0, 4115ec <ferror@plt+0xecdc>
  4115d4:	mov	w2, #0xa                   	// #10
  4115d8:	mov	x1, x19
  4115dc:	add	x0, sp, #0x2f
  4115e0:	bl	40cff0 <ferror@plt+0xa6e0>
  4115e4:	cbnz	w0, 4115fc <ferror@plt+0xecec>
  4115e8:	ldrb	w20, [sp, #47]
  4115ec:	mov	w0, w20
  4115f0:	ldp	x19, x20, [sp, #16]
  4115f4:	ldp	x29, x30, [sp], #48
  4115f8:	ret
  4115fc:	mov	x0, x19
  411600:	bl	402390 <getprotobyname@plt>
  411604:	mov	x19, x0
  411608:	cbz	x0, 41164c <ferror@plt+0xed3c>
  41160c:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  411610:	ldr	w0, [x0, #3500]
  411614:	cmn	w0, #0x1
  411618:	b.ne	41163c <ferror@plt+0xed2c>  // b.any
  41161c:	ldr	w20, [x19, #16]
  411620:	adrp	x0, 433000 <in6addr_any@@GLIBC_2.17+0x3288>
  411624:	str	w20, [x0, #3500]
  411628:	ldr	x0, [x19]
  41162c:	bl	402510 <strdup@plt>
  411630:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411634:	str	x0, [x1, #1608]
  411638:	b	4115ec <ferror@plt+0xecdc>
  41163c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411640:	ldr	x0, [x0, #1608]
  411644:	bl	402660 <free@plt>
  411648:	b	41161c <ferror@plt+0xed0c>
  41164c:	mov	w20, #0xffffffff            	// #-1
  411650:	b	4115ec <ferror@plt+0xecdc>
  411654:	mov	x12, #0x31d0                	// #12752
  411658:	sub	sp, sp, x12
  41165c:	stp	x29, x30, [sp]
  411660:	mov	x29, sp
  411664:	stp	x19, x20, [sp, #16]
  411668:	stp	x21, x22, [sp, #32]
  41166c:	mov	x19, x0
  411670:	add	x20, sp, #0x2, lsl #12
  411674:	add	x20, x20, #0x1d0
  411678:	mov	x4, x0
  41167c:	adrp	x3, 419000 <ferror@plt+0x166f0>
  411680:	add	x3, x3, #0xee0
  411684:	adrp	x2, 416000 <ferror@plt+0x136f0>
  411688:	add	x2, x2, #0x5a0
  41168c:	mov	x1, #0x1000                	// #4096
  411690:	mov	x0, x20
  411694:	bl	4023b0 <snprintf@plt>
  411698:	mov	w1, #0x80000               	// #524288
  41169c:	mov	x0, x20
  4116a0:	bl	402780 <open64@plt>
  4116a4:	tbnz	w0, #31, 411760 <ferror@plt+0xee50>
  4116a8:	mov	w20, w0
  4116ac:	mov	w1, #0x40000000            	// #1073741824
  4116b0:	bl	402740 <setns@plt>
  4116b4:	tbnz	w0, #31, 411798 <ferror@plt+0xee88>
  4116b8:	mov	w0, w20
  4116bc:	bl	402540 <close@plt>
  4116c0:	mov	w0, #0x20000               	// #131072
  4116c4:	bl	4023a0 <unshare@plt>
  4116c8:	tbnz	w0, #31, 4117d8 <ferror@plt+0xeec8>
  4116cc:	mov	x4, #0x0                   	// #0
  4116d0:	mov	x3, #0x4000                	// #16384
  4116d4:	movk	x3, #0x8, lsl #16
  4116d8:	adrp	x2, 417000 <ferror@plt+0x146f0>
  4116dc:	add	x2, x2, #0x488
  4116e0:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4116e4:	add	x1, x1, #0xf60
  4116e8:	adrp	x0, 419000 <ferror@plt+0x166f0>
  4116ec:	add	x0, x0, #0x5e0
  4116f0:	bl	402280 <mount@plt>
  4116f4:	mov	w21, w0
  4116f8:	cbnz	w0, 41180c <ferror@plt+0xeefc>
  4116fc:	mov	w1, #0x2                   	// #2
  411700:	adrp	x0, 419000 <ferror@plt+0x166f0>
  411704:	add	x0, x0, #0xf90
  411708:	bl	4023c0 <umount2@plt>
  41170c:	mov	x3, #0x0                   	// #0
  411710:	tbnz	w0, #31, 411840 <ferror@plt+0xef30>
  411714:	mov	x4, #0x0                   	// #0
  411718:	adrp	x2, 419000 <ferror@plt+0x166f0>
  41171c:	add	x2, x2, #0xf98
  411720:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411724:	add	x1, x1, #0xf90
  411728:	mov	x0, x19
  41172c:	bl	402280 <mount@plt>
  411730:	tbnz	w0, #31, 411868 <ferror@plt+0xef58>
  411734:	mov	x0, x19
  411738:	bl	402260 <strlen@plt>
  41173c:	cmp	x0, #0xfe
  411740:	b.ls	41189c <ferror@plt+0xef8c>  // b.plast
  411744:	mov	w0, w21
  411748:	ldp	x19, x20, [sp, #16]
  41174c:	ldp	x21, x22, [sp, #32]
  411750:	ldp	x29, x30, [sp]
  411754:	mov	x12, #0x31d0                	// #12752
  411758:	add	sp, sp, x12
  41175c:	ret
  411760:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411764:	ldr	x0, [x0, #3984]
  411768:	ldr	x20, [x0]
  41176c:	bl	402870 <__errno_location@plt>
  411770:	ldr	w0, [x0]
  411774:	bl	402530 <strerror@plt>
  411778:	mov	x3, x0
  41177c:	mov	x2, x19
  411780:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411784:	add	x1, x1, #0xef0
  411788:	mov	x0, x20
  41178c:	bl	4028d0 <fprintf@plt>
  411790:	mov	w21, #0xffffffff            	// #-1
  411794:	b	411744 <ferror@plt+0xee34>
  411798:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41179c:	ldr	x0, [x0, #3984]
  4117a0:	ldr	x21, [x0]
  4117a4:	bl	402870 <__errno_location@plt>
  4117a8:	ldr	w0, [x0]
  4117ac:	bl	402530 <strerror@plt>
  4117b0:	mov	x3, x0
  4117b4:	mov	x2, x19
  4117b8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4117bc:	add	x1, x1, #0xf18
  4117c0:	mov	x0, x21
  4117c4:	bl	4028d0 <fprintf@plt>
  4117c8:	mov	w0, w20
  4117cc:	bl	402540 <close@plt>
  4117d0:	mov	w21, #0xffffffff            	// #-1
  4117d4:	b	411744 <ferror@plt+0xee34>
  4117d8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4117dc:	ldr	x0, [x0, #3984]
  4117e0:	ldr	x19, [x0]
  4117e4:	bl	402870 <__errno_location@plt>
  4117e8:	ldr	w0, [x0]
  4117ec:	bl	402530 <strerror@plt>
  4117f0:	mov	x2, x0
  4117f4:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4117f8:	add	x1, x1, #0xf48
  4117fc:	mov	x0, x19
  411800:	bl	4028d0 <fprintf@plt>
  411804:	mov	w21, #0xffffffff            	// #-1
  411808:	b	411744 <ferror@plt+0xee34>
  41180c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411810:	ldr	x0, [x0, #3984]
  411814:	ldr	x19, [x0]
  411818:	bl	402870 <__errno_location@plt>
  41181c:	ldr	w0, [x0]
  411820:	bl	402530 <strerror@plt>
  411824:	mov	x2, x0
  411828:	adrp	x1, 419000 <ferror@plt+0x166f0>
  41182c:	add	x1, x1, #0xf68
  411830:	mov	x0, x19
  411834:	bl	4028d0 <fprintf@plt>
  411838:	mov	w21, #0xffffffff            	// #-1
  41183c:	b	411744 <ferror@plt+0xee34>
  411840:	add	x1, sp, #0x2, lsl #12
  411844:	add	x1, x1, #0x160
  411848:	adrp	x0, 419000 <ferror@plt+0x166f0>
  41184c:	add	x0, x0, #0xf90
  411850:	bl	402650 <statvfs64@plt>
  411854:	mov	x3, #0x0                   	// #0
  411858:	cbnz	w0, 411714 <ferror@plt+0xee04>
  41185c:	ldr	x3, [sp, #8616]
  411860:	and	x3, x3, #0x1
  411864:	b	411714 <ferror@plt+0xee04>
  411868:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41186c:	ldr	x0, [x0, #3984]
  411870:	ldr	x19, [x0]
  411874:	bl	402870 <__errno_location@plt>
  411878:	ldr	w0, [x0]
  41187c:	bl	402530 <strerror@plt>
  411880:	mov	x2, x0
  411884:	adrp	x1, 419000 <ferror@plt+0x166f0>
  411888:	add	x1, x1, #0xfa0
  41188c:	mov	x0, x19
  411890:	bl	4028d0 <fprintf@plt>
  411894:	mov	w21, #0xffffffff            	// #-1
  411898:	b	411744 <ferror@plt+0xee34>
  41189c:	add	x0, sp, #0x50
  4118a0:	mov	x4, x19
  4118a4:	adrp	x3, 419000 <ferror@plt+0x166f0>
  4118a8:	add	x3, x3, #0xfc0
  4118ac:	adrp	x2, 416000 <ferror@plt+0x136f0>
  4118b0:	add	x2, x2, #0x5a0
  4118b4:	mov	x1, #0x10a                 	// #266
  4118b8:	mov	x19, x0
  4118bc:	bl	4023b0 <snprintf@plt>
  4118c0:	mov	x0, x19
  4118c4:	bl	402360 <opendir@plt>
  4118c8:	mov	x22, x0
  4118cc:	cbz	x0, 411744 <ferror@plt+0xee34>
  4118d0:	stp	x23, x24, [sp, #48]
  4118d4:	str	x25, [sp, #64]
  4118d8:	adrp	x24, 416000 <ferror@plt+0x136f0>
  4118dc:	add	x24, x24, #0x768
  4118e0:	adrp	x23, 419000 <ferror@plt+0x166f0>
  4118e4:	add	x23, x23, #0xfd0
  4118e8:	add	x25, sp, #0x50
  4118ec:	mov	x0, x22
  4118f0:	bl	402680 <readdir64@plt>
  4118f4:	mov	x19, x0
  4118f8:	cbz	x0, 4119bc <ferror@plt+0xf0ac>
  4118fc:	add	x19, x19, #0x13
  411900:	mov	x1, x24
  411904:	mov	x0, x19
  411908:	bl	4025f0 <strcmp@plt>
  41190c:	cbz	w0, 4118ec <ferror@plt+0xefdc>
  411910:	mov	x1, x23
  411914:	mov	x0, x19
  411918:	bl	4025f0 <strcmp@plt>
  41191c:	cbz	w0, 4118ec <ferror@plt+0xefdc>
  411920:	add	x20, sp, #0x160
  411924:	mov	x4, x19
  411928:	mov	x3, x25
  41192c:	adrp	x2, 416000 <ferror@plt+0x136f0>
  411930:	add	x2, x2, #0x5a0
  411934:	mov	x1, #0x1000                	// #4096
  411938:	mov	x0, x20
  41193c:	bl	4023b0 <snprintf@plt>
  411940:	add	x0, sp, #0x1, lsl #12
  411944:	add	x0, x0, #0x160
  411948:	mov	x3, x19
  41194c:	adrp	x2, 419000 <ferror@plt+0x166f0>
  411950:	add	x2, x2, #0xfd8
  411954:	mov	x1, #0x1000                	// #4096
  411958:	mov	x19, x0
  41195c:	bl	4023b0 <snprintf@plt>
  411960:	mov	x4, #0x0                   	// #0
  411964:	mov	x3, #0x1000                	// #4096
  411968:	adrp	x2, 417000 <ferror@plt+0x146f0>
  41196c:	add	x2, x2, #0x488
  411970:	mov	x1, x19
  411974:	mov	x0, x20
  411978:	bl	402280 <mount@plt>
  41197c:	tbz	w0, #31, 4118ec <ferror@plt+0xefdc>
  411980:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411984:	ldr	x0, [x0, #3984]
  411988:	ldr	x19, [x0]
  41198c:	bl	402870 <__errno_location@plt>
  411990:	ldr	w0, [x0]
  411994:	bl	402530 <strerror@plt>
  411998:	mov	x4, x0
  41199c:	add	x3, sp, #0x1, lsl #12
  4119a0:	add	x3, x3, #0x160
  4119a4:	add	x2, sp, #0x160
  4119a8:	adrp	x1, 419000 <ferror@plt+0x166f0>
  4119ac:	add	x1, x1, #0xfe0
  4119b0:	mov	x0, x19
  4119b4:	bl	4028d0 <fprintf@plt>
  4119b8:	b	4118ec <ferror@plt+0xefdc>
  4119bc:	mov	x0, x22
  4119c0:	bl	402520 <closedir@plt>
  4119c4:	ldp	x23, x24, [sp, #48]
  4119c8:	ldr	x25, [sp, #64]
  4119cc:	b	411744 <ferror@plt+0xee34>
  4119d0:	mov	x12, #0x1020                	// #4128
  4119d4:	sub	sp, sp, x12
  4119d8:	stp	x29, x30, [sp]
  4119dc:	mov	x29, sp
  4119e0:	str	x19, [sp, #16]
  4119e4:	mov	x19, x0
  4119e8:	mov	w1, #0x2f                  	// #47
  4119ec:	bl	4026b0 <strchr@plt>
  4119f0:	cbz	x0, 411a14 <ferror@plt+0xf104>
  4119f4:	mov	w1, #0x0                   	// #0
  4119f8:	mov	x0, x19
  4119fc:	bl	402780 <open64@plt>
  411a00:	ldr	x19, [sp, #16]
  411a04:	ldp	x29, x30, [sp]
  411a08:	mov	x12, #0x1020                	// #4128
  411a0c:	add	sp, sp, x12
  411a10:	ret
  411a14:	add	x0, sp, #0x20
  411a18:	mov	x4, x19
  411a1c:	adrp	x3, 419000 <ferror@plt+0x166f0>
  411a20:	add	x3, x3, #0xee0
  411a24:	adrp	x2, 416000 <ferror@plt+0x136f0>
  411a28:	add	x2, x2, #0x5a0
  411a2c:	mov	x1, #0x1000                	// #4096
  411a30:	mov	x19, x0
  411a34:	bl	4023b0 <snprintf@plt>
  411a38:	b	4119f4 <ferror@plt+0xf0e4>
  411a3c:	stp	x29, x30, [sp, #-64]!
  411a40:	mov	x29, sp
  411a44:	stp	x23, x24, [sp, #48]
  411a48:	mov	x23, x0
  411a4c:	mov	x24, x1
  411a50:	adrp	x0, 419000 <ferror@plt+0x166f0>
  411a54:	add	x0, x0, #0xee0
  411a58:	bl	402360 <opendir@plt>
  411a5c:	cbz	x0, 411adc <ferror@plt+0xf1cc>
  411a60:	stp	x19, x20, [sp, #16]
  411a64:	stp	x21, x22, [sp, #32]
  411a68:	mov	x20, x0
  411a6c:	adrp	x21, 416000 <ferror@plt+0x136f0>
  411a70:	add	x21, x21, #0x768
  411a74:	adrp	x22, 419000 <ferror@plt+0x166f0>
  411a78:	add	x22, x22, #0xfd0
  411a7c:	mov	x0, x20
  411a80:	bl	402680 <readdir64@plt>
  411a84:	cbz	x0, 411abc <ferror@plt+0xf1ac>
  411a88:	add	x19, x0, #0x13
  411a8c:	mov	x1, x21
  411a90:	mov	x0, x19
  411a94:	bl	4025f0 <strcmp@plt>
  411a98:	cbz	w0, 411a7c <ferror@plt+0xf16c>
  411a9c:	mov	x1, x22
  411aa0:	mov	x0, x19
  411aa4:	bl	4025f0 <strcmp@plt>
  411aa8:	cbz	w0, 411a7c <ferror@plt+0xf16c>
  411aac:	mov	x1, x24
  411ab0:	mov	x0, x19
  411ab4:	blr	x23
  411ab8:	cbz	w0, 411a7c <ferror@plt+0xf16c>
  411abc:	mov	x0, x20
  411ac0:	bl	402520 <closedir@plt>
  411ac4:	mov	w0, #0x0                   	// #0
  411ac8:	ldp	x19, x20, [sp, #16]
  411acc:	ldp	x21, x22, [sp, #32]
  411ad0:	ldp	x23, x24, [sp, #48]
  411ad4:	ldp	x29, x30, [sp], #64
  411ad8:	ret
  411adc:	mov	w0, #0xffffffff            	// #-1
  411ae0:	b	411ad0 <ferror@plt+0xf1c0>
  411ae4:	cbnz	w0, 411aec <ferror@plt+0xf1dc>
  411ae8:	ret
  411aec:	stp	x29, x30, [sp, #-32]!
  411af0:	mov	x29, sp
  411af4:	str	x19, [sp, #16]
  411af8:	and	w19, w1, #0xff
  411afc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411b00:	ldr	x0, [x0, #4016]
  411b04:	ldr	x0, [x0]
  411b08:	bl	412dcc <ferror@plt+0x104bc>
  411b0c:	adrp	x1, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411b10:	str	x0, [x1, #1616]
  411b14:	cbz	x0, 411b38 <ferror@plt+0xf228>
  411b18:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  411b1c:	ldr	x1, [x1, #4056]
  411b20:	ldr	w1, [x1]
  411b24:	cbnz	w1, 411b4c <ferror@plt+0xf23c>
  411b28:	cbnz	w19, 411b58 <ferror@plt+0xf248>
  411b2c:	ldr	x19, [sp, #16]
  411b30:	ldp	x29, x30, [sp], #32
  411b34:	ret
  411b38:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  411b3c:	add	x0, x0, #0x0
  411b40:	bl	402290 <perror@plt>
  411b44:	mov	w0, #0x1                   	// #1
  411b48:	bl	402270 <exit@plt>
  411b4c:	mov	w1, #0x1                   	// #1
  411b50:	bl	412e70 <ferror@plt+0x10560>
  411b54:	b	411b28 <ferror@plt+0xf218>
  411b58:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411b5c:	ldr	x0, [x0, #1616]
  411b60:	bl	412fe4 <ferror@plt+0x106d4>
  411b64:	b	411b2c <ferror@plt+0xf21c>
  411b68:	stp	x29, x30, [sp, #-16]!
  411b6c:	mov	x29, sp
  411b70:	mov	w1, #0x1                   	// #1
  411b74:	bl	411ae4 <ferror@plt+0xf1d4>
  411b78:	ldp	x29, x30, [sp], #16
  411b7c:	ret
  411b80:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411b84:	ldr	x0, [x0, #1616]
  411b88:	cbz	x0, 411bac <ferror@plt+0xf29c>
  411b8c:	stp	x29, x30, [sp, #-16]!
  411b90:	mov	x29, sp
  411b94:	bl	413038 <ferror@plt+0x10728>
  411b98:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411b9c:	add	x0, x0, #0x650
  411ba0:	bl	412e04 <ferror@plt+0x104f4>
  411ba4:	ldp	x29, x30, [sp], #16
  411ba8:	ret
  411bac:	ret
  411bb0:	stp	x29, x30, [sp, #-16]!
  411bb4:	mov	x29, sp
  411bb8:	mov	w1, #0x0                   	// #0
  411bbc:	bl	411ae4 <ferror@plt+0xf1d4>
  411bc0:	ldp	x29, x30, [sp], #16
  411bc4:	ret
  411bc8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411bcc:	ldr	x0, [x0, #1616]
  411bd0:	cbz	x0, 411bf0 <ferror@plt+0xf2e0>
  411bd4:	stp	x29, x30, [sp, #-16]!
  411bd8:	mov	x29, sp
  411bdc:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411be0:	add	x0, x0, #0x650
  411be4:	bl	412e04 <ferror@plt+0x104f4>
  411be8:	ldp	x29, x30, [sp], #16
  411bec:	ret
  411bf0:	ret
  411bf4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411bf8:	ldr	x0, [x0, #1616]
  411bfc:	cmp	x0, #0x0
  411c00:	cset	w0, ne  // ne = any
  411c04:	ret
  411c08:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c0c:	ldr	x0, [x0, #1616]
  411c10:	ret
  411c14:	mov	x1, x0
  411c18:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c1c:	ldr	x0, [x0, #1616]
  411c20:	cbz	x0, 411c48 <ferror@plt+0xf338>
  411c24:	stp	x29, x30, [sp, #-16]!
  411c28:	mov	x29, sp
  411c2c:	cbz	x1, 411c34 <ferror@plt+0xf324>
  411c30:	bl	412e78 <ferror@plt+0x10568>
  411c34:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c38:	ldr	x0, [x0, #1616]
  411c3c:	bl	412f90 <ferror@plt+0x10680>
  411c40:	ldp	x29, x30, [sp], #16
  411c44:	ret
  411c48:	ret
  411c4c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c50:	ldr	x0, [x0, #1616]
  411c54:	cbz	x0, 411c6c <ferror@plt+0xf35c>
  411c58:	stp	x29, x30, [sp, #-16]!
  411c5c:	mov	x29, sp
  411c60:	bl	412fcc <ferror@plt+0x106bc>
  411c64:	ldp	x29, x30, [sp], #16
  411c68:	ret
  411c6c:	ret
  411c70:	stp	x29, x30, [sp, #-16]!
  411c74:	mov	x29, sp
  411c78:	tst	w0, #0x6
  411c7c:	b.eq	411ca8 <ferror@plt+0xf398>  // b.none
  411c80:	adrp	x2, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c84:	ldr	x2, [x2, #1616]
  411c88:	cbz	x2, 411cbc <ferror@plt+0xf3ac>
  411c8c:	cbz	x1, 411c98 <ferror@plt+0xf388>
  411c90:	mov	x0, x2
  411c94:	bl	412e78 <ferror@plt+0x10568>
  411c98:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411c9c:	ldr	x0, [x0, #1616]
  411ca0:	bl	412fe4 <ferror@plt+0x106d4>
  411ca4:	b	411cb4 <ferror@plt+0xf3a4>
  411ca8:	adrp	x2, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411cac:	ldr	x2, [x2, #1616]
  411cb0:	cbz	x2, 411cbc <ferror@plt+0xf3ac>
  411cb4:	ldp	x29, x30, [sp], #16
  411cb8:	ret
  411cbc:	mov	w2, #0x5                   	// #5
  411cc0:	tst	w0, w2
  411cc4:	b.eq	411cb4 <ferror@plt+0xf3a4>  // b.none
  411cc8:	adrp	x0, 416000 <ferror@plt+0x136f0>
  411ccc:	add	x0, x0, #0xd20
  411cd0:	bl	402850 <printf@plt>
  411cd4:	b	411cb4 <ferror@plt+0xf3a4>
  411cd8:	stp	x29, x30, [sp, #-16]!
  411cdc:	mov	x29, sp
  411ce0:	mov	w2, w0
  411ce4:	tst	w0, #0x6
  411ce8:	b.eq	411d00 <ferror@plt+0xf3f0>  // b.none
  411cec:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411cf0:	ldr	x0, [x0, #1616]
  411cf4:	cbz	x0, 411d14 <ferror@plt+0xf404>
  411cf8:	bl	413038 <ferror@plt+0x10728>
  411cfc:	b	411d0c <ferror@plt+0xf3fc>
  411d00:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411d04:	ldr	x0, [x0, #1616]
  411d08:	cbz	x0, 411d14 <ferror@plt+0xf404>
  411d0c:	ldp	x29, x30, [sp], #16
  411d10:	ret
  411d14:	mov	w0, #0x5                   	// #5
  411d18:	tst	w2, w0
  411d1c:	b.eq	411d0c <ferror@plt+0xf3fc>  // b.none
  411d20:	adrp	x0, 416000 <ferror@plt+0x136f0>
  411d24:	add	x0, x0, #0xd20
  411d28:	bl	402850 <printf@plt>
  411d2c:	b	411d0c <ferror@plt+0xf3fc>
  411d30:	stp	x29, x30, [sp, #-16]!
  411d34:	mov	x29, sp
  411d38:	mov	w5, w0
  411d3c:	mov	x6, x2
  411d40:	mov	x2, x3
  411d44:	tst	w0, #0x6
  411d48:	b.eq	411d78 <ferror@plt+0xf468>  // b.none
  411d4c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411d50:	ldr	x0, [x0, #1616]
  411d54:	cbz	x0, 411d8c <ferror@plt+0xf47c>
  411d58:	cbz	x6, 411d6c <ferror@plt+0xf45c>
  411d5c:	mov	w2, w4
  411d60:	mov	x1, x6
  411d64:	bl	413428 <ferror@plt+0x10b18>
  411d68:	b	411d84 <ferror@plt+0xf474>
  411d6c:	mov	w1, w4
  411d70:	bl	413200 <ferror@plt+0x108f0>
  411d74:	b	411d84 <ferror@plt+0xf474>
  411d78:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411d7c:	ldr	x0, [x0, #1616]
  411d80:	cbz	x0, 411d8c <ferror@plt+0xf47c>
  411d84:	ldp	x29, x30, [sp], #16
  411d88:	ret
  411d8c:	mov	w0, #0x5                   	// #5
  411d90:	tst	w5, w0
  411d94:	b.eq	411d84 <ferror@plt+0xf474>  // b.none
  411d98:	mov	w3, w4
  411d9c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411da0:	ldr	x0, [x0, #4016]
  411da4:	ldr	x0, [x0]
  411da8:	bl	412754 <ferror@plt+0xfe44>
  411dac:	b	411d84 <ferror@plt+0xf474>
  411db0:	stp	x29, x30, [sp, #-16]!
  411db4:	mov	x29, sp
  411db8:	mov	w5, w0
  411dbc:	mov	x6, x2
  411dc0:	mov	x2, x3
  411dc4:	tst	w0, #0x6
  411dc8:	b.eq	411df8 <ferror@plt+0xf4e8>  // b.none
  411dcc:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411dd0:	ldr	x0, [x0, #1616]
  411dd4:	cbz	x0, 411e0c <ferror@plt+0xf4fc>
  411dd8:	cbz	x6, 411dec <ferror@plt+0xf4dc>
  411ddc:	mov	x2, x4
  411de0:	mov	x1, x6
  411de4:	bl	413458 <ferror@plt+0x10b48>
  411de8:	b	411e04 <ferror@plt+0xf4f4>
  411dec:	mov	x1, x4
  411df0:	bl	413220 <ferror@plt+0x10910>
  411df4:	b	411e04 <ferror@plt+0xf4f4>
  411df8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411dfc:	ldr	x0, [x0, #1616]
  411e00:	cbz	x0, 411e0c <ferror@plt+0xf4fc>
  411e04:	ldp	x29, x30, [sp], #16
  411e08:	ret
  411e0c:	mov	w0, #0x5                   	// #5
  411e10:	tst	w5, w0
  411e14:	b.eq	411e04 <ferror@plt+0xf4f4>  // b.none
  411e18:	mov	x3, x4
  411e1c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411e20:	ldr	x0, [x0, #4016]
  411e24:	ldr	x0, [x0]
  411e28:	bl	412754 <ferror@plt+0xfe44>
  411e2c:	b	411e04 <ferror@plt+0xf4f4>
  411e30:	stp	x29, x30, [sp, #-16]!
  411e34:	mov	x29, sp
  411e38:	mov	w5, w0
  411e3c:	mov	w6, w1
  411e40:	mov	x1, x2
  411e44:	mov	x2, x3
  411e48:	and	w3, w4, #0xff
  411e4c:	tst	w0, #0x6
  411e50:	b.eq	411e7c <ferror@plt+0xf56c>  // b.none
  411e54:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411e58:	ldr	x0, [x0, #1616]
  411e5c:	cbz	x0, 411e90 <ferror@plt+0xf580>
  411e60:	cbz	x1, 411e70 <ferror@plt+0xf560>
  411e64:	mov	w2, w3
  411e68:	bl	413368 <ferror@plt+0x10a58>
  411e6c:	b	411e88 <ferror@plt+0xf578>
  411e70:	mov	w1, w3
  411e74:	bl	413120 <ferror@plt+0x10810>
  411e78:	b	411e88 <ferror@plt+0xf578>
  411e7c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411e80:	ldr	x0, [x0, #1616]
  411e84:	cbz	x0, 411e90 <ferror@plt+0xf580>
  411e88:	ldp	x29, x30, [sp], #16
  411e8c:	ret
  411e90:	mov	w0, #0x5                   	// #5
  411e94:	tst	w5, w0
  411e98:	b.eq	411e88 <ferror@plt+0xf578>  // b.none
  411e9c:	mov	w1, w6
  411ea0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411ea4:	ldr	x0, [x0, #4016]
  411ea8:	ldr	x0, [x0]
  411eac:	bl	412754 <ferror@plt+0xfe44>
  411eb0:	b	411e88 <ferror@plt+0xf578>
  411eb4:	stp	x29, x30, [sp, #-16]!
  411eb8:	mov	x29, sp
  411ebc:	mov	w5, w0
  411ec0:	mov	w6, w1
  411ec4:	mov	x1, x2
  411ec8:	mov	x2, x3
  411ecc:	and	w3, w4, #0xffff
  411ed0:	tst	w0, #0x6
  411ed4:	b.eq	411f00 <ferror@plt+0xf5f0>  // b.none
  411ed8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411edc:	ldr	x0, [x0, #1616]
  411ee0:	cbz	x0, 411f14 <ferror@plt+0xf604>
  411ee4:	cbz	x1, 411ef4 <ferror@plt+0xf5e4>
  411ee8:	mov	w2, w3
  411eec:	bl	413398 <ferror@plt+0x10a88>
  411ef0:	b	411f0c <ferror@plt+0xf5fc>
  411ef4:	mov	w1, w3
  411ef8:	bl	413140 <ferror@plt+0x10830>
  411efc:	b	411f0c <ferror@plt+0xf5fc>
  411f00:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411f04:	ldr	x0, [x0, #1616]
  411f08:	cbz	x0, 411f14 <ferror@plt+0xf604>
  411f0c:	ldp	x29, x30, [sp], #16
  411f10:	ret
  411f14:	mov	w0, #0x5                   	// #5
  411f18:	tst	w5, w0
  411f1c:	b.eq	411f0c <ferror@plt+0xf5fc>  // b.none
  411f20:	mov	w1, w6
  411f24:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411f28:	ldr	x0, [x0, #4016]
  411f2c:	ldr	x0, [x0]
  411f30:	bl	412754 <ferror@plt+0xfe44>
  411f34:	b	411f0c <ferror@plt+0xf5fc>
  411f38:	stp	x29, x30, [sp, #-16]!
  411f3c:	mov	x29, sp
  411f40:	mov	w5, w0
  411f44:	mov	x6, x2
  411f48:	mov	x2, x3
  411f4c:	tst	w0, #0x6
  411f50:	b.eq	411f80 <ferror@plt+0xf670>  // b.none
  411f54:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411f58:	ldr	x0, [x0, #1616]
  411f5c:	cbz	x0, 411f94 <ferror@plt+0xf684>
  411f60:	cbz	x6, 411f74 <ferror@plt+0xf664>
  411f64:	mov	w2, w4
  411f68:	mov	x1, x6
  411f6c:	bl	4132d8 <ferror@plt+0x109c8>
  411f70:	b	411f8c <ferror@plt+0xf67c>
  411f74:	mov	w1, w4
  411f78:	bl	413160 <ferror@plt+0x10850>
  411f7c:	b	411f8c <ferror@plt+0xf67c>
  411f80:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411f84:	ldr	x0, [x0, #1616]
  411f88:	cbz	x0, 411f94 <ferror@plt+0xf684>
  411f8c:	ldp	x29, x30, [sp], #16
  411f90:	ret
  411f94:	mov	w0, #0x5                   	// #5
  411f98:	tst	w5, w0
  411f9c:	b.eq	411f8c <ferror@plt+0xf67c>  // b.none
  411fa0:	mov	w3, w4
  411fa4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  411fa8:	ldr	x0, [x0, #4016]
  411fac:	ldr	x0, [x0]
  411fb0:	bl	412754 <ferror@plt+0xfe44>
  411fb4:	b	411f8c <ferror@plt+0xf67c>
  411fb8:	stp	x29, x30, [sp, #-16]!
  411fbc:	mov	x29, sp
  411fc0:	mov	w5, w0
  411fc4:	mov	x6, x2
  411fc8:	mov	x2, x3
  411fcc:	tst	w0, #0x6
  411fd0:	b.eq	412000 <ferror@plt+0xf6f0>  // b.none
  411fd4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  411fd8:	ldr	x0, [x0, #1616]
  411fdc:	cbz	x0, 412014 <ferror@plt+0xf704>
  411fe0:	cbz	x6, 411ff4 <ferror@plt+0xf6e4>
  411fe4:	mov	x2, x4
  411fe8:	mov	x1, x6
  411fec:	bl	413308 <ferror@plt+0x109f8>
  411ff0:	b	41200c <ferror@plt+0xf6fc>
  411ff4:	mov	x1, x4
  411ff8:	bl	413180 <ferror@plt+0x10870>
  411ffc:	b	41200c <ferror@plt+0xf6fc>
  412000:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412004:	ldr	x0, [x0, #1616]
  412008:	cbz	x0, 412014 <ferror@plt+0xf704>
  41200c:	ldp	x29, x30, [sp], #16
  412010:	ret
  412014:	mov	w0, #0x5                   	// #5
  412018:	tst	w5, w0
  41201c:	b.eq	41200c <ferror@plt+0xf6fc>  // b.none
  412020:	mov	x3, x4
  412024:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412028:	ldr	x0, [x0, #4016]
  41202c:	ldr	x0, [x0]
  412030:	bl	412754 <ferror@plt+0xfe44>
  412034:	b	41200c <ferror@plt+0xf6fc>
  412038:	stp	x29, x30, [sp, #-16]!
  41203c:	mov	x29, sp
  412040:	mov	w5, w0
  412044:	mov	x6, x2
  412048:	mov	x2, x3
  41204c:	tst	w0, #0x6
  412050:	b.eq	412080 <ferror@plt+0xf770>  // b.none
  412054:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412058:	ldr	x0, [x0, #1616]
  41205c:	cbz	x0, 412094 <ferror@plt+0xf784>
  412060:	cbz	x6, 412074 <ferror@plt+0xf764>
  412064:	mov	x2, x4
  412068:	mov	x1, x6
  41206c:	bl	4133c8 <ferror@plt+0x10ab8>
  412070:	b	41208c <ferror@plt+0xf77c>
  412074:	mov	x1, x4
  412078:	bl	4131c0 <ferror@plt+0x108b0>
  41207c:	b	41208c <ferror@plt+0xf77c>
  412080:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412084:	ldr	x0, [x0, #1616]
  412088:	cbz	x0, 412094 <ferror@plt+0xf784>
  41208c:	ldp	x29, x30, [sp], #16
  412090:	ret
  412094:	mov	w0, #0x5                   	// #5
  412098:	tst	w5, w0
  41209c:	b.eq	41208c <ferror@plt+0xf77c>  // b.none
  4120a0:	mov	x3, x4
  4120a4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4120a8:	ldr	x0, [x0, #4016]
  4120ac:	ldr	x0, [x0]
  4120b0:	bl	412754 <ferror@plt+0xfe44>
  4120b4:	b	41208c <ferror@plt+0xf77c>
  4120b8:	stp	x29, x30, [sp, #-16]!
  4120bc:	mov	x29, sp
  4120c0:	mov	w5, w0
  4120c4:	mov	x6, x2
  4120c8:	mov	x2, x3
  4120cc:	tst	w0, #0x6
  4120d0:	b.eq	412100 <ferror@plt+0xf7f0>  // b.none
  4120d4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4120d8:	ldr	x0, [x0, #1616]
  4120dc:	cbz	x0, 412114 <ferror@plt+0xf804>
  4120e0:	cbz	x6, 4120f4 <ferror@plt+0xf7e4>
  4120e4:	mov	x2, x4
  4120e8:	mov	x1, x6
  4120ec:	bl	4133f8 <ferror@plt+0x10ae8>
  4120f0:	b	41210c <ferror@plt+0xf7fc>
  4120f4:	mov	x1, x4
  4120f8:	bl	4131e0 <ferror@plt+0x108d0>
  4120fc:	b	41210c <ferror@plt+0xf7fc>
  412100:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412104:	ldr	x0, [x0, #1616]
  412108:	cbz	x0, 412114 <ferror@plt+0xf804>
  41210c:	ldp	x29, x30, [sp], #16
  412110:	ret
  412114:	mov	w0, #0x5                   	// #5
  412118:	tst	w5, w0
  41211c:	b.eq	41210c <ferror@plt+0xf7fc>  // b.none
  412120:	mov	x3, x4
  412124:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412128:	ldr	x0, [x0, #4016]
  41212c:	ldr	x0, [x0]
  412130:	bl	412754 <ferror@plt+0xfe44>
  412134:	b	41210c <ferror@plt+0xf7fc>
  412138:	stp	x29, x30, [sp, #-16]!
  41213c:	mov	x29, sp
  412140:	mov	w4, w0
  412144:	tst	w0, #0x6
  412148:	b.eq	412170 <ferror@plt+0xf860>  // b.none
  41214c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412150:	ldr	x0, [x0, #1616]
  412154:	cbz	x0, 412184 <ferror@plt+0xf874>
  412158:	cbz	x2, 412168 <ferror@plt+0xf858>
  41215c:	mov	x1, x2
  412160:	bl	4132a0 <ferror@plt+0x10990>
  412164:	b	41217c <ferror@plt+0xf86c>
  412168:	bl	413104 <ferror@plt+0x107f4>
  41216c:	b	41217c <ferror@plt+0xf86c>
  412170:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412174:	ldr	x0, [x0, #1616]
  412178:	cbz	x0, 412184 <ferror@plt+0xf874>
  41217c:	ldp	x29, x30, [sp], #16
  412180:	ret
  412184:	mov	w0, #0x5                   	// #5
  412188:	tst	w4, w0
  41218c:	b.eq	41217c <ferror@plt+0xf86c>  // b.none
  412190:	mov	x2, x3
  412194:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412198:	ldr	x0, [x0, #4016]
  41219c:	ldr	x0, [x0]
  4121a0:	bl	412754 <ferror@plt+0xfe44>
  4121a4:	b	41217c <ferror@plt+0xf86c>
  4121a8:	stp	x29, x30, [sp, #-112]!
  4121ac:	mov	x29, sp
  4121b0:	stp	x19, x20, [sp, #16]
  4121b4:	str	x21, [sp, #32]
  4121b8:	mov	x19, x0
  4121bc:	mov	w21, w1
  4121c0:	add	x20, sp, #0x30
  4121c4:	mov	x3, x0
  4121c8:	adrp	x2, 41a000 <ferror@plt+0x176f0>
  4121cc:	add	x2, x2, #0x10
  4121d0:	mov	x1, #0x40                  	// #64
  4121d4:	mov	x0, x20
  4121d8:	bl	4023b0 <snprintf@plt>
  4121dc:	mov	w4, w21
  4121e0:	mov	x3, x20
  4121e4:	mov	x2, x19
  4121e8:	mov	w1, #0x6                   	// #6
  4121ec:	mov	w0, #0x4                   	// #4
  4121f0:	bl	411f38 <ferror@plt+0xf628>
  4121f4:	ldp	x19, x20, [sp, #16]
  4121f8:	ldr	x21, [sp, #32]
  4121fc:	ldp	x29, x30, [sp], #112
  412200:	ret
  412204:	stp	x29, x30, [sp, #-16]!
  412208:	mov	x29, sp
  41220c:	mov	w5, w0
  412210:	mov	w6, w1
  412214:	mov	x1, x2
  412218:	mov	x2, x3
  41221c:	tst	w0, #0x6
  412220:	b.eq	412268 <ferror@plt+0xf958>  // b.none
  412224:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412228:	ldr	x0, [x0, #1616]
  41222c:	cbz	x0, 41227c <ferror@plt+0xf96c>
  412230:	cmp	x1, #0x0
  412234:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  412238:	b.eq	412254 <ferror@plt+0xf944>  // b.none
  41223c:	cmp	x1, #0x0
  412240:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  412244:	b.eq	41225c <ferror@plt+0xf94c>  // b.none
  412248:	mov	x1, x4
  41224c:	bl	413084 <ferror@plt+0x10774>
  412250:	b	412274 <ferror@plt+0xf964>
  412254:	bl	412e78 <ferror@plt+0x10568>
  412258:	b	412274 <ferror@plt+0xf964>
  41225c:	mov	x2, x4
  412260:	bl	413240 <ferror@plt+0x10930>
  412264:	b	412274 <ferror@plt+0xf964>
  412268:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  41226c:	ldr	x0, [x0, #1616]
  412270:	cbz	x0, 41227c <ferror@plt+0xf96c>
  412274:	ldp	x29, x30, [sp], #16
  412278:	ret
  41227c:	mov	w0, #0x5                   	// #5
  412280:	tst	w5, w0
  412284:	b.eq	412274 <ferror@plt+0xf964>  // b.none
  412288:	mov	x3, x4
  41228c:	mov	w1, w6
  412290:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412294:	ldr	x0, [x0, #4016]
  412298:	ldr	x0, [x0]
  41229c:	bl	412754 <ferror@plt+0xfe44>
  4122a0:	b	412274 <ferror@plt+0xf964>
  4122a4:	stp	x29, x30, [sp, #-112]!
  4122a8:	mov	x29, sp
  4122ac:	stp	x19, x20, [sp, #16]
  4122b0:	str	x21, [sp, #32]
  4122b4:	mov	x19, x0
  4122b8:	mov	x21, x1
  4122bc:	add	x20, sp, #0x30
  4122c0:	mov	x3, x0
  4122c4:	adrp	x2, 41a000 <ferror@plt+0x176f0>
  4122c8:	add	x2, x2, #0x18
  4122cc:	mov	x1, #0x40                  	// #64
  4122d0:	mov	x0, x20
  4122d4:	bl	4023b0 <snprintf@plt>
  4122d8:	mov	x4, x21
  4122dc:	mov	x3, x20
  4122e0:	mov	x2, x19
  4122e4:	mov	w1, #0x6                   	// #6
  4122e8:	mov	w0, #0x4                   	// #4
  4122ec:	bl	412204 <ferror@plt+0xf8f4>
  4122f0:	ldp	x19, x20, [sp, #16]
  4122f4:	ldr	x21, [sp, #32]
  4122f8:	ldp	x29, x30, [sp], #112
  4122fc:	ret
  412300:	stp	x29, x30, [sp, #-16]!
  412304:	mov	x29, sp
  412308:	mov	w5, w0
  41230c:	mov	w6, w1
  412310:	mov	x1, x2
  412314:	mov	x2, x3
  412318:	and	w4, w4, #0xff
  41231c:	tst	w0, #0x6
  412320:	b.eq	41234c <ferror@plt+0xfa3c>  // b.none
  412324:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412328:	ldr	x0, [x0, #1616]
  41232c:	cbz	x0, 412360 <ferror@plt+0xfa50>
  412330:	cbz	x1, 412340 <ferror@plt+0xfa30>
  412334:	mov	w2, w4
  412338:	bl	413270 <ferror@plt+0x10960>
  41233c:	b	412358 <ferror@plt+0xfa48>
  412340:	mov	w1, w4
  412344:	bl	4130b4 <ferror@plt+0x107a4>
  412348:	b	412358 <ferror@plt+0xfa48>
  41234c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412350:	ldr	x0, [x0, #1616]
  412354:	cbz	x0, 412360 <ferror@plt+0xfa50>
  412358:	ldp	x29, x30, [sp], #16
  41235c:	ret
  412360:	mov	w0, #0x5                   	// #5
  412364:	tst	w5, w0
  412368:	b.eq	412358 <ferror@plt+0xfa48>  // b.none
  41236c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412370:	add	x0, x0, #0x28
  412374:	adrp	x3, 41a000 <ferror@plt+0x176f0>
  412378:	add	x3, x3, #0x20
  41237c:	cmp	w4, #0x0
  412380:	csel	x3, x3, x0, ne  // ne = any
  412384:	mov	w1, w6
  412388:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41238c:	ldr	x0, [x0, #4016]
  412390:	ldr	x0, [x0]
  412394:	bl	412754 <ferror@plt+0xfe44>
  412398:	b	412358 <ferror@plt+0xfa48>
  41239c:	stp	x29, x30, [sp, #-96]!
  4123a0:	mov	x29, sp
  4123a4:	stp	x19, x20, [sp, #16]
  4123a8:	mov	x19, x2
  4123ac:	mov	x2, x3
  4123b0:	tst	w0, #0x6
  4123b4:	b.eq	4123fc <ferror@plt+0xfaec>  // b.none
  4123b8:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4123bc:	ldr	x3, [x3, #1616]
  4123c0:	cbz	x3, 412414 <ferror@plt+0xfb04>
  4123c4:	add	x20, sp, #0x20
  4123c8:	mov	x3, x4
  4123cc:	adrp	x2, 41a000 <ferror@plt+0x176f0>
  4123d0:	add	x2, x2, #0x30
  4123d4:	mov	x1, #0x40                  	// #64
  4123d8:	mov	x0, x20
  4123dc:	bl	4023b0 <snprintf@plt>
  4123e0:	mov	x4, x20
  4123e4:	mov	x3, #0x0                   	// #0
  4123e8:	mov	x2, x19
  4123ec:	mov	w1, #0x6                   	// #6
  4123f0:	mov	w0, #0x2                   	// #2
  4123f4:	bl	412204 <ferror@plt+0xf8f4>
  4123f8:	b	412408 <ferror@plt+0xfaf8>
  4123fc:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412400:	ldr	x3, [x3, #1616]
  412404:	cbz	x3, 412414 <ferror@plt+0xfb04>
  412408:	ldp	x19, x20, [sp, #16]
  41240c:	ldp	x29, x30, [sp], #96
  412410:	ret
  412414:	mov	w3, #0x5                   	// #5
  412418:	tst	w0, w3
  41241c:	b.eq	412408 <ferror@plt+0xfaf8>  // b.none
  412420:	mov	x3, x4
  412424:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412428:	ldr	x0, [x0, #4016]
  41242c:	ldr	x0, [x0]
  412430:	bl	412754 <ferror@plt+0xfe44>
  412434:	b	412408 <ferror@plt+0xfaf8>
  412438:	stp	x29, x30, [sp, #-96]!
  41243c:	mov	x29, sp
  412440:	str	x19, [sp, #16]
  412444:	mov	x19, x2
  412448:	mov	x2, x3
  41244c:	tst	w0, #0x6
  412450:	b.eq	4124a8 <ferror@plt+0xfb98>  // b.none
  412454:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412458:	ldr	x3, [x3, #1616]
  41245c:	cbz	x3, 4124c0 <ferror@plt+0xfbb0>
  412460:	mov	w3, w4
  412464:	adrp	x2, 419000 <ferror@plt+0x166f0>
  412468:	add	x2, x2, #0xec8
  41246c:	mov	x1, #0x40                  	// #64
  412470:	add	x0, sp, #0x20
  412474:	bl	4023b0 <snprintf@plt>
  412478:	cbz	x19, 412494 <ferror@plt+0xfb84>
  41247c:	add	x2, sp, #0x20
  412480:	mov	x1, x19
  412484:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412488:	ldr	x0, [x0, #1616]
  41248c:	bl	413240 <ferror@plt+0x10930>
  412490:	b	4124b4 <ferror@plt+0xfba4>
  412494:	add	x1, sp, #0x20
  412498:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  41249c:	ldr	x0, [x0, #1616]
  4124a0:	bl	413084 <ferror@plt+0x10774>
  4124a4:	b	4124b4 <ferror@plt+0xfba4>
  4124a8:	adrp	x3, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4124ac:	ldr	x3, [x3, #1616]
  4124b0:	cbz	x3, 4124c0 <ferror@plt+0xfbb0>
  4124b4:	ldr	x19, [sp, #16]
  4124b8:	ldp	x29, x30, [sp], #96
  4124bc:	ret
  4124c0:	mov	w3, #0x5                   	// #5
  4124c4:	tst	w0, w3
  4124c8:	b.eq	4124b4 <ferror@plt+0xfba4>  // b.none
  4124cc:	mov	w3, w4
  4124d0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4124d4:	ldr	x0, [x0, #4016]
  4124d8:	ldr	x0, [x0]
  4124dc:	bl	412754 <ferror@plt+0xfe44>
  4124e0:	b	4124b4 <ferror@plt+0xfba4>
  4124e4:	stp	x29, x30, [sp, #-16]!
  4124e8:	mov	x29, sp
  4124ec:	mov	w5, w0
  4124f0:	mov	x6, x3
  4124f4:	tst	w0, #0x6
  4124f8:	b.eq	412520 <ferror@plt+0xfc10>  // b.none
  4124fc:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412500:	ldr	x0, [x0, #1616]
  412504:	cbz	x0, 412534 <ferror@plt+0xfc24>
  412508:	cbz	x2, 412518 <ferror@plt+0xfc08>
  41250c:	mov	x1, x2
  412510:	bl	413488 <ferror@plt+0x10b78>
  412514:	b	41252c <ferror@plt+0xfc1c>
  412518:	bl	4130e8 <ferror@plt+0x107d8>
  41251c:	b	41252c <ferror@plt+0xfc1c>
  412520:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412524:	ldr	x0, [x0, #1616]
  412528:	cbz	x0, 412534 <ferror@plt+0xfc24>
  41252c:	ldp	x29, x30, [sp], #16
  412530:	ret
  412534:	mov	w0, #0x5                   	// #5
  412538:	tst	w5, w0
  41253c:	b.eq	41252c <ferror@plt+0xfc1c>  // b.none
  412540:	mov	x3, x4
  412544:	mov	x2, x6
  412548:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41254c:	ldr	x0, [x0, #4016]
  412550:	ldr	x0, [x0]
  412554:	bl	412754 <ferror@plt+0xfe44>
  412558:	b	41252c <ferror@plt+0xfc1c>
  41255c:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  412560:	ldr	x0, [x0, #1616]
  412564:	cbz	x0, 41256c <ferror@plt+0xfc5c>
  412568:	ret
  41256c:	stp	x29, x30, [sp, #-16]!
  412570:	mov	x29, sp
  412574:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412578:	ldr	x0, [x0, #4048]
  41257c:	ldr	x1, [x0]
  412580:	adrp	x0, 416000 <ferror@plt+0x136f0>
  412584:	add	x0, x0, #0xd20
  412588:	bl	402850 <printf@plt>
  41258c:	ldp	x29, x30, [sp], #16
  412590:	ret
  412594:	stp	x29, x30, [sp, #-32]!
  412598:	mov	x29, sp
  41259c:	str	x19, [sp, #16]
  4125a0:	cmp	w1, #0x0
  4125a4:	cset	w19, ne  // ne = any
  4125a8:	cmp	w0, #0x0
  4125ac:	csinc	w19, w19, wzr, ne  // ne = any
  4125b0:	cbnz	w19, 412648 <ferror@plt+0xfd38>
  4125b4:	cmp	w0, #0x2
  4125b8:	b.eq	4125e4 <ferror@plt+0xfcd4>  // b.none
  4125bc:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4125c0:	ldr	x0, [x0, #4016]
  4125c4:	ldr	x0, [x0]
  4125c8:	bl	4023d0 <fileno@plt>
  4125cc:	bl	402760 <isatty@plt>
  4125d0:	cbnz	w0, 4125e4 <ferror@plt+0xfcd4>
  4125d4:	mov	w0, w19
  4125d8:	ldr	x19, [sp, #16]
  4125dc:	ldp	x29, x30, [sp], #32
  4125e0:	ret
  4125e4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4125e8:	mov	w1, #0x1                   	// #1
  4125ec:	str	w1, [x0, #1624]
  4125f0:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4125f4:	add	x0, x0, #0x38
  4125f8:	bl	402880 <getenv@plt>
  4125fc:	mov	w19, #0x1                   	// #1
  412600:	cbz	x0, 4125d4 <ferror@plt+0xfcc4>
  412604:	mov	w1, #0x3b                  	// #59
  412608:	bl	402550 <strrchr@plt>
  41260c:	cbz	x0, 4125d4 <ferror@plt+0xfcc4>
  412610:	ldrb	w2, [x0, #1]
  412614:	sub	w1, w2, #0x30
  412618:	and	w1, w1, #0xff
  41261c:	cmp	w1, #0x6
  412620:	cset	w19, ls  // ls = plast
  412624:	cmp	w2, #0x38
  412628:	csinc	w19, w19, wzr, ne  // ne = any
  41262c:	cbz	w19, 412650 <ferror@plt+0xfd40>
  412630:	ldrb	w0, [x0, #2]
  412634:	cbnz	w0, 4125d4 <ferror@plt+0xfcc4>
  412638:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  41263c:	mov	w1, #0x1                   	// #1
  412640:	str	w1, [x0, #1628]
  412644:	b	4125d4 <ferror@plt+0xfcc4>
  412648:	mov	w19, #0x0                   	// #0
  41264c:	b	4125d4 <ferror@plt+0xfcc4>
  412650:	mov	w19, #0x1                   	// #1
  412654:	b	4125d4 <ferror@plt+0xfcc4>
  412658:	stp	x29, x30, [sp, #-48]!
  41265c:	mov	x29, sp
  412660:	stp	x19, x20, [sp, #16]
  412664:	str	x21, [sp, #32]
  412668:	mov	w20, #0x0                   	// #0
  41266c:	cbz	x1, 4126f4 <ferror@plt+0xfde4>
  412670:	mov	x19, x0
  412674:	mov	x21, x1
  412678:	bl	402260 <strlen@plt>
  41267c:	add	x1, x0, #0x10
  412680:	and	x1, x1, #0xfffffffffffffff0
  412684:	sub	sp, sp, x1
  412688:	add	x2, x0, #0x1
  41268c:	mov	x1, x19
  412690:	mov	x0, sp
  412694:	bl	402230 <memcpy@plt>
  412698:	mov	x20, x0
  41269c:	mov	w1, #0x3d                  	// #61
  4126a0:	bl	4027d0 <strchrnul@plt>
  4126a4:	mov	x19, x0
  4126a8:	ldrb	w0, [x0]
  4126ac:	cbz	w0, 4126b4 <ferror@plt+0xfda4>
  4126b0:	strb	wzr, [x19], #1
  4126b4:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4126b8:	add	x1, x1, #0x48
  4126bc:	mov	x0, x20
  4126c0:	bl	40dadc <ferror@plt+0xb1cc>
  4126c4:	ands	w20, w0, #0xff
  4126c8:	b.ne	41274c <ferror@plt+0xfe3c>  // b.any
  4126cc:	ldrb	w0, [x19]
  4126d0:	cbz	w0, 4126e8 <ferror@plt+0xfdd8>
  4126d4:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4126d8:	add	x1, x1, #0x50
  4126dc:	mov	x0, x19
  4126e0:	bl	4025f0 <strcmp@plt>
  4126e4:	cbnz	w0, 41270c <ferror@plt+0xfdfc>
  4126e8:	mov	w0, #0x2                   	// #2
  4126ec:	str	w0, [x21]
  4126f0:	mov	w20, #0x1                   	// #1
  4126f4:	mov	w0, w20
  4126f8:	mov	sp, x29
  4126fc:	ldp	x19, x20, [sp, #16]
  412700:	ldr	x21, [sp, #32]
  412704:	ldp	x29, x30, [sp], #48
  412708:	ret
  41270c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  412710:	add	x1, x1, #0x58
  412714:	mov	x0, x19
  412718:	bl	4025f0 <strcmp@plt>
  41271c:	cbnz	w0, 41272c <ferror@plt+0xfe1c>
  412720:	mov	w20, #0x1                   	// #1
  412724:	str	w20, [x21]
  412728:	b	4126f4 <ferror@plt+0xfde4>
  41272c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  412730:	add	x1, x1, #0x60
  412734:	mov	x0, x19
  412738:	bl	4025f0 <strcmp@plt>
  41273c:	cbnz	w0, 4126f4 <ferror@plt+0xfde4>
  412740:	str	wzr, [x21]
  412744:	mov	w20, #0x1                   	// #1
  412748:	b	4126f4 <ferror@plt+0xfde4>
  41274c:	mov	w20, #0x0                   	// #0
  412750:	b	4126f4 <ferror@plt+0xfde4>
  412754:	stp	x29, x30, [sp, #-288]!
  412758:	mov	x29, sp
  41275c:	stp	x19, x20, [sp, #16]
  412760:	stp	x21, x22, [sp, #32]
  412764:	mov	x20, x0
  412768:	mov	x21, x2
  41276c:	str	x3, [sp, #248]
  412770:	str	x4, [sp, #256]
  412774:	str	x5, [sp, #264]
  412778:	str	x6, [sp, #272]
  41277c:	str	x7, [sp, #280]
  412780:	str	q0, [sp, #112]
  412784:	str	q1, [sp, #128]
  412788:	str	q2, [sp, #144]
  41278c:	str	q3, [sp, #160]
  412790:	str	q4, [sp, #176]
  412794:	str	q5, [sp, #192]
  412798:	str	q6, [sp, #208]
  41279c:	str	q7, [sp, #224]
  4127a0:	add	x0, sp, #0x120
  4127a4:	str	x0, [sp, #80]
  4127a8:	str	x0, [sp, #88]
  4127ac:	add	x0, sp, #0xf0
  4127b0:	str	x0, [sp, #96]
  4127b4:	mov	w0, #0xffffffd8            	// #-40
  4127b8:	str	w0, [sp, #104]
  4127bc:	mov	w0, #0xffffff80            	// #-128
  4127c0:	str	w0, [sp, #108]
  4127c4:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4127c8:	ldr	w0, [x0, #1624]
  4127cc:	cmp	w0, #0x0
  4127d0:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  4127d4:	b.eq	412860 <ferror@plt+0xff50>  // b.none
  4127d8:	adrp	x0, 43b000 <stdin@@GLIBC_2.17+0x7228>
  4127dc:	ldr	w0, [x0, #1628]
  4127e0:	cbz	w0, 412884 <ferror@plt+0xff74>
  4127e4:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4127e8:	add	x0, x0, #0xe0
  4127ec:	ldr	w1, [x0, w1, uxtw #2]
  4127f0:	adrp	x22, 416000 <ferror@plt+0x136f0>
  4127f4:	add	x22, x22, #0xd20
  4127f8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4127fc:	add	x0, x0, #0xcf8
  412800:	ldr	x2, [x0, w1, uxtw #3]
  412804:	mov	x1, x22
  412808:	mov	x0, x20
  41280c:	bl	4028d0 <fprintf@plt>
  412810:	mov	w19, w0
  412814:	ldp	x0, x1, [sp, #80]
  412818:	stp	x0, x1, [sp, #48]
  41281c:	ldp	x0, x1, [sp, #96]
  412820:	stp	x0, x1, [sp, #64]
  412824:	add	x2, sp, #0x30
  412828:	mov	x1, x21
  41282c:	mov	x0, x20
  412830:	bl	402840 <vfprintf@plt>
  412834:	add	w19, w19, w0
  412838:	adrp	x2, 41a000 <ferror@plt+0x176f0>
  41283c:	add	x2, x2, #0x68
  412840:	mov	x1, x22
  412844:	mov	x0, x20
  412848:	bl	4028d0 <fprintf@plt>
  41284c:	add	w0, w19, w0
  412850:	ldp	x19, x20, [sp, #16]
  412854:	ldp	x21, x22, [sp, #32]
  412858:	ldp	x29, x30, [sp], #288
  41285c:	ret
  412860:	ldp	x0, x1, [sp, #80]
  412864:	stp	x0, x1, [sp, #48]
  412868:	ldp	x0, x1, [sp, #96]
  41286c:	stp	x0, x1, [sp, #64]
  412870:	add	x2, sp, #0x30
  412874:	mov	x1, x21
  412878:	mov	x0, x20
  41287c:	bl	402840 <vfprintf@plt>
  412880:	b	412850 <ferror@plt+0xff40>
  412884:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412888:	add	x0, x0, #0xe0
  41288c:	add	x0, x0, #0x20
  412890:	ldr	w1, [x0, w1, uxtw #2]
  412894:	b	4127f0 <ferror@plt+0xfee0>
  412898:	and	w0, w0, #0xff
  41289c:	cmp	w0, #0x2
  4128a0:	b.eq	4128b8 <ferror@plt+0xffa8>  // b.none
  4128a4:	cmp	w0, #0xa
  4128a8:	mov	w0, #0x6                   	// #6
  4128ac:	mov	w1, #0x3                   	// #3
  4128b0:	csel	w0, w0, w1, ne  // ne = any
  4128b4:	ret
  4128b8:	mov	w0, #0x2                   	// #2
  4128bc:	b	4128b4 <ferror@plt+0xffa4>
  4128c0:	and	w0, w0, #0xff
  4128c4:	cmp	w0, #0x2
  4128c8:	b.eq	4128e0 <ferror@plt+0xffd0>  // b.none
  4128cc:	cmp	w0, #0x6
  4128d0:	mov	w0, #0x6                   	// #6
  4128d4:	mov	w1, #0x4                   	// #4
  4128d8:	csel	w0, w0, w1, ne  // ne = any
  4128dc:	ret
  4128e0:	mov	w0, #0x5                   	// #5
  4128e4:	b	4128dc <ferror@plt+0xffcc>
  4128e8:	stp	x29, x30, [sp, #-80]!
  4128ec:	mov	x29, sp
  4128f0:	cmp	w0, #0x1c
  4128f4:	b.eq	412910 <ferror@plt+0x10000>  // b.none
  4128f8:	bl	402870 <__errno_location@plt>
  4128fc:	mov	w1, #0x61                  	// #97
  412900:	str	w1, [x0]
  412904:	mov	x0, #0x0                   	// #0
  412908:	ldp	x29, x30, [sp], #80
  41290c:	ret
  412910:	stp	x19, x20, [sp, #16]
  412914:	stp	x21, x22, [sp, #32]
  412918:	stp	x23, x24, [sp, #48]
  41291c:	stp	x25, x26, [sp, #64]
  412920:	mov	x20, x1
  412924:	mov	x21, x2
  412928:	mov	x19, x3
  41292c:	bl	402870 <__errno_location@plt>
  412930:	mov	x25, x0
  412934:	str	wzr, [x0]
  412938:	mov	x23, x21
  41293c:	adrp	x24, 416000 <ferror@plt+0x136f0>
  412940:	add	x24, x24, #0xbb8
  412944:	mov	w26, #0x2f                  	// #47
  412948:	ldr	w22, [x20]
  41294c:	rev	w22, w22
  412950:	lsr	w3, w22, #12
  412954:	mov	x2, x24
  412958:	mov	x1, x19
  41295c:	mov	x0, x23
  412960:	bl	4023b0 <snprintf@plt>
  412964:	sxtw	x1, w0
  412968:	cmp	x19, w0, sxtw
  41296c:	b.ls	412990 <ferror@plt+0x10080>  // b.plast
  412970:	add	x20, x20, #0x4
  412974:	tbnz	w22, #8, 4129b0 <ferror@plt+0x100a0>
  412978:	add	x2, x23, x1
  41297c:	strb	w26, [x23, w0, sxtw]
  412980:	add	x23, x2, #0x1
  412984:	mvn	x1, x1
  412988:	add	x19, x19, x1
  41298c:	b	412948 <ferror@plt+0x10038>
  412990:	mov	w0, #0xfffffff9            	// #-7
  412994:	str	w0, [x25]
  412998:	mov	x0, #0x0                   	// #0
  41299c:	ldp	x19, x20, [sp, #16]
  4129a0:	ldp	x21, x22, [sp, #32]
  4129a4:	ldp	x23, x24, [sp, #48]
  4129a8:	ldp	x25, x26, [sp, #64]
  4129ac:	b	412908 <ferror@plt+0xfff8>
  4129b0:	mov	x0, x21
  4129b4:	ldp	x19, x20, [sp, #16]
  4129b8:	ldp	x21, x22, [sp, #32]
  4129bc:	ldp	x23, x24, [sp, #48]
  4129c0:	ldp	x25, x26, [sp, #64]
  4129c4:	b	412908 <ferror@plt+0xfff8>
  4129c8:	stp	x29, x30, [sp, #-80]!
  4129cc:	mov	x29, sp
  4129d0:	cmp	w0, #0x1c
  4129d4:	b.ne	412af0 <ferror@plt+0x101e0>  // b.any
  4129d8:	stp	x19, x20, [sp, #16]
  4129dc:	stp	x21, x22, [sp, #32]
  4129e0:	mov	x21, x1
  4129e4:	mov	x20, x2
  4129e8:	lsr	x19, x3, #2
  4129ec:	bl	402870 <__errno_location@plt>
  4129f0:	str	wzr, [x0]
  4129f4:	cbz	w19, 412a64 <ferror@plt+0x10154>
  4129f8:	str	x23, [sp, #48]
  4129fc:	sub	w19, w19, #0x1
  412a00:	add	x19, x19, #0x1
  412a04:	add	x19, x20, x19, lsl #2
  412a08:	add	x23, sp, #0x48
  412a0c:	mov	x22, #0xfffff               	// #1048575
  412a10:	mov	w2, #0x0                   	// #0
  412a14:	mov	x1, x23
  412a18:	mov	x0, x21
  412a1c:	bl	402250 <strtoul@plt>
  412a20:	cmp	x0, x22
  412a24:	b.hi	412ab4 <ferror@plt+0x101a4>  // b.pmore
  412a28:	ldr	x1, [sp, #72]
  412a2c:	cmp	x1, x21
  412a30:	b.eq	412ac8 <ferror@plt+0x101b8>  // b.none
  412a34:	lsl	w0, w0, #12
  412a38:	rev	w0, w0
  412a3c:	str	w0, [x20]
  412a40:	ldrb	w2, [x1]
  412a44:	cbz	w2, 412a98 <ferror@plt+0x10188>
  412a48:	cmp	w2, #0x2f
  412a4c:	b.ne	412adc <ferror@plt+0x101cc>  // b.any
  412a50:	add	x21, x1, #0x1
  412a54:	add	x20, x20, #0x4
  412a58:	cmp	x19, x20
  412a5c:	b.ne	412a10 <ferror@plt+0x10100>  // b.any
  412a60:	ldr	x23, [sp, #48]
  412a64:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  412a68:	ldr	x0, [x0, #3984]
  412a6c:	ldr	x3, [x0]
  412a70:	mov	x2, #0x18                  	// #24
  412a74:	mov	x1, #0x1                   	// #1
  412a78:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412a7c:	add	x0, x0, #0x120
  412a80:	bl	4026d0 <fwrite@plt>
  412a84:	mov	w0, #0x0                   	// #0
  412a88:	ldp	x19, x20, [sp, #16]
  412a8c:	ldp	x21, x22, [sp, #32]
  412a90:	ldp	x29, x30, [sp], #80
  412a94:	ret
  412a98:	orr	w0, w0, #0x10000
  412a9c:	str	w0, [x20]
  412aa0:	mov	w0, #0x1                   	// #1
  412aa4:	ldp	x19, x20, [sp, #16]
  412aa8:	ldp	x21, x22, [sp, #32]
  412aac:	ldr	x23, [sp, #48]
  412ab0:	b	412a90 <ferror@plt+0x10180>
  412ab4:	mov	w0, #0x0                   	// #0
  412ab8:	ldp	x19, x20, [sp, #16]
  412abc:	ldp	x21, x22, [sp, #32]
  412ac0:	ldr	x23, [sp, #48]
  412ac4:	b	412a90 <ferror@plt+0x10180>
  412ac8:	mov	w0, #0x0                   	// #0
  412acc:	ldp	x19, x20, [sp, #16]
  412ad0:	ldp	x21, x22, [sp, #32]
  412ad4:	ldr	x23, [sp, #48]
  412ad8:	b	412a90 <ferror@plt+0x10180>
  412adc:	mov	w0, #0x0                   	// #0
  412ae0:	ldp	x19, x20, [sp, #16]
  412ae4:	ldp	x21, x22, [sp, #32]
  412ae8:	ldr	x23, [sp, #48]
  412aec:	b	412a90 <ferror@plt+0x10180>
  412af0:	bl	402870 <__errno_location@plt>
  412af4:	mov	w1, #0x61                  	// #97
  412af8:	str	w1, [x0]
  412afc:	mov	w0, #0xffffffff            	// #-1
  412b00:	b	412a90 <ferror@plt+0x10180>
  412b04:	stp	x29, x30, [sp, #-32]!
  412b08:	mov	x29, sp
  412b0c:	str	x19, [sp, #16]
  412b10:	mov	x19, x0
  412b14:	ldrb	w0, [x0, #13]
  412b18:	cbnz	w0, 412b30 <ferror@plt+0x10220>
  412b1c:	mov	w0, #0x2c                  	// #44
  412b20:	strb	w0, [x19, #13]
  412b24:	ldr	x19, [sp, #16]
  412b28:	ldp	x29, x30, [sp], #32
  412b2c:	ret
  412b30:	ldr	x1, [x19]
  412b34:	bl	402350 <putc@plt>
  412b38:	b	412b1c <ferror@plt+0x1020c>
  412b3c:	stp	x29, x30, [sp, #-64]!
  412b40:	mov	x29, sp
  412b44:	stp	x19, x20, [sp, #16]
  412b48:	mov	x20, x0
  412b4c:	ldr	w0, [x0, #8]
  412b50:	cbz	w0, 412b9c <ferror@plt+0x1028c>
  412b54:	stp	x21, x22, [sp, #32]
  412b58:	str	x23, [sp, #48]
  412b5c:	mov	w19, #0x0                   	// #0
  412b60:	adrp	x21, 41a000 <ferror@plt+0x176f0>
  412b64:	add	x21, x21, #0x140
  412b68:	mov	x23, #0x4                   	// #4
  412b6c:	mov	x22, #0x1                   	// #1
  412b70:	ldr	x3, [x20]
  412b74:	mov	x2, x23
  412b78:	mov	x1, x22
  412b7c:	mov	x0, x21
  412b80:	bl	4026d0 <fwrite@plt>
  412b84:	add	w19, w19, #0x1
  412b88:	ldr	w0, [x20, #8]
  412b8c:	cmp	w0, w19
  412b90:	b.hi	412b70 <ferror@plt+0x10260>  // b.pmore
  412b94:	ldp	x21, x22, [sp, #32]
  412b98:	ldr	x23, [sp, #48]
  412b9c:	ldp	x19, x20, [sp, #16]
  412ba0:	ldp	x29, x30, [sp], #64
  412ba4:	ret
  412ba8:	stp	x29, x30, [sp, #-32]!
  412bac:	mov	x29, sp
  412bb0:	stp	x19, x20, [sp, #16]
  412bb4:	mov	x19, x0
  412bb8:	ldr	w0, [x0, #8]
  412bbc:	cbz	w0, 412bf4 <ferror@plt+0x102e4>
  412bc0:	mov	w20, w1
  412bc4:	sub	w0, w0, #0x1
  412bc8:	str	w0, [x19, #8]
  412bcc:	ldrb	w0, [x19, #13]
  412bd0:	cbnz	w0, 412c14 <ferror@plt+0x10304>
  412bd4:	ldr	x1, [x19]
  412bd8:	mov	w0, w20
  412bdc:	bl	402350 <putc@plt>
  412be0:	mov	w0, #0x2c                  	// #44
  412be4:	strb	w0, [x19, #13]
  412be8:	ldp	x19, x20, [sp, #16]
  412bec:	ldp	x29, x30, [sp], #32
  412bf0:	ret
  412bf4:	adrp	x3, 41a000 <ferror@plt+0x176f0>
  412bf8:	add	x3, x3, #0x1f0
  412bfc:	mov	w2, #0x85                  	// #133
  412c00:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  412c04:	add	x1, x1, #0x148
  412c08:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412c0c:	add	x0, x0, #0x158
  412c10:	bl	402860 <__assert_fail@plt>
  412c14:	ldrb	w0, [x19, #12]
  412c18:	cbz	w0, 412bd4 <ferror@plt+0x102c4>
  412c1c:	ldr	x1, [x19]
  412c20:	mov	w0, #0xa                   	// #10
  412c24:	bl	402350 <putc@plt>
  412c28:	mov	x0, x19
  412c2c:	bl	412b3c <ferror@plt+0x1022c>
  412c30:	b	412bd4 <ferror@plt+0x102c4>
  412c34:	stp	x29, x30, [sp, #-64]!
  412c38:	mov	x29, sp
  412c3c:	stp	x19, x20, [sp, #16]
  412c40:	stp	x21, x22, [sp, #32]
  412c44:	mov	x22, x0
  412c48:	mov	x19, x1
  412c4c:	ldr	x1, [x0]
  412c50:	mov	w0, #0x22                  	// #34
  412c54:	bl	402350 <putc@plt>
  412c58:	ldrb	w0, [x19]
  412c5c:	cbz	w0, 412db0 <ferror@plt+0x104a0>
  412c60:	str	x23, [sp, #48]
  412c64:	adrp	x23, 41a000 <ferror@plt+0x176f0>
  412c68:	add	x23, x23, #0x178
  412c6c:	mov	x20, #0x2                   	// #2
  412c70:	adrp	x21, 41a000 <ferror@plt+0x176f0>
  412c74:	add	x21, x21, #0x1a0
  412c78:	b	412cac <ferror@plt+0x1039c>
  412c7c:	cmp	w0, #0x8
  412c80:	b.eq	412d6c <ferror@plt+0x1045c>  // b.none
  412c84:	cmp	w0, #0x9
  412c88:	b.ne	412da0 <ferror@plt+0x10490>  // b.any
  412c8c:	ldr	x3, [x22]
  412c90:	mov	x2, x20
  412c94:	mov	x1, #0x1                   	// #1
  412c98:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412c9c:	add	x0, x0, #0x168
  412ca0:	bl	4026d0 <fwrite@plt>
  412ca4:	ldrb	w0, [x19, #1]!
  412ca8:	cbz	w0, 412dac <ferror@plt+0x1049c>
  412cac:	cmp	w0, #0xd
  412cb0:	b.eq	412d54 <ferror@plt+0x10444>  // b.none
  412cb4:	b.hi	412ce8 <ferror@plt+0x103d8>  // b.pmore
  412cb8:	cmp	w0, #0xa
  412cbc:	b.eq	412d38 <ferror@plt+0x10428>  // b.none
  412cc0:	b.ls	412c7c <ferror@plt+0x1036c>  // b.plast
  412cc4:	cmp	w0, #0xc
  412cc8:	b.ne	412da0 <ferror@plt+0x10490>  // b.any
  412ccc:	ldr	x3, [x22]
  412cd0:	mov	x2, x20
  412cd4:	mov	x1, #0x1                   	// #1
  412cd8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412cdc:	add	x0, x0, #0x180
  412ce0:	bl	4026d0 <fwrite@plt>
  412ce4:	b	412ca4 <ferror@plt+0x10394>
  412ce8:	cmp	w0, #0x27
  412cec:	b.eq	412d88 <ferror@plt+0x10478>  // b.none
  412cf0:	cmp	w0, #0x5c
  412cf4:	b.ne	412d14 <ferror@plt+0x10404>  // b.any
  412cf8:	ldr	x3, [x22]
  412cfc:	mov	x2, x20
  412d00:	mov	x1, #0x1                   	// #1
  412d04:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412d08:	add	x0, x0, #0x190
  412d0c:	bl	4026d0 <fwrite@plt>
  412d10:	b	412ca4 <ferror@plt+0x10394>
  412d14:	cmp	w0, #0x22
  412d18:	b.ne	412da0 <ferror@plt+0x10490>  // b.any
  412d1c:	ldr	x3, [x22]
  412d20:	mov	x2, x20
  412d24:	mov	x1, #0x1                   	// #1
  412d28:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412d2c:	add	x0, x0, #0x198
  412d30:	bl	4026d0 <fwrite@plt>
  412d34:	b	412ca4 <ferror@plt+0x10394>
  412d38:	ldr	x3, [x22]
  412d3c:	mov	x2, x20
  412d40:	mov	x1, #0x1                   	// #1
  412d44:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412d48:	add	x0, x0, #0x170
  412d4c:	bl	4026d0 <fwrite@plt>
  412d50:	b	412ca4 <ferror@plt+0x10394>
  412d54:	ldr	x3, [x22]
  412d58:	mov	x2, x20
  412d5c:	mov	x1, #0x1                   	// #1
  412d60:	mov	x0, x23
  412d64:	bl	4026d0 <fwrite@plt>
  412d68:	b	412ca4 <ferror@plt+0x10394>
  412d6c:	ldr	x3, [x22]
  412d70:	mov	x2, x20
  412d74:	mov	x1, #0x1                   	// #1
  412d78:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412d7c:	add	x0, x0, #0x188
  412d80:	bl	4026d0 <fwrite@plt>
  412d84:	b	412ca4 <ferror@plt+0x10394>
  412d88:	ldr	x3, [x22]
  412d8c:	mov	x2, x20
  412d90:	mov	x1, #0x1                   	// #1
  412d94:	mov	x0, x21
  412d98:	bl	4026d0 <fwrite@plt>
  412d9c:	b	412ca4 <ferror@plt+0x10394>
  412da0:	ldr	x1, [x22]
  412da4:	bl	402350 <putc@plt>
  412da8:	b	412ca4 <ferror@plt+0x10394>
  412dac:	ldr	x23, [sp, #48]
  412db0:	ldr	x1, [x22]
  412db4:	mov	w0, #0x22                  	// #34
  412db8:	bl	402350 <putc@plt>
  412dbc:	ldp	x19, x20, [sp, #16]
  412dc0:	ldp	x21, x22, [sp, #32]
  412dc4:	ldp	x29, x30, [sp], #64
  412dc8:	ret
  412dcc:	stp	x29, x30, [sp, #-32]!
  412dd0:	mov	x29, sp
  412dd4:	str	x19, [sp, #16]
  412dd8:	mov	x19, x0
  412ddc:	mov	x0, #0x10                  	// #16
  412de0:	bl	402410 <malloc@plt>
  412de4:	cbz	x0, 412df8 <ferror@plt+0x104e8>
  412de8:	str	x19, [x0]
  412dec:	str	wzr, [x0, #8]
  412df0:	strb	wzr, [x0, #12]
  412df4:	strb	wzr, [x0, #13]
  412df8:	ldr	x19, [sp, #16]
  412dfc:	ldp	x29, x30, [sp], #32
  412e00:	ret
  412e04:	stp	x29, x30, [sp, #-32]!
  412e08:	mov	x29, sp
  412e0c:	stp	x19, x20, [sp, #16]
  412e10:	mov	x19, x0
  412e14:	ldr	x20, [x0]
  412e18:	ldr	w0, [x20, #8]
  412e1c:	cbnz	w0, 412e4c <ferror@plt+0x1053c>
  412e20:	ldr	x1, [x20]
  412e24:	mov	w0, #0xa                   	// #10
  412e28:	bl	402380 <fputc@plt>
  412e2c:	ldr	x0, [x20]
  412e30:	bl	402700 <fflush@plt>
  412e34:	mov	x0, x20
  412e38:	bl	402660 <free@plt>
  412e3c:	str	xzr, [x19]
  412e40:	ldp	x19, x20, [sp, #16]
  412e44:	ldp	x29, x30, [sp], #32
  412e48:	ret
  412e4c:	adrp	x3, 41a000 <ferror@plt+0x176f0>
  412e50:	add	x3, x3, #0x1f0
  412e54:	add	x3, x3, #0x10
  412e58:	mov	w2, #0x6e                  	// #110
  412e5c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  412e60:	add	x1, x1, #0x148
  412e64:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  412e68:	add	x0, x0, #0x1a8
  412e6c:	bl	402860 <__assert_fail@plt>
  412e70:	strb	w1, [x0, #12]
  412e74:	ret
  412e78:	stp	x29, x30, [sp, #-32]!
  412e7c:	mov	x29, sp
  412e80:	stp	x19, x20, [sp, #16]
  412e84:	mov	x19, x0
  412e88:	mov	x20, x1
  412e8c:	bl	412b04 <ferror@plt+0x101f4>
  412e90:	ldrb	w0, [x19, #12]
  412e94:	cbnz	w0, 412ec8 <ferror@plt+0x105b8>
  412e98:	strb	wzr, [x19, #13]
  412e9c:	mov	x1, x20
  412ea0:	mov	x0, x19
  412ea4:	bl	412c34 <ferror@plt+0x10324>
  412ea8:	ldr	x1, [x19]
  412eac:	mov	w0, #0x3a                  	// #58
  412eb0:	bl	402350 <putc@plt>
  412eb4:	ldrb	w0, [x19, #12]
  412eb8:	cbnz	w0, 412ee0 <ferror@plt+0x105d0>
  412ebc:	ldp	x19, x20, [sp, #16]
  412ec0:	ldp	x29, x30, [sp], #32
  412ec4:	ret
  412ec8:	ldr	x1, [x19]
  412ecc:	mov	w0, #0xa                   	// #10
  412ed0:	bl	402350 <putc@plt>
  412ed4:	mov	x0, x19
  412ed8:	bl	412b3c <ferror@plt+0x1022c>
  412edc:	b	412e98 <ferror@plt+0x10588>
  412ee0:	ldr	x1, [x19]
  412ee4:	mov	w0, #0x20                  	// #32
  412ee8:	bl	402350 <putc@plt>
  412eec:	b	412ebc <ferror@plt+0x105ac>
  412ef0:	stp	x29, x30, [sp, #-272]!
  412ef4:	mov	x29, sp
  412ef8:	stp	x19, x20, [sp, #16]
  412efc:	mov	x19, x0
  412f00:	mov	x20, x1
  412f04:	str	x2, [sp, #224]
  412f08:	str	x3, [sp, #232]
  412f0c:	str	x4, [sp, #240]
  412f10:	str	x5, [sp, #248]
  412f14:	str	x6, [sp, #256]
  412f18:	str	x7, [sp, #264]
  412f1c:	str	q0, [sp, #96]
  412f20:	str	q1, [sp, #112]
  412f24:	str	q2, [sp, #128]
  412f28:	str	q3, [sp, #144]
  412f2c:	str	q4, [sp, #160]
  412f30:	str	q5, [sp, #176]
  412f34:	str	q6, [sp, #192]
  412f38:	str	q7, [sp, #208]
  412f3c:	add	x1, sp, #0x110
  412f40:	str	x1, [sp, #64]
  412f44:	str	x1, [sp, #72]
  412f48:	add	x1, sp, #0xe0
  412f4c:	str	x1, [sp, #80]
  412f50:	mov	w1, #0xffffffd0            	// #-48
  412f54:	str	w1, [sp, #88]
  412f58:	mov	w1, #0xffffff80            	// #-128
  412f5c:	str	w1, [sp, #92]
  412f60:	bl	412b04 <ferror@plt+0x101f4>
  412f64:	ldp	x0, x1, [sp, #64]
  412f68:	stp	x0, x1, [sp, #32]
  412f6c:	ldp	x0, x1, [sp, #80]
  412f70:	stp	x0, x1, [sp, #48]
  412f74:	add	x2, sp, #0x20
  412f78:	mov	x1, x20
  412f7c:	ldr	x0, [x19]
  412f80:	bl	402840 <vfprintf@plt>
  412f84:	ldp	x19, x20, [sp, #16]
  412f88:	ldp	x29, x30, [sp], #272
  412f8c:	ret
  412f90:	stp	x29, x30, [sp, #-32]!
  412f94:	mov	x29, sp
  412f98:	str	x19, [sp, #16]
  412f9c:	mov	x19, x0
  412fa0:	bl	412b04 <ferror@plt+0x101f4>
  412fa4:	ldr	x1, [x19]
  412fa8:	mov	w0, #0x7b                  	// #123
  412fac:	bl	402350 <putc@plt>
  412fb0:	ldr	w0, [x19, #8]
  412fb4:	add	w0, w0, #0x1
  412fb8:	str	w0, [x19, #8]
  412fbc:	strb	wzr, [x19, #13]
  412fc0:	ldr	x19, [sp, #16]
  412fc4:	ldp	x29, x30, [sp], #32
  412fc8:	ret
  412fcc:	stp	x29, x30, [sp, #-16]!
  412fd0:	mov	x29, sp
  412fd4:	mov	w1, #0x7d                  	// #125
  412fd8:	bl	412ba8 <ferror@plt+0x10298>
  412fdc:	ldp	x29, x30, [sp], #16
  412fe0:	ret
  412fe4:	stp	x29, x30, [sp, #-32]!
  412fe8:	mov	x29, sp
  412fec:	str	x19, [sp, #16]
  412ff0:	mov	x19, x0
  412ff4:	bl	412b04 <ferror@plt+0x101f4>
  412ff8:	ldr	x1, [x19]
  412ffc:	mov	w0, #0x5b                  	// #91
  413000:	bl	402350 <putc@plt>
  413004:	ldr	w0, [x19, #8]
  413008:	add	w0, w0, #0x1
  41300c:	str	w0, [x19, #8]
  413010:	strb	wzr, [x19, #13]
  413014:	ldrb	w0, [x19, #12]
  413018:	cbnz	w0, 413028 <ferror@plt+0x10718>
  41301c:	ldr	x19, [sp, #16]
  413020:	ldp	x29, x30, [sp], #32
  413024:	ret
  413028:	ldr	x1, [x19]
  41302c:	mov	w0, #0x20                  	// #32
  413030:	bl	402350 <putc@plt>
  413034:	b	41301c <ferror@plt+0x1070c>
  413038:	stp	x29, x30, [sp, #-32]!
  41303c:	mov	x29, sp
  413040:	str	x19, [sp, #16]
  413044:	mov	x19, x0
  413048:	ldrb	w0, [x0, #12]
  41304c:	cbz	w0, 413058 <ferror@plt+0x10748>
  413050:	ldrb	w0, [x19, #13]
  413054:	cbnz	w0, 413074 <ferror@plt+0x10764>
  413058:	strb	wzr, [x19, #13]
  41305c:	mov	w1, #0x5d                  	// #93
  413060:	mov	x0, x19
  413064:	bl	412ba8 <ferror@plt+0x10298>
  413068:	ldr	x19, [sp, #16]
  41306c:	ldp	x29, x30, [sp], #32
  413070:	ret
  413074:	ldr	x1, [x19]
  413078:	mov	w0, #0x20                  	// #32
  41307c:	bl	402350 <putc@plt>
  413080:	b	413058 <ferror@plt+0x10748>
  413084:	stp	x29, x30, [sp, #-32]!
  413088:	mov	x29, sp
  41308c:	stp	x19, x20, [sp, #16]
  413090:	mov	x19, x0
  413094:	mov	x20, x1
  413098:	bl	412b04 <ferror@plt+0x101f4>
  41309c:	mov	x1, x20
  4130a0:	mov	x0, x19
  4130a4:	bl	412c34 <ferror@plt+0x10324>
  4130a8:	ldp	x19, x20, [sp, #16]
  4130ac:	ldp	x29, x30, [sp], #32
  4130b0:	ret
  4130b4:	stp	x29, x30, [sp, #-16]!
  4130b8:	mov	x29, sp
  4130bc:	adrp	x3, 41a000 <ferror@plt+0x176f0>
  4130c0:	add	x3, x3, #0x28
  4130c4:	adrp	x2, 41a000 <ferror@plt+0x176f0>
  4130c8:	add	x2, x2, #0x20
  4130cc:	tst	w1, #0xff
  4130d0:	csel	x2, x2, x3, ne  // ne = any
  4130d4:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4130d8:	add	x1, x1, #0xd20
  4130dc:	bl	412ef0 <ferror@plt+0x105e0>
  4130e0:	ldp	x29, x30, [sp], #16
  4130e4:	ret
  4130e8:	stp	x29, x30, [sp, #-16]!
  4130ec:	mov	x29, sp
  4130f0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4130f4:	add	x1, x1, #0x1c0
  4130f8:	bl	412ef0 <ferror@plt+0x105e0>
  4130fc:	ldp	x29, x30, [sp], #16
  413100:	ret
  413104:	stp	x29, x30, [sp, #-16]!
  413108:	mov	x29, sp
  41310c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  413110:	add	x1, x1, #0x8c8
  413114:	bl	412ef0 <ferror@plt+0x105e0>
  413118:	ldp	x29, x30, [sp], #16
  41311c:	ret
  413120:	stp	x29, x30, [sp, #-16]!
  413124:	mov	x29, sp
  413128:	and	w2, w1, #0xff
  41312c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413130:	add	x1, x1, #0x1c8
  413134:	bl	412ef0 <ferror@plt+0x105e0>
  413138:	ldp	x29, x30, [sp], #16
  41313c:	ret
  413140:	stp	x29, x30, [sp, #-16]!
  413144:	mov	x29, sp
  413148:	and	w2, w1, #0xffff
  41314c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413150:	add	x1, x1, #0x1d0
  413154:	bl	412ef0 <ferror@plt+0x105e0>
  413158:	ldp	x29, x30, [sp], #16
  41315c:	ret
  413160:	stp	x29, x30, [sp, #-16]!
  413164:	mov	x29, sp
  413168:	mov	w2, w1
  41316c:	adrp	x1, 416000 <ferror@plt+0x136f0>
  413170:	add	x1, x1, #0xbb8
  413174:	bl	412ef0 <ferror@plt+0x105e0>
  413178:	ldp	x29, x30, [sp], #16
  41317c:	ret
  413180:	stp	x29, x30, [sp, #-16]!
  413184:	mov	x29, sp
  413188:	mov	x2, x1
  41318c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413190:	add	x1, x1, #0x1d8
  413194:	bl	412ef0 <ferror@plt+0x105e0>
  413198:	ldp	x29, x30, [sp], #16
  41319c:	ret
  4131a0:	stp	x29, x30, [sp, #-16]!
  4131a4:	mov	x29, sp
  4131a8:	mov	x2, x1
  4131ac:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4131b0:	add	x1, x1, #0x1e0
  4131b4:	bl	412ef0 <ferror@plt+0x105e0>
  4131b8:	ldp	x29, x30, [sp], #16
  4131bc:	ret
  4131c0:	stp	x29, x30, [sp, #-16]!
  4131c4:	mov	x29, sp
  4131c8:	mov	x2, x1
  4131cc:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4131d0:	add	x1, x1, #0x1d8
  4131d4:	bl	412ef0 <ferror@plt+0x105e0>
  4131d8:	ldp	x29, x30, [sp], #16
  4131dc:	ret
  4131e0:	stp	x29, x30, [sp, #-16]!
  4131e4:	mov	x29, sp
  4131e8:	mov	x2, x1
  4131ec:	adrp	x1, 416000 <ferror@plt+0x136f0>
  4131f0:	add	x1, x1, #0x9a0
  4131f4:	bl	412ef0 <ferror@plt+0x105e0>
  4131f8:	ldp	x29, x30, [sp], #16
  4131fc:	ret
  413200:	stp	x29, x30, [sp, #-16]!
  413204:	mov	x29, sp
  413208:	mov	w2, w1
  41320c:	adrp	x1, 419000 <ferror@plt+0x166f0>
  413210:	add	x1, x1, #0xed8
  413214:	bl	412ef0 <ferror@plt+0x105e0>
  413218:	ldp	x29, x30, [sp], #16
  41321c:	ret
  413220:	stp	x29, x30, [sp, #-16]!
  413224:	mov	x29, sp
  413228:	mov	x2, x1
  41322c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413230:	add	x1, x1, #0x1e8
  413234:	bl	412ef0 <ferror@plt+0x105e0>
  413238:	ldp	x29, x30, [sp], #16
  41323c:	ret
  413240:	stp	x29, x30, [sp, #-32]!
  413244:	mov	x29, sp
  413248:	stp	x19, x20, [sp, #16]
  41324c:	mov	x19, x0
  413250:	mov	x20, x2
  413254:	bl	412e78 <ferror@plt+0x10568>
  413258:	mov	x1, x20
  41325c:	mov	x0, x19
  413260:	bl	413084 <ferror@plt+0x10774>
  413264:	ldp	x19, x20, [sp, #16]
  413268:	ldp	x29, x30, [sp], #32
  41326c:	ret
  413270:	stp	x29, x30, [sp, #-32]!
  413274:	mov	x29, sp
  413278:	stp	x19, x20, [sp, #16]
  41327c:	mov	x19, x0
  413280:	and	w20, w2, #0xff
  413284:	bl	412e78 <ferror@plt+0x10568>
  413288:	mov	w1, w20
  41328c:	mov	x0, x19
  413290:	bl	4130b4 <ferror@plt+0x107a4>
  413294:	ldp	x19, x20, [sp, #16]
  413298:	ldp	x29, x30, [sp], #32
  41329c:	ret
  4132a0:	stp	x29, x30, [sp, #-32]!
  4132a4:	mov	x29, sp
  4132a8:	str	x19, [sp, #16]
  4132ac:	str	d8, [sp, #24]
  4132b0:	mov	x19, x0
  4132b4:	fmov	d8, d0
  4132b8:	bl	412e78 <ferror@plt+0x10568>
  4132bc:	fmov	d0, d8
  4132c0:	mov	x0, x19
  4132c4:	bl	413104 <ferror@plt+0x107f4>
  4132c8:	ldr	x19, [sp, #16]
  4132cc:	ldr	d8, [sp, #24]
  4132d0:	ldp	x29, x30, [sp], #32
  4132d4:	ret
  4132d8:	stp	x29, x30, [sp, #-32]!
  4132dc:	mov	x29, sp
  4132e0:	stp	x19, x20, [sp, #16]
  4132e4:	mov	x19, x0
  4132e8:	mov	w20, w2
  4132ec:	bl	412e78 <ferror@plt+0x10568>
  4132f0:	mov	w1, w20
  4132f4:	mov	x0, x19
  4132f8:	bl	413160 <ferror@plt+0x10850>
  4132fc:	ldp	x19, x20, [sp, #16]
  413300:	ldp	x29, x30, [sp], #32
  413304:	ret
  413308:	stp	x29, x30, [sp, #-32]!
  41330c:	mov	x29, sp
  413310:	stp	x19, x20, [sp, #16]
  413314:	mov	x19, x0
  413318:	mov	x20, x2
  41331c:	bl	412e78 <ferror@plt+0x10568>
  413320:	mov	x1, x20
  413324:	mov	x0, x19
  413328:	bl	413180 <ferror@plt+0x10870>
  41332c:	ldp	x19, x20, [sp, #16]
  413330:	ldp	x29, x30, [sp], #32
  413334:	ret
  413338:	stp	x29, x30, [sp, #-32]!
  41333c:	mov	x29, sp
  413340:	stp	x19, x20, [sp, #16]
  413344:	mov	x19, x0
  413348:	mov	x20, x2
  41334c:	bl	412e78 <ferror@plt+0x10568>
  413350:	mov	x1, x20
  413354:	mov	x0, x19
  413358:	bl	4131a0 <ferror@plt+0x10890>
  41335c:	ldp	x19, x20, [sp, #16]
  413360:	ldp	x29, x30, [sp], #32
  413364:	ret
  413368:	stp	x29, x30, [sp, #-32]!
  41336c:	mov	x29, sp
  413370:	stp	x19, x20, [sp, #16]
  413374:	mov	x19, x0
  413378:	and	w20, w2, #0xff
  41337c:	bl	412e78 <ferror@plt+0x10568>
  413380:	mov	w1, w20
  413384:	mov	x0, x19
  413388:	bl	413120 <ferror@plt+0x10810>
  41338c:	ldp	x19, x20, [sp, #16]
  413390:	ldp	x29, x30, [sp], #32
  413394:	ret
  413398:	stp	x29, x30, [sp, #-32]!
  41339c:	mov	x29, sp
  4133a0:	stp	x19, x20, [sp, #16]
  4133a4:	mov	x19, x0
  4133a8:	and	w20, w2, #0xffff
  4133ac:	bl	412e78 <ferror@plt+0x10568>
  4133b0:	mov	w1, w20
  4133b4:	mov	x0, x19
  4133b8:	bl	413140 <ferror@plt+0x10830>
  4133bc:	ldp	x19, x20, [sp, #16]
  4133c0:	ldp	x29, x30, [sp], #32
  4133c4:	ret
  4133c8:	stp	x29, x30, [sp, #-32]!
  4133cc:	mov	x29, sp
  4133d0:	stp	x19, x20, [sp, #16]
  4133d4:	mov	x19, x0
  4133d8:	mov	x20, x2
  4133dc:	bl	412e78 <ferror@plt+0x10568>
  4133e0:	mov	x1, x20
  4133e4:	mov	x0, x19
  4133e8:	bl	4131c0 <ferror@plt+0x108b0>
  4133ec:	ldp	x19, x20, [sp, #16]
  4133f0:	ldp	x29, x30, [sp], #32
  4133f4:	ret
  4133f8:	stp	x29, x30, [sp, #-32]!
  4133fc:	mov	x29, sp
  413400:	stp	x19, x20, [sp, #16]
  413404:	mov	x19, x0
  413408:	mov	x20, x2
  41340c:	bl	412e78 <ferror@plt+0x10568>
  413410:	mov	x1, x20
  413414:	mov	x0, x19
  413418:	bl	4131e0 <ferror@plt+0x108d0>
  41341c:	ldp	x19, x20, [sp, #16]
  413420:	ldp	x29, x30, [sp], #32
  413424:	ret
  413428:	stp	x29, x30, [sp, #-32]!
  41342c:	mov	x29, sp
  413430:	stp	x19, x20, [sp, #16]
  413434:	mov	x19, x0
  413438:	mov	w20, w2
  41343c:	bl	412e78 <ferror@plt+0x10568>
  413440:	mov	w1, w20
  413444:	mov	x0, x19
  413448:	bl	413200 <ferror@plt+0x108f0>
  41344c:	ldp	x19, x20, [sp, #16]
  413450:	ldp	x29, x30, [sp], #32
  413454:	ret
  413458:	stp	x29, x30, [sp, #-32]!
  41345c:	mov	x29, sp
  413460:	stp	x19, x20, [sp, #16]
  413464:	mov	x19, x0
  413468:	mov	x20, x2
  41346c:	bl	412e78 <ferror@plt+0x10568>
  413470:	mov	x1, x20
  413474:	mov	x0, x19
  413478:	bl	413220 <ferror@plt+0x10910>
  41347c:	ldp	x19, x20, [sp, #16]
  413480:	ldp	x29, x30, [sp], #32
  413484:	ret
  413488:	stp	x29, x30, [sp, #-32]!
  41348c:	mov	x29, sp
  413490:	str	x19, [sp, #16]
  413494:	mov	x19, x0
  413498:	bl	412e78 <ferror@plt+0x10568>
  41349c:	mov	x0, x19
  4134a0:	bl	4130e8 <ferror@plt+0x107d8>
  4134a4:	ldr	x19, [sp, #16]
  4134a8:	ldp	x29, x30, [sp], #32
  4134ac:	ret
  4134b0:	stp	x29, x30, [sp, #-48]!
  4134b4:	mov	x29, sp
  4134b8:	stp	xzr, xzr, [sp, #24]
  4134bc:	str	xzr, [sp, #40]
  4134c0:	mov	w2, #0x20                  	// #32
  4134c4:	str	w2, [sp, #16]
  4134c8:	mov	w2, #0x12                  	// #18
  4134cc:	strh	w2, [sp, #20]
  4134d0:	mov	w2, #0x301                 	// #769
  4134d4:	strh	w2, [sp, #22]
  4134d8:	ldr	w2, [x0, #28]
  4134dc:	add	w2, w2, #0x1
  4134e0:	str	w2, [x0, #28]
  4134e4:	str	w2, [x0, #32]
  4134e8:	str	w2, [sp, #24]
  4134ec:	strb	w1, [sp, #32]
  4134f0:	mov	w3, #0x0                   	// #0
  4134f4:	mov	x2, #0x20                  	// #32
  4134f8:	add	x1, sp, #0x10
  4134fc:	ldr	w0, [x0]
  413500:	bl	402690 <send@plt>
  413504:	ldp	x29, x30, [sp], #48
  413508:	ret
  41350c:	stp	x29, x30, [sp, #-48]!
  413510:	mov	x29, sp
  413514:	stp	x19, x20, [sp, #16]
  413518:	stp	x21, x22, [sp, #32]
  41351c:	mov	w22, w0
  413520:	mov	x21, x1
  413524:	mov	w20, w2
  413528:	mov	w2, w20
  41352c:	mov	x1, x21
  413530:	mov	w0, w22
  413534:	bl	402240 <recvmsg@plt>
  413538:	mov	w1, w0
  41353c:	tbz	w0, #31, 41358c <ferror@plt+0x10c7c>
  413540:	bl	402870 <__errno_location@plt>
  413544:	mov	x19, x0
  413548:	ldr	w0, [x0]
  41354c:	cmp	w0, #0x4
  413550:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  413554:	b.eq	413528 <ferror@plt+0x10c18>  // b.none
  413558:	adrp	x1, 42f000 <ferror@plt+0x2c6f0>
  41355c:	ldr	x1, [x1, #3984]
  413560:	ldr	x20, [x1]
  413564:	bl	402530 <strerror@plt>
  413568:	ldr	w3, [x19]
  41356c:	mov	x2, x0
  413570:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413574:	add	x1, x1, #0x210
  413578:	mov	x0, x20
  41357c:	bl	4028d0 <fprintf@plt>
  413580:	ldr	w1, [x19]
  413584:	neg	w1, w1
  413588:	b	413590 <ferror@plt+0x10c80>
  41358c:	cbz	w0, 4135a4 <ferror@plt+0x10c94>
  413590:	mov	w0, w1
  413594:	ldp	x19, x20, [sp, #16]
  413598:	ldp	x21, x22, [sp, #32]
  41359c:	ldp	x29, x30, [sp], #48
  4135a0:	ret
  4135a4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4135a8:	ldr	x0, [x0, #3984]
  4135ac:	ldr	x3, [x0]
  4135b0:	mov	x2, #0xf                   	// #15
  4135b4:	mov	x1, #0x1                   	// #1
  4135b8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4135bc:	add	x0, x0, #0x230
  4135c0:	bl	4026d0 <fwrite@plt>
  4135c4:	mov	w1, #0xffffffc3            	// #-61
  4135c8:	b	413590 <ferror@plt+0x10c80>
  4135cc:	stp	x29, x30, [sp, #-64]!
  4135d0:	mov	x29, sp
  4135d4:	stp	x19, x20, [sp, #16]
  4135d8:	stp	x21, x22, [sp, #32]
  4135dc:	stp	x23, x24, [sp, #48]
  4135e0:	mov	w23, w0
  4135e4:	mov	x20, x1
  4135e8:	mov	x22, x2
  4135ec:	ldr	x21, [x1, #16]
  4135f0:	str	xzr, [x21]
  4135f4:	str	xzr, [x21, #8]
  4135f8:	mov	w2, #0x22                  	// #34
  4135fc:	bl	41350c <ferror@plt+0x10bfc>
  413600:	mov	w19, w0
  413604:	tbnz	w0, #31, 413650 <ferror@plt+0x10d40>
  413608:	cmp	w0, #0x8, lsl #12
  41360c:	mov	w0, #0x8000                	// #32768
  413610:	csel	w19, w19, w0, ge  // ge = tcont
  413614:	sxtw	x19, w19
  413618:	mov	x0, x19
  41361c:	bl	402410 <malloc@plt>
  413620:	mov	x24, x0
  413624:	cbz	x0, 413668 <ferror@plt+0x10d58>
  413628:	str	x0, [x21]
  41362c:	str	x19, [x21, #8]
  413630:	mov	w2, #0x0                   	// #0
  413634:	mov	x1, x20
  413638:	mov	w0, w23
  41363c:	bl	41350c <ferror@plt+0x10bfc>
  413640:	mov	w19, w0
  413644:	tbnz	w0, #31, 413690 <ferror@plt+0x10d80>
  413648:	cbz	x22, 41369c <ferror@plt+0x10d8c>
  41364c:	str	x24, [x22]
  413650:	mov	w0, w19
  413654:	ldp	x19, x20, [sp, #16]
  413658:	ldp	x21, x22, [sp, #32]
  41365c:	ldp	x23, x24, [sp, #48]
  413660:	ldp	x29, x30, [sp], #64
  413664:	ret
  413668:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41366c:	ldr	x0, [x0, #3984]
  413670:	ldr	x3, [x0]
  413674:	mov	x2, #0x20                  	// #32
  413678:	mov	x1, #0x1                   	// #1
  41367c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413680:	add	x0, x0, #0x240
  413684:	bl	4026d0 <fwrite@plt>
  413688:	mov	w19, #0xfffffff4            	// #-12
  41368c:	b	413650 <ferror@plt+0x10d40>
  413690:	mov	x0, x24
  413694:	bl	402660 <free@plt>
  413698:	b	413650 <ferror@plt+0x10d40>
  41369c:	mov	x0, x24
  4136a0:	bl	402660 <free@plt>
  4136a4:	b	413650 <ferror@plt+0x10d40>
  4136a8:	mov	w0, #0x0                   	// #0
  4136ac:	ret
  4136b0:	stp	x29, x30, [sp, #-240]!
  4136b4:	mov	x29, sp
  4136b8:	stp	x19, x20, [sp, #16]
  4136bc:	stp	x23, x24, [sp, #48]
  4136c0:	stp	x25, x26, [sp, #64]
  4136c4:	mov	x24, x0
  4136c8:	str	x2, [sp, #120]
  4136cc:	mov	x25, x3
  4136d0:	and	w0, w4, #0xff
  4136d4:	str	w0, [sp, #132]
  4136d8:	str	x5, [sp, #136]
  4136dc:	str	xzr, [sp, #224]
  4136e0:	str	wzr, [sp, #232]
  4136e4:	mov	w0, #0x10                  	// #16
  4136e8:	strh	w0, [sp, #224]
  4136ec:	stp	xzr, xzr, [sp, #160]
  4136f0:	stp	xzr, xzr, [sp, #176]
  4136f4:	stp	xzr, xzr, [sp, #192]
  4136f8:	add	x0, sp, #0xe0
  4136fc:	str	x0, [sp, #152]
  413700:	mov	w0, #0xc                   	// #12
  413704:	str	w0, [sp, #160]
  413708:	str	x1, [sp, #168]
  41370c:	str	x2, [sp, #176]
  413710:	cbz	x2, 413754 <ferror@plt+0x10e44>
  413714:	mov	x0, x1
  413718:	add	x2, x1, x2, lsl #4
  41371c:	b	41372c <ferror@plt+0x10e1c>
  413720:	add	x0, x0, #0x10
  413724:	cmp	x0, x2
  413728:	b.eq	413758 <ferror@plt+0x10e48>  // b.none
  41372c:	ldr	x1, [x0]
  413730:	ldr	w23, [x24, #28]
  413734:	add	w23, w23, #0x1
  413738:	str	w23, [x24, #28]
  41373c:	str	w23, [x1, #8]
  413740:	cbnz	x25, 413720 <ferror@plt+0x10e10>
  413744:	ldrh	w3, [x1, #6]
  413748:	orr	w3, w3, #0x4
  41374c:	strh	w3, [x1, #6]
  413750:	b	413720 <ferror@plt+0x10e10>
  413754:	mov	w23, #0x0                   	// #0
  413758:	mov	w2, #0x0                   	// #0
  41375c:	add	x1, sp, #0x98
  413760:	ldr	w0, [x24]
  413764:	bl	4024b0 <sendmsg@plt>
  413768:	tbnz	w0, #31, 413804 <ferror@plt+0x10ef4>
  41376c:	stp	x21, x22, [sp, #32]
  413770:	stp	x27, x28, [sp, #80]
  413774:	add	x0, sp, #0xd0
  413778:	str	x0, [sp, #168]
  41377c:	mov	x0, #0x1                   	// #1
  413780:	str	x0, [sp, #176]
  413784:	str	xzr, [sp, #96]
  413788:	add	x0, sp, #0x90
  41378c:	str	x0, [sp, #104]
  413790:	add	x0, sp, #0x98
  413794:	str	x0, [sp, #112]
  413798:	mov	w26, w23
  41379c:	ldr	x0, [sp, #120]
  4137a0:	sub	x26, x26, x0
  4137a4:	ldr	w0, [sp, #96]
  4137a8:	str	w0, [sp, #128]
  4137ac:	ldr	x2, [sp, #104]
  4137b0:	ldr	x1, [sp, #112]
  4137b4:	ldr	w0, [x24]
  4137b8:	bl	4135cc <ferror@plt+0x10cbc>
  4137bc:	mov	w20, w0
  4137c0:	tbnz	w0, #31, 413ac0 <ferror@plt+0x111b0>
  4137c4:	ldr	w2, [sp, #160]
  4137c8:	cmp	w2, #0xc
  4137cc:	b.ne	413818 <ferror@plt+0x10f08>  // b.any
  4137d0:	ldr	x21, [sp, #144]
  4137d4:	mov	w22, w0
  4137d8:	cmp	w0, #0xf
  4137dc:	b.ls	413a54 <ferror@plt+0x11144>  // b.plast
  4137e0:	ldr	w19, [x21]
  4137e4:	mov	w2, w19
  4137e8:	subs	w3, w19, #0x10
  4137ec:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  4137f0:	b.lt	413838 <ferror@plt+0x10f28>  // b.tstop
  4137f4:	adrp	x27, 42f000 <ferror@plt+0x2c6f0>
  4137f8:	ldr	x27, [x27, #3984]
  4137fc:	adrp	x28, 41a000 <ferror@plt+0x176f0>
  413800:	b	4138dc <ferror@plt+0x10fcc>
  413804:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413808:	add	x0, x0, #0x268
  41380c:	bl	402290 <perror@plt>
  413810:	mov	w20, #0xffffffff            	// #-1
  413814:	b	413874 <ferror@plt+0x10f64>
  413818:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41381c:	add	x1, x1, #0x288
  413820:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413824:	ldr	x0, [x0, #3984]
  413828:	ldr	x0, [x0]
  41382c:	bl	4028d0 <fprintf@plt>
  413830:	mov	w0, #0x1                   	// #1
  413834:	bl	402270 <exit@plt>
  413838:	ldr	w0, [sp, #200]
  41383c:	tbz	w0, #5, 41388c <ferror@plt+0x10f7c>
  413840:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413844:	ldr	x0, [x0, #3984]
  413848:	ldr	x3, [x0]
  41384c:	mov	x2, #0x12                  	// #18
  413850:	mov	x1, #0x1                   	// #1
  413854:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413858:	add	x0, x0, #0x2a8
  41385c:	bl	4026d0 <fwrite@plt>
  413860:	ldr	x0, [sp, #144]
  413864:	bl	402660 <free@plt>
  413868:	mov	w20, #0xffffffff            	// #-1
  41386c:	ldp	x21, x22, [sp, #32]
  413870:	ldp	x27, x28, [sp, #80]
  413874:	mov	w0, w20
  413878:	ldp	x19, x20, [sp, #16]
  41387c:	ldp	x23, x24, [sp, #48]
  413880:	ldp	x25, x26, [sp, #64]
  413884:	ldp	x29, x30, [sp], #240
  413888:	ret
  41388c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413890:	add	x1, x1, #0x2c0
  413894:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413898:	ldr	x0, [x0, #3984]
  41389c:	ldr	x0, [x0]
  4138a0:	bl	4028d0 <fprintf@plt>
  4138a4:	mov	w0, #0x1                   	// #1
  4138a8:	bl	402270 <exit@plt>
  4138ac:	add	w19, w19, #0x3
  4138b0:	and	w19, w19, #0xfffffffc
  4138b4:	sub	w20, w22, w19
  4138b8:	add	x21, x21, w19, uxtw
  4138bc:	mov	w22, w20
  4138c0:	cmp	w20, #0xf
  4138c4:	b.ls	413a54 <ferror@plt+0x11144>  // b.plast
  4138c8:	ldr	w19, [x21]
  4138cc:	mov	w2, w19
  4138d0:	subs	w3, w19, #0x10
  4138d4:	ccmp	w20, w19, #0x1, pl  // pl = nfrst
  4138d8:	b.lt	413838 <ferror@plt+0x10f28>  // b.tstop
  4138dc:	ldr	w0, [sp, #228]
  4138e0:	cbnz	w0, 4138ac <ferror@plt+0x10f9c>
  4138e4:	ldr	w1, [x21, #12]
  4138e8:	ldr	w0, [x24, #8]
  4138ec:	cmp	w1, w0
  4138f0:	b.ne	4138ac <ferror@plt+0x10f9c>  // b.any
  4138f4:	ldr	w0, [x21, #8]
  4138f8:	cmp	w0, w23
  4138fc:	b.hi	4138ac <ferror@plt+0x10f9c>  // b.pmore
  413900:	cmp	x26, w0, uxtw
  413904:	b.hi	4138ac <ferror@plt+0x10f9c>  // b.pmore
  413908:	ldrh	w0, [x21, #4]
  41390c:	cmp	w0, #0x2
  413910:	b.eq	413940 <ferror@plt+0x11030>  // b.none
  413914:	cbnz	x25, 413a3c <ferror@plt+0x1112c>
  413918:	ldr	x3, [x27]
  41391c:	mov	x2, #0x14                  	// #20
  413920:	mov	x1, #0x1                   	// #1
  413924:	add	x0, x28, #0x2f8
  413928:	bl	4026d0 <fwrite@plt>
  41392c:	add	w19, w19, #0x3
  413930:	and	w19, w19, #0xfffffffc
  413934:	sub	w20, w22, w19
  413938:	add	x21, x21, w19, uxtw
  41393c:	b	4138bc <ferror@plt+0x10fac>
  413940:	ldr	w20, [x21, #16]
  413944:	cmp	w3, #0x13
  413948:	b.ls	4139a8 <ferror@plt+0x11098>  // b.plast
  41394c:	cbz	w20, 4139e0 <ferror@plt+0x110d0>
  413950:	bl	402870 <__errno_location@plt>
  413954:	neg	w1, w20
  413958:	str	w1, [x0]
  41395c:	ldr	w0, [x24, #36]
  413960:	ldr	w1, [sp, #132]
  413964:	cmp	w1, #0x0
  413968:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  41396c:	b.ne	4139f0 <ferror@plt+0x110e0>  // b.any
  413970:	cbz	x25, 413a30 <ferror@plt+0x11120>
  413974:	ldr	x0, [sp, #144]
  413978:	str	x0, [x25]
  41397c:	ldr	x0, [sp, #96]
  413980:	add	x0, x0, #0x1
  413984:	ldr	x1, [sp, #120]
  413988:	cmp	x1, x0
  41398c:	b.hi	413a68 <ferror@plt+0x11158>  // b.pmore
  413990:	cmp	w20, #0x0
  413994:	ldr	w0, [sp, #128]
  413998:	csinv	w20, w20, w0, eq  // eq = none
  41399c:	ldp	x21, x22, [sp, #32]
  4139a0:	ldp	x27, x28, [sp, #80]
  4139a4:	b	413874 <ferror@plt+0x10f64>
  4139a8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4139ac:	ldr	x0, [x0, #3984]
  4139b0:	ldr	x3, [x0]
  4139b4:	mov	x2, #0x10                  	// #16
  4139b8:	mov	x1, #0x1                   	// #1
  4139bc:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4139c0:	add	x0, x0, #0x158
  4139c4:	bl	4026d0 <fwrite@plt>
  4139c8:	ldr	x0, [sp, #144]
  4139cc:	bl	402660 <free@plt>
  4139d0:	mov	w20, #0xffffffff            	// #-1
  4139d4:	ldp	x21, x22, [sp, #32]
  4139d8:	ldp	x27, x28, [sp, #80]
  4139dc:	b	413874 <ferror@plt+0x10f64>
  4139e0:	ldr	x1, [sp, #136]
  4139e4:	mov	x0, x21
  4139e8:	bl	4136a8 <ferror@plt+0x10d98>
  4139ec:	b	413970 <ferror@plt+0x11060>
  4139f0:	ldr	x1, [sp, #136]
  4139f4:	mov	x0, x21
  4139f8:	bl	4136a8 <ferror@plt+0x10d98>
  4139fc:	cbnz	w0, 413970 <ferror@plt+0x11060>
  413a00:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413a04:	ldr	x0, [x0, #3984]
  413a08:	ldr	x19, [x0]
  413a0c:	ldr	w0, [x21, #16]
  413a10:	neg	w0, w0
  413a14:	bl	402530 <strerror@plt>
  413a18:	mov	x2, x0
  413a1c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413a20:	add	x1, x1, #0x2e0
  413a24:	mov	x0, x19
  413a28:	bl	4028d0 <fprintf@plt>
  413a2c:	b	413970 <ferror@plt+0x11060>
  413a30:	ldr	x0, [sp, #144]
  413a34:	bl	402660 <free@plt>
  413a38:	b	41397c <ferror@plt+0x1106c>
  413a3c:	ldr	x0, [sp, #144]
  413a40:	str	x0, [x25]
  413a44:	mov	w20, #0x0                   	// #0
  413a48:	ldp	x21, x22, [sp, #32]
  413a4c:	ldp	x27, x28, [sp, #80]
  413a50:	b	413874 <ferror@plt+0x10f64>
  413a54:	ldr	x0, [sp, #144]
  413a58:	bl	402660 <free@plt>
  413a5c:	ldr	w0, [sp, #200]
  413a60:	tbnz	w0, #5, 413a78 <ferror@plt+0x11168>
  413a64:	cbnz	w20, 413a9c <ferror@plt+0x1118c>
  413a68:	ldr	x0, [sp, #96]
  413a6c:	add	x0, x0, #0x1
  413a70:	str	x0, [sp, #96]
  413a74:	b	4137a4 <ferror@plt+0x10e94>
  413a78:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413a7c:	ldr	x0, [x0, #3984]
  413a80:	ldr	x3, [x0]
  413a84:	mov	x2, #0x12                  	// #18
  413a88:	mov	x1, #0x1                   	// #1
  413a8c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413a90:	add	x0, x0, #0x310
  413a94:	bl	4026d0 <fwrite@plt>
  413a98:	b	413a68 <ferror@plt+0x11158>
  413a9c:	mov	w2, w20
  413aa0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413aa4:	add	x1, x1, #0x328
  413aa8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413aac:	ldr	x0, [x0, #3984]
  413ab0:	ldr	x0, [x0]
  413ab4:	bl	4028d0 <fprintf@plt>
  413ab8:	mov	w0, #0x1                   	// #1
  413abc:	bl	402270 <exit@plt>
  413ac0:	ldp	x21, x22, [sp, #32]
  413ac4:	ldp	x27, x28, [sp, #80]
  413ac8:	b	413874 <ferror@plt+0x10f64>
  413acc:	mov	w0, #0x0                   	// #0
  413ad0:	ret
  413ad4:	stp	x29, x30, [sp, #-48]!
  413ad8:	mov	x29, sp
  413adc:	str	x19, [sp, #16]
  413ae0:	mov	x19, x0
  413ae4:	mov	w0, #0x1                   	// #1
  413ae8:	str	w0, [sp, #44]
  413aec:	mov	w4, #0x4                   	// #4
  413af0:	add	x3, sp, #0x2c
  413af4:	mov	w2, #0xc                   	// #12
  413af8:	mov	w1, #0x10e                 	// #270
  413afc:	ldr	w0, [x19]
  413b00:	bl	402420 <setsockopt@plt>
  413b04:	tbnz	w0, #31, 413b14 <ferror@plt+0x11204>
  413b08:	ldr	w0, [x19, #48]
  413b0c:	orr	w0, w0, #0x4
  413b10:	str	w0, [x19, #48]
  413b14:	ldr	x19, [sp, #16]
  413b18:	ldp	x29, x30, [sp], #48
  413b1c:	ret
  413b20:	stp	x29, x30, [sp, #-32]!
  413b24:	mov	x29, sp
  413b28:	str	w1, [sp, #28]
  413b2c:	mov	w4, #0x4                   	// #4
  413b30:	add	x3, sp, #0x1c
  413b34:	mov	w2, #0x1                   	// #1
  413b38:	mov	w1, #0x10e                 	// #270
  413b3c:	ldr	w0, [x0]
  413b40:	bl	402420 <setsockopt@plt>
  413b44:	ldp	x29, x30, [sp], #32
  413b48:	ret
  413b4c:	stp	x29, x30, [sp, #-32]!
  413b50:	mov	x29, sp
  413b54:	str	x19, [sp, #16]
  413b58:	mov	x19, x0
  413b5c:	ldr	w0, [x0]
  413b60:	tbz	w0, #31, 413b70 <ferror@plt+0x11260>
  413b64:	ldr	x19, [sp, #16]
  413b68:	ldp	x29, x30, [sp], #32
  413b6c:	ret
  413b70:	bl	402540 <close@plt>
  413b74:	mov	w0, #0xffffffff            	// #-1
  413b78:	str	w0, [x19]
  413b7c:	b	413b64 <ferror@plt+0x11254>
  413b80:	stp	x29, x30, [sp, #-64]!
  413b84:	mov	x29, sp
  413b88:	stp	x19, x20, [sp, #16]
  413b8c:	str	x21, [sp, #32]
  413b90:	mov	x19, x0
  413b94:	mov	w21, w1
  413b98:	mov	w0, #0x8000                	// #32768
  413b9c:	str	w0, [sp, #56]
  413ba0:	mov	w0, #0x1                   	// #1
  413ba4:	str	w0, [sp, #52]
  413ba8:	stp	xzr, xzr, [x19]
  413bac:	stp	xzr, xzr, [x19, #16]
  413bb0:	stp	xzr, xzr, [x19, #32]
  413bb4:	str	xzr, [x19, #48]
  413bb8:	str	w2, [x19, #36]
  413bbc:	mov	w1, #0x3                   	// #3
  413bc0:	movk	w1, #0x8, lsl #16
  413bc4:	mov	w0, #0x10                  	// #16
  413bc8:	bl	4026f0 <socket@plt>
  413bcc:	str	w0, [x19]
  413bd0:	tbnz	w0, #31, 413ca4 <ferror@plt+0x11394>
  413bd4:	mov	w4, #0x4                   	// #4
  413bd8:	add	x3, sp, #0x38
  413bdc:	mov	w2, #0x7                   	// #7
  413be0:	mov	w1, #0x1                   	// #1
  413be4:	bl	402420 <setsockopt@plt>
  413be8:	tbnz	w0, #31, 413cb8 <ferror@plt+0x113a8>
  413bec:	mov	w4, #0x4                   	// #4
  413bf0:	adrp	x3, 42f000 <ferror@plt+0x2c6f0>
  413bf4:	ldr	x3, [x3, #4024]
  413bf8:	mov	w2, #0x8                   	// #8
  413bfc:	mov	w1, #0x1                   	// #1
  413c00:	ldr	w0, [x19]
  413c04:	bl	402420 <setsockopt@plt>
  413c08:	tbnz	w0, #31, 413ccc <ferror@plt+0x113bc>
  413c0c:	mov	x20, x19
  413c10:	mov	w4, #0x4                   	// #4
  413c14:	add	x3, sp, #0x34
  413c18:	mov	w2, #0xb                   	// #11
  413c1c:	mov	w1, #0x10e                 	// #270
  413c20:	ldr	w0, [x20], #4
  413c24:	bl	402420 <setsockopt@plt>
  413c28:	stur	wzr, [x19, #6]
  413c2c:	strh	wzr, [x19, #10]
  413c30:	mov	w0, #0x10                  	// #16
  413c34:	strh	w0, [x19, #4]
  413c38:	str	w21, [x19, #12]
  413c3c:	mov	w2, #0xc                   	// #12
  413c40:	mov	x1, x20
  413c44:	ldr	w0, [x19]
  413c48:	bl	4022f0 <bind@plt>
  413c4c:	tbnz	w0, #31, 413ce0 <ferror@plt+0x113d0>
  413c50:	mov	w0, #0xc                   	// #12
  413c54:	str	w0, [sp, #60]
  413c58:	add	x2, sp, #0x3c
  413c5c:	mov	x1, x20
  413c60:	ldr	w0, [x19]
  413c64:	bl	4028b0 <getsockname@plt>
  413c68:	tbnz	w0, #31, 413cf4 <ferror@plt+0x113e4>
  413c6c:	ldr	w2, [sp, #60]
  413c70:	cmp	w2, #0xc
  413c74:	b.ne	413d08 <ferror@plt+0x113f8>  // b.any
  413c78:	ldrh	w2, [x19, #4]
  413c7c:	cmp	w2, #0x10
  413c80:	b.ne	413d28 <ferror@plt+0x11418>  // b.any
  413c84:	mov	x0, #0x0                   	// #0
  413c88:	bl	402400 <time@plt>
  413c8c:	str	w0, [x19, #28]
  413c90:	mov	w0, #0x0                   	// #0
  413c94:	ldp	x19, x20, [sp, #16]
  413c98:	ldr	x21, [sp, #32]
  413c9c:	ldp	x29, x30, [sp], #64
  413ca0:	ret
  413ca4:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413ca8:	add	x0, x0, #0x340
  413cac:	bl	402290 <perror@plt>
  413cb0:	mov	w0, #0xffffffff            	// #-1
  413cb4:	b	413c94 <ferror@plt+0x11384>
  413cb8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413cbc:	add	x0, x0, #0x360
  413cc0:	bl	402290 <perror@plt>
  413cc4:	mov	w0, #0xffffffff            	// #-1
  413cc8:	b	413c94 <ferror@plt+0x11384>
  413ccc:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413cd0:	add	x0, x0, #0x370
  413cd4:	bl	402290 <perror@plt>
  413cd8:	mov	w0, #0xffffffff            	// #-1
  413cdc:	b	413c94 <ferror@plt+0x11384>
  413ce0:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413ce4:	add	x0, x0, #0x380
  413ce8:	bl	402290 <perror@plt>
  413cec:	mov	w0, #0xffffffff            	// #-1
  413cf0:	b	413c94 <ferror@plt+0x11384>
  413cf4:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  413cf8:	add	x0, x0, #0x3a0
  413cfc:	bl	402290 <perror@plt>
  413d00:	mov	w0, #0xffffffff            	// #-1
  413d04:	b	413c94 <ferror@plt+0x11384>
  413d08:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413d0c:	add	x1, x1, #0x3b8
  413d10:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413d14:	ldr	x0, [x0, #3984]
  413d18:	ldr	x0, [x0]
  413d1c:	bl	4028d0 <fprintf@plt>
  413d20:	mov	w0, #0xffffffff            	// #-1
  413d24:	b	413c94 <ferror@plt+0x11384>
  413d28:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  413d2c:	add	x1, x1, #0x3d8
  413d30:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  413d34:	ldr	x0, [x0, #3984]
  413d38:	ldr	x0, [x0]
  413d3c:	bl	4028d0 <fprintf@plt>
  413d40:	mov	w0, #0xffffffff            	// #-1
  413d44:	b	413c94 <ferror@plt+0x11384>
  413d48:	stp	x29, x30, [sp, #-16]!
  413d4c:	mov	x29, sp
  413d50:	mov	w2, #0x0                   	// #0
  413d54:	bl	413b80 <ferror@plt+0x11270>
  413d58:	ldp	x29, x30, [sp], #16
  413d5c:	ret
  413d60:	stp	x29, x30, [sp, #-192]!
  413d64:	mov	x29, sp
  413d68:	str	x19, [sp, #16]
  413d6c:	mov	x19, x0
  413d70:	stp	xzr, xzr, [sp, #48]
  413d74:	stp	xzr, xzr, [sp, #64]
  413d78:	stp	xzr, xzr, [sp, #80]
  413d7c:	stp	xzr, xzr, [sp, #96]
  413d80:	stp	xzr, xzr, [sp, #112]
  413d84:	stp	xzr, xzr, [sp, #128]
  413d88:	stp	xzr, xzr, [sp, #144]
  413d8c:	stp	xzr, xzr, [sp, #160]
  413d90:	stp	xzr, xzr, [sp, #176]
  413d94:	mov	w0, #0x18                  	// #24
  413d98:	str	w0, [sp, #40]
  413d9c:	mov	w0, #0x6a                  	// #106
  413da0:	strh	w0, [sp, #44]
  413da4:	mov	w0, #0x301                 	// #769
  413da8:	strh	w0, [sp, #46]
  413dac:	ldr	w0, [x19, #28]
  413db0:	add	w0, w0, #0x1
  413db4:	str	w0, [x19, #28]
  413db8:	str	w0, [x19, #32]
  413dbc:	str	w0, [sp, #48]
  413dc0:	strb	w1, [sp, #56]
  413dc4:	cbz	x2, 413dd8 <ferror@plt+0x114c8>
  413dc8:	mov	w1, #0x98                  	// #152
  413dcc:	add	x0, sp, #0x28
  413dd0:	blr	x2
  413dd4:	cbnz	w0, 413dec <ferror@plt+0x114dc>
  413dd8:	mov	w3, #0x0                   	// #0
  413ddc:	mov	x2, #0x98                  	// #152
  413de0:	add	x1, sp, #0x28
  413de4:	ldr	w0, [x19]
  413de8:	bl	402690 <send@plt>
  413dec:	ldr	x19, [sp, #16]
  413df0:	ldp	x29, x30, [sp], #192
  413df4:	ret
  413df8:	stp	x29, x30, [sp, #-192]!
  413dfc:	mov	x29, sp
  413e00:	str	x19, [sp, #16]
  413e04:	mov	x19, x0
  413e08:	stp	xzr, xzr, [sp, #48]
  413e0c:	stp	xzr, xzr, [sp, #64]
  413e10:	stp	xzr, xzr, [sp, #80]
  413e14:	stp	xzr, xzr, [sp, #96]
  413e18:	stp	xzr, xzr, [sp, #112]
  413e1c:	stp	xzr, xzr, [sp, #128]
  413e20:	stp	xzr, xzr, [sp, #144]
  413e24:	stp	xzr, xzr, [sp, #160]
  413e28:	stp	xzr, xzr, [sp, #176]
  413e2c:	mov	w0, #0x18                  	// #24
  413e30:	str	w0, [sp, #40]
  413e34:	mov	w0, #0x16                  	// #22
  413e38:	strh	w0, [sp, #44]
  413e3c:	mov	w0, #0x301                 	// #769
  413e40:	strh	w0, [sp, #46]
  413e44:	ldr	w0, [x19, #28]
  413e48:	add	w0, w0, #0x1
  413e4c:	str	w0, [x19, #28]
  413e50:	str	w0, [x19, #32]
  413e54:	str	w0, [sp, #48]
  413e58:	strb	w1, [sp, #56]
  413e5c:	cbz	x2, 413e70 <ferror@plt+0x11560>
  413e60:	mov	w1, #0x98                  	// #152
  413e64:	add	x0, sp, #0x28
  413e68:	blr	x2
  413e6c:	cbnz	w0, 413e84 <ferror@plt+0x11574>
  413e70:	mov	w3, #0x0                   	// #0
  413e74:	mov	x2, #0x98                  	// #152
  413e78:	add	x1, sp, #0x28
  413e7c:	ldr	w0, [x19]
  413e80:	bl	402690 <send@plt>
  413e84:	ldr	x19, [sp, #16]
  413e88:	ldp	x29, x30, [sp], #192
  413e8c:	ret
  413e90:	stp	x29, x30, [sp, #-48]!
  413e94:	mov	x29, sp
  413e98:	stp	xzr, xzr, [sp, #24]
  413e9c:	str	wzr, [sp, #40]
  413ea0:	mov	w2, #0x1c                  	// #28
  413ea4:	str	w2, [sp, #16]
  413ea8:	mov	w2, #0x4a                  	// #74
  413eac:	strh	w2, [sp, #20]
  413eb0:	mov	w2, #0x301                 	// #769
  413eb4:	strh	w2, [sp, #22]
  413eb8:	ldr	w2, [x0, #28]
  413ebc:	add	w2, w2, #0x1
  413ec0:	str	w2, [x0, #28]
  413ec4:	str	w2, [x0, #32]
  413ec8:	str	w2, [sp, #24]
  413ecc:	strb	w1, [sp, #32]
  413ed0:	mov	w3, #0x0                   	// #0
  413ed4:	mov	x2, #0x1c                  	// #28
  413ed8:	add	x1, sp, #0x10
  413edc:	ldr	w0, [x0]
  413ee0:	bl	402690 <send@plt>
  413ee4:	ldp	x29, x30, [sp], #48
  413ee8:	ret
  413eec:	stp	x29, x30, [sp, #-192]!
  413ef0:	mov	x29, sp
  413ef4:	str	x19, [sp, #16]
  413ef8:	mov	x19, x0
  413efc:	stp	xzr, xzr, [sp, #40]
  413f00:	stp	xzr, xzr, [sp, #56]
  413f04:	stp	xzr, xzr, [sp, #72]
  413f08:	stp	xzr, xzr, [sp, #88]
  413f0c:	stp	xzr, xzr, [sp, #104]
  413f10:	stp	xzr, xzr, [sp, #120]
  413f14:	stp	xzr, xzr, [sp, #136]
  413f18:	stp	xzr, xzr, [sp, #152]
  413f1c:	stp	xzr, xzr, [sp, #168]
  413f20:	str	wzr, [sp, #184]
  413f24:	mov	w0, #0x1c                  	// #28
  413f28:	str	w0, [sp, #32]
  413f2c:	mov	w0, #0x1a                  	// #26
  413f30:	strh	w0, [sp, #36]
  413f34:	mov	w0, #0x301                 	// #769
  413f38:	strh	w0, [sp, #38]
  413f3c:	ldr	w0, [x19, #28]
  413f40:	add	w0, w0, #0x1
  413f44:	str	w0, [x19, #28]
  413f48:	str	w0, [x19, #32]
  413f4c:	str	w0, [sp, #40]
  413f50:	strb	w1, [sp, #48]
  413f54:	cbz	x2, 413f68 <ferror@plt+0x11658>
  413f58:	mov	w1, #0x9c                  	// #156
  413f5c:	add	x0, sp, #0x20
  413f60:	blr	x2
  413f64:	cbnz	w0, 413f7c <ferror@plt+0x1166c>
  413f68:	mov	w3, #0x0                   	// #0
  413f6c:	mov	x2, #0x9c                  	// #156
  413f70:	add	x1, sp, #0x20
  413f74:	ldr	w0, [x19]
  413f78:	bl	402690 <send@plt>
  413f7c:	ldr	x19, [sp, #16]
  413f80:	ldp	x29, x30, [sp], #192
  413f84:	ret
  413f88:	stp	x29, x30, [sp, #-48]!
  413f8c:	mov	x29, sp
  413f90:	stp	xzr, xzr, [sp, #24]
  413f94:	str	wzr, [sp, #40]
  413f98:	mov	w2, #0x1c                  	// #28
  413f9c:	str	w2, [sp, #16]
  413fa0:	mov	w2, #0x22                  	// #34
  413fa4:	strh	w2, [sp, #20]
  413fa8:	mov	w2, #0x301                 	// #769
  413fac:	strh	w2, [sp, #22]
  413fb0:	ldr	w2, [x0, #28]
  413fb4:	add	w2, w2, #0x1
  413fb8:	str	w2, [x0, #28]
  413fbc:	str	w2, [x0, #32]
  413fc0:	str	w2, [sp, #24]
  413fc4:	strb	w1, [sp, #32]
  413fc8:	mov	w3, #0x0                   	// #0
  413fcc:	mov	x2, #0x1c                  	// #28
  413fd0:	add	x1, sp, #0x10
  413fd4:	ldr	w0, [x0]
  413fd8:	bl	402690 <send@plt>
  413fdc:	ldp	x29, x30, [sp], #48
  413fe0:	ret
  413fe4:	stp	x29, x30, [sp, #-336]!
  413fe8:	mov	x29, sp
  413fec:	stp	x19, x20, [sp, #16]
  413ff0:	str	x21, [sp, #32]
  413ff4:	mov	x19, x0
  413ff8:	mov	w21, w1
  413ffc:	mov	x20, x2
  414000:	mov	x2, #0x11c                 	// #284
  414004:	mov	w1, #0x0                   	// #0
  414008:	add	x0, sp, #0x30
  41400c:	bl	402490 <memset@plt>
  414010:	mov	w0, #0x1c                  	// #28
  414014:	str	w0, [sp, #48]
  414018:	mov	w0, #0x1e                  	// #30
  41401c:	strh	w0, [sp, #52]
  414020:	mov	w0, #0x301                 	// #769
  414024:	strh	w0, [sp, #54]
  414028:	ldr	w0, [x19, #28]
  41402c:	add	w0, w0, #0x1
  414030:	str	w0, [x19, #28]
  414034:	str	w0, [x19, #32]
  414038:	str	w0, [sp, #56]
  41403c:	strb	w21, [sp, #64]
  414040:	cbz	x20, 414054 <ferror@plt+0x11744>
  414044:	mov	w1, #0x11c                 	// #284
  414048:	add	x0, sp, #0x30
  41404c:	blr	x20
  414050:	cbnz	w0, 414068 <ferror@plt+0x11758>
  414054:	mov	w3, #0x0                   	// #0
  414058:	mov	x2, #0x11c                 	// #284
  41405c:	add	x1, sp, #0x30
  414060:	ldr	w0, [x19]
  414064:	bl	402690 <send@plt>
  414068:	ldp	x19, x20, [sp, #16]
  41406c:	ldr	x21, [sp, #32]
  414070:	ldp	x29, x30, [sp], #336
  414074:	ret
  414078:	stp	x29, x30, [sp, #-48]!
  41407c:	mov	x29, sp
  414080:	stur	xzr, [sp, #36]
  414084:	mov	w2, #0x14                  	// #20
  414088:	str	w2, [sp, #24]
  41408c:	mov	w2, #0x42                  	// #66
  414090:	strh	w2, [sp, #28]
  414094:	mov	w2, #0x301                 	// #769
  414098:	strh	w2, [sp, #30]
  41409c:	ldr	w2, [x0, #28]
  4140a0:	add	w2, w2, #0x1
  4140a4:	str	w2, [x0, #28]
  4140a8:	str	w2, [x0, #32]
  4140ac:	str	w2, [sp, #32]
  4140b0:	strb	w1, [sp, #40]
  4140b4:	mov	w3, #0x0                   	// #0
  4140b8:	mov	x2, #0x14                  	// #20
  4140bc:	add	x1, sp, #0x18
  4140c0:	ldr	w0, [x0]
  4140c4:	bl	402690 <send@plt>
  4140c8:	ldp	x29, x30, [sp], #48
  4140cc:	ret
  4140d0:	stp	x29, x30, [sp, #-48]!
  4140d4:	mov	x29, sp
  4140d8:	stp	xzr, xzr, [sp, #32]
  4140dc:	mov	w2, #0x18                  	// #24
  4140e0:	str	w2, [sp, #24]
  4140e4:	mov	w2, #0x56                  	// #86
  4140e8:	strh	w2, [sp, #28]
  4140ec:	mov	w2, #0x301                 	// #769
  4140f0:	strh	w2, [sp, #30]
  4140f4:	ldr	w2, [x0, #28]
  4140f8:	add	w2, w2, #0x1
  4140fc:	str	w2, [x0, #28]
  414100:	str	w2, [x0, #32]
  414104:	str	w2, [sp, #32]
  414108:	strb	w1, [sp, #40]
  41410c:	mov	w3, #0x0                   	// #0
  414110:	mov	x2, #0x18                  	// #24
  414114:	add	x1, sp, x2
  414118:	ldr	w0, [x0]
  41411c:	bl	402690 <send@plt>
  414120:	ldp	x29, x30, [sp], #48
  414124:	ret
  414128:	stp	x29, x30, [sp, #-48]!
  41412c:	mov	x29, sp
  414130:	stur	xzr, [sp, #36]
  414134:	mov	w2, #0x14                  	// #20
  414138:	str	w2, [sp, #24]
  41413c:	mov	w2, #0x52                  	// #82
  414140:	strh	w2, [sp, #28]
  414144:	mov	w2, #0x301                 	// #769
  414148:	strh	w2, [sp, #30]
  41414c:	ldr	w2, [x0, #28]
  414150:	add	w2, w2, #0x1
  414154:	str	w2, [x0, #28]
  414158:	str	w2, [x0, #32]
  41415c:	str	w2, [sp, #32]
  414160:	strb	w1, [sp, #40]
  414164:	mov	w3, #0x0                   	// #0
  414168:	mov	x2, #0x14                  	// #20
  41416c:	add	x1, sp, #0x18
  414170:	ldr	w0, [x0]
  414174:	bl	402690 <send@plt>
  414178:	ldp	x29, x30, [sp], #48
  41417c:	ret
  414180:	sub	sp, sp, #0x450
  414184:	stp	x29, x30, [sp]
  414188:	mov	x29, sp
  41418c:	stp	x19, x20, [sp, #16]
  414190:	str	x21, [sp, #32]
  414194:	mov	x19, x0
  414198:	mov	w21, w1
  41419c:	mov	x20, x2
  4141a0:	mov	x2, #0x414                 	// #1044
  4141a4:	mov	w1, #0x0                   	// #0
  4141a8:	add	x0, sp, #0x38
  4141ac:	bl	402490 <memset@plt>
  4141b0:	mov	w0, #0x14                  	// #20
  4141b4:	str	w0, [sp, #56]
  4141b8:	mov	w0, #0x5a                  	// #90
  4141bc:	strh	w0, [sp, #60]
  4141c0:	mov	w0, #0x301                 	// #769
  4141c4:	strh	w0, [sp, #62]
  4141c8:	ldr	w0, [x19, #28]
  4141cc:	add	w0, w0, #0x1
  4141d0:	str	w0, [x19, #28]
  4141d4:	str	w0, [x19, #32]
  4141d8:	str	w0, [sp, #64]
  4141dc:	strb	w21, [sp, #72]
  4141e0:	cbz	x20, 414220 <ferror@plt+0x11910>
  4141e4:	mov	w1, #0x414                 	// #1044
  4141e8:	add	x0, sp, #0x38
  4141ec:	blr	x20
  4141f0:	cbz	w0, 414208 <ferror@plt+0x118f8>
  4141f4:	ldp	x19, x20, [sp, #16]
  4141f8:	ldr	x21, [sp, #32]
  4141fc:	ldp	x29, x30, [sp]
  414200:	add	sp, sp, #0x450
  414204:	ret
  414208:	mov	w3, #0x0                   	// #0
  41420c:	ldr	w2, [sp, #56]
  414210:	add	x1, sp, #0x38
  414214:	ldr	w0, [x19]
  414218:	bl	402690 <send@plt>
  41421c:	b	4141f4 <ferror@plt+0x118e4>
  414220:	mov	w0, #0xffffffea            	// #-22
  414224:	b	4141f4 <ferror@plt+0x118e4>
  414228:	stp	x29, x30, [sp, #-64]!
  41422c:	mov	x29, sp
  414230:	cmp	w1, #0x0
  414234:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  414238:	b.eq	414248 <ferror@plt+0x11938>  // b.none
  41423c:	bl	4134b0 <ferror@plt+0x10ba0>
  414240:	ldp	x29, x30, [sp], #64
  414244:	ret
  414248:	stp	xzr, xzr, [sp, #32]
  41424c:	str	xzr, [sp, #48]
  414250:	mov	w3, #0x28                  	// #40
  414254:	str	w3, [sp, #24]
  414258:	mov	w3, #0x12                  	// #18
  41425c:	strh	w3, [sp, #28]
  414260:	mov	w3, #0x301                 	// #769
  414264:	strh	w3, [sp, #30]
  414268:	ldr	w3, [x0, #28]
  41426c:	add	w3, w3, #0x1
  414270:	str	w3, [x0, #28]
  414274:	str	w3, [x0, #32]
  414278:	str	w3, [sp, #32]
  41427c:	strb	w1, [sp, #40]
  414280:	mov	w1, #0x8                   	// #8
  414284:	strh	w1, [sp, #56]
  414288:	mov	w1, #0x1d                  	// #29
  41428c:	strh	w1, [sp, #58]
  414290:	str	w2, [sp, #60]
  414294:	mov	w3, #0x0                   	// #0
  414298:	mov	x2, #0x28                  	// #40
  41429c:	add	x1, sp, #0x18
  4142a0:	ldr	w0, [x0]
  4142a4:	bl	402690 <send@plt>
  4142a8:	b	414240 <ferror@plt+0x11930>
  4142ac:	stp	x29, x30, [sp, #-16]!
  4142b0:	mov	x29, sp
  4142b4:	cbz	w1, 4142c4 <ferror@plt+0x119b4>
  4142b8:	bl	4134b0 <ferror@plt+0x10ba0>
  4142bc:	ldp	x29, x30, [sp], #16
  4142c0:	ret
  4142c4:	mov	w2, #0x1                   	// #1
  4142c8:	bl	414228 <ferror@plt+0x11918>
  4142cc:	b	4142bc <ferror@plt+0x119ac>
  4142d0:	sub	sp, sp, #0x450
  4142d4:	stp	x29, x30, [sp]
  4142d8:	mov	x29, sp
  4142dc:	stp	x19, x20, [sp, #16]
  4142e0:	mov	x20, x0
  4142e4:	mov	w19, w1
  4142e8:	cmp	w1, #0x0
  4142ec:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  4142f0:	b.ne	41438c <ferror@plt+0x11a7c>  // b.any
  4142f4:	str	x21, [sp, #32]
  4142f8:	mov	x21, x2
  4142fc:	mov	x2, #0x420                 	// #1056
  414300:	mov	w1, #0x0                   	// #0
  414304:	add	x0, sp, #0x30
  414308:	bl	402490 <memset@plt>
  41430c:	mov	w0, #0x20                  	// #32
  414310:	str	w0, [sp, #48]
  414314:	mov	w0, #0x12                  	// #18
  414318:	strh	w0, [sp, #52]
  41431c:	mov	w0, #0x301                 	// #769
  414320:	strh	w0, [sp, #54]
  414324:	ldr	w0, [x20, #28]
  414328:	add	w0, w0, #0x1
  41432c:	str	w0, [x20, #28]
  414330:	str	w0, [x20, #32]
  414334:	str	w0, [sp, #56]
  414338:	strb	w19, [sp, #64]
  41433c:	cbz	x21, 414380 <ferror@plt+0x11a70>
  414340:	mov	w1, #0x420                 	// #1056
  414344:	add	x0, sp, #0x30
  414348:	blr	x21
  41434c:	cbz	w0, 414364 <ferror@plt+0x11a54>
  414350:	ldr	x21, [sp, #32]
  414354:	ldp	x19, x20, [sp, #16]
  414358:	ldp	x29, x30, [sp]
  41435c:	add	sp, sp, #0x450
  414360:	ret
  414364:	mov	w3, #0x0                   	// #0
  414368:	ldr	w2, [sp, #48]
  41436c:	add	x1, sp, #0x30
  414370:	ldr	w0, [x20]
  414374:	bl	402690 <send@plt>
  414378:	ldr	x21, [sp, #32]
  41437c:	b	414354 <ferror@plt+0x11a44>
  414380:	mov	w0, #0xffffffea            	// #-22
  414384:	ldr	x21, [sp, #32]
  414388:	b	414354 <ferror@plt+0x11a44>
  41438c:	bl	4134b0 <ferror@plt+0x10ba0>
  414390:	b	414354 <ferror@plt+0x11a44>
  414394:	stp	x29, x30, [sp, #-192]!
  414398:	mov	x29, sp
  41439c:	str	x19, [sp, #16]
  4143a0:	mov	x19, x0
  4143a4:	mov	x2, x1
  4143a8:	stp	xzr, xzr, [sp, #40]
  4143ac:	stp	xzr, xzr, [sp, #56]
  4143b0:	stp	xzr, xzr, [sp, #72]
  4143b4:	stp	xzr, xzr, [sp, #88]
  4143b8:	stp	xzr, xzr, [sp, #104]
  4143bc:	stp	xzr, xzr, [sp, #120]
  4143c0:	stp	xzr, xzr, [sp, #136]
  4143c4:	stp	xzr, xzr, [sp, #152]
  4143c8:	stp	xzr, xzr, [sp, #168]
  4143cc:	str	xzr, [sp, #184]
  4143d0:	mov	w0, #0x20                  	// #32
  4143d4:	str	w0, [sp, #32]
  4143d8:	mov	w0, #0x1e                  	// #30
  4143dc:	strh	w0, [sp, #36]
  4143e0:	mov	w0, #0x301                 	// #769
  4143e4:	strh	w0, [sp, #38]
  4143e8:	ldr	w0, [x19, #28]
  4143ec:	add	w0, w0, #0x1
  4143f0:	str	w0, [x19, #28]
  4143f4:	str	w0, [x19, #32]
  4143f8:	str	w0, [sp, #40]
  4143fc:	mov	w0, #0x7                   	// #7
  414400:	strb	w0, [sp, #48]
  414404:	mov	w1, #0xa0                  	// #160
  414408:	add	x0, sp, #0x20
  41440c:	blr	x2
  414410:	cbz	w0, 414420 <ferror@plt+0x11b10>
  414414:	ldr	x19, [sp, #16]
  414418:	ldp	x29, x30, [sp], #192
  41441c:	ret
  414420:	mov	w3, #0x0                   	// #0
  414424:	mov	x2, #0xa0                  	// #160
  414428:	add	x1, sp, #0x20
  41442c:	ldr	w0, [x19]
  414430:	bl	402690 <send@plt>
  414434:	b	414414 <ferror@plt+0x11b04>
  414438:	stp	x29, x30, [sp, #-48]!
  41443c:	mov	x29, sp
  414440:	stp	xzr, xzr, [sp, #24]
  414444:	mov	w3, #0x1c                  	// #28
  414448:	str	w3, [sp, #16]
  41444c:	mov	w3, #0x5e                  	// #94
  414450:	strh	w3, [sp, #20]
  414454:	mov	w3, #0x301                 	// #769
  414458:	strh	w3, [sp, #22]
  41445c:	ldr	w3, [x0, #28]
  414460:	add	w3, w3, #0x1
  414464:	str	w3, [x0, #28]
  414468:	str	w3, [x0, #32]
  41446c:	str	w3, [sp, #24]
  414470:	strb	w1, [sp, #32]
  414474:	str	w2, [sp, #40]
  414478:	mov	w3, #0x0                   	// #0
  41447c:	mov	x2, #0x1c                  	// #28
  414480:	add	x1, sp, #0x10
  414484:	ldr	w0, [x0]
  414488:	bl	402690 <send@plt>
  41448c:	ldp	x29, x30, [sp], #48
  414490:	ret
  414494:	stp	x29, x30, [sp, #-16]!
  414498:	mov	x29, sp
  41449c:	mov	w3, #0x0                   	// #0
  4144a0:	sxtw	x2, w2
  4144a4:	ldr	w0, [x0]
  4144a8:	bl	402690 <send@plt>
  4144ac:	ldp	x29, x30, [sp], #16
  4144b0:	ret
  4144b4:	sub	sp, sp, #0x420
  4144b8:	stp	x29, x30, [sp]
  4144bc:	mov	x29, sp
  4144c0:	str	x19, [sp, #16]
  4144c4:	mov	x19, x0
  4144c8:	mov	w3, #0x0                   	// #0
  4144cc:	sxtw	x2, w2
  4144d0:	ldr	w0, [x0]
  4144d4:	bl	402690 <send@plt>
  4144d8:	tbnz	w0, #31, 414560 <ferror@plt+0x11c50>
  4144dc:	mov	w3, #0x42                  	// #66
  4144e0:	mov	x2, #0x400                 	// #1024
  4144e4:	add	x1, sp, #0x20
  4144e8:	ldr	w0, [x19]
  4144ec:	bl	402560 <recv@plt>
  4144f0:	mov	w1, w0
  4144f4:	tbnz	w0, #31, 414550 <ferror@plt+0x11c40>
  4144f8:	add	x19, sp, #0x20
  4144fc:	cmp	w0, #0xf
  414500:	b.le	414548 <ferror@plt+0x11c38>
  414504:	ldr	w0, [x19]
  414508:	cmp	w0, #0xf
  41450c:	b.ls	4145c0 <ferror@plt+0x11cb0>  // b.plast
  414510:	mov	w2, w1
  414514:	cmp	w0, w1
  414518:	b.hi	4145b8 <ferror@plt+0x11ca8>  // b.pmore
  41451c:	ldrh	w1, [x19, #4]
  414520:	cmp	w1, #0x2
  414524:	b.eq	414570 <ferror@plt+0x11c60>  // b.none
  414528:	add	w0, w0, #0x3
  41452c:	and	w0, w0, #0xfffffffc
  414530:	sub	w1, w2, w0
  414534:	add	x19, x19, w0, uxtw
  414538:	cmp	w1, #0xf
  41453c:	b.gt	414504 <ferror@plt+0x11bf4>
  414540:	mov	w0, #0x0                   	// #0
  414544:	b	414560 <ferror@plt+0x11c50>
  414548:	mov	w0, #0x0                   	// #0
  41454c:	b	414560 <ferror@plt+0x11c50>
  414550:	bl	402870 <__errno_location@plt>
  414554:	ldr	w0, [x0]
  414558:	cmp	w0, #0xb
  41455c:	csetm	w0, ne  // ne = any
  414560:	ldr	x19, [sp, #16]
  414564:	ldp	x29, x30, [sp]
  414568:	add	sp, sp, #0x420
  41456c:	ret
  414570:	cmp	w0, #0x23
  414574:	b.ls	414590 <ferror@plt+0x11c80>  // b.plast
  414578:	bl	402870 <__errno_location@plt>
  41457c:	ldr	w1, [x19, #16]
  414580:	neg	w1, w1
  414584:	str	w1, [x0]
  414588:	mov	w0, #0xffffffff            	// #-1
  41458c:	b	414560 <ferror@plt+0x11c50>
  414590:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414594:	ldr	x0, [x0, #3984]
  414598:	ldr	x3, [x0]
  41459c:	mov	x2, #0x10                  	// #16
  4145a0:	mov	x1, #0x1                   	// #1
  4145a4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4145a8:	add	x0, x0, #0x158
  4145ac:	bl	4026d0 <fwrite@plt>
  4145b0:	mov	w0, #0xffffffff            	// #-1
  4145b4:	b	414560 <ferror@plt+0x11c50>
  4145b8:	mov	w0, #0x0                   	// #0
  4145bc:	b	414560 <ferror@plt+0x11c50>
  4145c0:	mov	w0, #0x0                   	// #0
  4145c4:	b	414560 <ferror@plt+0x11c50>
  4145c8:	stp	x29, x30, [sp, #-144]!
  4145cc:	mov	x29, sp
  4145d0:	str	wzr, [sp, #140]
  4145d4:	add	w4, w3, #0x10
  4145d8:	str	w4, [sp, #128]
  4145dc:	strh	w1, [sp, #132]
  4145e0:	mov	w1, #0x301                 	// #769
  4145e4:	strh	w1, [sp, #134]
  4145e8:	ldr	w1, [x0, #28]
  4145ec:	add	w1, w1, #0x1
  4145f0:	str	w1, [x0, #28]
  4145f4:	str	w1, [x0, #32]
  4145f8:	str	w1, [sp, #136]
  4145fc:	str	xzr, [sp, #112]
  414600:	str	wzr, [sp, #120]
  414604:	mov	w1, #0x10                  	// #16
  414608:	strh	w1, [sp, #112]
  41460c:	add	x1, sp, #0x80
  414610:	str	x1, [sp, #80]
  414614:	mov	x1, #0x10                  	// #16
  414618:	str	x1, [sp, #88]
  41461c:	str	x2, [sp, #96]
  414620:	sxtw	x3, w3
  414624:	str	x3, [sp, #104]
  414628:	stp	xzr, xzr, [sp, #32]
  41462c:	stp	xzr, xzr, [sp, #48]
  414630:	stp	xzr, xzr, [sp, #64]
  414634:	add	x1, sp, #0x70
  414638:	str	x1, [sp, #24]
  41463c:	mov	w1, #0xc                   	// #12
  414640:	str	w1, [sp, #32]
  414644:	add	x1, sp, #0x50
  414648:	str	x1, [sp, #40]
  41464c:	mov	x1, #0x2                   	// #2
  414650:	str	x1, [sp, #48]
  414654:	mov	w2, #0x0                   	// #0
  414658:	add	x1, sp, #0x18
  41465c:	ldr	w0, [x0]
  414660:	bl	4024b0 <sendmsg@plt>
  414664:	ldp	x29, x30, [sp], #144
  414668:	ret
  41466c:	stp	x29, x30, [sp, #-112]!
  414670:	mov	x29, sp
  414674:	str	xzr, [sp, #96]
  414678:	str	wzr, [sp, #104]
  41467c:	mov	w2, #0x10                  	// #16
  414680:	strh	w2, [sp, #96]
  414684:	str	x1, [sp, #80]
  414688:	ldr	w2, [x1]
  41468c:	str	x2, [sp, #88]
  414690:	stp	xzr, xzr, [sp, #32]
  414694:	stp	xzr, xzr, [sp, #48]
  414698:	stp	xzr, xzr, [sp, #64]
  41469c:	add	x2, sp, #0x60
  4146a0:	str	x2, [sp, #24]
  4146a4:	mov	w2, #0xc                   	// #12
  4146a8:	str	w2, [sp, #32]
  4146ac:	add	x2, sp, #0x50
  4146b0:	str	x2, [sp, #40]
  4146b4:	mov	x2, #0x1                   	// #1
  4146b8:	str	x2, [sp, #48]
  4146bc:	mov	w2, #0x301                 	// #769
  4146c0:	strh	w2, [x1, #6]
  4146c4:	str	wzr, [x1, #12]
  4146c8:	ldr	w2, [x0, #28]
  4146cc:	add	w2, w2, #0x1
  4146d0:	str	w2, [x0, #28]
  4146d4:	str	w2, [x0, #32]
  4146d8:	str	w2, [x1, #8]
  4146dc:	mov	w2, #0x0                   	// #0
  4146e0:	add	x1, sp, #0x18
  4146e4:	ldr	w0, [x0]
  4146e8:	bl	4024b0 <sendmsg@plt>
  4146ec:	ldp	x29, x30, [sp], #112
  4146f0:	ret
  4146f4:	stp	x29, x30, [sp, #-272]!
  4146f8:	mov	x29, sp
  4146fc:	stp	x19, x20, [sp, #16]
  414700:	stp	x21, x22, [sp, #32]
  414704:	stp	x23, x24, [sp, #48]
  414708:	stp	x25, x26, [sp, #64]
  41470c:	stp	x27, x28, [sp, #80]
  414710:	mov	x20, x0
  414714:	mov	x22, x1
  414718:	str	x1, [sp, #224]
  41471c:	str	x2, [sp, #232]
  414720:	strh	w3, [sp, #240]
  414724:	str	xzr, [sp, #248]
  414728:	str	xzr, [sp, #256]
  41472c:	strh	wzr, [sp, #264]
  414730:	stp	xzr, xzr, [sp, #176]
  414734:	stp	xzr, xzr, [sp, #192]
  414738:	stp	xzr, xzr, [sp, #208]
  41473c:	add	x0, sp, #0x88
  414740:	str	x0, [sp, #168]
  414744:	mov	w0, #0xc                   	// #12
  414748:	str	w0, [sp, #176]
  41474c:	add	x0, sp, #0x98
  414750:	str	x0, [sp, #184]
  414754:	mov	x0, #0x1                   	// #1
  414758:	str	x0, [sp, #192]
  41475c:	mov	w26, #0x0                   	// #0
  414760:	add	x28, sp, #0x80
  414764:	add	x0, sp, #0xa8
  414768:	str	x0, [sp, #112]
  41476c:	mov	w27, #0x1                   	// #1
  414770:	str	w27, [sp, #124]
  414774:	mov	x2, x28
  414778:	ldr	x1, [sp, #112]
  41477c:	ldr	w0, [x20]
  414780:	bl	4135cc <ferror@plt+0x10cbc>
  414784:	mov	w21, w0
  414788:	tbnz	w0, #31, 414a48 <ferror@plt+0x12138>
  41478c:	ldr	x3, [x20, #40]
  414790:	cbz	x3, 4147a8 <ferror@plt+0x11e98>
  414794:	add	w2, w0, #0x3
  414798:	and	x2, x2, #0xfffffffc
  41479c:	mov	x1, #0x1                   	// #1
  4147a0:	ldr	x0, [sp, #128]
  4147a4:	bl	4026d0 <fwrite@plt>
  4147a8:	cbz	x22, 414a50 <ferror@plt+0x12140>
  4147ac:	add	x23, sp, #0xf8
  4147b0:	mov	x25, x22
  4147b4:	str	wzr, [sp, #108]
  4147b8:	str	w21, [sp, #104]
  4147bc:	b	4149e8 <ferror@plt+0x120d8>
  4147c0:	ldr	w25, [x19, #16]
  4147c4:	cmp	w1, #0x13
  4147c8:	b.ls	4147f0 <ferror@plt+0x11ee0>  // b.plast
  4147cc:	tbnz	w25, #31, 414814 <ferror@plt+0x11f04>
  4147d0:	mov	x1, #0x0                   	// #0
  4147d4:	mov	x0, x19
  4147d8:	bl	4136a8 <ferror@plt+0x10d98>
  4147dc:	ldr	x25, [x23]
  4147e0:	cbz	x25, 414a84 <ferror@plt+0x12174>
  4147e4:	ldr	w0, [sp, #124]
  4147e8:	str	w0, [sp, #108]
  4147ec:	b	4149e4 <ferror@plt+0x120d4>
  4147f0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4147f4:	ldr	x0, [x0, #3984]
  4147f8:	ldr	x3, [x0]
  4147fc:	mov	x2, #0xf                   	// #15
  414800:	mov	x1, #0x1                   	// #1
  414804:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414808:	add	x0, x0, #0x3f8
  41480c:	bl	4026d0 <fwrite@plt>
  414810:	b	414878 <ferror@plt+0x11f68>
  414814:	mov	w1, w25
  414818:	mov	x0, x19
  41481c:	bl	413acc <ferror@plt+0x111bc>
  414820:	cbnz	w0, 414878 <ferror@plt+0x11f68>
  414824:	bl	402870 <__errno_location@plt>
  414828:	neg	w1, w25
  41482c:	str	w1, [x0]
  414830:	cmn	w25, #0x5a
  414834:	b.eq	414858 <ferror@plt+0x11f48>  // b.none
  414838:	cmn	w25, #0x5f
  41483c:	b.eq	414878 <ferror@plt+0x11f68>  // b.none
  414840:	cmn	w25, #0x2
  414844:	b.eq	414878 <ferror@plt+0x11f68>  // b.none
  414848:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  41484c:	add	x0, x0, #0x430
  414850:	bl	402290 <perror@plt>
  414854:	b	414878 <ferror@plt+0x11f68>
  414858:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41485c:	ldr	x0, [x0, #3984]
  414860:	ldr	x3, [x0]
  414864:	mov	x2, #0x24                  	// #36
  414868:	mov	x1, #0x1                   	// #1
  41486c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414870:	add	x0, x0, #0x408
  414874:	bl	4026d0 <fwrite@plt>
  414878:	ldr	x0, [sp, #128]
  41487c:	bl	402660 <free@plt>
  414880:	mov	w24, #0xffffffff            	// #-1
  414884:	b	4148c0 <ferror@plt+0x11fb0>
  414888:	cmp	w1, #0x23
  41488c:	b.ls	4148e0 <ferror@plt+0x11fd0>  // b.plast
  414890:	ldr	w19, [x19, #16]
  414894:	bl	402870 <__errno_location@plt>
  414898:	neg	w1, w19
  41489c:	str	w1, [x0]
  4148a0:	ldr	w0, [x20, #36]
  4148a4:	cmp	w0, #0x4
  4148a8:	b.eq	414904 <ferror@plt+0x11ff4>  // b.none
  4148ac:	ldr	w0, [x20, #48]
  4148b0:	tbz	w0, #1, 414914 <ferror@plt+0x12004>
  4148b4:	ldr	x0, [sp, #128]
  4148b8:	bl	402660 <free@plt>
  4148bc:	mov	w24, #0xffffffff            	// #-1
  4148c0:	mov	w0, w24
  4148c4:	ldp	x19, x20, [sp, #16]
  4148c8:	ldp	x21, x22, [sp, #32]
  4148cc:	ldp	x23, x24, [sp, #48]
  4148d0:	ldp	x25, x26, [sp, #64]
  4148d4:	ldp	x27, x28, [sp, #80]
  4148d8:	ldp	x29, x30, [sp], #272
  4148dc:	ret
  4148e0:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4148e4:	ldr	x0, [x0, #3984]
  4148e8:	ldr	x3, [x0]
  4148ec:	mov	x2, #0x10                  	// #16
  4148f0:	mov	x1, #0x1                   	// #1
  4148f4:	adrp	x0, 417000 <ferror@plt+0x146f0>
  4148f8:	add	x0, x0, #0x158
  4148fc:	bl	4026d0 <fwrite@plt>
  414900:	b	4148b4 <ferror@plt+0x11fa4>
  414904:	cmn	w19, #0x5f
  414908:	ccmn	w19, #0x2, #0x4, ne  // ne = any
  41490c:	b.ne	4148ac <ferror@plt+0x11f9c>  // b.any
  414910:	b	4148b4 <ferror@plt+0x11fa4>
  414914:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414918:	add	x0, x0, #0x430
  41491c:	bl	402290 <perror@plt>
  414920:	b	4148b4 <ferror@plt+0x11fa4>
  414924:	ldr	w0, [x19]
  414928:	add	w0, w0, #0x3
  41492c:	and	w0, w0, #0xfffffffc
  414930:	ldr	w1, [sp, #120]
  414934:	sub	w24, w1, w0
  414938:	add	x19, x19, w0, uxtw
  41493c:	cmp	w24, #0xf
  414940:	b.le	4149dc <ferror@plt+0x120cc>
  414944:	ldr	w1, [x19]
  414948:	cmp	w1, #0xf
  41494c:	b.ls	4149dc <ferror@plt+0x120cc>  // b.plast
  414950:	str	w24, [sp, #120]
  414954:	cmp	w24, w1
  414958:	b.cc	4149dc <ferror@plt+0x120cc>  // b.lo, b.ul, b.last
  41495c:	ldurh	w0, [x23, #-8]
  414960:	ldrh	w2, [x19, #6]
  414964:	bic	w0, w2, w0
  414968:	and	w0, w0, #0xffff
  41496c:	strh	w0, [x19, #6]
  414970:	ldr	w2, [sp, #140]
  414974:	cbnz	w2, 414924 <ferror@plt+0x12014>
  414978:	ldr	w3, [x19, #12]
  41497c:	ldr	w2, [x20, #8]
  414980:	cmp	w3, w2
  414984:	b.ne	414924 <ferror@plt+0x12014>  // b.any
  414988:	ldr	w3, [x19, #8]
  41498c:	ldr	w2, [x20, #32]
  414990:	cmp	w3, w2
  414994:	b.ne	414924 <ferror@plt+0x12014>  // b.any
  414998:	tst	x0, #0x10
  41499c:	csel	w26, w26, w27, eq  // eq = none
  4149a0:	ldrh	w0, [x19, #4]
  4149a4:	cmp	w0, #0x3
  4149a8:	b.eq	4147c0 <ferror@plt+0x11eb0>  // b.none
  4149ac:	cmp	w0, #0x2
  4149b0:	b.eq	414888 <ferror@plt+0x11f78>  // b.none
  4149b4:	ldr	x0, [x20, #40]
  4149b8:	cbnz	x0, 414924 <ferror@plt+0x12014>
  4149bc:	ldur	x1, [x23, #-16]
  4149c0:	mov	x0, x19
  4149c4:	blr	x25
  4149c8:	mov	w24, w0
  4149cc:	tbz	w0, #31, 414924 <ferror@plt+0x12014>
  4149d0:	ldr	x0, [sp, #128]
  4149d4:	bl	402660 <free@plt>
  4149d8:	b	4148c0 <ferror@plt+0x11fb0>
  4149dc:	ldr	x25, [x23]
  4149e0:	cbz	x25, 414a00 <ferror@plt+0x120f0>
  4149e4:	add	x23, x23, #0x18
  4149e8:	ldr	x19, [sp, #128]
  4149ec:	ldr	w24, [sp, #104]
  4149f0:	cmp	w21, #0xf
  4149f4:	b.gt	414944 <ferror@plt+0x12034>
  4149f8:	ldr	w24, [sp, #104]
  4149fc:	b	4149dc <ferror@plt+0x120cc>
  414a00:	ldr	x0, [sp, #128]
  414a04:	bl	402660 <free@plt>
  414a08:	ldr	w0, [sp, #108]
  414a0c:	cbnz	w0, 414a40 <ferror@plt+0x12130>
  414a10:	ldr	w0, [sp, #216]
  414a14:	tbnz	w0, #5, 414a60 <ferror@plt+0x12150>
  414a18:	cbz	w24, 414774 <ferror@plt+0x11e64>
  414a1c:	mov	w2, w24
  414a20:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414a24:	add	x1, x1, #0x328
  414a28:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414a2c:	ldr	x0, [x0, #3984]
  414a30:	ldr	x0, [x0]
  414a34:	bl	4028d0 <fprintf@plt>
  414a38:	mov	w0, #0x1                   	// #1
  414a3c:	bl	402270 <exit@plt>
  414a40:	mov	w24, w26
  414a44:	b	414a90 <ferror@plt+0x12180>
  414a48:	mov	w24, w0
  414a4c:	b	4148c0 <ferror@plt+0x11fb0>
  414a50:	ldr	x0, [sp, #128]
  414a54:	bl	402660 <free@plt>
  414a58:	ldr	w0, [sp, #216]
  414a5c:	tbz	w0, #5, 414774 <ferror@plt+0x11e64>
  414a60:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414a64:	ldr	x0, [x0, #3984]
  414a68:	ldr	x3, [x0]
  414a6c:	mov	x2, #0x12                  	// #18
  414a70:	mov	x1, #0x1                   	// #1
  414a74:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414a78:	add	x0, x0, #0x310
  414a7c:	bl	4026d0 <fwrite@plt>
  414a80:	b	414774 <ferror@plt+0x11e64>
  414a84:	ldr	x0, [sp, #128]
  414a88:	bl	402660 <free@plt>
  414a8c:	mov	w24, w26
  414a90:	cbz	w24, 4148c0 <ferror@plt+0x11fb0>
  414a94:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414a98:	ldr	x0, [x0, #3984]
  414a9c:	ldr	x3, [x0]
  414aa0:	mov	x2, #0x2e                  	// #46
  414aa4:	mov	x1, #0x1                   	// #1
  414aa8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414aac:	add	x0, x0, #0x448
  414ab0:	bl	4026d0 <fwrite@plt>
  414ab4:	mov	w24, #0x0                   	// #0
  414ab8:	b	4148c0 <ferror@plt+0x11fb0>
  414abc:	stp	x29, x30, [sp, #-32]!
  414ac0:	mov	x29, sp
  414ac4:	str	x1, [sp, #16]
  414ac8:	ldr	w1, [x1]
  414acc:	str	x1, [sp, #24]
  414ad0:	mov	x5, #0x0                   	// #0
  414ad4:	mov	w4, #0x1                   	// #1
  414ad8:	mov	x3, x2
  414adc:	mov	x2, #0x1                   	// #1
  414ae0:	add	x1, sp, #0x10
  414ae4:	bl	4136b0 <ferror@plt+0x10da0>
  414ae8:	ldp	x29, x30, [sp], #32
  414aec:	ret
  414af0:	stp	x29, x30, [sp, #-16]!
  414af4:	mov	x29, sp
  414af8:	mov	x5, #0x0                   	// #0
  414afc:	mov	w4, #0x1                   	// #1
  414b00:	bl	4136b0 <ferror@plt+0x10da0>
  414b04:	ldp	x29, x30, [sp], #16
  414b08:	ret
  414b0c:	stp	x29, x30, [sp, #-32]!
  414b10:	mov	x29, sp
  414b14:	str	x1, [sp, #16]
  414b18:	ldr	w1, [x1]
  414b1c:	str	x1, [sp, #24]
  414b20:	mov	x5, #0x0                   	// #0
  414b24:	mov	w4, #0x0                   	// #0
  414b28:	mov	x3, x2
  414b2c:	mov	x2, #0x1                   	// #1
  414b30:	add	x1, sp, #0x10
  414b34:	bl	4136b0 <ferror@plt+0x10da0>
  414b38:	ldp	x29, x30, [sp], #32
  414b3c:	ret
  414b40:	stp	x29, x30, [sp, #-48]!
  414b44:	mov	x29, sp
  414b48:	str	x19, [sp, #16]
  414b4c:	mov	x19, x0
  414b50:	mov	w0, #0x1                   	// #1
  414b54:	str	w0, [sp, #44]
  414b58:	mov	w4, #0x4                   	// #4
  414b5c:	add	x3, sp, #0x2c
  414b60:	mov	w2, #0x8                   	// #8
  414b64:	mov	w1, #0x10e                 	// #270
  414b68:	ldr	w0, [x19]
  414b6c:	bl	402420 <setsockopt@plt>
  414b70:	tbnz	w0, #31, 414b90 <ferror@plt+0x12280>
  414b74:	ldr	w0, [x19, #48]
  414b78:	orr	w0, w0, #0x1
  414b7c:	str	w0, [x19, #48]
  414b80:	mov	w0, #0x0                   	// #0
  414b84:	ldr	x19, [sp, #16]
  414b88:	ldp	x29, x30, [sp], #48
  414b8c:	ret
  414b90:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414b94:	add	x0, x0, #0x478
  414b98:	bl	402290 <perror@plt>
  414b9c:	mov	w0, #0xffffffff            	// #-1
  414ba0:	b	414b84 <ferror@plt+0x12274>
  414ba4:	mov	x12, #0x60d0                	// #24784
  414ba8:	sub	sp, sp, x12
  414bac:	stp	x29, x30, [sp]
  414bb0:	mov	x29, sp
  414bb4:	stp	x19, x20, [sp, #16]
  414bb8:	stp	x21, x22, [sp, #32]
  414bbc:	stp	x23, x24, [sp, #48]
  414bc0:	stp	x25, x26, [sp, #64]
  414bc4:	stp	x27, x28, [sp, #80]
  414bc8:	mov	x25, x0
  414bcc:	mov	x22, x1
  414bd0:	mov	x23, x2
  414bd4:	str	xzr, [sp, #24768]
  414bd8:	add	x0, sp, #0x4, lsl #12
  414bdc:	add	x0, x0, #0x10
  414be0:	str	wzr, [x0, #8376]
  414be4:	mov	w0, #0x10                  	// #16
  414be8:	add	x1, sp, #0x6, lsl #12
  414bec:	add	x1, x1, #0x10
  414bf0:	strh	w0, [x1, #176]
  414bf4:	stp	xzr, xzr, [x1, #112]
  414bf8:	stp	xzr, xzr, [x1, #128]
  414bfc:	stp	xzr, xzr, [x1, #144]
  414c00:	add	x0, sp, #0x6, lsl #12
  414c04:	add	x0, x0, #0xc0
  414c08:	str	x0, [sp, #24696]
  414c0c:	mov	w0, #0xc                   	// #12
  414c10:	add	x1, sp, #0x4, lsl #12
  414c14:	add	x1, x1, #0x10
  414c18:	str	w0, [x1, #8304]
  414c1c:	add	x0, sp, #0x6, lsl #12
  414c20:	add	x0, x0, #0xb0
  414c24:	str	x0, [sp, #24712]
  414c28:	mov	x0, #0x1                   	// #1
  414c2c:	str	x0, [sp, #24720]
  414c30:	ldr	w0, [x25, #48]
  414c34:	tbz	w0, #0, 414c48 <ferror@plt+0x12338>
  414c38:	add	x0, sp, #0x78
  414c3c:	str	x0, [sp, #24728]
  414c40:	mov	x0, #0x2000                	// #8192
  414c44:	str	x0, [sp, #24736]
  414c48:	add	x0, sp, #0x2, lsl #12
  414c4c:	add	x0, x0, #0x78
  414c50:	str	x0, [sp, #24752]
  414c54:	add	x26, sp, #0x6, lsl #12
  414c58:	add	x26, x26, #0x78
  414c5c:	mov	x28, #0x10e                 	// #270
  414c60:	movk	x28, #0x8, lsl #32
  414c64:	adrp	x27, 42f000 <ferror@plt+0x2c6f0>
  414c68:	ldr	x0, [x27, #3984]
  414c6c:	str	x0, [sp, #104]
  414c70:	mov	x0, #0x4000                	// #16384
  414c74:	str	x0, [sp, #24760]
  414c78:	mov	w2, #0x0                   	// #0
  414c7c:	mov	x1, x26
  414c80:	ldr	w0, [x25]
  414c84:	bl	402240 <recvmsg@plt>
  414c88:	mov	w1, w0
  414c8c:	tbz	w0, #31, 414ce0 <ferror@plt+0x123d0>
  414c90:	bl	402870 <__errno_location@plt>
  414c94:	mov	x19, x0
  414c98:	ldr	w0, [x0]
  414c9c:	cmp	w0, #0x4
  414ca0:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  414ca4:	b.eq	414c70 <ferror@plt+0x12360>  // b.none
  414ca8:	ldr	x1, [x27, #3984]
  414cac:	ldr	x20, [x1]
  414cb0:	bl	402530 <strerror@plt>
  414cb4:	ldr	w3, [x19]
  414cb8:	mov	x2, x0
  414cbc:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414cc0:	add	x1, x1, #0x210
  414cc4:	mov	x0, x20
  414cc8:	bl	4028d0 <fprintf@plt>
  414ccc:	ldr	w0, [x19]
  414cd0:	cmp	w0, #0x69
  414cd4:	b.eq	414c70 <ferror@plt+0x12360>  // b.none
  414cd8:	mov	w0, #0xffffffff            	// #-1
  414cdc:	b	414da4 <ferror@plt+0x12494>
  414ce0:	cbz	w0, 414dc8 <ferror@plt+0x124b8>
  414ce4:	add	x2, sp, #0x4, lsl #12
  414ce8:	add	x2, x2, #0x10
  414cec:	ldr	w2, [x2, #8304]
  414cf0:	cmp	w2, #0xc
  414cf4:	b.ne	414df0 <ferror@plt+0x124e0>  // b.any
  414cf8:	ldr	w2, [x25, #48]
  414cfc:	tbnz	w2, #0, 414e10 <ferror@plt+0x12500>
  414d00:	mov	w20, w0
  414d04:	cmp	w0, #0xf
  414d08:	b.ls	414eec <ferror@plt+0x125dc>  // b.plast
  414d0c:	ldr	w19, [sp, #8312]
  414d10:	mov	w2, w19
  414d14:	cmp	w19, #0x10
  414d18:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  414d1c:	b.lt	414d70 <ferror@plt+0x12460>  // b.tstop
  414d20:	add	x21, sp, #0x2, lsl #12
  414d24:	add	x21, x21, #0x78
  414d28:	add	x24, sp, #0x70
  414d2c:	mov	x2, x23
  414d30:	mov	x1, x21
  414d34:	mov	x0, x24
  414d38:	blr	x22
  414d3c:	tbnz	w0, #31, 414da4 <ferror@plt+0x12494>
  414d40:	add	w19, w19, #0x3
  414d44:	and	w19, w19, #0xfffffffc
  414d48:	sub	w20, w20, w19
  414d4c:	mov	w1, w20
  414d50:	add	x21, x21, w19, uxtw
  414d54:	cmp	w20, #0xf
  414d58:	b.ls	414eb4 <ferror@plt+0x125a4>  // b.plast
  414d5c:	ldr	w19, [x21]
  414d60:	mov	w2, w19
  414d64:	cmp	w19, #0x10
  414d68:	ccmp	w19, w20, #0x0, pl  // pl = nfrst
  414d6c:	b.le	414d2c <ferror@plt+0x1241c>
  414d70:	add	x0, sp, #0x4, lsl #12
  414d74:	add	x0, x0, #0x10
  414d78:	ldr	w0, [x0, #8344]
  414d7c:	tbz	w0, #5, 414e94 <ferror@plt+0x12584>
  414d80:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414d84:	ldr	x0, [x0, #3984]
  414d88:	ldr	x3, [x0]
  414d8c:	mov	x2, #0x12                  	// #18
  414d90:	mov	x1, #0x1                   	// #1
  414d94:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414d98:	add	x0, x0, #0x2a8
  414d9c:	bl	4026d0 <fwrite@plt>
  414da0:	mov	w0, #0xffffffff            	// #-1
  414da4:	ldp	x19, x20, [sp, #16]
  414da8:	ldp	x21, x22, [sp, #32]
  414dac:	ldp	x23, x24, [sp, #48]
  414db0:	ldp	x25, x26, [sp, #64]
  414db4:	ldp	x27, x28, [sp, #80]
  414db8:	ldp	x29, x30, [sp]
  414dbc:	mov	x12, #0x60d0                	// #24784
  414dc0:	add	sp, sp, x12
  414dc4:	ret
  414dc8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414dcc:	ldr	x0, [x0, #3984]
  414dd0:	ldr	x3, [x0]
  414dd4:	mov	x2, #0xf                   	// #15
  414dd8:	mov	x1, #0x1                   	// #1
  414ddc:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414de0:	add	x0, x0, #0x230
  414de4:	bl	4026d0 <fwrite@plt>
  414de8:	mov	w0, #0xffffffff            	// #-1
  414dec:	b	414da4 <ferror@plt+0x12494>
  414df0:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414df4:	add	x1, x1, #0x490
  414df8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414dfc:	ldr	x0, [x0, #3984]
  414e00:	ldr	x0, [x0]
  414e04:	bl	4028d0 <fprintf@plt>
  414e08:	mov	w0, #0x1                   	// #1
  414e0c:	bl	402270 <exit@plt>
  414e10:	mov	w2, #0xffffffff            	// #-1
  414e14:	str	w2, [sp, #112]
  414e18:	ldr	x4, [sp, #24736]
  414e1c:	cmp	x4, #0xf
  414e20:	b.ls	414d00 <ferror@plt+0x123f0>  // b.plast
  414e24:	ldr	x2, [sp, #24728]
  414e28:	add	x4, x2, x4
  414e2c:	cbz	x2, 414d00 <ferror@plt+0x123f0>
  414e30:	ldr	x3, [x2, #8]
  414e34:	cmp	x3, x28
  414e38:	b.eq	414e7c <ferror@plt+0x1256c>  // b.none
  414e3c:	ldr	x3, [x2]
  414e40:	cmp	x3, #0xf
  414e44:	b.ls	414d00 <ferror@plt+0x123f0>  // b.plast
  414e48:	add	x3, x3, #0x7
  414e4c:	and	x3, x3, #0xfffffffffffffff8
  414e50:	add	x2, x2, x3
  414e54:	add	x3, x2, #0x10
  414e58:	cmp	x4, x3
  414e5c:	b.cc	414d00 <ferror@plt+0x123f0>  // b.lo, b.ul, b.last
  414e60:	ldr	x3, [x2]
  414e64:	add	x3, x3, #0x7
  414e68:	and	x3, x3, #0xfffffffffffffff8
  414e6c:	add	x3, x2, x3
  414e70:	cmp	x4, x3
  414e74:	b.cs	414e2c <ferror@plt+0x1251c>  // b.hs, b.nlast
  414e78:	b	414d00 <ferror@plt+0x123f0>
  414e7c:	ldr	x3, [x2]
  414e80:	cmp	x3, #0x14
  414e84:	b.ne	414e3c <ferror@plt+0x1252c>  // b.any
  414e88:	ldr	w3, [x2, #16]
  414e8c:	str	w3, [sp, #112]
  414e90:	b	414e3c <ferror@plt+0x1252c>
  414e94:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414e98:	add	x1, x1, #0x2c0
  414e9c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414ea0:	ldr	x0, [x0, #3984]
  414ea4:	ldr	x0, [x0]
  414ea8:	bl	4028d0 <fprintf@plt>
  414eac:	mov	w0, #0x1                   	// #1
  414eb0:	bl	402270 <exit@plt>
  414eb4:	add	x0, sp, #0x4, lsl #12
  414eb8:	add	x0, x0, #0x10
  414ebc:	ldr	w0, [x0, #8344]
  414ec0:	tbnz	w0, #5, 414efc <ferror@plt+0x125ec>
  414ec4:	cbz	w20, 414c70 <ferror@plt+0x12360>
  414ec8:	mov	w2, w1
  414ecc:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  414ed0:	add	x1, x1, #0x328
  414ed4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414ed8:	ldr	x0, [x0, #3984]
  414edc:	ldr	x0, [x0]
  414ee0:	bl	4028d0 <fprintf@plt>
  414ee4:	mov	w0, #0x1                   	// #1
  414ee8:	bl	402270 <exit@plt>
  414eec:	add	x0, sp, #0x4, lsl #12
  414ef0:	add	x0, x0, #0x10
  414ef4:	ldr	w0, [x0, #8344]
  414ef8:	tbz	w0, #5, 414ec8 <ferror@plt+0x125b8>
  414efc:	ldr	x0, [sp, #104]
  414f00:	ldr	x3, [x0]
  414f04:	mov	x2, #0x12                  	// #18
  414f08:	mov	x1, #0x1                   	// #1
  414f0c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  414f10:	add	x0, x0, #0x310
  414f14:	bl	4026d0 <fwrite@plt>
  414f18:	b	414c70 <ferror@plt+0x12360>
  414f1c:	mov	x12, #0x4060                	// #16480
  414f20:	sub	sp, sp, x12
  414f24:	stp	x29, x30, [sp]
  414f28:	mov	x29, sp
  414f2c:	stp	x19, x20, [sp, #16]
  414f30:	stp	x21, x22, [sp, #32]
  414f34:	stp	x23, x24, [sp, #48]
  414f38:	stp	x25, x26, [sp, #64]
  414f3c:	str	x27, [sp, #80]
  414f40:	mov	x20, x0
  414f44:	mov	x24, x1
  414f48:	mov	x23, x2
  414f4c:	add	x21, sp, #0x60
  414f50:	mov	x25, #0x10                  	// #16
  414f54:	mov	x22, #0x1                   	// #1
  414f58:	mov	w26, #0x3ff0                	// #16368
  414f5c:	add	x27, x21, x25
  414f60:	b	414fb4 <ferror@plt+0x126a4>
  414f64:	cmp	x0, #0x10
  414f68:	b.ne	414fd8 <ferror@plt+0x126c8>  // b.any
  414f6c:	ldr	w19, [sp, #96]
  414f70:	sub	w0, w19, #0x10
  414f74:	cmp	w0, w26
  414f78:	b.hi	415030 <ferror@plt+0x12720>  // b.pmore
  414f7c:	sub	w19, w19, #0xd
  414f80:	and	x19, x19, #0xfffffffc
  414f84:	mov	x3, x20
  414f88:	mov	x2, x19
  414f8c:	mov	x1, x22
  414f90:	mov	x0, x27
  414f94:	bl	402630 <fread@plt>
  414f98:	cmp	x19, x0
  414f9c:	b.ne	415084 <ferror@plt+0x12774>  // b.any
  414fa0:	mov	x2, x23
  414fa4:	mov	x1, x21
  414fa8:	mov	x0, #0x0                   	// #0
  414fac:	blr	x24
  414fb0:	tbnz	w0, #31, 415060 <ferror@plt+0x12750>
  414fb4:	mov	x3, x20
  414fb8:	mov	x2, x25
  414fbc:	mov	x1, x22
  414fc0:	mov	x0, x21
  414fc4:	bl	402630 <fread@plt>
  414fc8:	cbnz	x0, 414f64 <ferror@plt+0x12654>
  414fcc:	mov	x0, x20
  414fd0:	bl	4025a0 <feof@plt>
  414fd4:	cbnz	w0, 4150dc <ferror@plt+0x127cc>
  414fd8:	mov	x0, x20
  414fdc:	bl	402910 <ferror@plt>
  414fe0:	cbnz	w0, 415020 <ferror@plt+0x12710>
  414fe4:	mov	x0, x20
  414fe8:	bl	4025a0 <feof@plt>
  414fec:	mov	w1, w0
  414ff0:	mov	w0, #0xffffffff            	// #-1
  414ff4:	cbz	w1, 415060 <ferror@plt+0x12750>
  414ff8:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  414ffc:	ldr	x0, [x0, #3984]
  415000:	ldr	x3, [x0]
  415004:	mov	x2, #0x22                  	// #34
  415008:	mov	x1, #0x1                   	// #1
  41500c:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  415010:	add	x0, x0, #0x4c8
  415014:	bl	4026d0 <fwrite@plt>
  415018:	mov	w0, #0xffffffff            	// #-1
  41501c:	b	415060 <ferror@plt+0x12750>
  415020:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  415024:	add	x0, x0, #0x4b0
  415028:	bl	402290 <perror@plt>
  41502c:	b	414fe4 <ferror@plt+0x126d4>
  415030:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415034:	ldr	x0, [x0, #3984]
  415038:	ldr	x21, [x0]
  41503c:	mov	x0, x20
  415040:	bl	402320 <ftell@plt>
  415044:	mov	x3, x0
  415048:	mov	w2, w19
  41504c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  415050:	add	x1, x1, #0x4f0
  415054:	mov	x0, x21
  415058:	bl	4028d0 <fprintf@plt>
  41505c:	mov	w0, #0xffffffff            	// #-1
  415060:	ldp	x19, x20, [sp, #16]
  415064:	ldp	x21, x22, [sp, #32]
  415068:	ldp	x23, x24, [sp, #48]
  41506c:	ldp	x25, x26, [sp, #64]
  415070:	ldr	x27, [sp, #80]
  415074:	ldp	x29, x30, [sp]
  415078:	mov	x12, #0x4060                	// #16480
  41507c:	add	sp, sp, x12
  415080:	ret
  415084:	mov	x0, x20
  415088:	bl	402910 <ferror@plt>
  41508c:	cbnz	w0, 4150cc <ferror@plt+0x127bc>
  415090:	mov	x0, x20
  415094:	bl	4025a0 <feof@plt>
  415098:	mov	w1, w0
  41509c:	mov	w0, #0xffffffff            	// #-1
  4150a0:	cbz	w1, 415060 <ferror@plt+0x12750>
  4150a4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4150a8:	ldr	x0, [x0, #3984]
  4150ac:	ldr	x3, [x0]
  4150b0:	mov	x2, #0x22                  	// #34
  4150b4:	mov	x1, #0x1                   	// #1
  4150b8:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4150bc:	add	x0, x0, #0x4c8
  4150c0:	bl	4026d0 <fwrite@plt>
  4150c4:	mov	w0, #0xffffffff            	// #-1
  4150c8:	b	415060 <ferror@plt+0x12750>
  4150cc:	adrp	x0, 41a000 <ferror@plt+0x176f0>
  4150d0:	add	x0, x0, #0x4b0
  4150d4:	bl	402290 <perror@plt>
  4150d8:	b	415090 <ferror@plt+0x12780>
  4150dc:	mov	w0, #0x0                   	// #0
  4150e0:	b	415060 <ferror@plt+0x12750>
  4150e4:	stp	x29, x30, [sp, #-32]!
  4150e8:	mov	x29, sp
  4150ec:	stp	x19, x20, [sp, #16]
  4150f0:	mov	x19, x0
  4150f4:	ldr	w5, [x0]
  4150f8:	add	w5, w5, #0x3
  4150fc:	and	w5, w5, #0xfffffffc
  415100:	add	w0, w4, #0x7
  415104:	and	w20, w0, #0xfffffffc
  415108:	add	w0, w5, w20
  41510c:	cmp	w0, w1
  415110:	b.hi	41514c <ferror@plt+0x1283c>  // b.pmore
  415114:	add	w1, w4, #0x4
  415118:	add	x0, x19, w5, uxtw
  41511c:	strh	w2, [x0, #2]
  415120:	strh	w1, [x19, w5, uxtw]
  415124:	cbnz	w4, 415170 <ferror@plt+0x12860>
  415128:	ldr	w0, [x19]
  41512c:	add	w0, w0, #0x3
  415130:	and	w0, w0, #0xfffffffc
  415134:	add	w0, w0, w20
  415138:	str	w0, [x19]
  41513c:	mov	w0, #0x0                   	// #0
  415140:	ldp	x19, x20, [sp, #16]
  415144:	ldp	x29, x30, [sp], #32
  415148:	ret
  41514c:	mov	w2, w1
  415150:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  415154:	add	x1, x1, #0x518
  415158:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  41515c:	ldr	x0, [x0, #3984]
  415160:	ldr	x0, [x0]
  415164:	bl	4028d0 <fprintf@plt>
  415168:	mov	w0, #0xffffffff            	// #-1
  41516c:	b	415140 <ferror@plt+0x12830>
  415170:	sxtw	x2, w4
  415174:	mov	x1, x3
  415178:	add	x0, x0, #0x4
  41517c:	bl	402230 <memcpy@plt>
  415180:	b	415128 <ferror@plt+0x12818>
  415184:	stp	x29, x30, [sp, #-16]!
  415188:	mov	x29, sp
  41518c:	mov	w4, #0x0                   	// #0
  415190:	mov	x3, #0x0                   	// #0
  415194:	bl	4150e4 <ferror@plt+0x127d4>
  415198:	ldp	x29, x30, [sp], #16
  41519c:	ret
  4151a0:	stp	x29, x30, [sp, #-32]!
  4151a4:	mov	x29, sp
  4151a8:	strb	w3, [sp, #31]
  4151ac:	mov	w4, #0x1                   	// #1
  4151b0:	add	x3, sp, #0x1f
  4151b4:	bl	4150e4 <ferror@plt+0x127d4>
  4151b8:	ldp	x29, x30, [sp], #32
  4151bc:	ret
  4151c0:	stp	x29, x30, [sp, #-32]!
  4151c4:	mov	x29, sp
  4151c8:	strh	w3, [sp, #30]
  4151cc:	mov	w4, #0x2                   	// #2
  4151d0:	add	x3, sp, #0x1e
  4151d4:	bl	4150e4 <ferror@plt+0x127d4>
  4151d8:	ldp	x29, x30, [sp], #32
  4151dc:	ret
  4151e0:	stp	x29, x30, [sp, #-32]!
  4151e4:	mov	x29, sp
  4151e8:	str	w3, [sp, #28]
  4151ec:	mov	w4, #0x4                   	// #4
  4151f0:	add	x3, sp, #0x1c
  4151f4:	bl	4150e4 <ferror@plt+0x127d4>
  4151f8:	ldp	x29, x30, [sp], #32
  4151fc:	ret
  415200:	stp	x29, x30, [sp, #-32]!
  415204:	mov	x29, sp
  415208:	str	x3, [sp, #24]
  41520c:	mov	w4, #0x8                   	// #8
  415210:	add	x3, sp, #0x18
  415214:	bl	4150e4 <ferror@plt+0x127d4>
  415218:	ldp	x29, x30, [sp], #32
  41521c:	ret
  415220:	stp	x29, x30, [sp, #-48]!
  415224:	mov	x29, sp
  415228:	stp	x19, x20, [sp, #16]
  41522c:	stp	x21, x22, [sp, #32]
  415230:	mov	x20, x0
  415234:	mov	w21, w1
  415238:	mov	w22, w2
  41523c:	mov	x19, x3
  415240:	mov	x0, x3
  415244:	bl	402260 <strlen@plt>
  415248:	add	w4, w0, #0x1
  41524c:	mov	x3, x19
  415250:	mov	w2, w22
  415254:	mov	w1, w21
  415258:	mov	x0, x20
  41525c:	bl	4150e4 <ferror@plt+0x127d4>
  415260:	ldp	x19, x20, [sp, #16]
  415264:	ldp	x21, x22, [sp, #32]
  415268:	ldp	x29, x30, [sp], #48
  41526c:	ret
  415270:	stp	x29, x30, [sp, #-48]!
  415274:	mov	x29, sp
  415278:	stp	x19, x20, [sp, #16]
  41527c:	mov	x19, x0
  415280:	mov	w4, w1
  415284:	mov	x1, x2
  415288:	ldr	w0, [x0]
  41528c:	add	w0, w0, #0x3
  415290:	and	w0, w0, #0xfffffffc
  415294:	add	w20, w3, #0x3
  415298:	and	w20, w20, #0xfffffffc
  41529c:	add	w2, w0, w20
  4152a0:	cmp	w2, w4
  4152a4:	b.hi	415308 <ferror@plt+0x129f8>  // b.pmore
  4152a8:	stp	x21, x22, [sp, #32]
  4152ac:	mov	w21, w3
  4152b0:	sxtw	x22, w3
  4152b4:	mov	x2, x22
  4152b8:	add	x0, x19, w0, uxtw
  4152bc:	bl	402230 <memcpy@plt>
  4152c0:	ldr	w0, [x19]
  4152c4:	add	w0, w0, #0x3
  4152c8:	and	x0, x0, #0xfffffffc
  4152cc:	add	x0, x0, x22
  4152d0:	sub	w2, w20, w21
  4152d4:	mov	w1, #0x0                   	// #0
  4152d8:	add	x0, x19, x0
  4152dc:	bl	402490 <memset@plt>
  4152e0:	ldr	w0, [x19]
  4152e4:	add	w0, w0, #0x3
  4152e8:	and	w0, w0, #0xfffffffc
  4152ec:	add	w0, w0, w20
  4152f0:	str	w0, [x19]
  4152f4:	mov	w0, #0x0                   	// #0
  4152f8:	ldp	x21, x22, [sp, #32]
  4152fc:	ldp	x19, x20, [sp, #16]
  415300:	ldp	x29, x30, [sp], #48
  415304:	ret
  415308:	mov	w2, w4
  41530c:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  415310:	add	x1, x1, #0x548
  415314:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415318:	ldr	x0, [x0, #3984]
  41531c:	ldr	x0, [x0]
  415320:	bl	4028d0 <fprintf@plt>
  415324:	mov	w0, #0xffffffff            	// #-1
  415328:	b	4152fc <ferror@plt+0x129ec>
  41532c:	stp	x29, x30, [sp, #-32]!
  415330:	mov	x29, sp
  415334:	str	x19, [sp, #16]
  415338:	ldr	w19, [x0]
  41533c:	add	w19, w19, #0x3
  415340:	and	x19, x19, #0xfffffffc
  415344:	add	x19, x0, x19
  415348:	mov	w4, #0x0                   	// #0
  41534c:	mov	x3, #0x0                   	// #0
  415350:	bl	4150e4 <ferror@plt+0x127d4>
  415354:	mov	x0, x19
  415358:	ldr	x19, [sp, #16]
  41535c:	ldp	x29, x30, [sp], #32
  415360:	ret
  415364:	ldr	w2, [x0]
  415368:	add	w2, w2, #0x3
  41536c:	and	x2, x2, #0xfffffffc
  415370:	add	x2, x0, x2
  415374:	sub	x2, x2, x1
  415378:	strh	w2, [x1]
  41537c:	ldr	w0, [x0]
  415380:	ret
  415384:	stp	x29, x30, [sp, #-48]!
  415388:	mov	x29, sp
  41538c:	stp	x19, x20, [sp, #16]
  415390:	stp	x21, x22, [sp, #32]
  415394:	mov	x20, x0
  415398:	mov	w21, w1
  41539c:	mov	w22, w2
  4153a0:	ldr	w19, [x0]
  4153a4:	add	w19, w19, #0x3
  4153a8:	and	x19, x19, #0xfffffffc
  4153ac:	add	x19, x0, x19
  4153b0:	bl	4150e4 <ferror@plt+0x127d4>
  4153b4:	mov	w2, w22
  4153b8:	mov	w1, w21
  4153bc:	mov	x0, x20
  4153c0:	bl	41532c <ferror@plt+0x12a1c>
  4153c4:	mov	x0, x19
  4153c8:	ldp	x19, x20, [sp, #16]
  4153cc:	ldp	x21, x22, [sp, #32]
  4153d0:	ldp	x29, x30, [sp], #48
  4153d4:	ret
  4153d8:	stp	x29, x30, [sp, #-32]!
  4153dc:	mov	x29, sp
  4153e0:	str	x19, [sp, #16]
  4153e4:	mov	x19, x0
  4153e8:	ldrh	w3, [x1]
  4153ec:	add	w3, w3, #0x3
  4153f0:	and	x3, x3, #0x1fffc
  4153f4:	ldr	w2, [x0]
  4153f8:	add	w2, w2, #0x3
  4153fc:	and	x2, x2, #0xfffffffc
  415400:	add	x2, x0, x2
  415404:	sub	x2, x2, x1
  415408:	strh	w2, [x1]
  41540c:	add	x1, x1, x3
  415410:	bl	415364 <ferror@plt+0x12a54>
  415414:	ldr	w0, [x19]
  415418:	ldr	x19, [sp, #16]
  41541c:	ldp	x29, x30, [sp], #32
  415420:	ret
  415424:	ldrh	w4, [x0]
  415428:	add	w4, w4, #0x3
  41542c:	and	w4, w4, #0xfffffffc
  415430:	add	w5, w4, #0x8
  415434:	cmp	w5, w1
  415438:	b.hi	41546c <ferror@plt+0x12b5c>  // b.pmore
  41543c:	add	x1, x0, w4, uxtw
  415440:	strh	w2, [x1, #2]
  415444:	mov	w2, #0x8                   	// #8
  415448:	strh	w2, [x0, w4, uxtw]
  41544c:	str	w3, [x1, #4]
  415450:	ldrh	w1, [x0]
  415454:	add	w1, w1, #0x3
  415458:	and	w1, w1, #0xfffffffc
  41545c:	add	w1, w1, #0x8
  415460:	strh	w1, [x0]
  415464:	mov	w0, #0x0                   	// #0
  415468:	ret
  41546c:	stp	x29, x30, [sp, #-16]!
  415470:	mov	x29, sp
  415474:	mov	w2, w1
  415478:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41547c:	add	x1, x1, #0x578
  415480:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415484:	ldr	x0, [x0, #3984]
  415488:	ldr	x0, [x0]
  41548c:	bl	4028d0 <fprintf@plt>
  415490:	mov	w0, #0xffffffff            	// #-1
  415494:	ldp	x29, x30, [sp], #16
  415498:	ret
  41549c:	stp	x29, x30, [sp, #-32]!
  4154a0:	mov	x29, sp
  4154a4:	stp	x19, x20, [sp, #16]
  4154a8:	mov	x20, x0
  4154ac:	ldrh	w5, [x0]
  4154b0:	add	w5, w5, #0x3
  4154b4:	and	w5, w5, #0xfffffffc
  4154b8:	add	w0, w4, #0x7
  4154bc:	and	w0, w0, #0xfffffffc
  4154c0:	add	w0, w0, w5
  4154c4:	cmp	w0, w1
  4154c8:	b.hi	415510 <ferror@plt+0x12c00>  // b.pmore
  4154cc:	add	w19, w4, #0x4
  4154d0:	add	x0, x20, w5, uxtw
  4154d4:	strh	w2, [x0, #2]
  4154d8:	and	w19, w19, #0xffff
  4154dc:	strh	w19, [x20, w5, uxtw]
  4154e0:	cbnz	w4, 415534 <ferror@plt+0x12c24>
  4154e4:	ldrh	w0, [x20]
  4154e8:	add	w0, w0, #0x3
  4154ec:	and	w0, w0, #0xfffffffc
  4154f0:	add	w19, w19, #0x3
  4154f4:	and	w19, w19, #0xfffffffc
  4154f8:	add	w19, w0, w19
  4154fc:	strh	w19, [x20]
  415500:	mov	w0, #0x0                   	// #0
  415504:	ldp	x19, x20, [sp, #16]
  415508:	ldp	x29, x30, [sp], #32
  41550c:	ret
  415510:	mov	w2, w1
  415514:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  415518:	add	x1, x1, #0x5b0
  41551c:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415520:	ldr	x0, [x0, #3984]
  415524:	ldr	x0, [x0]
  415528:	bl	4028d0 <fprintf@plt>
  41552c:	mov	w0, #0xffffffff            	// #-1
  415530:	b	415504 <ferror@plt+0x12bf4>
  415534:	sxtw	x2, w4
  415538:	mov	x1, x3
  41553c:	add	x0, x0, #0x4
  415540:	bl	402230 <memcpy@plt>
  415544:	b	4154e4 <ferror@plt+0x12bd4>
  415548:	stp	x29, x30, [sp, #-32]!
  41554c:	mov	x29, sp
  415550:	strb	w3, [sp, #31]
  415554:	mov	w4, #0x1                   	// #1
  415558:	add	x3, sp, #0x1f
  41555c:	bl	41549c <ferror@plt+0x12b8c>
  415560:	ldp	x29, x30, [sp], #32
  415564:	ret
  415568:	stp	x29, x30, [sp, #-32]!
  41556c:	mov	x29, sp
  415570:	strh	w3, [sp, #30]
  415574:	mov	w4, #0x2                   	// #2
  415578:	add	x3, sp, #0x1e
  41557c:	bl	41549c <ferror@plt+0x12b8c>
  415580:	ldp	x29, x30, [sp], #32
  415584:	ret
  415588:	stp	x29, x30, [sp, #-32]!
  41558c:	mov	x29, sp
  415590:	str	x3, [sp, #24]
  415594:	mov	w4, #0x8                   	// #8
  415598:	add	x3, sp, #0x18
  41559c:	bl	41549c <ferror@plt+0x12b8c>
  4155a0:	ldp	x29, x30, [sp], #32
  4155a4:	ret
  4155a8:	stp	x29, x30, [sp, #-32]!
  4155ac:	mov	x29, sp
  4155b0:	str	x19, [sp, #16]
  4155b4:	ldrh	w3, [x0]
  4155b8:	add	w3, w3, #0x3
  4155bc:	and	x3, x3, #0x1fffc
  4155c0:	add	x19, x0, x3
  4155c4:	mov	w4, #0x0                   	// #0
  4155c8:	mov	x3, #0x0                   	// #0
  4155cc:	bl	41549c <ferror@plt+0x12b8c>
  4155d0:	ldrh	w0, [x19, #2]
  4155d4:	orr	w0, w0, #0xffff8000
  4155d8:	strh	w0, [x19, #2]
  4155dc:	mov	x0, x19
  4155e0:	ldr	x19, [sp, #16]
  4155e4:	ldp	x29, x30, [sp], #32
  4155e8:	ret
  4155ec:	ldrh	w2, [x0]
  4155f0:	add	w2, w2, #0x3
  4155f4:	and	x2, x2, #0x1fffc
  4155f8:	add	x2, x0, x2
  4155fc:	sub	x2, x2, x1
  415600:	strh	w2, [x1]
  415604:	ldrh	w0, [x0]
  415608:	ret
  41560c:	stp	x29, x30, [sp, #-64]!
  415610:	mov	x29, sp
  415614:	stp	x19, x20, [sp, #16]
  415618:	stp	x21, x22, [sp, #32]
  41561c:	str	x23, [sp, #48]
  415620:	mov	x22, x0
  415624:	mov	w21, w1
  415628:	mov	x19, x2
  41562c:	mov	w20, w3
  415630:	and	w23, w4, #0xffff
  415634:	add	w2, w1, #0x1
  415638:	sbfiz	x2, x2, #3, #32
  41563c:	mov	w1, #0x0                   	// #0
  415640:	bl	402490 <memset@plt>
  415644:	mvn	w1, w23
  415648:	cmp	w20, #0x3
  41564c:	b.gt	41568c <ferror@plt+0x12d7c>
  415650:	cbnz	w20, 4156c4 <ferror@plt+0x12db4>
  415654:	mov	w0, #0x0                   	// #0
  415658:	ldp	x19, x20, [sp, #16]
  41565c:	ldp	x21, x22, [sp, #32]
  415660:	ldr	x23, [sp, #48]
  415664:	ldp	x29, x30, [sp], #64
  415668:	ret
  41566c:	str	x19, [x22, x0, lsl #3]
  415670:	ldrh	w4, [x19]
  415674:	add	w4, w4, #0x3
  415678:	and	w4, w4, #0xfffffffc
  41567c:	sub	w20, w20, w4
  415680:	add	x19, x19, w4, uxtw
  415684:	cmp	w20, #0x3
  415688:	b.le	415650 <ferror@plt+0x12d40>
  41568c:	ldrh	w2, [x19]
  415690:	cmp	w2, #0x3
  415694:	b.ls	415650 <ferror@plt+0x12d40>  // b.plast
  415698:	cmp	w2, w20
  41569c:	b.gt	415650 <ferror@plt+0x12d40>
  4156a0:	ldrh	w2, [x19, #2]
  4156a4:	and	w2, w1, w2
  4156a8:	and	w0, w2, #0xffff
  4156ac:	cmp	w21, w2, uxth
  4156b0:	b.lt	415670 <ferror@plt+0x12d60>  // b.tstop
  4156b4:	and	x0, x0, #0xffff
  4156b8:	ldr	x2, [x22, x0, lsl #3]
  4156bc:	cbnz	x2, 415670 <ferror@plt+0x12d60>
  4156c0:	b	41566c <ferror@plt+0x12d5c>
  4156c4:	ldrh	w3, [x19]
  4156c8:	mov	w2, w20
  4156cc:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  4156d0:	add	x1, x1, #0x5e8
  4156d4:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  4156d8:	ldr	x0, [x0, #3984]
  4156dc:	ldr	x0, [x0]
  4156e0:	bl	4028d0 <fprintf@plt>
  4156e4:	b	415654 <ferror@plt+0x12d44>
  4156e8:	stp	x29, x30, [sp, #-16]!
  4156ec:	mov	x29, sp
  4156f0:	mov	w4, #0x0                   	// #0
  4156f4:	bl	41560c <ferror@plt+0x12cfc>
  4156f8:	ldp	x29, x30, [sp], #16
  4156fc:	ret
  415700:	cmp	w2, #0x3
  415704:	b.le	415740 <ferror@plt+0x12e30>
  415708:	ldrh	w3, [x1]
  41570c:	cmp	w3, #0x3
  415710:	b.ls	415740 <ferror@plt+0x12e30>  // b.plast
  415714:	cmp	w3, w2
  415718:	b.gt	415740 <ferror@plt+0x12e30>
  41571c:	ldrh	w4, [x1, #2]
  415720:	cmp	w4, w0
  415724:	b.eq	41577c <ferror@plt+0x12e6c>  // b.none
  415728:	add	w3, w3, #0x3
  41572c:	and	w3, w3, #0xfffffffc
  415730:	sub	w2, w2, w3
  415734:	add	x1, x1, w3, uxtw
  415738:	cmp	w2, #0x3
  41573c:	b.gt	415708 <ferror@plt+0x12df8>
  415740:	mov	x0, #0x0                   	// #0
  415744:	cbnz	w2, 41574c <ferror@plt+0x12e3c>
  415748:	ret
  41574c:	stp	x29, x30, [sp, #-16]!
  415750:	mov	x29, sp
  415754:	ldrh	w3, [x1]
  415758:	adrp	x1, 41a000 <ferror@plt+0x176f0>
  41575c:	add	x1, x1, #0x5e8
  415760:	adrp	x0, 42f000 <ferror@plt+0x2c6f0>
  415764:	ldr	x0, [x0, #3984]
  415768:	ldr	x0, [x0]
  41576c:	bl	4028d0 <fprintf@plt>
  415770:	mov	x0, #0x0                   	// #0
  415774:	ldp	x29, x30, [sp], #16
  415778:	ret
  41577c:	mov	x0, x1
  415780:	ret
  415784:	ldrh	w4, [x2]
  415788:	sub	x4, x4, #0x4
  41578c:	cmp	x4, w3, sxtw
  415790:	b.cc	4157e4 <ferror@plt+0x12ed4>  // b.lo, b.ul, b.last
  415794:	stp	x29, x30, [sp, #-16]!
  415798:	mov	x29, sp
  41579c:	add	w3, w3, #0x3
  4157a0:	and	x3, x3, #0xfffffffc
  4157a4:	add	x3, x3, #0x4
  4157a8:	cmp	x4, x3
  4157ac:	b.cs	4157cc <ferror@plt+0x12ebc>  // b.hs, b.nlast
  4157b0:	add	w1, w1, #0x1
  4157b4:	sbfiz	x2, x1, #3, #32
  4157b8:	mov	w1, #0x0                   	// #0
  4157bc:	bl	402490 <memset@plt>
  4157c0:	mov	w0, #0x0                   	// #0
  4157c4:	ldp	x29, x30, [sp], #16
  4157c8:	ret
  4157cc:	add	x4, x2, x3
  4157d0:	ldrh	w3, [x2, x3]
  4157d4:	sub	w3, w3, #0x4
  4157d8:	add	x2, x4, #0x4
  4157dc:	bl	4156e8 <ferror@plt+0x12dd8>
  4157e0:	b	4157c4 <ferror@plt+0x12eb4>
  4157e4:	mov	w0, #0xffffffff            	// #-1
  4157e8:	ret
  4157ec:	nop
  4157f0:	stp	x29, x30, [sp, #-64]!
  4157f4:	mov	x29, sp
  4157f8:	stp	x19, x20, [sp, #16]
  4157fc:	adrp	x20, 42f000 <ferror@plt+0x2c6f0>
  415800:	add	x20, x20, #0x9c0
  415804:	stp	x21, x22, [sp, #32]
  415808:	adrp	x21, 42f000 <ferror@plt+0x2c6f0>
  41580c:	add	x21, x21, #0x9b8
  415810:	sub	x20, x20, x21
  415814:	mov	w22, w0
  415818:	stp	x23, x24, [sp, #48]
  41581c:	mov	x23, x1
  415820:	mov	x24, x2
  415824:	bl	4021f8 <memcpy@plt-0x38>
  415828:	cmp	xzr, x20, asr #3
  41582c:	b.eq	415858 <ferror@plt+0x12f48>  // b.none
  415830:	asr	x20, x20, #3
  415834:	mov	x19, #0x0                   	// #0
  415838:	ldr	x3, [x21, x19, lsl #3]
  41583c:	mov	x2, x24
  415840:	add	x19, x19, #0x1
  415844:	mov	x1, x23
  415848:	mov	w0, w22
  41584c:	blr	x3
  415850:	cmp	x20, x19
  415854:	b.ne	415838 <ferror@plt+0x12f28>  // b.any
  415858:	ldp	x19, x20, [sp, #16]
  41585c:	ldp	x21, x22, [sp, #32]
  415860:	ldp	x23, x24, [sp, #48]
  415864:	ldp	x29, x30, [sp], #64
  415868:	ret
  41586c:	nop
  415870:	ret

Disassembly of section .fini:

0000000000415874 <.fini>:
  415874:	stp	x29, x30, [sp, #-16]!
  415878:	mov	x29, sp
  41587c:	ldp	x29, x30, [sp], #16
  415880:	ret
