===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2966 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2718 ( 16.6%)    0.2718 ( 21.0%)  FIR Parser
    1.0575 ( 64.5%)    0.7154 ( 55.2%)  'firrtl.circuit' Pipeline
    0.1290 (  7.9%)    0.0731 (  5.6%)    'firrtl.module' Pipeline
    0.1136 (  6.9%)    0.0643 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0154 (  0.9%)    0.0089 (  0.7%)      LowerCHIRRTL
    0.0123 (  0.8%)    0.0123 (  1.0%)    InferWidths
    0.0489 (  3.0%)    0.0489 (  3.8%)    InferResets
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0013 (  0.1%)    0.0013 (  0.1%)    PrefixModules
    0.0860 (  5.2%)    0.0860 (  6.6%)    LowerFIRRTLTypes
    0.6115 ( 37.3%)    0.3253 ( 25.1%)    'firrtl.module' Pipeline
    0.0827 (  5.0%)    0.0471 (  3.6%)      ExpandWhens
    0.5287 ( 32.3%)    0.2781 ( 21.5%)      Canonicalizer
    0.0194 (  1.2%)    0.0194 (  1.5%)    Inliner
    0.0296 (  1.8%)    0.0296 (  2.3%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1192 (  7.3%)    0.1192 (  9.2%)    'firrtl.module' Pipeline
    0.1192 (  7.3%)    0.1192 (  9.2%)      Canonicalizer
    0.0948 (  5.8%)    0.0948 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1305 (  8.0%)    0.1305 ( 10.1%)  'hw.module' Pipeline
    0.0014 (  0.1%)    0.0014 (  0.1%)    HWCleanup
    0.0301 (  1.8%)    0.0301 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0715 (  4.4%)    0.0715 (  5.5%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0265 (  1.6%)    0.0265 (  2.0%)    PrettifyVerilog
    0.0829 (  5.1%)    0.0829 (  6.4%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.6387 (100.0%)    1.2966 (100.0%)  Total

{
  totalTime: 1.307,
  maxMemory: 70324224
}
