- 👋 Hi, I’m @cpsaini, Analog design engineer. Curently working on projects with Intel USA (LCPLL team) and Singularity labs pvt ltd, India.
- 👀 I’m interested in Analog circuit design
- 🌱 I’m currently learning Digital PLL Design.
- 💞️ I’m looking to collaborate on Analog blocks like BGR, LDO, ADC, DAC, Filters, Digital PLL.
- 📫 You can reach me at cpsaini.cs@gmail.com.

<!---
cpsaini/cpsaini is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
