// Seed: 854187091
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    output tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wor id_7
);
  assign id_6 = 1;
  assign id_6 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2
    , id_16,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12
    , id_17, id_18,
    output tri id_13,
    input wand id_14
);
  wire id_19 = id_18;
  module_0(
      id_0, id_6, id_6, id_5, id_1, id_10, id_4, id_14
  );
  assign id_4 = id_5;
  wire id_20;
endmodule
