#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2790820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27909b0 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x27a2d80 .functor NOT 1, L_0x27cf8c0, C4<0>, C4<0>, C4<0>;
L_0x27cf170 .functor XOR 5, L_0x27cf5d0, L_0x27cf670, C4<00000>, C4<00000>;
L_0x27cf7b0 .functor XOR 5, L_0x27cf170, L_0x27cf710, C4<00000>, C4<00000>;
v0x27cb840_0 .net *"_ivl_10", 4 0, L_0x27cf710;  1 drivers
v0x27cb940_0 .net *"_ivl_12", 4 0, L_0x27cf7b0;  1 drivers
v0x27cba20_0 .net *"_ivl_2", 4 0, L_0x27cf530;  1 drivers
v0x27cbae0_0 .net *"_ivl_4", 4 0, L_0x27cf5d0;  1 drivers
v0x27cbbc0_0 .net *"_ivl_6", 4 0, L_0x27cf670;  1 drivers
v0x27cbcf0_0 .net *"_ivl_8", 4 0, L_0x27cf170;  1 drivers
v0x27cbdd0_0 .var "clk", 0 0;
v0x27cbe70_0 .net "in", 0 0, v0x27c91b0_0;  1 drivers
v0x27cbf10_0 .net "next_state_dut", 3 0, L_0x27cede0;  1 drivers
v0x27cbfb0_0 .net "next_state_ref", 3 0, L_0x27cd4b0;  1 drivers
v0x27cc050_0 .net "out_dut", 0 0, L_0x27cf3c0;  1 drivers
v0x27cc120_0 .net "out_ref", 0 0, L_0x27cd8f0;  1 drivers
v0x27cc1f0_0 .net "state", 3 0, v0x27c9350_0;  1 drivers
v0x27cc290_0 .var/2u "stats1", 223 0;
v0x27cc330_0 .var/2u "strobe", 0 0;
v0x27cc3f0_0 .net "tb_match", 0 0, L_0x27cf8c0;  1 drivers
v0x27cc4c0_0 .net "tb_mismatch", 0 0, L_0x27a2d80;  1 drivers
L_0x27cf530 .concat [ 1 4 0 0], L_0x27cd8f0, L_0x27cd4b0;
L_0x27cf5d0 .concat [ 1 4 0 0], L_0x27cd8f0, L_0x27cd4b0;
L_0x27cf670 .concat [ 1 4 0 0], L_0x27cf3c0, L_0x27cede0;
L_0x27cf710 .concat [ 1 4 0 0], L_0x27cd8f0, L_0x27cd4b0;
L_0x27cf8c0 .cmp/eeq 5, L_0x27cf530, L_0x27cf7b0;
S_0x2790b40 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x27909b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x277cd50 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x277cd90 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x277cdd0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x277ce10 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0x277af80 .functor OR 1, L_0x27cc6c0, L_0x27cc760, C4<0>, C4<0>;
L_0x27914f0 .functor NOT 1, v0x27c91b0_0, C4<0>, C4<0>, C4<0>;
L_0x27a4eb0 .functor AND 1, L_0x277af80, L_0x27914f0, C4<1>, C4<1>;
L_0x27ccb20 .functor OR 1, L_0x27cc9b0, L_0x27cca50, C4<0>, C4<0>;
L_0x27cce40 .functor OR 1, L_0x27ccb20, L_0x27ccc90, C4<0>, C4<0>;
L_0x27ccf50 .functor AND 1, L_0x27cce40, v0x27c91b0_0, C4<1>, C4<1>;
L_0x27cd1d0 .functor OR 1, L_0x27cd050, L_0x27cd130, C4<0>, C4<0>;
L_0x27cd2e0 .functor NOT 1, v0x27c91b0_0, C4<0>, C4<0>, C4<0>;
L_0x27cd3a0 .functor AND 1, L_0x27cd1d0, L_0x27cd2e0, C4<1>, C4<1>;
L_0x27cd780 .functor AND 1, L_0x27cd6e0, v0x27c91b0_0, C4<1>, C4<1>;
v0x27a2ef0_0 .net *"_ivl_10", 0 0, L_0x27a4eb0;  1 drivers
v0x27a2f90_0 .net *"_ivl_15", 0 0, L_0x27cc9b0;  1 drivers
v0x277b090_0 .net *"_ivl_17", 0 0, L_0x27cca50;  1 drivers
v0x277b160_0 .net *"_ivl_18", 0 0, L_0x27ccb20;  1 drivers
v0x27c7c30_0 .net *"_ivl_21", 0 0, L_0x27ccc90;  1 drivers
v0x27c7d60_0 .net *"_ivl_22", 0 0, L_0x27cce40;  1 drivers
v0x27c7e40_0 .net *"_ivl_24", 0 0, L_0x27ccf50;  1 drivers
v0x27c7f20_0 .net *"_ivl_29", 0 0, L_0x27cd050;  1 drivers
v0x27c8000_0 .net *"_ivl_3", 0 0, L_0x27cc6c0;  1 drivers
v0x27c8170_0 .net *"_ivl_31", 0 0, L_0x27cd130;  1 drivers
v0x27c8250_0 .net *"_ivl_32", 0 0, L_0x27cd1d0;  1 drivers
v0x27c8330_0 .net *"_ivl_34", 0 0, L_0x27cd2e0;  1 drivers
v0x27c8410_0 .net *"_ivl_36", 0 0, L_0x27cd3a0;  1 drivers
v0x27c84f0_0 .net *"_ivl_42", 0 0, L_0x27cd6e0;  1 drivers
v0x27c85d0_0 .net *"_ivl_43", 0 0, L_0x27cd780;  1 drivers
v0x27c86b0_0 .net *"_ivl_5", 0 0, L_0x27cc760;  1 drivers
v0x27c8790_0 .net *"_ivl_6", 0 0, L_0x277af80;  1 drivers
v0x27c8980_0 .net *"_ivl_8", 0 0, L_0x27914f0;  1 drivers
v0x27c8a60_0 .net "in", 0 0, v0x27c91b0_0;  alias, 1 drivers
v0x27c8b20_0 .net "next_state", 3 0, L_0x27cd4b0;  alias, 1 drivers
v0x27c8c00_0 .net "out", 0 0, L_0x27cd8f0;  alias, 1 drivers
v0x27c8cc0_0 .net "state", 3 0, v0x27c9350_0;  alias, 1 drivers
L_0x27cc6c0 .part v0x27c9350_0, 0, 1;
L_0x27cc760 .part v0x27c9350_0, 2, 1;
L_0x27cc9b0 .part v0x27c9350_0, 0, 1;
L_0x27cca50 .part v0x27c9350_0, 1, 1;
L_0x27ccc90 .part v0x27c9350_0, 3, 1;
L_0x27cd050 .part v0x27c9350_0, 1, 1;
L_0x27cd130 .part v0x27c9350_0, 3, 1;
L_0x27cd4b0 .concat8 [ 1 1 1 1], L_0x27a4eb0, L_0x27ccf50, L_0x27cd3a0, L_0x27cd780;
L_0x27cd6e0 .part v0x27c9350_0, 2, 1;
L_0x27cd8f0 .part v0x27c9350_0, 3, 1;
S_0x27c8e20 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0x27909b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0x27c8ff0_0 .net "clk", 0 0, v0x27cbdd0_0;  1 drivers
v0x27c90d0_0 .var/2s "errored1", 31 0;
v0x27c91b0_0 .var "in", 0 0;
v0x27c92b0_0 .var/2s "onehot_error", 31 0;
v0x27c9350_0 .var "state", 3 0;
v0x27c9460_0 .net "tb_match", 0 0, L_0x27cf8c0;  alias, 1 drivers
E_0x2789fa0/0 .event negedge, v0x27c8ff0_0;
E_0x2789fa0/1 .event posedge, v0x27c8ff0_0;
E_0x2789fa0 .event/or E_0x2789fa0/0, E_0x2789fa0/1;
S_0x27c95b0 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x27909b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f4e57d9a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27cd9f0 .functor XNOR 1, v0x27c91b0_0, L_0x7f4e57d9a018, C4<0>, C4<0>;
L_0x27cdcb0 .functor OR 1, L_0x27cdb70, L_0x27cdc10, C4<0>, C4<0>;
L_0x7f4e57d9a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27cdf50 .functor XNOR 1, v0x27c91b0_0, L_0x7f4e57d9a0a8, C4<0>, C4<0>;
L_0x27ce390 .functor OR 1, L_0x27ce010, L_0x27ce0e0, C4<0>, C4<0>;
L_0x27ce5b0 .functor OR 1, L_0x27ce390, L_0x27ce4d0, C4<0>, C4<0>;
L_0x7f4e57d9a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27ce8a0 .functor XNOR 1, v0x27c91b0_0, L_0x7f4e57d9a138, C4<0>, C4<0>;
L_0x27ceb30 .functor OR 1, L_0x27ce9a0, L_0x27cea90, C4<0>, C4<0>;
L_0x7f4e57d9a1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27cefc0 .functor XNOR 1, v0x27c91b0_0, L_0x7f4e57d9a1c8, C4<0>, C4<0>;
v0x27c9850_0 .net *"_ivl_10", 0 0, L_0x27cdcb0;  1 drivers
L_0x7f4e57d9a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c9930_0 .net/2u *"_ivl_12", 0 0, L_0x7f4e57d9a060;  1 drivers
v0x27c9a10_0 .net *"_ivl_14", 0 0, L_0x27cddc0;  1 drivers
v0x27c9b00_0 .net/2u *"_ivl_18", 0 0, L_0x7f4e57d9a0a8;  1 drivers
v0x27c9be0_0 .net/2u *"_ivl_2", 0 0, L_0x7f4e57d9a018;  1 drivers
v0x27c9d10_0 .net *"_ivl_20", 0 0, L_0x27cdf50;  1 drivers
L_0x7f4e57d9a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27c9dd0_0 .net/2u *"_ivl_22", 0 0, L_0x7f4e57d9a0f0;  1 drivers
v0x27c9eb0_0 .net *"_ivl_25", 0 0, L_0x27ce010;  1 drivers
v0x27c9f90_0 .net *"_ivl_27", 0 0, L_0x27ce0e0;  1 drivers
v0x27ca100_0 .net *"_ivl_28", 0 0, L_0x27ce390;  1 drivers
v0x27ca1e0_0 .net *"_ivl_31", 0 0, L_0x27ce4d0;  1 drivers
v0x27ca2c0_0 .net *"_ivl_32", 0 0, L_0x27ce5b0;  1 drivers
v0x27ca3a0_0 .net *"_ivl_34", 0 0, L_0x27ce6c0;  1 drivers
v0x27ca480_0 .net/2u *"_ivl_38", 0 0, L_0x7f4e57d9a138;  1 drivers
v0x27ca560_0 .net *"_ivl_4", 0 0, L_0x27cd9f0;  1 drivers
v0x27ca620_0 .net *"_ivl_40", 0 0, L_0x27ce8a0;  1 drivers
v0x27ca6e0_0 .net *"_ivl_43", 0 0, L_0x27ce9a0;  1 drivers
v0x27ca8d0_0 .net *"_ivl_45", 0 0, L_0x27cea90;  1 drivers
v0x27ca9b0_0 .net *"_ivl_46", 0 0, L_0x27ceb30;  1 drivers
L_0x7f4e57d9a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27caa90_0 .net/2u *"_ivl_48", 0 0, L_0x7f4e57d9a180;  1 drivers
v0x27cab70_0 .net *"_ivl_50", 0 0, L_0x27cec40;  1 drivers
v0x27cac50_0 .net/2u *"_ivl_55", 0 0, L_0x7f4e57d9a1c8;  1 drivers
v0x27cad30_0 .net *"_ivl_57", 0 0, L_0x27cefc0;  1 drivers
L_0x7f4e57d9a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27cadf0_0 .net/2u *"_ivl_59", 0 0, L_0x7f4e57d9a210;  1 drivers
v0x27caed0_0 .net *"_ivl_62", 0 0, L_0x27cf0d0;  1 drivers
v0x27cafb0_0 .net *"_ivl_63", 0 0, L_0x27cf1e0;  1 drivers
v0x27cb090_0 .net *"_ivl_7", 0 0, L_0x27cdb70;  1 drivers
v0x27cb170_0 .net *"_ivl_9", 0 0, L_0x27cdc10;  1 drivers
v0x27cb250_0 .net "in", 0 0, v0x27c91b0_0;  alias, 1 drivers
v0x27cb2f0_0 .net "next_state", 3 0, L_0x27cede0;  alias, 1 drivers
v0x27cb3d0_0 .net "out", 0 0, L_0x27cf3c0;  alias, 1 drivers
v0x27cb490_0 .net "state", 3 0, v0x27c9350_0;  alias, 1 drivers
L_0x27cdb70 .part v0x27c9350_0, 0, 1;
L_0x27cdc10 .part v0x27c9350_0, 2, 1;
L_0x27cddc0 .functor MUXZ 1, L_0x7f4e57d9a060, L_0x27cdcb0, L_0x27cd9f0, C4<>;
L_0x27ce010 .part v0x27c9350_0, 0, 1;
L_0x27ce0e0 .part v0x27c9350_0, 1, 1;
L_0x27ce4d0 .part v0x27c9350_0, 3, 1;
L_0x27ce6c0 .functor MUXZ 1, L_0x27ce5b0, L_0x7f4e57d9a0f0, L_0x27cdf50, C4<>;
L_0x27ce9a0 .part v0x27c9350_0, 1, 1;
L_0x27cea90 .part v0x27c9350_0, 3, 1;
L_0x27cec40 .functor MUXZ 1, L_0x7f4e57d9a180, L_0x27ceb30, L_0x27ce8a0, C4<>;
L_0x27cede0 .concat8 [ 1 1 1 1], L_0x27cddc0, L_0x27ce6c0, L_0x27cec40, L_0x27cf1e0;
L_0x27cf0d0 .part v0x27c9350_0, 2, 1;
L_0x27cf1e0 .functor MUXZ 1, L_0x27cf0d0, L_0x7f4e57d9a210, L_0x27cefc0, C4<>;
L_0x27cf3c0 .part v0x27c9350_0, 3, 1;
S_0x27cb620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x27909b0;
 .timescale -12 -12;
E_0x278a260 .event anyedge, v0x27cc330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27cc330_0;
    %nor/r;
    %assign/vec4 v0x27cc330_0, 0;
    %wait E_0x278a260;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27c8e20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c90d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c92b0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27c8e20;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2789fa0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27c9350_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c91b0_0, 0;
    %load/vec4 v0x27c9460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c92b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c92b0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27c90d0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2789fa0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x27c9350_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27c91b0_0, 0;
    %load/vec4 v0x27c9460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27c90d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27c90d0_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27c92b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x27c90d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0x27c92b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27c90d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x27909b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cbdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27cc330_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27909b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27cbdd0_0;
    %inv;
    %store/vec4 v0x27cbdd0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x27909b0;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27c8ff0_0, v0x27cc4c0_0, v0x27cbe70_0, v0x27cc1f0_0, v0x27cbfb0_0, v0x27cbf10_0, v0x27cc120_0, v0x27cc050_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x27909b0;
T_6 ;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x27909b0;
T_7 ;
    %wait E_0x2789fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cc290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
    %load/vec4 v0x27cc3f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27cc290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27cbfb0_0;
    %load/vec4 v0x27cbfb0_0;
    %load/vec4 v0x27cbf10_0;
    %xor;
    %load/vec4 v0x27cbfb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27cc120_0;
    %load/vec4 v0x27cc120_0;
    %load/vec4 v0x27cc050_0;
    %xor;
    %load/vec4 v0x27cc120_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27cc290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27cc290_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/fsm3onehot/iter0/response7/top_module.sv";
