<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="fetch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fetch.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fetch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fetch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fetch.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fetch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fetch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fetch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fetch_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fetch_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fetch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memProg.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="memProg.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memProg.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="memProg.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="memProg.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memProg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memProg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pila.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pila.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pila.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_fecth_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="t_fecth_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="t_fecth_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_fecth_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="t_memProg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493655264" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493655264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493854502" xil_pn:in_ck="3475117347769904836" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1493854502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fetch.vhd"/>
      <outfile xil_pn:name="memProg.vhd"/>
      <outfile xil_pn:name="pila.vhd"/>
      <outfile xil_pn:name="t_fecth.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493699945" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-749285825762457731" xil_pn:start_ts="1493699945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1493699945" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-845544486670224101" xil_pn:start_ts="1493699945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1493655264" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9115537279588447101" xil_pn:start_ts="1493655264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493780811" xil_pn:in_ck="3475117347769904836" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1493780811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fetch.vhd"/>
      <outfile xil_pn:name="memProg.vhd"/>
      <outfile xil_pn:name="pila.vhd"/>
      <outfile xil_pn:name="t_fecth.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493780823" xil_pn:in_ck="3475117347769904836" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8288061307719069696" xil_pn:start_ts="1493780811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_fecth_beh.prj"/>
      <outfile xil_pn:name="t_fecth_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493849112" xil_pn:in_ck="-3110510056300634996" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4411616909606452669" xil_pn:start_ts="1493849111">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="t_fecth_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8039416923788469429" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9115537279588447101" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5783516987886552663" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493637184" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7869841753262468999" xil_pn:start_ts="1493637184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497415734" xil_pn:in_ck="6521526954686427671" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="293089584581935578" xil_pn:start_ts="1497415681">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fetch.lso"/>
      <outfile xil_pn:name="fetch.ngc"/>
      <outfile xil_pn:name="fetch.ngr"/>
      <outfile xil_pn:name="fetch.prj"/>
      <outfile xil_pn:name="fetch.stx"/>
      <outfile xil_pn:name="fetch.syr"/>
      <outfile xil_pn:name="fetch.xst"/>
      <outfile xil_pn:name="fetch_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
