
---------- Begin Simulation Statistics ----------
final_tick                               2541853573500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 212923                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   212921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.72                       # Real time elapsed on the host
host_tick_rate                              600600622                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198760                       # Number of instructions simulated
sim_ops                                       4198760                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011844                       # Number of seconds simulated
sim_ticks                                 11843728500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.080596                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  385330                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               854758                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2405                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77930                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805402                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52855                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278827                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225972                       # Number of indirect misses.
system.cpu.branchPred.lookups                  978500                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64637                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26845                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198760                       # Number of instructions committed
system.cpu.committedOps                       4198760                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.638243                       # CPI: cycles per instruction
system.cpu.discardedOps                        190060                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607983                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452832                       # DTB hits
system.cpu.dtb.data_misses                       7676                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405950                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849678                       # DTB read hits
system.cpu.dtb.read_misses                       6827                       # DTB read misses
system.cpu.dtb.write_accesses                  202033                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603154                       # DTB write hits
system.cpu.dtb.write_misses                       849                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18036                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3381365                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031136                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662124                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727377                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177360                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  968496                       # ITB accesses
system.cpu.itb.fetch_acv                          755                       # ITB acv
system.cpu.itb.fetch_hits                      961420                       # ITB hits
system.cpu.itb.fetch_misses                      7076                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.38%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6084                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14427                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5134                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4861                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10934544000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9425500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18150000      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885803500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11847923000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903057                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946825                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8006360000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3841563000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23673629                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85456      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543018     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840006     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593093     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198760                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6946252                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22830457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22830457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22830457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22830457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117079.266667                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117079.266667                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13069482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13069482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13069482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13069482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67022.984615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67022.984615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67022.984615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67022.984615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22480960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117088.333333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12869985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12869985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67031.171875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67031.171875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.273994                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539428977000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.273994                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204625                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204625                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128149                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34858                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86605                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29021                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29021                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87195                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40847                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17821873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157038     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157478                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821120028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375824750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462326250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5576512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5576512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34858                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34858                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470840918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377524358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848365276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470840918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470840918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188362305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188362305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188362305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470840918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377524358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036727581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124324500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121247                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121247                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2194                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5735                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2013359250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4762503000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13731.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32481.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80448                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121247                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.167563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.477474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.876458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34405     42.33%     42.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24138     29.70%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9852     12.12%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4752      5.85%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2343      2.88%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1434      1.76%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          923      1.14%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          601      0.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2829      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81277                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.999182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.380182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.721618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1293     17.64%     17.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5560     75.84%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.86%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.25%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6581     89.77%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               73      1.00%     90.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              446      6.08%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.25%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9383744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7617856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7759808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11843723500                       # Total gap between requests
system.mem_ctrls.avgGap                      42565.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7617856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417436113.973737239838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374860332.200286448002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643197452.558964014053                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121247                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2515648750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246854250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290804635750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28871.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32160.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398448.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313524540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166630860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559676040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309180600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5174334030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190657920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7648871430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.816174                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443796250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11004472250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266843220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141815355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487197900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312150780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934867440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108426640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246158880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7497460215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.032091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    587991250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10860277250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11836528500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1648334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1648334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1648334                       # number of overall hits
system.cpu.icache.overall_hits::total         1648334                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87196                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87196                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87196                       # number of overall misses
system.cpu.icache.overall_misses::total         87196                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367899500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367899500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367899500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367899500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1735530                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1735530                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1735530                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1735530                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050242                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050242                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050242                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050242                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61561.304418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61561.304418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61561.304418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61561.304418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86605                       # number of writebacks
system.cpu.icache.writebacks::total             86605                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87196                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280704500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280704500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280704500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60561.315886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60561.315886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60561.315886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60561.315886                       # average overall mshr miss latency
system.cpu.icache.replacements                  86605                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1648334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1648334                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87196                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87196                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367899500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367899500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1735530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1735530                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050242                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61561.304418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61561.304418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280704500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280704500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60561.315886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60561.315886                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1670596                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.272476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3558255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3558255                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313662                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313662                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105666                       # number of overall misses
system.cpu.dcache.overall_misses::total        105666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6774031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6774031500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6774031500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6774031500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419328                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074448                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64107.958094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64107.958094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64107.958094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64107.958094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34682                       # number of writebacks
system.cpu.dcache.writebacks::total             34682                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394795000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394795000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21612000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048600                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63712.071790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63712.071790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63712.071790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63712.071790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104405.797101                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294761500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294761500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831469                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67037.549849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67037.549849                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672067000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672067000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21612000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66895.328460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66895.328460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200111.111111                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479270000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479270000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096142                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61560.387841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61560.387841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27483                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29035                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722728000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722728000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59332.805235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59332.805235                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63485000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70382.483370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70382.483370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69382.483370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69382.483370                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541853573500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.492559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375313                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.978399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.492559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2953144                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2953144                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625932364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 284852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   284851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.08                       # Real time elapsed on the host
host_tick_rate                              395084893                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987550                       # Number of instructions simulated
sim_ops                                      58987550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081815                       # Number of seconds simulated
sim_ticks                                 81814893000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.496802                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5763155                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8935567                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            610460                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7978834                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192887                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630871                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           437984                       # Number of indirect misses.
system.cpu.branchPred.lookups                10215302                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  391947                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35146                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047426                       # Number of instructions committed
system.cpu.committedOps                      54047426                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.025451                       # CPI: cycles per instruction
system.cpu.discardedOps                       1112377                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15166397                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15693128                       # DTB hits
system.cpu.dtb.data_misses                       1414                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10689806                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11005488                       # DTB read hits
system.cpu.dtb.read_misses                       1162                       # DTB read misses
system.cpu.dtb.write_accesses                 4476591                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4687640                       # DTB write hits
system.cpu.dtb.write_misses                       252                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38417134                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11537170                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4933749                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89517773                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.330529                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18343451                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                    18342219                       # ITB hits
system.cpu.itb.fetch_misses                      1232                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4941      9.69%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     299      0.59%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50991                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52635                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1914     35.10%     35.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3419     62.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5453                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1912     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1912     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3944                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              79114559000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62164500      0.08%     96.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91656500      0.11%     96.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2549087500      3.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81817467500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559228                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723272                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.671128                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.803204                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6503079000      7.95%      7.95% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          75314388500     92.05%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        163517851                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897367      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601808     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28367      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605518     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549336      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84783      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047426                       # Class of committed instruction
system.cpu.quiesceCycles                       111935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        74000078                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2604162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1838903344                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1838903344                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1838903344                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1838903344                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117923.774785                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117923.774785                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117923.774785                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117923.774785                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1058318005                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1058318005                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1058318005                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1058318005                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67867.000449                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67867.000449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67867.000449                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67867.000449                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65630.357143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65630.357143                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834046869                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834046869                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117929.968428                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117929.968428                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1055561530                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1055561530                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67873.040766                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67873.040766                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275167                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31469                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255548                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15001                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12094                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12094                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18858                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3766646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3766646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160710208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160710208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2996864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2999891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164705427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303559                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303409     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303559                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2557500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7874737183                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270722                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168562000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6416532250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80355136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1978176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82333312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80355136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80355136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2014016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2014016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31469                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         982157808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24178679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1006336487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    982157808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        982157808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24616741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24616741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24616741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        982157808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24178679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030953228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    469459.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000087656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56227                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56227                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2222708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             927960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286981                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286458                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286981                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786738                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306366                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            138838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            158378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            277897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            393491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4529                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6082203000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2498600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15451953000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12171.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30921.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        81                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877718                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286981                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    262                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.886473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.958839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.016087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32140     15.60%     15.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37468     18.19%     33.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26023     12.63%     46.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22382     10.86%     57.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20815     10.10%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18579      9.02%     76.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11330      5.50%     81.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5875      2.85%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31401     15.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.887421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.289632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50702     90.17%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5361      9.53%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           110      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56227                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.370601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.586197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27436     48.80%     48.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1624      2.89%     51.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10204     18.15%     69.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10340     18.39%     88.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5993     10.66%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              302      0.54%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              123      0.22%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               77      0.14%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               37      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56227                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31982080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50351232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62759104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82333312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82366784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       390.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       767.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1006.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1006.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81814893000                       # Total gap between requests
system.mem_ctrls.avgGap                      31792.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30045376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1936704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62759104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 367236023.886262357235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23671778.193244107068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 767086549.877905488014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30909                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286981                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14427657750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1024295250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1991370254000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11491.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33139.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1547319.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241560480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128365875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           391100640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          275934420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6458637120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6531635130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25919017920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39946251585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.251590                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67320736500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2732080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11768387000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1229879280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            653677365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3177549900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4843371780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6458637120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36591420180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        605569920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53560105545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.649827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1273292500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2732080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77815974500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               353500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81292344                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1157500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              906000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     84018791000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17635834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17635834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17635834                       # number of overall hits
system.cpu.icache.overall_hits::total        17635834                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255549                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255549                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255549                       # number of overall misses
system.cpu.icache.overall_misses::total       1255549                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48721063000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48721063000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48721063000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48721063000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18891383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18891383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18891383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18891383                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066461                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066461                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066461                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066461                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38804.589068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38804.589068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38804.589068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38804.589068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255548                       # number of writebacks
system.cpu.icache.writebacks::total           1255548                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255549                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47465514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47465514000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47465514000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47465514000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066461                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066461                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066461                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066461                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37804.589068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37804.589068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37804.589068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37804.589068                       # average overall mshr miss latency
system.cpu.icache.replacements                1255548                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17635834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17635834                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255549                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255549                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48721063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48721063000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18891383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18891383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38804.589068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38804.589068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47465514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47465514000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37804.589068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37804.589068                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18889950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255548                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.045183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39038315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39038315                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15541288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15541288                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15541288                       # number of overall hits
system.cpu.dcache.overall_hits::total        15541288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41740                       # number of overall misses
system.cpu.dcache.overall_misses::total         41740                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2704805500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2704805500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2704805500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2704805500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15583028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15583028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15583028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15583028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64801.281744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64801.281744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64801.281744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64801.281744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15917                       # number of writebacks
system.cpu.dcache.writebacks::total             15917                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11197                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1971889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1971889500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1971889500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1971889500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149757500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149757500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64561.094195                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64561.094195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64561.094195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64561.094195                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100105.280749                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100105.280749                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30876                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10926692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10926692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1392554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1392554500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10946884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10946884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68965.654715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68965.654715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1256743000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1256743000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149757500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149757500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001684                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68153.091106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68153.091106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196790.407359                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196790.407359                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21548                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1312251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1312251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60898.969742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60898.969742                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12103                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    715146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    715146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59088.366521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59088.366521                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13873                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13873                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          379                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          379                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28980500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28980500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026593                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026593                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76465.699208                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76465.699208                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          377                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          377                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026452                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026452                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75618.037135                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75618.037135                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84078791000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939133                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15588126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30909                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.323207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          959                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31253669                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31253669                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2964408411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 253982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742784                       # Number of bytes of host memory used
host_op_rate                                   253982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1567.52                       # Real time elapsed on the host
host_tick_rate                              215930562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   398122303                       # Number of instructions simulated
sim_ops                                     398122303                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.338476                       # Number of seconds simulated
sim_ticks                                338476047000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.839840                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16768219                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89004040                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2831435                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5521870                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          84008042                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8094666                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        56780370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         48685704                       # Number of indirect misses.
system.cpu.branchPred.lookups               103603784                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7403234                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1272444                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   339134753                       # Number of instructions committed
system.cpu.committedOps                     339134753                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996115                       # CPI: cycles per instruction
system.cpu.discardedOps                      30665731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 34372875                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    112285115                       # DTB hits
system.cpu.dtb.data_misses                     158239                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24681357                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     67705473                       # DTB read hits
system.cpu.dtb.read_misses                     158228                       # DTB read misses
system.cpu.dtb.write_accesses                 9691518                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    44579642                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            55022121                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          284453359                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          79880928                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         67123450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46124844                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500973                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119030932                       # ITB accesses
system.cpu.itb.fetch_acv                       753869                       # ITB acv
system.cpu.itb.fetch_hits                   119030421                       # ITB hits
system.cpu.itb.fetch_misses                       511                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                954515     32.48%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     698      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   949360     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               949007     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               84756      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2938344                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2938783                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   950425     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     347      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  953450     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1904222                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    950425     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      347      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   950425     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1901197                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             274211699000     81.01%     81.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               216993500      0.06%     81.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             64047230500     18.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         338475923000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996827                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998411                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              949254                      
system.cpu.kern.mode_good::user                949254                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            949368                       # number of protection mode switches
system.cpu.kern.mode_switch::user              949254                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999880                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999940                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       156317765000     46.18%     46.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         182158158000     53.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        676952094                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15295080      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               148718610     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3184      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              28560477      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3658743      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4081674      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10972718      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                747060      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               160040      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               46902860     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38189621     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17308289      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6390665      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18145732      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                339134753                       # Class of committed instruction
system.cpu.tickCycles                       630827250                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       615932                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1231866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             601032                       # Transaction distribution
system.membus.trans_dist::WriteReq                347                       # Transaction distribution
system.membus.trans_dist::WriteResp               347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17033                       # Transaction distribution
system.membus.trans_dist::WritebackClean       505634                       # Transaction distribution
system.membus.trans_dist::CleanEvict            93266                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14901                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14901                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         505634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         95398                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1516902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1516902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       330897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       331591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1848493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     64721152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     64721152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8152024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72873176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            616280                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001801                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  616278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              616280                       # Request fanout histogram
system.membus.reqLayer0.occupancy              867500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3447223500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          596282250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2536861000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       32360576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7059136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39419712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     32360576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      32360576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1090112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1090112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          505634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          110299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              615933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95606694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20855644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116462339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95606694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95606694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3220647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3220647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3220647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95606694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20855644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119682986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    106182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002005475750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              865575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45041                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      615933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     522666                       # Number of write requests accepted
system.mem_ctrls.readBursts                    615933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   522666                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 485977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                474791                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1447                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2169495250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  649780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4606170250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16694.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35444.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    39143                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33809                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                615933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               522666                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  101878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.515001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.004018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.658478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77993     74.35%     74.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16278     15.52%     89.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7308      6.97%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1722      1.64%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          799      0.76%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          312      0.30%     99.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          187      0.18%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          130      0.12%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          164      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104893                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.291739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.091112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.421258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            819     28.55%     28.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           986     34.37%     62.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           148      5.16%     68.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           168      5.86%     73.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           184      6.41%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           144      5.02%     85.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           93      3.24%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           81      2.82%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           69      2.41%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           50      1.74%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           59      2.06%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           25      0.87%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           21      0.73%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           11      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.28%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2869                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.687696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.654363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.081442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1972     68.73%     68.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.88%     70.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              661     23.04%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              136      4.74%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      1.53%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2869                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8317184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                31102528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3064128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39419712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33450624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  338475961000                       # Total gap between requests
system.mem_ctrls.avgGap                     297274.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1521536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6795648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3064128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4495254.578531520441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20077190.277514673769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9052717.399526944384                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       505634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       110299                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       522666                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    795548000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3810622250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8438282270500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1573.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34548.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16144693.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            472339560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            251080995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           530844720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          160650720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26719015440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51958233150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      86220500640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       166312665225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.357266                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 223583706000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11302460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 103589881000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            276510780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146987940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           397041120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           89267220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26719015440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37398300210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      98481496800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       163508619510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.072941                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 255652541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11302460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  71521046000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 347                       # Transaction distribution
system.iobus.trans_dist::WriteResp                347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               867500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              347000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    338476047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    151625932                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        151625932                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    151625932                       # number of overall hits
system.cpu.icache.overall_hits::total       151625932                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       505633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         505633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       505633                       # number of overall misses
system.cpu.icache.overall_misses::total        505633                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12326999000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12326999000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12326999000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12326999000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    152131565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    152131565                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    152131565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    152131565                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003324                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003324                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003324                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003324                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24379.340352                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24379.340352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24379.340352                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24379.340352                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       505634                       # number of writebacks
system.cpu.icache.writebacks::total            505634                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       505633                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       505633                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       505633                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       505633                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11821365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11821365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11821365000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11821365000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003324                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003324                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003324                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003324                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23379.338374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23379.338374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23379.338374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23379.338374                       # average overall mshr miss latency
system.cpu.icache.replacements                 505634                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    151625932                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       151625932                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       505633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        505633                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12326999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12326999000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    152131565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    152131565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003324                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24379.340352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24379.340352                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       505633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       505633                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11821365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11821365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23379.338374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23379.338374                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           152163678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            506146                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            300.631988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         304768764                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        304768764                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110028492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110028492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110028492                       # number of overall hits
system.cpu.dcache.overall_hits::total       110028492                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       114198                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         114198                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       114198                       # number of overall misses
system.cpu.dcache.overall_misses::total        114198                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7521550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7521550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7521550000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7521550000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110142690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110142690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110142690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110142690                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65864.113207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65864.113207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65864.113207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65864.113207                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17033                       # number of writebacks
system.cpu.dcache.writebacks::total             17033                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4117                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4117                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4117                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       110081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       110081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       110081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          347                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          347                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7282884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7282884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7282884000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7282884000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000999                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000999                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66159.319047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66159.319047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66159.319047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66159.319047                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     66419837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66419837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        95221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95221                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6552922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6552922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     66515058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66515058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68818.033837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68818.033837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        95180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        95180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6454371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6454371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67812.266232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67812.266232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     43608655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       43608655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    968628000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    968628000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43627632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43627632                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51042.208990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51042.208990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4076                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4076                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14901                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          347                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          347                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    828512500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    828512500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55601.134152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55601.134152                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2017                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2017                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          218                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     17019000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17019000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.097539                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.097539                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78068.807339                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78068.807339                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          218                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16801000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.097539                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.097539                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77068.807339                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77068.807339                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2235                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2235                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2235                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2235                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 338476047000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           110184146                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            111323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.769823                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220404619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220404619                       # Number of data accesses

---------- End Simulation Statistics   ----------
