/*
 * my_stm32f407xx.h
 *
 *  Created on: 9 Eyl 2021
 *      Author: Kortak
 */

#ifndef INC_MY_STM32F407XX_H_
#define INC_MY_STM32F407XX_H_

/*
 *  MEMORY BASE ADDRESS
*/

#define FLASH_BASE_ADDR                 (0x08000000UL)   /* FLASH BASE ADDRESS (UP TO 1MB)      */
#define SRAM1_BASE_ADDR                 (0X20000000UL)   /* SRAM1 BASE ADDRES  (UP TO 112KB)    */
#define SRAM2_BASE_ADDR                	(0X2001C000UL)

#define TIM2_BASE_ADDR                  (APB1_BASE_ADDR)
#define

/*
 * PERIPHAL BASE ADRESS
 *
 */

#define APB1_BASE_ADDR 					(0x40000000UL)
#define APB2_BASE_ADDR					(0X40010000UL)


#endif /* INC_MY_STM32F407XX_H_ */
