# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:21:47 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:21:47 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:21:48 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity CU1
# -- Compiling architecture behavioral of CU1
# -- Compiling configuration CFG_cu1
# -- Loading entity CU1
# -- Loading architecture behavioral of CU1
# End time: 12:21:48 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:21:50 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity cu_test
# -- Compiling architecture TEST of cu_test
# -- Compiling configuration CFG_TEST
# -- Loading entity cu_test
# -- Loading architecture TEST of cu_test
# -- Loading entity CU1
# -- Loading configuration cfg_cu1
# End time: 12:21:50 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cu_test -t 10ps
# vsim work.cu_test -t 10ps 
# Start time: 12:22:04 on May 11,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.cu_test(test)#1
add wave * 
run 80 ns
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 5 (4 downto 0). Right is 3 (2 downto 0).
#    Time: 3 ns  Iteration: 0  Process: /cu_test/cu/CW_PIPE File: /home/ms23.51/Desktop/cap4/HW/CU1.vhd
# Fatal error in Process CW_PIPE at /home/ms23.51/Desktop/cap4/HW/CU1.vhd line 106
# 
# HDL call sequence:
# Stopped at /home/ms23.51/Desktop/cap4/HW/CU1.vhd 106 Process CW_PIPE
# 
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:33:51 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:33:51 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:33:52 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity CU1
# -- Compiling architecture behavioral of CU1
# -- Compiling configuration CFG_cu1
# -- Loading entity CU1
# -- Loading architecture behavioral of CU1
# End time: 12:33:52 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:33:54 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity cu_test
# -- Compiling architecture TEST of cu_test
# -- Compiling configuration CFG_TEST
# -- Loading entity cu_test
# -- Loading architecture TEST of cu_test
# -- Loading entity CU1
# -- Loading configuration cfg_cu1
# End time: 12:33:54 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.cu_test
# End time: 12:34:10 on May 11,2023, Elapsed time: 0:12:06
# Errors: 1, Warnings: 0
# vsim -t 10ps work.cu_test 
# Start time: 12:34:10 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: /home/ms23.51/Desktop/cap4/HW/CU1.vhd(88): (vopt-1152) Index value 4 is out of index range 2 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms23.51/Desktop/cap4/HW/CU1.vhd(89): (vopt-1152) Index value 3 is out of index range 2 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 12:34:11 on May 11,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:36:36 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:36:36 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:36:37 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity CU1
# -- Compiling architecture behavioral of CU1
# -- Compiling configuration CFG_cu1
# -- Loading entity CU1
# -- Loading architecture behavioral of CU1
# End time: 12:36:38 on May 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:36:39 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity cu_test
# -- Compiling architecture TEST of cu_test
# -- Compiling configuration CFG_TEST
# -- Loading entity cu_test
# -- Loading architecture TEST of cu_test
# -- Loading entity CU1
# -- Loading configuration cfg_cu1
# End time: 12:36:39 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps work.cu_test -voptargs=+acc
# vsim -t 10ps work.cu_test -voptargs="+acc" 
# Start time: 12:36:54 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.cu_test(test)#1
# Loading work.cu1(behavioral)#1
add wave *
run 80 ns
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:41:17 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/myTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 12:41:18 on May 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:41:20 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity CU1
# -- Compiling architecture behavioral of CU1
# -- Compiling configuration CFG_cu1
# -- Loading entity CU1
# -- Loading architecture behavioral of CU1
# End time: 12:41:20 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:41:21 on May 11,2023
# vcom -reportprogress 300 -work work /home/ms23.51/Desktop/cap4/HW/CU_Test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity cu_test
# -- Compiling architecture TEST of cu_test
# -- Compiling configuration CFG_TEST
# -- Loading entity cu_test
# -- Loading architecture TEST of cu_test
# -- Loading entity CU1
# -- Loading configuration cfg_cu1
# End time: 12:41:21 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ps -voptargs=+acc work.cu_test
# End time: 12:41:36 on May 11,2023, Elapsed time: 0:04:42
# Errors: 0, Warnings: 0
# vsim -t 10ps -voptargs="+acc" work.cu_test 
# Start time: 12:41:36 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.cu_test(test)#1
# Loading work.cu1(behavioral)#1
add wave * 
run 80 ns
# End time: 12:43:41 on May 11,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
