  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
WARNING: [HLS 200-2001] file not found 'D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' see [hls] from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/ECEN529/bnn_final/vitis/bnn_hls/bnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.h' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/ECEN529/bnn_final/vitis/bnn_hls/weights.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=weights.cpp' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/ECEN529/bnn_final/vitis/bnn_hls/weights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\ecen529\finalProject\vitis\bnn_hls\bnn_tb.cpp' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(11)
WARNING: [HLS 200-40] Cannot find test bench file 'D:/ecen529/finalProject/vitis/bnn_hls/bnn_tb.cpp'
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\ECEN529\bnn_final\vitis\bnn_hls\bnn_tb.cpp' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/ECEN529/bnn_final/vitis/bnn_hls/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.468 seconds; current allocated memory: 262.148 MB.
INFO: [HLS 200-10] Analyzing design file 'weights.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.338 seconds; current allocated memory: 265.625 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 691 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,173 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,905 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,889 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,886 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,981 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,981 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,981 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,981 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,121 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,209 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,408 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,320 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,320 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,270 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,287 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/vitis/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_49_2' is marked as complete unroll implied by the pipeline pragma (bnn.cpp:49:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_138_6' (bnn.cpp:138:23) in function 'feedforward' completely with a factor of 10 (bnn.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_4' (bnn.cpp:119:23) in function 'feedforward' completely with a factor of 64 (bnn.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_2' (bnn.cpp:99:22) in function 'feedforward' completely with a factor of 128 (bnn.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'XNOR(int, int)' into 'matmul_xnor(int const*, int const*, int*, int, int)' (bnn.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'sign(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:65:0)
INFO: [HLS 214-178] Inlining function 'quantize(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 8ul, (unsigned char)56, false>, 0>&)' (bnn.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to 'X0_input': Complete partitioning on dimension 1. (bnn.cpp:74:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'matmul_xnor' completely with a factor of 64 (bnn.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'matmul_xnor' completely with a factor of 128 (bnn.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (bnn.cpp:49:26) in function 'matmul_xnor' completely with a factor of 784 (bnn.cpp:44:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W1' (bnn.cpp:51:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W2' (bnn.cpp:51:20)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'W3' (bnn.cpp:51:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 201.705 seconds; current allocated memory: 275.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 275.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.854 seconds; current allocated memory: 323.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 13.536 seconds; current allocated memory: 370.992 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 86 seconds. CPU system time: 0 seconds. Elapsed time: 88.065 seconds; current allocated memory: 464.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 91 seconds. CPU system time: 0 seconds. Elapsed time: 93.27 seconds; current allocated memory: 621.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'feedforward' ...
WARNING: [SYN 201-103] Legalizing function name 'matmul_xnor.2' to 'matmul_xnor_2'.
WARNING: [SYN 201-103] Legalizing function name 'matmul_xnor.1_Pipeline_VITIS_LOOP_46_1' to 'matmul_xnor_1_Pipeline_VITIS_LOOP_46_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul_xnor.1' to 'matmul_xnor_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (bnn.cpp:50) on 'icmp' operation 1 bit ('cnt', bnn.cpp:20->bnn.cpp:51) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (bnn.cpp:50) on 'xor' operation 1 bit ('cnt', bnn.cpp:20->bnn.cpp:51) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub_DSP' (bnn.cpp:50) on 'xor' operation 1 bit ('cnt', bnn.cpp:20->bnn.cpp:51) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:103): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:123): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (bnn.cpp:142): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 20.366 seconds; current allocated memory: 659.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 675.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 248, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.948 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.941 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_108_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.392 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 51, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_128_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'VITIS_LOOP_46_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_xnor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_147_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.692 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.613 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feedforward_Pipeline_VITIS_LOOP_88_1' is 25111 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln88_fu_11911_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.406 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor_2' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'matmul_xnor_2' is 9239 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_2'.
INFO: [HLS 200-2168] Implementing memory 'feedforward_matmul_xnor_2_W1_1_ROM_AUTO_1R' using auto ROMs with 784 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 26.506 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_108_3' pipeline 'VITIS_LOOP_108_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_108_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 5 seconds. Elapsed time: 9.549 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-2168] Implementing memory 'feedforward_matmul_xnor_Pipeline_VITIS_LOOP_46_1_W2_1_ROM_AUTO_1R' using auto ROMs with 128 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.882 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.734 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_128_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_128_5' pipeline 'VITIS_LOOP_128_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_128_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_1_Pipeline_VITIS_LOOP_46_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_xnor_1_Pipeline_VITIS_LOOP_46_1' pipeline 'VITIS_LOOP_46_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_1_Pipeline_VITIS_LOOP_46_1'.
INFO: [HLS 200-2168] Implementing memory 'feedforward_matmul_xnor_1_Pipeline_VITIS_LOOP_46_1_W3_1_ROM_AUTO_1R' using auto ROMs with 64 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_xnor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_xnor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_147_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_147_7' pipeline 'VITIS_LOOP_147_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_147_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'feedforward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward'.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer1_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer2_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer3_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer1_quant_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer2_quant_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.564 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.975 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.73 seconds; current allocated memory: 2.234 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for feedforward.
INFO: [VLOG 209-307] Generating Verilog RTL for feedforward.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 265 seconds. Total CPU system time: 8 seconds. Total elapsed time: 517.775 seconds; peak allocated memory: 2.234 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 8m 42s
