
TM1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009460  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000298  08009638  08009638  0000a638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080098d0  080098d0  0000b6a0  2**0
                  CONTENTS
  4 .ARM          00000008  080098d0  080098d0  0000a8d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080098d8  080098d8  0000b6a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080098d8  080098d8  0000a8d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080098dc  080098dc  0000a8dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006a0  20000000  080098e0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ac  200006a0  08009f80  0000b6a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c4c  08009f80  0000bc4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b6a0  2**0
                  CONTENTS, READONLY
 12 .debug_line   00044046  00000000  00000000  0000b6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000073  00000000  00000000  0004f716  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0005309a  00000000  00000000  0004f789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00008787  00000000  00000000  000a2823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002090  00000000  00000000  000aafb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00101735  00000000  00000000  000ad040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000031f1  00000000  00000000  001ae775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 0001a02b  00000000  00000000  001b1966  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002c8fc  00000000  00000000  001cb991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001f828d  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005420  00000000  00000000  001f82d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200006a0 	.word	0x200006a0
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009620 	.word	0x08009620

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200006a4 	.word	0x200006a4
 8000214:	08009620 	.word	0x08009620

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000508:	480d      	ldr	r0, [pc, #52]	@ (8000540 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800050a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800050c:	f003 f974 	bl	80037f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000510:	480c      	ldr	r0, [pc, #48]	@ (8000544 <LoopForever+0x6>)
  ldr r1, =_edata
 8000512:	490d      	ldr	r1, [pc, #52]	@ (8000548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000514:	4a0d      	ldr	r2, [pc, #52]	@ (800054c <LoopForever+0xe>)
  movs r3, #0
 8000516:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000518:	e002      	b.n	8000520 <LoopCopyDataInit>

0800051a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800051a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800051c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051e:	3304      	adds	r3, #4

08000520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000524:	d3f9      	bcc.n	800051a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000526:	4a0a      	ldr	r2, [pc, #40]	@ (8000550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000528:	4c0a      	ldr	r4, [pc, #40]	@ (8000554 <LoopForever+0x16>)
  movs r3, #0
 800052a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800052c:	e001      	b.n	8000532 <LoopFillZerobss>

0800052e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000530:	3204      	adds	r2, #4

08000532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000534:	d3fb      	bcc.n	800052e <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000536:	f009 f84f 	bl	80095d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800053a:	f000 f845 	bl	80005c8 <main>

0800053e <LoopForever>:

LoopForever:
    b LoopForever
 800053e:	e7fe      	b.n	800053e <LoopForever>
  ldr   r0, =_estack
 8000540:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000548:	200006a0 	.word	0x200006a0
  ldr r2, =_sidata
 800054c:	080098e0 	.word	0x080098e0
  ldr r2, =_sbss
 8000550:	200006a0 	.word	0x200006a0
  ldr r4, =_ebss
 8000554:	20000c4c 	.word	0x20000c4c

08000558 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000558:	e7fe      	b.n	8000558 <BusFault_Handler>
	...

0800055c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800055c:	b510      	push	{r4, lr}
 800055e:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000560:	2238      	movs	r2, #56	@ 0x38
 8000562:	2100      	movs	r1, #0
 8000564:	a806      	add	r0, sp, #24
 8000566:	f009 f82f 	bl	80095c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056a:	2000      	movs	r0, #0
 800056c:	e9cd 0001 	strd	r0, r0, [sp, #4]
 8000570:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8000574:	9005      	str	r0, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000576:	f004 fbe7 	bl	8004d48 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800057a:	2302      	movs	r3, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800057c:	2001      	movs	r0, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 800057e:	2255      	movs	r2, #85	@ 0x55
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000580:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8000584:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000588:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800058c:	2403      	movs	r4, #3
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800058e:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000590:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000592:	e9cd 340d 	strd	r3, r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000596:	e9cd 2311 	strd	r2, r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800059a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059c:	f004 fc4e 	bl	8004e3c <HAL_RCC_OscConfig>
 80005a0:	b108      	cbz	r0, 80005a6 <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005a4:	e7fe      	b.n	80005a4 <SystemClock_Config+0x48>
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005a6:	2104      	movs	r1, #4
 80005a8:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005aa:	220f      	movs	r2, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005ac:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b0:	e9cd 2401 	strd	r2, r4, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b4:	e9cd 3303 	strd	r3, r3, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b8:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005ba:	f004 febd 	bl	8005338 <HAL_RCC_ClockConfig>
 80005be:	b108      	cbz	r0, 80005c4 <SystemClock_Config+0x68>
 80005c0:	b672      	cpsid	i
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <SystemClock_Config+0x66>
}
 80005c4:	b014      	add	sp, #80	@ 0x50
 80005c6:	bd10      	pop	{r4, pc}

080005c8 <main>:
{
 80005c8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005cc:	2400      	movs	r4, #0
{
 80005ce:	b0a9      	sub	sp, #164	@ 0xa4
  HAL_Init();
 80005d0:	f003 f942 	bl	8003858 <HAL_Init>
  SystemClock_Config();
 80005d4:	f7ff ffc2 	bl	800055c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d8:	e9cd 441b 	strd	r4, r4, [sp, #108]	@ 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005dc:	4bac      	ldr	r3, [pc, #688]	@ (8000890 <main+0x2c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005de:	941d      	str	r4, [sp, #116]	@ 0x74
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 80005e2:	48ac      	ldr	r0, [pc, #688]	@ (8000894 <main+0x2cc>)
  hadc1.Instance = ADC1;
 80005e4:	f8df b2e8 	ldr.w	fp, [pc, #744]	@ 80008d0 <main+0x308>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e8:	f042 0204 	orr.w	r2, r2, #4
 80005ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80005ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005f0:	f002 0204 	and.w	r2, r2, #4
 80005f4:	9202      	str	r2, [sp, #8]
 80005f6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005f8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005fa:	f042 0220 	orr.w	r2, r2, #32
 80005fe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000600:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000602:	f002 0220 	and.w	r2, r2, #32
 8000606:	9203      	str	r2, [sp, #12]
 8000608:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800060c:	f042 0201 	orr.w	r2, r2, #1
 8000610:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000612:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000614:	f002 0201 	and.w	r2, r2, #1
 8000618:	9204      	str	r2, [sp, #16]
 800061a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800061c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800061e:	f042 0202 	orr.w	r2, r2, #2
 8000622:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 800062c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000630:	a919      	add	r1, sp, #100	@ 0x64
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000632:	9319      	str	r3, [sp, #100]	@ 0x64
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000634:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000636:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800063a:	931a      	str	r3, [sp, #104]	@ 0x68
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800063c:	f004 fa04 	bl	8004a48 <HAL_GPIO_Init>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000640:	4621      	mov	r1, r4
 8000642:	223c      	movs	r2, #60	@ 0x3c
 8000644:	a819      	add	r0, sp, #100	@ 0x64
  ADC_MultiModeTypeDef multimode = {0};
 8000646:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
 800064a:	940e      	str	r4, [sp, #56]	@ 0x38
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800064c:	f008 ffbc 	bl	80095c8 <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000650:	2220      	movs	r2, #32
 8000652:	4621      	mov	r1, r4
 8000654:	a811      	add	r0, sp, #68	@ 0x44
 8000656:	f008 ffb7 	bl	80095c8 <memset>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800065a:	f44f 2800 	mov.w	r8, #524288	@ 0x80000
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800065e:	e9cb 440b 	strd	r4, r4, [fp, #44]	@ 0x2c
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000662:	f8cb 4008 	str.w	r4, [fp, #8]
  hadc1.Init.GainCompensation = 0;
 8000666:	f8cb 4010 	str.w	r4, [fp, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800066a:	f8ab 401c 	strh.w	r4, [fp, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800066e:	f88b 4024 	strb.w	r4, [fp, #36]	@ 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000672:	f88b 4038 	strb.w	r4, [fp, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000676:	f8cb 403c 	str.w	r4, [fp, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800067a:	f88b 4040 	strb.w	r4, [fp, #64]	@ 0x40
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800067e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000682:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000686:	2501      	movs	r5, #1
 8000688:	2404      	movs	r4, #4
  hadc1.Init.NbrOfConversion = 2;
 800068a:	2602      	movs	r6, #2
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800068c:	4658      	mov	r0, fp
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800068e:	e9cb 2800 	strd	r2, r8, [fp]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000692:	e9cb 5405 	strd	r5, r4, [fp, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000696:	f8cb 700c 	str.w	r7, [fp, #12]
  hadc1.Init.NbrOfConversion = 2;
 800069a:	f8cb 6020 	str.w	r6, [fp, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800069e:	f003 f8fd 	bl	800389c <HAL_ADC_Init>
 80006a2:	b108      	cbz	r0, 80006a8 <main+0xe0>
 80006a4:	b672      	cpsid	i
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <main+0xde>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006a8:	900c      	str	r0, [sp, #48]	@ 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006aa:	a90c      	add	r1, sp, #48	@ 0x30
 80006ac:	4658      	mov	r0, fp
 80006ae:	f003 ff21 	bl	80044f4 <HAL_ADCEx_MultiModeConfigChannel>
 80006b2:	b108      	cbz	r0, 80006b8 <main+0xf0>
 80006b4:	b672      	cpsid	i
  while (1)
 80006b6:	e7fe      	b.n	80006b6 <main+0xee>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80006b8:	4b77      	ldr	r3, [pc, #476]	@ (8000898 <main+0x2d0>)
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80006ba:	f8ad 0088 	strh.w	r0, [sp, #136]	@ 0x88
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80006be:	f04f 0a09 	mov.w	sl, #9
  sConfigInjected.InjectedOffset = 0;
 80006c2:	e9cd 401d 	strd	r4, r0, [sp, #116]	@ 0x74
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80006c6:	e9cd 3a19 	strd	r3, sl, [sp, #100]	@ 0x64
  sConfigInjected.QueueInjectedContext = DISABLE;
 80006ca:	f88d 008a 	strb.w	r0, [sp, #138]	@ 0x8a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80006ce:	f88d 0094 	strb.w	r0, [sp, #148]	@ 0x94
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80006d2:	f04f 097f 	mov.w	r9, #127	@ 0x7f
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80006d6:	2284      	movs	r2, #132	@ 0x84
 80006d8:	2380      	movs	r3, #128	@ 0x80
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80006da:	a919      	add	r1, sp, #100	@ 0x64
 80006dc:	4658      	mov	r0, fp
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80006de:	e9cd 2323 	strd	r2, r3, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80006e2:	951b      	str	r5, [sp, #108]	@ 0x6c
  sConfigInjected.InjectedNbrOfConversion = 2;
 80006e4:	9621      	str	r6, [sp, #132]	@ 0x84
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80006e6:	f8cd 9070 	str.w	r9, [sp, #112]	@ 0x70
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80006ea:	f003 fc23 	bl	8003f34 <HAL_ADCEx_InjectedConfigChannel>
 80006ee:	b108      	cbz	r0, 80006f4 <main+0x12c>
 80006f0:	b672      	cpsid	i
  while (1)
 80006f2:	e7fe      	b.n	80006f2 <main+0x12a>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80006f4:	4a69      	ldr	r2, [pc, #420]	@ (800089c <main+0x2d4>)
 80006f6:	f240 130f 	movw	r3, #271	@ 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80006fa:	a919      	add	r1, sp, #100	@ 0x64
 80006fc:	4658      	mov	r0, fp
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80006fe:	e9cd 2319 	strd	r2, r3, [sp, #100]	@ 0x64
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000702:	f003 fc17 	bl	8003f34 <HAL_ADCEx_InjectedConfigChannel>
 8000706:	b108      	cbz	r0, 800070c <main+0x144>
 8000708:	b672      	cpsid	i
  while (1)
 800070a:	e7fe      	b.n	800070a <main+0x142>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800070c:	4b64      	ldr	r3, [pc, #400]	@ (80008a0 <main+0x2d8>)
  sConfig.Offset = 0;
 800070e:	9016      	str	r0, [sp, #88]	@ 0x58
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000710:	2206      	movs	r2, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000712:	a911      	add	r1, sp, #68	@ 0x44
 8000714:	4658      	mov	r0, fp
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000716:	e9cd 4913 	strd	r4, r9, [sp, #76]	@ 0x4c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800071a:	e9cd 3211 	strd	r3, r2, [sp, #68]	@ 0x44
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800071e:	9415      	str	r4, [sp, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000720:	f003 f9b6 	bl	8003a90 <HAL_ADC_ConfigChannel>
 8000724:	b108      	cbz	r0, 800072a <main+0x162>
 8000726:	b672      	cpsid	i
  while (1)
 8000728:	e7fe      	b.n	8000728 <main+0x160>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072a:	4658      	mov	r0, fp
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800072c:	f8df b1a4 	ldr.w	fp, [pc, #420]	@ 80008d4 <main+0x30c>
 8000730:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000732:	a911      	add	r1, sp, #68	@ 0x44
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000734:	e9cd b311 	strd	fp, r3, [sp, #68]	@ 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000738:	f003 f9aa 	bl	8003a90 <HAL_ADC_ConfigChannel>
 800073c:	4601      	mov	r1, r0
 800073e:	b108      	cbz	r0, 8000744 <main+0x17c>
 8000740:	b672      	cpsid	i
  while (1)
 8000742:	e7fe      	b.n	8000742 <main+0x17a>
  hadc2.Instance = ADC2;
 8000744:	f8df b190 	ldr.w	fp, [pc, #400]	@ 80008d8 <main+0x310>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000748:	9001      	str	r0, [sp, #4]
 800074a:	223c      	movs	r2, #60	@ 0x3c
 800074c:	a819      	add	r0, sp, #100	@ 0x64
 800074e:	f008 ff3b 	bl	80095c8 <memset>
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000752:	9901      	ldr	r1, [sp, #4]
  hadc2.Instance = ADC2;
 8000754:	4a53      	ldr	r2, [pc, #332]	@ (80008a4 <main+0x2dc>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000756:	f8cb 8004 	str.w	r8, [fp, #4]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800075a:	4658      	mov	r0, fp
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800075c:	e9cb 1504 	strd	r1, r5, [fp, #16]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8000760:	f8cb 700c 	str.w	r7, [fp, #12]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000764:	f8cb 1008 	str.w	r1, [fp, #8]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000768:	f8cb 4018 	str.w	r4, [fp, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800076c:	f8ab 101c 	strh.w	r1, [fp, #28]
  hadc2.Init.NbrOfConversion = 1;
 8000770:	f8cb 5020 	str.w	r5, [fp, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000774:	f88b 1024 	strb.w	r1, [fp, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000778:	f88b 1038 	strb.w	r1, [fp, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800077c:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000780:	f88b 1040 	strb.w	r1, [fp, #64]	@ 0x40
  hadc2.Instance = ADC2;
 8000784:	f8cb 2000 	str.w	r2, [fp]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000788:	f003 f888 	bl	800389c <HAL_ADC_Init>
 800078c:	b108      	cbz	r0, 8000792 <main+0x1ca>
 800078e:	b672      	cpsid	i
  while (1)
 8000790:	e7fe      	b.n	8000790 <main+0x1c8>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000792:	4b41      	ldr	r3, [pc, #260]	@ (8000898 <main+0x2d0>)
  sConfigInjected.InjectedOffset = 0;
 8000794:	901e      	str	r0, [sp, #120]	@ 0x78
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000796:	e9cd 3a19 	strd	r3, sl, [sp, #100]	@ 0x64
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 800079a:	f04f 0884 	mov.w	r8, #132	@ 0x84
 800079e:	2380      	movs	r3, #128	@ 0x80
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80007a0:	f8ad 0088 	strh.w	r0, [sp, #136]	@ 0x88
  sConfigInjected.QueueInjectedContext = DISABLE;
 80007a4:	f88d 008a 	strb.w	r0, [sp, #138]	@ 0x8a
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80007a8:	f88d 0094 	strb.w	r0, [sp, #148]	@ 0x94
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80007ac:	a919      	add	r1, sp, #100	@ 0x64
 80007ae:	4658      	mov	r0, fp
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80007b0:	e9cd 591b 	strd	r5, r9, [sp, #108]	@ 0x6c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80007b4:	e9cd 8323 	strd	r8, r3, [sp, #140]	@ 0x8c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80007b8:	941d      	str	r4, [sp, #116]	@ 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 80007ba:	9621      	str	r6, [sp, #132]	@ 0x84
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80007bc:	f003 fbba 	bl	8003f34 <HAL_ADCEx_InjectedConfigChannel>
 80007c0:	b108      	cbz	r0, 80007c6 <main+0x1fe>
 80007c2:	b672      	cpsid	i
  while (1)
 80007c4:	e7fe      	b.n	80007c4 <main+0x1fc>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80007c6:	f240 130f 	movw	r3, #271	@ 0x10f
 80007ca:	931a      	str	r3, [sp, #104]	@ 0x68
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80007cc:	a919      	add	r1, sp, #100	@ 0x64
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 80007ce:	4b36      	ldr	r3, [pc, #216]	@ (80008a8 <main+0x2e0>)
 80007d0:	9319      	str	r3, [sp, #100]	@ 0x64
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 80007d2:	4658      	mov	r0, fp
 80007d4:	f003 fbae 	bl	8003f34 <HAL_ADCEx_InjectedConfigChannel>
 80007d8:	4603      	mov	r3, r0
 80007da:	b108      	cbz	r0, 80007e0 <main+0x218>
 80007dc:	b672      	cpsid	i
  while (1)
 80007de:	e7fe      	b.n	80007de <main+0x216>
  hcomp1.Instance = COMP1;
 80007e0:	4832      	ldr	r0, [pc, #200]	@ (80008ac <main+0x2e4>)
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007e2:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007e6:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80007ea:	6043      	str	r3, [r0, #4]
  hcomp1.Instance = COMP1;
 80007ec:	4b30      	ldr	r3, [pc, #192]	@ (80008b0 <main+0x2e8>)
 80007ee:	6003      	str	r3, [r0, #0]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 80007f0:	2340      	movs	r3, #64	@ 0x40
 80007f2:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80007f4:	f003 fee4 	bl	80045c0 <HAL_COMP_Init>
 80007f8:	b108      	cbz	r0, 80007fe <main+0x236>
 80007fa:	b672      	cpsid	i
  while (1)
 80007fc:	e7fe      	b.n	80007fc <main+0x234>
  hcomp2.Instance = COMP2;
 80007fe:	482d      	ldr	r0, [pc, #180]	@ (80008b4 <main+0x2ec>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000800:	f8df c0d8 	ldr.w	ip, [pc, #216]	@ 80008dc <main+0x314>
 8000804:	2300      	movs	r3, #0
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000806:	2440      	movs	r4, #64	@ 0x40
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000808:	e9c0 c300 	strd	ip, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800080c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000810:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000814:	6084      	str	r4, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000816:	f003 fed3 	bl	80045c0 <HAL_COMP_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	b108      	cbz	r0, 8000822 <main+0x25a>
 800081e:	b672      	cpsid	i
  while (1)
 8000820:	e7fe      	b.n	8000820 <main+0x258>
  hcomp4.Instance = COMP4;
 8000822:	4825      	ldr	r0, [pc, #148]	@ (80008b8 <main+0x2f0>)
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8000824:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000828:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800082c:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Instance = COMP4;
 8000830:	4b22      	ldr	r3, [pc, #136]	@ (80008bc <main+0x2f4>)
 8000832:	6003      	str	r3, [r0, #0]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000834:	f003 fec4 	bl	80045c0 <HAL_COMP_Init>
 8000838:	b108      	cbz	r0, 800083e <main+0x276>
 800083a:	b672      	cpsid	i
  while (1)
 800083c:	e7fe      	b.n	800083c <main+0x274>
  hcordic.Instance = CORDIC;
 800083e:	4820      	ldr	r0, [pc, #128]	@ (80008c0 <main+0x2f8>)
 8000840:	4b20      	ldr	r3, [pc, #128]	@ (80008c4 <main+0x2fc>)
 8000842:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8000844:	f003 ff5c 	bl	8004700 <HAL_CORDIC_Init>
 8000848:	4601      	mov	r1, r0
 800084a:	b108      	cbz	r0, 8000850 <main+0x288>
 800084c:	b672      	cpsid	i
  while (1)
 800084e:	e7fe      	b.n	800084e <main+0x286>
  hdac3.Instance = DAC3;
 8000850:	4d1d      	ldr	r5, [pc, #116]	@ (80008c8 <main+0x300>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000852:	2230      	movs	r2, #48	@ 0x30
 8000854:	a819      	add	r0, sp, #100	@ 0x64
 8000856:	f008 feb7 	bl	80095c8 <memset>
  hdac3.Instance = DAC3;
 800085a:	4b1c      	ldr	r3, [pc, #112]	@ (80008cc <main+0x304>)
 800085c:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 800085e:	4628      	mov	r0, r5
 8000860:	f003 ffe4 	bl	800482c <HAL_DAC_Init>
 8000864:	4602      	mov	r2, r0
 8000866:	b108      	cbz	r0, 800086c <main+0x2a4>
 8000868:	b672      	cpsid	i
  while (1)
 800086a:	e7fe      	b.n	800086a <main+0x2a2>
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800086c:	2302      	movs	r3, #2
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800086e:	e9cd 001b 	strd	r0, r0, [sp, #108]	@ 0x6c
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000872:	f8ad 0068 	strh.w	r0, [sp, #104]	@ 0x68
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000876:	901d      	str	r0, [sp, #116]	@ 0x74
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000878:	9020      	str	r0, [sp, #128]	@ 0x80
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800087a:	a919      	add	r1, sp, #100	@ 0x64
 800087c:	4628      	mov	r0, r5
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 800087e:	e9cd 331e 	strd	r3, r3, [sp, #120]	@ 0x78
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000882:	9319      	str	r3, [sp, #100]	@ 0x64
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000884:	f003 ffe8 	bl	8004858 <HAL_DAC_ConfigChannel>
 8000888:	b350      	cbz	r0, 80008e0 <main+0x318>
 800088a:	b672      	cpsid	i
  while (1)
 800088c:	e7fe      	b.n	800088c <main+0x2c4>
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000
 8000894:	48000800 	.word	0x48000800
 8000898:	0c900008 	.word	0x0c900008
 800089c:	32601000 	.word	0x32601000
 80008a0:	04300002 	.word	0x04300002
 80008a4:	50000100 	.word	0x50000100
 80008a8:	cb8c0000 	.word	0xcb8c0000
 80008ac:	20000938 	.word	0x20000938
 80008b0:	40010200 	.word	0x40010200
 80008b4:	20000914 	.word	0x20000914
 80008b8:	200008f0 	.word	0x200008f0
 80008bc:	4001020c 	.word	0x4001020c
 80008c0:	200008c8 	.word	0x200008c8
 80008c4:	40020c00 	.word	0x40020c00
 80008c8:	200008b4 	.word	0x200008b4
 80008cc:	50001000 	.word	0x50001000
 80008d0:	200009c8 	.word	0x200009c8
 80008d4:	14f00020 	.word	0x14f00020
 80008d8:	2000095c 	.word	0x2000095c
 80008dc:	40010204 	.word	0x40010204
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80008e0:	4628      	mov	r0, r5
 80008e2:	2210      	movs	r2, #16
 80008e4:	a919      	add	r1, sp, #100	@ 0x64
 80008e6:	f003 ffb7 	bl	8004858 <HAL_DAC_ConfigChannel>
 80008ea:	4603      	mov	r3, r0
 80008ec:	b108      	cbz	r0, 80008f2 <main+0x32a>
 80008ee:	b672      	cpsid	i
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <main+0x328>
  hopamp1.Instance = OPAMP1;
 80008f2:	48a0      	ldr	r0, [pc, #640]	@ (8000b74 <main+0x5ac>)
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80008f4:	f44f 3600 	mov.w	r6, #131072	@ 0x20000
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80008f8:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80008fc:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 80008fe:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000900:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000902:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000904:	f44f 4540 	mov.w	r5, #49152	@ 0xc000
  hopamp1.Instance = OPAMP1;
 8000908:	4b9b      	ldr	r3, [pc, #620]	@ (8000b78 <main+0x5b0>)
 800090a:	6003      	str	r3, [r0, #0]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800090c:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000910:	f004 f9a2 	bl	8004c58 <HAL_OPAMP_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	b108      	cbz	r0, 800091c <main+0x354>
 8000918:	b672      	cpsid	i
  while (1)
 800091a:	e7fe      	b.n	800091a <main+0x352>
  hopamp2.Instance = OPAMP2;
 800091c:	4897      	ldr	r0, [pc, #604]	@ (8000b7c <main+0x5b4>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 800091e:	e9c0 3401 	strd	r3, r4, [r0, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000922:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8000924:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000926:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000928:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp2.Instance = OPAMP2;
 800092a:	4b95      	ldr	r3, [pc, #596]	@ (8000b80 <main+0x5b8>)
 800092c:	6003      	str	r3, [r0, #0]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 800092e:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8000932:	f004 f991 	bl	8004c58 <HAL_OPAMP_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	b108      	cbz	r0, 800093e <main+0x376>
 800093a:	b672      	cpsid	i
  while (1)
 800093c:	e7fe      	b.n	800093c <main+0x374>
  hopamp3.Instance = OPAMP3;
 800093e:	4891      	ldr	r0, [pc, #580]	@ (8000b84 <main+0x5bc>)
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8000940:	e9c0 6509 	strd	r6, r5, [r0, #36]	@ 0x24
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8000944:	6043      	str	r3, [r0, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000946:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000948:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800094a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hopamp3.Init.InternalOutput = ENABLE;
 800094c:	2501      	movs	r5, #1
  hopamp3.Instance = OPAMP3;
 800094e:	4b8e      	ldr	r3, [pc, #568]	@ (8000b88 <main+0x5c0>)
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8000950:	6084      	str	r4, [r0, #8]
  hopamp3.Instance = OPAMP3;
 8000952:	6003      	str	r3, [r0, #0]
  hopamp3.Init.InternalOutput = ENABLE;
 8000954:	7505      	strb	r5, [r0, #20]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8000956:	f004 f97f 	bl	8004c58 <HAL_OPAMP_Init>
 800095a:	4604      	mov	r4, r0
 800095c:	b108      	cbz	r0, 8000962 <main+0x39a>
 800095e:	b672      	cpsid	i
  while (1)
 8000960:	e7fe      	b.n	8000960 <main+0x398>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000962:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8000966:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 800096a:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
 800096e:	e9cd 0013 	strd	r0, r0, [sp, #76]	@ 0x4c
 8000972:	e9cd 0015 	strd	r0, r0, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000976:	e9cd 0007 	strd	r0, r0, [sp, #28]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 800097a:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800097e:	9010      	str	r0, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000980:	9006      	str	r0, [sp, #24]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000982:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000984:	9017      	str	r0, [sp, #92]	@ 0x5c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000986:	4601      	mov	r1, r0
 8000988:	2234      	movs	r2, #52	@ 0x34
 800098a:	a819      	add	r0, sp, #100	@ 0x64
 800098c:	f008 fe1c 	bl	80095c8 <memset>
  htim1.Instance = TIM1;
 8000990:	487e      	ldr	r0, [pc, #504]	@ (8000b8c <main+0x5c4>)
 8000992:	4b7f      	ldr	r3, [pc, #508]	@ (8000b90 <main+0x5c8>)
 8000994:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8000996:	2720      	movs	r7, #32
 8000998:	f640 3311 	movw	r3, #2833	@ 0xb11
 800099c:	e9c0 7302 	strd	r7, r3, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80009a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 80009a4:	6145      	str	r5, [r0, #20]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 80009a6:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a8:	6184      	str	r4, [r0, #24]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80009aa:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009ac:	f005 f800 	bl	80059b0 <HAL_TIM_Base_Init>
 80009b0:	b108      	cbz	r0, 80009b6 <main+0x3ee>
 80009b2:	b672      	cpsid	i
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <main+0x3ec>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009b6:	4875      	ldr	r0, [pc, #468]	@ (8000b8c <main+0x5c4>)
 80009b8:	f005 f87a 	bl	8005ab0 <HAL_TIM_PWM_Init>
 80009bc:	b108      	cbz	r0, 80009c2 <main+0x3fa>
 80009be:	b672      	cpsid	i
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <main+0x3f8>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80009c2:	2306      	movs	r3, #6
 80009c4:	2710      	movs	r7, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80009c6:	4871      	ldr	r0, [pc, #452]	@ (8000b8c <main+0x5c4>)
 80009c8:	a90c      	add	r1, sp, #48	@ 0x30
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 80009ca:	e9cd 370c 	strd	r3, r7, [sp, #48]	@ 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80009ce:	f005 fbc9 	bl	8006164 <HAL_TIM_SlaveConfigSynchro>
 80009d2:	b108      	cbz	r0, 80009d8 <main+0x410>
 80009d4:	b672      	cpsid	i
  while (1)
 80009d6:	e7fe      	b.n	80009d6 <main+0x40e>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d8:	e9cd 0007 	strd	r0, r0, [sp, #28]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80009dc:	2570      	movs	r5, #112	@ 0x70
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009de:	486b      	ldr	r0, [pc, #428]	@ (8000b8c <main+0x5c4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80009e0:	9506      	str	r5, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009e2:	a906      	add	r1, sp, #24
 80009e4:	f005 fe88 	bl	80066f8 <HAL_TIMEx_MasterConfigSynchronization>
 80009e8:	b108      	cbz	r0, 80009ee <main+0x426>
 80009ea:	b672      	cpsid	i
  while (1)
 80009ec:	e7fe      	b.n	80009ec <main+0x424>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80009ee:	2402      	movs	r4, #2
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80009f0:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80009f2:	2301      	movs	r3, #1
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80009f4:	4865      	ldr	r0, [pc, #404]	@ (8000b8c <main+0x5c4>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80009f6:	9409      	str	r4, [sp, #36]	@ 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80009f8:	aa09      	add	r2, sp, #36	@ 0x24
 80009fa:	4621      	mov	r1, r4
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80009fc:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 80009fe:	f005 ff1b 	bl	8006838 <HAL_TIMEx_ConfigBreakInput>
 8000a02:	b108      	cbz	r0, 8000a08 <main+0x440>
 8000a04:	b672      	cpsid	i
  while (1)
 8000a06:	e7fe      	b.n	8000a06 <main+0x43e>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8000a08:	2604      	movs	r6, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8000a0a:	4860      	ldr	r0, [pc, #384]	@ (8000b8c <main+0x5c4>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8000a0c:	9609      	str	r6, [sp, #36]	@ 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8000a0e:	aa09      	add	r2, sp, #36	@ 0x24
 8000a10:	4621      	mov	r1, r4
 8000a12:	f005 ff11 	bl	8006838 <HAL_TIMEx_ConfigBreakInput>
 8000a16:	b108      	cbz	r0, 8000a1c <main+0x454>
 8000a18:	b672      	cpsid	i
  while (1)
 8000a1a:	e7fe      	b.n	8000a1a <main+0x452>
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8000a1c:	aa09      	add	r2, sp, #36	@ 0x24
 8000a1e:	485b      	ldr	r0, [pc, #364]	@ (8000b8c <main+0x5c4>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8000a20:	9709      	str	r7, [sp, #36]	@ 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8000a22:	4621      	mov	r1, r4
 8000a24:	f005 ff08 	bl	8006838 <HAL_TIMEx_ConfigBreakInput>
 8000a28:	4602      	mov	r2, r0
 8000a2a:	b108      	cbz	r0, 8000a30 <main+0x468>
 8000a2c:	b672      	cpsid	i
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <main+0x466>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a30:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a34:	e9cd 0014 	strd	r0, r0, [sp, #80]	@ 0x50
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a38:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a3c:	2360      	movs	r3, #96	@ 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a3e:	4853      	ldr	r0, [pc, #332]	@ (8000b8c <main+0x5c4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a40:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a42:	a911      	add	r1, sp, #68	@ 0x44
 8000a44:	f005 fd72 	bl	800652c <HAL_TIM_PWM_ConfigChannel>
 8000a48:	b108      	cbz	r0, 8000a4e <main+0x486>
 8000a4a:	b672      	cpsid	i
  while (1)
 8000a4c:	e7fe      	b.n	8000a4c <main+0x484>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a4e:	484f      	ldr	r0, [pc, #316]	@ (8000b8c <main+0x5c4>)
 8000a50:	4632      	mov	r2, r6
 8000a52:	a911      	add	r1, sp, #68	@ 0x44
 8000a54:	f005 fd6a 	bl	800652c <HAL_TIM_PWM_ConfigChannel>
 8000a58:	b108      	cbz	r0, 8000a5e <main+0x496>
 8000a5a:	b672      	cpsid	i
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <main+0x494>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a5e:	484b      	ldr	r0, [pc, #300]	@ (8000b8c <main+0x5c4>)
 8000a60:	2208      	movs	r2, #8
 8000a62:	a911      	add	r1, sp, #68	@ 0x44
 8000a64:	f005 fd62 	bl	800652c <HAL_TIM_PWM_ConfigChannel>
 8000a68:	b108      	cbz	r0, 8000a6e <main+0x4a6>
 8000a6a:	b672      	cpsid	i
  while (1)
 8000a6c:	e7fe      	b.n	8000a6c <main+0x4a4>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a6e:	4847      	ldr	r0, [pc, #284]	@ (8000b8c <main+0x5c4>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000a70:	9511      	str	r5, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a72:	220c      	movs	r2, #12
 8000a74:	a911      	add	r1, sp, #68	@ 0x44
 8000a76:	f005 fd59 	bl	800652c <HAL_TIM_PWM_ConfigChannel>
 8000a7a:	b108      	cbz	r0, 8000a80 <main+0x4b8>
 8000a7c:	b672      	cpsid	i
  while (1)
 8000a7e:	e7fe      	b.n	8000a7e <main+0x4b6>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000a80:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000a84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a88:	e9cd 0219 	strd	r0, r2, [sp, #100]	@ 0x64
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000a8c:	f44f 7480 	mov.w	r4, #256	@ 0x100
 8000a90:	2244      	movs	r2, #68	@ 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a92:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000a94:	e9cd 421b 	strd	r4, r2, [sp, #108]	@ 0x6c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a9c:	e9cd 321d 	strd	r3, r2, [sp, #116]	@ 0x74
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8000aa0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000aa4:	9221      	str	r2, [sp, #132]	@ 0x84
  sBreakDeadTimeConfig.Break2Filter = 3;
 8000aa6:	f04f 7500 	mov.w	r5, #33554432	@ 0x2000000
 8000aaa:	2203      	movs	r2, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aac:	4837      	ldr	r0, [pc, #220]	@ (8000b8c <main+0x5c4>)
 8000aae:	a919      	add	r1, sp, #100	@ 0x64
  sBreakDeadTimeConfig.Break2Filter = 3;
 8000ab0:	e9cd 5222 	strd	r5, r2, [sp, #136]	@ 0x88
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ab4:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ab8:	e9cd 3324 	strd	r3, r3, [sp, #144]	@ 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000abc:	f005 fe6e 	bl	800679c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ac0:	4605      	mov	r5, r0
 8000ac2:	b108      	cbz	r0, 8000ac8 <main+0x500>
 8000ac4:	b672      	cpsid	i
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <main+0x4fe>
  HAL_TIM_MspPostInit(&htim1);
 8000ac8:	4830      	ldr	r0, [pc, #192]	@ (8000b8c <main+0x5c4>)
  huart2.Instance = USART2;
 8000aca:	4c32      	ldr	r4, [pc, #200]	@ (8000b94 <main+0x5cc>)
  HAL_TIM_MspPostInit(&htim1);
 8000acc:	f001 ff90 	bl	80029f0 <HAL_TIM_MspPostInit>
  huart2.Init.BaudRate = 115200;
 8000ad0:	4931      	ldr	r1, [pc, #196]	@ (8000b98 <main+0x5d0>)
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ad2:	6125      	str	r5, [r4, #16]
  huart2.Init.BaudRate = 115200;
 8000ad4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000ad8:	e9c4 1300 	strd	r1, r3, [r4]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000adc:	4620      	mov	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ade:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ae0:	e9c4 5502 	strd	r5, r5, [r4, #8]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae4:	e9c4 5506 	strd	r5, r5, [r4, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ae8:	e9c4 5508 	strd	r5, r5, [r4, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aec:	62a5      	str	r5, [r4, #40]	@ 0x28
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000aee:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000af0:	f006 f9d6 	bl	8006ea0 <HAL_UART_Init>
 8000af4:	4601      	mov	r1, r0
 8000af6:	b108      	cbz	r0, 8000afc <main+0x534>
 8000af8:	b672      	cpsid	i
  while (1)
 8000afa:	e7fe      	b.n	8000afa <main+0x532>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000afc:	4620      	mov	r0, r4
 8000afe:	f006 fa21 	bl	8006f44 <HAL_UARTEx_SetTxFifoThreshold>
 8000b02:	4601      	mov	r1, r0
 8000b04:	b108      	cbz	r0, 8000b0a <main+0x542>
 8000b06:	b672      	cpsid	i
  while (1)
 8000b08:	e7fe      	b.n	8000b08 <main+0x540>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f006 fa5c 	bl	8006fc8 <HAL_UARTEx_SetRxFifoThreshold>
 8000b10:	b108      	cbz	r0, 8000b16 <main+0x54e>
 8000b12:	b672      	cpsid	i
  while (1)
 8000b14:	e7fe      	b.n	8000b14 <main+0x54c>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000b16:	4620      	mov	r0, r4
 8000b18:	f006 f9f6 	bl	8006f08 <HAL_UARTEx_DisableFifoMode>
 8000b1c:	4604      	mov	r4, r0
 8000b1e:	b108      	cbz	r0, 8000b24 <main+0x55c>
 8000b20:	b672      	cpsid	i
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <main+0x55a>
  htim2.Instance = TIM2;
 8000b24:	4d1d      	ldr	r5, [pc, #116]	@ (8000b9c <main+0x5d4>)
  MX_MotorControl_Init();
 8000b26:	f001 fab5 	bl	8002094 <MX_MotorControl_Init>
  htim2.Instance = TIM2;
 8000b2a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000b2e:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b30:	4628      	mov	r0, r5
  htim2.Init.Period = 4294967295;
 8000b32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b36:	e9cd 4411 	strd	r4, r4, [sp, #68]	@ 0x44
 8000b3a:	e9cd 4413 	strd	r4, r4, [sp, #76]	@ 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3e:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b42:	e9cd 4419 	strd	r4, r4, [sp, #100]	@ 0x64
 8000b46:	e9cd 441b 	strd	r4, r4, [sp, #108]	@ 0x6c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b4a:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b4e:	940e      	str	r4, [sp, #56]	@ 0x38
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b50:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b52:	61ac      	str	r4, [r5, #24]
  htim2.Init.Period = 4294967295;
 8000b54:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b56:	f004 ff2b 	bl	80059b0 <HAL_TIM_Base_Init>
 8000b5a:	b108      	cbz	r0, 8000b60 <main+0x598>
 8000b5c:	b672      	cpsid	i
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <main+0x596>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b64:	a911      	add	r1, sp, #68	@ 0x44
 8000b66:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b68:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b6a:	f005 fa2d 	bl	8005fc8 <HAL_TIM_ConfigClockSource>
 8000b6e:	b1b8      	cbz	r0, 8000ba0 <main+0x5d8>
 8000b70:	b672      	cpsid	i
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <main+0x5aa>
 8000b74:	20000878 	.word	0x20000878
 8000b78:	40010300 	.word	0x40010300
 8000b7c:	2000083c 	.word	0x2000083c
 8000b80:	40010304 	.word	0x40010304
 8000b84:	20000800 	.word	0x20000800
 8000b88:	40010308 	.word	0x40010308
 8000b8c:	200007b4 	.word	0x200007b4
 8000b90:	40012c00 	.word	0x40012c00
 8000b94:	200006d4 	.word	0x200006d4
 8000b98:	40004400 	.word	0x40004400
 8000b9c:	20000768 	.word	0x20000768
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000ba0:	4628      	mov	r0, r5
 8000ba2:	f005 f805 	bl	8005bb0 <HAL_TIM_IC_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	b108      	cbz	r0, 8000bae <main+0x5e6>
 8000baa:	b672      	cpsid	i
  while (1)
 8000bac:	e7fe      	b.n	8000bac <main+0x5e4>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bae:	a90c      	add	r1, sp, #48	@ 0x30
 8000bb0:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb2:	930c      	str	r3, [sp, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb4:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bb6:	f005 fd9f 	bl	80066f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bba:	4602      	mov	r2, r0
 8000bbc:	b108      	cbz	r0, 8000bc2 <main+0x5fa>
 8000bbe:	b672      	cpsid	i
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <main+0x5f8>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bc2:	2301      	movs	r3, #1
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bc4:	a919      	add	r1, sp, #100	@ 0x64
 8000bc6:	4628      	mov	r0, r5
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000bc8:	e9cd 2319 	strd	r2, r3, [sp, #100]	@ 0x64
  sConfigIC.ICFilter = 0;
 8000bcc:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000bd0:	f005 f92e 	bl	8005e30 <HAL_TIM_IC_ConfigChannel>
 8000bd4:	b108      	cbz	r0, 8000bda <main+0x612>
 8000bd6:	b672      	cpsid	i
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <main+0x610>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8000bda:	2100      	movs	r1, #0
 8000bdc:	4815      	ldr	r0, [pc, #84]	@ (8000c34 <main+0x66c>)
 8000bde:	f005 f865 	bl	8005cac <HAL_TIM_IC_Start_IT>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 8000be2:	2201      	movs	r2, #1
 8000be4:	2104      	movs	r1, #4
 8000be6:	2018      	movs	r0, #24
 8000be8:	f003 fdb6 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000bec:	2018      	movs	r0, #24
 8000bee:	f003 fdef 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	2019      	movs	r0, #25
 8000bf8:	f003 fdae 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000bfc:	2019      	movs	r0, #25
 8000bfe:	f003 fde7 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2102      	movs	r1, #2
 8000c06:	2012      	movs	r0, #18
 8000c08:	f003 fda6 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000c0c:	2012      	movs	r0, #18
 8000c0e:	f003 fddf 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 8000c12:	2201      	movs	r2, #1
 8000c14:	2103      	movs	r1, #3
 8000c16:	2026      	movs	r0, #38	@ 0x26
 8000c18:	f003 fd9e 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c1c:	2026      	movs	r0, #38	@ 0x26
 8000c1e:	f003 fdd7 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 8000c22:	2028      	movs	r0, #40	@ 0x28
 8000c24:	2200      	movs	r2, #0
 8000c26:	2103      	movs	r1, #3
 8000c28:	f003 fd96 	bl	8004758 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c2c:	2028      	movs	r0, #40	@ 0x28
 8000c2e:	f003 fdcf 	bl	80047d0 <HAL_NVIC_EnableIRQ>
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <main+0x66a>
 8000c34:	20000768 	.word	0x20000768

08000c38 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000c38:	b570      	push	{r4, r5, r6, lr}
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {  // If the interrupt source is channel 1
 8000c3a:	7f05      	ldrb	r5, [r0, #28]
 8000c3c:	2d01      	cmp	r5, #1
 8000c3e:	d000      	beq.n	8000c42 <HAL_TIM_IC_CaptureCallback+0xa>
}
 8000c40:	bd70      	pop	{r4, r5, r6, pc}
        if (Is_First_Captured == 0) {  // If the first value is not captured
 8000c42:	4e20      	ldr	r6, [pc, #128]	@ (8000cc4 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000c44:	7833      	ldrb	r3, [r6, #0]
 8000c46:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8000c4a:	b333      	cbz	r3, 8000c9a <HAL_TIM_IC_CaptureCallback+0x62>
        } else if (Is_First_Captured == 1) {  // If the first is already captured
 8000c4c:	7833      	ldrb	r3, [r6, #0]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d1f6      	bne.n	8000c40 <HAL_TIM_IC_CaptureCallback+0x8>
            IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // Read the second value
 8000c52:	2100      	movs	r1, #0
 8000c54:	4604      	mov	r4, r0
 8000c56:	f005 fb21 	bl	800629c <HAL_TIM_ReadCapturedValue>
 8000c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc8 <HAL_TIM_IC_CaptureCallback+0x90>)
            if (IC_Value2 > IC_Value1) {
 8000c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8000ccc <HAL_TIM_IC_CaptureCallback+0x94>)
            IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // Read the second value
 8000c5e:	6018      	str	r0, [r3, #0]
            if (IC_Value2 > IC_Value1) {
 8000c60:	6818      	ldr	r0, [r3, #0]
 8000c62:	6811      	ldr	r1, [r2, #0]
 8000c64:	4288      	cmp	r0, r1
 8000c66:	d91e      	bls.n	8000ca6 <HAL_TIM_IC_CaptureCallback+0x6e>
                Difference = IC_Value2 - IC_Value1;
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6812      	ldr	r2, [r2, #0]
 8000c6c:	4d18      	ldr	r5, [pc, #96]	@ (8000cd0 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000c6e:	1a9b      	subs	r3, r3, r2
 8000c70:	602b      	str	r3, [r5, #0]
            Frequency = HAL_RCC_GetPCLK1Freq() / Difference;
 8000c72:	f004 fc6b 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 8000c76:	682b      	ldr	r3, [r5, #0]
 8000c78:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c7c:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <HAL_TIM_IC_CaptureCallback+0x9c>)
            DutyCycle = (Difference * 100) / (htim->Init.Period + 1);
 8000c7e:	68e2      	ldr	r2, [r4, #12]
            Frequency = HAL_RCC_GetPCLK1Freq() / Difference;
 8000c80:	6018      	str	r0, [r3, #0]
            DutyCycle = (Difference * 100) / (htim->Init.Period + 1);
 8000c82:	682b      	ldr	r3, [r5, #0]
 8000c84:	4814      	ldr	r0, [pc, #80]	@ (8000cd8 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000c86:	2164      	movs	r1, #100	@ 0x64
 8000c88:	fb01 f303 	mul.w	r3, r1, r3
            Is_First_Captured = 0;  // Reset the first captured
 8000c8c:	2100      	movs	r1, #0
            DutyCycle = (Difference * 100) / (htim->Init.Period + 1);
 8000c8e:	3201      	adds	r2, #1
 8000c90:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c94:	6003      	str	r3, [r0, #0]
            Is_First_Captured = 0;  // Reset the first captured
 8000c96:	7031      	strb	r1, [r6, #0]
}
 8000c98:	bd70      	pop	{r4, r5, r6, pc}
            IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // Read the first value
 8000c9a:	f005 faff 	bl	800629c <HAL_TIM_ReadCapturedValue>
 8000c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8000ccc <HAL_TIM_IC_CaptureCallback+0x94>)
 8000ca0:	6018      	str	r0, [r3, #0]
            Is_First_Captured = 1;  // Set the first captured as true
 8000ca2:	7035      	strb	r5, [r6, #0]
}
 8000ca4:	bd70      	pop	{r4, r5, r6, pc}
            } else if (IC_Value2 < IC_Value1) {
 8000ca6:	6818      	ldr	r0, [r3, #0]
 8000ca8:	6811      	ldr	r1, [r2, #0]
 8000caa:	4288      	cmp	r0, r1
 8000cac:	d301      	bcc.n	8000cb2 <HAL_TIM_IC_CaptureCallback+0x7a>
 8000cae:	4d08      	ldr	r5, [pc, #32]	@ (8000cd0 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000cb0:	e7df      	b.n	8000c72 <HAL_TIM_IC_CaptureCallback+0x3a>
                Difference = (0xFFFF - IC_Value1) + IC_Value2;
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	6812      	ldr	r2, [r2, #0]
 8000cb6:	4d06      	ldr	r5, [pc, #24]	@ (8000cd0 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000cb8:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000cbc:	33ff      	adds	r3, #255	@ 0xff
 8000cbe:	1a9b      	subs	r3, r3, r2
 8000cc0:	602b      	str	r3, [r5, #0]
 8000cc2:	e7d6      	b.n	8000c72 <HAL_TIM_IC_CaptureCallback+0x3a>
 8000cc4:	200006c4 	.word	0x200006c4
 8000cc8:	200006cc 	.word	0x200006cc
 8000ccc:	200006d0 	.word	0x200006d0
 8000cd0:	200006c8 	.word	0x200006c8
 8000cd4:	200006bc 	.word	0x200006bc
 8000cd8:	200006c0 	.word	0x200006c0

08000cdc <Error_Handler>:
 8000cdc:	b672      	cpsid	i
  while (1)
 8000cde:	e7fe      	b.n	8000cde <Error_Handler+0x2>

08000ce0 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 8000ce0:	4b01      	ldr	r3, [pc, #4]	@ (8000ce8 <MC_StartMotor1+0x8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
 8000ce4:	f000 b83a 	b.w	8000d5c <MCI_StartMotor>
 8000ce8:	20000b38 	.word	0x20000b38

08000cec <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 8000cec:	4b01      	ldr	r3, [pc, #4]	@ (8000cf4 <MC_StopMotor1+0x8>)
 8000cee:	6818      	ldr	r0, [r3, #0]
 8000cf0:	f000 b83e 	b.w	8000d70 <MCI_StopMotor>
 8000cf4:	20000b38 	.word	0x20000b38

08000cf8 <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 8000cf8:	4b01      	ldr	r3, [pc, #4]	@ (8000d00 <MC_GetSTMStateMotor1+0x8>)
 8000cfa:	6818      	ldr	r0, [r3, #0]
 8000cfc:	f000 b880 	b.w	8000e00 <MCI_GetSTMState>
 8000d00:	20000b38 	.word	0x20000b38

08000d04 <MCI_Init>:
  pHandle->pSTM = pSTM;
  pHandle->pSTC = pSTC;
  pHandle->pFOCVars = pFOCVars;

  /* Buffer related initialization */
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000d04:	f04f 0c00 	mov.w	ip, #0
  pHandle->pSTC = pSTC;
 8000d08:	e9c0 1200 	strd	r1, r2, [r0]
  pHandle->pFOCVars = pFOCVars;
 8000d0c:	6083      	str	r3, [r0, #8]
  pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000d0e:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = 0;
 8000d12:	f8c0 c00e 	str.w	ip, [r0, #14]
  pHandle->hFinalTorque = 0;
  pHandle->hDurationms = 0;
 8000d16:	f8a0 c016 	strh.w	ip, [r0, #22]
  pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000d1a:	f880 c018 	strb.w	ip, [r0, #24]
}
 8000d1e:	4770      	bx	lr

08000d20 <MCI_ExecSpeedRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecSpeedRamp( MCI_Handle_t * pHandle,  int16_t hFinalSpeed, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000d20:	f04f 0c01 	mov.w	ip, #1
  pHandle->hFinalSpeed = hFinalSpeed;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d24:	f240 1301 	movw	r3, #257	@ 0x101
  pHandle->lastCommand = MCI_EXECSPEEDRAMP;
 8000d28:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalSpeed = hFinalSpeed;
 8000d2c:	81c1      	strh	r1, [r0, #14]
  pHandle->hDurationms = hDurationms;
 8000d2e:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d30:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_SPEED_MODE;
}
 8000d32:	4770      	bx	lr

08000d34 <MCI_ExecTorqueRamp>:
  *         value.
  * @retval none.
  */
__weak void MCI_ExecTorqueRamp( MCI_Handle_t * pHandle,  int16_t hFinalTorque, uint16_t hDurationms )
{
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000d34:	f04f 0c02 	mov.w	ip, #2
  pHandle->hFinalTorque = hFinalTorque;
  pHandle->hDurationms = hDurationms;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d38:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_EXECTORQUERAMP;
 8000d3a:	f880 c00c 	strb.w	ip, [r0, #12]
  pHandle->hFinalTorque = hFinalTorque;
 8000d3e:	8201      	strh	r1, [r0, #16]
  pHandle->hDurationms = hDurationms;
 8000d40:	82c2      	strh	r2, [r0, #22]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d42:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences( MCI_Handle_t * pHandle, qd_t Iqdref )
{
 8000d48:	b082      	sub	sp, #8
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000d4a:	2203      	movs	r2, #3
  pHandle->Iqdref.q = Iqdref.q;
  pHandle->Iqdref.d = Iqdref.d;
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d4c:	2301      	movs	r3, #1
  pHandle->lastCommand = MCI_SETCURRENTREFERENCES;
 8000d4e:	7302      	strb	r2, [r0, #12]
  pHandle->Iqdref.q = Iqdref.q;
 8000d50:	f8c0 1012 	str.w	r1, [r0, #18]
  pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d54:	8303      	strh	r3, [r0, #24]
  pHandle->LastModalitySetByUser = STC_TORQUE_MODE;
}
 8000d56:	b002      	add	sp, #8
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <MCI_StartMotor>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StartMotor( MCI_Handle_t * pHandle )
{
 8000d5c:	b510      	push	{r4, lr}
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000d5e:	2103      	movs	r1, #3
{
 8000d60:	4604      	mov	r4, r0
  bool RetVal = STM_NextState( pHandle->pSTM, IDLE_START );
 8000d62:	6800      	ldr	r0, [r0, #0]
 8000d64:	f007 febc 	bl	8008ae0 <STM_NextState>

  if ( RetVal == true )
 8000d68:	b108      	cbz	r0, 8000d6e <MCI_StartMotor+0x12>
  {
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	7623      	strb	r3, [r4, #24]
  }

  return RetVal;
}
 8000d6e:	bd10      	pop	{r4, pc}

08000d70 <MCI_StopMotor>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_StopMotor( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, ANY_STOP );
 8000d70:	6800      	ldr	r0, [r0, #0]
 8000d72:	2107      	movs	r1, #7
 8000d74:	f007 beb4 	b.w	8008ae0 <STM_NextState>

08000d78 <MCI_FaultAcknowledged>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_FaultAcknowledged( MCI_Handle_t * pHandle )
{
  return STM_FaultAcknowledged( pHandle->pSTM );
 8000d78:	6800      	ldr	r0, [r0, #0]
 8000d7a:	f007 bf2d 	b.w	8008bd8 <STM_FaultAcknowledged>
 8000d7e:	bf00      	nop

08000d80 <MCI_EncoderAlign>:
  * @retval bool It returns true if the command is successfully executed
  *         otherwise it return false.
  */
__weak bool MCI_EncoderAlign( MCI_Handle_t * pHandle )
{
  return STM_NextState( pHandle->pSTM, IDLE_ALIGNMENT );
 8000d80:	6800      	ldr	r0, [r0, #0]
 8000d82:	2101      	movs	r1, #1
 8000d84:	f007 beac 	b.w	8008ae0 <STM_NextState>

08000d88 <MCI_ExecBufferedCommands>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none.
  */
__weak void MCI_ExecBufferedCommands( MCI_Handle_t * pHandle )
{
  if ( pHandle != MC_NULL )
 8000d88:	b178      	cbz	r0, 8000daa <MCI_ExecBufferedCommands+0x22>
{
 8000d8a:	b510      	push	{r4, lr}
  {
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000d8c:	7e03      	ldrb	r3, [r0, #24]
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	4604      	mov	r4, r0
 8000d92:	d000      	beq.n	8000d96 <MCI_ExecBufferedCommands+0xe>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
      }
    }
  }
}
 8000d94:	bd10      	pop	{r4, pc}
      switch ( pHandle->lastCommand )
 8000d96:	7b01      	ldrb	r1, [r0, #12]
 8000d98:	2902      	cmp	r1, #2
 8000d9a:	d020      	beq.n	8000dde <MCI_ExecBufferedCommands+0x56>
 8000d9c:	2903      	cmp	r1, #3
 8000d9e:	d005      	beq.n	8000dac <MCI_ExecBufferedCommands+0x24>
 8000da0:	2901      	cmp	r1, #1
 8000da2:	d00c      	beq.n	8000dbe <MCI_ExecBufferedCommands+0x36>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8000da4:	2303      	movs	r3, #3
 8000da6:	7623      	strb	r3, [r4, #24]
}
 8000da8:	bd10      	pop	{r4, pc}
 8000daa:	4770      	bx	lr
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000dac:	6882      	ldr	r2, [r0, #8]
 8000dae:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000db2:	f8d0 3012 	ldr.w	r3, [r0, #18]
 8000db6:	6113      	str	r3, [r2, #16]
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8000db8:	2302      	movs	r3, #2
 8000dba:	7623      	strb	r3, [r4, #24]
}
 8000dbc:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000dbe:	6883      	ldr	r3, [r0, #8]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_SPEED_MODE );
 8000dc6:	6840      	ldr	r0, [r0, #4]
 8000dc8:	f007 fdae 	bl	8008928 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms );
 8000dcc:	8ae2      	ldrh	r2, [r4, #22]
 8000dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000dd2:	6860      	ldr	r0, [r4, #4]
 8000dd4:	f007 fdac 	bl	8008930 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d0e3      	beq.n	8000da4 <MCI_ExecBufferedCommands+0x1c>
 8000ddc:	e7ec      	b.n	8000db8 <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000dde:	6883      	ldr	r3, [r0, #8]
 8000de0:	2100      	movs	r1, #0
 8000de2:	f883 1024 	strb.w	r1, [r3, #36]	@ 0x24
          STC_SetControlMode( pHandle->pSTC, STC_TORQUE_MODE );
 8000de6:	6840      	ldr	r0, [r0, #4]
 8000de8:	f007 fd9e 	bl	8008928 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp( pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms );
 8000dec:	8ae2      	ldrh	r2, [r4, #22]
 8000dee:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
 8000df2:	6860      	ldr	r0, [r4, #4]
 8000df4:	f007 fd9c 	bl	8008930 <STC_ExecRamp>
      if ( commandHasBeenExecuted )
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d0d3      	beq.n	8000da4 <MCI_ExecBufferedCommands+0x1c>
 8000dfc:	e7dc      	b.n	8000db8 <MCI_ExecBufferedCommands+0x30>
 8000dfe:	bf00      	nop

08000e00 <MCI_GetSTMState>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak State_t  MCI_GetSTMState( MCI_Handle_t * pHandle )
{
  return STM_GetState( pHandle->pSTM );
 8000e00:	6800      	ldr	r0, [r0, #0]
 8000e02:	f007 bee7 	b.w	8008bd4 <STM_GetState>
 8000e06:	bf00      	nop

08000e08 <MCI_GetControlMode>:
  *         these two values: STC_TORQUE_MODE or STC_SPEED_MODE.
  */
__weak STC_Modality_t MCI_GetControlMode( MCI_Handle_t * pHandle )
{
  return pHandle->LastModalitySetByUser;
}
 8000e08:	7e40      	ldrb	r0, [r0, #25]
 8000e0a:	4770      	bx	lr

08000e0c <MCI_GetImposedMotorDirection>:
  */
__weak int16_t MCI_GetImposedMotorDirection( MCI_Handle_t * pHandle )
{
  int16_t retVal = 1;

  switch ( pHandle->lastCommand )
 8000e0c:	7b03      	ldrb	r3, [r0, #12]
 8000e0e:	2b02      	cmp	r3, #2
 8000e10:	d005      	beq.n	8000e1e <MCI_GetImposedMotorDirection+0x12>
 8000e12:	2b03      	cmp	r3, #3
 8000e14:	d013      	beq.n	8000e3e <MCI_GetImposedMotorDirection+0x32>
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d009      	beq.n	8000e2e <MCI_GetImposedMotorDirection+0x22>
  int16_t retVal = 1;
 8000e1a:	2001      	movs	r0, #1
      break;
    default:
      break;
  }
  return retVal;
}
 8000e1c:	4770      	bx	lr
      if ( pHandle->hFinalTorque < 0 )
 8000e1e:	f9b0 3010 	ldrsh.w	r3, [r0, #16]
        retVal = -1;
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	bfac      	ite	ge
 8000e26:	2001      	movge	r0, #1
 8000e28:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8000e2c:	4770      	bx	lr
      if ( pHandle->hFinalSpeed < 0 )
 8000e2e:	f9b0 300e 	ldrsh.w	r3, [r0, #14]
        retVal = -1;
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	bfac      	ite	ge
 8000e36:	2001      	movge	r0, #1
 8000e38:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8000e3c:	4770      	bx	lr
      if ( pHandle->Iqdref.q < 0 )
 8000e3e:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
        retVal = -1;
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	bfac      	ite	ge
 8000e46:	2001      	movge	r0, #1
 8000e48:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <MCI_GetLastRampFinalSpeed>:
__weak int16_t MCI_GetLastRampFinalSpeed( MCI_Handle_t * pHandle )
{
  int16_t hRetVal = 0;

  /* Examine the last buffered commands */
  if ( pHandle->lastCommand == MCI_EXECSPEEDRAMP )
 8000e50:	7b03      	ldrb	r3, [r0, #12]
 8000e52:	2b01      	cmp	r3, #1
  {
    hRetVal = pHandle->hFinalSpeed;
 8000e54:	bf0c      	ite	eq
 8000e56:	f9b0 000e 	ldrsheq.w	r0, [r0, #14]
  int16_t hRetVal = 0;
 8000e5a:	2000      	movne	r0, #0
  }
  return hRetVal;
}
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop

08000e60 <MCI_StopRamp>:
  * @brief  Stop the execution of ongoing ramp.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_StopRamp( MCI_Handle_t * pHandle)
{
   STC_StopRamp( pHandle->pSTC );
 8000e60:	6840      	ldr	r0, [r0, #4]
 8000e62:	f007 bda9 	b.w	80089b8 <STC_StopRamp>
 8000e66:	bf00      	nop

08000e68 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit( MCI_Handle_t * pHandle )
{
 8000e68:	b508      	push	{r3, lr}
  SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor( pHandle->pSTC );
 8000e6a:	6840      	ldr	r0, [r0, #4]
 8000e6c:	f007 fd42 	bl	80088f4 <STC_GetSpeedSensor>

  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
}
 8000e70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return ( SPD_GetAvrgMecSpeedUnit( SpeedSensor ) );
 8000e74:	f007 bcde 	b.w	8008834 <SPD_GetAvrgMecSpeedUnit>

08000e78 <MCI_GetMecSpeedRefUnit>:
  * @param  pHandle Pointer on the component instance to work on.
  *
  */
__weak int16_t MCI_GetMecSpeedRefUnit( MCI_Handle_t * pHandle )
{
  return ( STC_GetMecSpeedRefUnit( pHandle->pSTC ) );
 8000e78:	6840      	ldr	r0, [r0, #4]
 8000e7a:	f007 bd45 	b.w	8008908 <STC_GetMecSpeedRefUnit>
 8000e7e:	bf00      	nop

08000e80 <MCI_GetIab>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval ab_t Stator current Iab
  */
__weak ab_t MCI_GetIab( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iab );
 8000e80:	6882      	ldr	r2, [r0, #8]
 8000e82:	6810      	ldr	r0, [r2, #0]
 8000e84:	2300      	movs	r3, #0
 8000e86:	b282      	uxth	r2, r0
 8000e88:	f362 030f 	bfi	r3, r2, #0, #16
 8000e8c:	0c00      	lsrs	r0, r0, #16
 8000e8e:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000e92:	b082      	sub	sp, #8
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	b002      	add	sp, #8
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <MCI_GetIalphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Ialphabeta
  */
__weak alphabeta_t MCI_GetIalphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Ialphabeta );
 8000e9c:	6882      	ldr	r2, [r0, #8]
 8000e9e:	6850      	ldr	r0, [r2, #4]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	b282      	uxth	r2, r0
 8000ea4:	f362 030f 	bfi	r3, r2, #0, #16
 8000ea8:	0c00      	lsrs	r0, r0, #16
 8000eaa:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000eae:	b082      	sub	sp, #8
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	b002      	add	sp, #8
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <MCI_GetIqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqd
  */
__weak qd_t MCI_GetIqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqd );
 8000eb8:	6882      	ldr	r2, [r0, #8]
 8000eba:	68d0      	ldr	r0, [r2, #12]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	b282      	uxth	r2, r0
 8000ec0:	f362 030f 	bfi	r3, r2, #0, #16
 8000ec4:	0c00      	lsrs	r0, r0, #16
 8000ec6:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000eca:	b082      	sub	sp, #8
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	b002      	add	sp, #8
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MCI_GetIqdref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Iqdref
  */
__weak qd_t MCI_GetIqdref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Iqdref );
 8000ed4:	6882      	ldr	r2, [r0, #8]
 8000ed6:	6910      	ldr	r0, [r2, #16]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	b282      	uxth	r2, r0
 8000edc:	f362 030f 	bfi	r3, r2, #0, #16
 8000ee0:	0c00      	lsrs	r0, r0, #16
 8000ee2:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000ee6:	b082      	sub	sp, #8
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	b002      	add	sp, #8
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <MCI_GetVqd>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval qd_t Stator current Vqd
  */
__weak qd_t MCI_GetVqd( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Vqd );
 8000ef0:	6882      	ldr	r2, [r0, #8]
 8000ef2:	f8d2 0016 	ldr.w	r0, [r2, #22]
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	b282      	uxth	r2, r0
 8000efa:	f362 030f 	bfi	r3, r2, #0, #16
 8000efe:	0c00      	lsrs	r0, r0, #16
 8000f00:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000f04:	b082      	sub	sp, #8
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	b002      	add	sp, #8
 8000f0a:	4770      	bx	lr

08000f0c <MCI_GetValphabeta>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval alphabeta_t Stator current Valphabeta
  */
__weak alphabeta_t MCI_GetValphabeta( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->Valphabeta );
 8000f0c:	6882      	ldr	r2, [r0, #8]
 8000f0e:	f8d2 001a 	ldr.w	r0, [r2, #26]
 8000f12:	2300      	movs	r3, #0
 8000f14:	b282      	uxth	r2, r0
 8000f16:	f362 030f 	bfi	r3, r2, #0, #16
 8000f1a:	0c00      	lsrs	r0, r0, #16
 8000f1c:	f360 431f 	bfi	r3, r0, #16, #16
{
 8000f20:	b082      	sub	sp, #8
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	b002      	add	sp, #8
 8000f26:	4770      	bx	lr

08000f28 <MCI_GetTeref>:
  * @param  pHandle Pointer on the component instance to work on.
  * @retval int16_t Teref
  */
__weak int16_t MCI_GetTeref( MCI_Handle_t * pHandle )
{
  return ( pHandle->pFOCVars->hTeref );
 8000f28:	6883      	ldr	r3, [r0, #8]
}
 8000f2a:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8000f2e:	4770      	bx	lr

08000f30 <MCI_SetIdref>:
  * @param  int16_t New target Id value
  * @retval none
  */
__weak void MCI_SetIdref( MCI_Handle_t * pHandle, int16_t hNewIdref )
{
  pHandle->pFOCVars->Iqdref.d = hNewIdref;
 8000f30:	2300      	movs	r3, #0
 8000f32:	6882      	ldr	r2, [r0, #8]
 8000f34:	f361 030f 	bfi	r3, r1, #0, #16
 8000f38:	f361 431f 	bfi	r3, r1, #16, #16
 8000f3c:	f8c2 3012 	str.w	r3, [r2, #18]
  pHandle->pFOCVars->UserIdref = hNewIdref;
}
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref( MCI_Handle_t * pHandle )
{
 8000f44:	b510      	push	{r4, lr}
  pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref( pHandle->pSTC );
 8000f46:	e9d0 0401 	ldrd	r0, r4, [r0, #4]
 8000f4a:	f007 fd8b 	bl	8008a64 <STC_GetDefaultIqdref>
 8000f4e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8000f52:	8220      	strh	r0, [r4, #16]
 8000f54:	8263      	strh	r3, [r4, #18]
}
 8000f56:	bd10      	pop	{r4, pc}

08000f58 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format
  * @retval Stator values alpha and beta in alphabeta_t format
  */
__weak alphabeta_t MCM_Clarke( ab_t Input  )
{
 8000f58:	f3c0 430f 	ubfx	r3, r0, #16, #16
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.a;

  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000f5c:	f644 11e6 	movw	r1, #18918	@ 0x49e6
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */

  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000f60:	f24b 621a 	movw	r2, #46618	@ 0xb61a
  b_divSQRT3_tmp = divSQRT_3 * ( int32_t )Input.b;
 8000f64:	fb13 f301 	smulbb	r3, r3, r1
  wbeta_tmp = ( -( a_divSQRT3_tmp ) - ( b_divSQRT3_tmp ) -
 8000f68:	fb10 f202 	smulbb	r2, r0, r2
 8000f6c:	eba2 0243 	sub.w	r2, r2, r3, lsl #1
                 ( b_divSQRT3_tmp ) ) >> 15;
#endif

  /* Check saturation of Ibeta */
  if ( wbeta_tmp > INT16_MAX )
 8000f70:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
{
 8000f74:	b084      	sub	sp, #16
 8000f76:	b203      	sxth	r3, r0
  if ( wbeta_tmp > INT16_MAX )
 8000f78:	da05      	bge.n	8000f86 <MCM_Clarke+0x2e>
 8000f7a:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if ( wbeta_tmp < ( -32768 ) )
 8000f7c:	f511 4f00 	cmn.w	r1, #32768	@ 0x8000
 8000f80:	da0c      	bge.n	8000f9c <MCM_Clarke+0x44>
 8000f82:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <MCM_Clarke+0x50>)
 8000f84:	e001      	b.n	8000f8a <MCM_Clarke+0x32>
 8000f86:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  if ( Output.beta == ( int16_t )( -32768 ) )
  {
    Output.beta = -32767;
  }

  return ( Output );
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	f363 000f 	bfi	r0, r3, #0, #16
 8000f92:	b293      	uxth	r3, r2
 8000f94:	f363 401f 	bfi	r0, r3, #16, #16
}
 8000f98:	b004      	add	sp, #16
 8000f9a:	4770      	bx	lr
    hbeta_tmp = ( int16_t )( wbeta_tmp );
 8000f9c:	4802      	ldr	r0, [pc, #8]	@ (8000fa8 <MCM_Clarke+0x50>)
 8000f9e:	b20a      	sxth	r2, r1
 8000fa0:	4282      	cmp	r2, r0
 8000fa2:	bfb8      	it	lt
 8000fa4:	4602      	movlt	r2, r0
 8000fa6:	e7f0      	b.n	8000f8a <MCM_Clarke+0x32>
 8000fa8:	ffff8001 	.word	0xffff8001

08000fac <MCM_Trig_Functions>:
    uint32_t CordicRdata;
    Trig_Components Components;
  } CosSin;

  /* Configure CORDIC */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8000fac:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <MCM_Trig_Functions+0x28>)
 8000fae:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd8 <MCM_Trig_Functions+0x2c>)
 8000fb0:	601a      	str	r2, [r3, #0]
  LL_CORDIC_WriteData(CORDIC, 0x7FFF0000 + (uint32_t) hAngle);
 8000fb2:	f100 40ff 	add.w	r0, r0, #2139095040	@ 0x7f800000
 8000fb6:	f500 00fe 	add.w	r0, r0, #8323072	@ 0x7f0000
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8000fba:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(const CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8000fbc:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components);
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	f362 000f 	bfi	r0, r2, #0, #16
 8000fc6:	0c1b      	lsrs	r3, r3, #16
{
 8000fc8:	b082      	sub	sp, #8
  return (CosSin.Components);
 8000fca:	f363 401f 	bfi	r0, r3, #16, #16

}
 8000fce:	b002      	add	sp, #8
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40020c00 	.word	0x40020c00
 8000fd8:	00600040 	.word	0x00600040

08000fdc <MCM_Park>:
{
 8000fdc:	b530      	push	{r4, r5, lr}
 8000fde:	4605      	mov	r5, r0
 8000fe0:	4604      	mov	r4, r0
 8000fe2:	b085      	sub	sp, #20
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	f7ff ffe1 	bl	8000fac <MCM_Trig_Functions>
 8000fea:	b22d      	sxth	r5, r5
 8000fec:	b201      	sxth	r1, r0
 8000fee:	1424      	asrs	r4, r4, #16
 8000ff0:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ( int32_t )Local_Vector_Components.hCos;
 8000ff2:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = ( q_tmp_1 - q_tmp_2 ) >> 15;
 8000ff6:	fb04 3310 	mls	r3, r4, r0, r3
  if ( wqd_tmp > INT16_MAX )
 8000ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ffe:	da05      	bge.n	800100c <MCM_Park+0x30>
 8001000:	13da      	asrs	r2, r3, #15
  else if ( wqd_tmp < ( -32768 ) )
 8001002:	f512 4f00 	cmn.w	r2, #32768	@ 0x8000
 8001006:	da22      	bge.n	800104e <MCM_Park+0x72>
 8001008:	4a14      	ldr	r2, [pc, #80]	@ (800105c <MCM_Park+0x80>)
 800100a:	e001      	b.n	8001010 <MCM_Park+0x34>
 800100c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  d_tmp_2 = Input.beta * ( int32_t )Local_Vector_Components.hCos;
 8001010:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 8001014:	fb05 4400 	mla	r4, r5, r0, r4
  if ( wqd_tmp > INT16_MAX )
 8001018:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
  wqd_tmp = ( d_tmp_1 + d_tmp_2 ) >> 15;
 800101c:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if ( wqd_tmp > INT16_MAX )
 8001020:	da04      	bge.n	800102c <MCM_Park+0x50>
  else if ( wqd_tmp < ( -32768 ) )
 8001022:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001026:	da0c      	bge.n	8001042 <MCM_Park+0x66>
 8001028:	4b0c      	ldr	r3, [pc, #48]	@ (800105c <MCM_Park+0x80>)
 800102a:	e001      	b.n	8001030 <MCM_Park+0x54>
 800102c:	f647 73ff 	movw	r3, #32767	@ 0x7fff
  return ( Output );
 8001030:	b292      	uxth	r2, r2
 8001032:	2000      	movs	r0, #0
 8001034:	f362 000f 	bfi	r0, r2, #0, #16
 8001038:	b29b      	uxth	r3, r3
 800103a:	f363 401f 	bfi	r0, r3, #16, #16
}
 800103e:	b005      	add	sp, #20
 8001040:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ( int16_t )( wqd_tmp );
 8001042:	4906      	ldr	r1, [pc, #24]	@ (800105c <MCM_Park+0x80>)
 8001044:	b21b      	sxth	r3, r3
 8001046:	428b      	cmp	r3, r1
 8001048:	bfb8      	it	lt
 800104a:	460b      	movlt	r3, r1
 800104c:	e7f0      	b.n	8001030 <MCM_Park+0x54>
    hqd_tmp = ( int16_t )( wqd_tmp );
 800104e:	4b03      	ldr	r3, [pc, #12]	@ (800105c <MCM_Park+0x80>)
 8001050:	b212      	sxth	r2, r2
 8001052:	429a      	cmp	r2, r3
 8001054:	bfb8      	it	lt
 8001056:	461a      	movlt	r2, r3
 8001058:	e7da      	b.n	8001010 <MCM_Park+0x34>
 800105a:	bf00      	nop
 800105c:	ffff8001 	.word	0xffff8001

08001060 <MCM_Rev_Park>:
{
 8001060:	b530      	push	{r4, r5, lr}
 8001062:	4605      	mov	r5, r0
 8001064:	b085      	sub	sp, #20
 8001066:	4604      	mov	r4, r0
  Local_Vector_Components = MCM_Trig_Functions( Theta );
 8001068:	4608      	mov	r0, r1
 800106a:	f7ff ff9f 	bl	8000fac <MCM_Trig_Functions>
 800106e:	1424      	asrs	r4, r4, #16
 8001070:	1402      	asrs	r2, r0, #16
 8001072:	b22d      	sxth	r5, r5
 8001074:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hSin;
 8001076:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = ( int16_t )( ( ( alpha_tmp1 ) + ( alpha_tmp2 ) ) >> 15 );
 800107a:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ( int32_t )Local_Vector_Components.hCos;
 800107e:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = ( int16_t )( ( beta_tmp2 - beta_tmp1 ) >> 15 );
 8001082:	fb05 4412 	mls	r4, r5, r2, r4
  return ( Output );
 8001086:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800108a:	2000      	movs	r0, #0
 800108c:	f363 000f 	bfi	r0, r3, #0, #16
 8001090:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8001094:	f364 401f 	bfi	r0, r4, #16, #16
}
 8001098:	b005      	add	sp, #20
 800109a:	bd30      	pop	{r4, r5, pc}

0800109c <FOC_Clear>:
  *         It does not clear speed sensor.
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_Clear(uint8_t bMotor)
{
 800109c:	b538      	push	{r3, r4, r5, lr}
 800109e:	2326      	movs	r3, #38	@ 0x26
 80010a0:	4916      	ldr	r1, [pc, #88]	@ (80010fc <FOC_Clear+0x60>)
 80010a2:	fb00 f303 	mul.w	r3, r0, r3
  /* USER CODE END FOC_Clear 0 */
  ab_t NULL_ab = {(int16_t)0, (int16_t)0};
  qd_t NULL_qd = {(int16_t)0, (int16_t)0};
  alphabeta_t NULL_alphabeta = {(int16_t)0, (int16_t)0};

  FOCVars[bMotor].Iab = NULL_ab;
 80010a6:	2400      	movs	r4, #0
 80010a8:	50cc      	str	r4, [r1, r3]
{
 80010aa:	4605      	mov	r5, r0
 80010ac:	f103 0208 	add.w	r2, r3, #8
 80010b0:	1858      	adds	r0, r3, r1
 80010b2:	3310      	adds	r3, #16
 80010b4:	440a      	add	r2, r1
 80010b6:	440b      	add	r3, r1
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80010b8:	4911      	ldr	r1, [pc, #68]	@ (8001100 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 80010ba:	6044      	str	r4, [r0, #4]
  FOCVars[bMotor].Iqd = NULL_qd;
 80010bc:	6054      	str	r4, [r2, #4]
 80010be:	6094      	str	r4, [r2, #8]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80010c0:	f851 0025 	ldr.w	r0, [r1, r5, lsl #2]
  FOCVars[bMotor].Vqd = NULL_qd;
 80010c4:	f8c3 400a 	str.w	r4, [r3, #10]
 80010c8:	f8c3 4006 	str.w	r4, [r3, #6]
 80010cc:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], (int32_t)0);
 80010d0:	4621      	mov	r1, r4
 80010d2:	f006 f8b5 	bl	8007240 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], (int32_t)0);
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <FOC_Clear+0x68>)
 80010d8:	4621      	mov	r1, r4
 80010da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80010de:	f006 f8af 	bl	8007240 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80010e2:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <FOC_Clear+0x6c>)
 80010e4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80010e8:	f007 fc06 	bl	80088f8 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80010ec:	4b07      	ldr	r3, [pc, #28]	@ (800110c <FOC_Clear+0x70>)
 80010ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80010f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80010f6:	f006 baa3 	b.w	8007640 <PWMC_SwitchOffPWM>
 80010fa:	bf00      	nop
 80010fc:	20000b04 	.word	0x20000b04
 8001100:	20000a7c 	.word	0x20000a7c
 8001104:	20000a78 	.word	0x20000a78
 8001108:	20000a84 	.word	0x20000a84
 800110c:	20000a6c 	.word	0x20000a6c

08001110 <MCboot>:
{
 8001110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001114:	4603      	mov	r3, r0
 8001116:	b089      	sub	sp, #36	@ 0x24
  STM_Init(&STM[M1]);
 8001118:	485c      	ldr	r0, [pc, #368]	@ (800128c <MCboot+0x17c>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800111a:	4f5d      	ldr	r7, [pc, #372]	@ (8001290 <MCboot+0x180>)
  PID_HandleInit(&PIDSpeedHandle_M1);
 800111c:	4e5d      	ldr	r6, [pc, #372]	@ (8001294 <MCboot+0x184>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 800111e:	4d5e      	ldr	r5, [pc, #376]	@ (8001298 <MCboot+0x188>)
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 8001120:	f8df a1c4 	ldr.w	sl, [pc, #452]	@ 80012e8 <MCboot+0x1d8>
  VSS_Init (&VirtualSpeedSensorM1);
 8001124:	f8df b1c4 	ldr.w	fp, [pc, #452]	@ 80012ec <MCboot+0x1dc>
  PID_HandleInit(&PIDIqHandle_M1);
 8001128:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 80012f0 <MCboot+0x1e0>
  PID_HandleInit(&PIDIdHandle_M1);
 800112c:	f8df 81c4 	ldr.w	r8, [pc, #452]	@ 80012f4 <MCboot+0x1e4>
{
 8001130:	e9cd 3104 	strd	r3, r1, [sp, #16]
  STM_Init(&STM[M1]);
 8001134:	f007 fcac 	bl	8008a90 <STM_Init>
  bMCBootCompleted = 0;
 8001138:	4a58      	ldr	r2, [pc, #352]	@ (800129c <MCboot+0x18c>)
  pCLM[M1] = &CircleLimitationM1;
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <MCboot+0x190>)
  pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800113c:	4859      	ldr	r0, [pc, #356]	@ (80012a4 <MCboot+0x194>)
 800113e:	6038      	str	r0, [r7, #0]
  bMCBootCompleted = 0;
 8001140:	2400      	movs	r4, #0
 8001142:	7014      	strb	r4, [r2, #0]
  pCLM[M1] = &CircleLimitationM1;
 8001144:	4a58      	ldr	r2, [pc, #352]	@ (80012a8 <MCboot+0x198>)
 8001146:	601a      	str	r2, [r3, #0]
  R3_2_Init(&PWM_Handle_M1);
 8001148:	f006 fdf0 	bl	8007d2c <R3_2_Init>
  startTimers();
 800114c:	f006 f8fa 	bl	8007344 <startTimers>
  PID_HandleInit(&PIDSpeedHandle_M1);
 8001150:	4630      	mov	r0, r6
 8001152:	f006 f861 	bl	8007218 <PID_HandleInit>
  pSTC[M1] = &SpeednTorqCtrlM1;
 8001156:	4b55      	ldr	r3, [pc, #340]	@ (80012ac <MCboot+0x19c>)
  STO_PLL_Init (&STO_PLL_M1);
 8001158:	4855      	ldr	r0, [pc, #340]	@ (80012b0 <MCboot+0x1a0>)
  pSTC[M1] = &SpeednTorqCtrlM1;
 800115a:	602b      	str	r3, [r5, #0]
  pPIDSpeed[M1] = &PIDSpeedHandle_M1;
 800115c:	f8ca 6000 	str.w	r6, [sl]
  STO_PLL_Init (&STO_PLL_M1);
 8001160:	f007 ff1a 	bl	8008f98 <STO_PLL_Init>
  STC_Init(pSTC[M1],pPIDSpeed[M1], &STO_PLL_M1._Super);
 8001164:	f8da 1000 	ldr.w	r1, [sl]
 8001168:	4a51      	ldr	r2, [pc, #324]	@ (80012b0 <MCboot+0x1a0>)
 800116a:	6828      	ldr	r0, [r5, #0]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 800116c:	4e51      	ldr	r6, [pc, #324]	@ (80012b4 <MCboot+0x1a4>)
  STC_Init(pSTC[M1],pPIDSpeed[M1], &STO_PLL_M1._Super);
 800116e:	f007 fba9 	bl	80088c4 <STC_Init>
  VSS_Init (&VirtualSpeedSensorM1);
 8001172:	4658      	mov	r0, fp
 8001174:	f008 f938 	bl	80093e8 <VSS_Init>
  RUC_Init(&RevUpControlM1,pSTC[M1],&VirtualSpeedSensorM1, &STO_M1, pwmcHandle[M1]);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	465a      	mov	r2, fp
 800117e:	6829      	ldr	r1, [r5, #0]
 8001180:	4b4d      	ldr	r3, [pc, #308]	@ (80012b8 <MCboot+0x1a8>)
 8001182:	484e      	ldr	r0, [pc, #312]	@ (80012bc <MCboot+0x1ac>)
 8001184:	f007 fa64 	bl	8008650 <RUC_Init>
  PID_HandleInit(&PIDIqHandle_M1);
 8001188:	4648      	mov	r0, r9
 800118a:	f006 f845 	bl	8007218 <PID_HandleInit>
  PID_HandleInit(&PIDIdHandle_M1);
 800118e:	4640      	mov	r0, r8
 8001190:	f006 f842 	bl	8007218 <PID_HandleInit>
  pPIDId[M1] = &PIDIdHandle_M1;
 8001194:	494a      	ldr	r1, [pc, #296]	@ (80012c0 <MCboot+0x1b0>)
  pPIDIq[M1] = &PIDIqHandle_M1;
 8001196:	4b4b      	ldr	r3, [pc, #300]	@ (80012c4 <MCboot+0x1b4>)
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 8001198:	484b      	ldr	r0, [pc, #300]	@ (80012c8 <MCboot+0x1b8>)
  pPIDId[M1] = &PIDIdHandle_M1;
 800119a:	f8c1 8000 	str.w	r8, [r1]
  pBusSensorM1 = &RealBusVoltageSensorParamsM1;
 800119e:	6030      	str	r0, [r6, #0]
  pPIDIq[M1] = &PIDIqHandle_M1;
 80011a0:	f8c3 9000 	str.w	r9, [r3]
  RVBS_Init(pBusSensorM1);
 80011a4:	f007 f978 	bl	8008498 <RVBS_Init>
  NTC_Init(&TempSensorParamsM1);
 80011a8:	f8df 914c 	ldr.w	r9, [pc, #332]	@ 80012f8 <MCboot+0x1e8>
  pMPM[M1] = &PQD_MotorPowMeasM1;
 80011ac:	4847      	ldr	r0, [pc, #284]	@ (80012cc <MCboot+0x1bc>)
 80011ae:	4b48      	ldr	r3, [pc, #288]	@ (80012d0 <MCboot+0x1c0>)
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80011b0:	f8df 8148 	ldr.w	r8, [pc, #328]	@ 80012fc <MCboot+0x1ec>
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 80011b4:	6832      	ldr	r2, [r6, #0]
  pMPM[M1] = &PQD_MotorPowMeasM1;
 80011b6:	6003      	str	r3, [r0, #0]
  NTC_Init(&TempSensorParamsM1);
 80011b8:	4648      	mov	r0, r9
  pMPM[M1]->pFOCVars = &FOCVars[M1];
 80011ba:	f8c3 810c 	str.w	r8, [r3, #268]	@ 0x10c
  pMPM[M1]->pVBS = &(pBusSensorM1->_Super);
 80011be:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  NTC_Init(&TempSensorParamsM1);
 80011c2:	f005 ffe5 	bl	8007190 <NTC_Init>
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80011c6:	4a43      	ldr	r2, [pc, #268]	@ (80012d4 <MCboot+0x1c4>)
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80011c8:	4b43      	ldr	r3, [pc, #268]	@ (80012d8 <MCboot+0x1c8>)
 80011ca:	4844      	ldr	r0, [pc, #272]	@ (80012dc <MCboot+0x1cc>)
  pTemperatureSensor[M1] = &TempSensorParamsM1;
 80011cc:	f8c2 9000 	str.w	r9, [r2]
  pREMNG[M1] = &RampExtMngrHFParamsM1;
 80011d0:	6018      	str	r0, [r3, #0]
  REMNG_Init(pREMNG[M1]);
 80011d2:	f007 f9ab 	bl	800852c <REMNG_Init>
  FOC_Clear(M1);
 80011d6:	4620      	mov	r0, r4
 80011d8:	f7ff ff60 	bl	800109c <FOC_Clear>
  FOCVars[M1].bDriveInput = EXTERNAL;
 80011dc:	f04f 0901 	mov.w	r9, #1
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80011e0:	6828      	ldr	r0, [r5, #0]
  FOCVars[M1].bDriveInput = EXTERNAL;
 80011e2:	f888 9024 	strb.w	r9, [r8, #36]	@ 0x24
  FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80011e6:	f007 fc3d 	bl	8008a64 <STC_GetDefaultIqdref>
 80011ea:	f8c8 0010 	str.w	r0, [r8, #16]
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80011ee:	6828      	ldr	r0, [r5, #0]
 80011f0:	f007 fc38 	bl	8008a64 <STC_GetDefaultIqdref>
 80011f4:	f3c0 400f 	ubfx	r0, r0, #16, #16
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 80011f8:	4643      	mov	r3, r8
  FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80011fa:	f8a8 0014 	strh.w	r0, [r8, #20]
  oMCInterface[M1] = & Mci[M1];
 80011fe:	f8df 8100 	ldr.w	r8, [pc, #256]	@ 8001300 <MCboot+0x1f0>
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001202:	682a      	ldr	r2, [r5, #0]
  oMCInterface[M1] = & Mci[M1];
 8001204:	4836      	ldr	r0, [pc, #216]	@ (80012e0 <MCboot+0x1d0>)
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 8001206:	4921      	ldr	r1, [pc, #132]	@ (800128c <MCboot+0x17c>)
  oMCInterface[M1] = & Mci[M1];
 8001208:	f8c8 0000 	str.w	r0, [r8]
  MCI_Init(oMCInterface[M1], &STM[M1], pSTC[M1], &FOCVars[M1] );
 800120c:	f7ff fd7a 	bl	8000d04 <MCI_Init>
  MCI_ExecSpeedRamp(oMCInterface[M1],
 8001210:	f8d8 0000 	ldr.w	r0, [r8]
 8001214:	9003      	str	r0, [sp, #12]
 8001216:	6828      	ldr	r0, [r5, #0]
 8001218:	f007 fc1a 	bl	8008a50 <STC_GetMecSpeedRefUnitDefault>
 800121c:	4622      	mov	r2, r4
 800121e:	4601      	mov	r1, r0
 8001220:	9803      	ldr	r0, [sp, #12]
 8001222:	f7ff fd7d 	bl	8000d20 <MCI_ExecSpeedRamp>
  pMCIList[M1] = oMCInterface[M1];
 8001226:	9804      	ldr	r0, [sp, #16]
 8001228:	f8d8 3000 	ldr.w	r3, [r8]
 800122c:	6003      	str	r3, [r0, #0]
  MCT[M1].pPIDIq = pPIDIq[M1];
 800122e:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <MCboot+0x1b4>)
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001230:	6839      	ldr	r1, [r7, #0]
  MCT[M1].pPIDIq = pPIDIq[M1];
 8001232:	f8d3 c000 	ldr.w	ip, [r3]
  MCT[M1].pPIDId = pPIDId[M1];
 8001236:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <MCboot+0x1b0>)
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 8001238:	682a      	ldr	r2, [r5, #0]
  MCT[M1].pPIDId = pPIDId[M1];
 800123a:	6818      	ldr	r0, [r3, #0]
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 800123c:	4b23      	ldr	r3, [pc, #140]	@ (80012cc <MCboot+0x1bc>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 800123e:	4d25      	ldr	r5, [pc, #148]	@ (80012d4 <MCboot+0x1c4>)
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001240:	681f      	ldr	r7, [r3, #0]
  MCT[M1].pPIDSpeed = pPIDSpeed[M1];
 8001242:	4b28      	ldr	r3, [pc, #160]	@ (80012e4 <MCboot+0x1d4>)
 8001244:	f8da e000 	ldr.w	lr, [sl]
  MCT[M1].pPIDId = pPIDId[M1];
 8001248:	6098      	str	r0, [r3, #8]
  MCT[M1].pRevupCtrl = &RevUpControlM1;              /* only if M1 is sensorless*/
 800124a:	481c      	ldr	r0, [pc, #112]	@ (80012bc <MCboot+0x1ac>)
 800124c:	6158      	str	r0, [r3, #20]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &STO_PLL_M1;
 800124e:	4818      	ldr	r0, [pc, #96]	@ (80012b0 <MCboot+0x1a0>)
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001250:	682d      	ldr	r5, [r5, #0]
  MCT[M1].pSpeedSensorMain = (SpeednPosFdbk_Handle_t *) &STO_PLL_M1;
 8001252:	6198      	str	r0, [r3, #24]
  MCT[M1].pStateMachine = &STM[M1];
 8001254:	480d      	ldr	r0, [pc, #52]	@ (800128c <MCboot+0x17c>)
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001256:	6836      	ldr	r6, [r6, #0]
  MCT[M1].pPWMnCurrFdbk = pwmcHandle[M1];
 8001258:	6119      	str	r1, [r3, #16]
  MCT[M1].pSpeednTorqueCtrl = pSTC[M1];
 800125a:	e9c3 b208 	strd	fp, r2, [r3, #32]
  MCT[M1].pPIDIq = pPIDIq[M1];
 800125e:	e9c3 ec00 	strd	lr, ip, [r3]
  MCT[M1].pTemperatureSensor = (NTC_Handle_t *) pTemperatureSensor[M1];
 8001262:	e9c3 050a 	strd	r0, r5, [r3, #40]	@ 0x28
  MCT[M1].pNTCRelay = MC_NULL;             /* relay is defined, oRelayM1*/
 8001266:	e9c3 440d 	strd	r4, r4, [r3, #52]	@ 0x34
  MCT[M1].pFF = MC_NULL;
 800126a:	e9c3 4410 	strd	r4, r4, [r3, #64]	@ 0x40
  MCT[M1].pSCC = MC_NULL;
 800126e:	e9c3 4412 	strd	r4, r4, [r3, #72]	@ 0x48
  bMCBootCompleted = 1;
 8001272:	4a0a      	ldr	r2, [pc, #40]	@ (800129c <MCboot+0x18c>)
  MCT[M1].pBusVoltageSensor = &(pBusSensorM1->_Super);
 8001274:	631e      	str	r6, [r3, #48]	@ 0x30
  MCT[M1].pMPM =  (MotorPowMeas_Handle_t*)pMPM[M1];
 8001276:	63df      	str	r7, [r3, #60]	@ 0x3c
  MCT[M1].pPIDFluxWeakening = MC_NULL; /* if M1 doesn't has FW */
 8001278:	60dc      	str	r4, [r3, #12]
  MCT[M1].pSpeedSensorAux = MC_NULL;
 800127a:	61dc      	str	r4, [r3, #28]
  MCT[M1].pOTT = MC_NULL;
 800127c:	651c      	str	r4, [r3, #80]	@ 0x50
  pMCTList[M1] = &MCT[M1];
 800127e:	9905      	ldr	r1, [sp, #20]
  bMCBootCompleted = 1;
 8001280:	f882 9000 	strb.w	r9, [r2]
  pMCTList[M1] = &MCT[M1];
 8001284:	600b      	str	r3, [r1, #0]
}
 8001286:	b009      	add	sp, #36	@ 0x24
 8001288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800128c:	20000a88 	.word	0x20000a88
 8001290:	20000a6c 	.word	0x20000a6c
 8001294:	2000054c 	.word	0x2000054c
 8001298:	20000a84 	.word	0x20000a84
 800129c:	20000a58 	.word	0x20000a58
 80012a0:	20000a64 	.word	0x20000a64
 80012a4:	200003cc 	.word	0x200003cc
 80012a8:	2000013c 	.word	0x2000013c
 80012ac:	200004c0 	.word	0x200004c0
 80012b0:	2000026c 	.word	0x2000026c
 80012b4:	20000a74 	.word	0x20000a74
 80012b8:	20000258 	.word	0x20000258
 80012bc:	20000448 	.word	0x20000448
 80012c0:	20000a78 	.word	0x20000a78
 80012c4:	20000a7c 	.word	0x20000a7c
 80012c8:	20000208 	.word	0x20000208
 80012cc:	20000a68 	.word	0x20000a68
 80012d0:	20000578 	.word	0x20000578
 80012d4:	20000a70 	.word	0x20000a70
 80012d8:	20000a60 	.word	0x20000a60
 80012dc:	200001f0 	.word	0x200001f0
 80012e0:	20000ae8 	.word	0x20000ae8
 80012e4:	20000a90 	.word	0x20000a90
 80012e8:	20000a80 	.word	0x20000a80
 80012ec:	20000394 	.word	0x20000394
 80012f0:	20000520 	.word	0x20000520
 80012f4:	200004f4 	.word	0x200004f4
 80012f8:	20000230 	.word	0x20000230
 80012fc:	20000b04 	.word	0x20000b04
 8001300:	20000ae4 	.word	0x20000ae4

08001304 <FOC_InitAdditionalMethods>:
__weak void FOC_InitAdditionalMethods(uint8_t bMotor)
{
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
}
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop

08001308 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8001308:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if(FOCVars[bMotor].bDriveInput == INTERNAL)
 800130a:	4c08      	ldr	r4, [pc, #32]	@ (800132c <FOC_CalcCurrRef+0x24>)
 800130c:	2326      	movs	r3, #38	@ 0x26
 800130e:	fb03 4400 	mla	r4, r3, r0, r4
 8001312:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8001316:	b103      	cbz	r3, 800131a <FOC_CalcCurrRef+0x12>

  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001318:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <FOC_CalcCurrRef+0x28>)
 800131c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8001320:	f007 fb4e 	bl	80089c0 <STC_CalcTorqueReference>
 8001324:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8001326:	8220      	strh	r0, [r4, #16]
}
 8001328:	bd10      	pop	{r4, pc}
 800132a:	bf00      	nop
 800132c:	20000b04 	.word	0x20000b04
 8001330:	20000a84 	.word	0x20000a84

08001334 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8001334:	4b01      	ldr	r3, [pc, #4]	@ (800133c <TSK_SetChargeBootCapDelayM1+0x8>)
 8001336:	8018      	strh	r0, [r3, #0]
}
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	20000a5c 	.word	0x20000a5c

08001340 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (hBootCapDelayCounterM1 == 0)
 8001340:	4b03      	ldr	r3, [pc, #12]	@ (8001350 <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8001342:	8818      	ldrh	r0, [r3, #0]
 8001344:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001346:	fab0 f080 	clz	r0, r0
 800134a:	0940      	lsrs	r0, r0, #5
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000a5c 	.word	0x20000a5c

08001354 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8001354:	4b01      	ldr	r3, [pc, #4]	@ (800135c <TSK_SetStopPermanencyTimeM1+0x8>)
 8001356:	8018      	strh	r0, [r3, #0]
}
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	20000a5a 	.word	0x20000a5a

08001360 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (hStopPermanencyCounterM1 == 0)
 8001360:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8001362:	8818      	ldrh	r0, [r3, #0]
 8001364:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8001366:	fab0 f080 	clz	r0, r0
 800136a:	0940      	lsrs	r0, r0, #5
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000a5a 	.word	0x20000a5a

08001374 <TSK_MediumFrequencyTaskM1>:
{
 8001374:	b530      	push	{r4, r5, lr}
 8001376:	b083      	sub	sp, #12
  int16_t wAux = 0;
 8001378:	2300      	movs	r3, #0
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 800137a:	4669      	mov	r1, sp
 800137c:	489c      	ldr	r0, [pc, #624]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
  int16_t wAux = 0;
 800137e:	f8ad 3000 	strh.w	r3, [sp]
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 8001382:	f007 fd1f 	bl	8008dc4 <STO_PLL_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower( pMPM[M1] );
 8001386:	4d9b      	ldr	r5, [pc, #620]	@ (80015f4 <TSK_MediumFrequencyTaskM1+0x280>)
  bool IsSpeedReliable = STO_PLL_CalcAvrgMecSpeedUnit( &STO_PLL_M1, &wAux );
 8001388:	4604      	mov	r4, r0
  PQD_CalcElMotorPower( pMPM[M1] );
 800138a:	6828      	ldr	r0, [r5, #0]
 800138c:	f005 ffa4 	bl	80072d8 <PQD_CalcElMotorPower>
  StateM1 = STM_GetState( &STM[M1] );
 8001390:	4899      	ldr	r0, [pc, #612]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001392:	f007 fc1f 	bl	8008bd4 <STM_GetState>
  switch ( StateM1 )
 8001396:	1ec3      	subs	r3, r0, #3
 8001398:	2b10      	cmp	r3, #16
 800139a:	d824      	bhi.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
 800139c:	e8df f013 	tbh	[pc, r3, lsl #1]
 80013a0:	005c0048 	.word	0x005c0048
 80013a4:	00be00a7 	.word	0x00be00a7
 80013a8:	00ce0011 	.word	0x00ce0011
 80013ac:	002300d8 	.word	0x002300d8
 80013b0:	00230023 	.word	0x00230023
 80013b4:	00230023 	.word	0x00230023
 80013b8:	00e50023 	.word	0x00e50023
 80013bc:	010100f4 	.word	0x010100f4
 80013c0:	0025      	.short	0x0025
    R3_2_SwitchOffPWM( pwmcHandle[M1] );
 80013c2:	4b8e      	ldr	r3, [pc, #568]	@ (80015fc <TSK_MediumFrequencyTaskM1+0x288>)
 80013c4:	6818      	ldr	r0, [r3, #0]
 80013c6:	f006 fb85 	bl	8007ad4 <R3_2_SwitchOffPWM>
    FOC_Clear( M1 );
 80013ca:	2000      	movs	r0, #0
 80013cc:	f7ff fe66 	bl	800109c <FOC_Clear>
    MPM_Clear( (MotorPowMeas_Handle_t*) pMPM[M1] );
 80013d0:	6828      	ldr	r0, [r5, #0]
 80013d2:	f005 fe99 	bl	8007108 <MPM_Clear>
    TSK_SetStopPermanencyTimeM1( STOPPERMANENCY_TICKS );
 80013d6:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80013da:	f7ff ffbb 	bl	8001354 <TSK_SetStopPermanencyTimeM1>
    STM_NextState( &STM[M1], STOP );
 80013de:	4886      	ldr	r0, [pc, #536]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 80013e0:	2108      	movs	r1, #8
 80013e2:	f007 fb7d 	bl	8008ae0 <STM_NextState>
}
 80013e6:	b003      	add	sp, #12
 80013e8:	bd30      	pop	{r4, r5, pc}
      if( ! RUC_Exec( &RevUpControlM1 ) )
 80013ea:	4885      	ldr	r0, [pc, #532]	@ (8001600 <TSK_MediumFrequencyTaskM1+0x28c>)
 80013ec:	f007 f9b2 	bl	8008754 <RUC_Exec>
 80013f0:	2800      	cmp	r0, #0
 80013f2:	f000 80f7 	beq.w	80015e4 <TSK_MediumFrequencyTaskM1+0x270>
        LoopClosed = VSS_CalcAvrgMecSpeedUnit(&VirtualSpeedSensorM1,&hForcedMecSpeedUnit);
 80013f6:	4883      	ldr	r0, [pc, #524]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 80013f8:	a901      	add	r1, sp, #4
 80013fa:	f008 f84b 	bl	8009494 <VSS_CalcAvrgMecSpeedUnit>
 80013fe:	4604      	mov	r4, r0
        LoopClosed |= VSS_TransitionEnded( &VirtualSpeedSensorM1 );
 8001400:	4880      	ldr	r0, [pc, #512]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 8001402:	f008 f8dd 	bl	80095c0 <VSS_TransitionEnded>
        if ( LoopClosed == true )
 8001406:	b90c      	cbnz	r4, 800140c <TSK_MediumFrequencyTaskM1+0x98>
 8001408:	2800      	cmp	r0, #0
 800140a:	d0ec      	beq.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
          PID_SetIntegralTerm( pPIDSpeed[M1],
 800140c:	4a7e      	ldr	r2, [pc, #504]	@ (8001608 <TSK_MediumFrequencyTaskM1+0x294>)
                               (int32_t) ( FOCVars[M1].Iqdref.q * PID_GetKIDivisor(pPIDSpeed[M1]) /
 800140e:	4b7f      	ldr	r3, [pc, #508]	@ (800160c <TSK_MediumFrequencyTaskM1+0x298>)
          PID_SetIntegralTerm( pPIDSpeed[M1],
 8001410:	6814      	ldr	r4, [r2, #0]
                               (int32_t) ( FOCVars[M1].Iqdref.q * PID_GetKIDivisor(pPIDSpeed[M1]) /
 8001412:	f9b3 5010 	ldrsh.w	r5, [r3, #16]
 8001416:	4620      	mov	r0, r4
 8001418:	f005 ff16 	bl	8007248 <PID_GetKIDivisor>
          PID_SetIntegralTerm( pPIDSpeed[M1],
 800141c:	fb05 f100 	mul.w	r1, r5, r0
 8001420:	4620      	mov	r0, r4
 8001422:	f005 ff0d 	bl	8007240 <PID_SetIntegralTerm>
          STM_NextState( &STM[M1], START_RUN );
 8001426:	2105      	movs	r1, #5
 8001428:	4873      	ldr	r0, [pc, #460]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 800142a:	f007 fb59 	bl	8008ae0 <STM_NextState>
    break;
 800142e:	e7da      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    RUC_Clear( &RevUpControlM1, MCI_GetImposedMotorDirection( oMCInterface[M1] ) );
 8001430:	4b77      	ldr	r3, [pc, #476]	@ (8001610 <TSK_MediumFrequencyTaskM1+0x29c>)
 8001432:	6818      	ldr	r0, [r3, #0]
 8001434:	f7ff fcea 	bl	8000e0c <MCI_GetImposedMotorDirection>
 8001438:	4601      	mov	r1, r0
 800143a:	4871      	ldr	r0, [pc, #452]	@ (8001600 <TSK_MediumFrequencyTaskM1+0x28c>)
 800143c:	f007 f946 	bl	80086cc <RUC_Clear>
    R3_2_TurnOnLowSides( pwmcHandle[M1] );
 8001440:	4b6e      	ldr	r3, [pc, #440]	@ (80015fc <TSK_MediumFrequencyTaskM1+0x288>)
 8001442:	6818      	ldr	r0, [r3, #0]
 8001444:	f006 fad2 	bl	80079ec <R3_2_TurnOnLowSides>
    TSK_SetChargeBootCapDelayM1( CHARGE_BOOT_CAP_TICKS );
 8001448:	2014      	movs	r0, #20
 800144a:	f7ff ff73 	bl	8001334 <TSK_SetChargeBootCapDelayM1>
    STM_NextState( &STM[M1], CHARGE_BOOT_CAP );
 800144e:	2110      	movs	r1, #16
 8001450:	4869      	ldr	r0, [pc, #420]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001452:	f007 fb45 	bl	8008ae0 <STM_NextState>
    break;
 8001456:	e7c6      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      if( ! RUC_Exec( &RevUpControlM1 ) )
 8001458:	4869      	ldr	r0, [pc, #420]	@ (8001600 <TSK_MediumFrequencyTaskM1+0x28c>)
 800145a:	f007 f97b 	bl	8008754 <RUC_Exec>
 800145e:	2800      	cmp	r0, #0
 8001460:	f000 80ba 	beq.w	80015d8 <TSK_MediumFrequencyTaskM1+0x264>
        IqdRef.q = STC_CalcTorqueReference( pSTC[M1] );
 8001464:	4b6b      	ldr	r3, [pc, #428]	@ (8001614 <TSK_MediumFrequencyTaskM1+0x2a0>)
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	f007 faaa 	bl	80089c0 <STC_CalcTorqueReference>
        IqdRef.d = FOCVars[M1].UserIdref;
 800146c:	4b67      	ldr	r3, [pc, #412]	@ (800160c <TSK_MediumFrequencyTaskM1+0x298>)
 800146e:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
        FOCVars[M1].Iqdref = IqdRef;
 8001472:	8218      	strh	r0, [r3, #16]
 8001474:	825a      	strh	r2, [r3, #18]
      (void) VSS_CalcAvrgMecSpeedUnit( &VirtualSpeedSensorM1, &hForcedMecSpeedUnit );
 8001476:	4863      	ldr	r0, [pc, #396]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 8001478:	f10d 0102 	add.w	r1, sp, #2
 800147c:	f008 f80a 	bl	8009494 <VSS_CalcAvrgMecSpeedUnit>
      if (RUC_FirstAccelerationStageReached(&RevUpControlM1) == true)
 8001480:	485f      	ldr	r0, [pc, #380]	@ (8001600 <TSK_MediumFrequencyTaskM1+0x28c>)
 8001482:	f007 f99d 	bl	80087c0 <RUC_FirstAccelerationStageReached>
 8001486:	2800      	cmp	r0, #0
 8001488:	d0ad      	beq.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
        ObserverConverged = STO_PLL_IsObserverConverged( &STO_PLL_M1,hForcedMecSpeedUnit );
 800148a:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 800148e:	4858      	ldr	r0, [pc, #352]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
 8001490:	f007 fdbc 	bl	800900c <STO_PLL_IsObserverConverged>
 8001494:	4604      	mov	r4, r0
        STO_SetDirection(&STO_PLL_M1, MCI_GetImposedMotorDirection( &Mci[M1]));
 8001496:	4860      	ldr	r0, [pc, #384]	@ (8001618 <TSK_MediumFrequencyTaskM1+0x2a4>)
 8001498:	f7ff fcb8 	bl	8000e0c <MCI_GetImposedMotorDirection>
 800149c:	b2c1      	uxtb	r1, r0
 800149e:	4854      	ldr	r0, [pc, #336]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
 80014a0:	f007 fe72 	bl	8009188 <STO_SetDirection>
        (void) VSS_SetStartTransition( &VirtualSpeedSensorM1, ObserverConverged );
 80014a4:	4857      	ldr	r0, [pc, #348]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 80014a6:	4621      	mov	r1, r4
 80014a8:	f008 f87c 	bl	80095a4 <VSS_SetStartTransition>
      if ( ObserverConverged )
 80014ac:	2c00      	cmp	r4, #0
 80014ae:	d09a      	beq.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 80014b0:	484f      	ldr	r0, [pc, #316]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
 80014b2:	4d56      	ldr	r5, [pc, #344]	@ (800160c <TSK_MediumFrequencyTaskM1+0x298>)
        REMNG_Init( pREMNG[M1] );
 80014b4:	4c59      	ldr	r4, [pc, #356]	@ (800161c <TSK_MediumFrequencyTaskM1+0x2a8>)
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 80014b6:	f007 f9b9 	bl	800882c <SPD_GetElAngle>
 80014ba:	4601      	mov	r1, r0
 80014bc:	6868      	ldr	r0, [r5, #4]
 80014be:	f7ff fd8d 	bl	8000fdc <MCM_Park>
 80014c2:	4603      	mov	r3, r0
        REMNG_Init( pREMNG[M1] );
 80014c4:	6820      	ldr	r0, [r4, #0]
        qd_t StatorCurrent = MCM_Park( FOCVars[M1].Ialphabeta, SPD_GetElAngle( &STO_PLL_M1._Super ) );
 80014c6:	9301      	str	r3, [sp, #4]
        REMNG_Init( pREMNG[M1] );
 80014c8:	f007 f830 	bl	800852c <REMNG_Init>
        REMNG_ExecRamp( pREMNG[M1], FOCVars[M1].Iqdref.q, 0 );
 80014cc:	f9b5 1010 	ldrsh.w	r1, [r5, #16]
 80014d0:	6820      	ldr	r0, [r4, #0]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f007 f876 	bl	80085c4 <REMNG_ExecRamp>
        REMNG_ExecRamp( pREMNG[M1], StatorCurrent.q, TRANSITION_DURATION );
 80014d8:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
 80014dc:	6820      	ldr	r0, [r4, #0]
 80014de:	2219      	movs	r2, #25
 80014e0:	f007 f870 	bl	80085c4 <REMNG_ExecRamp>
        STM_NextState( &STM[M1], SWITCH_OVER );
 80014e4:	2113      	movs	r1, #19
 80014e6:	4844      	ldr	r0, [pc, #272]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 80014e8:	f007 fafa 	bl	8008ae0 <STM_NextState>
    break;
 80014ec:	e77b      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    STC_SetSpeedSensor(pSTC[M1], &STO_PLL_M1._Super); /*Observer has converged*/
 80014ee:	4c49      	ldr	r4, [pc, #292]	@ (8001614 <TSK_MediumFrequencyTaskM1+0x2a0>)
 80014f0:	493f      	ldr	r1, [pc, #252]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
 80014f2:	6820      	ldr	r0, [r4, #0]
 80014f4:	f007 f9fc 	bl	80088f0 <STC_SetSpeedSensor>
	  FOC_InitAdditionalMethods(M1);
 80014f8:	2000      	movs	r0, #0
 80014fa:	f7ff ff03 	bl	8001304 <FOC_InitAdditionalMethods>
      FOC_CalcCurrRef( M1 );
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff ff02 	bl	8001308 <FOC_CalcCurrRef>
      STM_NextState( &STM[M1], RUN );
 8001504:	2106      	movs	r1, #6
 8001506:	483c      	ldr	r0, [pc, #240]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001508:	f007 faea 	bl	8008ae0 <STM_NextState>
    STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 800150c:	6820      	ldr	r0, [r4, #0]
 800150e:	f007 fab7 	bl	8008a80 <STC_ForceSpeedReferenceToCurrentSpeed>
    MCI_ExecBufferedCommands( oMCInterface[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8001512:	4b3f      	ldr	r3, [pc, #252]	@ (8001610 <TSK_MediumFrequencyTaskM1+0x29c>)
 8001514:	6818      	ldr	r0, [r3, #0]
 8001516:	f7ff fc37 	bl	8000d88 <MCI_ExecBufferedCommands>
    break;
 800151a:	e764      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    MCI_ExecBufferedCommands( oMCInterface[M1] );
 800151c:	4b3c      	ldr	r3, [pc, #240]	@ (8001610 <TSK_MediumFrequencyTaskM1+0x29c>)
 800151e:	6818      	ldr	r0, [r3, #0]
 8001520:	f7ff fc32 	bl	8000d88 <MCI_ExecBufferedCommands>
    FOC_CalcCurrRef( M1 );
 8001524:	2000      	movs	r0, #0
 8001526:	f7ff feef 	bl	8001308 <FOC_CalcCurrRef>
    if( !IsSpeedReliable )
 800152a:	2c00      	cmp	r4, #0
 800152c:	f47f af5b 	bne.w	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      STM_FaultProcessing( &STM[M1], MC_SPEED_FDBK, 0 );
 8001530:	4622      	mov	r2, r4
 8001532:	2120      	movs	r1, #32
 8001534:	4830      	ldr	r0, [pc, #192]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001536:	f007 fab1 	bl	8008a9c <STM_FaultProcessing>
 800153a:	e754      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    if ( TSK_StopPermanencyTimeHasElapsedM1() )
 800153c:	f7ff ff10 	bl	8001360 <TSK_StopPermanencyTimeHasElapsedM1>
 8001540:	2800      	cmp	r0, #0
 8001542:	f43f af50 	beq.w	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      STM_NextState( &STM[M1], STOP_IDLE );
 8001546:	2109      	movs	r1, #9
 8001548:	482b      	ldr	r0, [pc, #172]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 800154a:	f007 fac9 	bl	8008ae0 <STM_NextState>
 800154e:	e74a      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    STC_SetSpeedSensor( pSTC[M1],&VirtualSpeedSensorM1._Super );  	/*  sensor-less */
 8001550:	4b30      	ldr	r3, [pc, #192]	@ (8001614 <TSK_MediumFrequencyTaskM1+0x2a0>)
 8001552:	492c      	ldr	r1, [pc, #176]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	f007 f9cb 	bl	80088f0 <STC_SetSpeedSensor>
    VSS_Clear( &VirtualSpeedSensorM1 ); /* Reset measured speed in IDLE */
 800155a:	482a      	ldr	r0, [pc, #168]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 800155c:	f007 ff36 	bl	80093cc <VSS_Clear>
    STM_NextState( &STM[M1], IDLE );
 8001560:	2100      	movs	r1, #0
 8001562:	4825      	ldr	r0, [pc, #148]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001564:	f007 fabc 	bl	8008ae0 <STM_NextState>
}
 8001568:	e73d      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    if ( TSK_ChargeBootCapDelayHasElapsedM1() )
 800156a:	f7ff fee9 	bl	8001340 <TSK_ChargeBootCapDelayHasElapsedM1>
 800156e:	2800      	cmp	r0, #0
 8001570:	f43f af39 	beq.w	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_START );
 8001574:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <TSK_MediumFrequencyTaskM1+0x288>)
 8001576:	2100      	movs	r1, #0
 8001578:	6818      	ldr	r0, [r3, #0]
 800157a:	f006 f863 	bl	8007644 <PWMC_CurrentReadingCalibr>
      STM_NextState(&STM[M1],OFFSET_CALIB);
 800157e:	2111      	movs	r1, #17
 8001580:	481d      	ldr	r0, [pc, #116]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 8001582:	f007 faad 	bl	8008ae0 <STM_NextState>
 8001586:	e72e      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    if ( PWMC_CurrentReadingCalibr( pwmcHandle[M1], CRC_EXEC ) )
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <TSK_MediumFrequencyTaskM1+0x288>)
 800158a:	2101      	movs	r1, #1
 800158c:	6818      	ldr	r0, [r3, #0]
 800158e:	f006 f859 	bl	8007644 <PWMC_CurrentReadingCalibr>
 8001592:	2800      	cmp	r0, #0
 8001594:	f43f af27 	beq.w	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      STM_NextState( &STM[M1], CLEAR );
 8001598:	2112      	movs	r1, #18
 800159a:	4817      	ldr	r0, [pc, #92]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 800159c:	f007 faa0 	bl	8008ae0 <STM_NextState>
 80015a0:	e721      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80015a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001614 <TSK_MediumFrequencyTaskM1+0x2a0>)
    FOCVars[M1].bDriveInput = EXTERNAL;
 80015a4:	4b19      	ldr	r3, [pc, #100]	@ (800160c <TSK_MediumFrequencyTaskM1+0x298>)
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80015a6:	4917      	ldr	r1, [pc, #92]	@ (8001604 <TSK_MediumFrequencyTaskM1+0x290>)
 80015a8:	6810      	ldr	r0, [r2, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 80015b0:	f007 f99e 	bl	80088f0 <STC_SetSpeedSensor>
    STO_PLL_Clear( &STO_PLL_M1 );
 80015b4:	480e      	ldr	r0, [pc, #56]	@ (80015f0 <TSK_MediumFrequencyTaskM1+0x27c>)
 80015b6:	f007 fcc9 	bl	8008f4c <STO_PLL_Clear>
    if ( STM_NextState( &STM[M1], START ) == true )
 80015ba:	480f      	ldr	r0, [pc, #60]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 80015bc:	2104      	movs	r1, #4
 80015be:	f007 fa8f 	bl	8008ae0 <STM_NextState>
 80015c2:	2800      	cmp	r0, #0
 80015c4:	f43f af0f 	beq.w	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
      FOC_Clear( M1 );
 80015c8:	2000      	movs	r0, #0
 80015ca:	f7ff fd67 	bl	800109c <FOC_Clear>
      R3_2_SwitchOnPWM( pwmcHandle[M1] );
 80015ce:	4b0b      	ldr	r3, [pc, #44]	@ (80015fc <TSK_MediumFrequencyTaskM1+0x288>)
 80015d0:	6818      	ldr	r0, [r3, #0]
 80015d2:	f006 fa35 	bl	8007a40 <R3_2_SwitchOnPWM>
 80015d6:	e706      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
        STM_FaultProcessing( &STM[M1], MC_START_UP, 0 );
 80015d8:	4602      	mov	r2, r0
 80015da:	2110      	movs	r1, #16
 80015dc:	4806      	ldr	r0, [pc, #24]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 80015de:	f007 fa5d 	bl	8008a9c <STM_FaultProcessing>
 80015e2:	e748      	b.n	8001476 <TSK_MediumFrequencyTaskM1+0x102>
          STM_FaultProcessing( &STM[M1], MC_START_UP, 0 );
 80015e4:	4602      	mov	r2, r0
 80015e6:	2110      	movs	r1, #16
 80015e8:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <TSK_MediumFrequencyTaskM1+0x284>)
 80015ea:	f007 fa57 	bl	8008a9c <STM_FaultProcessing>
 80015ee:	e6fa      	b.n	80013e6 <TSK_MediumFrequencyTaskM1+0x72>
 80015f0:	2000026c 	.word	0x2000026c
 80015f4:	20000a68 	.word	0x20000a68
 80015f8:	20000a88 	.word	0x20000a88
 80015fc:	20000a6c 	.word	0x20000a6c
 8001600:	20000448 	.word	0x20000448
 8001604:	20000394 	.word	0x20000394
 8001608:	20000a80 	.word	0x20000a80
 800160c:	20000b04 	.word	0x20000b04
 8001610:	20000ae4 	.word	0x20000ae4
 8001614:	20000a84 	.word	0x20000a84
 8001618:	20000ae8 	.word	0x20000ae8
 800161c:	20000a60 	.word	0x20000a60

08001620 <MC_Scheduler>:
{
 8001620:	b538      	push	{r3, r4, r5, lr}
  if (bMCBootCompleted == 1)
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <MC_Scheduler+0x48>)
 8001624:	781c      	ldrb	r4, [r3, #0]
 8001626:	2c01      	cmp	r4, #1
 8001628:	d000      	beq.n	800162c <MC_Scheduler+0xc>
}
 800162a:	bd38      	pop	{r3, r4, r5, pc}
    if(hMFTaskCounterM1 > 0u)
 800162c:	4d0f      	ldr	r5, [pc, #60]	@ (800166c <MC_Scheduler+0x4c>)
 800162e:	882b      	ldrh	r3, [r5, #0]
 8001630:	b29b      	uxth	r3, r3
 8001632:	b1ab      	cbz	r3, 8001660 <MC_Scheduler+0x40>
      hMFTaskCounterM1--;
 8001634:	882b      	ldrh	r3, [r5, #0]
 8001636:	3b01      	subs	r3, #1
 8001638:	b29b      	uxth	r3, r3
 800163a:	802b      	strh	r3, [r5, #0]
    if(hBootCapDelayCounterM1 > 0u)
 800163c:	4a0c      	ldr	r2, [pc, #48]	@ (8001670 <MC_Scheduler+0x50>)
 800163e:	8813      	ldrh	r3, [r2, #0]
 8001640:	b29b      	uxth	r3, r3
 8001642:	b11b      	cbz	r3, 800164c <MC_Scheduler+0x2c>
      hBootCapDelayCounterM1--;
 8001644:	8813      	ldrh	r3, [r2, #0]
 8001646:	3b01      	subs	r3, #1
 8001648:	b29b      	uxth	r3, r3
 800164a:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0u)
 800164c:	4a09      	ldr	r2, [pc, #36]	@ (8001674 <MC_Scheduler+0x54>)
 800164e:	8813      	ldrh	r3, [r2, #0]
 8001650:	b29b      	uxth	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d0e9      	beq.n	800162a <MC_Scheduler+0xa>
      hStopPermanencyCounterM1--;
 8001656:	8813      	ldrh	r3, [r2, #0]
 8001658:	3b01      	subs	r3, #1
 800165a:	b29b      	uxth	r3, r3
 800165c:	8013      	strh	r3, [r2, #0]
}
 800165e:	bd38      	pop	{r3, r4, r5, pc}
      TSK_MediumFrequencyTaskM1();
 8001660:	f7ff fe88 	bl	8001374 <TSK_MediumFrequencyTaskM1>
      hMFTaskCounterM1 = MF_TASK_OCCURENCE_TICKS;
 8001664:	802c      	strh	r4, [r5, #0]
 8001666:	e7e9      	b.n	800163c <MC_Scheduler+0x1c>
 8001668:	20000a58 	.word	0x20000a58
 800166c:	20000a5e 	.word	0x20000a5e
 8001670:	20000a5c 	.word	0x20000a5c
 8001674:	20000a5a 	.word	0x20000a5a

08001678 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8001678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  uint16_t hState;  /*  only if sensorless main*/
  Observer_Inputs_t STO_Inputs; /*  only if sensorless main*/

  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
  if ( STM[M1].bState == SWITCH_OVER )
 800167c:	4b54      	ldr	r3, [pc, #336]	@ (80017d0 <TSK_HighFrequencyTask+0x158>)
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 800167e:	4c55      	ldr	r4, [pc, #340]	@ (80017d4 <TSK_HighFrequencyTask+0x15c>)
  if ( STM[M1].bState == SWITCH_OVER )
 8001680:	781b      	ldrb	r3, [r3, #0]
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 8001682:	f8d4 001a 	ldr.w	r0, [r4, #26]
{
 8001686:	b088      	sub	sp, #32
  if ( STM[M1].bState == SWITCH_OVER )
 8001688:	2b13      	cmp	r3, #19
  STO_Inputs.Valfa_beta = FOCVars[M1].Valphabeta;  /* only if sensorless*/
 800168a:	9005      	str	r0, [sp, #20]
  if ( STM[M1].bState == SWITCH_OVER )
 800168c:	f000 8094 	beq.w	80017b8 <TSK_HighFrequencyTask+0x140>

  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;

  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001690:	4b51      	ldr	r3, [pc, #324]	@ (80017d8 <TSK_HighFrequencyTask+0x160>)
  hElAngle = SPD_GetElAngle(speedHandle);
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001692:	f8df 8168 	ldr.w	r8, [pc, #360]	@ 80017fc <TSK_HighFrequencyTask+0x184>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8001696:	6818      	ldr	r0, [r3, #0]
 8001698:	f007 f92c 	bl	80088f4 <STC_GetSpeedSensor>
 800169c:	4607      	mov	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 800169e:	f007 f8c5 	bl	800882c <SPD_GetElAngle>
 80016a2:	4605      	mov	r5, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*PARK_ANGLE_COMPENSATION_FACTOR;
 80016a4:	4638      	mov	r0, r7
 80016a6:	f007 f8c9 	bl	800883c <SPD_GetInstElSpeedDpp>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 80016aa:	a902      	add	r1, sp, #8
 80016ac:	f8d8 0000 	ldr.w	r0, [r8]
 80016b0:	f005 fea8 	bl	8007404 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 80016b4:	f000 ff4e 	bl	8002554 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 80016b8:	f000 ff08 	bl	80024cc <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 80016bc:	9802      	ldr	r0, [sp, #8]
 80016be:	f7ff fc4b 	bl	8000f58 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80016c2:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 80016c4:	9003      	str	r0, [sp, #12]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80016c6:	f7ff fc89 	bl	8000fdc <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1],
 80016ca:	4b44      	ldr	r3, [pc, #272]	@ (80017dc <TSK_HighFrequencyTask+0x164>)
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80016cc:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 80016d0:	9000      	str	r0, [sp, #0]
            (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 80016d2:	b200      	sxth	r0, r0
  Vqd.q = PI_Controller(pPIDIq[M1],
 80016d4:	1a09      	subs	r1, r1, r0
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	f005 fdbe 	bl	8007258 <PI_Controller>

  Vqd.d = PI_Controller(pPIDId[M1],
            (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 80016dc:	f9bd 3002 	ldrsh.w	r3, [sp, #2]
 80016e0:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
  Vqd.d = PI_Controller(pPIDId[M1],
 80016e4:	1ac9      	subs	r1, r1, r3
 80016e6:	4b3e      	ldr	r3, [pc, #248]	@ (80017e0 <TSK_HighFrequencyTask+0x168>)
  Vqd.q = PI_Controller(pPIDIq[M1],
 80016e8:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1],
 80016ea:	6818      	ldr	r0, [r3, #0]
 80016ec:	f005 fdb4 	bl	8007258 <PI_Controller>

  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 80016f0:	4b3c      	ldr	r3, [pc, #240]	@ (80017e4 <TSK_HighFrequencyTask+0x16c>)
 80016f2:	f8ad 6004 	strh.w	r6, [sp, #4]
 80016f6:	f8ad 0006 	strh.w	r0, [sp, #6]
 80016fa:	9901      	ldr	r1, [sp, #4]
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	f005 fcad 	bl	800705c <Circle_Limitation>
 8001702:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001704:	4638      	mov	r0, r7
  Vqd = Circle_Limitation(pCLM[M1], Vqd);
 8001706:	9601      	str	r6, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001708:	f007 f898 	bl	800883c <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800170c:	4629      	mov	r1, r5
 800170e:	9801      	ldr	r0, [sp, #4]
 8001710:	f7ff fca6 	bl	8001060 <MCM_Rev_Park>
 8001714:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001716:	f8d8 0000 	ldr.w	r0, [r8]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 800171a:	9104      	str	r1, [sp, #16]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800171c:	f005 fe74 	bl	8007408 <PWMC_SetPhaseVoltage>
  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8001720:	9b02      	ldr	r3, [sp, #8]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001722:	9a03      	ldr	r2, [sp, #12]
  FOCVars[M1].Iab = Iab;
 8001724:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001726:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8001728:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Valphabeta = Valphabeta;
 800172a:	9804      	ldr	r0, [sp, #16]
  FOCVars[M1].Vqd = Vqd;
 800172c:	f8c4 6016 	str.w	r6, [r4, #22]
  if(hFOCreturn == MC_FOC_DURATION)
 8001730:	2901      	cmp	r1, #1
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8001732:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8001734:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8001736:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 800173a:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_FOC_DURATION)
 800173c:	d034      	beq.n	80017a8 <TSK_HighFrequencyTask+0x130>
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 800173e:	482a      	ldr	r0, [pc, #168]	@ (80017e8 <TSK_HighFrequencyTask+0x170>)
 8001740:	f007 f83e 	bl	80087c0 <RUC_FirstAccelerationStageReached>
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001744:	4929      	ldr	r1, [pc, #164]	@ (80017ec <TSK_HighFrequencyTask+0x174>)
    STO_Inputs.Ialfa_beta = FOCVars[M1].Ialphabeta; /*  only if sensorless*/
 8001746:	6862      	ldr	r2, [r4, #4]
 8001748:	9206      	str	r2, [sp, #24]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 800174a:	4603      	mov	r3, r0
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 800174c:	6808      	ldr	r0, [r1, #0]
    bool IsAccelerationStageReached = RUC_FirstAccelerationStageReached(&RevUpControlM1);
 800174e:	461c      	mov	r4, r3
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001750:	f005 fc7c 	bl	800704c <VBS_GetAvBusVoltage_d>
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 8001754:	a905      	add	r1, sp, #20
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 8001756:	4603      	mov	r3, r0
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 8001758:	4825      	ldr	r0, [pc, #148]	@ (80017f0 <TSK_HighFrequencyTask+0x178>)
    STO_Inputs.Vbus = VBS_GetAvBusVoltage_d(&(pBusSensorM1->_Super)); /*  only for sensorless*/
 800175a:	f8ad 301c 	strh.w	r3, [sp, #28]
    STO_PLL_CalcElAngle (&STO_PLL_M1, &STO_Inputs);
 800175e:	f007 fa4d 	bl	8008bfc <STO_PLL_CalcElAngle>
    STO_PLL_CalcAvrgElSpeedDpp (&STO_PLL_M1); /*  Only in case of Sensor-less */
 8001762:	4823      	ldr	r0, [pc, #140]	@ (80017f0 <TSK_HighFrequencyTask+0x178>)
 8001764:	f007 fbc6 	bl	8008ef4 <STO_PLL_CalcAvrgElSpeedDpp>
	 if (IsAccelerationStageReached == false)
 8001768:	b164      	cbz	r4, 8001784 <TSK_HighFrequencyTask+0x10c>
    hState = STM_GetState(&STM[M1]);
 800176a:	4819      	ldr	r0, [pc, #100]	@ (80017d0 <TSK_HighFrequencyTask+0x158>)
 800176c:	f007 fa32 	bl	8008bd4 <STM_GetState>
    if((hState == START) || (hState == SWITCH_OVER) || (hState == START_RUN)) /*  only for sensor-less*/
 8001770:	1f03      	subs	r3, r0, #4
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d909      	bls.n	800178c <TSK_HighFrequencyTask+0x114>
 8001778:	2813      	cmp	r0, #19
 800177a:	d007      	beq.n	800178c <TSK_HighFrequencyTask+0x114>
}
 800177c:	2000      	movs	r0, #0
 800177e:	b008      	add	sp, #32
 8001780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      STO_ResetPLL(&STO_PLL_M1);
 8001784:	481a      	ldr	r0, [pc, #104]	@ (80017f0 <TSK_HighFrequencyTask+0x178>)
 8001786:	f007 fce3 	bl	8009150 <STO_ResetPLL>
 800178a:	e7ee      	b.n	800176a <TSK_HighFrequencyTask+0xf2>
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 800178c:	4818      	ldr	r0, [pc, #96]	@ (80017f0 <TSK_HighFrequencyTask+0x178>)
 800178e:	f007 f84d 	bl	800882c <SPD_GetElAngle>
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 8001792:	a904      	add	r1, sp, #16
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001794:	4603      	mov	r3, r0
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 8001796:	4817      	ldr	r0, [pc, #92]	@ (80017f4 <TSK_HighFrequencyTask+0x17c>)
      int16_t hObsAngle = SPD_GetElAngle(&STO_PLL_M1._Super);
 8001798:	f8ad 3010 	strh.w	r3, [sp, #16]
      VSS_CalcElAngle(&VirtualSpeedSensorM1,&hObsAngle);
 800179c:	f007 fe28 	bl	80093f0 <VSS_CalcElAngle>
}
 80017a0:	2000      	movs	r0, #0
 80017a2:	b008      	add	sp, #32
 80017a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    STM_FaultProcessing(&STM[M1], MC_FOC_DURATION, 0);
 80017a8:	2200      	movs	r2, #0
 80017aa:	4809      	ldr	r0, [pc, #36]	@ (80017d0 <TSK_HighFrequencyTask+0x158>)
 80017ac:	f007 f976 	bl	8008a9c <STM_FaultProcessing>
}
 80017b0:	2000      	movs	r0, #0
 80017b2:	b008      	add	sp, #32
 80017b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (!REMNG_RampCompleted(pREMNG[M1]))
 80017b8:	4d0f      	ldr	r5, [pc, #60]	@ (80017f8 <TSK_HighFrequencyTask+0x180>)
 80017ba:	6828      	ldr	r0, [r5, #0]
 80017bc:	f006 fee0 	bl	8008580 <REMNG_RampCompleted>
 80017c0:	2800      	cmp	r0, #0
 80017c2:	f47f af65 	bne.w	8001690 <TSK_HighFrequencyTask+0x18>
      FOCVars[M1].Iqdref.q = REMNG_Calc(pREMNG[M1]);
 80017c6:	6828      	ldr	r0, [r5, #0]
 80017c8:	f006 feb8 	bl	800853c <REMNG_Calc>
 80017cc:	8220      	strh	r0, [r4, #16]
 80017ce:	e75f      	b.n	8001690 <TSK_HighFrequencyTask+0x18>
 80017d0:	20000a88 	.word	0x20000a88
 80017d4:	20000b04 	.word	0x20000b04
 80017d8:	20000a84 	.word	0x20000a84
 80017dc:	20000a7c 	.word	0x20000a7c
 80017e0:	20000a78 	.word	0x20000a78
 80017e4:	20000a64 	.word	0x20000a64
 80017e8:	20000448 	.word	0x20000448
 80017ec:	20000a74 	.word	0x20000a74
 80017f0:	2000026c 	.word	0x2000026c
 80017f4:	20000394 	.word	0x20000394
 80017f8:	20000a60 	.word	0x20000a60
 80017fc:	20000a6c 	.word	0x20000a6c

08001800 <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */

  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001802:	4b20      	ldr	r3, [pc, #128]	@ (8001884 <TSK_SafetyTask_PWMOFF+0x84>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001804:	4e20      	ldr	r6, [pc, #128]	@ (8001888 <TSK_SafetyTask_PWMOFF+0x88>)
{
 8001806:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8001808:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800180c:	f005 fcd2 	bl	80071b4 <NTC_CalcAvTemp>
 8001810:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8001812:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8001816:	f005 ff35 	bl	8007684 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 800181a:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 800181e:	4305      	orrs	r5, r0
 8001820:	b2ad      	uxth	r5, r5
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(bMotor == M1)
 8001822:	b334      	cbz	r4, 8001872 <TSK_SafetyTask_PWMOFF+0x72>
  {
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
  }

  STM_FaultProcessing(&STM[bMotor], CodeReturn, ~CodeReturn); /* Update the STM according error code */
 8001824:	4f19      	ldr	r7, [pc, #100]	@ (800188c <TSK_SafetyTask_PWMOFF+0x8c>)
 8001826:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800182a:	eb07 0743 	add.w	r7, r7, r3, lsl #1
 800182e:	43ea      	mvns	r2, r5
 8001830:	b292      	uxth	r2, r2
 8001832:	4629      	mov	r1, r5
 8001834:	4638      	mov	r0, r7
 8001836:	f007 f931 	bl	8008a9c <STM_FaultProcessing>
  switch (STM_GetState(&STM[bMotor])) /* Acts on PWM outputs in case of faults */
 800183a:	4638      	mov	r0, r7
 800183c:	f007 f9ca 	bl	8008bd4 <STM_GetState>
 8001840:	280a      	cmp	r0, #10
 8001842:	d002      	beq.n	800184a <TSK_SafetyTask_PWMOFF+0x4a>
 8001844:	280b      	cmp	r0, #11
 8001846:	d00e      	beq.n	8001866 <TSK_SafetyTask_PWMOFF+0x66>
    break;
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8001848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800184a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800184e:	f005 fef7 	bl	8007640 <PWMC_SwitchOffPWM>
    FOC_Clear(bMotor);
 8001852:	4620      	mov	r0, r4
 8001854:	f7ff fc22 	bl	800109c <FOC_Clear>
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001858:	4b0d      	ldr	r3, [pc, #52]	@ (8001890 <TSK_SafetyTask_PWMOFF+0x90>)
 800185a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
}
 800185e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    MPM_Clear((MotorPowMeas_Handle_t*)pMPM[bMotor]);
 8001862:	f005 bc51 	b.w	8007108 <MPM_Clear>
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8001866:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
}
 800186a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800186e:	f005 bee7 	b.w	8007640 <PWMC_SwitchOffPWM>
    CodeReturn |=  errMask[bMotor] &RVBS_CalcAvVbus(pBusSensorM1);
 8001872:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <TSK_SafetyTask_PWMOFF+0x94>)
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	f006 fe29 	bl	80084cc <RVBS_CalcAvVbus>
 800187a:	f000 000e 	and.w	r0, r0, #14
 800187e:	4305      	orrs	r5, r0
 8001880:	e7d0      	b.n	8001824 <TSK_SafetyTask_PWMOFF+0x24>
 8001882:	bf00      	nop
 8001884:	20000a70 	.word	0x20000a70
 8001888:	20000a6c 	.word	0x20000a6c
 800188c:	20000a88 	.word	0x20000a88
 8001890:	20000a68 	.word	0x20000a68
 8001894:	20000a74 	.word	0x20000a74

08001898 <TSK_SafetyTask>:
{
 8001898:	b508      	push	{r3, lr}
  if (bMCBootCompleted == 1)
 800189a:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <TSK_SafetyTask+0x1c>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d000      	beq.n	80018a4 <TSK_SafetyTask+0xc>
}
 80018a2:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff ffab 	bl	8001800 <TSK_SafetyTask_PWMOFF>
}
 80018aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv ();
 80018ae:	f000 bddd 	b.w	800246c <RCM_ExecUserConv>
 80018b2:	bf00      	nop
 80018b4:	20000a58 	.word	0x20000a58

080018b8 <MC_RunMotorControlTasks>:
{
 80018b8:	b508      	push	{r3, lr}
  if ( bMCBootCompleted ) {
 80018ba:	4b06      	ldr	r3, [pc, #24]	@ (80018d4 <MC_RunMotorControlTasks+0x1c>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b903      	cbnz	r3, 80018c2 <MC_RunMotorControlTasks+0xa>
}
 80018c0:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 80018c2:	f7ff fead 	bl	8001620 <MC_Scheduler>
    TSK_SafetyTask();
 80018c6:	f7ff ffe7 	bl	8001898 <TSK_SafetyTask>
}
 80018ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    UI_Scheduler();
 80018ce:	f001 ba3f 	b.w	8002d50 <UI_Scheduler>
 80018d2:	bf00      	nop
 80018d4:	20000a58 	.word	0x20000a58

080018d8 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80018d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */

  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 80018da:	4b05      	ldr	r3, [pc, #20]	@ (80018f0 <TSK_HardwareFaultTask+0x18>)
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	f006 f8f9 	bl	8007ad4 <R3_2_SwitchOffPWM>
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 80018e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  STM_FaultProcessing(&STM[M1], MC_SW_ERROR, 0);
 80018e6:	4803      	ldr	r0, [pc, #12]	@ (80018f4 <TSK_HardwareFaultTask+0x1c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	2180      	movs	r1, #128	@ 0x80
 80018ec:	f007 b8d6 	b.w	8008a9c <STM_FaultProcessing>
 80018f0:	20000a6c 	.word	0x20000a6c
 80018f4:	20000a88 	.word	0x20000a88

080018f8 <mc_lock_pins>:
 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 80018f8:	b4f0      	push	{r4, r5, r6, r7}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80018fa:	4a4d      	ldr	r2, [pc, #308]	@ (8001a30 <mc_lock_pins+0x138>)
 80018fc:	494d      	ldr	r1, [pc, #308]	@ (8001a34 <mc_lock_pins+0x13c>)
 80018fe:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001900:	2504      	movs	r5, #4
 8001902:	b092      	sub	sp, #72	@ 0x48
 8001904:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001906:	61d1      	str	r1, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 8001908:	69d3      	ldr	r3, [r2, #28]
 800190a:	9311      	str	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800190c:	484a      	ldr	r0, [pc, #296]	@ (8001a38 <mc_lock_pins+0x140>)
  (void) temp;
 800190e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001910:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001912:	2602      	movs	r6, #2
 8001914:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001916:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001918:	69d3      	ldr	r3, [r2, #28]
 800191a:	9310      	str	r3, [sp, #64]	@ 0x40
  (void) temp;
 800191c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 800191e:	f44f 4480 	mov.w	r4, #16384	@ 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001922:	f44f 33a0 	mov.w	r3, #81920	@ 0x14000
 8001926:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001928:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800192a:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 800192c:	69d4      	ldr	r4, [r2, #28]
 800192e:	940f      	str	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001930:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
  (void) temp;
 8001934:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001936:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001938:	f04f 1401 	mov.w	r4, #65537	@ 0x10001
 800193c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800193e:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001940:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001942:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 8001946:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
  (void) temp;
 800194a:	f8dd c038 	ldr.w	ip, [sp, #56]	@ 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800194e:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001950:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001952:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001954:	69d4      	ldr	r4, [r2, #28]
 8001956:	940d      	str	r4, [sp, #52]	@ 0x34
  (void) temp;
 8001958:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800195a:	4c38      	ldr	r4, [pc, #224]	@ (8001a3c <mc_lock_pins+0x144>)
 800195c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800195e:	2780      	movs	r7, #128	@ 0x80
 8001960:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001962:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001964:	69dc      	ldr	r4, [r3, #28]
 8001966:	940c      	str	r4, [sp, #48]	@ 0x30
  (void) temp;
 8001968:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800196a:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800196c:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800196e:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001970:	69d8      	ldr	r0, [r3, #28]
 8001972:	900b      	str	r0, [sp, #44]	@ 0x2c
  (void) temp;
 8001974:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001976:	4832      	ldr	r0, [pc, #200]	@ (8001a40 <mc_lock_pins+0x148>)
 8001978:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800197a:	2408      	movs	r4, #8
 800197c:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800197e:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001980:	69d8      	ldr	r0, [r3, #28]
 8001982:	900a      	str	r0, [sp, #40]	@ 0x28
  (void) temp;
 8001984:	980a      	ldr	r0, [sp, #40]	@ 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001986:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001988:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800198a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800198c:	69d9      	ldr	r1, [r3, #28]
 800198e:	9109      	str	r1, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001990:	2040      	movs	r0, #64	@ 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001992:	492c      	ldr	r1, [pc, #176]	@ (8001a44 <mc_lock_pins+0x14c>)
  (void) temp;
 8001994:	9c09      	ldr	r4, [sp, #36]	@ 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001996:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001998:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800199a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800199c:	69d9      	ldr	r1, [r3, #28]
 800199e:	9108      	str	r1, [sp, #32]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019a0:	2020      	movs	r0, #32
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019a2:	4929      	ldr	r1, [pc, #164]	@ (8001a48 <mc_lock_pins+0x150>)
  (void) temp;
 80019a4:	9c08      	ldr	r4, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019a6:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019a8:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019aa:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019ac:	69d8      	ldr	r0, [r3, #28]
 80019ae:	9007      	str	r0, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019b0:	31e0      	adds	r1, #224	@ 0xe0
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019b2:	f44f 7080 	mov.w	r0, #256	@ 0x100
  (void) temp;
 80019b6:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019b8:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ba:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019bc:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019be:	69d9      	ldr	r1, [r3, #28]
 80019c0:	9106      	str	r1, [sp, #24]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019c6:	f44f 3181 	mov.w	r1, #66048	@ 0x10200
  (void) temp;
 80019ca:	9c06      	ldr	r4, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019cc:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ce:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019d0:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019d2:	69d9      	ldr	r1, [r3, #28]
 80019d4:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019d6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019da:	f44f 3182 	mov.w	r1, #66560	@ 0x10400
  (void) temp;
 80019de:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019e0:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019e2:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019e4:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019e6:	69d9      	ldr	r1, [r3, #28]
 80019e8:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019ea:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019ee:	f44f 3188 	mov.w	r1, #69632	@ 0x11000
  (void) temp;
 80019f2:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019f4:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019f6:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80019f8:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	9303      	str	r3, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80019fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a02:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
  (void) temp;
 8001a06:	9803      	ldr	r0, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a08:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a0a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a0c:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a0e:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a10:	4b0e      	ldr	r3, [pc, #56]	@ (8001a4c <mc_lock_pins+0x154>)
  temp = READ_REG(GPIOx->LCKR);
 8001a12:	9202      	str	r2, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a18:	f44f 3290 	mov.w	r2, #73728	@ 0x12000
  (void) temp;
 8001a1c:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a1e:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8001a20:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8001a22:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	9301      	str	r3, [sp, #4]
  (void) temp;
 8001a28:	9b01      	ldr	r3, [sp, #4]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 8001a2a:	b012      	add	sp, #72	@ 0x48
 8001a2c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a2e:	4770      	bx	lr
 8001a30:	48000400 	.word	0x48000400
 8001a34:	00010004 	.word	0x00010004
 8001a38:	00010002 	.word	0x00010002
 8001a3c:	00010080 	.word	0x00010080
 8001a40:	00010008 	.word	0x00010008
 8001a44:	00010040 	.word	0x00010040
 8001a48:	00010020 	.word	0x00010020
 8001a4c:	48000800 	.word	0x48000800

08001a50 <MCP_ReceivedFrame>:
* @param  Code code value of frame to send.
* @param  buffer frame data buffer.
* @param  Size size of data frame.
*/
__weak void MCP_ReceivedFrame(MCP_Handle_t *pHandle, uint8_t Code, uint8_t *buffer, uint8_t Size)
{
 8001a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a52:	460c      	mov	r4, r1
 8001a54:	b08d      	sub	sp, #52	@ 0x34
 8001a56:	4616      	mov	r6, r2
  bool RequireAck = true;
  bool bNoError = false; // Default is error
 8001a58:	2100      	movs	r1, #0
  uint8_t bErrorCode;

  /* Protocol version >3.3 motor selection inside Frame ID */
  uint8_t bMotorSelection = (Code & 0xE0) >> 5; /* Mask: 1110|0000 */
  if (bMotorSelection != 0)
 8001a5a:	0962      	lsrs	r2, r4, #5
{
 8001a5c:	4605      	mov	r5, r0
 8001a5e:	461f      	mov	r7, r3
  bool bNoError = false; // Default is error
 8001a60:	f88d 1009 	strb.w	r1, [sp, #9]
  if (bMotorSelection != 0)
 8001a64:	d122      	bne.n	8001aac <MCP_ReceivedFrame+0x5c>
      Code = MC_PROTOCOL_CODE_NONE; /* Error */
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
    }
  }

  switch (Code)
 8001a66:	2c12      	cmp	r4, #18
 8001a68:	d814      	bhi.n	8001a94 <MCP_ReceivedFrame+0x44>
 8001a6a:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001a6e:	0016      	.short	0x0016
 8001a70:	00ba015d 	.word	0x00ba015d
 8001a74:	00130153 	.word	0x00130153
 8001a78:	004c0013 	.word	0x004c0013
 8001a7c:	007d0075 	.word	0x007d0075
 8001a80:	01f200a6 	.word	0x01f200a6
 8001a84:	01d201b2 	.word	0x01d201b2
 8001a88:	001301c9 	.word	0x001301c9
 8001a8c:	00130013 	.word	0x00130013
 8001a90:	00160013 	.word	0x00160013
    }
    break;

  default:
    {
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001a94:	2301      	movs	r3, #1
 8001a96:	f88d 300e 	strb.w	r3, [sp, #14]
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
    }
    else
    {
      pHandle->fFcpSend(pHandle->pFCP, ACK_ERROR, &bErrorCode, 1);
 8001a9a:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	f10d 020e 	add.w	r2, sp, #14
 8001aa4:	21ff      	movs	r1, #255	@ 0xff
 8001aa6:	47a0      	blx	r4
    }
  }
}
 8001aa8:	b00d      	add	sp, #52	@ 0x34
 8001aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (UI_SetReg(&pHandle->_Super, MC_PROTOCOL_REG_TARGET_MOTOR, bMotorSelection - 1))
 8001aac:	3a01      	subs	r2, #1
 8001aae:	f001 f99b 	bl	8002de8 <UI_SetReg>
 8001ab2:	b1c8      	cbz	r0, 8001ae8 <MCP_ReceivedFrame+0x98>
  switch (Code)
 8001ab4:	f004 041f 	and.w	r4, r4, #31
 8001ab8:	2c12      	cmp	r4, #18
 8001aba:	f200 8266 	bhi.w	8001f8a <MCP_ReceivedFrame+0x53a>
 8001abe:	e8df f014 	tbh	[pc, r4, lsl #1]
 8001ac2:	0079      	.short	0x0079
 8001ac4:	00900133 	.word	0x00900133
 8001ac8:	02640129 	.word	0x02640129
 8001acc:	00220264 	.word	0x00220264
 8001ad0:	0053004b 	.word	0x0053004b
 8001ad4:	01c8007c 	.word	0x01c8007c
 8001ad8:	01a80188 	.word	0x01a80188
 8001adc:	0264019f 	.word	0x0264019f
 8001ae0:	02640264 	.word	0x02640264
 8001ae4:	00790264 	.word	0x00790264
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001ae8:	230b      	movs	r3, #11
    if (bNoError)
 8001aea:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_MOTOR_SELECTED;
 8001aee:	f88d 300e 	strb.w	r3, [sp, #14]
    if (bNoError)
 8001af2:	2800      	cmp	r0, #0
 8001af4:	d0d1      	beq.n	8001a9a <MCP_ReceivedFrame+0x4a>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MC_NULL, 0);
 8001af6:	2300      	movs	r3, #0
 8001af8:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001afc:	461a      	mov	r2, r3
 8001afe:	21f0      	movs	r1, #240	@ 0xf0
 8001b00:	47a0      	blx	r4
}
 8001b02:	b00d      	add	sp, #52	@ 0x34
 8001b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
        outBuff[i] = 0;
 8001b06:	ac04      	add	r4, sp, #16
 8001b08:	2100      	movs	r1, #0
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	f007 fd5b 	bl	80095c8 <memset>
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001b12:	f8d5 70a8 	ldr.w	r7, [r5, #168]	@ 0xa8
 8001b16:	f10d 0112 	add.w	r1, sp, #18
 8001b1a:	1e7b      	subs	r3, r7, #1
 8001b1c:	f107 061c 	add.w	r6, r7, #28
 8001b20:	e004      	b.n	8001b2c <MCP_ReceivedFrame+0xdc>
 8001b22:	429e      	cmp	r6, r3
        outBuff[3+i] = pHandle->s_fwVer[i];
 8001b24:	f801 2f01 	strb.w	r2, [r1, #1]!
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001b28:	f000 826f 	beq.w	800200a <MCP_ReceivedFrame+0x5ba>
        outBuff[3+i] = pHandle->s_fwVer[i];
 8001b2c:	4618      	mov	r0, r3
      for (i = 0; (i<29) && (pHandle->s_fwVer[i]!='\t'); i++)
 8001b2e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8001b32:	2a09      	cmp	r2, #9
 8001b34:	d1f5      	bne.n	8001b22 <MCP_ReceivedFrame+0xd2>
 8001b36:	f1c7 0301 	rsb	r3, r7, #1
 8001b3a:	4403      	add	r3, r0
      outBuff[0] = pHandle->s_fwVer[i+5];
 8001b3c:	1d5a      	adds	r2, r3, #5
      outBuff[1] = pHandle->s_fwVer[i+7];
 8001b3e:	1dd9      	adds	r1, r3, #7
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001b40:	3309      	adds	r3, #9
      outBuff[0] = pHandle->s_fwVer[i+5];
 8001b42:	5cba      	ldrb	r2, [r7, r2]
 8001b44:	f88d 2010 	strb.w	r2, [sp, #16]
      outBuff[1] = pHandle->s_fwVer[i+7];
 8001b48:	5c7a      	ldrb	r2, [r7, r1]
 8001b4a:	f88d 2011 	strb.w	r2, [sp, #17]
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001b4e:	5cfb      	ldrb	r3, [r7, r3]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001b50:	69ee      	ldr	r6, [r5, #28]
      outBuff[2] = pHandle->s_fwVer[i+9];
 8001b52:	f88d 3012 	strb.w	r3, [sp, #18]
 8001b56:	e173      	b.n	8001e40 <MCP_ReceivedFrame+0x3f0>
      bNoError = UI_ExecSpeedRamp(&pHandle->_Super, rpm,duration);
 8001b58:	88b2      	ldrh	r2, [r6, #4]
 8001b5a:	6831      	ldr	r1, [r6, #0]
 8001b5c:	4628      	mov	r0, r5
 8001b5e:	f001 fde7 	bl	8003730 <UI_ExecSpeedRamp>
 8001b62:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001b66:	e7c4      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
      UI_GetRevupData(&pHandle->_Super, buffer[0], &Durationms, &FinalMecSpeedUnit, &FinalTorque);
 8001b68:	f10d 000e 	add.w	r0, sp, #14
 8001b6c:	7831      	ldrb	r1, [r6, #0]
 8001b6e:	9000      	str	r0, [sp, #0]
 8001b70:	ab03      	add	r3, sp, #12
 8001b72:	f10d 020a 	add.w	r2, sp, #10
 8001b76:	4628      	mov	r0, r5
 8001b78:	f001 fdf6 	bl	8003768 <UI_GetRevupData>
      outBuff[4] = (uint8_t)(FinalTorque);
 8001b7c:	f9bd 000e 	ldrsh.w	r0, [sp, #14]
      outBuff[6] = (uint8_t)(Durationms);
 8001b80:	f8bd 100a 	ldrh.w	r1, [sp, #10]
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001b84:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001b88:	69ec      	ldr	r4, [r5, #28]
      outBuff[0] = (uint8_t)(rpm);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	f360 0207 	bfi	r2, r0, #0, #8
      outBuff[5] = (uint8_t)(FinalTorque >> 8);
 8001b90:	1200      	asrs	r0, r0, #8
      outBuff[0] = (uint8_t)(rpm);
 8001b92:	f360 220f 	bfi	r2, r0, #8, #8
 8001b96:	f361 4217 	bfi	r2, r1, #16, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001b9a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      outBuff[7] = (uint8_t)(Durationms >> 8);
 8001b9e:	0a09      	lsrs	r1, r1, #8
      outBuff[0] = (uint8_t)(rpm);
 8001ba0:	f361 621f 	bfi	r2, r1, #24, #8
      rpm = (FinalMecSpeedUnit * _RPM) / SPEED_UNIT;
 8001ba4:	005b      	lsls	r3, r3, #1
      outBuff[0] = (uint8_t)(rpm);
 8001ba6:	e9cd 3204 	strd	r3, r2, [sp, #16]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 8 );
 8001baa:	69a8      	ldr	r0, [r5, #24]
 8001bac:	2308      	movs	r3, #8
 8001bae:	aa04      	add	r2, sp, #16
 8001bb0:	21f0      	movs	r1, #240	@ 0xf0
 8001bb2:	47a0      	blx	r4
    if (bNoError)
 8001bb4:	f89d 0009 	ldrb.w	r0, [sp, #9]
 8001bb8:	e79b      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
      rpm = buffer[1] + (buffer[2] << 8) + (buffer[3] << 16) + (buffer[4] << 24);
 8001bba:	f8d6 2001 	ldr.w	r2, [r6, #1]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001bbe:	4bba      	ldr	r3, [pc, #744]	@ (8001ea8 <MCP_ReceivedFrame+0x458>)
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001bc0:	f9b6 1005 	ldrsh.w	r1, [r6, #5]
 8001bc4:	9100      	str	r1, [sp, #0]
      hFinalMecSpeedUnit = (rpm * SPEED_UNIT ) / _RPM ;
 8001bc6:	fb83 0302 	smull	r0, r3, r3, r2
 8001bca:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
      bNoError = UI_SetRevupData( &pHandle->_Super, bStage, hDurationms, hFinalMecSpeedUnit, hFinalTorque );
 8001bce:	7831      	ldrb	r1, [r6, #0]
 8001bd0:	f8b6 2007 	ldrh.w	r2, [r6, #7]
 8001bd4:	b21b      	sxth	r3, r3
 8001bd6:	4628      	mov	r0, r5
 8001bd8:	f001 fde4 	bl	80037a4 <UI_SetRevupData>
 8001bdc:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001be0:	e787      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8001be2:	f996 3000 	ldrsb.w	r3, [r6]
 8001be6:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_GET_WRITE_ONLY;
 8001be8:	2203      	movs	r2, #3
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	f88d 200e 	strb.w	r2, [sp, #14]
 8001bf0:	f2c0 8160 	blt.w	8001eb4 <MCP_ReceivedFrame+0x464>
 8001bf4:	2963      	cmp	r1, #99	@ 0x63
 8001bf6:	f200 81ad 	bhi.w	8001f54 <MCP_ReceivedFrame+0x504>
 8001bfa:	2941      	cmp	r1, #65	@ 0x41
 8001bfc:	f200 8134 	bhi.w	8001e68 <MCP_ReceivedFrame+0x418>
 8001c00:	2941      	cmp	r1, #65	@ 0x41
 8001c02:	d8d7      	bhi.n	8001bb4 <MCP_ReceivedFrame+0x164>
 8001c04:	a301      	add	r3, pc, #4	@ (adr r3, 8001c0c <MCP_ReceivedFrame+0x1bc>)
 8001c06:	f853 f021 	ldr.w	pc, [r3, r1, lsl #2]
 8001c0a:	bf00      	nop
 8001c0c:	08001fb9 	.word	0x08001fb9
 8001c10:	08001f67 	.word	0x08001f67
 8001c14:	08001fb9 	.word	0x08001fb9
 8001c18:	08001fb9 	.word	0x08001fb9
 8001c1c:	08001f67 	.word	0x08001f67
 8001c20:	08001e83 	.word	0x08001e83
 8001c24:	08001e83 	.word	0x08001e83
 8001c28:	08001e83 	.word	0x08001e83
 8001c2c:	08001e83 	.word	0x08001e83
 8001c30:	08001e83 	.word	0x08001e83
 8001c34:	08001e83 	.word	0x08001e83
 8001c38:	08001e83 	.word	0x08001e83
 8001c3c:	08001e83 	.word	0x08001e83
 8001c40:	08001e83 	.word	0x08001e83
 8001c44:	08001e83 	.word	0x08001e83
 8001c48:	08001e83 	.word	0x08001e83
 8001c4c:	08001e83 	.word	0x08001e83
 8001c50:	08001e83 	.word	0x08001e83
 8001c54:	08001e83 	.word	0x08001e83
 8001c58:	08001e83 	.word	0x08001e83
 8001c5c:	08001e83 	.word	0x08001e83
 8001c60:	08001e83 	.word	0x08001e83
 8001c64:	08001e83 	.word	0x08001e83
 8001c68:	08001e83 	.word	0x08001e83
 8001c6c:	08001e83 	.word	0x08001e83
 8001c70:	08001e83 	.word	0x08001e83
 8001c74:	08001e83 	.word	0x08001e83
 8001c78:	08001e83 	.word	0x08001e83
 8001c7c:	08001bb5 	.word	0x08001bb5
 8001c80:	08001bb5 	.word	0x08001bb5
 8001c84:	08001f67 	.word	0x08001f67
 8001c88:	08001e83 	.word	0x08001e83
 8001c8c:	08001e83 	.word	0x08001e83
 8001c90:	08001e83 	.word	0x08001e83
 8001c94:	08001fb9 	.word	0x08001fb9
 8001c98:	08001bb5 	.word	0x08001bb5
 8001c9c:	08001bb5 	.word	0x08001bb5
 8001ca0:	08001bb5 	.word	0x08001bb5
 8001ca4:	08001bb5 	.word	0x08001bb5
 8001ca8:	08001bb5 	.word	0x08001bb5
 8001cac:	08001bb5 	.word	0x08001bb5
 8001cb0:	08001bb5 	.word	0x08001bb5
 8001cb4:	08001bb5 	.word	0x08001bb5
 8001cb8:	08001bb5 	.word	0x08001bb5
 8001cbc:	08001bb5 	.word	0x08001bb5
 8001cc0:	08001bb5 	.word	0x08001bb5
 8001cc4:	08001bb5 	.word	0x08001bb5
 8001cc8:	08001bb5 	.word	0x08001bb5
 8001ccc:	08001bb5 	.word	0x08001bb5
 8001cd0:	08001bb5 	.word	0x08001bb5
 8001cd4:	08001bb5 	.word	0x08001bb5
 8001cd8:	08001bb5 	.word	0x08001bb5
 8001cdc:	08001bb5 	.word	0x08001bb5
 8001ce0:	08001bb5 	.word	0x08001bb5
 8001ce4:	08001bb5 	.word	0x08001bb5
 8001ce8:	08001bb5 	.word	0x08001bb5
 8001cec:	08001bb5 	.word	0x08001bb5
 8001cf0:	08001bb5 	.word	0x08001bb5
 8001cf4:	08001bb5 	.word	0x08001bb5
 8001cf8:	08001bb5 	.word	0x08001bb5
 8001cfc:	08001bb5 	.word	0x08001bb5
 8001d00:	08001bb5 	.word	0x08001bb5
 8001d04:	08001bb5 	.word	0x08001bb5
 8001d08:	08001bb5 	.word	0x08001bb5
 8001d0c:	08001bb5 	.word	0x08001bb5
 8001d10:	08001e83 	.word	0x08001e83
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8001d14:	2307      	movs	r3, #7
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001d16:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_CMD;
 8001d18:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_ExecCmd(&pHandle->_Super,bCmdID);
 8001d1c:	4628      	mov	r0, r5
 8001d1e:	f001 fcd1 	bl	80036c4 <UI_ExecCmd>
 8001d22:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001d26:	e6e4      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
      MC_Protocol_REG_t bRegID = (MC_Protocol_REG_t)buffer[0];
 8001d28:	7831      	ldrb	r1, [r6, #0]
      bErrorCode = ERROR_CODE_WRONG_SET;
 8001d2a:	2305      	movs	r3, #5
 8001d2c:	2948      	cmp	r1, #72	@ 0x48
 8001d2e:	f88d 300e 	strb.w	r3, [sp, #14]
      switch (bRegID)
 8001d32:	f200 80df 	bhi.w	8001ef4 <MCP_ReceivedFrame+0x4a4>
 8001d36:	2948      	cmp	r1, #72	@ 0x48
 8001d38:	f200 80f4 	bhi.w	8001f24 <MCP_ReceivedFrame+0x4d4>
 8001d3c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8001d40:	00f2015d 	.word	0x00f2015d
 8001d44:	015600f2 	.word	0x015600f2
 8001d48:	012b00f2 	.word	0x012b00f2
 8001d4c:	012b012b 	.word	0x012b012b
 8001d50:	012b012b 	.word	0x012b012b
 8001d54:	012b012b 	.word	0x012b012b
 8001d58:	012b012b 	.word	0x012b012b
 8001d5c:	012b012b 	.word	0x012b012b
 8001d60:	01020102 	.word	0x01020102
 8001d64:	00f200f2 	.word	0x00f200f2
 8001d68:	012b012b 	.word	0x012b012b
 8001d6c:	012b012b 	.word	0x012b012b
 8001d70:	00f2012b 	.word	0x00f2012b
 8001d74:	00f200f2 	.word	0x00f200f2
 8001d78:	00850085 	.word	0x00850085
 8001d7c:	00f200f2 	.word	0x00f200f2
 8001d80:	00f200f2 	.word	0x00f200f2
 8001d84:	00f200f2 	.word	0x00f200f2
 8001d88:	00f200f2 	.word	0x00f200f2
 8001d8c:	00f200f2 	.word	0x00f200f2
 8001d90:	00f200f2 	.word	0x00f200f2
 8001d94:	00f200f2 	.word	0x00f200f2
 8001d98:	00f200f2 	.word	0x00f200f2
 8001d9c:	00f200f2 	.word	0x00f200f2
 8001da0:	00f200f2 	.word	0x00f200f2
 8001da4:	00f200f2 	.word	0x00f200f2
 8001da8:	00f200f2 	.word	0x00f200f2
 8001dac:	00f200f2 	.word	0x00f200f2
 8001db0:	00f200f2 	.word	0x00f200f2
 8001db4:	00f200f2 	.word	0x00f200f2
 8001db8:	00f200f2 	.word	0x00f200f2
 8001dbc:	00f200f2 	.word	0x00f200f2
 8001dc0:	012b00f2 	.word	0x012b00f2
 8001dc4:	00f200f2 	.word	0x00f200f2
 8001dc8:	00f200f2 	.word	0x00f200f2
 8001dcc:	01020102 	.word	0x01020102
 8001dd0:	0102      	.short	0x0102
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001dd2:	4c36      	ldr	r4, [pc, #216]	@ (8001eac <MCP_ReceivedFrame+0x45c>)
      stepList.data = buffer;
 8001dd4:	9604      	str	r6, [sp, #16]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001dd6:	230c      	movs	r3, #12
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001dd8:	4621      	mov	r1, r4
 8001dda:	a804      	add	r0, sp, #16
      stepList.len = Size;
 8001ddc:	f88d 7014 	strb.w	r7, [sp, #20]
      bErrorCode = ERROR_MP_NOT_ENABLED;
 8001de0:	f88d 300e 	strb.w	r3, [sp, #14]
      bNoError = UI_GetMPInfo(&stepList, &MPInfo);
 8001de4:	f001 fd06 	bl	80037f4 <UI_GetMPInfo>
 8001de8:	f88d 0009 	strb.w	r0, [sp, #9]
      if (bNoError)
 8001dec:	2800      	cmp	r0, #0
 8001dee:	f43f ae54 	beq.w	8001a9a <MCP_ReceivedFrame+0x4a>
        pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, MPInfo.data, MPInfo.len);
 8001df2:	69ee      	ldr	r6, [r5, #28]
 8001df4:	7923      	ldrb	r3, [r4, #4]
 8001df6:	6822      	ldr	r2, [r4, #0]
 8001df8:	69a8      	ldr	r0, [r5, #24]
 8001dfa:	21f0      	movs	r1, #240	@ 0xf0
 8001dfc:	47b0      	blx	r6
  if (RequireAck)
 8001dfe:	e653      	b.n	8001aa8 <MCP_ReceivedFrame+0x58>
      bNoError = UI_ExecTorqueRamp(&pHandle->_Super, torque,duration);
 8001e00:	6831      	ldr	r1, [r6, #0]
 8001e02:	88b2      	ldrh	r2, [r6, #4]
 8001e04:	b209      	sxth	r1, r1
 8001e06:	4628      	mov	r0, r5
 8001e08:	f001 fca4 	bl	8003754 <UI_ExecTorqueRamp>
 8001e0c:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001e10:	e66f      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001e12:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 8001e16:	ac04      	add	r4, sp, #16
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	4622      	mov	r2, r4
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	e004      	b.n	8001e2a <MCP_ReceivedFrame+0x3da>
 8001e20:	3001      	adds	r0, #1
 8001e22:	2820      	cmp	r0, #32
        outBuff[i] = pHandle->s_fwVer[i];
 8001e24:	f802 1b01 	strb.w	r1, [r2], #1
      for (i = 0; (i<32) && (pHandle->s_fwVer[i]!=0); i++)
 8001e28:	d009      	beq.n	8001e3e <MCP_ReceivedFrame+0x3ee>
 8001e2a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8001e2e:	2900      	cmp	r1, #0
 8001e30:	d1f6      	bne.n	8001e20 <MCP_ReceivedFrame+0x3d0>
        outBuff[i] = 0;
 8001e32:	f1c0 0220 	rsb	r2, r0, #32
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	4420      	add	r0, r4
 8001e3a:	f007 fbc5 	bl	80095c8 <memset>
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001e3e:	69ee      	ldr	r6, [r5, #28]
      pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, outBuff, 32 );
 8001e40:	69a8      	ldr	r0, [r5, #24]
 8001e42:	2320      	movs	r3, #32
 8001e44:	4622      	mov	r2, r4
 8001e46:	21f0      	movs	r1, #240	@ 0xf0
 8001e48:	47b0      	blx	r6
      bNoError = true;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001e50:	e651      	b.n	8001af6 <MCP_ReceivedFrame+0xa6>
      UI_SetCurrentReferences(&pHandle->_Super, hIqRef, hIdRef);
 8001e52:	f9b6 2002 	ldrsh.w	r2, [r6, #2]
 8001e56:	f9b6 1000 	ldrsh.w	r1, [r6]
 8001e5a:	4628      	mov	r0, r5
 8001e5c:	f001 fcbc 	bl	80037d8 <UI_SetCurrentReferences>
      bNoError = true;
 8001e60:	2301      	movs	r3, #1
 8001e62:	f88d 3009 	strb.w	r3, [sp, #9]
  if (RequireAck)
 8001e66:	e646      	b.n	8001af6 <MCP_ReceivedFrame+0xa6>
 8001e68:	f1a1 0346 	sub.w	r3, r1, #70	@ 0x46
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b1b      	cmp	r3, #27
 8001e70:	f63f aea0 	bhi.w	8001bb4 <MCP_ReceivedFrame+0x164>
 8001e74:	480e      	ldr	r0, [pc, #56]	@ (8001eb0 <MCP_ReceivedFrame+0x460>)
 8001e76:	2201      	movs	r2, #1
 8001e78:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7c:	4203      	tst	r3, r0
 8001e7e:	f000 80ad 	beq.w	8001fdc <MCP_ReceivedFrame+0x58c>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001e82:	f10d 0209 	add.w	r2, sp, #9
 8001e86:	4628      	mov	r0, r5
 8001e88:	f001 f90e 	bl	80030a8 <UI_GetReg>
          if ( bNoError == true )
 8001e8c:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001e90:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f43f ae01 	beq.w	8001a9a <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 2);
 8001e98:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	aa04      	add	r2, sp, #16
 8001ea0:	21f0      	movs	r1, #240	@ 0xf0
 8001ea2:	47a0      	blx	r4
  if (RequireAck)
 8001ea4:	e600      	b.n	8001aa8 <MCP_ReceivedFrame+0x58>
 8001ea6:	bf00      	nop
 8001ea8:	2aaaaaab 	.word	0x2aaaaaab
 8001eac:	20000b2c 	.word	0x20000b2c
 8001eb0:	0f8ffe78 	.word	0x0f8ffe78
 8001eb4:	f081 0380 	eor.w	r3, r1, #128	@ 0x80
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	f1a1 0280 	sub.w	r2, r1, #128	@ 0x80
 8001ebe:	f63f ae79 	bhi.w	8001bb4 <MCP_ReceivedFrame+0x164>
 8001ec2:	2a08      	cmp	r2, #8
 8001ec4:	f63f ae76 	bhi.w	8001bb4 <MCP_ReceivedFrame+0x164>
 8001ec8:	a301      	add	r3, pc, #4	@ (adr r3, 8001ed0 <MCP_ReceivedFrame+0x480>)
 8001eca:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8001ece:	bf00      	nop
 8001ed0:	08001fb9 	.word	0x08001fb9
 8001ed4:	08001bb5 	.word	0x08001bb5
 8001ed8:	08001fb9 	.word	0x08001fb9
 8001edc:	08001f67 	.word	0x08001f67
 8001ee0:	08001f67 	.word	0x08001f67
 8001ee4:	08001f67 	.word	0x08001f67
 8001ee8:	08001e83 	.word	0x08001e83
 8001eec:	08001e83 	.word	0x08001e83
 8001ef0:	08001e83 	.word	0x08001e83
 8001ef4:	2965      	cmp	r1, #101	@ 0x65
 8001ef6:	d913      	bls.n	8001f20 <MCP_ReceivedFrame+0x4d0>
 8001ef8:	f1a1 0374 	sub.w	r3, r1, #116	@ 0x74
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	2a14      	cmp	r2, #20
 8001f00:	d810      	bhi.n	8001f24 <MCP_ReceivedFrame+0x4d4>
 8001f02:	2b14      	cmp	r3, #20
 8001f04:	d80e      	bhi.n	8001f24 <MCP_ReceivedFrame+0x4d4>
 8001f06:	e8df f003 	tbb	[pc, r3]
 8001f0a:	1d71      	.short	0x1d71
 8001f0c:	1d1d1d1d 	.word	0x1d1d1d1d
 8001f10:	1d0d0d0d 	.word	0x1d0d0d0d
 8001f14:	0d0d0d1d 	.word	0x0d0d0d1d
 8001f18:	0d0d0d0d 	.word	0x0d0d0d0d
 8001f1c:	4646      	.short	0x4646
 8001f1e:	46          	.byte	0x46
 8001f1f:	00          	.byte	0x00
 8001f20:	294e      	cmp	r1, #78	@ 0x4e
 8001f22:	d805      	bhi.n	8001f30 <MCP_ReceivedFrame+0x4e0>
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001f24:	2302      	movs	r3, #2
    if (bNoError)
 8001f26:	f89d 0009 	ldrb.w	r0, [sp, #9]
          bErrorCode = ERROR_CODE_SET_READ_ONLY;
 8001f2a:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001f2e:	e5e0      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
 8001f30:	f1a1 024f 	sub.w	r2, r1, #79	@ 0x4f
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	2301      	movs	r3, #1
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	4a36      	ldr	r2, [pc, #216]	@ (8002014 <MCP_ReceivedFrame+0x5c4>)
 8001f3c:	4213      	tst	r3, r2
 8001f3e:	d12a      	bne.n	8001f96 <MCP_ReceivedFrame+0x546>
 8001f40:	295b      	cmp	r1, #91	@ 0x5b
 8001f42:	d1ef      	bne.n	8001f24 <MCP_ReceivedFrame+0x4d4>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001f44:	f8d6 2001 	ldr.w	r2, [r6, #1]
 8001f48:	4628      	mov	r0, r5
 8001f4a:	f000 ff4d 	bl	8002de8 <UI_SetReg>
 8001f4e:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001f52:	e5ce      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
 8001f54:	f1a1 0364 	sub.w	r3, r1, #100	@ 0x64
 8001f58:	482f      	ldr	r0, [pc, #188]	@ (8002018 <MCP_ReceivedFrame+0x5c8>)
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	4018      	ands	r0, r3
 8001f64:	b1f8      	cbz	r0, 8001fa6 <MCP_ReceivedFrame+0x556>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001f66:	f10d 0209 	add.w	r2, sp, #9
 8001f6a:	4628      	mov	r0, r5
 8001f6c:	f001 f89c 	bl	80030a8 <UI_GetReg>
          if ( bNoError == true )
 8001f70:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError);
 8001f74:	9004      	str	r0, [sp, #16]
          if ( bNoError == true )
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f43f ad8f 	beq.w	8001a9a <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 4);
 8001f7c:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001f80:	2304      	movs	r3, #4
 8001f82:	aa04      	add	r2, sp, #16
 8001f84:	21f0      	movs	r1, #240	@ 0xf0
 8001f86:	47a0      	blx	r4
  if (RequireAck)
 8001f88:	e58e      	b.n	8001aa8 <MCP_ReceivedFrame+0x58>
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001f8a:	2301      	movs	r3, #1
    if (bNoError)
 8001f8c:	f89d 0009 	ldrb.w	r0, [sp, #9]
      bErrorCode = ERROR_BAD_FRAME_ID;
 8001f90:	f88d 300e 	strb.w	r3, [sp, #14]
  if (RequireAck)
 8001f94:	e5ad      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001f96:	f8b6 2001 	ldrh.w	r2, [r6, #1]
 8001f9a:	4628      	mov	r0, r5
 8001f9c:	f000 ff24 	bl	8002de8 <UI_SetReg>
 8001fa0:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001fa4:	e5a5      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
 8001fa6:	f64c 4203 	movw	r2, #52227	@ 0xcc03
 8001faa:	4213      	tst	r3, r2
 8001fac:	f47f af69 	bne.w	8001e82 <MCP_ReceivedFrame+0x432>
 8001fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800201c <MCP_ReceivedFrame+0x5cc>)
 8001fb2:	4213      	tst	r3, r2
 8001fb4:	f43f adfe 	beq.w	8001bb4 <MCP_ReceivedFrame+0x164>
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001fb8:	f10d 0209 	add.w	r2, sp, #9
 8001fbc:	4628      	mov	r0, r5
 8001fbe:	f001 f873 	bl	80030a8 <UI_GetReg>
           if ( bNoError == true )
 8001fc2:	f89d 3009 	ldrb.w	r3, [sp, #9]
          int32_t value = UI_GetReg( &pHandle->_Super, bRegID, &bNoError );
 8001fc6:	9004      	str	r0, [sp, #16]
           if ( bNoError == true )
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f43f ad66 	beq.w	8001a9a <MCP_ReceivedFrame+0x4a>
            pHandle->fFcpSend(pHandle->pFCP, ACK_NOERROR, (uint8_t*)(&value), 1);
 8001fce:	e9d5 0406 	ldrd	r0, r4, [r5, #24]
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	aa04      	add	r2, sp, #16
 8001fd6:	21f0      	movs	r1, #240	@ 0xf0
 8001fd8:	47a0      	blx	r4
  if (RequireAck)
 8001fda:	e565      	b.n	8001aa8 <MCP_ReceivedFrame+0x58>
 8001fdc:	4a10      	ldr	r2, [pc, #64]	@ (8002020 <MCP_ReceivedFrame+0x5d0>)
 8001fde:	4213      	tst	r3, r2
 8001fe0:	d1c1      	bne.n	8001f66 <MCP_ReceivedFrame+0x516>
 8001fe2:	4a10      	ldr	r2, [pc, #64]	@ (8002024 <MCP_ReceivedFrame+0x5d4>)
 8001fe4:	401a      	ands	r2, r3
 8001fe6:	2a00      	cmp	r2, #0
 8001fe8:	d1e6      	bne.n	8001fb8 <MCP_ReceivedFrame+0x568>
 8001fea:	e5e3      	b.n	8001bb4 <MCP_ReceivedFrame+0x164>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, (int32_t)(buffer[1]));
 8001fec:	7872      	ldrb	r2, [r6, #1]
 8001fee:	4628      	mov	r0, r5
 8001ff0:	f000 fefa 	bl	8002de8 <UI_SetReg>
 8001ff4:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8001ff8:	e57b      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
          bNoError = UI_SetReg(&pHandle->_Super, bRegID, wValue);
 8001ffa:	7872      	ldrb	r2, [r6, #1]
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4628      	mov	r0, r5
 8002000:	f000 fef2 	bl	8002de8 <UI_SetReg>
 8002004:	f88d 0009 	strb.w	r0, [sp, #9]
  if (RequireAck)
 8002008:	e573      	b.n	8001af2 <MCP_ReceivedFrame+0xa2>
 800200a:	2326      	movs	r3, #38	@ 0x26
 800200c:	2124      	movs	r1, #36	@ 0x24
 800200e:	2222      	movs	r2, #34	@ 0x22
 8002010:	e597      	b.n	8001b42 <MCP_ReceivedFrame+0xf2>
 8002012:	bf00      	nop
 8002014:	006407f1 	.word	0x006407f1
 8002018:	0ffe11f0 	.word	0x0ffe11f0
 800201c:	0001020c 	.word	0x0001020c
 8002020:	00200107 	.word	0x00200107
 8002024:	00100080 	.word	0x00100080

08002028 <MCP_WaitNextFrame>:
{
 8002028:	b510      	push	{r4, lr}
 800202a:	4604      	mov	r4, r0
  pHandle->fFcpAbortReceive(pHandle->pFCP);
 800202c:	6980      	ldr	r0, [r0, #24]
 800202e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002030:	4798      	blx	r3
  pHandle->BufferSize = FCP_MAX_PAYLOAD_SIZE;
 8002032:	2280      	movs	r2, #128	@ 0x80
 8002034:	f884 20ac 	strb.w	r2, [r4, #172]	@ 0xac
  pHandle->fFcpReceive(pHandle->pFCP);
 8002038:	6a23      	ldr	r3, [r4, #32]
 800203a:	69a0      	ldr	r0, [r4, #24]
}
 800203c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  pHandle->fFcpReceive(pHandle->pFCP);
 8002040:	4718      	bx	r3
 8002042:	bf00      	nop

08002044 <MCP_Init>:
{
 8002044:	b570      	push	{r4, r5, r6, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	4604      	mov	r4, r0
 800204a:	461d      	mov	r5, r3
 800204c:	9b07      	ldr	r3, [sp, #28]
  pHandle->s_fwVer = s_fwVer;
 800204e:	f8c4 30a8 	str.w	r3, [r4, #168]	@ 0xa8
  FCP_SetClient( pFCP, pHandle,
 8002052:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <MCP_Init+0x34>)
  pHandle->pFCP = pFCP;
 8002054:	61a1      	str	r1, [r4, #24]
{
 8002056:	4608      	mov	r0, r1
 8002058:	4616      	mov	r6, r2
  FCP_SetClient( pFCP, pHandle,
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	4a07      	ldr	r2, [pc, #28]	@ (800207c <MCP_Init+0x38>)
 800205e:	4b08      	ldr	r3, [pc, #32]	@ (8002080 <MCP_Init+0x3c>)
 8002060:	4621      	mov	r1, r4
 8002062:	f005 f837 	bl	80070d4 <FCP_SetClient>
  pHandle->fFcpAbortReceive = fFcpAbortReceive;
 8002066:	9b06      	ldr	r3, [sp, #24]
 8002068:	6263      	str	r3, [r4, #36]	@ 0x24
  pHandle->fFcpReceive = fFcpReceive;
 800206a:	e9c4 6507 	strd	r6, r5, [r4, #28]
  MCP_WaitNextFrame(pHandle);
 800206e:	4620      	mov	r0, r4
 8002070:	f7ff ffda 	bl	8002028 <MCP_WaitNextFrame>
}
 8002074:	b002      	add	sp, #8
 8002076:	bd70      	pop	{r4, r5, r6, pc}
 8002078:	08002085 	.word	0x08002085
 800207c:	0800208d 	.word	0x0800208d
 8002080:	08001a51 	.word	0x08001a51

08002084 <MCP_OnTimeOut>:
{
 8002084:	b508      	push	{r3, lr}
     MCP_WaitNextFrame(pHandle);
 8002086:	f7ff ffcf 	bl	8002028 <MCP_WaitNextFrame>
}
 800208a:	bd08      	pop	{r3, pc}

0800208c <MCP_SentFrame>:
{
 800208c:	b508      	push	{r3, lr}
    MCP_WaitNextFrame(pHandle);
 800208e:	f7ff ffcb 	bl	8002028 <MCP_WaitNextFrame>
}
 8002092:	bd08      	pop	{r3, pc}

08002094 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 8002094:	b530      	push	{r4, r5, lr}
 8002096:	b083      	sub	sp, #12
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 8002098:	f003 fa52 	bl	8005540 <HAL_RCC_GetHCLKFreq>
 800209c:	4b0b      	ldr	r3, [pc, #44]	@ (80020cc <MX_MotorControl_Init+0x38>)
  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI,pMCT);
 800209e:	4d0c      	ldr	r5, [pc, #48]	@ (80020d0 <MX_MotorControl_Init+0x3c>)
 80020a0:	4c0c      	ldr	r4, [pc, #48]	@ (80020d4 <MX_MotorControl_Init+0x40>)
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/SYS_TICK_FREQUENCY);
 80020a2:	fba3 3000 	umull	r3, r0, r3, r0
 80020a6:	09c0      	lsrs	r0, r0, #7
 80020a8:	f002 fba0 	bl	80047ec <HAL_SYSTICK_Config>
  MCboot(pMCI,pMCT);
 80020ac:	4629      	mov	r1, r5
 80020ae:	4620      	mov	r0, r4
 80020b0:	f7ff f82e 	bl	8001110 <MCboot>
  mc_lock_pins();
 80020b4:	f7ff fc20 	bl	80018f8 <mc_lock_pins>

  /* Initialize the MC User Interface */
  UI_TaskInit(wConfig,NBR_OF_MOTORS,pMCI,pMCT,s_fwVer);
 80020b8:	4b07      	ldr	r3, [pc, #28]	@ (80020d8 <MX_MotorControl_Init+0x44>)
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	4807      	ldr	r0, [pc, #28]	@ (80020dc <MX_MotorControl_Init+0x48>)
 80020be:	462b      	mov	r3, r5
 80020c0:	4622      	mov	r2, r4
 80020c2:	2101      	movs	r1, #1
 80020c4:	f000 fe02 	bl	8002ccc <UI_TaskInit>
}
 80020c8:	b003      	add	sp, #12
 80020ca:	bd30      	pop	{r4, r5, pc}
 80020cc:	10624dd3 	.word	0x10624dd3
 80020d0:	20000b34 	.word	0x20000b34
 80020d4:	20000b38 	.word	0x20000b38
 80020d8:	08009768 	.word	0x08009768
 80020dc:	2000068c 	.word	0x2000068c

080020e0 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020e0:	4a7c      	ldr	r2, [pc, #496]	@ (80022d4 <RCM_RegisterRegConv+0x1f4>)
{
 80020e2:	b470      	push	{r4, r5, r6}
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020e4:	6814      	ldr	r4, [r2, #0]
{
 80020e6:	4605      	mov	r5, r0
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020e8:	2c00      	cmp	r4, #0
 80020ea:	f000 8088 	beq.w	80021fe <RCM_RegisterRegConv+0x11e>
        handle = i; /* First location available, but still looping to check that this config does not already exist*/
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (  RCM_handle_array [i] != 0 )
      {
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80020ee:	7901      	ldrb	r1, [r0, #4]
 80020f0:	7923      	ldrb	r3, [r4, #4]
 80020f2:	4299      	cmp	r1, r3
 80020f4:	d020      	beq.n	8002138 <RCM_RegisterRegConv+0x58>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80020f6:	6853      	ldr	r3, [r2, #4]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 8097 	beq.w	800222c <RCM_RegisterRegConv+0x14c>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80020fe:	791c      	ldrb	r4, [r3, #4]
 8002100:	428c      	cmp	r4, r1
  uint8_t handle=255;
 8002102:	f04f 00ff 	mov.w	r0, #255	@ 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002106:	f000 8083 	beq.w	8002210 <RCM_RegisterRegConv+0x130>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800210a:	6894      	ldr	r4, [r2, #8]
 800210c:	2c00      	cmp	r4, #0
 800210e:	f000 8097 	beq.w	8002240 <RCM_RegisterRegConv+0x160>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002112:	7923      	ldrb	r3, [r4, #4]
 8002114:	428b      	cmp	r3, r1
 8002116:	f000 8082 	beq.w	800221e <RCM_RegisterRegConv+0x13e>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800211a:	68d3      	ldr	r3, [r2, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	f000 809c 	beq.w	800225a <RCM_RegisterRegConv+0x17a>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002122:	791c      	ldrb	r4, [r3, #4]
 8002124:	428c      	cmp	r4, r1
 8002126:	f000 80a5 	beq.w	8002274 <RCM_RegisterRegConv+0x194>
           i = RCM_MAX_CONV; /* we can skip the rest of the loop*/
          }
      }
      i++;
    }
    if (handle < RCM_MAX_CONV )
 800212a:	2803      	cmp	r0, #3
 800212c:	bf88      	it	hi
 800212e:	20ff      	movhi	r0, #255	@ 0xff
 8002130:	f240 80b2 	bls.w	8002298 <RCM_RegisterRegConv+0x1b8>
    else
    {
      /* Nothing to do handle is already set to error value : 255 */
    }
  return handle;
}
 8002134:	bc70      	pop	{r4, r5, r6}
 8002136:	4770      	bx	lr
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002138:	6803      	ldr	r3, [r0, #0]
 800213a:	6820      	ldr	r0, [r4, #0]
 800213c:	4283      	cmp	r3, r0
 800213e:	d1da      	bne.n	80020f6 <RCM_RegisterRegConv+0x16>
  uint8_t i=0;
 8002140:	2000      	movs	r0, #0
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	f360 0107 	bfi	r1, r0, #0, #8
 800214a:	f360 210f 	bfi	r1, r0, #8, #8
      RCM_handle_array [handle] = regConv;
 800214e:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 8002152:	4c61      	ldr	r4, [pc, #388]	@ (80022d8 <RCM_RegisterRegConv+0x1f8>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	2600      	movs	r6, #0
 8002158:	f844 6030 	str.w	r6, [r4, r0, lsl #3]
 800215c:	07d6      	lsls	r6, r2, #31
 800215e:	d422      	bmi.n	80021a6 <RCM_RegisterRegConv+0xc6>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	f022 0204 	bic.w	r2, r2, #4
 8002166:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002168:	2204      	movs	r2, #4
 800216a:	601a      	str	r2, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800216c:	685a      	ldr	r2, [r3, #4]
 800216e:	f022 0220 	bic.w	r2, r2, #32
 8002172:	605a      	str	r2, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8002174:	2220      	movs	r2, #32
 8002176:	601a      	str	r2, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002178:	689a      	ldr	r2, [r3, #8]
 800217a:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 800217e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8002182:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002186:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	2a00      	cmp	r2, #0
 800218c:	dbfc      	blt.n	8002188 <RCM_RegisterRegConv+0xa8>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	07d4      	lsls	r4, r2, #31
 8002192:	d408      	bmi.n	80021a6 <RCM_RegisterRegConv+0xc6>
  MODIFY_REG(ADCx->CR,
 8002194:	4c51      	ldr	r4, [pc, #324]	@ (80022dc <RCM_RegisterRegConv+0x1fc>)
 8002196:	689a      	ldr	r2, [r3, #8]
 8002198:	4022      	ands	r2, r4
 800219a:	f042 0201 	orr.w	r2, r2, #1
 800219e:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	07d2      	lsls	r2, r2, #31
 80021a4:	d5f7      	bpl.n	8002196 <RCM_RegisterRegConv+0xb6>
      RCM_NoInj_array [handle].enable = false;
 80021a6:	4c4e      	ldr	r4, [pc, #312]	@ (80022e0 <RCM_RegisterRegConv+0x200>)
 80021a8:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80021ac:	0052      	lsls	r2, r2, #1
      RCM_NoInj_array [handle].prev = handle;
 80021ae:	f104 0c04 	add.w	ip, r4, #4
 80021b2:	f82c 1002 	strh.w	r1, [ip, r2]
      RCM_NoInj_array [handle].enable = false;
 80021b6:	2100      	movs	r1, #0
 80021b8:	54a1      	strb	r1, [r4, r2]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80021ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021bc:	f021 010f 	bic.w	r1, r1, #15
 80021c0:	6319      	str	r1, [r3, #48]	@ 0x30
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 80021c2:	7929      	ldrb	r1, [r5, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	408a      	lsls	r2, r1
 80021c8:	2909      	cmp	r1, #9
 80021ca:	ea42 6281 	orr.w	r2, r2, r1, lsl #26
 80021ce:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80021d2:	d82f      	bhi.n	8002234 <RCM_RegisterRegConv+0x154>
 80021d4:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021d8:	0dd4      	lsrs	r4, r2, #23
 80021da:	f004 0404 	and.w	r4, r4, #4
 80021de:	3314      	adds	r3, #20
  MODIFY_REG(*preg,
 80021e0:	68ad      	ldr	r5, [r5, #8]
 80021e2:	5919      	ldr	r1, [r3, r4]
 80021e4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80021e8:	f04f 0c07 	mov.w	ip, #7
 80021ec:	4095      	lsls	r5, r2
 80021ee:	fa0c f202 	lsl.w	r2, ip, r2
 80021f2:	ea21 0202 	bic.w	r2, r1, r2
 80021f6:	432a      	orrs	r2, r5
 80021f8:	511a      	str	r2, [r3, r4]
}
 80021fa:	bc70      	pop	{r4, r5, r6}
 80021fc:	4770      	bx	lr
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80021fe:	6853      	ldr	r3, [r2, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d03e      	beq.n	8002282 <RCM_RegisterRegConv+0x1a2>
 8002204:	7901      	ldrb	r1, [r0, #4]
  uint8_t i=0;
 8002206:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002208:	791c      	ldrb	r4, [r3, #4]
 800220a:	428c      	cmp	r4, r1
 800220c:	f47f af7d 	bne.w	800210a <RCM_RegisterRegConv+0x2a>
 8002210:	681c      	ldr	r4, [r3, #0]
 8002212:	682b      	ldr	r3, [r5, #0]
 8002214:	42a3      	cmp	r3, r4
 8002216:	f47f af78 	bne.w	800210a <RCM_RegisterRegConv+0x2a>
      i++;
 800221a:	2001      	movs	r0, #1
 800221c:	e791      	b.n	8002142 <RCM_RegisterRegConv+0x62>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800221e:	6824      	ldr	r4, [r4, #0]
 8002220:	682b      	ldr	r3, [r5, #0]
 8002222:	429c      	cmp	r4, r3
 8002224:	f47f af79 	bne.w	800211a <RCM_RegisterRegConv+0x3a>
      i++;
 8002228:	2002      	movs	r0, #2
 800222a:	e78a      	b.n	8002142 <RCM_RegisterRegConv+0x62>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800222c:	6894      	ldr	r4, [r2, #8]
 800222e:	b1dc      	cbz	r4, 8002268 <RCM_RegisterRegConv+0x188>
 8002230:	2001      	movs	r0, #1
 8002232:	e76e      	b.n	8002112 <RCM_RegisterRegConv+0x32>
      LL_ADC_SetChannelSamplingTime ( regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel) ,regConv->samplingTime);
 8002234:	3c1e      	subs	r4, #30
 8002236:	ea42 5204 	orr.w	r2, r2, r4, lsl #20
 800223a:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800223e:	e7cb      	b.n	80021d8 <RCM_RegisterRegConv+0xf8>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002240:	2804      	cmp	r0, #4
 8002242:	d923      	bls.n	800228c <RCM_RegisterRegConv+0x1ac>
 8002244:	68d0      	ldr	r0, [r2, #12]
 8002246:	2800      	cmp	r0, #0
 8002248:	d03a      	beq.n	80022c0 <RCM_RegisterRegConv+0x1e0>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800224a:	7903      	ldrb	r3, [r0, #4]
 800224c:	4299      	cmp	r1, r3
 800224e:	682b      	ldr	r3, [r5, #0]
 8002250:	d03b      	beq.n	80022ca <RCM_RegisterRegConv+0x1ea>
      i++;
 8002252:	2002      	movs	r0, #2
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 8002254:	f240 2102 	movw	r1, #514	@ 0x202
 8002258:	e779      	b.n	800214e <RCM_RegisterRegConv+0x6e>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800225a:	2804      	cmp	r0, #4
 800225c:	d91c      	bls.n	8002298 <RCM_RegisterRegConv+0x1b8>
 800225e:	682b      	ldr	r3, [r5, #0]
 8002260:	2003      	movs	r0, #3
 8002262:	f240 3103 	movw	r1, #771	@ 0x303
 8002266:	e772      	b.n	800214e <RCM_RegisterRegConv+0x6e>
 8002268:	68d3      	ldr	r3, [r2, #12]
 800226a:	b323      	cbz	r3, 80022b6 <RCM_RegisterRegConv+0x1d6>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 800226c:	7918      	ldrb	r0, [r3, #4]
 800226e:	4288      	cmp	r0, r1
 8002270:	d121      	bne.n	80022b6 <RCM_RegisterRegConv+0x1d6>
 8002272:	2001      	movs	r0, #1
 8002274:	6819      	ldr	r1, [r3, #0]
 8002276:	682b      	ldr	r3, [r5, #0]
 8002278:	4299      	cmp	r1, r3
 800227a:	f47f af56 	bne.w	800212a <RCM_RegisterRegConv+0x4a>
      i++;
 800227e:	2003      	movs	r0, #3
 8002280:	e75f      	b.n	8002142 <RCM_RegisterRegConv+0x62>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 8002282:	6894      	ldr	r4, [r2, #8]
 8002284:	b114      	cbz	r4, 800228c <RCM_RegisterRegConv+0x1ac>
 8002286:	7901      	ldrb	r1, [r0, #4]
  uint8_t i=0;
 8002288:	4618      	mov	r0, r3
 800228a:	e742      	b.n	8002112 <RCM_RegisterRegConv+0x32>
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 800228c:	68d3      	ldr	r3, [r2, #12]
 800228e:	b95b      	cbnz	r3, 80022a8 <RCM_RegisterRegConv+0x1c8>
 8002290:	4618      	mov	r0, r3
 8002292:	682b      	ldr	r3, [r5, #0]
 8002294:	4601      	mov	r1, r0
 8002296:	e75a      	b.n	800214e <RCM_RegisterRegConv+0x6e>
 8002298:	f04f 0100 	mov.w	r1, #0
 800229c:	f360 0107 	bfi	r1, r0, #0, #8
 80022a0:	682b      	ldr	r3, [r5, #0]
 80022a2:	f360 210f 	bfi	r1, r0, #8, #8
 80022a6:	e752      	b.n	800214e <RCM_RegisterRegConv+0x6e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80022a8:	7918      	ldrb	r0, [r3, #4]
 80022aa:	7929      	ldrb	r1, [r5, #4]
 80022ac:	4288      	cmp	r0, r1
 80022ae:	f04f 0000 	mov.w	r0, #0
 80022b2:	d1ee      	bne.n	8002292 <RCM_RegisterRegConv+0x1b2>
 80022b4:	e7de      	b.n	8002274 <RCM_RegisterRegConv+0x194>
 80022b6:	682b      	ldr	r3, [r5, #0]
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80022b8:	2001      	movs	r0, #1
 80022ba:	f240 1101 	movw	r1, #257	@ 0x101
 80022be:	e746      	b.n	800214e <RCM_RegisterRegConv+0x6e>
 80022c0:	682b      	ldr	r3, [r5, #0]
      i++;
 80022c2:	2002      	movs	r0, #2
      if (  RCM_handle_array [i] == 0 && handle > RCM_MAX_CONV)
 80022c4:	f240 2102 	movw	r1, #514	@ 0x202
 80022c8:	e741      	b.n	800214e <RCM_RegisterRegConv+0x6e>
        if ((RCM_handle_array [i]->channel == regConv->channel) &&
 80022ca:	6801      	ldr	r1, [r0, #0]
 80022cc:	428b      	cmp	r3, r1
 80022ce:	d0d6      	beq.n	800227e <RCM_RegisterRegConv+0x19e>
 80022d0:	e7bf      	b.n	8002252 <RCM_RegisterRegConv+0x172>
 80022d2:	bf00      	nop
 80022d4:	20000b7c 	.word	0x20000b7c
 80022d8:	20000b5c 	.word	0x20000b5c
 80022dc:	7fffffc0 	.word	0x7fffffc0
 80022e0:	20000b44 	.word	0x20000b44

080022e4 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (RCM_NoInj_array [handle].enable == false)
 80022e4:	4b5d      	ldr	r3, [pc, #372]	@ (800245c <RCM_ExecRegularConv+0x178>)
 80022e6:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 80022ea:	b510      	push	{r4, lr}
  if (RCM_NoInj_array [handle].enable == false)
 80022ec:	f813 1012 	ldrb.w	r1, [r3, r2, lsl #1]
 80022f0:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 80022f4:	2900      	cmp	r1, #0
 80022f6:	d139      	bne.n	800236c <RCM_ExecRegularConv+0x88>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (RCM_NoInj_array [i].enable == true)
 80022f8:	781a      	ldrb	r2, [r3, #0]
 80022fa:	b992      	cbnz	r2, 8002322 <RCM_ExecRegularConv+0x3e>
  uint8_t LastEnable = RCM_MAX_CONV;
 80022fc:	2104      	movs	r1, #4
      if (RCM_NoInj_array [i].enable == true)
 80022fe:	799a      	ldrb	r2, [r3, #6]
 8002300:	2a00      	cmp	r2, #0
 8002302:	d173      	bne.n	80023ec <RCM_ExecRegularConv+0x108>
 8002304:	7b1a      	ldrb	r2, [r3, #12]
 8002306:	2a00      	cmp	r2, #0
 8002308:	d175      	bne.n	80023f6 <RCM_ExecRegularConv+0x112>
 800230a:	7c9a      	ldrb	r2, [r3, #18]
 800230c:	2a00      	cmp	r2, #0
 800230e:	f000 8098 	beq.w	8002442 <RCM_ExecRegularConv+0x15e>
      {
        if (RCM_NoInj_array [i].next > handle)
 8002312:	7dda      	ldrb	r2, [r3, #23]
 8002314:	4282      	cmp	r2, r0
 8002316:	f240 809e 	bls.w	8002456 <RCM_ExecRegularConv+0x172>
 800231a:	f04f 0e03 	mov.w	lr, #3
      if (RCM_NoInj_array [i].enable == true)
 800231e:	4671      	mov	r1, lr
 8002320:	e003      	b.n	800232a <RCM_ExecRegularConv+0x46>
        if (RCM_NoInj_array [i].next > handle)
 8002322:	795a      	ldrb	r2, [r3, #5]
 8002324:	4290      	cmp	r0, r2
 8002326:	d2ea      	bcs.n	80022fe <RCM_ExecRegularConv+0x1a>
  uint8_t i=0;
 8002328:	468e      	mov	lr, r1
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array [handle].next = formerNext;
 800232a:	eb0c 0400 	add.w	r4, ip, r0
 800232e:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array [handle].prev = i;
          RCM_NoInj_array [i].next = handle;
 8002332:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array [handle].next = formerNext;
 8002336:	7162      	strb	r2, [r4, #5]
          RCM_NoInj_array [formerNext].prev = handle;
 8002338:	eb02 0242 	add.w	r2, r2, r2, lsl #1
          RCM_NoInj_array [handle].prev = i;
 800233c:	f884 e004 	strb.w	lr, [r4, #4]
          RCM_NoInj_array [formerNext].prev = handle;
 8002340:	eb03 0242 	add.w	r2, r3, r2, lsl #1
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array [handle].enable = true;
    RCM_NoInj_array [handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002344:	4c46      	ldr	r4, [pc, #280]	@ (8002460 <RCM_ExecRegularConv+0x17c>)
          RCM_NoInj_array [formerNext].prev = handle;
 8002346:	7110      	strb	r0, [r2, #4]
          RCM_NoInj_array [i].next = handle;
 8002348:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 800234c:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array [i].next = handle;
 800234e:	7148      	strb	r0, [r1, #5]
    RCM_NoInj_array [handle].enable = true;
 8002350:	eb0c 0100 	add.w	r1, ip, r0
 8002354:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002358:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array [handle].enable = true;
 800235c:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002360:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8002364:	7852      	ldrb	r2, [r2, #1]
 8002366:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 8002368:	bf18      	it	ne
 800236a:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
  /* Nothing to do the current handle is already scheduled */
  }
  if (PWM_Handle_M1.ADCRegularLocked == false)
 800236c:	4a3d      	ldr	r2, [pc, #244]	@ (8002464 <RCM_ExecRegularConv+0x180>)
 800236e:	f892 2078 	ldrb.w	r2, [r2, #120]	@ 0x78
 8002372:	2a00      	cmp	r2, #0
 8002374:	d135      	bne.n	80023e2 <RCM_ExecRegularConv+0xfe>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002376:	4a3c      	ldr	r2, [pc, #240]	@ (8002468 <RCM_ExecRegularConv+0x184>)
 8002378:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 800237c:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 800237e:	6811      	ldr	r1, [r2, #0]
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002380:	2201      	movs	r2, #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 8002382:	2c09      	cmp	r4, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[handle]->channel ) );
 8002384:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8002388:	fa02 f204 	lsl.w	r2, r2, r4
 800238c:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
 8002390:	bf84      	itt	hi
 8002392:	f1ae 0e1e 	subhi.w	lr, lr, #30
 8002396:	ea42 520e 	orrhi.w	r2, r2, lr, lsl #20
  MODIFY_REG(*preg,
 800239a:	6b0c      	ldr	r4, [r1, #48]	@ 0x30
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[handle]->regADC,
 800239c:	bf94      	ite	ls
 800239e:	ea42 520e 	orrls.w	r2, r2, lr, lsl #20
 80023a2:	f042 7200 	orrhi.w	r2, r2, #33554432	@ 0x2000000
 80023a6:	0d12      	lsrs	r2, r2, #20
 80023a8:	f402 62f8 	and.w	r2, r2, #1984	@ 0x7c0
 80023ac:	f424 64f8 	bic.w	r4, r4, #1984	@ 0x7c0
 80023b0:	4322      	orrs	r2, r4
 80023b2:	630a      	str	r2, [r1, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80023b4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 80023b6:	688a      	ldr	r2, [r1, #8]
 80023b8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80023bc:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80023c0:	f042 0204 	orr.w	r2, r2, #4
 80023c4:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80023c6:	680a      	ldr	r2, [r1, #0]
 80023c8:	0752      	lsls	r2, r2, #29
 80023ca:	d5fc      	bpl.n	80023c6 <RCM_ExecRegularConv+0xe2>
    while ( LL_ADC_IsActiveFlag_EOC( RCM_handle_array[handle]->regADC ) == RESET )
    {
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array [handle].value = LL_ADC_REG_ReadConversionData12( RCM_handle_array[handle]->regADC );
 80023cc:	eb0c 0200 	add.w	r2, ip, r0
 80023d0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80023d4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80023d6:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array [handle].next;
 80023d8:	4921      	ldr	r1, [pc, #132]	@ (8002460 <RCM_ExecRegularConv+0x17c>)
 80023da:	7954      	ldrb	r4, [r2, #5]
 80023dc:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array [handle].status = valid;
 80023de:	2102      	movs	r1, #2
 80023e0:	7051      	strb	r1, [r2, #1]
  }
  retVal = RCM_NoInj_array [handle].value;
 80023e2:	4484      	add	ip, r0
 80023e4:	eb03 034c 	add.w	r3, r3, ip, lsl #1
return retVal;
}
 80023e8:	8858      	ldrh	r0, [r3, #2]
 80023ea:	bd10      	pop	{r4, pc}
        if (RCM_NoInj_array [i].next > handle)
 80023ec:	7ada      	ldrb	r2, [r3, #11]
 80023ee:	4290      	cmp	r0, r2
 80023f0:	d31d      	bcc.n	800242e <RCM_ExecRegularConv+0x14a>
      if (RCM_NoInj_array [i].enable == true)
 80023f2:	7b1a      	ldrb	r2, [r3, #12]
 80023f4:	b1fa      	cbz	r2, 8002436 <RCM_ExecRegularConv+0x152>
        if (RCM_NoInj_array [i].next > handle)
 80023f6:	7c5a      	ldrb	r2, [r3, #17]
 80023f8:	4282      	cmp	r2, r0
 80023fa:	d828      	bhi.n	800244e <RCM_ExecRegularConv+0x16a>
      if (RCM_NoInj_array [i].enable == true)
 80023fc:	7c9a      	ldrb	r2, [r3, #18]
 80023fe:	2a00      	cmp	r2, #0
 8002400:	d187      	bne.n	8002312 <RCM_ExecRegularConv+0x2e>
 8002402:	2202      	movs	r2, #2
         formerNext = RCM_NoInj_array [LastEnable].next;
 8002404:	4611      	mov	r1, r2
 8002406:	eb01 0141 	add.w	r1, r1, r1, lsl #1
         RCM_NoInj_array [handle].next = formerNext;
 800240a:	eb0c 0400 	add.w	r4, ip, r0
 800240e:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array [LastEnable].next;
 8002412:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array [handle].prev = LastEnable;
 8002416:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array [LastEnable].next;
 8002418:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array [handle].next = formerNext;
 800241a:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array [formerNext].prev = handle;
 800241c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002420:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 8002424:	4c0e      	ldr	r4, [pc, #56]	@ (8002460 <RCM_ExecRegularConv+0x17c>)
         RCM_NoInj_array [formerNext].prev = handle;
 8002426:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array [LastEnable].next = handle;
 8002428:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing )
 800242a:	7822      	ldrb	r2, [r4, #0]
 800242c:	e790      	b.n	8002350 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array [i].next > handle)
 800242e:	f04f 0e01 	mov.w	lr, #1
      if (RCM_NoInj_array [i].enable == true)
 8002432:	4671      	mov	r1, lr
 8002434:	e779      	b.n	800232a <RCM_ExecRegularConv+0x46>
 8002436:	7c9a      	ldrb	r2, [r3, #18]
 8002438:	2a00      	cmp	r2, #0
 800243a:	f47f af6a 	bne.w	8002312 <RCM_ExecRegularConv+0x2e>
 800243e:	2201      	movs	r2, #1
 8002440:	e7e0      	b.n	8002404 <RCM_ExecRegularConv+0x120>
       if (LastEnable != RCM_MAX_CONV )
 8002442:	2900      	cmp	r1, #0
 8002444:	d0de      	beq.n	8002404 <RCM_ExecRegularConv+0x120>
         RCM_currentHandle = handle;
 8002446:	4c06      	ldr	r4, [pc, #24]	@ (8002460 <RCM_ExecRegularConv+0x17c>)
 8002448:	4602      	mov	r2, r0
 800244a:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 800244c:	e780      	b.n	8002350 <RCM_ExecRegularConv+0x6c>
        if (RCM_NoInj_array [i].next > handle)
 800244e:	f04f 0e02 	mov.w	lr, #2
      if (RCM_NoInj_array [i].enable == true)
 8002452:	4671      	mov	r1, lr
 8002454:	e769      	b.n	800232a <RCM_ExecRegularConv+0x46>
 8002456:	2103      	movs	r1, #3
 8002458:	460a      	mov	r2, r1
 800245a:	e7d4      	b.n	8002406 <RCM_ExecRegularConv+0x122>
 800245c:	20000b44 	.word	0x20000b44
 8002460:	20000b41 	.word	0x20000b41
 8002464:	200003cc 	.word	0x200003cc
 8002468:	20000b7c 	.word	0x20000b7c

0800246c <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv ()
{
 800246c:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvState == RCM_USERCONV_REQUESTED)
 800246e:	4c12      	ldr	r4, [pc, #72]	@ (80024b8 <RCM_ExecUserConv+0x4c>)
 8002470:	7823      	ldrb	r3, [r4, #0]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d000      	beq.n	8002478 <RCM_ExecUserConv+0xc>
    {
      RCM_UserConvState = RCM_USERCONV_IDLE;
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
    }
  }
}
 8002476:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002478:	4d10      	ldr	r5, [pc, #64]	@ (80024bc <RCM_ExecUserConv+0x50>)
 800247a:	7828      	ldrb	r0, [r5, #0]
 800247c:	f7ff ff32 	bl	80022e4 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002480:	782b      	ldrb	r3, [r5, #0]
 8002482:	4a0f      	ldr	r2, [pc, #60]	@ (80024c0 <RCM_ExecUserConv+0x54>)
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002484:	4d0f      	ldr	r5, [pc, #60]	@ (80024c4 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002486:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 800248a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 800248e:	8028      	strh	r0, [r5, #0]
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002490:	7852      	ldrb	r2, [r2, #1]
    RCM_UserConvValue = RCM_ExecRegularConv (RCM_UserConvHandle);
 8002492:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 8002494:	b10a      	cbz	r2, 800249a <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 8002496:	2202      	movs	r2, #2
 8002498:	7022      	strb	r2, [r4, #0]
    if (RCM_CB_array [RCM_UserConvHandle].cb != NULL)
 800249a:	4a0b      	ldr	r2, [pc, #44]	@ (80024c8 <RCM_ExecUserConv+0x5c>)
 800249c:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 80024a0:	2d00      	cmp	r5, #0
 80024a2:	d0e8      	beq.n	8002476 <RCM_ExecUserConv+0xa>
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80024a4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80024a8:	4618      	mov	r0, r3
      RCM_UserConvState = RCM_USERCONV_IDLE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	7023      	strb	r3, [r4, #0]
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80024ae:	6852      	ldr	r2, [r2, #4]
 80024b0:	462b      	mov	r3, r5
}
 80024b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array [RCM_UserConvHandle].cb (RCM_UserConvHandle, RCM_UserConvValue ,RCM_CB_array [RCM_UserConvHandle].data);
 80024b6:	4718      	bx	r3
 80024b8:	20000b3c 	.word	0x20000b3c
 80024bc:	20000b40 	.word	0x20000b40
 80024c0:	20000b44 	.word	0x20000b44
 80024c4:	20000b3e 	.word	0x20000b3e
 80024c8:	20000b5c 	.word	0x20000b5c

080024cc <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv (void)
{
  if (RCM_NoInj_array [RCM_currentHandle].enable == true)
 80024cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002548 <RCM_ExecNextConv+0x7c>)
 80024ce:	491f      	ldr	r1, [pc, #124]	@ (800254c <RCM_ExecNextConv+0x80>)
 80024d0:	781a      	ldrb	r2, [r3, #0]
 80024d2:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80024d6:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 80024da:	b3a3      	cbz	r3, 8002546 <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 80024dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002550 <RCM_ExecNextConv+0x84>)
{
 80024de:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC );
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	6818      	ldr	r0, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 80024e6:	2404      	movs	r4, #4
 80024e8:	6004      	str	r4, [r0, #0]
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
                                LL_ADC_REG_RANK_1,
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80024ea:	f893 c004 	ldrb.w	ip, [r3, #4]
 80024ee:	2301      	movs	r3, #1
 80024f0:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 80024f4:	f1bc 0f09 	cmp.w	ip, #9
                                __LL_ADC_DECIMAL_NB_TO_CHANNEL( RCM_handle_array[RCM_currentHandle]->channel ) );
 80024f8:	fa03 f30c 	lsl.w	r3, r3, ip
 80024fc:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
 8002500:	bf84      	itt	hi
 8002502:	3c1e      	subhi	r4, #30
 8002504:	ea43 5304 	orrhi.w	r3, r3, r4, lsl #20
 8002508:	ea4f 0e42 	mov.w	lr, r2, lsl #1
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 800250c:	bf98      	it	ls
 800250e:	ea43 5304 	orrls.w	r3, r3, r4, lsl #20

    LL_ADC_REG_ReadConversionData12( RCM_handle_array[RCM_currentHandle]->regADC );

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion( RCM_handle_array[RCM_currentHandle]->regADC );
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8002512:	4496      	add	lr, r2
    LL_ADC_REG_SetSequencerRanks( RCM_handle_array[RCM_currentHandle]->regADC,
 8002514:	bf88      	it	hi
 8002516:	f043 7300 	orrhi.w	r3, r3, #33554432	@ 0x2000000
  MODIFY_REG(*preg,
 800251a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800251c:	0d1b      	lsrs	r3, r3, #20
 800251e:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8002522:	f422 62f8 	bic.w	r2, r2, #1984	@ 0x7c0
 8002526:	4313      	orrs	r3, r2
 8002528:	6303      	str	r3, [r0, #48]	@ 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800252a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  MODIFY_REG(ADCx->CR,
 800252c:	6883      	ldr	r3, [r0, #8]
 800252e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
    RCM_NoInj_array [RCM_currentHandle].status = ongoing;
 8002532:	eb01 014e 	add.w	r1, r1, lr, lsl #1
 8002536:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800253a:	2401      	movs	r4, #1
 800253c:	f043 0304 	orr.w	r3, r3, #4
 8002540:	6083      	str	r3, [r0, #8]
 8002542:	704c      	strb	r4, [r1, #1]
  }
  else
  {
  /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8002544:	bd10      	pop	{r4, pc}
 8002546:	4770      	bx	lr
 8002548:	20000b41 	.word	0x20000b41
 800254c:	20000b44 	.word	0x20000b44
 8002550:	20000b7c 	.word	0x20000b7c

08002554 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv (void)
{
 8002554:	b470      	push	{r4, r5, r6}
  if ( RCM_NoInj_array [RCM_currentHandle].status == ongoing &&
 8002556:	4c10      	ldr	r4, [pc, #64]	@ (8002598 <RCM_ReadOngoingConv+0x44>)
 8002558:	4a10      	ldr	r2, [pc, #64]	@ (800259c <RCM_ReadOngoingConv+0x48>)
 800255a:	7823      	ldrb	r3, [r4, #0]
 800255c:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002560:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8002564:	0058      	lsls	r0, r3, #1
 8002566:	f891 c001 	ldrb.w	ip, [r1, #1]
 800256a:	f1bc 0f01 	cmp.w	ip, #1
 800256e:	d006      	beq.n	800257e <RCM_ReadOngoingConv+0x2a>
    RCM_NoInj_array [RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8002570:	4403      	add	r3, r0
 8002572:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8002576:	7953      	ldrb	r3, [r2, #5]
 8002578:	7023      	strb	r3, [r4, #0]
}
 800257a:	bc70      	pop	{r4, r5, r6}
 800257c:	4770      	bx	lr
      LL_ADC_IsActiveFlag_EOC( RCM_handle_array[RCM_currentHandle]->regADC ))
 800257e:	4d08      	ldr	r5, [pc, #32]	@ (80025a0 <RCM_ReadOngoingConv+0x4c>)
 8002580:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8002584:	682d      	ldr	r5, [r5, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002586:	682e      	ldr	r6, [r5, #0]
 8002588:	0776      	lsls	r6, r6, #29
 800258a:	d5f1      	bpl.n	8002570 <RCM_ReadOngoingConv+0x1c>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800258c:	6c2d      	ldr	r5, [r5, #64]	@ 0x40
 800258e:	804d      	strh	r5, [r1, #2]
    RCM_NoInj_array [RCM_currentHandle].status = valid;
 8002590:	2502      	movs	r5, #2
 8002592:	704d      	strb	r5, [r1, #1]
 8002594:	e7ec      	b.n	8002570 <RCM_ReadOngoingConv+0x1c>
 8002596:	bf00      	nop
 8002598:	20000b41 	.word	0x20000b41
 800259c:	20000b44 	.word	0x20000b44
 80025a0:	20000b7c 	.word	0x20000b7c

080025a4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a4:	4b0e      	ldr	r3, [pc, #56]	@ (80025e0 <HAL_MspInit+0x3c>)
{
 80025a6:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80025aa:	f042 0201 	orr.w	r2, r2, #1
 80025ae:	661a      	str	r2, [r3, #96]	@ 0x60
 80025b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
{
 80025b2:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b4:	f002 0201 	and.w	r2, r2, #1
 80025b8:	9200      	str	r2, [sp, #0]
 80025ba:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025bc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025be:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80025c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ca:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80025cc:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ce:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80025d0:	f002 f8b0 	bl	8004734 <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d4:	b003      	add	sp, #12
 80025d6:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 80025da:	f002 bc27 	b.w	8004e2c <HAL_PWREx_DisableUCPDDeadBattery>
 80025de:	bf00      	nop
 80025e0:	40021000 	.word	0x40021000
 80025e4:	00000000 	.word	0x00000000

080025e8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025e8:	b510      	push	{r4, lr}
 80025ea:	4604      	mov	r4, r0
 80025ec:	b09c      	sub	sp, #112	@ 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ee:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025f0:	2244      	movs	r2, #68	@ 0x44
 80025f2:	a80b      	add	r0, sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f4:	e9cd 1106 	strd	r1, r1, [sp, #24]
 80025f8:	e9cd 1108 	strd	r1, r1, [sp, #32]
 80025fc:	910a      	str	r1, [sp, #40]	@ 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025fe:	f006 ffe3 	bl	80095c8 <memset>
  if(hadc->Instance==ADC1)
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002608:	d004      	beq.n	8002614 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 800260a:	4a43      	ldr	r2, [pc, #268]	@ (8002718 <HAL_ADC_MspInit+0x130>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d046      	beq.n	800269e <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002610:	b01c      	add	sp, #112	@ 0x70
 8002612:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002614:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002618:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800261c:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800261e:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8002620:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002622:	f002 ffb7 	bl	8005594 <HAL_RCCEx_PeriphCLKConfig>
 8002626:	2800      	cmp	r0, #0
 8002628:	d16a      	bne.n	8002700 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800262a:	4a3c      	ldr	r2, [pc, #240]	@ (800271c <HAL_ADC_MspInit+0x134>)
 800262c:	6813      	ldr	r3, [r2, #0]
 800262e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002630:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002632:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002634:	d109      	bne.n	800264a <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002636:	4b3a      	ldr	r3, [pc, #232]	@ (8002720 <HAL_ADC_MspInit+0x138>)
 8002638:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800263a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800263e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002642:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002646:	9301      	str	r3, [sp, #4]
 8002648:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264a:	4b35      	ldr	r3, [pc, #212]	@ (8002720 <HAL_ADC_MspInit+0x138>)
 800264c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002654:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002656:	f002 0201 	and.w	r2, r2, #1
 800265a:	9202      	str	r2, [sp, #8]
 800265c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800265e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002660:	f042 0202 	orr.w	r2, r2, #2
 8002664:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002668:	f003 0302 	and.w	r3, r3, #2
 800266c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002670:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 8002672:	2205      	movs	r2, #5
 8002674:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 800267a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002680:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002682:	f002 f9e1 	bl	8004a48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8002686:	f244 0202 	movw	r2, #16386	@ 0x4002
 800268a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800268c:	4825      	ldr	r0, [pc, #148]	@ (8002724 <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002690:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 8002692:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002696:	f002 f9d7 	bl	8004a48 <HAL_GPIO_Init>
}
 800269a:	b01c      	add	sp, #112	@ 0x70
 800269c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800269e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80026a2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026a6:	a80b      	add	r0, sp, #44	@ 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80026a8:	920b      	str	r2, [sp, #44]	@ 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80026aa:	931a      	str	r3, [sp, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026ac:	f002 ff72 	bl	8005594 <HAL_RCCEx_PeriphCLKConfig>
 80026b0:	bb48      	cbnz	r0, 8002706 <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80026b2:	4a1a      	ldr	r2, [pc, #104]	@ (800271c <HAL_ADC_MspInit+0x134>)
 80026b4:	6813      	ldr	r3, [r2, #0]
 80026b6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80026b8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80026ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80026bc:	d109      	bne.n	80026d2 <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80026be:	4b18      	ldr	r3, [pc, #96]	@ (8002720 <HAL_ADC_MspInit+0x138>)
 80026c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026c6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026ce:	9304      	str	r3, [sp, #16]
 80026d0:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d2:	4b13      	ldr	r3, [pc, #76]	@ (8002720 <HAL_ADC_MspInit+0x138>)
 80026d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80026de:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8002710 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80026e8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ea:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80026ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 80026f0:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f4:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 80026f8:	f002 f9a6 	bl	8004a48 <HAL_GPIO_Init>
}
 80026fc:	b01c      	add	sp, #112	@ 0x70
 80026fe:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002700:	f7fe faec 	bl	8000cdc <Error_Handler>
 8002704:	e791      	b.n	800262a <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8002706:	f7fe fae9 	bl	8000cdc <Error_Handler>
 800270a:	e7d2      	b.n	80026b2 <HAL_ADC_MspInit+0xca>
 800270c:	f3af 8000 	nop.w
 8002710:	00000040 	.word	0x00000040
 8002714:	00000003 	.word	0x00000003
 8002718:	50000100 	.word	0x50000100
 800271c:	20000b8c 	.word	0x20000b8c
 8002720:	40021000 	.word	0x40021000
 8002724:	48000400 	.word	0x48000400

08002728 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002728:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 800272a:	6802      	ldr	r2, [r0, #0]
 800272c:	4934      	ldr	r1, [pc, #208]	@ (8002800 <HAL_COMP_MspInit+0xd8>)
{
 800272e:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002730:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 8002732:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002734:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002738:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800273c:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 800273e:	d008      	beq.n	8002752 <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8002740:	4b30      	ldr	r3, [pc, #192]	@ (8002804 <HAL_COMP_MspInit+0xdc>)
 8002742:	429a      	cmp	r2, r3
 8002744:	d01e      	beq.n	8002784 <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8002746:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <HAL_COMP_MspInit+0xe0>)
 8002748:	429a      	cmp	r2, r3
 800274a:	d034      	beq.n	80027b6 <HAL_COMP_MspInit+0x8e>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 800274c:	b00b      	add	sp, #44	@ 0x2c
 800274e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002752:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002756:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 800275a:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80027e8 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002760:	f042 0201 	orr.w	r2, r2, #1
 8002764:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 800276e:	a904      	add	r1, sp, #16
 8002770:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8002774:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002778:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 800277a:	f002 f965 	bl	8004a48 <HAL_GPIO_Init>
}
 800277e:	b00b      	add	sp, #44	@ 0x2c
 8002780:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002784:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8002788:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800278c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800278e:	f042 0201 	orr.w	r2, r2, #1
 8002792:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8002796:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 80027f0 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80027a0:	a904      	add	r1, sp, #16
 80027a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 80027a6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027aa:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 80027ac:	f002 f94c 	bl	8004a48 <HAL_GPIO_Init>
}
 80027b0:	b00b      	add	sp, #44	@ 0x2c
 80027b2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027b6:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80027ba:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80027be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80027c0:	4812      	ldr	r0, [pc, #72]	@ (800280c <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c2:	f042 0202 	orr.w	r2, r2, #2
 80027c6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80027c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80027ca:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80027f8 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ce:	f003 0302 	and.w	r3, r3, #2
 80027d2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80027d4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 80027d6:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027da:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 80027dc:	f002 f934 	bl	8004a48 <HAL_GPIO_Init>
}
 80027e0:	b00b      	add	sp, #44	@ 0x2c
 80027e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80027e6:	bf00      	nop
 80027e8:	00000002 	.word	0x00000002
 80027ec:	00000003 	.word	0x00000003
 80027f0:	00000080 	.word	0x00000080
 80027f4:	00000003 	.word	0x00000003
 80027f8:	00000001 	.word	0x00000001
 80027fc:	00000003 	.word	0x00000003
 8002800:	40010200 	.word	0x40010200
 8002804:	40010204 	.word	0x40010204
 8002808:	4001020c 	.word	0x4001020c
 800280c:	48000400 	.word	0x48000400

08002810 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8002810:	4b0a      	ldr	r3, [pc, #40]	@ (800283c <HAL_CORDIC_MspInit+0x2c>)
 8002812:	6802      	ldr	r2, [r0, #0]
 8002814:	429a      	cmp	r2, r3
 8002816:	d000      	beq.n	800281a <HAL_CORDIC_MspInit+0xa>
 8002818:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800281a:	f8d3 2448 	ldr.w	r2, [r3, #1096]	@ 0x448
 800281e:	f042 0208 	orr.w	r2, r2, #8
 8002822:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
 8002826:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
{
 800282a:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800282c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800282e:	f003 0308 	and.w	r3, r3, #8
 8002832:	9301      	str	r3, [sp, #4]
 8002834:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8002836:	b002      	add	sp, #8
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	40020c00 	.word	0x40020c00

08002840 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8002840:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <HAL_DAC_MspInit+0x2c>)
 8002842:	6802      	ldr	r2, [r0, #0]
 8002844:	429a      	cmp	r2, r3
 8002846:	d000      	beq.n	800284a <HAL_DAC_MspInit+0xa>
 8002848:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 800284a:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 800284e:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
{
 8002852:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8002854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002856:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800285a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800285c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800285e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002862:	9301      	str	r3, [sp, #4]
 8002864:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8002866:	b002      	add	sp, #8
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	50001000 	.word	0x50001000

08002870 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8002870:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8002872:	6802      	ldr	r2, [r0, #0]
 8002874:	4934      	ldr	r1, [pc, #208]	@ (8002948 <HAL_OPAMP_MspInit+0xd8>)
{
 8002876:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 800287a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002880:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002884:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 8002886:	d008      	beq.n	800289a <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8002888:	4b30      	ldr	r3, [pc, #192]	@ (800294c <HAL_OPAMP_MspInit+0xdc>)
 800288a:	429a      	cmp	r2, r3
 800288c:	d01e      	beq.n	80028cc <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 800288e:	4b30      	ldr	r3, [pc, #192]	@ (8002950 <HAL_OPAMP_MspInit+0xe0>)
 8002890:	429a      	cmp	r2, r3
 8002892:	d033      	beq.n	80028fc <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8002894:	b00b      	add	sp, #44	@ 0x2c
 8002896:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800289e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80028a2:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8002930 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028a8:	f042 0201 	orr.w	r2, r2, #1
 80028ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80028ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b6:	a904      	add	r1, sp, #16
 80028b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 80028bc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028c0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c2:	f002 f8c1 	bl	8004a48 <HAL_GPIO_Init>
}
 80028c6:	b00b      	add	sp, #44	@ 0x2c
 80028c8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028cc:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 80028d0:	33fc      	adds	r3, #252	@ 0xfc
 80028d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80028da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80028dc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8002938 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e6:	a904      	add	r1, sp, #16
 80028e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 80028ec:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f0:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f002 f8a9 	bl	8004a48 <HAL_GPIO_Init>
}
 80028f6:	b00b      	add	sp, #44	@ 0x2c
 80028f8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fc:	f503 3386 	add.w	r3, r3, #68608	@ 0x10c00
 8002900:	33f8      	adds	r3, #248	@ 0xf8
 8002902:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002904:	4813      	ldr	r0, [pc, #76]	@ (8002954 <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002906:	f042 0202 	orr.w	r2, r2, #2
 800290a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800290c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800290e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8002940 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002918:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 800291a:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800291e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002920:	f002 f892 	bl	8004a48 <HAL_GPIO_Init>
}
 8002924:	b00b      	add	sp, #44	@ 0x2c
 8002926:	f85d fb04 	ldr.w	pc, [sp], #4
 800292a:	bf00      	nop
 800292c:	f3af 8000 	nop.w
 8002930:	0000000e 	.word	0x0000000e
 8002934:	00000003 	.word	0x00000003
 8002938:	000000e0 	.word	0x000000e0
 800293c:	00000003 	.word	0x00000003
 8002940:	00000007 	.word	0x00000007
 8002944:	00000003 	.word	0x00000003
 8002948:	40010300 	.word	0x40010300
 800294c:	40010304 	.word	0x40010304
 8002950:	40010308 	.word	0x40010308
 8002954:	48000400 	.word	0x48000400

08002958 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002958:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM1)
 800295a:	6803      	ldr	r3, [r0, #0]
 800295c:	4a22      	ldr	r2, [pc, #136]	@ (80029e8 <HAL_TIM_Base_MspInit+0x90>)
{
 800295e:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	2400      	movs	r4, #0
  if(htim_base->Instance==TIM1)
 8002962:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002968:	e9cd 4406 	strd	r4, r4, [sp, #24]
 800296c:	9408      	str	r4, [sp, #32]
  if(htim_base->Instance==TIM1)
 800296e:	d004      	beq.n	800297a <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8002970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002974:	d00d      	beq.n	8002992 <HAL_TIM_Base_MspInit+0x3a>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002976:	b00a      	add	sp, #40	@ 0x28
 8002978:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 800297a:	4b1c      	ldr	r3, [pc, #112]	@ (80029ec <HAL_TIM_Base_MspInit+0x94>)
 800297c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800297e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002982:	661a      	str	r2, [r3, #96]	@ 0x60
 8002984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002986:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800298a:	9301      	str	r3, [sp, #4]
 800298c:	9b01      	ldr	r3, [sp, #4]
}
 800298e:	b00a      	add	sp, #40	@ 0x28
 8002990:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002992:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	a904      	add	r1, sp, #16
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002998:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800299a:	f042 0201 	orr.w	r2, r2, #1
 800299e:	659a      	str	r2, [r3, #88]	@ 0x58
 80029a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80029a2:	f002 0201 	and.w	r2, r2, #1
 80029a6:	9202      	str	r2, [sp, #8]
 80029a8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029ac:	f042 0201 	orr.w	r2, r2, #1
 80029b0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80029b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029b4:	f003 0301 	and.w	r3, r3, #1
 80029b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80029ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80029be:	2302      	movs	r3, #2
 80029c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80029c8:	2301      	movs	r3, #1
 80029ca:	9308      	str	r3, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029cc:	9a03      	ldr	r2, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ce:	f002 f83b 	bl	8004a48 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80029d2:	4622      	mov	r2, r4
 80029d4:	4621      	mov	r1, r4
 80029d6:	201c      	movs	r0, #28
 80029d8:	f001 febe 	bl	8004758 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80029dc:	201c      	movs	r0, #28
 80029de:	f001 fef7 	bl	80047d0 <HAL_NVIC_EnableIRQ>
}
 80029e2:	b00a      	add	sp, #40	@ 0x28
 80029e4:	bd10      	pop	{r4, pc}
 80029e6:	bf00      	nop
 80029e8:	40012c00 	.word	0x40012c00
 80029ec:	40021000 	.word	0x40021000

080029f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029f0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 80029f2:	4a2a      	ldr	r2, [pc, #168]	@ (8002a9c <HAL_TIM_MspPostInit+0xac>)
 80029f4:	6801      	ldr	r1, [r0, #0]
{
 80029f6:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f8:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 80029fa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029fc:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002a00:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002a04:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8002a06:	d001      	beq.n	8002a0c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002a08:	b00a      	add	sp, #40	@ 0x28
 8002a0a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a0c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002a10:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002a14:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8002a18:	4821      	ldr	r0, [pc, #132]	@ (8002aa0 <HAL_TIM_MspPostInit+0xb0>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a1a:	4332      	orrs	r2, r6
 8002a1c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a20:	4032      	ands	r2, r6
 8002a22:	9201      	str	r2, [sp, #4]
 8002a24:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a28:	f042 0202 	orr.w	r2, r2, #2
 8002a2c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a30:	f002 0202 	and.w	r2, r2, #2
 8002a34:	9202      	str	r2, [sp, #8]
 8002a36:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a3a:	f042 0201 	orr.w	r2, r2, #1
 8002a3e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002a42:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8002a4a:	2402      	movs	r4, #2
 8002a4c:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8002a4e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8002a50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a54:	2302      	movs	r3, #2
 8002a56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a5a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8002a60:	f001 fff2 	bl	8004a48 <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8002a64:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8002a66:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002a6a:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8002a6c:	480d      	ldr	r0, [pc, #52]	@ (8002aa4 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002a6e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8002a70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002a74:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8002a78:	f001 ffe6 	bl	8004a48 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8002a7c:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8002a80:	2302      	movs	r3, #2
 8002a82:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a86:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002a88:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8002a8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002a92:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a94:	f001 ffd8 	bl	8004a48 <HAL_GPIO_Init>
}
 8002a98:	b00a      	add	sp, #40	@ 0x28
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
 8002a9c:	40012c00 	.word	0x40012c00
 8002aa0:	48000800 	.word	0x48000800
 8002aa4:	48000400 	.word	0x48000400

08002aa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa8:	b510      	push	{r4, lr}
 8002aaa:	4604      	mov	r4, r0
 8002aac:	b098      	sub	sp, #96	@ 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aae:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ab0:	2244      	movs	r2, #68	@ 0x44
 8002ab2:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab4:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8002ab8:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8002abc:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002abe:	f006 fd83 	bl	80095c8 <memset>
  if(huart->Instance==USART2)
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <HAL_UART_MspInit+0x90>)
 8002ac4:	6822      	ldr	r2, [r4, #0]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d001      	beq.n	8002ace <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002aca:	b018      	add	sp, #96	@ 0x60
 8002acc:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ace:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ad0:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002ad2:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ad4:	f002 fd5e 	bl	8005594 <HAL_RCCEx_PeriphCLKConfig>
 8002ad8:	bb10      	cbnz	r0, 8002b20 <HAL_UART_MspInit+0x78>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ada:	4b18      	ldr	r3, [pc, #96]	@ (8002b3c <HAL_UART_MspInit+0x94>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002adc:	4818      	ldr	r0, [pc, #96]	@ (8002b40 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ade:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ae0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002ae4:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ae6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002ae8:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8002aec:	9200      	str	r2, [sp, #0]
 8002aee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002af2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8002b28 <HAL_UART_MspInit+0x80>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	f042 0202 	orr.w	r2, r2, #2
 8002afa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002afe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002b02:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8002b30 <HAL_UART_MspInit+0x88>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b0e:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002b10:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b14:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b16:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b18:	f001 ff96 	bl	8004a48 <HAL_GPIO_Init>
}
 8002b1c:	b018      	add	sp, #96	@ 0x60
 8002b1e:	bd10      	pop	{r4, pc}
      Error_Handler();
 8002b20:	f7fe f8dc 	bl	8000cdc <Error_Handler>
 8002b24:	e7d9      	b.n	8002ada <HAL_UART_MspInit+0x32>
 8002b26:	bf00      	nop
 8002b28:	00000018 	.word	0x00000018
 8002b2c:	00000002 	.word	0x00000002
	...
 8002b38:	40004400 	.word	0x40004400
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	48000400 	.word	0x48000400

08002b44 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b44:	4801      	ldr	r0, [pc, #4]	@ (8002b4c <TIM2_IRQHandler+0x8>)
 8002b46:	f003 bbcb 	b.w	80062e0 <HAL_TIM_IRQHandler>
 8002b4a:	bf00      	nop
 8002b4c:	20000768 	.word	0x20000768

08002b50 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8002b50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b54:	2240      	movs	r2, #64	@ 0x40
 8002b56:	601a      	str	r2, [r3, #0]

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  // Highfrequency task
  TSK_HighFrequencyTask();
 8002b58:	f7fe bd8e 	b.w	8001678 <TSK_HighFrequencyTask>

08002b5c <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002b5c:	4b03      	ldr	r3, [pc, #12]	@ (8002b6c <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8002b5e:	4804      	ldr	r0, [pc, #16]	@ (8002b70 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002b60:	f06f 0201 	mvn.w	r2, #1
 8002b64:	611a      	str	r2, [r3, #16]
 8002b66:	f005 babf 	b.w	80080e8 <R3_2_TIMx_UP_IRQHandler>
 8002b6a:	bf00      	nop
 8002b6c:	40012c00 	.word	0x40012c00
 8002b70:	200003cc 	.word	0x200003cc

08002b74 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8002b74:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002b76:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba8 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8002b78:	691a      	ldr	r2, [r3, #16]
 8002b7a:	0611      	lsls	r1, r2, #24
 8002b7c:	d505      	bpl.n	8002b8a <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002b7e:	f06f 0280 	mvn.w	r2, #128	@ 0x80

  /* USER CODE END TIMx_BRK_M1_IRQn 0 */
  if (LL_TIM_IsActiveFlag_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8002b82:	480a      	ldr	r0, [pc, #40]	@ (8002bac <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8002b84:	611a      	str	r2, [r3, #16]
 8002b86:	f005 fb0d 	bl	80081a4 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(const TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8002b8a:	4b07      	ldr	r3, [pc, #28]	@ (8002ba8 <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8002b8c:	691a      	ldr	r2, [r3, #16]
 8002b8e:	05d2      	lsls	r2, r2, #23
 8002b90:	d505      	bpl.n	8002b9e <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8002b92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
  }
  if (LL_TIM_IsActiveFlag_BRK2(TIM1))
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 8002b96:	4805      	ldr	r0, [pc, #20]	@ (8002bac <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8002b98:	611a      	str	r2, [r3, #16]
 8002b9a:	f005 fae3 	bl	8008164 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8002b9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8002ba2:	f7fe bd3d 	b.w	8001620 <MC_Scheduler>
 8002ba6:	bf00      	nop
 8002ba8:	40012c00 	.word	0x40012c00
 8002bac:	200003cc 	.word	0x200003cc

08002bb0 <USART2_IRQHandler>:
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART_IRQHandler(void)
{
 8002bb0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART_IRQn 0 */

  /* USER CODE END USART_IRQn 0 */
  if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002bb2:	4c18      	ldr	r4, [pc, #96]	@ (8002c14 <USART2_IRQHandler+0x64>)
 8002bb4:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002bb8:	69da      	ldr	r2, [r3, #28]
 8002bba:	0691      	lsls	r1, r2, #26
 8002bbc:	d50b      	bpl.n	8002bd6 <USART2_IRQHandler+0x26>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002bbe:	6a59      	ldr	r1, [r3, #36]	@ 0x24
  {
    uint16_t retVal;
    retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx))); /* Flag 0 = RX */
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	b2c9      	uxtb	r1, r1
 8002bc4:	f006 fb8a 	bl	80092dc <UFCP_RX_IRQ_Handler>
 8002bc8:	8803      	ldrh	r3, [r0, #0]
    if (retVal == 1)
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d01a      	beq.n	8002c04 <USART2_IRQHandler+0x54>
    {
      UI_SerialCommunicationTimeOutStart();
    }
    if (retVal == 2)
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d01d      	beq.n	8002c0e <USART2_IRQHandler+0x5e>
  /* USER CODE BEGIN USART_RXNE */

  /* USER CODE END USART_RXNE  */
  }

  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002bd2:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002bd6:	69da      	ldr	r2, [r3, #28]
 8002bd8:	0612      	lsls	r2, r2, #24
 8002bda:	d504      	bpl.n	8002be6 <USART2_IRQHandler+0x36>
  {
    UFCP_TX_IRQ_Handler(&pUSART);
 8002bdc:	480d      	ldr	r0, [pc, #52]	@ (8002c14 <USART2_IRQHandler+0x64>)
 8002bde:	f006 fad9 	bl	8009194 <UFCP_TX_IRQ_Handler>
    /* USER CODE BEGIN USART_TXE */

    /* USER CODE END USART_TXE   */
  }

  if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002be2:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002be6:	69db      	ldr	r3, [r3, #28]
 8002be8:	071b      	lsls	r3, r3, #28
 8002bea:	d50a      	bpl.n	8002c02 <USART2_IRQHandler+0x52>
  {
    /* Send Overrun message */
    UFCP_OVR_IRQ_Handler(&pUSART);
 8002bec:	4809      	ldr	r0, [pc, #36]	@ (8002c14 <USART2_IRQHandler+0x64>)
 8002bee:	f006 fbd9 	bl	80093a4 <UFCP_OVR_IRQ_Handler>
    LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002bf2:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002bf6:	2208      	movs	r2, #8
    /* USER CODE END USART_ORE   */
  }
  /* USER CODE BEGIN USART_IRQn 1 */

  /* USER CODE END USART_IRQn 1 */
}
 8002bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bfc:	621a      	str	r2, [r3, #32]
    UI_SerialCommunicationTimeOutStop();
 8002bfe:	f000 b8c9 	b.w	8002d94 <UI_SerialCommunicationTimeOutStop>
}
 8002c02:	bd10      	pop	{r4, pc}
      UI_SerialCommunicationTimeOutStart();
 8002c04:	f000 f8cc 	bl	8002da0 <UI_SerialCommunicationTimeOutStart>
  if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002c08:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 8002c0c:	e7e3      	b.n	8002bd6 <USART2_IRQHandler+0x26>
      UI_SerialCommunicationTimeOutStop();
 8002c0e:	f000 f8c1 	bl	8002d94 <UI_SerialCommunicationTimeOutStop>
 8002c12:	e7de      	b.n	8002bd2 <USART2_IRQHandler+0x22>
 8002c14:	20000000 	.word	0x20000000

08002c18 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002c18:	b538      	push	{r3, r4, r5, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8002c1a:	f7fe fe5d 	bl	80018d8 <TSK_HardwareFaultTask>
 8002c1e:	4c18      	ldr	r4, [pc, #96]	@ (8002c80 <HardFault_Handler+0x68>)
 8002c20:	2508      	movs	r5, #8

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
    {
      if (LL_USART_IsActiveFlag_ORE(pUSART.USARTx)) /* Overrun error occurs */
 8002c22:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002c26:	69da      	ldr	r2, [r3, #28]
 8002c28:	0711      	lsls	r1, r2, #28
      {
        /* Send Overrun message */
        UFCP_OVR_IRQ_Handler(&pUSART);
 8002c2a:	4620      	mov	r0, r4
 8002c2c:	d508      	bpl.n	8002c40 <HardFault_Handler+0x28>
 8002c2e:	f006 fbb9 	bl	80093a4 <UFCP_OVR_IRQ_Handler>
        LL_USART_ClearFlag_ORE(pUSART.USARTx); /* Clear overrun flag */
 8002c32:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 8002c36:	621d      	str	r5, [r3, #32]
        UI_SerialCommunicationTimeOutStop();
 8002c38:	f000 f8ac 	bl	8002d94 <UI_SerialCommunicationTimeOutStop>
      }

      if (LL_USART_IsActiveFlag_TXE(pUSART.USARTx))
 8002c3c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	0612      	lsls	r2, r2, #24
      {
        UFCP_TX_IRQ_Handler(&pUSART);
 8002c44:	4620      	mov	r0, r4
 8002c46:	d513      	bpl.n	8002c70 <HardFault_Handler+0x58>
 8002c48:	f006 faa4 	bl	8009194 <UFCP_TX_IRQ_Handler>
      }

      if (LL_USART_IsActiveFlag_RXNE(pUSART.USARTx)) /* Valid data have been received */
 8002c4c:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002c50:	69da      	ldr	r2, [r3, #28]
 8002c52:	0691      	lsls	r1, r2, #26
 8002c54:	d5e7      	bpl.n	8002c26 <HardFault_Handler+0xe>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8002c56:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      {
        uint16_t retVal;
        retVal = *(uint16_t*)(UFCP_RX_IRQ_Handler(&pUSART,LL_USART_ReceiveData8(pUSART.USARTx)));
 8002c58:	4620      	mov	r0, r4
 8002c5a:	b2c9      	uxtb	r1, r1
 8002c5c:	f006 fb3e 	bl	80092dc <UFCP_RX_IRQ_Handler>
 8002c60:	8803      	ldrh	r3, [r0, #0]
        if (retVal == 1)
 8002c62:	2b01      	cmp	r3, #1
 8002c64:	d008      	beq.n	8002c78 <HardFault_Handler+0x60>
        {
          UI_SerialCommunicationTimeOutStart();
        }
        if (retVal == 2)
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d1db      	bne.n	8002c22 <HardFault_Handler+0xa>
        {
          UI_SerialCommunicationTimeOutStop();
 8002c6a:	f000 f893 	bl	8002d94 <UI_SerialCommunicationTimeOutStop>
 8002c6e:	e7d8      	b.n	8002c22 <HardFault_Handler+0xa>
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002c70:	69da      	ldr	r2, [r3, #28]
 8002c72:	0692      	lsls	r2, r2, #26
 8002c74:	d5d7      	bpl.n	8002c26 <HardFault_Handler+0xe>
 8002c76:	e7ee      	b.n	8002c56 <HardFault_Handler+0x3e>
          UI_SerialCommunicationTimeOutStart();
 8002c78:	f000 f892 	bl	8002da0 <UI_SerialCommunicationTimeOutStart>
        if (retVal == 2)
 8002c7c:	e7d1      	b.n	8002c22 <HardFault_Handler+0xa>
 8002c7e:	bf00      	nop
 8002c80:	20000000 	.word	0x20000000

08002c84 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8002c84:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 8002c86:	4c0a      	ldr	r4, [pc, #40]	@ (8002cb0 <SysTick_Handler+0x2c>)
 8002c88:	7823      	ldrb	r3, [r4, #0]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d006      	beq.n	8002c9c <SysTick_Handler+0x18>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 8002c8e:	3301      	adds	r3, #1
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	7023      	strb	r3, [r4, #0]
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8002c94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8002c98:	f7fe be0e 	b.w	80018b8 <MC_RunMotorControlTasks>
    HAL_IncTick();
 8002c9c:	f000 fdec 	bl	8003878 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8002ca0:	f001 fdc0 	bl	8004824 <HAL_SYSTICK_IRQHandler>
 8002ca4:	2301      	movs	r3, #1
  SystickDividerCounter ++;
 8002ca6:	7023      	strb	r3, [r4, #0]
}
 8002ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MC_RunMotorControlTasks();
 8002cac:	f7fe be04 	b.w	80018b8 <MC_RunMotorControlTasks>
 8002cb0:	20000690 	.word	0x20000690

08002cb4 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8002cb4:	4b04      	ldr	r3, [pc, #16]	@ (8002cc8 <EXTI15_10_IRQHandler+0x14>)
 8002cb6:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC10.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10) )
 8002cb8:	0552      	lsls	r2, r2, #21
 8002cba:	d400      	bmi.n	8002cbe <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    UI_HandleStartStopButton_cb ();
  }

}
 8002cbc:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 8002cbe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cc2:	615a      	str	r2, [r3, #20]
    UI_HandleStartStopButton_cb ();
 8002cc4:	f000 b872 	b.w	8002dac <UI_HandleStartStopButton_cb>
 8002cc8:	40010400 	.word	0x40010400

08002ccc <UI_TaskInit>:
static volatile uint16_t  bCOMTimeoutCounter;
static volatile uint16_t  bCOMATRTimeCounter = SERIALCOM_ATR_TIME_TICKS;

void UI_TaskInit( uint32_t* pUICfg, uint8_t bMCNum, MCI_Handle_t* pMCIList[],
                  MCT_Handle_t* pMCTList[],const char* s_fwVer )
{
 8002ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    pMCP = &MCP_UI_Params;
 8002cd0:	f8df 8070 	ldr.w	r8, [pc, #112]	@ 8002d44 <UI_TaskInit+0x78>
    pMCP->_Super = UI_Params;
 8002cd4:	f8df e070 	ldr.w	lr, [pc, #112]	@ 8002d48 <UI_TaskInit+0x7c>

    UFCP_Init( & pUSART );
 8002cd8:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 8002d4c <UI_TaskInit+0x80>
{
 8002cdc:	461e      	mov	r6, r3
    pMCP = &MCP_UI_Params;
 8002cde:	4b15      	ldr	r3, [pc, #84]	@ (8002d34 <UI_TaskInit+0x68>)
 8002ce0:	f8c8 3000 	str.w	r3, [r8]
{
 8002ce4:	4607      	mov	r7, r0
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	4615      	mov	r5, r2
    pMCP->_Super = UI_Params;
 8002cea:	469c      	mov	ip, r3
 8002cec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8002cf0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002cf4:	e89e 0003 	ldmia.w	lr, {r0, r1}
{
 8002cf8:	b082      	sub	sp, #8
    pMCP->_Super = UI_Params;
 8002cfa:	e88c 0003 	stmia.w	ip, {r0, r1}
    UFCP_Init( & pUSART );
 8002cfe:	4648      	mov	r0, r9
{
 8002d00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
    UFCP_Init( & pUSART );
 8002d04:	f006 fa44 	bl	8009190 <UFCP_Init>
    MCP_Init(pMCP, (FCP_Handle_t *) & pUSART, & UFCP_Send, & UFCP_Receive, & UFCP_AbortReceive, s_fwVer);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <UI_TaskInit+0x6c>)
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	f8cd a004 	str.w	sl, [sp, #4]
 8002d10:	f8d8 0000 	ldr.w	r0, [r8]
 8002d14:	4b09      	ldr	r3, [pc, #36]	@ (8002d3c <UI_TaskInit+0x70>)
 8002d16:	4a0a      	ldr	r2, [pc, #40]	@ (8002d40 <UI_TaskInit+0x74>)
 8002d18:	4649      	mov	r1, r9
 8002d1a:	f7ff f993 	bl	8002044 <MCP_Init>
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002d1e:	f8d8 0000 	ldr.w	r0, [r8]
 8002d22:	970a      	str	r7, [sp, #40]	@ 0x28
 8002d24:	4633      	mov	r3, r6
 8002d26:	462a      	mov	r2, r5
 8002d28:	4621      	mov	r1, r4

}
 8002d2a:	b002      	add	sp, #8
 8002d2c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    UI_Init( &pMCP->_Super, bMCNum, pMCIList, pMCTList, pUICfg ); /* Initialize UI and link MC components */
 8002d30:	f000 b848 	b.w	8002dc4 <UI_Init>
 8002d34:	20000b94 	.word	0x20000b94
 8002d38:	080093c5 	.word	0x080093c5
 8002d3c:	080091fd 	.word	0x080091fd
 8002d40:	08009225 	.word	0x08009225
 8002d44:	20000c44 	.word	0x20000c44
 8002d48:	20000a34 	.word	0x20000a34
 8002d4c:	20000000 	.word	0x20000000

08002d50 <UI_Scheduler>:

__weak void UI_Scheduler(void)
{
  if(bUITaskCounter > 0u)
 8002d50:	4a0d      	ldr	r2, [pc, #52]	@ (8002d88 <UI_Scheduler+0x38>)
 8002d52:	8813      	ldrh	r3, [r2, #0]
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	b11b      	cbz	r3, 8002d60 <UI_Scheduler+0x10>
  {
    bUITaskCounter--;
 8002d58:	8813      	ldrh	r3, [r2, #0]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMTimeoutCounter > 1u)
 8002d60:	4a0a      	ldr	r2, [pc, #40]	@ (8002d8c <UI_Scheduler+0x3c>)
 8002d62:	8813      	ldrh	r3, [r2, #0]
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d903      	bls.n	8002d72 <UI_Scheduler+0x22>
  {
    bCOMTimeoutCounter--;
 8002d6a:	8813      	ldrh	r3, [r2, #0]
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	8013      	strh	r3, [r2, #0]
  }

  if(bCOMATRTimeCounter > 1u)
 8002d72:	4a07      	ldr	r2, [pc, #28]	@ (8002d90 <UI_Scheduler+0x40>)
 8002d74:	8813      	ldrh	r3, [r2, #0]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d903      	bls.n	8002d84 <UI_Scheduler+0x34>
  {
    bCOMATRTimeCounter--;
 8002d7c:	8813      	ldrh	r3, [r2, #0]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	8013      	strh	r3, [r2, #0]
  }
}
 8002d84:	4770      	bx	lr
 8002d86:	bf00      	nop
 8002d88:	20000b92 	.word	0x20000b92
 8002d8c:	20000b90 	.word	0x20000b90
 8002d90:	20000692 	.word	0x20000692

08002d94 <UI_SerialCommunicationTimeOutStop>:
  return (retVal);
}

__weak void UI_SerialCommunicationTimeOutStop(void)
{
  bCOMTimeoutCounter = 0u;
 8002d94:	4b01      	ldr	r3, [pc, #4]	@ (8002d9c <UI_SerialCommunicationTimeOutStop+0x8>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	801a      	strh	r2, [r3, #0]
}
 8002d9a:	4770      	bx	lr
 8002d9c:	20000b90 	.word	0x20000b90

08002da0 <UI_SerialCommunicationTimeOutStart>:

__weak void UI_SerialCommunicationTimeOutStart(void)
{
  bCOMTimeoutCounter = SERIALCOM_TIMEOUT_OCCURENCE_TICKS;
 8002da0:	4b01      	ldr	r3, [pc, #4]	@ (8002da8 <UI_SerialCommunicationTimeOutStart+0x8>)
 8002da2:	224f      	movs	r2, #79	@ 0x4f
 8002da4:	801a      	strh	r2, [r3, #0]
}
 8002da6:	4770      	bx	lr
 8002da8:	20000b90 	.word	0x20000b90

08002dac <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002dac:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (MC_GetSTMStateMotor1() == IDLE)
 8002dae:	f7fd ffa3 	bl	8000cf8 <MC_GetSTMStateMotor1>
 8002db2:	b918      	cbnz	r0, 8002dbc <UI_HandleStartStopButton_cb+0x10>
  else
  {
    MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8002db4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StartMotor1();
 8002db8:	f7fd bf92 	b.w	8000ce0 <MC_StartMotor1>
}
 8002dbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    MC_StopMotor1();
 8002dc0:	f7fd bf94 	b.w	8000cec <MC_StopMotor1>

08002dc4 <UI_Init>:
  */
__weak void UI_Init(UI_Handle_t *pHandle, uint8_t bMCNum, MCI_Handle_t ** pMCI, MCT_Handle_t** pMCT, uint32_t* pUICfg)
{
  pHandle->bDriveNum = bMCNum;
  pHandle->pMCI = pMCI;
  pHandle->pMCT = pMCT;
 8002dc4:	e9c0 2302 	strd	r2, r3, [r0, #8]
  pHandle->bDriveNum = bMCNum;
 8002dc8:	7101      	strb	r1, [r0, #4]
  pHandle->bSelectedDrive = 0u;
  pHandle->pUICfg = pUICfg;
 8002dca:	9b00      	ldr	r3, [sp, #0]
 8002dcc:	6103      	str	r3, [r0, #16]
  pHandle->bSelectedDrive = 0u;
 8002dce:	2100      	movs	r1, #0
 8002dd0:	7501      	strb	r1, [r0, #20]
}
 8002dd2:	4770      	bx	lr

08002dd4 <UI_SelectMC>:
  * @retval Boolean set to true if the bSelectMC is valid oterwise return false.
  */
__weak bool UI_SelectMC(UI_Handle_t *pHandle,uint8_t bSelectMC)
{
  bool retVal = true;
  if (bSelectMC  >= pHandle->bDriveNum)
 8002dd4:	7903      	ldrb	r3, [r0, #4]
 8002dd6:	428b      	cmp	r3, r1
  {
    retVal = false;
  }
  else
  {
    pHandle->bSelectedDrive = bSelectMC;
 8002dd8:	bf86      	itte	hi
 8002dda:	7501      	strbhi	r1, [r0, #20]
  bool retVal = true;
 8002ddc:	2001      	movhi	r0, #1
    retVal = false;
 8002dde:	2000      	movls	r0, #0
  }
  return retVal;
}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop

08002de4 <UI_GetSelectedMC>:
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak uint8_t UI_GetSelectedMC(UI_Handle_t *pHandle)
{
  return (pHandle->bSelectedDrive);
}
 8002de4:	7d00      	ldrb	r0, [r0, #20]
 8002de6:	4770      	bx	lr

08002de8 <UI_SetReg>:
  *         See MC_PROTOCOL_REG_xxx for code definition.
  * @param  wValue: New value to set.
  * @retval Return the currently selected MC, zero based, on which UI operates.
  */
__weak bool UI_SetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, int32_t wValue)
{
 8002de8:	b530      	push	{r4, r5, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8002dea:	6884      	ldr	r4, [r0, #8]
 8002dec:	7d03      	ldrb	r3, [r0, #20]
 8002dee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
{
 8002df2:	4614      	mov	r4, r2
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002df4:	68c2      	ldr	r2, [r0, #12]
{
 8002df6:	b083      	sub	sp, #12
  MCT_Handle_t * pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 8002df8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]

  bool retVal = true;
  switch (bRegID)
 8002dfc:	295b      	cmp	r1, #91	@ 0x5b
 8002dfe:	d85d      	bhi.n	8002ebc <UI_SetReg+0xd4>
 8002e00:	e8df f011 	tbh	[pc, r1, lsl #1]
 8002e04:	005c011f 	.word	0x005c011f
 8002e08:	0110005c 	.word	0x0110005c
 8002e0c:	010b005c 	.word	0x010b005c
 8002e10:	012e0106 	.word	0x012e0106
 8002e14:	00c60123 	.word	0x00c60123
 8002e18:	00e000c1 	.word	0x00e000c1
 8002e1c:	00d000d5 	.word	0x00d000d5
 8002e20:	010100cb 	.word	0x010100cb
 8002e24:	00a600e5 	.word	0x00a600e5
 8002e28:	005c005c 	.word	0x005c005c
 8002e2c:	0070008b 	.word	0x0070008b
 8002e30:	005c005c 	.word	0x005c005c
 8002e34:	005c005c 	.word	0x005c005c
 8002e38:	005c005c 	.word	0x005c005c
 8002e3c:	005c005c 	.word	0x005c005c
 8002e40:	005c005c 	.word	0x005c005c
 8002e44:	005c005c 	.word	0x005c005c
 8002e48:	005c005c 	.word	0x005c005c
 8002e4c:	005c005c 	.word	0x005c005c
 8002e50:	005c005c 	.word	0x005c005c
 8002e54:	005c005c 	.word	0x005c005c
 8002e58:	005c005c 	.word	0x005c005c
 8002e5c:	005c005c 	.word	0x005c005c
 8002e60:	005c005c 	.word	0x005c005c
 8002e64:	005c005c 	.word	0x005c005c
 8002e68:	005c005c 	.word	0x005c005c
 8002e6c:	005c005c 	.word	0x005c005c
 8002e70:	005c005c 	.word	0x005c005c
 8002e74:	005c005c 	.word	0x005c005c
 8002e78:	005c005c 	.word	0x005c005c
 8002e7c:	005c005c 	.word	0x005c005c
 8002e80:	005c005c 	.word	0x005c005c
 8002e84:	006b005c 	.word	0x006b005c
 8002e88:	005c005c 	.word	0x005c005c
 8002e8c:	005c005c 	.word	0x005c005c
 8002e90:	005c005c 	.word	0x005c005c
 8002e94:	005c005c 	.word	0x005c005c
 8002e98:	005c005c 	.word	0x005c005c
 8002e9c:	005c005c 	.word	0x005c005c
 8002ea0:	005c005c 	.word	0x005c005c
 8002ea4:	005c005c 	.word	0x005c005c
 8002ea8:	005c005c 	.word	0x005c005c
 8002eac:	005c005c 	.word	0x005c005c
 8002eb0:	005c005c 	.word	0x005c005c
 8002eb4:	005c005c 	.word	0x005c005c
 8002eb8:	005f005c 	.word	0x005f005c
 8002ebc:	2000      	movs	r0, #0
    retVal = false;
    break;
  }

  return retVal;
}
 8002ebe:	b003      	add	sp, #12
 8002ec0:	bd30      	pop	{r4, r5, pc}
      MCI_ExecSpeedRamp(pMCI,(int16_t)((wValue*SPEED_UNIT)/_RPM),0);
 8002ec2:	4978      	ldr	r1, [pc, #480]	@ (80030a4 <UI_SetReg+0x2bc>)
 8002ec4:	fb81 3104 	smull	r3, r1, r1, r4
 8002ec8:	eba1 71e4 	sub.w	r1, r1, r4, asr #31
 8002ecc:	2200      	movs	r2, #0
 8002ece:	b209      	sxth	r1, r1
 8002ed0:	4628      	mov	r0, r5
 8002ed2:	f7fd ff25 	bl	8000d20 <MCI_ExecSpeedRamp>
  bool retVal = true;
 8002ed6:	2001      	movs	r0, #1
 8002ed8:	e7f1      	b.n	8002ebe <UI_SetReg+0xd6>
      MCI_SetIdref(pMCI,(int16_t)wValue);
 8002eda:	b221      	sxth	r1, r4
 8002edc:	4628      	mov	r0, r5
 8002ede:	f7fe f827 	bl	8000f30 <MCI_SetIdref>
    break;
 8002ee2:	e7f8      	b.n	8002ed6 <UI_SetReg+0xee>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002ee4:	6901      	ldr	r1, [r0, #16]
 8002ee6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002eea:	0f19      	lsrs	r1, r3, #28
 8002eec:	2909      	cmp	r1, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002eee:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002ef2:	f000 80ba 	beq.w	800306a <UI_SetReg+0x282>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002ef6:	2b09      	cmp	r3, #9
 8002ef8:	d1ed      	bne.n	8002ed6 <UI_SetReg+0xee>
        pSPD = pMCT->pSpeedSensorAux;
 8002efa:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8002efc:	2d00      	cmp	r5, #0
 8002efe:	d0ea      	beq.n	8002ed6 <UI_SetReg+0xee>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 8002f00:	aa01      	add	r2, sp, #4
 8002f02:	f10d 0102 	add.w	r1, sp, #2
 8002f06:	4628      	mov	r0, r5
 8002f08:	f006 f900 	bl	800910c <STO_GetPLLGains>
        STO_SetPLLGains((STO_PLL_Handle_t*)pSPD,(int16_t)wValue,hIgain);
 8002f0c:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002f10:	b221      	sxth	r1, r4
 8002f12:	4628      	mov	r0, r5
 8002f14:	f006 f908 	bl	8009128 <STO_SetPLLGains>
    break;
 8002f18:	e7dd      	b.n	8002ed6 <UI_SetReg+0xee>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002f1a:	6901      	ldr	r1, [r0, #16]
 8002f1c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f20:	0f19      	lsrs	r1, r3, #28
 8002f22:	2909      	cmp	r1, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f24:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f28:	f000 80ad 	beq.w	8003086 <UI_SetReg+0x29e>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f2c:	2b09      	cmp	r3, #9
 8002f2e:	d1d2      	bne.n	8002ed6 <UI_SetReg+0xee>
        pSPD = pMCT->pSpeedSensorAux;
 8002f30:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8002f32:	2d00      	cmp	r5, #0
 8002f34:	d0cf      	beq.n	8002ed6 <UI_SetReg+0xee>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 8002f36:	aa01      	add	r2, sp, #4
 8002f38:	f10d 0102 	add.w	r1, sp, #2
 8002f3c:	4628      	mov	r0, r5
 8002f3e:	f006 f8e5 	bl	800910c <STO_GetPLLGains>
        STO_SetPLLGains((STO_PLL_Handle_t*)pSPD,hPgain,(int16_t)wValue);
 8002f42:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8002f46:	b222      	sxth	r2, r4
 8002f48:	4628      	mov	r0, r5
 8002f4a:	f006 f8ed 	bl	8009128 <STO_SetPLLGains>
    break;
 8002f4e:	e7c2      	b.n	8002ed6 <UI_SetReg+0xee>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002f50:	6901      	ldr	r1, [r0, #16]
 8002f52:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f56:	0f19      	lsrs	r1, r3, #28
 8002f58:	2909      	cmp	r1, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f5a:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f5e:	f000 808d 	beq.w	800307c <UI_SetReg+0x294>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002f62:	2b09      	cmp	r3, #9
 8002f64:	d1b7      	bne.n	8002ed6 <UI_SetReg+0xee>
        pSPD = pMCT->pSpeedSensorAux;
 8002f66:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8002f68:	2d00      	cmp	r5, #0
 8002f6a:	d0b4      	beq.n	8002ed6 <UI_SetReg+0xee>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 8002f6c:	aa01      	add	r2, sp, #4
 8002f6e:	f10d 0102 	add.w	r1, sp, #2
 8002f72:	4628      	mov	r0, r5
 8002f74:	f006 f8be 	bl	80090f4 <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains((STO_PLL_Handle_t*)pSPD,hC1,(int16_t)wValue);
 8002f78:	f9bd 1002 	ldrsh.w	r1, [sp, #2]
 8002f7c:	b222      	sxth	r2, r4
 8002f7e:	4628      	mov	r0, r5
 8002f80:	f006 f8c0 	bl	8009104 <STO_PLL_SetObserverGains>
    break;
 8002f84:	e7a7      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDIq,(int16_t)wValue);
 8002f86:	6850      	ldr	r0, [r2, #4]
 8002f88:	b221      	sxth	r1, r4
 8002f8a:	f004 f94f 	bl	800722c <PID_SetKI>
    break;
 8002f8e:	e7a2      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKP(pMCT->pPIDIq,(int16_t)wValue);
 8002f90:	6850      	ldr	r0, [r2, #4]
 8002f92:	b221      	sxth	r1, r4
 8002f94:	f004 f948 	bl	8007228 <PID_SetKP>
    break;
 8002f98:	e79d      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDId,(int16_t)wValue);
 8002f9a:	6890      	ldr	r0, [r2, #8]
 8002f9c:	b221      	sxth	r1, r4
 8002f9e:	f004 f945 	bl	800722c <PID_SetKI>
    break;
 8002fa2:	e798      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKP(pMCT->pPIDId,(int16_t)wValue);
 8002fa4:	6890      	ldr	r0, [r2, #8]
 8002fa6:	b221      	sxth	r1, r4
 8002fa8:	f004 f93e 	bl	8007228 <PID_SetKP>
    break;
 8002fac:	e793      	b.n	8002ed6 <UI_SetReg+0xee>
      currComp = MCI_GetIqdref(pMCI);
 8002fae:	4628      	mov	r0, r5
 8002fb0:	f7fd ff90 	bl	8000ed4 <MCI_GetIqdref>
 8002fb4:	9001      	str	r0, [sp, #4]
      currComp.d = (int16_t)wValue;
 8002fb6:	f8ad 4006 	strh.w	r4, [sp, #6]
      MCI_SetCurrentReferences(pMCI,currComp);
 8002fba:	9901      	ldr	r1, [sp, #4]
 8002fbc:	4628      	mov	r0, r5
 8002fbe:	f7fd fec3 	bl	8000d48 <MCI_SetCurrentReferences>
    break;
 8002fc2:	e788      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDIq,(int16_t)wValue);
 8002fc4:	6850      	ldr	r0, [r2, #4]
 8002fc6:	b221      	sxth	r1, r4
 8002fc8:	f004 f940 	bl	800724c <PID_SetKD>
    break;
 8002fcc:	e783      	b.n	8002ed6 <UI_SetReg+0xee>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8002fce:	6901      	ldr	r1, [r0, #16]
 8002fd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002fd4:	0f19      	lsrs	r1, r3, #28
 8002fd6:	2909      	cmp	r1, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002fd8:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002fdc:	d04a      	beq.n	8003074 <UI_SetReg+0x28c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8002fde:	2b09      	cmp	r3, #9
 8002fe0:	f47f af79 	bne.w	8002ed6 <UI_SetReg+0xee>
        pSPD = pMCT->pSpeedSensorAux;
 8002fe4:	69d5      	ldr	r5, [r2, #28]
      if (pSPD != MC_NULL)
 8002fe6:	2d00      	cmp	r5, #0
 8002fe8:	f43f af75 	beq.w	8002ed6 <UI_SetReg+0xee>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 8002fec:	aa01      	add	r2, sp, #4
 8002fee:	f10d 0102 	add.w	r1, sp, #2
 8002ff2:	4628      	mov	r0, r5
 8002ff4:	f006 f87e 	bl	80090f4 <STO_PLL_GetObserverGains>
        STO_PLL_SetObserverGains((STO_PLL_Handle_t*)pSPD,(int16_t)wValue,hC2);
 8002ff8:	f9bd 2004 	ldrsh.w	r2, [sp, #4]
 8002ffc:	b221      	sxth	r1, r4
 8002ffe:	4628      	mov	r0, r5
 8003000:	f006 f880 	bl	8009104 <STO_PLL_SetObserverGains>
    break;
 8003004:	e767      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDId,(int16_t)wValue);
 8003006:	6890      	ldr	r0, [r2, #8]
 8003008:	b221      	sxth	r1, r4
 800300a:	f004 f91f 	bl	800724c <PID_SetKD>
    break;
 800300e:	e762      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKI(pMCT->pPIDSpeed,(int16_t)wValue);
 8003010:	6810      	ldr	r0, [r2, #0]
 8003012:	b221      	sxth	r1, r4
 8003014:	f004 f90a 	bl	800722c <PID_SetKI>
    break;
 8003018:	e75d      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKP(pMCT->pPIDSpeed,(int16_t)wValue);
 800301a:	6810      	ldr	r0, [r2, #0]
 800301c:	b221      	sxth	r1, r4
 800301e:	f004 f903 	bl	8007228 <PID_SetKP>
    break;
 8003022:	e758      	b.n	8002ed6 <UI_SetReg+0xee>
      if ((STC_Modality_t)wValue == STC_TORQUE_MODE)
 8003024:	f014 04ff 	ands.w	r4, r4, #255	@ 0xff
 8003028:	d032      	beq.n	8003090 <UI_SetReg+0x2a8>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 800302a:	2c01      	cmp	r4, #1
 800302c:	f47f af53 	bne.w	8002ed6 <UI_SetReg+0xee>
        MCI_ExecSpeedRamp(pMCI, MCI_GetMecSpeedRefUnit(pMCI),0);
 8003030:	4628      	mov	r0, r5
 8003032:	f7fd ff21 	bl	8000e78 <MCI_GetMecSpeedRefUnit>
 8003036:	2200      	movs	r2, #0
 8003038:	4601      	mov	r1, r0
 800303a:	4628      	mov	r0, r5
 800303c:	f7fd fe70 	bl	8000d20 <MCI_ExecSpeedRamp>
 8003040:	e749      	b.n	8002ed6 <UI_SetReg+0xee>
      retVal = UI_SelectMC(pHandle,(uint8_t)wValue);
 8003042:	b2e1      	uxtb	r1, r4
 8003044:	f7ff fec6 	bl	8002dd4 <UI_SelectMC>
    break;
 8003048:	e739      	b.n	8002ebe <UI_SetReg+0xd6>
      currComp = MCI_GetIqdref(pMCI);
 800304a:	4628      	mov	r0, r5
 800304c:	f7fd ff42 	bl	8000ed4 <MCI_GetIqdref>
 8003050:	9001      	str	r0, [sp, #4]
      currComp.q = (int16_t)wValue;
 8003052:	f8ad 4004 	strh.w	r4, [sp, #4]
      MCI_SetCurrentReferences(pMCI,currComp);
 8003056:	9901      	ldr	r1, [sp, #4]
 8003058:	4628      	mov	r0, r5
 800305a:	f7fd fe75 	bl	8000d48 <MCI_SetCurrentReferences>
    break;
 800305e:	e73a      	b.n	8002ed6 <UI_SetReg+0xee>
      PID_SetKD(pMCT->pPIDSpeed,(int16_t)wValue);
 8003060:	6810      	ldr	r0, [r2, #0]
 8003062:	b221      	sxth	r1, r4
 8003064:	f004 f8f2 	bl	800724c <PID_SetKD>
    break;
 8003068:	e735      	b.n	8002ed6 <UI_SetReg+0xee>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800306a:	2b09      	cmp	r3, #9
 800306c:	f43f af45 	beq.w	8002efa <UI_SetReg+0x112>
        pSPD = pMCT->pSpeedSensorMain;
 8003070:	6995      	ldr	r5, [r2, #24]
 8003072:	e743      	b.n	8002efc <UI_SetReg+0x114>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003074:	2b09      	cmp	r3, #9
 8003076:	d0b5      	beq.n	8002fe4 <UI_SetReg+0x1fc>
        pSPD = pMCT->pSpeedSensorMain;
 8003078:	6995      	ldr	r5, [r2, #24]
 800307a:	e7b4      	b.n	8002fe6 <UI_SetReg+0x1fe>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800307c:	2b09      	cmp	r3, #9
 800307e:	f43f af72 	beq.w	8002f66 <UI_SetReg+0x17e>
        pSPD = pMCT->pSpeedSensorMain;
 8003082:	6995      	ldr	r5, [r2, #24]
 8003084:	e770      	b.n	8002f68 <UI_SetReg+0x180>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003086:	2b09      	cmp	r3, #9
 8003088:	f43f af52 	beq.w	8002f30 <UI_SetReg+0x148>
        pSPD = pMCT->pSpeedSensorMain;
 800308c:	6995      	ldr	r5, [r2, #24]
 800308e:	e750      	b.n	8002f32 <UI_SetReg+0x14a>
        MCI_ExecTorqueRamp(pMCI, MCI_GetTeref(pMCI),0);
 8003090:	4628      	mov	r0, r5
 8003092:	f7fd ff49 	bl	8000f28 <MCI_GetTeref>
 8003096:	4622      	mov	r2, r4
 8003098:	4601      	mov	r1, r0
 800309a:	4628      	mov	r0, r5
 800309c:	f7fd fe4a 	bl	8000d34 <MCI_ExecTorqueRamp>
      if ((STC_Modality_t)wValue == STC_SPEED_MODE)
 80030a0:	e719      	b.n	8002ed6 <UI_SetReg+0xee>
 80030a2:	bf00      	nop
 80030a4:	2aaaaaab 	.word	0x2aaaaaab

080030a8 <UI_GetReg>:

/* Used to execute a GetReg command coming from the user. */
__weak int32_t UI_GetReg(UI_Handle_t *pHandle, MC_Protocol_REG_t bRegID, bool * success)
{
 80030a8:	b530      	push	{r4, r5, lr}
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80030aa:	68c4      	ldr	r4, [r0, #12]
 80030ac:	7d03      	ldrb	r3, [r0, #20]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80030ae:	6885      	ldr	r5, [r0, #8]
  MCT_Handle_t* pMCT = pHandle->pMCT[pHandle->bSelectedDrive];
 80030b0:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80030b4:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
{
 80030b8:	b091      	sub	sp, #68	@ 0x44

  int32_t bRetVal = 0;

  if ( success != (bool *) 0 )
 80030ba:	2a00      	cmp	r2, #0
 80030bc:	f000 808b 	beq.w	80031d6 <UI_GetReg+0x12e>
  {
    *success = true;
 80030c0:	f04f 0c01 	mov.w	ip, #1
 80030c4:	f882 c000 	strb.w	ip, [r2]
  }

  switch (bRegID)
 80030c8:	2981      	cmp	r1, #129	@ 0x81
 80030ca:	f200 8111 	bhi.w	80032f0 <UI_GetReg+0x248>
 80030ce:	e8df f011 	tbh	[pc, r1, lsl #1]
 80030d2:	0174      	.short	0x0174
 80030d4:	0129012d 	.word	0x0129012d
 80030d8:	01590160 	.word	0x01590160
 80030dc:	016c0170 	.word	0x016c0170
 80030e0:	01130155 	.word	0x01130155
 80030e4:	021c0151 	.word	0x021c0151
 80030e8:	01090218 	.word	0x01090218
 80030ec:	01680125 	.word	0x01680125
 80030f0:	01420164 	.word	0x01420164
 80030f4:	010f0133 	.word	0x010f0133
 80030f8:	0203010f 	.word	0x0203010f
 80030fc:	010f01ee 	.word	0x010f01ee
 8003100:	010f010f 	.word	0x010f010f
 8003104:	01e601ea 	.word	0x01e601ea
 8003108:	010f01e2 	.word	0x010f01e2
 800310c:	01db010f 	.word	0x01db010f
 8003110:	0118011d 	.word	0x0118011d
 8003114:	0239010f 	.word	0x0239010f
 8003118:	022f0234 	.word	0x022f0234
 800311c:	0225022a 	.word	0x0225022a
 8003120:	0118011d 	.word	0x0118011d
 8003124:	01090113 	.word	0x01090113
 8003128:	01a50220 	.word	0x01a50220
 800312c:	025201a0 	.word	0x025201a0
 8003130:	010f010f 	.word	0x010f010f
 8003134:	02570240 	.word	0x02570240
 8003138:	0296018c 	.word	0x0296018c
 800313c:	02700283 	.word	0x02700283
 8003140:	010f010f 	.word	0x010f010f
 8003144:	010f010f 	.word	0x010f010f
 8003148:	010f010f 	.word	0x010f010f
 800314c:	010f010f 	.word	0x010f010f
 8003150:	01d40269 	.word	0x01d40269
 8003154:	01be0109 	.word	0x01be0109
 8003158:	010f01aa 	.word	0x010f01aa
 800315c:	010f010f 	.word	0x010f010f
 8003160:	010f010f 	.word	0x010f010f
 8003164:	010f010f 	.word	0x010f010f
 8003168:	010f010f 	.word	0x010f010f
 800316c:	010f010f 	.word	0x010f010f
 8003170:	010f010f 	.word	0x010f010f
 8003174:	010f010f 	.word	0x010f010f
 8003178:	010f010f 	.word	0x010f010f
 800317c:	010f010f 	.word	0x010f010f
 8003180:	010f010f 	.word	0x010f010f
 8003184:	010f010f 	.word	0x010f010f
 8003188:	010f017f 	.word	0x010f017f
 800318c:	010f010f 	.word	0x010f010f
 8003190:	010f010f 	.word	0x010f010f
 8003194:	010f010f 	.word	0x010f010f
 8003198:	010f010f 	.word	0x010f010f
 800319c:	010f010f 	.word	0x010f010f
 80031a0:	010f010f 	.word	0x010f010f
 80031a4:	010f010f 	.word	0x010f010f
 80031a8:	010f010f 	.word	0x010f010f
 80031ac:	017b010f 	.word	0x017b010f
 80031b0:	01d20177 	.word	0x01d20177
 80031b4:	0122010f 	.word	0x0122010f
 80031b8:	010f0122 	.word	0x010f0122
 80031bc:	010f010f 	.word	0x010f010f
 80031c0:	010f010f 	.word	0x010f010f
 80031c4:	010f010f 	.word	0x010f010f
 80031c8:	010f010f 	.word	0x010f010f
 80031cc:	010f010f 	.word	0x010f010f
 80031d0:	010f010f 	.word	0x010f010f
 80031d4:	0111      	.short	0x0111
 80031d6:	2981      	cmp	r1, #129	@ 0x81
 80031d8:	f200 808c 	bhi.w	80032f4 <UI_GetReg+0x24c>
 80031dc:	e8df f011 	tbh	[pc, r1, lsl #1]
 80031e0:	00a600ed 	.word	0x00a600ed
 80031e4:	00d900a2 	.word	0x00d900a2
 80031e8:	00e900d2 	.word	0x00e900d2
 80031ec:	00ce00e5 	.word	0x00ce00e5
 80031f0:	00ca008c 	.word	0x00ca008c
 80031f4:	01910195 	.word	0x01910195
 80031f8:	009e0082 	.word	0x009e0082
 80031fc:	00dd00e1 	.word	0x00dd00e1
 8003200:	00ac00bb 	.word	0x00ac00bb
 8003204:	008a008a 	.word	0x008a008a
 8003208:	0167017c 	.word	0x0167017c
 800320c:	008a008a 	.word	0x008a008a
 8003210:	0163008a 	.word	0x0163008a
 8003214:	015b015f 	.word	0x015b015f
 8003218:	008a008a 	.word	0x008a008a
 800321c:	00960154 	.word	0x00960154
 8003220:	008a0091 	.word	0x008a0091
 8003224:	01ad01b2 	.word	0x01ad01b2
 8003228:	01a301a8 	.word	0x01a301a8
 800322c:	0096019e 	.word	0x0096019e
 8003230:	008c0091 	.word	0x008c0091
 8003234:	01990082 	.word	0x01990082
 8003238:	0119011e 	.word	0x0119011e
 800323c:	008a01cb 	.word	0x008a01cb
 8003240:	01b9008a 	.word	0x01b9008a
 8003244:	010501d0 	.word	0x010501d0
 8003248:	01fc020f 	.word	0x01fc020f
 800324c:	008a01e9 	.word	0x008a01e9
 8003250:	008a008a 	.word	0x008a008a
 8003254:	008a008a 	.word	0x008a008a
 8003258:	008a008a 	.word	0x008a008a
 800325c:	01e2008a 	.word	0x01e2008a
 8003260:	0082014d 	.word	0x0082014d
 8003264:	01230137 	.word	0x01230137
 8003268:	008a008a 	.word	0x008a008a
 800326c:	008a008a 	.word	0x008a008a
 8003270:	008a008a 	.word	0x008a008a
 8003274:	008a008a 	.word	0x008a008a
 8003278:	008a008a 	.word	0x008a008a
 800327c:	008a008a 	.word	0x008a008a
 8003280:	008a008a 	.word	0x008a008a
 8003284:	008a008a 	.word	0x008a008a
 8003288:	008a008a 	.word	0x008a008a
 800328c:	008a008a 	.word	0x008a008a
 8003290:	008a008a 	.word	0x008a008a
 8003294:	00f8008a 	.word	0x00f8008a
 8003298:	008a008a 	.word	0x008a008a
 800329c:	008a008a 	.word	0x008a008a
 80032a0:	008a008a 	.word	0x008a008a
 80032a4:	008a008a 	.word	0x008a008a
 80032a8:	008a008a 	.word	0x008a008a
 80032ac:	008a008a 	.word	0x008a008a
 80032b0:	008a008a 	.word	0x008a008a
 80032b4:	008a008a 	.word	0x008a008a
 80032b8:	008a008a 	.word	0x008a008a
 80032bc:	00f000f4 	.word	0x00f000f4
 80032c0:	008a014b 	.word	0x008a014b
 80032c4:	009b009b 	.word	0x009b009b
 80032c8:	008a008a 	.word	0x008a008a
 80032cc:	008a008a 	.word	0x008a008a
 80032d0:	008a008a 	.word	0x008a008a
 80032d4:	008a008a 	.word	0x008a008a
 80032d8:	008a008a 	.word	0x008a008a
 80032dc:	008a008a 	.word	0x008a008a
 80032e0:	008a008a 	.word	0x008a008a
    }
    break;

    case MC_PROTOCOL_REG_I_D_REF:
    {
      bRetVal = MCI_GetIqdref(pMCI).d;
 80032e4:	4628      	mov	r0, r5
 80032e6:	f7fd fdf5 	bl	8000ed4 <MCI_GetIqdref>
 80032ea:	1400      	asrs	r0, r0, #16
      }
	}
    break;
  }
  return bRetVal;
}
 80032ec:	b011      	add	sp, #68	@ 0x44
 80032ee:	bd30      	pop	{r4, r5, pc}
        *success = false;
 80032f0:	2300      	movs	r3, #0
 80032f2:	7013      	strb	r3, [r2, #0]
      bRetVal = (uint32_t) 0;
 80032f4:	2000      	movs	r0, #0
 80032f6:	e7f9      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIqdref(pMCI).q;
 80032f8:	4628      	mov	r0, r5
 80032fa:	f7fd fdeb 	bl	8000ed4 <MCI_GetIqdref>
 80032fe:	b200      	sxth	r0, r0
    break;
 8003300:	e7f4      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).d;
 8003302:	4628      	mov	r0, r5
 8003304:	f7fd fdd8 	bl	8000eb8 <MCI_GetIqd>
 8003308:	1400      	asrs	r0, r0, #16
    break;
 800330a:	e7ef      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIqd(pMCI).q;
 800330c:	4628      	mov	r0, r5
 800330e:	f7fd fdd3 	bl	8000eb8 <MCI_GetIqd>
 8003312:	b200      	sxth	r0, r0
    break;
 8003314:	e7ea      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = CTRBDID;
 8003316:	f242 701f 	movw	r0, #10015	@ 0x271f
  return bRetVal;
 800331a:	e7e7      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDId);
 800331c:	68a0      	ldr	r0, [r4, #8]
 800331e:	f003 ff87 	bl	8007230 <PID_GetKP>
    break;
 8003322:	e7e3      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetState(pMCT->pStateMachine);
 8003324:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003326:	f005 fc55 	bl	8008bd4 <STM_GetState>
	break;
 800332a:	e7df      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 800332c:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
}
 800332e:	b011      	add	sp, #68	@ 0x44
 8003330:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
      bRetVal = (int32_t)STM_GetFaultState(pMCT->pStateMachine);
 8003334:	f005 bc5c 	b.w	8008bf0 <STM_GetFaultState>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003338:	6902      	ldr	r2, [r0, #16]
 800333a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800333e:	0f1a      	lsrs	r2, r3, #28
 8003340:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003342:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003346:	f000 81a9 	beq.w	800369c <UI_GetReg+0x5f4>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800334a:	2b09      	cmp	r3, #9
 800334c:	f000 819d 	beq.w	800368a <UI_GetReg+0x5e2>
      bRetVal = (int32_t)hIgain;
 8003350:	f9bd 003c 	ldrsh.w	r0, [sp, #60]	@ 0x3c
    break;
 8003354:	e7ca      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003356:	6902      	ldr	r2, [r0, #16]
 8003358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800335c:	0f1a      	lsrs	r2, r3, #28
 800335e:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003360:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003364:	f000 81a7 	beq.w	80036b6 <UI_GetReg+0x60e>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003368:	2b09      	cmp	r3, #9
 800336a:	f000 819b 	beq.w	80036a4 <UI_GetReg+0x5fc>
      bRetVal = (int32_t)hPgain;
 800336e:	f9bd 0038 	ldrsh.w	r0, [sp, #56]	@ 0x38
    break;
 8003372:	e7bb      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDIq);
 8003374:	6860      	ldr	r0, [r4, #4]
 8003376:	f003 ff5b 	bl	8007230 <PID_GetKP>
    break;
 800337a:	e7b7      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDSpeed);
 800337c:	6820      	ldr	r0, [r4, #0]
 800337e:	f003 ff67 	bl	8007250 <PID_GetKD>
    break;
 8003382:	e7b3      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI)*_RPM)/SPEED_UNIT);
 8003384:	4628      	mov	r0, r5
 8003386:	f7fd fd77 	bl	8000e78 <MCI_GetMecSpeedRefUnit>
 800338a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800338e:	0040      	lsls	r0, r0, #1
    break;
 8003390:	e7ac      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)MCI_GetControlMode(pMCI);
 8003392:	4628      	mov	r0, r5
 8003394:	f7fd fd38 	bl	8000e08 <MCI_GetControlMode>
    break;
 8003398:	e7a8      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDId);
 800339a:	68a0      	ldr	r0, [r4, #8]
 800339c:	f003 ff58 	bl	8007250 <PID_GetKD>
    break;
 80033a0:	e7a4      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDId);
 80033a2:	68a0      	ldr	r0, [r4, #8]
 80033a4:	f003 ff48 	bl	8007238 <PID_GetKI>
    break;
 80033a8:	e7a0      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDSpeed);
 80033aa:	6820      	ldr	r0, [r4, #0]
 80033ac:	f003 ff44 	bl	8007238 <PID_GetKI>
    break;
 80033b0:	e79c      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKP(pMCT->pPIDSpeed);
 80033b2:	6820      	ldr	r0, [r4, #0]
 80033b4:	f003 ff3c 	bl	8007230 <PID_GetKP>
    break;
 80033b8:	e798      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)UI_GetSelectedMC(pHandle);
 80033ba:	f7ff fd13 	bl	8002de4 <UI_GetSelectedMC>
    break;
 80033be:	e795      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKIDivisor(pMCT->pPIDSpeed);
 80033c0:	6820      	ldr	r0, [r4, #0]
 80033c2:	f003 ff41 	bl	8007248 <PID_GetKIDivisor>
    break;
 80033c6:	e791      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKPDivisor(pMCT->pPIDSpeed);
 80033c8:	6820      	ldr	r0, [r4, #0]
 80033ca:	f003 ff3b 	bl	8007244 <PID_GetKPDivisor>
    break;
 80033ce:	e78d      	b.n	80032ec <UI_GetReg+0x244>
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 80033d0:	4628      	mov	r0, r5
 80033d2:	f7fd fd19 	bl	8000e08 <MCI_GetControlMode>
 80033d6:	2801      	cmp	r0, #1
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 80033d8:	4628      	mov	r0, r5
      if (MCI_GetControlMode(pMCI) == STC_SPEED_MODE)
 80033da:	f000 8147 	beq.w	800366c <UI_GetReg+0x5c4>
      bRetVal = (int32_t)((MCI_GetMecSpeedRefUnit(pMCI) * _RPM)/SPEED_UNIT) ;
 80033de:	f7fd fd4b 	bl	8000e78 <MCI_GetMecSpeedRefUnit>
 80033e2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80033e6:	0040      	lsls	r0, r0, #1
 80033e8:	e780      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80033ea:	6902      	ldr	r2, [r0, #16]
 80033ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80033f0:	0f1a      	lsrs	r2, r3, #28
 80033f2:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80033f4:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80033f8:	f000 812a 	beq.w	8003650 <UI_GetReg+0x5a8>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80033fc:	2b09      	cmp	r3, #9
 80033fe:	f47f af79 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003402:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003404:	2800      	cmp	r0, #0
 8003406:	f43f af75 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetEstimatedCurrent((STO_PLL_Handle_t*)pSPD).alpha;
 800340a:	f005 fe61 	bl	80090d0 <STO_PLL_GetEstimatedCurrent>
 800340e:	b200      	sxth	r0, r0
 8003410:	e76c      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).alpha;
 8003412:	4628      	mov	r0, r5
 8003414:	f7fd fd7a 	bl	8000f0c <MCI_GetValphabeta>
 8003418:	b200      	sxth	r0, r0
    break;
 800341a:	e767      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetVqd(pMCI).d;
 800341c:	4628      	mov	r0, r5
 800341e:	f7fd fd67 	bl	8000ef0 <MCI_GetVqd>
 8003422:	1400      	asrs	r0, r0, #16
    break;
 8003424:	e762      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003426:	6902      	ldr	r2, [r0, #16]
 8003428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800342c:	0f1a      	lsrs	r2, r3, #28
 800342e:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003430:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003434:	f000 8111 	beq.w	800365a <UI_GetReg+0x5b2>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003438:	2b09      	cmp	r3, #9
 800343a:	f47f af5b 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 800343e:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003440:	2800      	cmp	r0, #0
 8003442:	f43f af57 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetObservedBemfLevel((STO_PLL_Handle_t*)pSPD) >> 16;
 8003446:	f005 fe8b 	bl	8009160 <STO_PLL_GetObservedBemfLevel>
 800344a:	1400      	asrs	r0, r0, #16
 800344c:	e74e      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 800344e:	6902      	ldr	r2, [r0, #16]
 8003450:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003454:	0f1a      	lsrs	r2, r3, #28
 8003456:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003458:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800345c:	f000 80e6 	beq.w	800362c <UI_GetReg+0x584>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003460:	2b09      	cmp	r3, #9
 8003462:	f47f af47 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003466:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003468:	2800      	cmp	r0, #0
 800346a:	f43f af43 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetEstimatedBemfLevel((STO_PLL_Handle_t*)pSPD) >> 16;
 800346e:	f005 fe73 	bl	8009158 <STO_PLL_GetEstimatedBemfLevel>
 8003472:	1400      	asrs	r0, r0, #16
 8003474:	e73a      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)(MC_UID);
 8003476:	4892      	ldr	r0, [pc, #584]	@ (80036c0 <UI_GetReg+0x618>)
 8003478:	e738      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (STC_GetMinAppNegativeMecSpeedUnit(pMCT->pSpeednTorqueCtrl)  * _RPM)/SPEED_UNIT ;
 800347a:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800347c:	f005 faee 	bl	8008a5c <STC_GetMinAppNegativeMecSpeedUnit>
 8003480:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003484:	0040      	lsls	r0, r0, #1
    break;
 8003486:	e731      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)((MCI_GetAvrgMecSpeedUnit(pMCI) * _RPM)/SPEED_UNIT);
 8003488:	4628      	mov	r0, r5
 800348a:	f7fd fced 	bl	8000e68 <MCI_GetAvrgMecSpeedUnit>
 800348e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003492:	0040      	lsls	r0, r0, #1
    break;
 8003494:	e72a      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MPM_GetAvrgElMotorPowerW(pMCT->pMPM);
 8003496:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003498:	f003 fe64 	bl	8007164 <MPM_GetAvrgElMotorPowerW>
    break;
 800349c:	e726      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)NTC_GetAvTemp_C(pMCT->pTemperatureSensor);
 800349e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80034a0:	f003 fea4 	bl	80071ec <NTC_GetAvTemp_C>
    break;
 80034a4:	e722      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)VBS_GetAvBusVoltage_V(pMCT->pBusVoltageSensor);
 80034a6:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80034a8:	f003 fdd2 	bl	8007050 <VBS_GetAvBusVoltage_V>
    break;
 80034ac:	e71e      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80034ae:	6902      	ldr	r2, [r0, #16]
 80034b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034b4:	0f1a      	lsrs	r2, r3, #28
 80034b6:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034b8:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034bc:	f000 80e0 	beq.w	8003680 <UI_GetReg+0x5d8>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034c0:	2b09      	cmp	r3, #9
 80034c2:	f47f af54 	bne.w	800336e <UI_GetReg+0x2c6>
        pSPD = pMCT->pSpeedSensorAux;
 80034c6:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 80034c8:	2800      	cmp	r0, #0
 80034ca:	f43f af50 	beq.w	800336e <UI_GetReg+0x2c6>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 80034ce:	aa0f      	add	r2, sp, #60	@ 0x3c
 80034d0:	a90e      	add	r1, sp, #56	@ 0x38
 80034d2:	f005 fe1b 	bl	800910c <STO_GetPLLGains>
 80034d6:	e74a      	b.n	800336e <UI_GetReg+0x2c6>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80034d8:	6902      	ldr	r2, [r0, #16]
 80034da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034de:	0f1a      	lsrs	r2, r3, #28
 80034e0:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034e2:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034e6:	f000 80aa 	beq.w	800363e <UI_GetReg+0x596>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80034ea:	2b09      	cmp	r3, #9
 80034ec:	f47f af30 	bne.w	8003350 <UI_GetReg+0x2a8>
        pSPD = pMCT->pSpeedSensorAux;
 80034f0:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 80034f2:	2800      	cmp	r0, #0
 80034f4:	f43f af2c 	beq.w	8003350 <UI_GetReg+0x2a8>
        STO_GetPLLGains((STO_PLL_Handle_t*)pSPD,&hPgain,&hIgain);
 80034f8:	aa0f      	add	r2, sp, #60	@ 0x3c
 80034fa:	a90e      	add	r1, sp, #56	@ 0x38
 80034fc:	f005 fe06 	bl	800910c <STO_GetPLLGains>
 8003500:	e726      	b.n	8003350 <UI_GetReg+0x2a8>
      bRetVal = (int32_t)PID_GetKD(pMCT->pPIDIq);
 8003502:	6860      	ldr	r0, [r4, #4]
 8003504:	f003 fea4 	bl	8007250 <PID_GetKD>
    break;
 8003508:	e6f0      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (int32_t)PID_GetKI(pMCT->pPIDIq);
 800350a:	6860      	ldr	r0, [r4, #4]
 800350c:	f003 fe94 	bl	8007238 <PID_GetKI>
    break;
 8003510:	e6ec      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetVqd(pMCI).q;
 8003512:	4628      	mov	r0, r5
 8003514:	f7fd fcec 	bl	8000ef0 <MCI_GetVqd>
 8003518:	b200      	sxth	r0, r0
    break;
 800351a:	e6e7      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).beta;
 800351c:	4628      	mov	r0, r5
 800351e:	f7fd fcbd 	bl	8000e9c <MCI_GetIalphabeta>
 8003522:	1400      	asrs	r0, r0, #16
    break;
 8003524:	e6e2      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIalphabeta(pMCI).alpha;
 8003526:	4628      	mov	r0, r5
 8003528:	f7fd fcb8 	bl	8000e9c <MCI_GetIalphabeta>
 800352c:	b200      	sxth	r0, r0
    break;
 800352e:	e6dd      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).b;
 8003530:	4628      	mov	r0, r5
 8003532:	f7fd fca5 	bl	8000e80 <MCI_GetIab>
 8003536:	1400      	asrs	r0, r0, #16
    break;
 8003538:	e6d8      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetIab(pMCI).a;
 800353a:	4628      	mov	r0, r5
 800353c:	f7fd fca0 	bl	8000e80 <MCI_GetIab>
 8003540:	b200      	sxth	r0, r0
    break;
 8003542:	e6d3      	b.n	80032ec <UI_GetReg+0x244>
      if (pMCT->pRevupCtrl)
 8003544:	6960      	ldr	r0, [r4, #20]
 8003546:	2800      	cmp	r0, #0
 8003548:	f43f aed4 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = (int32_t)RUC_GetNumberOfPhases(pMCT->pRevupCtrl);
 800354c:	f005 f96a 	bl	8008824 <RUC_GetNumberOfPhases>
 8003550:	e6cc      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003552:	6902      	ldr	r2, [r0, #16]
 8003554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003558:	0f1a      	lsrs	r2, r3, #28
 800355a:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800355c:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003560:	d072      	beq.n	8003648 <UI_GetReg+0x5a0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003562:	2b09      	cmp	r3, #9
 8003564:	f47f aec6 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003568:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 800356a:	2800      	cmp	r0, #0
 800356c:	f43f aec2 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = SPD_GetElAngle(pSPD);
 8003570:	f005 f95c 	bl	800882c <SPD_GetElAngle>
 8003574:	e6ba      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = MCI_GetValphabeta(pMCI).beta;
 8003576:	4628      	mov	r0, r5
 8003578:	f7fd fcc8 	bl	8000f0c <MCI_GetValphabeta>
 800357c:	1400      	asrs	r0, r0, #16
    break;
 800357e:	e6b5      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 8003580:	6902      	ldr	r2, [r0, #16]
 8003582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003586:	0f1a      	lsrs	r2, r3, #28
 8003588:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800358a:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800358e:	d052      	beq.n	8003636 <UI_GetReg+0x58e>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003590:	2b09      	cmp	r3, #9
 8003592:	f47f aeaf 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003596:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003598:	2800      	cmp	r0, #0
 800359a:	f43f aeab 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = SPD_GetS16Speed(pSPD);
 800359e:	f005 f987 	bl	80088b0 <SPD_GetS16Speed>
 80035a2:	e6a3      	b.n	80032ec <UI_GetReg+0x244>
      bRetVal = (STC_GetMaxAppPositiveMecSpeedUnit(pMCT->pSpeednTorqueCtrl) * _RPM)/SPEED_UNIT ;
 80035a4:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80035a6:	f005 fa57 	bl	8008a58 <STC_GetMaxAppPositiveMecSpeedUnit>
 80035aa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80035ae:	0040      	lsls	r0, r0, #1
    break;
 80035b0:	e69c      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80035b2:	6902      	ldr	r2, [r0, #16]
 80035b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035b8:	0f1a      	lsrs	r2, r3, #28
 80035ba:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035bc:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035c0:	d030      	beq.n	8003624 <UI_GetReg+0x57c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035c2:	2b09      	cmp	r3, #9
 80035c4:	f47f ae96 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 80035c8:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 80035ca:	2800      	cmp	r0, #0
 80035cc:	f43f ae92 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetEstimatedBemf((STO_PLL_Handle_t*)pSPD).beta;
 80035d0:	f005 fd72 	bl	80090b8 <STO_PLL_GetEstimatedBemf>
 80035d4:	1400      	asrs	r0, r0, #16
 80035d6:	e689      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80035d8:	6902      	ldr	r2, [r0, #16]
 80035da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035de:	0f1a      	lsrs	r2, r3, #28
 80035e0:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035e2:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035e6:	d047      	beq.n	8003678 <UI_GetReg+0x5d0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80035e8:	2b09      	cmp	r3, #9
 80035ea:	f47f ae83 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD =  pMCT->pSpeedSensorAux;
 80035ee:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 80035f0:	2800      	cmp	r0, #0
 80035f2:	f43f ae7f 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetEstimatedBemf((STO_PLL_Handle_t*)pSPD).alpha;
 80035f6:	f005 fd5f 	bl	80090b8 <STO_PLL_GetEstimatedBemf>
 80035fa:	b200      	sxth	r0, r0
 80035fc:	e676      	b.n	80032ec <UI_GetReg+0x244>
      uint32_t hUICfg = pHandle->pUICfg[pHandle->bSelectedDrive];
 80035fe:	6902      	ldr	r2, [r0, #16]
 8003600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003604:	0f1a      	lsrs	r2, r3, #28
 8003606:	2a09      	cmp	r2, #9
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003608:	f3c3 6303 	ubfx	r3, r3, #24, #4
      if (MAIN_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800360c:	d02a      	beq.n	8003664 <UI_GetReg+0x5bc>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800360e:	2b09      	cmp	r3, #9
 8003610:	f47f ae70 	bne.w	80032f4 <UI_GetReg+0x24c>
        pSPD = pMCT->pSpeedSensorAux;
 8003614:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 8003616:	2800      	cmp	r0, #0
 8003618:	f43f ae6c 	beq.w	80032f4 <UI_GetReg+0x24c>
        bRetVal = STO_PLL_GetEstimatedCurrent((STO_PLL_Handle_t*)pSPD).beta;
 800361c:	f005 fd58 	bl	80090d0 <STO_PLL_GetEstimatedCurrent>
 8003620:	1400      	asrs	r0, r0, #16
 8003622:	e663      	b.n	80032ec <UI_GetReg+0x244>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003624:	2b09      	cmp	r3, #9
 8003626:	d0cf      	beq.n	80035c8 <UI_GetReg+0x520>
       pSPD = pMCT->pSpeedSensorMain;
 8003628:	69a0      	ldr	r0, [r4, #24]
 800362a:	e7ce      	b.n	80035ca <UI_GetReg+0x522>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800362c:	2b09      	cmp	r3, #9
 800362e:	f43f af1a 	beq.w	8003466 <UI_GetReg+0x3be>
        pSPD = pMCT->pSpeedSensorMain;
 8003632:	69a0      	ldr	r0, [r4, #24]
 8003634:	e718      	b.n	8003468 <UI_GetReg+0x3c0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003636:	2b09      	cmp	r3, #9
 8003638:	d0ad      	beq.n	8003596 <UI_GetReg+0x4ee>
        pSPD = pMCT->pSpeedSensorMain;
 800363a:	69a0      	ldr	r0, [r4, #24]
 800363c:	e7ac      	b.n	8003598 <UI_GetReg+0x4f0>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800363e:	2b09      	cmp	r3, #9
 8003640:	f43f af56 	beq.w	80034f0 <UI_GetReg+0x448>
        pSPD = pMCT->pSpeedSensorMain;
 8003644:	69a0      	ldr	r0, [r4, #24]
 8003646:	e754      	b.n	80034f2 <UI_GetReg+0x44a>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003648:	2b09      	cmp	r3, #9
 800364a:	d08d      	beq.n	8003568 <UI_GetReg+0x4c0>
        pSPD = pMCT->pSpeedSensorMain;
 800364c:	69a0      	ldr	r0, [r4, #24]
 800364e:	e78c      	b.n	800356a <UI_GetReg+0x4c2>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003650:	2b09      	cmp	r3, #9
 8003652:	f43f aed6 	beq.w	8003402 <UI_GetReg+0x35a>
        pSPD = pMCT->pSpeedSensorMain;
 8003656:	69a0      	ldr	r0, [r4, #24]
 8003658:	e6d4      	b.n	8003404 <UI_GetReg+0x35c>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800365a:	2b09      	cmp	r3, #9
 800365c:	f43f aeef 	beq.w	800343e <UI_GetReg+0x396>
        pSPD = pMCT->pSpeedSensorMain;
 8003660:	69a0      	ldr	r0, [r4, #24]
 8003662:	e6ed      	b.n	8003440 <UI_GetReg+0x398>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003664:	2b09      	cmp	r3, #9
 8003666:	d0d5      	beq.n	8003614 <UI_GetReg+0x56c>
        pSPD = pMCT->pSpeedSensorMain;
 8003668:	69a0      	ldr	r0, [r4, #24]
 800366a:	e7d4      	b.n	8003616 <UI_GetReg+0x56e>
      bRetVal = (int32_t)((MCI_GetLastRampFinalSpeed(pMCI) * _RPM)/SPEED_UNIT) ;
 800366c:	f7fd fbf0 	bl	8000e50 <MCI_GetLastRampFinalSpeed>
 8003670:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003674:	0040      	lsls	r0, r0, #1
 8003676:	e639      	b.n	80032ec <UI_GetReg+0x244>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003678:	2b09      	cmp	r3, #9
 800367a:	d0b8      	beq.n	80035ee <UI_GetReg+0x546>
        pSPD = pMCT->pSpeedSensorMain;
 800367c:	69a0      	ldr	r0, [r4, #24]
 800367e:	e7b7      	b.n	80035f0 <UI_GetReg+0x548>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 8003680:	2b09      	cmp	r3, #9
 8003682:	f43f af20 	beq.w	80034c6 <UI_GetReg+0x41e>
        pSPD = pMCT->pSpeedSensorMain;
 8003686:	69a0      	ldr	r0, [r4, #24]
 8003688:	e71e      	b.n	80034c8 <UI_GetReg+0x420>
        pSPD = pMCT->pSpeedSensorAux;
 800368a:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 800368c:	2800      	cmp	r0, #0
 800368e:	f43f ae5f 	beq.w	8003350 <UI_GetReg+0x2a8>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 8003692:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003694:	a90e      	add	r1, sp, #56	@ 0x38
 8003696:	f005 fd2d 	bl	80090f4 <STO_PLL_GetObserverGains>
      bRetVal = (int32_t)hC2;
 800369a:	e659      	b.n	8003350 <UI_GetReg+0x2a8>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 800369c:	2b09      	cmp	r3, #9
 800369e:	d0f4      	beq.n	800368a <UI_GetReg+0x5e2>
        pSPD = pMCT->pSpeedSensorMain;
 80036a0:	69a0      	ldr	r0, [r4, #24]
 80036a2:	e7f3      	b.n	800368c <UI_GetReg+0x5e4>
        pSPD = pMCT->pSpeedSensorAux;
 80036a4:	69e0      	ldr	r0, [r4, #28]
      if (pSPD != MC_NULL)
 80036a6:	2800      	cmp	r0, #0
 80036a8:	f43f ae61 	beq.w	800336e <UI_GetReg+0x2c6>
        STO_PLL_GetObserverGains((STO_PLL_Handle_t*)pSPD,&hC1,&hC2);
 80036ac:	aa0f      	add	r2, sp, #60	@ 0x3c
 80036ae:	a90e      	add	r1, sp, #56	@ 0x38
 80036b0:	f005 fd20 	bl	80090f4 <STO_PLL_GetObserverGains>
      bRetVal = (int32_t)hC1;
 80036b4:	e65b      	b.n	800336e <UI_GetReg+0x2c6>
      if (AUX_SCFG_VALUE(hUICfg) == UI_SCODE_STO_PLL)
 80036b6:	2b09      	cmp	r3, #9
 80036b8:	d0f4      	beq.n	80036a4 <UI_GetReg+0x5fc>
        pSPD = pMCT->pSpeedSensorMain;
 80036ba:	69a0      	ldr	r0, [r4, #24]
 80036bc:	e7f3      	b.n	80036a6 <UI_GetReg+0x5fe>
 80036be:	bf00      	nop
 80036c0:	34a6847a 	.word	0x34a6847a

080036c4 <UI_ExecCmd>:
  * @param  bCmdID: Code of command to execute.
  *         See MC_PROTOCOL_CMD_xxx for code definition.
  *  @retval Return true if the command executed succesfully, otherwise false.
*/
__weak bool UI_ExecCmd(UI_Handle_t *pHandle, uint8_t bCmdID)
{
 80036c4:	b510      	push	{r4, lr}
  bool retVal = true;

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80036c6:	6883      	ldr	r3, [r0, #8]
 80036c8:	7d02      	ldrb	r2, [r0, #20]

  switch (bCmdID)
 80036ca:	3901      	subs	r1, #1
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80036cc:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
  switch (bCmdID)
 80036d0:	290d      	cmp	r1, #13
 80036d2:	d811      	bhi.n	80036f8 <UI_ExecCmd+0x34>
 80036d4:	e8df f001 	tbb	[pc, r1]
 80036d8:	0e160b12 	.word	0x0e160b12
 80036dc:	231f070e 	.word	0x231f070e
 80036e0:	10101027 	.word	0x10101027
 80036e4:	0b10      	.short	0x0b10
    break;

  case MC_PROTOCOL_CMD_START_STOP:
    {
      /* Queries the STM and a command start or stop depending on the state. */
      if (MCI_GetSTMState(pMCI) == IDLE)
 80036e6:	4620      	mov	r0, r4
 80036e8:	f7fd fb8a 	bl	8000e00 <MCI_GetSTMState>
 80036ec:	b130      	cbz	r0, 80036fc <UI_ExecCmd+0x38>
      MCI_StopMotor(pMCI);
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7fd fb3e 	bl	8000d70 <MCI_StopMotor>
  bool retVal = true;
 80036f4:	2001      	movs	r0, #1
    retVal = false;
	}
    break;
  }
  return retVal;
}
 80036f6:	bd10      	pop	{r4, pc}
    retVal = false;
 80036f8:	2000      	movs	r0, #0
}
 80036fa:	bd10      	pop	{r4, pc}
        MCI_StartMotor(pMCI);
 80036fc:	4620      	mov	r0, r4
 80036fe:	f7fd fb2d 	bl	8000d5c <MCI_StartMotor>
 8003702:	e7f7      	b.n	80036f4 <UI_ExecCmd+0x30>
      if (MCI_GetSTMState(pMCI) == RUN)
 8003704:	4620      	mov	r0, r4
 8003706:	f7fd fb7b 	bl	8000e00 <MCI_GetSTMState>
 800370a:	2806      	cmp	r0, #6
 800370c:	d1f2      	bne.n	80036f4 <UI_ExecCmd+0x30>
        MCI_StopRamp(pMCI);
 800370e:	4620      	mov	r0, r4
 8003710:	f7fd fba6 	bl	8000e60 <MCI_StopRamp>
 8003714:	e7ee      	b.n	80036f4 <UI_ExecCmd+0x30>
      MCI_FaultAcknowledged(pMCI);
 8003716:	4620      	mov	r0, r4
 8003718:	f7fd fb2e 	bl	8000d78 <MCI_FaultAcknowledged>
    break;
 800371c:	e7ea      	b.n	80036f4 <UI_ExecCmd+0x30>
      MCI_EncoderAlign(pMCI);
 800371e:	4620      	mov	r0, r4
 8003720:	f7fd fb2e 	bl	8000d80 <MCI_EncoderAlign>
    break;
 8003724:	e7e6      	b.n	80036f4 <UI_ExecCmd+0x30>
      MCI_Clear_Iqdref(pMCI);
 8003726:	4620      	mov	r0, r4
 8003728:	f7fd fc0c 	bl	8000f44 <MCI_Clear_Iqdref>
    break;
 800372c:	e7e2      	b.n	80036f4 <UI_ExecCmd+0x30>
 800372e:	bf00      	nop

08003730 <UI_ExecSpeedRamp>:
  * @param  hDurationms: Duration of the ramp expressed in milliseconds.
  *         It is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecSpeedRamp(UI_Handle_t *pHandle, int32_t wFinalMecSpeedUnit, uint16_t hDurationms)
{
 8003730:	b508      	push	{r3, lr}
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];

  /* Call MCI Exec Ramp */
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 8003732:	4b07      	ldr	r3, [pc, #28]	@ (8003750 <UI_ExecSpeedRamp+0x20>)
  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003734:	f890 c014 	ldrb.w	ip, [r0, #20]
 8003738:	6880      	ldr	r0, [r0, #8]
  MCI_ExecSpeedRamp(pMCI,(int16_t)((wFinalMecSpeedUnit*SPEED_UNIT)/_RPM),hDurationms);
 800373a:	f850 002c 	ldr.w	r0, [r0, ip, lsl #2]
 800373e:	fb83 c301 	smull	ip, r3, r3, r1
 8003742:	eba3 71e1 	sub.w	r1, r3, r1, asr #31
 8003746:	b209      	sxth	r1, r1
 8003748:	f7fd faea 	bl	8000d20 <MCI_ExecSpeedRamp>
  return true;
}
 800374c:	2001      	movs	r0, #1
 800374e:	bd08      	pop	{r3, pc}
 8003750:	2aaaaaab 	.word	0x2aaaaaab

08003754 <UI_ExecTorqueRamp>:
  * @param  hDurationms: the duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the value.
  *  @retval Return true if the command executed succesfully, otherwise false.
  */
__weak bool UI_ExecTorqueRamp(UI_Handle_t *pHandle, int16_t hTargetFinal, uint16_t hDurationms)
{
 8003754:	b508      	push	{r3, lr}

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 8003756:	6883      	ldr	r3, [r0, #8]
 8003758:	f890 c014 	ldrb.w	ip, [r0, #20]

  /* Call MCI Exec Ramp */
  MCI_ExecTorqueRamp(pMCI,hTargetFinal,hDurationms);
 800375c:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 8003760:	f7fd fae8 	bl	8000d34 <MCI_ExecTorqueRamp>
  return true;
}
 8003764:	2001      	movs	r0, #1
 8003766:	bd08      	pop	{r3, pc}

08003768 <UI_GetRevupData>:
  *
  *  @retval Returns true if the command executed successfully, false otherwise.
  */
__weak bool UI_GetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t* pDurationms,
                     int16_t* pFinalMecSpeedUnit, int16_t* pFinalTorque )
{
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	4617      	mov	r7, r2
 800376c:	461e      	mov	r6, r3
  bool hRetVal = true;

  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 800376e:	7d02      	ldrb	r2, [r0, #20]
 8003770:	68c3      	ldr	r3, [r0, #12]
 8003772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003776:	695c      	ldr	r4, [r3, #20]
  if (pRevupCtrl)
 8003778:	b18c      	cbz	r4, 800379e <UI_GetRevupData+0x36>
  {
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 800377a:	4620      	mov	r0, r4
 800377c:	460d      	mov	r5, r1
 800377e:	f005 f83b 	bl	80087f8 <RUC_GetPhaseDurationms>
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003782:	4629      	mov	r1, r5
    *pDurationms = RUC_GetPhaseDurationms(pRevupCtrl, bStage);
 8003784:	8038      	strh	r0, [r7, #0]
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 8003786:	4620      	mov	r0, r4
 8003788:	f005 f83c 	bl	8008804 <RUC_GetPhaseFinalMecSpeedUnit>
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 800378c:	4629      	mov	r1, r5
    *pFinalMecSpeedUnit = RUC_GetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage);
 800378e:	8030      	strh	r0, [r6, #0]
    *pFinalTorque = RUC_GetPhaseFinalTorque(pRevupCtrl, bStage);
 8003790:	4620      	mov	r0, r4
 8003792:	f005 f83f 	bl	8008814 <RUC_GetPhaseFinalTorque>
 8003796:	9b06      	ldr	r3, [sp, #24]
 8003798:	8018      	strh	r0, [r3, #0]
  bool hRetVal = true;
 800379a:	2001      	movs	r0, #1
  else
  {
    hRetVal = false;
  }
  return hRetVal;
}
 800379c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hRetVal = false;
 800379e:	4620      	mov	r0, r4
}
 80037a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037a2:	bf00      	nop

080037a4 <UI_SetRevupData>:
  *         digit.
  *  @retval Return true if the command executed successfully, otherwise false.
  */
__weak bool UI_SetRevupData(UI_Handle_t *pHandle, uint8_t bStage, uint16_t hDurationms,
                     int16_t hFinalMecSpeedUnit, int16_t hFinalTorque )
{
 80037a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a6:	461e      	mov	r6, r3
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80037a8:	7d05      	ldrb	r5, [r0, #20]
 80037aa:	68c3      	ldr	r3, [r0, #12]
{
 80037ac:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
  RevUpCtrl_Handle_t *pRevupCtrl = pHandle->pMCT[pHandle->bSelectedDrive]->pRevupCtrl;
 80037b0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80037b4:	695d      	ldr	r5, [r3, #20]
{
 80037b6:	460c      	mov	r4, r1
  RUC_SetPhaseDurationms(pRevupCtrl, bStage, hDurationms);
 80037b8:	4628      	mov	r0, r5
 80037ba:	f005 f80b 	bl	80087d4 <RUC_SetPhaseDurationms>
  RUC_SetPhaseFinalMecSpeedUnit(pRevupCtrl, bStage, hFinalMecSpeedUnit);
 80037be:	4632      	mov	r2, r6
 80037c0:	4621      	mov	r1, r4
 80037c2:	4628      	mov	r0, r5
 80037c4:	f005 f80c 	bl	80087e0 <RUC_SetPhaseFinalMecSpeedUnit>
  RUC_SetPhaseFinalTorque(pRevupCtrl, bStage, hFinalTorque);
 80037c8:	4628      	mov	r0, r5
 80037ca:	463a      	mov	r2, r7
 80037cc:	4621      	mov	r1, r4
 80037ce:	f005 f80d 	bl	80087ec <RUC_SetPhaseFinalTorque>
  return true;
}
 80037d2:	2001      	movs	r0, #1
 80037d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037d6:	bf00      	nop

080037d8 <UI_SetCurrentReferences>:
  * @param  hIdRef: Current Id reference on qd reference frame.
  *         This value is expressed in digit. See hIqRef param description.
  * @retval none.
  */
__weak void UI_SetCurrentReferences(UI_Handle_t *pHandle, int16_t hIqRef, int16_t hIdRef)
{
 80037d8:	b082      	sub	sp, #8

  MCI_Handle_t * pMCI = pHandle->pMCI[pHandle->bSelectedDrive];
 80037da:	f890 c014 	ldrb.w	ip, [r0, #20]
 80037de:	6883      	ldr	r3, [r0, #8]
  qd_t currComp;
  currComp.q = hIqRef;
 80037e0:	f8ad 1004 	strh.w	r1, [sp, #4]
  currComp.d = hIdRef;
 80037e4:	f8ad 2006 	strh.w	r2, [sp, #6]
  MCI_SetCurrentReferences(pMCI,currComp);
 80037e8:	9901      	ldr	r1, [sp, #4]
 80037ea:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
}
 80037ee:	b002      	add	sp, #8
  MCI_SetCurrentReferences(pMCI,currComp);
 80037f0:	f7fd baaa 	b.w	8000d48 <MCI_SetCurrentReferences>

080037f4 <UI_GetMPInfo>:
  * @retval true if MP is enabled, false otherwise.
  */
__weak bool UI_GetMPInfo(pMPInfo_t stepList, pMPInfo_t pMPInfo)
{
    return false;
}
 80037f4:	2000      	movs	r0, #0
 80037f6:	4770      	bx	lr

080037f8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80037f8:	4a03      	ldr	r2, [pc, #12]	@ (8003808 <SystemInit+0x10>)
 80037fa:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80037fe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003802:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003806:	4770      	bx	lr
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800380c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 800380e:	4b0f      	ldr	r3, [pc, #60]	@ (800384c <HAL_InitTick+0x40>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	b90b      	cbnz	r3, 8003818 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 8003814:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 8003816:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003818:	490d      	ldr	r1, [pc, #52]	@ (8003850 <HAL_InitTick+0x44>)
 800381a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800381e:	4605      	mov	r5, r0
 8003820:	fbb2 f3f3 	udiv	r3, r2, r3
 8003824:	6808      	ldr	r0, [r1, #0]
 8003826:	fbb0 f0f3 	udiv	r0, r0, r3
 800382a:	f000 ffdf 	bl	80047ec <HAL_SYSTICK_Config>
 800382e:	4604      	mov	r4, r0
 8003830:	2800      	cmp	r0, #0
 8003832:	d1ef      	bne.n	8003814 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003834:	2d0f      	cmp	r5, #15
 8003836:	d8ed      	bhi.n	8003814 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003838:	4602      	mov	r2, r0
 800383a:	4629      	mov	r1, r5
 800383c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003840:	f000 ff8a 	bl	8004758 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003844:	4b03      	ldr	r3, [pc, #12]	@ (8003854 <HAL_InitTick+0x48>)
 8003846:	4620      	mov	r0, r4
 8003848:	601d      	str	r5, [r3, #0]
}
 800384a:	bd38      	pop	{r3, r4, r5, pc}
 800384c:	20000698 	.word	0x20000698
 8003850:	20000694 	.word	0x20000694
 8003854:	2000069c 	.word	0x2000069c

08003858 <HAL_Init>:
{
 8003858:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800385a:	2003      	movs	r0, #3
 800385c:	f000 ff6a 	bl	8004734 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003860:	2004      	movs	r0, #4
 8003862:	f7ff ffd3 	bl	800380c <HAL_InitTick>
 8003866:	b110      	cbz	r0, 800386e <HAL_Init+0x16>
    status = HAL_ERROR;
 8003868:	2401      	movs	r4, #1
}
 800386a:	4620      	mov	r0, r4
 800386c:	bd10      	pop	{r4, pc}
 800386e:	4604      	mov	r4, r0
    HAL_MspInit();
 8003870:	f7fe fe98 	bl	80025a4 <HAL_MspInit>
}
 8003874:	4620      	mov	r0, r4
 8003876:	bd10      	pop	{r4, pc}

08003878 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003878:	4a03      	ldr	r2, [pc, #12]	@ (8003888 <HAL_IncTick+0x10>)
 800387a:	4904      	ldr	r1, [pc, #16]	@ (800388c <HAL_IncTick+0x14>)
 800387c:	6813      	ldr	r3, [r2, #0]
 800387e:	6809      	ldr	r1, [r1, #0]
 8003880:	440b      	add	r3, r1
 8003882:	6013      	str	r3, [r2, #0]
}
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	20000c48 	.word	0x20000c48
 800388c:	20000698 	.word	0x20000698

08003890 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003890:	4b01      	ldr	r3, [pc, #4]	@ (8003898 <HAL_GetTick+0x8>)
 8003892:	6818      	ldr	r0, [r3, #0]
}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	20000c48 	.word	0x20000c48

0800389c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800389c:	b530      	push	{r4, r5, lr}
 800389e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80038a0:	2300      	movs	r3, #0
 80038a2:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80038a4:	2800      	cmp	r0, #0
 80038a6:	f000 80ac 	beq.w	8003a02 <HAL_ADC_Init+0x166>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038aa:	6dc5      	ldr	r5, [r0, #92]	@ 0x5c
 80038ac:	4604      	mov	r4, r0
 80038ae:	2d00      	cmp	r5, #0
 80038b0:	f000 80ac 	beq.w	8003a0c <HAL_ADC_Init+0x170>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80038b4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80038b6:	6893      	ldr	r3, [r2, #8]
 80038b8:	009d      	lsls	r5, r3, #2
 80038ba:	d505      	bpl.n	80038c8 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80038bc:	6893      	ldr	r3, [r2, #8]
 80038be:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80038c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038c6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80038c8:	6893      	ldr	r3, [r2, #8]
 80038ca:	00d8      	lsls	r0, r3, #3
 80038cc:	d419      	bmi.n	8003902 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038ce:	4b6b      	ldr	r3, [pc, #428]	@ (8003a7c <HAL_ADC_Init+0x1e0>)
 80038d0:	486b      	ldr	r0, [pc, #428]	@ (8003a80 <HAL_ADC_Init+0x1e4>)
 80038d2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80038d4:	6891      	ldr	r1, [r2, #8]
 80038d6:	099b      	lsrs	r3, r3, #6
 80038d8:	fba0 0303 	umull	r0, r3, r0, r3
 80038dc:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80038e0:	099b      	lsrs	r3, r3, #6
 80038e2:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80038e6:	3301      	adds	r3, #1
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80038ee:	6091      	str	r1, [r2, #8]
 80038f0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80038f2:	9b01      	ldr	r3, [sp, #4]
 80038f4:	b12b      	cbz	r3, 8003902 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 80038f6:	9b01      	ldr	r3, [sp, #4]
 80038f8:	3b01      	subs	r3, #1
 80038fa:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80038fc:	9b01      	ldr	r3, [sp, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f9      	bne.n	80038f6 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003902:	6893      	ldr	r3, [r2, #8]
 8003904:	00d9      	lsls	r1, r3, #3
 8003906:	d47f      	bmi.n	8003a08 <HAL_ADC_Init+0x16c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003908:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800390a:	f043 0310 	orr.w	r3, r3, #16
 800390e:	65e3      	str	r3, [r4, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003910:	6e23      	ldr	r3, [r4, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003912:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003914:	4303      	orrs	r3, r0
 8003916:	6623      	str	r3, [r4, #96]	@ 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003918:	6893      	ldr	r3, [r2, #8]
 800391a:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800391e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003920:	d16b      	bne.n	80039fa <HAL_ADC_Init+0x15e>
 8003922:	06db      	lsls	r3, r3, #27
 8003924:	d469      	bmi.n	80039fa <HAL_ADC_Init+0x15e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003926:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003928:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800392c:	f043 0302 	orr.w	r3, r3, #2
 8003930:	65e3      	str	r3, [r4, #92]	@ 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003932:	6893      	ldr	r3, [r2, #8]
 8003934:	07dd      	lsls	r5, r3, #31
 8003936:	d409      	bmi.n	800394c <HAL_ADC_Init+0xb0>
 8003938:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f013 0f01 	tst.w	r3, #1
 8003942:	4b50      	ldr	r3, [pc, #320]	@ (8003a84 <HAL_ADC_Init+0x1e8>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	d101      	bne.n	800394c <HAL_ADC_Init+0xb0>
 8003948:	07d9      	lsls	r1, r3, #31
 800394a:	d572      	bpl.n	8003a32 <HAL_ADC_Init+0x196>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 800394c:	68e5      	ldr	r5, [r4, #12]
 800394e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003950:	f894 1024 	ldrb.w	r1, [r4, #36]	@ 0x24
                 hadc->Init.DataAlign                                                   |
 8003954:	432b      	orrs	r3, r5
 8003956:	68a5      	ldr	r5, [r4, #8]
 8003958:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800395a:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800395c:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 800395e:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003962:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003966:	d057      	beq.n	8003a18 <HAL_ADC_Init+0x17c>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003968:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800396a:	b121      	cbz	r1, 8003976 <HAL_ADC_Init+0xda>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 800396c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800396e:	f401 7178 	and.w	r1, r1, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003972:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003974:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003976:	68d5      	ldr	r5, [r2, #12]
 8003978:	4943      	ldr	r1, [pc, #268]	@ (8003a88 <HAL_ADC_Init+0x1ec>)
 800397a:	4029      	ands	r1, r5
 800397c:	4319      	orrs	r1, r3
 800397e:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003980:	6913      	ldr	r3, [r2, #16]
 8003982:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003984:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8003988:	430b      	orrs	r3, r1
 800398a:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800398c:	6893      	ldr	r3, [r2, #8]
 800398e:	071b      	lsls	r3, r3, #28
 8003990:	d424      	bmi.n	80039dc <HAL_ADC_Init+0x140>
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003992:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003994:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003998:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800399a:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800399e:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80039a0:	f021 0102 	bic.w	r1, r1, #2
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80039a4:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80039a8:	430b      	orrs	r3, r1

      if (hadc->Init.GainCompensation != 0UL)
 80039aa:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80039ac:	60d3      	str	r3, [r2, #12]
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039ae:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80039b0:	2900      	cmp	r1, #0
 80039b2:	d046      	beq.n	8003a42 <HAL_ADC_Init+0x1a6>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b8:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80039ba:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80039be:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80039c2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80039c6:	430b      	orrs	r3, r1
 80039c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80039cc:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d042      	beq.n	8003a5a <HAL_ADC_Init+0x1be>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80039d4:	6913      	ldr	r3, [r2, #16]
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80039dc:	6963      	ldr	r3, [r4, #20]
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d01f      	beq.n	8003a22 <HAL_ADC_Init+0x186>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80039e2:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80039e4:	f023 030f 	bic.w	r3, r3, #15
 80039e8:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80039ea:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80039ec:	f023 0303 	bic.w	r3, r3, #3
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	65e3      	str	r3, [r4, #92]	@ 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 80039f6:	b003      	add	sp, #12
 80039f8:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039fa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80039fc:	f043 0310 	orr.w	r3, r3, #16
 8003a00:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8003a02:	2001      	movs	r0, #1
}
 8003a04:	b003      	add	sp, #12
 8003a06:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a08:	2000      	movs	r0, #0
 8003a0a:	e785      	b.n	8003918 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 8003a0c:	f7fe fdec 	bl	80025e8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003a10:	6625      	str	r5, [r4, #96]	@ 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003a12:	f884 5058 	strb.w	r5, [r4, #88]	@ 0x58
 8003a16:	e74d      	b.n	80038b4 <HAL_ADC_Init+0x18>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a18:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003a1a:	3901      	subs	r1, #1
 8003a1c:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8003a20:	e7a2      	b.n	8003968 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a22:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8003a24:	6a23      	ldr	r3, [r4, #32]
 8003a26:	f021 010f 	bic.w	r1, r1, #15
 8003a2a:	3b01      	subs	r3, #1
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a30:	e7db      	b.n	80039ea <HAL_ADC_Init+0x14e>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a32:	4916      	ldr	r1, [pc, #88]	@ (8003a8c <HAL_ADC_Init+0x1f0>)
 8003a34:	6865      	ldr	r5, [r4, #4]
 8003a36:	688b      	ldr	r3, [r1, #8]
 8003a38:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8003a3c:	432b      	orrs	r3, r5
 8003a3e:	608b      	str	r3, [r1, #8]
}
 8003a40:	e784      	b.n	800394c <HAL_ADC_Init+0xb0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003a42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a46:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003a48:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8003a4c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003a50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003a54:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003a58:	e7b8      	b.n	80039cc <HAL_ADC_Init+0x130>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003a5a:	6911      	ldr	r1, [r2, #16]
 8003a5c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003a5e:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8003a60:	f421 61ff 	bic.w	r1, r1, #2040	@ 0x7f8
 8003a64:	f021 0104 	bic.w	r1, r1, #4
 8003a68:	432b      	orrs	r3, r5
 8003a6a:	430b      	orrs	r3, r1
 8003a6c:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8003a6e:	430b      	orrs	r3, r1
 8003a70:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003a72:	430b      	orrs	r3, r1
 8003a74:	f043 0301 	orr.w	r3, r3, #1
 8003a78:	6113      	str	r3, [r2, #16]
 8003a7a:	e7af      	b.n	80039dc <HAL_ADC_Init+0x140>
 8003a7c:	20000694 	.word	0x20000694
 8003a80:	053e2d63 	.word	0x053e2d63
 8003a84:	50000100 	.word	0x50000100
 8003a88:	fff04007 	.word	0xfff04007
 8003a8c:	50000300 	.word	0x50000300

08003a90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003a90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a94:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
{
 8003a98:	b082      	sub	sp, #8
 8003a9a:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8003a9c:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003a9e:	f04f 0000 	mov.w	r0, #0
 8003aa2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003aa4:	f000 812c 	beq.w	8003d00 <HAL_ADC_ConfigChannel+0x270>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003aa8:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003aaa:	2001      	movs	r0, #1
 8003aac:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ab0:	6894      	ldr	r4, [r2, #8]
 8003ab2:	0764      	lsls	r4, r4, #29
 8003ab4:	d455      	bmi.n	8003b62 <HAL_ADC_ConfigChannel+0xd2>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003ab6:	6848      	ldr	r0, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ab8:	ea4f 1e90 	mov.w	lr, r0, lsr #6
  MODIFY_REG(*preg,
 8003abc:	f000 0c1f 	and.w	ip, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ac0:	f00e 0e0c 	and.w	lr, lr, #12
  MODIFY_REG(*preg,
 8003ac4:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ac6:	f102 0430 	add.w	r4, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8003aca:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003ace:	f854 500e 	ldr.w	r5, [r4, lr]
 8003ad2:	261f      	movs	r6, #31
 8003ad4:	fa00 f00c 	lsl.w	r0, r0, ip
 8003ad8:	fa06 fc0c 	lsl.w	ip, r6, ip
 8003adc:	ea25 0c0c 	bic.w	ip, r5, ip
 8003ae0:	ea40 000c 	orr.w	r0, r0, ip
 8003ae4:	f844 000e 	str.w	r0, [r4, lr]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ae8:	6890      	ldr	r0, [r2, #8]
 8003aea:	0747      	lsls	r7, r0, #29
 8003aec:	d543      	bpl.n	8003b76 <HAL_ADC_ConfigChannel+0xe6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003aee:	6890      	ldr	r0, [r2, #8]
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003af0:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003af2:	6894      	ldr	r4, [r2, #8]
 8003af4:	07e5      	lsls	r5, r4, #31
 8003af6:	d412      	bmi.n	8003b1e <HAL_ADC_ConfigChannel+0x8e>
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003af8:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003afa:	4cc0      	ldr	r4, [pc, #768]	@ (8003dfc <HAL_ADC_ConfigChannel+0x36c>)
 8003afc:	f8d2 50b0 	ldr.w	r5, [r2, #176]	@ 0xb0
 8003b00:	f006 0718 	and.w	r7, r6, #24
 8003b04:	40fc      	lsrs	r4, r7
 8003b06:	f3c0 0712 	ubfx	r7, r0, #0, #19
 8003b0a:	4004      	ands	r4, r0
 8003b0c:	ea25 0507 	bic.w	r5, r5, r7
 8003b10:	432c      	orrs	r4, r5
 8003b12:	f8c2 40b0 	str.w	r4, [r2, #176]	@ 0xb0

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b16:	4cba      	ldr	r4, [pc, #744]	@ (8003e00 <HAL_ADC_ConfigChannel+0x370>)
 8003b18:	42a6      	cmp	r6, r4
 8003b1a:	f000 80a1 	beq.w	8003c60 <HAL_ADC_ConfigChannel+0x1d0>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003b1e:	49b9      	ldr	r1, [pc, #740]	@ (8003e04 <HAL_ADC_ConfigChannel+0x374>)
 8003b20:	4208      	tst	r0, r1
 8003b22:	d01c      	beq.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003b24:	4cb8      	ldr	r4, [pc, #736]	@ (8003e08 <HAL_ADC_ConfigChannel+0x378>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003b26:	4db9      	ldr	r5, [pc, #740]	@ (8003e0c <HAL_ADC_ConfigChannel+0x37c>)
 8003b28:	68a1      	ldr	r1, [r4, #8]
 8003b2a:	42a8      	cmp	r0, r5
 8003b2c:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8003b30:	d073      	beq.n	8003c1a <HAL_ADC_ConfigChannel+0x18a>
 8003b32:	4db7      	ldr	r5, [pc, #732]	@ (8003e10 <HAL_ADC_ConfigChannel+0x380>)
 8003b34:	42a8      	cmp	r0, r5
 8003b36:	d070      	beq.n	8003c1a <HAL_ADC_ConfigChannel+0x18a>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003b38:	4db6      	ldr	r5, [pc, #728]	@ (8003e14 <HAL_ADC_ConfigChannel+0x384>)
 8003b3a:	42a8      	cmp	r0, r5
 8003b3c:	f000 80e4 	beq.w	8003d08 <HAL_ADC_ConfigChannel+0x278>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b40:	4db5      	ldr	r5, [pc, #724]	@ (8003e18 <HAL_ADC_ConfigChannel+0x388>)
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	d10b      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b46:	0249      	lsls	r1, r1, #9
 8003b48:	d409      	bmi.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003b4a:	49b4      	ldr	r1, [pc, #720]	@ (8003e1c <HAL_ADC_ConfigChannel+0x38c>)
 8003b4c:	428a      	cmp	r2, r1
 8003b4e:	d006      	beq.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003b50:	68a2      	ldr	r2, [r4, #8]
 8003b52:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003b56:	4332      	orrs	r2, r6
 8003b58:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003b5c:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b5e:	2000      	movs	r0, #0
 8003b60:	e003      	b.n	8003b6a <HAL_ADC_ConfigChannel+0xda>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b64:	f042 0220 	orr.w	r2, r2, #32
 8003b68:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003b70:	b002      	add	sp, #8
 8003b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003b76:	6894      	ldr	r4, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003b78:	6808      	ldr	r0, [r1, #0]
 8003b7a:	0726      	lsls	r6, r4, #28
 8003b7c:	d4b9      	bmi.n	8003af2 <HAL_ADC_ConfigChannel+0x62>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003b7e:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 8003b80:	f3c0 5604 	ubfx	r6, r0, #20, #5
 8003b84:	2407      	movs	r4, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b86:	0dc0      	lsrs	r0, r0, #23
  MODIFY_REG(*preg,
 8003b88:	40b4      	lsls	r4, r6
 8003b8a:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b8e:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8003b92:	ea6f 0404 	mvn.w	r4, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003b96:	f102 0714 	add.w	r7, r2, #20
 8003b9a:	f000 8100 	beq.w	8003d9e <HAL_ADC_ConfigChannel+0x30e>
  MODIFY_REG(*preg,
 8003b9e:	40b5      	lsls	r5, r6
 8003ba0:	583e      	ldr	r6, [r7, r0]
 8003ba2:	4034      	ands	r4, r6
 8003ba4:	432c      	orrs	r4, r5
 8003ba6:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003ba8:	6950      	ldr	r0, [r2, #20]
 8003baa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003bae:	6150      	str	r0, [r2, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003bb0:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003bb4:	6808      	ldr	r0, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003bb6:	68d6      	ldr	r6, [r2, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003bb8:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bba:	f102 0460 	add.w	r4, r2, #96	@ 0x60
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003bbe:	4684      	mov	ip, r0
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003bc0:	f000 80c5 	beq.w	8003d4e <HAL_ADC_ConfigChannel+0x2be>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003bc4:	f3c6 06c1 	ubfx	r6, r6, #3, #2
 8003bc8:	0076      	lsls	r6, r6, #1
  MODIFY_REG(*preg,
 8003bca:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8003bce:	40b5      	lsls	r5, r6
 8003bd0:	4e93      	ldr	r6, [pc, #588]	@ (8003e20 <HAL_ADC_ConfigChannel+0x390>)
 8003bd2:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003bd6:	ea0c 0606 	and.w	r6, ip, r6
 8003bda:	4306      	orrs	r6, r0
 8003bdc:	4335      	orrs	r5, r6
 8003bde:	f045 4500 	orr.w	r5, r5, #2147483648	@ 0x80000000
 8003be2:	f844 5027 	str.w	r5, [r4, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003be6:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 8003be8:	698e      	ldr	r6, [r1, #24]
 8003bea:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8003bee:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
 8003bf2:	4330      	orrs	r0, r6
 8003bf4:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bf8:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003bfa:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8003bfc:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003c00:	f1a5 0501 	sub.w	r5, r5, #1
 8003c04:	fab5 f585 	clz	r5, r5
 8003c08:	096d      	lsrs	r5, r5, #5
 8003c0a:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 8003c0e:	ea40 6045 	orr.w	r0, r0, r5, lsl #25
 8003c12:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003c16:	6808      	ldr	r0, [r1, #0]
}
 8003c18:	e76b      	b.n	8003af2 <HAL_ADC_ConfigChannel+0x62>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c1a:	020c      	lsls	r4, r1, #8
 8003c1c:	d49f      	bmi.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003c1e:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 8003c22:	d19c      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003c24:	4978      	ldr	r1, [pc, #480]	@ (8003e08 <HAL_ADC_ConfigChannel+0x378>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003c26:	487f      	ldr	r0, [pc, #508]	@ (8003e24 <HAL_ADC_ConfigChannel+0x394>)
 8003c28:	688a      	ldr	r2, [r1, #8]
 8003c2a:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003c2e:	4332      	orrs	r2, r6
 8003c30:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003c34:	608a      	str	r2, [r1, #8]
 8003c36:	6802      	ldr	r2, [r0, #0]
 8003c38:	497b      	ldr	r1, [pc, #492]	@ (8003e28 <HAL_ADC_ConfigChannel+0x398>)
 8003c3a:	0992      	lsrs	r2, r2, #6
 8003c3c:	fba1 1202 	umull	r1, r2, r1, r2
 8003c40:	0992      	lsrs	r2, r2, #6
 8003c42:	3201      	adds	r2, #1
 8003c44:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003c48:	0092      	lsls	r2, r2, #2
 8003c4a:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003c4c:	9a01      	ldr	r2, [sp, #4]
 8003c4e:	2a00      	cmp	r2, #0
 8003c50:	d085      	beq.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
            wait_loop_index--;
 8003c52:	9a01      	ldr	r2, [sp, #4]
 8003c54:	3a01      	subs	r2, #1
 8003c56:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003c58:	9a01      	ldr	r2, [sp, #4]
 8003c5a:	2a00      	cmp	r2, #0
 8003c5c:	d1f9      	bne.n	8003c52 <HAL_ADC_ConfigChannel+0x1c2>
 8003c5e:	e77e      	b.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c60:	2f00      	cmp	r7, #0
 8003c62:	d060      	beq.n	8003d26 <HAL_ADC_ConfigChannel+0x296>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c64:	fa90 f4a0 	rbit	r4, r0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003c68:	2c00      	cmp	r4, #0
 8003c6a:	f000 80a0 	beq.w	8003dae <HAL_ADC_ConfigChannel+0x31e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003c6e:	fab4 f484 	clz	r4, r4
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c72:	3401      	adds	r4, #1
 8003c74:	f004 041f 	and.w	r4, r4, #31
 8003c78:	2c09      	cmp	r4, #9
 8003c7a:	f240 8098 	bls.w	8003dae <HAL_ADC_ConfigChannel+0x31e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c7e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003c82:	2c00      	cmp	r4, #0
 8003c84:	f000 8148 	beq.w	8003f18 <HAL_ADC_ConfigChannel+0x488>
  return __builtin_clz(value);
 8003c88:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c8c:	3401      	adds	r4, #1
 8003c8e:	06a4      	lsls	r4, r4, #26
 8003c90:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003c98:	2d00      	cmp	r5, #0
 8003c9a:	f000 8142 	beq.w	8003f22 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003c9e:	fab5 f585 	clz	r5, r5
 8003ca2:	3501      	adds	r5, #1
 8003ca4:	f005 051f 	and.w	r5, r5, #31
 8003ca8:	2601      	movs	r6, #1
 8003caa:	fa06 f505 	lsl.w	r5, r6, r5
 8003cae:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003cb4:	2800      	cmp	r0, #0
 8003cb6:	f000 8132 	beq.w	8003f1e <HAL_ADC_ConfigChannel+0x48e>
  return __builtin_clz(value);
 8003cba:	fab0 f080 	clz	r0, r0
 8003cbe:	1c45      	adds	r5, r0, #1
 8003cc0:	f005 051f 	and.w	r5, r5, #31
 8003cc4:	2003      	movs	r0, #3
 8003cc6:	f06f 061d 	mvn.w	r6, #29
 8003cca:	fb10 6005 	smlabb	r0, r0, r5, r6
 8003cce:	0500      	lsls	r0, r0, #20
 8003cd0:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003cd4:	4320      	orrs	r0, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003cd6:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8003cd8:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003cda:	f005 0504 	and.w	r5, r5, #4
 8003cde:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8003ce2:	f3c0 5004 	ubfx	r0, r0, #20, #5
 8003ce6:	fa04 f700 	lsl.w	r7, r4, r0
 8003cea:	f04f 0c07 	mov.w	ip, #7
 8003cee:	5974      	ldr	r4, [r6, r5]
 8003cf0:	fa0c f000 	lsl.w	r0, ip, r0
 8003cf4:	ea24 0000 	bic.w	r0, r4, r0
 8003cf8:	4338      	orrs	r0, r7
 8003cfa:	5170      	str	r0, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003cfc:	6808      	ldr	r0, [r1, #0]
}
 8003cfe:	e70e      	b.n	8003b1e <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8003d00:	2002      	movs	r0, #2
}
 8003d02:	b002      	add	sp, #8
 8003d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d08:	01c8      	lsls	r0, r1, #7
 8003d0a:	f53f af28 	bmi.w	8003b5e <HAL_ADC_ConfigChannel+0xce>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d0e:	4943      	ldr	r1, [pc, #268]	@ (8003e1c <HAL_ADC_ConfigChannel+0x38c>)
 8003d10:	428a      	cmp	r2, r1
 8003d12:	f43f af24 	beq.w	8003b5e <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003d16:	68a2      	ldr	r2, [r4, #8]
 8003d18:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003d1c:	4332      	orrs	r2, r6
 8003d1e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003d22:	60a2      	str	r2, [r4, #8]
}
 8003d24:	e71b      	b.n	8003b5e <HAL_ADC_ConfigChannel+0xce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d26:	0e80      	lsrs	r0, r0, #26
 8003d28:	3001      	adds	r0, #1
 8003d2a:	f000 051f 	and.w	r5, r0, #31
 8003d2e:	2401      	movs	r4, #1
 8003d30:	0680      	lsls	r0, r0, #26
 8003d32:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8003d36:	40ac      	lsls	r4, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d38:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d3a:	ea44 0400 	orr.w	r4, r4, r0
 8003d3e:	eb05 0045 	add.w	r0, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d42:	d959      	bls.n	8003df8 <HAL_ADC_ConfigChannel+0x368>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d44:	381e      	subs	r0, #30
 8003d46:	0500      	lsls	r0, r0, #20
 8003d48:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 8003d4c:	e7c2      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x244>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d4e:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8003d50:	6e15      	ldr	r5, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d52:	f3c0 0612 	ubfx	r6, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d56:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003d5a:	2e00      	cmp	r6, #0
 8003d5c:	d166      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x39c>
 8003d5e:	f3c0 6084 	ubfx	r0, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d62:	4285      	cmp	r5, r0
 8003d64:	f000 80a8 	beq.w	8003eb8 <HAL_ADC_ConfigChannel+0x428>
 8003d68:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8003d6a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d6c:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003d70:	4285      	cmp	r5, r0
 8003d72:	f000 808c 	beq.w	8003e8e <HAL_ADC_ConfigChannel+0x3fe>
 8003d76:	68a5      	ldr	r5, [r4, #8]
 8003d78:	68a5      	ldr	r5, [r4, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d7a:	f104 0708 	add.w	r7, r4, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003d7e:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003d82:	4285      	cmp	r5, r0
 8003d84:	f000 80aa 	beq.w	8003edc <HAL_ADC_ConfigChannel+0x44c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d88:	68e5      	ldr	r5, [r4, #12]
 8003d8a:	68e5      	ldr	r5, [r4, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d8c:	f104 060c 	add.w	r6, r4, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003d90:	f3c5 6484 	ubfx	r4, r5, #26, #5
 8003d94:	42a0      	cmp	r0, r4
 8003d96:	f000 80b6 	beq.w	8003f06 <HAL_ADC_ConfigChannel+0x476>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003d9a:	4660      	mov	r0, ip
 8003d9c:	e6a9      	b.n	8003af2 <HAL_ADC_ConfigChannel+0x62>
  MODIFY_REG(*preg,
 8003d9e:	583d      	ldr	r5, [r7, r0]
 8003da0:	402c      	ands	r4, r5
 8003da2:	503c      	str	r4, [r7, r0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003da4:	6950      	ldr	r0, [r2, #20]
 8003da6:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003daa:	6150      	str	r0, [r2, #20]
}
 8003dac:	e700      	b.n	8003bb0 <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dae:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003db2:	2c00      	cmp	r4, #0
 8003db4:	f000 80b9 	beq.w	8003f2a <HAL_ADC_ConfigChannel+0x49a>
  return __builtin_clz(value);
 8003db8:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003dbc:	3401      	adds	r4, #1
 8003dbe:	06a4      	lsls	r4, r4, #26
 8003dc0:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003dc8:	2d00      	cmp	r5, #0
 8003dca:	f000 80ac 	beq.w	8003f26 <HAL_ADC_ConfigChannel+0x496>
  return __builtin_clz(value);
 8003dce:	fab5 f585 	clz	r5, r5
 8003dd2:	3501      	adds	r5, #1
 8003dd4:	f005 051f 	and.w	r5, r5, #31
 8003dd8:	2601      	movs	r6, #1
 8003dda:	fa06 f505 	lsl.w	r5, r6, r5
 8003dde:	432c      	orrs	r4, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de0:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003de4:	2800      	cmp	r0, #0
 8003de6:	f000 8094 	beq.w	8003f12 <HAL_ADC_ConfigChannel+0x482>
  return __builtin_clz(value);
 8003dea:	fab0 f080 	clz	r0, r0
 8003dee:	3001      	adds	r0, #1
 8003df0:	f000 001f 	and.w	r0, r0, #31
 8003df4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003df8:	0500      	lsls	r0, r0, #20
 8003dfa:	e76b      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x244>
 8003dfc:	0007ffff 	.word	0x0007ffff
 8003e00:	407f0000 	.word	0x407f0000
 8003e04:	80080000 	.word	0x80080000
 8003e08:	50000300 	.word	0x50000300
 8003e0c:	c3210000 	.word	0xc3210000
 8003e10:	90c00010 	.word	0x90c00010
 8003e14:	c7520000 	.word	0xc7520000
 8003e18:	cb840000 	.word	0xcb840000
 8003e1c:	50000100 	.word	0x50000100
 8003e20:	03fff000 	.word	0x03fff000
 8003e24:	20000694 	.word	0x20000694
 8003e28:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e2c:	fa90 f6a0 	rbit	r6, r0
  if (value == 0U)
 8003e30:	b11e      	cbz	r6, 8003e3a <HAL_ADC_ConfigChannel+0x3aa>
  return __builtin_clz(value);
 8003e32:	fab6 f686 	clz	r6, r6
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e36:	42b5      	cmp	r5, r6
 8003e38:	d03e      	beq.n	8003eb8 <HAL_ADC_ConfigChannel+0x428>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e3a:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8003e3c:	6e55      	ldr	r5, [r2, #100]	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e3e:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	fa9c f6ac 	rbit	r6, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e46:	f104 0708 	add.w	r7, r4, #8
 8003e4a:	46be      	mov	lr, r7
  if (value == 0U)
 8003e4c:	b11e      	cbz	r6, 8003e56 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003e4e:	fab6 f686 	clz	r6, r6
 8003e52:	42ae      	cmp	r6, r5
 8003e54:	d01d      	beq.n	8003e92 <HAL_ADC_ConfigChannel+0x402>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e56:	68a5      	ldr	r5, [r4, #8]
 8003e58:	68a5      	ldr	r5, [r4, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e5a:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5e:	fa9c feac 	rbit	lr, ip
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e62:	f104 060c 	add.w	r6, r4, #12
 8003e66:	46b0      	mov	r8, r6
  if (value == 0U)
 8003e68:	f1be 0f00 	cmp.w	lr, #0
 8003e6c:	d003      	beq.n	8003e76 <HAL_ADC_ConfigChannel+0x3e6>
  return __builtin_clz(value);
 8003e6e:	fabe fe8e 	clz	lr, lr
 8003e72:	45ae      	cmp	lr, r5
 8003e74:	d034      	beq.n	8003ee0 <HAL_ADC_ConfigChannel+0x450>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e76:	68e5      	ldr	r5, [r4, #12]
 8003e78:	68e4      	ldr	r4, [r4, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003e7a:	f3c4 6484 	ubfx	r4, r4, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7e:	fa9c f5ac 	rbit	r5, ip
  if (value == 0U)
 8003e82:	2d00      	cmp	r5, #0
 8003e84:	f43f ae35 	beq.w	8003af2 <HAL_ADC_ConfigChannel+0x62>
  return __builtin_clz(value);
 8003e88:	fab5 f085 	clz	r0, r5
 8003e8c:	e782      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x304>
 8003e8e:	f104 0e08 	add.w	lr, r4, #8
  MODIFY_REG(*preg,
 8003e92:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8003e94:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003e98:	6650      	str	r0, [r2, #100]	@ 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e9a:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003e9e:	68a0      	ldr	r0, [r4, #8]
 8003ea0:	68a5      	ldr	r5, [r4, #8]
 8003ea2:	f3cc 0612 	ubfx	r6, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ea6:	4677      	mov	r7, lr
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003ea8:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003eac:	4660      	mov	r0, ip
 8003eae:	2e00      	cmp	r6, #0
 8003eb0:	d1d5      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x3ce>
 8003eb2:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8003eb6:	e764      	b.n	8003d82 <HAL_ADC_ConfigChannel+0x2f2>
  MODIFY_REG(*preg,
 8003eb8:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8003eba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003ebe:	6610      	str	r0, [r2, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ec0:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003ec4:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8003ec6:	6e55      	ldr	r5, [r2, #100]	@ 0x64
 8003ec8:	f3cc 0612 	ubfx	r6, ip, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003ecc:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ed0:	4660      	mov	r0, ip
 8003ed2:	2e00      	cmp	r6, #0
 8003ed4:	d1b5      	bne.n	8003e42 <HAL_ADC_ConfigChannel+0x3b2>
 8003ed6:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8003eda:	e749      	b.n	8003d70 <HAL_ADC_ConfigChannel+0x2e0>
 8003edc:	f104 080c 	add.w	r8, r4, #12
  MODIFY_REG(*preg,
 8003ee0:	6838      	ldr	r0, [r7, #0]
 8003ee2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003ee6:	6038      	str	r0, [r7, #0]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ee8:	f8d1 c000 	ldr.w	ip, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003eec:	68e0      	ldr	r0, [r4, #12]
 8003eee:	68e4      	ldr	r4, [r4, #12]
 8003ef0:	f3cc 0512 	ubfx	r5, ip, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ef4:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ef6:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003efa:	4660      	mov	r0, ip
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	d1be      	bne.n	8003e7e <HAL_ADC_ConfigChannel+0x3ee>
 8003f00:	f3cc 6084 	ubfx	r0, ip, #26, #5
 8003f04:	e746      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x304>
  MODIFY_REG(*preg,
 8003f06:	6830      	ldr	r0, [r6, #0]
 8003f08:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8003f0c:	6030      	str	r0, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003f0e:	6808      	ldr	r0, [r1, #0]
}
 8003f10:	e5ef      	b.n	8003af2 <HAL_ADC_ConfigChannel+0x62>
 8003f12:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8003f16:	e6dd      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x244>
 8003f18:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8003f1c:	e6ba      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x204>
 8003f1e:	4804      	ldr	r0, [pc, #16]	@ (8003f30 <HAL_ADC_ConfigChannel+0x4a0>)
 8003f20:	e6d8      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x244>
 8003f22:	2502      	movs	r5, #2
 8003f24:	e6c3      	b.n	8003cae <HAL_ADC_ConfigChannel+0x21e>
 8003f26:	2502      	movs	r5, #2
 8003f28:	e759      	b.n	8003dde <HAL_ADC_ConfigChannel+0x34e>
 8003f2a:	f04f 6480 	mov.w	r4, #67108864	@ 0x4000000
 8003f2e:	e749      	b.n	8003dc4 <HAL_ADC_ConfigChannel+0x334>
 8003f30:	fe500000 	.word	0xfe500000

08003f34 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8003f34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f38:	f890 3058 	ldrb.w	r3, [r0, #88]	@ 0x58
{
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8003f40:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8003f42:	2b01      	cmp	r3, #1
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003f44:	6955      	ldr	r5, [r2, #20]
  __IO uint32_t wait_loop_index = 0;
 8003f46:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8003f48:	f000 8174 	beq.w	8004234 <HAL_ADCEx_InjectedConfigChannel+0x300>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8003f52:	e9d1 4000 	ldrd	r4, r0, [r1]

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003f56:	6813      	ldr	r3, [r2, #0]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003f58:	2d00      	cmp	r5, #0
 8003f5a:	d072      	beq.n	8004042 <HAL_ADCEx_InjectedConfigChannel+0x10e>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8003f5c:	6a0d      	ldr	r5, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003f5e:	2d01      	cmp	r5, #1
 8003f60:	d06f      	beq.n	8004042 <HAL_ADCEx_InjectedConfigChannel+0x10e>
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003f62:	6e97      	ldr	r7, [r2, #104]	@ 0x68
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8003f64:	f000 001f 	and.w	r0, r0, #31
 8003f68:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8003f6c:	4086      	lsls	r6, r0
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003f6e:	2f00      	cmp	r7, #0
 8003f70:	f040 811a 	bne.w	80041a8 <HAL_ADCEx_InjectedConfigChannel+0x274>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f74:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003f76:	3d01      	subs	r5, #1
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	f000 8217 	beq.w	80043ac <HAL_ADCEx_InjectedConfigChannel+0x478>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003f7e:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003f80:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
 8003f84:	4328      	orrs	r0, r5
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8003f86:	4338      	orrs	r0, r7
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8003f88:	4330      	orrs	r0, r6
 8003f8a:	e9c2 0519 	strd	r0, r5, [r2, #100]	@ 0x64
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f8e:	6898      	ldr	r0, [r3, #8]
 8003f90:	0700      	lsls	r0, r0, #28
 8003f92:	d410      	bmi.n	8003fb6 <HAL_ADCEx_InjectedConfigChannel+0x82>
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003f94:	f891 0026 	ldrb.w	r0, [r1, #38]	@ 0x26
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8003f98:	f891 5025 	ldrb.w	r5, [r1, #37]	@ 0x25
      MODIFY_REG(hadc->Instance->CFGR,
 8003f9c:	0540      	lsls	r0, r0, #21
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8003f9e:	2d00      	cmp	r5, #0
 8003fa0:	f040 80f7 	bne.w	8004192 <HAL_ADCEx_InjectedConfigChannel+0x25e>
      MODIFY_REG(hadc->Instance->CFGR,
 8003fa4:	68dd      	ldr	r5, [r3, #12]
 8003fa6:	f891 6024 	ldrb.w	r6, [r1, #36]	@ 0x24
 8003faa:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8003fae:	ea40 5006 	orr.w	r0, r0, r6, lsl #20
 8003fb2:	4328      	orrs	r0, r5
 8003fb4:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fb6:	6898      	ldr	r0, [r3, #8]
 8003fb8:	f010 0004 	ands.w	r0, r0, #4
 8003fbc:	d057      	beq.n	800406e <HAL_ADCEx_InjectedConfigChannel+0x13a>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003fbe:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fc0:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fc2:	689d      	ldr	r5, [r3, #8]
 8003fc4:	07ee      	lsls	r6, r5, #31
 8003fc6:	d414      	bmi.n	8003ff2 <HAL_ADCEx_InjectedConfigChannel+0xbe>
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8003fc8:	68cf      	ldr	r7, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003fca:	4da4      	ldr	r5, [pc, #656]	@ (800425c <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8003fcc:	f8d3 60b0 	ldr.w	r6, [r3, #176]	@ 0xb0
 8003fd0:	f007 0c18 	and.w	ip, r7, #24
 8003fd4:	fa25 f50c 	lsr.w	r5, r5, ip
 8003fd8:	f3c4 0e12 	ubfx	lr, r4, #0, #19
 8003fdc:	4025      	ands	r5, r4
 8003fde:	ea26 0c0e 	bic.w	ip, r6, lr
 8003fe2:	ea45 050c 	orr.w	r5, r5, ip
 8003fe6:	f8c3 50b0 	str.w	r5, [r3, #176]	@ 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fea:	4d9d      	ldr	r5, [pc, #628]	@ (8004260 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003fec:	42af      	cmp	r7, r5
 8003fee:	f000 80f6 	beq.w	80041de <HAL_ADCEx_InjectedConfigChannel+0x2aa>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8003ff2:	499c      	ldr	r1, [pc, #624]	@ (8004264 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8003ff4:	420c      	tst	r4, r1
 8003ff6:	d01e      	beq.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003ff8:	4e9b      	ldr	r6, [pc, #620]	@ (8004268 <HAL_ADCEx_InjectedConfigChannel+0x334>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8003ffa:	4d9c      	ldr	r5, [pc, #624]	@ (800426c <HAL_ADCEx_InjectedConfigChannel+0x338>)
 8003ffc:	68b1      	ldr	r1, [r6, #8]
 8003ffe:	42ac      	cmp	r4, r5
 8004000:	f001 77e0 	and.w	r7, r1, #29360128	@ 0x1c00000
 8004004:	f000 809f 	beq.w	8004146 <HAL_ADCEx_InjectedConfigChannel+0x212>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004008:	4d99      	ldr	r5, [pc, #612]	@ (8004270 <HAL_ADCEx_InjectedConfigChannel+0x33c>)
 800400a:	42ac      	cmp	r4, r5
 800400c:	f000 809b 	beq.w	8004146 <HAL_ADCEx_InjectedConfigChannel+0x212>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004010:	4d98      	ldr	r5, [pc, #608]	@ (8004274 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004012:	42ac      	cmp	r4, r5
 8004014:	f000 8112 	beq.w	800423c <HAL_ADCEx_InjectedConfigChannel+0x308>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004018:	4d97      	ldr	r5, [pc, #604]	@ (8004278 <HAL_ADCEx_InjectedConfigChannel+0x344>)
 800401a:	42ac      	cmp	r4, r5
 800401c:	d10b      	bne.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800401e:	0249      	lsls	r1, r1, #9
 8004020:	d409      	bmi.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8004022:	4996      	ldr	r1, [pc, #600]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004024:	428b      	cmp	r3, r1
 8004026:	d006      	beq.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004028:	68b3      	ldr	r3, [r6, #8]
 800402a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800402e:	433b      	orrs	r3, r7
 8004030:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004034:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004036:	2300      	movs	r3, #0
 8004038:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800403c:	b003      	add	sp, #12
 800403e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004042:	2809      	cmp	r0, #9
 8004044:	d1a3      	bne.n	8003f8e <HAL_ADCEx_InjectedConfigChannel+0x5a>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004046:	6a88      	ldr	r0, [r1, #40]	@ 0x28
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004048:	0c65      	lsrs	r5, r4, #17
 800404a:	f405 5578 	and.w	r5, r5, #15872	@ 0x3e00
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800404e:	b120      	cbz	r0, 800405a <HAL_ADCEx_InjectedConfigChannel+0x126>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004050:	6ace      	ldr	r6, [r1, #44]	@ 0x2c
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004052:	f000 007c 	and.w	r0, r0, #124	@ 0x7c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8004056:	4330      	orrs	r0, r6
 8004058:	4305      	orrs	r5, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800405a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800405c:	4e88      	ldr	r6, [pc, #544]	@ (8004280 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 800405e:	4030      	ands	r0, r6
 8004060:	4328      	orrs	r0, r5
 8004062:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004064:	6898      	ldr	r0, [r3, #8]
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8004066:	6655      	str	r5, [r2, #100]	@ 0x64
 8004068:	0700      	lsls	r0, r0, #28
 800406a:	d4a4      	bmi.n	8003fb6 <HAL_ADCEx_InjectedConfigChannel+0x82>
 800406c:	e792      	b.n	8003f94 <HAL_ADCEx_InjectedConfigChannel+0x60>
 800406e:	689d      	ldr	r5, [r3, #8]
 8004070:	072f      	lsls	r7, r5, #28
 8004072:	d4a6      	bmi.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004074:	6a8d      	ldr	r5, [r1, #40]	@ 0x28
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8004076:	f891 0025 	ldrb.w	r0, [r1, #37]	@ 0x25
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800407a:	2d00      	cmp	r5, #0
 800407c:	f040 80a6 	bne.w	80041cc <HAL_ADCEx_InjectedConfigChannel+0x298>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004080:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004082:	68d8      	ldr	r0, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8004084:	f000 8194 	beq.w	80043b0 <HAL_ADCEx_InjectedConfigChannel+0x47c>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004088:	f020 7000 	bic.w	r0, r0, #33554432	@ 0x2000000
 800408c:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800408e:	2000      	movs	r0, #0
    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8004090:	f891 5030 	ldrb.w	r5, [r1, #48]	@ 0x30
 8004094:	2d01      	cmp	r5, #1
 8004096:	f000 817e 	beq.w	8004396 <HAL_ADCEx_InjectedConfigChannel+0x462>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800409a:	691d      	ldr	r5, [r3, #16]
 800409c:	f025 0502 	bic.w	r5, r5, #2
 80040a0:	611d      	str	r5, [r3, #16]
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040a2:	688e      	ldr	r6, [r1, #8]
  MODIFY_REG(*preg,
 80040a4:	f3c4 5704 	ubfx	r7, r4, #20, #5
 80040a8:	2507      	movs	r5, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040aa:	0de4      	lsrs	r4, r4, #23
  MODIFY_REG(*preg,
 80040ac:	40bd      	lsls	r5, r7
 80040ae:	f1b6 4f00 	cmp.w	r6, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040b2:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 80040b6:	ea6f 0505 	mvn.w	r5, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040ba:	f103 0c14 	add.w	ip, r3, #20
 80040be:	f000 8160 	beq.w	8004382 <HAL_ADCEx_InjectedConfigChannel+0x44e>
  MODIFY_REG(*preg,
 80040c2:	40be      	lsls	r6, r7
 80040c4:	f85c 7004 	ldr.w	r7, [ip, r4]
 80040c8:	403d      	ands	r5, r7
 80040ca:	4335      	orrs	r5, r6
 80040cc:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80040d0:	695c      	ldr	r4, [r3, #20]
 80040d2:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80040d6:	615c      	str	r4, [r3, #20]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80040d8:	f8d1 c010 	ldr.w	ip, [r1, #16]
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80040dc:	680c      	ldr	r4, [r1, #0]
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80040de:	694e      	ldr	r6, [r1, #20]
 80040e0:	68df      	ldr	r7, [r3, #12]
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80040e2:	f1bc 0f04 	cmp.w	ip, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040e6:	f103 0560 	add.w	r5, r3, #96	@ 0x60
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 80040ea:	46a6      	mov	lr, r4
    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80040ec:	f000 8109 	beq.w	8004302 <HAL_ADCEx_InjectedConfigChannel+0x3ce>
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80040f0:	f3c7 07c1 	ubfx	r7, r7, #3, #2
 80040f4:	007f      	lsls	r7, r7, #1
  MODIFY_REG(*preg,
 80040f6:	f855 e02c 	ldr.w	lr, [r5, ip, lsl #2]
 80040fa:	40be      	lsls	r6, r7
 80040fc:	4f61      	ldr	r7, [pc, #388]	@ (8004284 <HAL_ADCEx_InjectedConfigChannel+0x350>)
 80040fe:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 8004102:	ea0e 0707 	and.w	r7, lr, r7
 8004106:	4327      	orrs	r7, r4
 8004108:	433e      	orrs	r6, r7
 800410a:	f046 4600 	orr.w	r6, r6, #2147483648	@ 0x80000000
 800410e:	f845 602c 	str.w	r6, [r5, ip, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004112:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8004114:	698e      	ldr	r6, [r1, #24]
 8004116:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 800411a:	f024 7480 	bic.w	r4, r4, #16777216	@ 0x1000000
 800411e:	4334      	orrs	r4, r6
 8004120:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004124:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8004126:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8004128:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 800412c:	f1a6 0601 	sub.w	r6, r6, #1
 8004130:	fab6 f686 	clz	r6, r6
 8004134:	0976      	lsrs	r6, r6, #5
 8004136:	f024 7400 	bic.w	r4, r4, #33554432	@ 0x2000000
 800413a:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 800413e:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8004142:	680c      	ldr	r4, [r1, #0]
}
 8004144:	e73d      	b.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004146:	020d      	lsls	r5, r1, #8
 8004148:	f53f af75 	bmi.w	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800414c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004150:	f47f af71 	bne.w	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004154:	4944      	ldr	r1, [pc, #272]	@ (8004268 <HAL_ADCEx_InjectedConfigChannel+0x334>)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8004156:	4c4c      	ldr	r4, [pc, #304]	@ (8004288 <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8004158:	688b      	ldr	r3, [r1, #8]
 800415a:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 800415e:	433b      	orrs	r3, r7
 8004160:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004164:	608b      	str	r3, [r1, #8]
 8004166:	6823      	ldr	r3, [r4, #0]
 8004168:	4948      	ldr	r1, [pc, #288]	@ (800428c <HAL_ADCEx_InjectedConfigChannel+0x358>)
 800416a:	099b      	lsrs	r3, r3, #6
 800416c:	fba1 1303 	umull	r1, r3, r1, r3
 8004170:	099b      	lsrs	r3, r3, #6
 8004172:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800417a:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800417c:	9b01      	ldr	r3, [sp, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f43f af59 	beq.w	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
          wait_loop_index--;
 8004184:	9b01      	ldr	r3, [sp, #4]
 8004186:	3b01      	subs	r3, #1
 8004188:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 800418a:	9b01      	ldr	r3, [sp, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1f9      	bne.n	8004184 <HAL_ADCEx_InjectedConfigChannel+0x250>
 8004190:	e751      	b.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
      MODIFY_REG(hadc->Instance->CFGR,
 8004192:	68dd      	ldr	r5, [r3, #12]
 8004194:	f425 1540 	bic.w	r5, r5, #3145728	@ 0x300000
 8004198:	4328      	orrs	r0, r5
 800419a:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800419c:	6898      	ldr	r0, [r3, #8]
 800419e:	f010 0004 	ands.w	r0, r0, #4
 80041a2:	f43f af64 	beq.w	800406e <HAL_ADCEx_InjectedConfigChannel+0x13a>
 80041a6:	e70a      	b.n	8003fbe <HAL_ADCEx_InjectedConfigChannel+0x8a>
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80041a8:	6e55      	ldr	r5, [r2, #100]	@ 0x64
    hadc->InjectionConfig.ChannelCount--;
 80041aa:	3f01      	subs	r7, #1
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80041ac:	4335      	orrs	r5, r6
    hadc->InjectionConfig.ChannelCount--;
 80041ae:	6697      	str	r7, [r2, #104]	@ 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80041b0:	6655      	str	r5, [r2, #100]	@ 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80041b2:	2f00      	cmp	r7, #0
 80041b4:	f47f aeeb 	bne.w	8003f8e <HAL_ADCEx_InjectedConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80041b8:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80041ba:	4e31      	ldr	r6, [pc, #196]	@ (8004280 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 80041bc:	4030      	ands	r0, r6
 80041be:	4328      	orrs	r0, r5
 80041c0:	64d8      	str	r0, [r3, #76]	@ 0x4c
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80041c2:	6898      	ldr	r0, [r3, #8]
 80041c4:	0700      	lsls	r0, r0, #28
 80041c6:	f53f aef6 	bmi.w	8003fb6 <HAL_ADCEx_InjectedConfigChannel+0x82>
 80041ca:	e6e3      	b.n	8003f94 <HAL_ADCEx_InjectedConfigChannel+0x60>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80041cc:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 80041ce:	2d00      	cmp	r5, #0
 80041d0:	f43f af56 	beq.w	8004080 <HAL_ADCEx_InjectedConfigChannel+0x14c>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80041d4:	2801      	cmp	r0, #1
 80041d6:	f000 810d 	beq.w	80043f4 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80041da:	68d8      	ldr	r0, [r3, #12]
 80041dc:	e754      	b.n	8004088 <HAL_ADCEx_InjectedConfigChannel+0x154>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041de:	f1be 0f00 	cmp.w	lr, #0
 80041e2:	d155      	bne.n	8004290 <HAL_ADCEx_InjectedConfigChannel+0x35c>
 80041e4:	0ea4      	lsrs	r4, r4, #26
 80041e6:	3401      	adds	r4, #1
 80041e8:	f004 061f 	and.w	r6, r4, #31
 80041ec:	2501      	movs	r5, #1
 80041ee:	06a4      	lsls	r4, r4, #26
 80041f0:	f004 44f8 	and.w	r4, r4, #2080374784	@ 0x7c000000
 80041f4:	40b5      	lsls	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f6:	2e09      	cmp	r6, #9
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041f8:	ea45 0504 	orr.w	r5, r5, r4
 80041fc:	eb06 0446 	add.w	r4, r6, r6, lsl #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004200:	f200 80f3 	bhi.w	80043ea <HAL_ADCEx_InjectedConfigChannel+0x4b6>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004204:	0524      	lsls	r4, r4, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004206:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004208:	0de6      	lsrs	r6, r4, #23
  MODIFY_REG(*preg,
 800420a:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800420c:	f006 0604 	and.w	r6, r6, #4
 8004210:	f103 0714 	add.w	r7, r3, #20
  MODIFY_REG(*preg,
 8004214:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8004218:	fa05 fc04 	lsl.w	ip, r5, r4
 800421c:	f04f 0e07 	mov.w	lr, #7
 8004220:	59bd      	ldr	r5, [r7, r6]
 8004222:	fa0e f404 	lsl.w	r4, lr, r4
 8004226:	ea25 0404 	bic.w	r4, r5, r4
 800422a:	ea44 040c 	orr.w	r4, r4, ip
 800422e:	51bc      	str	r4, [r7, r6]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8004230:	680c      	ldr	r4, [r1, #0]
}
 8004232:	e6de      	b.n	8003ff2 <HAL_ADCEx_InjectedConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8004234:	2002      	movs	r0, #2
}
 8004236:	b003      	add	sp, #12
 8004238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800423c:	01cc      	lsls	r4, r1, #7
 800423e:	f53f aefa 	bmi.w	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004242:	490e      	ldr	r1, [pc, #56]	@ (800427c <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8004244:	428b      	cmp	r3, r1
 8004246:	f43f aef6 	beq.w	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800424a:	68b3      	ldr	r3, [r6, #8]
 800424c:	f023 73e0 	bic.w	r3, r3, #29360128	@ 0x1c00000
 8004250:	433b      	orrs	r3, r7
 8004252:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004256:	60b3      	str	r3, [r6, #8]
}
 8004258:	e6ed      	b.n	8004036 <HAL_ADCEx_InjectedConfigChannel+0x102>
 800425a:	bf00      	nop
 800425c:	0007ffff 	.word	0x0007ffff
 8004260:	407f0000 	.word	0x407f0000
 8004264:	80080000 	.word	0x80080000
 8004268:	50000300 	.word	0x50000300
 800426c:	c3210000 	.word	0xc3210000
 8004270:	90c00010 	.word	0x90c00010
 8004274:	c7520000 	.word	0xc7520000
 8004278:	cb840000 	.word	0xcb840000
 800427c:	50000100 	.word	0x50000100
 8004280:	04104000 	.word	0x04104000
 8004284:	03fff000 	.word	0x03fff000
 8004288:	20000694 	.word	0x20000694
 800428c:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004290:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004294:	2d00      	cmp	r5, #0
 8004296:	f000 80b2 	beq.w	80043fe <HAL_ADCEx_InjectedConfigChannel+0x4ca>
  return __builtin_clz(value);
 800429a:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800429e:	3501      	adds	r5, #1
 80042a0:	f005 051f 	and.w	r5, r5, #31
 80042a4:	2d09      	cmp	r5, #9
 80042a6:	f240 80aa 	bls.w	80043fe <HAL_ADCEx_InjectedConfigChannel+0x4ca>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042aa:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80042ae:	2d00      	cmp	r5, #0
 80042b0:	f000 8111 	beq.w	80044d6 <HAL_ADCEx_InjectedConfigChannel+0x5a2>
  return __builtin_clz(value);
 80042b4:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80042b8:	3501      	adds	r5, #1
 80042ba:	06ad      	lsls	r5, r5, #26
 80042bc:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c0:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80042c4:	2e00      	cmp	r6, #0
 80042c6:	f000 8104 	beq.w	80044d2 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return __builtin_clz(value);
 80042ca:	fab6 f686 	clz	r6, r6
 80042ce:	3601      	adds	r6, #1
 80042d0:	f006 061f 	and.w	r6, r6, #31
 80042d4:	2701      	movs	r7, #1
 80042d6:	fa07 f606 	lsl.w	r6, r7, r6
 80042da:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042dc:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80042e0:	2c00      	cmp	r4, #0
 80042e2:	f000 80fe 	beq.w	80044e2 <HAL_ADCEx_InjectedConfigChannel+0x5ae>
  return __builtin_clz(value);
 80042e6:	fab4 f484 	clz	r4, r4
 80042ea:	1c66      	adds	r6, r4, #1
 80042ec:	f006 061f 	and.w	r6, r6, #31
 80042f0:	2403      	movs	r4, #3
 80042f2:	f06f 071d 	mvn.w	r7, #29
 80042f6:	fb14 7406 	smlabb	r4, r4, r6, r7
 80042fa:	0524      	lsls	r4, r4, #20
 80042fc:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 8004300:	e781      	b.n	8004206 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004302:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 8004304:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004306:	f3c4 0712 	ubfx	r7, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800430a:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800430e:	2f00      	cmp	r7, #0
 8004310:	d052      	beq.n	80043b8 <HAL_ADCEx_InjectedConfigChannel+0x484>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004312:	fa94 f7a4 	rbit	r7, r4
  if (value == 0U)
 8004316:	b127      	cbz	r7, 8004322 <HAL_ADCEx_InjectedConfigChannel+0x3ee>
  return __builtin_clz(value);
 8004318:	fab7 f787 	clz	r7, r7
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800431c:	42be      	cmp	r6, r7
 800431e:	f000 80a7 	beq.w	8004470 <HAL_ADCEx_InjectedConfigChannel+0x53c>
 8004322:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004324:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004326:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432a:	fa9e f7ae 	rbit	r7, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800432e:	f105 0c08 	add.w	ip, r5, #8
 8004332:	46e0      	mov	r8, ip
  if (value == 0U)
 8004334:	b127      	cbz	r7, 8004340 <HAL_ADCEx_InjectedConfigChannel+0x40c>
  return __builtin_clz(value);
 8004336:	fab7 f787 	clz	r7, r7
 800433a:	42b7      	cmp	r7, r6
 800433c:	f000 8084 	beq.w	8004448 <HAL_ADCEx_InjectedConfigChannel+0x514>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004340:	68ae      	ldr	r6, [r5, #8]
 8004342:	68ae      	ldr	r6, [r5, #8]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004344:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	fa9e f8ae 	rbit	r8, lr
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800434c:	f105 070c 	add.w	r7, r5, #12
 8004350:	46b9      	mov	r9, r7
  if (value == 0U)
 8004352:	f1b8 0f00 	cmp.w	r8, #0
 8004356:	d004      	beq.n	8004362 <HAL_ADCEx_InjectedConfigChannel+0x42e>
  return __builtin_clz(value);
 8004358:	fab8 f888 	clz	r8, r8
 800435c:	45b0      	cmp	r8, r6
 800435e:	f000 809c 	beq.w	800449a <HAL_ADCEx_InjectedConfigChannel+0x566>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004362:	68ee      	ldr	r6, [r5, #12]
 8004364:	68ed      	ldr	r5, [r5, #12]
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004366:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436a:	fa9e f6ae 	rbit	r6, lr
  if (value == 0U)
 800436e:	2e00      	cmp	r6, #0
 8004370:	f43f ae27 	beq.w	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
  return __builtin_clz(value);
 8004374:	fab6 f486 	clz	r4, r6
 8004378:	42ac      	cmp	r4, r5
 800437a:	f000 80a4 	beq.w	80044c6 <HAL_ADCEx_InjectedConfigChannel+0x592>
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800437e:	4674      	mov	r4, lr
 8004380:	e61f      	b.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
  MODIFY_REG(*preg,
 8004382:	f85c 6004 	ldr.w	r6, [ip, r4]
 8004386:	4035      	ands	r5, r6
 8004388:	f84c 5004 	str.w	r5, [ip, r4]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800438c:	695c      	ldr	r4, [r3, #20]
 800438e:	f044 4400 	orr.w	r4, r4, #2147483648	@ 0x80000000
 8004392:	615c      	str	r4, [r3, #20]
}
 8004394:	e6a0      	b.n	80040d8 <HAL_ADCEx_InjectedConfigChannel+0x1a4>
      MODIFY_REG(hadc->Instance->CFGR2,
 8004396:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	@ 0x34
 800439a:	691e      	ldr	r6, [r3, #16]
 800439c:	433d      	orrs	r5, r7
 800439e:	f426 76ff 	bic.w	r6, r6, #510	@ 0x1fe
 80043a2:	4335      	orrs	r5, r6
 80043a4:	f045 0502 	orr.w	r5, r5, #2
 80043a8:	611d      	str	r5, [r3, #16]
 80043aa:	e67a      	b.n	80040a2 <HAL_ADCEx_InjectedConfigChannel+0x16e>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80043ac:	4628      	mov	r0, r5
 80043ae:	e5eb      	b.n	8003f88 <HAL_ADCEx_InjectedConfigChannel+0x54>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80043b0:	f040 7000 	orr.w	r0, r0, #33554432	@ 0x2000000
 80043b4:	60d8      	str	r0, [r3, #12]
 80043b6:	e66a      	b.n	800408e <HAL_ADCEx_InjectedConfigChannel+0x15a>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80043b8:	f3c4 6484 	ubfx	r4, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80043bc:	42a6      	cmp	r6, r4
 80043be:	d057      	beq.n	8004470 <HAL_ADCEx_InjectedConfigChannel+0x53c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043c0:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 80043c2:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043c4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80043c8:	42a6      	cmp	r6, r4
 80043ca:	d03b      	beq.n	8004444 <HAL_ADCEx_InjectedConfigChannel+0x510>
 80043cc:	68ae      	ldr	r6, [r5, #8]
 80043ce:	68ae      	ldr	r6, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043d0:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043d4:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80043d8:	42a6      	cmp	r6, r4
 80043da:	d05c      	beq.n	8004496 <HAL_ADCEx_InjectedConfigChannel+0x562>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80043dc:	68ee      	ldr	r6, [r5, #12]
 80043de:	68ee      	ldr	r6, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043e0:	f105 070c 	add.w	r7, r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043e4:	f3c6 6584 	ubfx	r5, r6, #26, #5
 80043e8:	e7c6      	b.n	8004378 <HAL_ADCEx_InjectedConfigChannel+0x444>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80043ea:	3c1e      	subs	r4, #30
 80043ec:	0524      	lsls	r4, r4, #20
 80043ee:	f044 7400 	orr.w	r4, r4, #33554432	@ 0x2000000
 80043f2:	e708      	b.n	8004206 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043f4:	6dd5      	ldr	r5, [r2, #92]	@ 0x5c
 80043f6:	f045 0520 	orr.w	r5, r5, #32
 80043fa:	65d5      	str	r5, [r2, #92]	@ 0x5c
        tmp_hal_status = HAL_ERROR;
 80043fc:	e648      	b.n	8004090 <HAL_ADCEx_InjectedConfigChannel+0x15c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fe:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8004402:	2d00      	cmp	r5, #0
 8004404:	d071      	beq.n	80044ea <HAL_ADCEx_InjectedConfigChannel+0x5b6>
  return __builtin_clz(value);
 8004406:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800440a:	3501      	adds	r5, #1
 800440c:	06ad      	lsls	r5, r5, #26
 800440e:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004412:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8004416:	2e00      	cmp	r6, #0
 8004418:	d065      	beq.n	80044e6 <HAL_ADCEx_InjectedConfigChannel+0x5b2>
  return __builtin_clz(value);
 800441a:	fab6 f686 	clz	r6, r6
 800441e:	3601      	adds	r6, #1
 8004420:	f006 061f 	and.w	r6, r6, #31
 8004424:	2701      	movs	r7, #1
 8004426:	fa07 f606 	lsl.w	r6, r7, r6
 800442a:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800442c:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8004430:	2c00      	cmp	r4, #0
 8004432:	d053      	beq.n	80044dc <HAL_ADCEx_InjectedConfigChannel+0x5a8>
  return __builtin_clz(value);
 8004434:	fab4 f484 	clz	r4, r4
 8004438:	3401      	adds	r4, #1
 800443a:	f004 041f 	and.w	r4, r4, #31
 800443e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8004442:	e6df      	b.n	8004204 <HAL_ADCEx_InjectedConfigChannel+0x2d0>
 8004444:	f105 0808 	add.w	r8, r5, #8
  MODIFY_REG(*preg,
 8004448:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 800444a:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800444e:	665c      	str	r4, [r3, #100]	@ 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004450:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004454:	68ac      	ldr	r4, [r5, #8]
 8004456:	68ae      	ldr	r6, [r5, #8]
 8004458:	f3ce 0712 	ubfx	r7, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800445c:	46c4      	mov	ip, r8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800445e:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004462:	4674      	mov	r4, lr
 8004464:	2f00      	cmp	r7, #0
 8004466:	f47f af6f 	bne.w	8004348 <HAL_ADCEx_InjectedConfigChannel+0x414>
 800446a:	f3ce 6484 	ubfx	r4, lr, #26, #5
 800446e:	e7b3      	b.n	80043d8 <HAL_ADCEx_InjectedConfigChannel+0x4a4>
  MODIFY_REG(*preg,
 8004470:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8004472:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004476:	661c      	str	r4, [r3, #96]	@ 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004478:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800447c:	6e5c      	ldr	r4, [r3, #100]	@ 0x64
 800447e:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 8004480:	f3ce 0712 	ubfx	r7, lr, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004484:	f3c6 6684 	ubfx	r6, r6, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8004488:	4674      	mov	r4, lr
 800448a:	2f00      	cmp	r7, #0
 800448c:	f47f af4d 	bne.w	800432a <HAL_ADCEx_InjectedConfigChannel+0x3f6>
 8004490:	f3ce 6484 	ubfx	r4, lr, #26, #5
 8004494:	e798      	b.n	80043c8 <HAL_ADCEx_InjectedConfigChannel+0x494>
 8004496:	f105 090c 	add.w	r9, r5, #12
  MODIFY_REG(*preg,
 800449a:	f8dc 4000 	ldr.w	r4, [ip]
 800449e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80044a2:	f8cc 4000 	str.w	r4, [ip]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80044a6:	f8d1 e000 	ldr.w	lr, [r1]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80044aa:	68ec      	ldr	r4, [r5, #12]
 80044ac:	68ed      	ldr	r5, [r5, #12]
 80044ae:	f3ce 0612 	ubfx	r6, lr, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80044b2:	464f      	mov	r7, r9
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044b4:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80044b8:	4674      	mov	r4, lr
 80044ba:	2e00      	cmp	r6, #0
 80044bc:	f47f af55 	bne.w	800436a <HAL_ADCEx_InjectedConfigChannel+0x436>
 80044c0:	f3ce 6484 	ubfx	r4, lr, #26, #5
 80044c4:	e758      	b.n	8004378 <HAL_ADCEx_InjectedConfigChannel+0x444>
  MODIFY_REG(*preg,
 80044c6:	683c      	ldr	r4, [r7, #0]
 80044c8:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80044cc:	603c      	str	r4, [r7, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 80044ce:	680c      	ldr	r4, [r1, #0]
}
 80044d0:	e577      	b.n	8003fc2 <HAL_ADCEx_InjectedConfigChannel+0x8e>
 80044d2:	2602      	movs	r6, #2
 80044d4:	e701      	b.n	80042da <HAL_ADCEx_InjectedConfigChannel+0x3a6>
 80044d6:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 80044da:	e6f1      	b.n	80042c0 <HAL_ADCEx_InjectedConfigChannel+0x38c>
 80044dc:	f44f 1440 	mov.w	r4, #3145728	@ 0x300000
 80044e0:	e691      	b.n	8004206 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 80044e2:	4c03      	ldr	r4, [pc, #12]	@ (80044f0 <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 80044e4:	e68f      	b.n	8004206 <HAL_ADCEx_InjectedConfigChannel+0x2d2>
 80044e6:	2602      	movs	r6, #2
 80044e8:	e79f      	b.n	800442a <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 80044ea:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
 80044ee:	e790      	b.n	8004412 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80044f0:	fe500000 	.word	0xfe500000

080044f4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80044f4:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044f6:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
  if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80044fa:	680d      	ldr	r5, [r1, #0]
  __HAL_LOCK(hadc);
 80044fc:	2a01      	cmp	r2, #1
{
 80044fe:	b09c      	sub	sp, #112	@ 0x70
  __HAL_LOCK(hadc);
 8004500:	d042      	beq.n	8004588 <HAL_ADCEx_MultiModeConfigChannel+0x94>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004502:	6804      	ldr	r4, [r0, #0]
 8004504:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004506:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004508:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800450a:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800450e:	9218      	str	r2, [sp, #96]	@ 0x60
  __HAL_LOCK(hadc);
 8004510:	f883 0058 	strb.w	r0, [r3, #88]	@ 0x58
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004514:	9219      	str	r2, [sp, #100]	@ 0x64
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004516:	d008      	beq.n	800452a <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004518:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800451a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800451e:	f041 0120 	orr.w	r1, r1, #32
 8004522:	65d9      	str	r1, [r3, #92]	@ 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004524:	b01c      	add	sp, #112	@ 0x70
 8004526:	bcf0      	pop	{r4, r5, r6, r7}
 8004528:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800452a:	4a23      	ldr	r2, [pc, #140]	@ (80045b8 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 800452c:	6890      	ldr	r0, [r2, #8]
 800452e:	0740      	lsls	r0, r0, #29
 8004530:	d50b      	bpl.n	800454a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004532:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004534:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004536:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 800453a:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800453c:	65da      	str	r2, [r3, #92]	@ 0x5c
  __HAL_UNLOCK(hadc);
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 8004544:	b01c      	add	sp, #112	@ 0x70
 8004546:	bcf0      	pop	{r4, r5, r6, r7}
 8004548:	4770      	bx	lr
 800454a:	68a0      	ldr	r0, [r4, #8]
 800454c:	0746      	lsls	r6, r0, #29
 800454e:	d4f1      	bmi.n	8004534 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004550:	b1f5      	cbz	r5, 8004590 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004552:	4e1a      	ldr	r6, [pc, #104]	@ (80045bc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004554:	684f      	ldr	r7, [r1, #4]
 8004556:	68b0      	ldr	r0, [r6, #8]
 8004558:	f893 c038 	ldrb.w	ip, [r3, #56]	@ 0x38
 800455c:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8004560:	4338      	orrs	r0, r7
 8004562:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8004566:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004568:	68a0      	ldr	r0, [r4, #8]
 800456a:	6892      	ldr	r2, [r2, #8]
 800456c:	07c0      	lsls	r0, r0, #31
 800456e:	d420      	bmi.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 8004570:	07d7      	lsls	r7, r2, #31
 8004572:	d41e      	bmi.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        MODIFY_REG(tmpADC_Common->CCR,
 8004574:	68b0      	ldr	r0, [r6, #8]
 8004576:	688a      	ldr	r2, [r1, #8]
 8004578:	f420 6171 	bic.w	r1, r0, #3856	@ 0xf10
 800457c:	432a      	orrs	r2, r5
 800457e:	f021 010f 	bic.w	r1, r1, #15
 8004582:	430a      	orrs	r2, r1
 8004584:	60b2      	str	r2, [r6, #8]
 8004586:	e014      	b.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  __HAL_LOCK(hadc);
 8004588:	2002      	movs	r0, #2
}
 800458a:	b01c      	add	sp, #112	@ 0x70
 800458c:	bcf0      	pop	{r4, r5, r6, r7}
 800458e:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004590:	480a      	ldr	r0, [pc, #40]	@ (80045bc <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004592:	6881      	ldr	r1, [r0, #8]
 8004594:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8004598:	6081      	str	r1, [r0, #8]
 800459a:	68a1      	ldr	r1, [r4, #8]
 800459c:	6892      	ldr	r2, [r2, #8]
 800459e:	07cd      	lsls	r5, r1, #31
 80045a0:	d407      	bmi.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
 80045a2:	07d4      	lsls	r4, r2, #31
 80045a4:	d405      	bmi.n	80045b2 <HAL_ADCEx_MultiModeConfigChannel+0xbe>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80045a6:	6882      	ldr	r2, [r0, #8]
 80045a8:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 80045ac:	f022 020f 	bic.w	r2, r2, #15
 80045b0:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045b2:	2000      	movs	r0, #0
 80045b4:	e7c3      	b.n	800453e <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 80045b6:	bf00      	nop
 80045b8:	50000100 	.word	0x50000100
 80045bc:	50000300 	.word	0x50000300

080045c0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80045c0:	b530      	push	{r4, r5, lr}
 80045c2:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80045c4:	2300      	movs	r3, #0
 80045c6:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80045c8:	2800      	cmp	r0, #0
 80045ca:	d051      	beq.n	8004670 <HAL_COMP_Init+0xb0>
  {
    status = HAL_ERROR;
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80045cc:	6802      	ldr	r2, [r0, #0]
 80045ce:	6813      	ldr	r3, [r2, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	4604      	mov	r4, r0
 80045d4:	db4c      	blt.n	8004670 <HAL_COMP_Init+0xb0>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80045d6:	7f43      	ldrb	r3, [r0, #29]
 80045d8:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d073      	beq.n	80046c8 <HAL_COMP_Init+0x108>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 80045e0:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 80045e4:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80045e6:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 80045e8:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 80045ea:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 80045ec:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80045ee:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 80045f0:	430b      	orrs	r3, r1
    tmp_csr = (hcomp->Init.InputMinus
 80045f2:	6921      	ldr	r1, [r4, #16]
 80045f4:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 80045f6:	493c      	ldr	r1, [pc, #240]	@ (80046e8 <HAL_COMP_Init+0x128>)
 80045f8:	4001      	ands	r1, r0
 80045fa:	430b      	orrs	r3, r1
 80045fc:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80045fe:	6813      	ldr	r3, [r2, #0]
 8004600:	021b      	lsls	r3, r3, #8
 8004602:	d501      	bpl.n	8004608 <HAL_COMP_Init+0x48>
 8004604:	022d      	lsls	r5, r5, #8
 8004606:	d549      	bpl.n	800469c <HAL_COMP_Init+0xdc>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8004608:	4b38      	ldr	r3, [pc, #224]	@ (80046ec <HAL_COMP_Init+0x12c>)
 800460a:	429a      	cmp	r2, r3
 800460c:	d062      	beq.n	80046d4 <HAL_COMP_Init+0x114>
 800460e:	4b38      	ldr	r3, [pc, #224]	@ (80046f0 <HAL_COMP_Init+0x130>)
 8004610:	429a      	cmp	r2, r3
 8004612:	d064      	beq.n	80046de <HAL_COMP_Init+0x11e>
 8004614:	3304      	adds	r3, #4
 8004616:	429a      	cmp	r2, r3
 8004618:	bf15      	itete	ne
 800461a:	f06f 4280 	mvnne.w	r2, #1073741824	@ 0x40000000
 800461e:	f06f 5200 	mvneq.w	r2, #536870912	@ 0x20000000
 8004622:	f04f 4180 	movne.w	r1, #1073741824	@ 0x40000000
 8004626:	f04f 5100 	moveq.w	r1, #536870912	@ 0x20000000

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 800462a:	69a3      	ldr	r3, [r4, #24]
 800462c:	0798      	lsls	r0, r3, #30
 800462e:	d022      	beq.n	8004676 <HAL_COMP_Init+0xb6>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8004630:	4d30      	ldr	r5, [pc, #192]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004632:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8004634:	f013 0f10 	tst.w	r3, #16
 8004638:	bf14      	ite	ne
 800463a:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800463c:	4010      	andeq	r0, r2
 800463e:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8004640:	4d2c      	ldr	r5, [pc, #176]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004642:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8004644:	f013 0f20 	tst.w	r3, #32
 8004648:	bf14      	ite	ne
 800464a:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800464c:	4010      	andeq	r0, r2
 800464e:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8004650:	4828      	ldr	r0, [pc, #160]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004652:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8004654:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8004656:	f013 0f02 	tst.w	r3, #2
 800465a:	bf14      	ite	ne
 800465c:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800465e:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8004660:	07db      	lsls	r3, r3, #31
 8004662:	6045      	str	r5, [r0, #4]
 8004664:	d515      	bpl.n	8004692 <HAL_COMP_Init+0xd2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 8004666:	4b23      	ldr	r3, [pc, #140]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	4311      	orrs	r1, r2
 800466c:	6019      	str	r1, [r3, #0]
}
 800466e:	e009      	b.n	8004684 <HAL_COMP_Init+0xc4>
    status = HAL_ERROR;
 8004670:	2001      	movs	r0, #1
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8004672:	b003      	add	sp, #12
 8004674:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8004676:	4b1f      	ldr	r3, [pc, #124]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004678:	6859      	ldr	r1, [r3, #4]
 800467a:	4011      	ands	r1, r2
 800467c:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800467e:	6819      	ldr	r1, [r3, #0]
 8004680:	400a      	ands	r2, r1
 8004682:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8004684:	7f63      	ldrb	r3, [r4, #29]
 8004686:	b90b      	cbnz	r3, 800468c <HAL_COMP_Init+0xcc>
      hcomp->State = HAL_COMP_STATE_READY;
 8004688:	2301      	movs	r3, #1
 800468a:	7763      	strb	r3, [r4, #29]
  HAL_StatusTypeDef status = HAL_OK;
 800468c:	2000      	movs	r0, #0
}
 800468e:	b003      	add	sp, #12
 8004690:	bd30      	pop	{r4, r5, pc}
 8004692:	4918      	ldr	r1, [pc, #96]	@ (80046f4 <HAL_COMP_Init+0x134>)
 8004694:	680b      	ldr	r3, [r1, #0]
 8004696:	4013      	ands	r3, r2
 8004698:	600b      	str	r3, [r1, #0]
}
 800469a:	e7f3      	b.n	8004684 <HAL_COMP_Init+0xc4>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800469c:	4b16      	ldr	r3, [pc, #88]	@ (80046f8 <HAL_COMP_Init+0x138>)
 800469e:	4917      	ldr	r1, [pc, #92]	@ (80046fc <HAL_COMP_Init+0x13c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	099b      	lsrs	r3, r3, #6
 80046a4:	fba1 1303 	umull	r1, r3, r1, r3
 80046a8:	099b      	lsrs	r3, r3, #6
 80046aa:	3301      	adds	r3, #1
 80046ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80046b4:	9b01      	ldr	r3, [sp, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d0a6      	beq.n	8004608 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 80046ba:	9b01      	ldr	r3, [sp, #4]
 80046bc:	3b01      	subs	r3, #1
 80046be:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 80046c0:	9b01      	ldr	r3, [sp, #4]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f9      	bne.n	80046ba <HAL_COMP_Init+0xfa>
 80046c6:	e79f      	b.n	8004608 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 80046c8:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 80046ca:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 80046cc:	f7fe f82c 	bl	8002728 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80046d0:	6822      	ldr	r2, [r4, #0]
 80046d2:	e785      	b.n	80045e0 <HAL_COMP_Init+0x20>
 80046d4:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80046d8:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80046dc:	e7a5      	b.n	800462a <HAL_COMP_Init+0x6a>
 80046de:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80046e2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80046e6:	e7a0      	b.n	800462a <HAL_COMP_Init+0x6a>
 80046e8:	ff007e0f 	.word	0xff007e0f
 80046ec:	40010200 	.word	0x40010200
 80046f0:	40010204 	.word	0x40010204
 80046f4:	40010400 	.word	0x40010400
 80046f8:	20000694 	.word	0x20000694
 80046fc:	053e2d63 	.word	0x053e2d63

08004700 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004700:	b1b0      	cbz	r0, 8004730 <HAL_CORDIC_Init+0x30>
{
 8004702:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004704:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8004708:	4604      	mov	r4, r0
 800470a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800470e:	b153      	cbz	r3, 8004726 <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004710:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004712:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004714:	6260      	str	r0, [r4, #36]	@ 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004716:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  hcordic->pInBuff = NULL;
 800471a:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToOrder = 0U;
 800471e:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004722:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 8004724:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 8004726:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 800472a:	f7fe f871 	bl	8002810 <HAL_CORDIC_MspInit>
 800472e:	e7ef      	b.n	8004710 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8004730:	2001      	movs	r0, #1
}
 8004732:	4770      	bx	lr

08004734 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004734:	4907      	ldr	r1, [pc, #28]	@ (8004754 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8004736:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004738:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800473a:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800473e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004742:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004744:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004746:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800474a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800474e:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8004750:	4770      	bx	lr
 8004752:	bf00      	nop
 8004754:	e000ed00 	.word	0xe000ed00

08004758 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004758:	4b1b      	ldr	r3, [pc, #108]	@ (80047c8 <HAL_NVIC_SetPriority+0x70>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004760:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004762:	f1c3 0e07 	rsb	lr, r3, #7
 8004766:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800476a:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800476e:	bf28      	it	cs
 8004770:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004774:	f1bc 0f06 	cmp.w	ip, #6
 8004778:	d91c      	bls.n	80047b4 <HAL_NVIC_SetPriority+0x5c>
 800477a:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800477e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004782:	fa03 f30c 	lsl.w	r3, r3, ip
 8004786:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800478a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800478e:	fa03 f30e 	lsl.w	r3, r3, lr
 8004792:	ea21 0303 	bic.w	r3, r1, r3
 8004796:	fa03 f30c 	lsl.w	r3, r3, ip
 800479a:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800479c:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800479e:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047a0:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80047a2:	db0a      	blt.n	80047ba <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047a4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80047a8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80047ac:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80047b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80047b4:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047b6:	4694      	mov	ip, r2
 80047b8:	e7e7      	b.n	800478a <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047ba:	4a04      	ldr	r2, [pc, #16]	@ (80047cc <HAL_NVIC_SetPriority+0x74>)
 80047bc:	f000 000f 	and.w	r0, r0, #15
 80047c0:	4402      	add	r2, r0
 80047c2:	7613      	strb	r3, [r2, #24]
 80047c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80047c8:	e000ed00 	.word	0xe000ed00
 80047cc:	e000ecfc 	.word	0xe000ecfc

080047d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80047d0:	2800      	cmp	r0, #0
 80047d2:	db07      	blt.n	80047e4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047d4:	4a04      	ldr	r2, [pc, #16]	@ (80047e8 <HAL_NVIC_EnableIRQ+0x18>)
 80047d6:	0941      	lsrs	r1, r0, #5
 80047d8:	2301      	movs	r3, #1
 80047da:	f000 001f 	and.w	r0, r0, #31
 80047de:	4083      	lsls	r3, r0
 80047e0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	e000e100 	.word	0xe000e100

080047ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047ec:	3801      	subs	r0, #1
 80047ee:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80047f2:	d301      	bcc.n	80047f8 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047f4:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80047f6:	4770      	bx	lr
{
 80047f8:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047fa:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047fe:	4c07      	ldr	r4, [pc, #28]	@ (800481c <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004800:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004802:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8004806:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800480a:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800480c:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800480e:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004810:	619a      	str	r2, [r3, #24]
}
 8004812:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004816:	6119      	str	r1, [r3, #16]
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop

08004824 <HAL_SYSTICK_IRQHandler>:
{
 8004824:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8004826:	f7ff fffb 	bl	8004820 <HAL_SYSTICK_Callback>
}
 800482a:	bd08      	pop	{r3, pc}

0800482c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800482c:	b188      	cbz	r0, 8004852 <HAL_DAC_Init+0x26>
{
 800482e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004830:	7903      	ldrb	r3, [r0, #4]
 8004832:	4604      	mov	r4, r0
 8004834:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004838:	b13b      	cbz	r3, 800484a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800483a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800483c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800483e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004840:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004842:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004844:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004846:	4618      	mov	r0, r3
}
 8004848:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800484a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800484c:	f7fd fff8 	bl	8002840 <HAL_DAC_MspInit>
 8004850:	e7f3      	b.n	800483a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004852:	2001      	movs	r0, #1
}
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop

08004858 <HAL_DAC_ConfigChannel>:
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004858:	2800      	cmp	r0, #0
 800485a:	f000 80ce 	beq.w	80049fa <HAL_DAC_ConfigChannel+0x1a2>
{
 800485e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004862:	460f      	mov	r7, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8004864:	2900      	cmp	r1, #0
 8004866:	f000 80ca 	beq.w	80049fe <HAL_DAC_ConfigChannel+0x1a6>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800486a:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800486c:	6889      	ldr	r1, [r1, #8]
  __HAL_LOCK(hdac);
 800486e:	2b01      	cmp	r3, #1
 8004870:	4606      	mov	r6, r0
 8004872:	f000 80d3 	beq.w	8004a1c <HAL_DAC_ConfigChannel+0x1c4>
 8004876:	2301      	movs	r3, #1
 8004878:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800487a:	2904      	cmp	r1, #4
  hdac->State = HAL_DAC_STATE_BUSY;
 800487c:	f04f 0302 	mov.w	r3, #2
 8004880:	4614      	mov	r4, r2
 8004882:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004884:	d07b      	beq.n	800497e <HAL_DAC_ConfigChannel+0x126>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004886:	6803      	ldr	r3, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004888:	f002 0410 	and.w	r4, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800488c:	69fa      	ldr	r2, [r7, #28]
 800488e:	2a01      	cmp	r2, #1
 8004890:	d108      	bne.n	80048a4 <HAL_DAC_ConfigChannel+0x4c>
    tmpreg1 = hdac->Instance->CCR;
 8004892:	6b98      	ldr	r0, [r3, #56]	@ 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004894:	6a3a      	ldr	r2, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004896:	251f      	movs	r5, #31
 8004898:	40a5      	lsls	r5, r4
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800489a:	40a2      	lsls	r2, r4
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800489c:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80048a0:	4302      	orrs	r2, r0
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80048a2:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80048a4:	69bd      	ldr	r5, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 80048a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80048a8:	f8d7 8014 	ldr.w	r8, [r7, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80048ac:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80048ae:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80048b0:	fa00 f004 	lsl.w	r0, r0, r4
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80048b4:	f000 809e 	beq.w	80049f4 <HAL_DAC_ConfigChannel+0x19c>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80048b8:	2d02      	cmp	r5, #2
 80048ba:	f000 80a3 	beq.w	8004a04 <HAL_DAC_ConfigChannel+0x1ac>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80048be:	fab8 fc88 	clz	ip, r8
 80048c2:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80048c6:	793d      	ldrb	r5, [r7, #4]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80048c8:	f897 e005 	ldrb.w	lr, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80048cc:	f1a5 0501 	sub.w	r5, r5, #1
 80048d0:	fab5 f585 	clz	r5, r5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80048d4:	f1ae 0e01 	sub.w	lr, lr, #1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80048d8:	096d      	lsrs	r5, r5, #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80048da:	fabe fe8e 	clz	lr, lr
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80048de:	022d      	lsls	r5, r5, #8
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80048e0:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 80048e4:	ea45 254e 	orr.w	r5, r5, lr, lsl #9
 80048e8:	ea45 0508 	orr.w	r5, r5, r8
 80048ec:	430d      	orrs	r5, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80048ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80048f2:	40a1      	lsls	r1, r4
 80048f4:	4301      	orrs	r1, r0
 80048f6:	ea22 0801 	bic.w	r8, r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80048fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048fe:	40a2      	lsls	r2, r4
 8004900:	ea28 0802 	bic.w	r8, r8, r2
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	2a02      	cmp	r2, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004908:	ea45 050c 	orr.w	r5, r5, ip
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800490c:	f428 4840 	bic.w	r8, r8, #49152	@ 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004910:	d07b      	beq.n	8004a0a <HAL_DAC_ConfigChannel+0x1b2>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004912:	ea48 0802 	orr.w	r8, r8, r2
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004916:	40a5      	lsls	r5, r4
 8004918:	ea45 0508 	orr.w	r5, r5, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800491c:	63dd      	str	r5, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004924:	40a1      	lsls	r1, r4
 8004926:	ea22 0201 	bic.w	r2, r2, r1
 800492a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800492c:	e9d7 1203 	ldrd	r1, r2, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8004930:	681d      	ldr	r5, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004932:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8004936:	40a0      	lsls	r0, r4
 8004938:	ea25 0500 	bic.w	r5, r5, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800493c:	fa01 f004 	lsl.w	r0, r1, r4
 8004940:	4328      	orrs	r0, r5
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004942:	0192      	lsls	r2, r2, #6
  hdac->Instance->CR = tmpreg1;
 8004944:	6018      	str	r0, [r3, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004946:	f3c1 0183 	ubfx	r1, r1, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800494a:	f402 6270 	and.w	r2, r2, #3840	@ 0xf00
 800494e:	430a      	orrs	r2, r1
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004950:	f640 700f 	movw	r0, #3855	@ 0xf0f
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004954:	6819      	ldr	r1, [r3, #0]
 8004956:	25c0      	movs	r5, #192	@ 0xc0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004958:	40a0      	lsls	r0, r4
 800495a:	40a2      	lsls	r2, r4
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800495c:	fa05 f404 	lsl.w	r4, r5, r4
 8004960:	ea21 0104 	bic.w	r1, r1, r4
 8004964:	6019      	str	r1, [r3, #0]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004966:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8004968:	ea21 0100 	bic.w	r1, r1, r0
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800496c:	2400      	movs	r4, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 800496e:	430a      	orrs	r2, r1
  hdac->State = HAL_DAC_STATE_READY;
 8004970:	2101      	movs	r1, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004972:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Return function status */
  return status;
 8004974:	4620      	mov	r0, r4
  hdac->State = HAL_DAC_STATE_READY;
 8004976:	7131      	strb	r1, [r6, #4]
  __HAL_UNLOCK(hdac);
 8004978:	7174      	strb	r4, [r6, #5]
}
 800497a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 800497e:	f7fe ff87 	bl	8003890 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004982:	6833      	ldr	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004984:	4605      	mov	r5, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004986:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    if (Channel == DAC_CHANNEL_1)
 8004988:	b154      	cbz	r4, 80049a0 <HAL_DAC_ConfigChannel+0x148>
 800498a:	e018      	b.n	80049be <HAL_DAC_ConfigChannel+0x166>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800498c:	f7fe ff80 	bl	8003890 <HAL_GetTick>
 8004990:	1b40      	subs	r0, r0, r5
 8004992:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004994:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004996:	d902      	bls.n	800499e <HAL_DAC_ConfigChannel+0x146>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004998:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800499a:	0411      	lsls	r1, r2, #16
 800499c:	d448      	bmi.n	8004a30 <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800499e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049a0:	0412      	lsls	r2, r2, #16
 80049a2:	d4f3      	bmi.n	800498c <HAL_DAC_ConfigChannel+0x134>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80049a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a6:	641a      	str	r2, [r3, #64]	@ 0x40
 80049a8:	e00d      	b.n	80049c6 <HAL_DAC_ConfigChannel+0x16e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80049aa:	f7fe ff71 	bl	8003890 <HAL_GetTick>
 80049ae:	1b40      	subs	r0, r0, r5
 80049b0:	2801      	cmp	r0, #1
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049b2:	6833      	ldr	r3, [r6, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80049b4:	d902      	bls.n	80049bc <HAL_DAC_ConfigChannel+0x164>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049b8:	2a00      	cmp	r2, #0
 80049ba:	db39      	blt.n	8004a30 <HAL_DAC_ConfigChannel+0x1d8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049be:	2a00      	cmp	r2, #0
 80049c0:	dbf3      	blt.n	80049aa <HAL_DAC_ConfigChannel+0x152>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80049c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c4:	645a      	str	r2, [r3, #68]	@ 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80049c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049ca:	f004 0410 	and.w	r4, r4, #16
 80049ce:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 80049d2:	40a0      	lsls	r0, r4
 80049d4:	40a1      	lsls	r1, r4
 80049d6:	ea22 0200 	bic.w	r2, r2, r0
 80049da:	430a      	orrs	r2, r1
 80049dc:	649a      	str	r2, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80049de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049e2:	20ff      	movs	r0, #255	@ 0xff
 80049e4:	40a0      	lsls	r0, r4
 80049e6:	40a1      	lsls	r1, r4
 80049e8:	ea22 0200 	bic.w	r2, r2, r0
 80049ec:	430a      	orrs	r2, r1
 80049ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80049f0:	68b9      	ldr	r1, [r7, #8]
 80049f2:	e74b      	b.n	800488c <HAL_DAC_ConfigChannel+0x34>
    connectOnChip = 0x00000000UL;
 80049f4:	f04f 0c00 	mov.w	ip, #0
 80049f8:	e765      	b.n	80048c6 <HAL_DAC_ConfigChannel+0x6e>
    return HAL_ERROR;
 80049fa:	2001      	movs	r0, #1
}
 80049fc:	4770      	bx	lr
    return HAL_ERROR;
 80049fe:	2001      	movs	r0, #1
}
 8004a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8004a04:	f04f 0c01 	mov.w	ip, #1
 8004a08:	e75d      	b.n	80048c6 <HAL_DAC_ConfigChannel+0x6e>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004a0a:	f000 fd99 	bl	8005540 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a40 <HAL_DAC_ConfigChannel+0x1e8>)
 8004a10:	4298      	cmp	r0, r3
 8004a12:	d905      	bls.n	8004a20 <HAL_DAC_ConfigChannel+0x1c8>
  hdac->Instance->MCR = tmpreg1;
 8004a14:	6833      	ldr	r3, [r6, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004a16:	f448 4800 	orr.w	r8, r8, #32768	@ 0x8000
 8004a1a:	e77c      	b.n	8004916 <HAL_DAC_ConfigChannel+0xbe>
  __HAL_LOCK(hdac);
 8004a1c:	2002      	movs	r0, #2
 8004a1e:	e7ac      	b.n	800497a <HAL_DAC_ConfigChannel+0x122>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004a20:	4a08      	ldr	r2, [pc, #32]	@ (8004a44 <HAL_DAC_ConfigChannel+0x1ec>)
  hdac->Instance->MCR = tmpreg1;
 8004a22:	6833      	ldr	r3, [r6, #0]
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004a24:	4290      	cmp	r0, r2
 8004a26:	f67f af76 	bls.w	8004916 <HAL_DAC_ConfigChannel+0xbe>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004a2a:	f448 4880 	orr.w	r8, r8, #16384	@ 0x4000
 8004a2e:	e772      	b.n	8004916 <HAL_DAC_ConfigChannel+0xbe>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004a30:	6933      	ldr	r3, [r6, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004a32:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004a34:	f043 0308 	orr.w	r3, r3, #8
 8004a38:	6133      	str	r3, [r6, #16]
            return HAL_TIMEOUT;
 8004a3a:	2003      	movs	r0, #3
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004a3c:	7132      	strb	r2, [r6, #4]
            return HAL_TIMEOUT;
 8004a3e:	e79c      	b.n	800497a <HAL_DAC_ConfigChannel+0x122>
 8004a40:	09896800 	.word	0x09896800
 8004a44:	04c4b400 	.word	0x04c4b400

08004a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a4c:	680c      	ldr	r4, [r1, #0]
{
 8004a4e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a50:	2c00      	cmp	r4, #0
 8004a52:	f000 8089 	beq.w	8004b68 <HAL_GPIO_Init+0x120>
  uint32_t position = 0x00U;
 8004a56:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a58:	f04f 0b01 	mov.w	fp, #1
 8004a5c:	fa0b fe03 	lsl.w	lr, fp, r3

    if (iocurrent != 0x00u)
 8004a60:	ea1e 0a04 	ands.w	sl, lr, r4
 8004a64:	d07b      	beq.n	8004b5e <HAL_GPIO_Init+0x116>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a66:	684d      	ldr	r5, [r1, #4]
 8004a68:	f005 0203 	and.w	r2, r5, #3
 8004a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a70:	2603      	movs	r6, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a72:	f102 38ff 	add.w	r8, r2, #4294967295	@ 0xffffffff
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a76:	fa06 f70c 	lsl.w	r7, r6, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a7a:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a7e:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004a82:	d974      	bls.n	8004b6e <HAL_GPIO_Init+0x126>
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a84:	2a03      	cmp	r2, #3
 8004a86:	f040 80b0 	bne.w	8004bea <HAL_GPIO_Init+0x1a2>
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a8a:	fa02 f20c 	lsl.w	r2, r2, ip
      temp = GPIOx->MODER;
 8004a8e:	f8d0 c000 	ldr.w	ip, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a92:	ea0c 0707 	and.w	r7, ip, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a96:	433a      	orrs	r2, r7
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a98:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004a9c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004a9e:	d05e      	beq.n	8004b5e <HAL_GPIO_Init+0x116>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004aa0:	4f66      	ldr	r7, [pc, #408]	@ (8004c3c <HAL_GPIO_Init+0x1f4>)
 8004aa2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004aa4:	f042 0201 	orr.w	r2, r2, #1
 8004aa8:	663a      	str	r2, [r7, #96]	@ 0x60
 8004aaa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004aac:	f002 0201 	and.w	r2, r2, #1
 8004ab0:	9203      	str	r2, [sp, #12]
 8004ab2:	9a03      	ldr	r2, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ab4:	f023 0203 	bic.w	r2, r3, #3
 8004ab8:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004abc:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ac0:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8004ac4:	6897      	ldr	r7, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ac6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8004aca:	260f      	movs	r6, #15
 8004acc:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ad0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ad4:	ea27 070e 	bic.w	r7, r7, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004ad8:	d01d      	beq.n	8004b16 <HAL_GPIO_Init+0xce>
 8004ada:	4e59      	ldr	r6, [pc, #356]	@ (8004c40 <HAL_GPIO_Init+0x1f8>)
 8004adc:	42b0      	cmp	r0, r6
 8004ade:	f000 8097 	beq.w	8004c10 <HAL_GPIO_Init+0x1c8>
 8004ae2:	4e58      	ldr	r6, [pc, #352]	@ (8004c44 <HAL_GPIO_Init+0x1fc>)
 8004ae4:	42b0      	cmp	r0, r6
 8004ae6:	f000 809a 	beq.w	8004c1e <HAL_GPIO_Init+0x1d6>
 8004aea:	f8df e160 	ldr.w	lr, [pc, #352]	@ 8004c4c <HAL_GPIO_Init+0x204>
 8004aee:	4570      	cmp	r0, lr
 8004af0:	f000 8087 	beq.w	8004c02 <HAL_GPIO_Init+0x1ba>
 8004af4:	f8df e158 	ldr.w	lr, [pc, #344]	@ 8004c50 <HAL_GPIO_Init+0x208>
 8004af8:	4570      	cmp	r0, lr
 8004afa:	f000 8097 	beq.w	8004c2c <HAL_GPIO_Init+0x1e4>
 8004afe:	f8df e154 	ldr.w	lr, [pc, #340]	@ 8004c54 <HAL_GPIO_Init+0x20c>
 8004b02:	4570      	cmp	r0, lr
 8004b04:	bf0c      	ite	eq
 8004b06:	f04f 0e05 	moveq.w	lr, #5
 8004b0a:	f04f 0e06 	movne.w	lr, #6
 8004b0e:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004b12:	ea47 070c 	orr.w	r7, r7, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004b16:	6097      	str	r7, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b18:	4a4b      	ldr	r2, [pc, #300]	@ (8004c48 <HAL_GPIO_Init+0x200>)
 8004b1a:	6892      	ldr	r2, [r2, #8]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b1c:	02ee      	lsls	r6, r5, #11
        temp &= ~(iocurrent);
 8004b1e:	ea6f 070a 	mvn.w	r7, sl
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004b22:	4e49      	ldr	r6, [pc, #292]	@ (8004c48 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004b24:	bf54      	ite	pl
 8004b26:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004b28:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->RTSR1 = temp;
 8004b2c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8004b2e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b30:	02ae      	lsls	r6, r5, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004b32:	4e45      	ldr	r6, [pc, #276]	@ (8004c48 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004b34:	bf54      	ite	pl
 8004b36:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004b38:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR1 = temp;
 8004b3c:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8004b3e:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b40:	03ae      	lsls	r6, r5, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 8004b42:	4e41      	ldr	r6, [pc, #260]	@ (8004c48 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004b44:	bf54      	ite	pl
 8004b46:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004b48:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->EMR1 = temp;
 8004b4c:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004b4e:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b50:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 8004b52:	4d3d      	ldr	r5, [pc, #244]	@ (8004c48 <HAL_GPIO_Init+0x200>)
        temp &= ~(iocurrent);
 8004b54:	bf54      	ite	pl
 8004b56:	403a      	andpl	r2, r7
          temp |= iocurrent;
 8004b58:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR1 = temp;
 8004b5c:	602a      	str	r2, [r5, #0]
      }
    }

    position++;
 8004b5e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b60:	fa34 f203 	lsrs.w	r2, r4, r3
 8004b64:	f47f af7a 	bne.w	8004a5c <HAL_GPIO_Init+0x14>
  }
}
 8004b68:	b005      	add	sp, #20
 8004b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8004b6e:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b72:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b74:	ea09 0907 	and.w	r9, r9, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b78:	fa06 f80c 	lsl.w	r8, r6, ip
 8004b7c:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004b80:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 8004b84:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b88:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b8a:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b8e:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 8004b92:	fa0e fe03 	lsl.w	lr, lr, r3
 8004b96:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 8004b9a:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 8004b9e:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ba2:	fa06 fe0c 	lsl.w	lr, r6, ip
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ba6:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004baa:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bae:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8004bb0:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bb4:	f47f af69 	bne.w	8004a8a <HAL_GPIO_Init+0x42>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bb8:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004bba:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bbe:	f003 0e07 	and.w	lr, r3, #7
 8004bc2:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 8004bc6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bca:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8004bce:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bd2:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bd4:	260f      	movs	r6, #15
 8004bd6:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bda:	9e01      	ldr	r6, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bdc:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004be0:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8004be4:	f8c8 e020 	str.w	lr, [r8, #32]
 8004be8:	e74f      	b.n	8004a8a <HAL_GPIO_Init+0x42>
        temp = GPIOx->PUPDR;
 8004bea:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bee:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004bf0:	ea08 0807 	and.w	r8, r8, r7
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bf4:	fa06 fe0c 	lsl.w	lr, r6, ip
 8004bf8:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->PUPDR = temp;
 8004bfc:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c00:	e743      	b.n	8004a8a <HAL_GPIO_Init+0x42>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c02:	f04f 0e03 	mov.w	lr, #3
 8004c06:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004c0a:	ea47 070c 	orr.w	r7, r7, ip
 8004c0e:	e782      	b.n	8004b16 <HAL_GPIO_Init+0xce>
 8004c10:	f04f 0e01 	mov.w	lr, #1
 8004c14:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004c18:	ea47 070c 	orr.w	r7, r7, ip
 8004c1c:	e77b      	b.n	8004b16 <HAL_GPIO_Init+0xce>
 8004c1e:	f04f 0e02 	mov.w	lr, #2
 8004c22:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004c26:	ea47 070c 	orr.w	r7, r7, ip
 8004c2a:	e774      	b.n	8004b16 <HAL_GPIO_Init+0xce>
 8004c2c:	f04f 0e04 	mov.w	lr, #4
 8004c30:	fa0e fc0c 	lsl.w	ip, lr, ip
 8004c34:	ea47 070c 	orr.w	r7, r7, ip
 8004c38:	e76d      	b.n	8004b16 <HAL_GPIO_Init+0xce>
 8004c3a:	bf00      	nop
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	48000400 	.word	0x48000400
 8004c44:	48000800 	.word	0x48000800
 8004c48:	40010400 	.word	0x40010400
 8004c4c:	48000c00 	.word	0x48000c00
 8004c50:	48001000 	.word	0x48001000
 8004c54:	48001400 	.word	0x48001400

08004c58 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8004c58:	2800      	cmp	r0, #0
 8004c5a:	d06f      	beq.n	8004d3c <HAL_OPAMP_Init+0xe4>
{
 8004c5c:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004c5e:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8004c62:	2b05      	cmp	r3, #5
{
 8004c64:	b083      	sub	sp, #12
 8004c66:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004c68:	d056      	beq.n	8004d18 <HAL_OPAMP_Init+0xc0>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004c6a:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d052      	beq.n	8004d18 <HAL_OPAMP_Init+0xc0>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c72:	4b33      	ldr	r3, [pc, #204]	@ (8004d40 <HAL_OPAMP_Init+0xe8>)
 8004c74:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	9301      	str	r3, [sp, #4]
 8004c84:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004c86:	f890 303a 	ldrb.w	r3, [r0, #58]	@ 0x3a
 8004c8a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8004c8e:	b90b      	cbnz	r3, 8004c94 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004c90:	f880 2039 	strb.w	r2, [r0, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004c94:	4620      	mov	r0, r4
 8004c96:	f7fd fdeb 	bl	8002870 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004c9a:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8004c9c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004c9e:	f023 0220 	bic.w	r2, r3, #32
 8004ca2:	2a40      	cmp	r2, #64	@ 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 8004ca4:	6822      	ldr	r2, [r4, #0]
 8004ca6:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004ca8:	d039      	beq.n	8004d1e <HAL_OPAMP_Init+0xc6>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8004caa:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8004cac:	f021 0110 	bic.w	r1, r1, #16
 8004cb0:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8004cb2:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 8004cb4:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8004cb6:	432b      	orrs	r3, r5
 8004cb8:	4303      	orrs	r3, r0
 8004cba:	6920      	ldr	r0, [r4, #16]
 8004cbc:	6811      	ldr	r1, [r2, #0]
 8004cbe:	4303      	orrs	r3, r0
 8004cc0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004cc2:	4303      	orrs	r3, r0
 8004cc4:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8004cc6:	4303      	orrs	r3, r0
 8004cc8:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004cca:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8004cce:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8004cd0:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004cd4:	481b      	ldr	r0, [pc, #108]	@ (8004d44 <HAL_OPAMP_Init+0xec>)
 8004cd6:	4008      	ands	r0, r1
 8004cd8:	7d21      	ldrb	r1, [r4, #20]
 8004cda:	f1a1 0101 	sub.w	r1, r1, #1
 8004cde:	fab1 f181 	clz	r1, r1
 8004ce2:	4303      	orrs	r3, r0
 8004ce4:	0949      	lsrs	r1, r1, #5
 8004ce6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004cea:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8004cec:	6993      	ldr	r3, [r2, #24]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	db09      	blt.n	8004d06 <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8004cf2:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 8004cf6:	6991      	ldr	r1, [r2, #24]
 8004cf8:	4303      	orrs	r3, r0
 8004cfa:	6a20      	ldr	r0, [r4, #32]
 8004cfc:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8004d00:	4303      	orrs	r3, r0
 8004d02:	430b      	orrs	r3, r1
 8004d04:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004d06:	f894 303a 	ldrb.w	r3, [r4, #58]	@ 0x3a
 8004d0a:	b913      	cbnz	r3, 8004d12 <HAL_OPAMP_Init+0xba>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f884 303a 	strb.w	r3, [r4, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8004d12:	2000      	movs	r0, #0
  }
}
 8004d14:	b003      	add	sp, #12
 8004d16:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8004d18:	2001      	movs	r0, #1
}
 8004d1a:	b003      	add	sp, #12
 8004d1c:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8004d1e:	f021 0110 	bic.w	r1, r1, #16
 8004d22:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 8004d24:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8004d26:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 8004d28:	4303      	orrs	r3, r0
 8004d2a:	6920      	ldr	r0, [r4, #16]
 8004d2c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004d2e:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8004d30:	4303      	orrs	r3, r0
 8004d32:	430b      	orrs	r3, r1
 8004d34:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8004d36:	6811      	ldr	r1, [r2, #0]
 8004d38:	432b      	orrs	r3, r5
 8004d3a:	e7c6      	b.n	8004cca <HAL_OPAMP_Init+0x72>
    return HAL_ERROR;
 8004d3c:	2001      	movs	r0, #1
}
 8004d3e:	4770      	bx	lr
 8004d40:	40021000 	.word	0x40021000
 8004d44:	e0003e11 	.word	0xe0003e11

08004d48 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d48:	4a35      	ldr	r2, [pc, #212]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8004d4a:	6813      	ldr	r3, [r2, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d4c:	b960      	cbnz	r0, 8004d68 <HAL_PWREx_ControlVoltageScaling+0x20>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d56:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d5a:	d01b      	beq.n	8004d94 <HAL_PWREx_ControlVoltageScaling+0x4c>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004d64:	2000      	movs	r0, #0
}
 8004d66:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d68:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8004d6c:	d006      	beq.n	8004d7c <HAL_PWREx_ControlVoltageScaling+0x34>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d6e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d76:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004d78:	2000      	movs	r0, #0
}
 8004d7a:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d84:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d88:	d029      	beq.n	8004dde <HAL_PWREx_ControlVoltageScaling+0x96>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d8e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d92:	e7f1      	b.n	8004d78 <HAL_PWREx_ControlVoltageScaling+0x30>
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d9c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d9e:	4821      	ldr	r0, [pc, #132]	@ (8004e24 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004da0:	4921      	ldr	r1, [pc, #132]	@ (8004e28 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004da2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004da6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004daa:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dac:	6803      	ldr	r3, [r0, #0]
 8004dae:	2032      	movs	r0, #50	@ 0x32
 8004db0:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004db4:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004db6:	fba1 1303 	umull	r1, r3, r1, r3
 8004dba:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dbc:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004dbe:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dc2:	d506      	bpl.n	8004dd2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004dc4:	e000      	b.n	8004dc8 <HAL_PWREx_ControlVoltageScaling+0x80>
 8004dc6:	b123      	cbz	r3, 8004dd2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004dc8:	6951      	ldr	r1, [r2, #20]
 8004dca:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8004dcc:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dd0:	d4f9      	bmi.n	8004dc6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004dd2:	4b13      	ldr	r3, [pc, #76]	@ (8004e20 <HAL_PWREx_ControlVoltageScaling+0xd8>)
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	055b      	lsls	r3, r3, #21
 8004dd8:	d5ce      	bpl.n	8004d78 <HAL_PWREx_ControlVoltageScaling+0x30>
        return HAL_TIMEOUT;
 8004dda:	2003      	movs	r0, #3
 8004ddc:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004de2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004de6:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004de8:	480e      	ldr	r0, [pc, #56]	@ (8004e24 <HAL_PWREx_ControlVoltageScaling+0xdc>)
 8004dea:	490f      	ldr	r1, [pc, #60]	@ (8004e28 <HAL_PWREx_ControlVoltageScaling+0xe0>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dec:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004df0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004df4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004df6:	6803      	ldr	r3, [r0, #0]
 8004df8:	2032      	movs	r0, #50	@ 0x32
 8004dfa:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dfe:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e00:	fba1 1303 	umull	r1, r3, r1, r3
 8004e04:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e06:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004e08:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e0c:	d5e1      	bpl.n	8004dd2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004e0e:	e001      	b.n	8004e14 <HAL_PWREx_ControlVoltageScaling+0xcc>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0de      	beq.n	8004dd2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004e14:	6951      	ldr	r1, [r2, #20]
 8004e16:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8004e18:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e1c:	d5d9      	bpl.n	8004dd2 <HAL_PWREx_ControlVoltageScaling+0x8a>
 8004e1e:	e7f7      	b.n	8004e10 <HAL_PWREx_ControlVoltageScaling+0xc8>
 8004e20:	40007000 	.word	0x40007000
 8004e24:	20000694 	.word	0x20000694
 8004e28:	431bde83 	.word	0x431bde83

08004e2c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004e2c:	4a02      	ldr	r2, [pc, #8]	@ (8004e38 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8004e2e:	6893      	ldr	r3, [r2, #8]
 8004e30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e34:	6093      	str	r3, [r2, #8]
}
 8004e36:	4770      	bx	lr
 8004e38:	40007000 	.word	0x40007000

08004e3c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e3c:	2800      	cmp	r0, #0
 8004e3e:	f000 81bd 	beq.w	80051bc <HAL_RCC_OscConfig+0x380>
{
 8004e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e46:	6803      	ldr	r3, [r0, #0]
 8004e48:	07d9      	lsls	r1, r3, #31
{
 8004e4a:	b082      	sub	sp, #8
 8004e4c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e4e:	d512      	bpl.n	8004e76 <HAL_RCC_OscConfig+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e50:	49a6      	ldr	r1, [pc, #664]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004e52:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e54:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e56:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004e5a:	2a0c      	cmp	r2, #12
 8004e5c:	f000 80d0 	beq.w	8005000 <HAL_RCC_OscConfig+0x1c4>
 8004e60:	2a08      	cmp	r2, #8
 8004e62:	f040 80d2 	bne.w	800500a <HAL_RCC_OscConfig+0x1ce>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e66:	4aa1      	ldr	r2, [pc, #644]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004e68:	6812      	ldr	r2, [r2, #0]
 8004e6a:	0392      	lsls	r2, r2, #14
 8004e6c:	d503      	bpl.n	8004e76 <HAL_RCC_OscConfig+0x3a>
 8004e6e:	6862      	ldr	r2, [r4, #4]
 8004e70:	2a00      	cmp	r2, #0
 8004e72:	f000 8137 	beq.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e76:	079a      	lsls	r2, r3, #30
 8004e78:	d522      	bpl.n	8004ec0 <HAL_RCC_OscConfig+0x84>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e7a:	4a9c      	ldr	r2, [pc, #624]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004e7c:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e7e:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e80:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004e84:	2b0c      	cmp	r3, #12
 8004e86:	f000 80f8 	beq.w	800507a <HAL_RCC_OscConfig+0x23e>
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	f040 80fa 	bne.w	8005084 <HAL_RCC_OscConfig+0x248>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e90:	4b96      	ldr	r3, [pc, #600]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	055b      	lsls	r3, r3, #21
 8004e96:	d503      	bpl.n	8004ea0 <HAL_RCC_OscConfig+0x64>
 8004e98:	68e3      	ldr	r3, [r4, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 8122 	beq.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea0:	4a92      	ldr	r2, [pc, #584]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004ea2:	6920      	ldr	r0, [r4, #16]
 8004ea4:	6853      	ldr	r3, [r2, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ea6:	4992      	ldr	r1, [pc, #584]	@ (80050f0 <HAL_RCC_OscConfig+0x2b4>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004eac:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8004eb0:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004eb2:	6808      	ldr	r0, [r1, #0]
 8004eb4:	f7fe fcaa 	bl	800380c <HAL_InitTick>
 8004eb8:	2800      	cmp	r0, #0
 8004eba:	f040 8113 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ebe:	6823      	ldr	r3, [r4, #0]
 8004ec0:	071a      	lsls	r2, r3, #28
 8004ec2:	d519      	bpl.n	8004ef8 <HAL_RCC_OscConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ec4:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ec6:	4d89      	ldr	r5, [pc, #548]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 80c2 	beq.w	8005052 <HAL_RCC_OscConfig+0x216>
      __HAL_RCC_LSI_ENABLE();
 8004ece:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8004ed2:	f043 0301 	orr.w	r3, r3, #1
 8004ed6:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eda:	f7fe fcd9 	bl	8003890 <HAL_GetTick>
 8004ede:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ee0:	e005      	b.n	8004eee <HAL_RCC_OscConfig+0xb2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ee2:	f7fe fcd5 	bl	8003890 <HAL_GetTick>
 8004ee6:	1b80      	subs	r0, r0, r6
 8004ee8:	2802      	cmp	r0, #2
 8004eea:	f200 8117 	bhi.w	800511c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004eee:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8004ef2:	079b      	lsls	r3, r3, #30
 8004ef4:	d5f5      	bpl.n	8004ee2 <HAL_RCC_OscConfig+0xa6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	075d      	lsls	r5, r3, #29
 8004efa:	d541      	bpl.n	8004f80 <HAL_RCC_OscConfig+0x144>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004efc:	4b7b      	ldr	r3, [pc, #492]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004efe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f00:	00d0      	lsls	r0, r2, #3
 8004f02:	f100 810f 	bmi.w	8005124 <HAL_RCC_OscConfig+0x2e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f08:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004f0c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f14:	9301      	str	r3, [sp, #4]
 8004f16:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004f18:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f1a:	4e76      	ldr	r6, [pc, #472]	@ (80050f4 <HAL_RCC_OscConfig+0x2b8>)
 8004f1c:	6833      	ldr	r3, [r6, #0]
 8004f1e:	05d9      	lsls	r1, r3, #23
 8004f20:	f140 812e 	bpl.w	8005180 <HAL_RCC_OscConfig+0x344>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f24:	68a3      	ldr	r3, [r4, #8]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	f000 80fe 	beq.w	8005128 <HAL_RCC_OscConfig+0x2ec>
 8004f2c:	2b05      	cmp	r3, #5
 8004f2e:	f000 8184 	beq.w	800523a <HAL_RCC_OscConfig+0x3fe>
 8004f32:	4e6e      	ldr	r6, [pc, #440]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004f34:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8004f38:	f022 0201 	bic.w	r2, r2, #1
 8004f3c:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90
 8004f40:	f8d6 2090 	ldr.w	r2, [r6, #144]	@ 0x90
 8004f44:	f022 0204 	bic.w	r2, r2, #4
 8004f48:	f8c6 2090 	str.w	r2, [r6, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f040 80f2 	bne.w	8005136 <HAL_RCC_OscConfig+0x2fa>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f52:	f7fe fc9d 	bl	8003890 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f56:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004f5a:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f5c:	e005      	b.n	8004f6a <HAL_RCC_OscConfig+0x12e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f5e:	f7fe fc97 	bl	8003890 <HAL_GetTick>
 8004f62:	1bc0      	subs	r0, r0, r7
 8004f64:	4540      	cmp	r0, r8
 8004f66:	f200 80d9 	bhi.w	800511c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f6a:	f8d6 3090 	ldr.w	r3, [r6, #144]	@ 0x90
 8004f6e:	0799      	lsls	r1, r3, #30
 8004f70:	d4f5      	bmi.n	8004f5e <HAL_RCC_OscConfig+0x122>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004f72:	b125      	cbz	r5, 8004f7e <HAL_RCC_OscConfig+0x142>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f74:	4a5d      	ldr	r2, [pc, #372]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004f76:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f7c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004f7e:	6823      	ldr	r3, [r4, #0]
 8004f80:	069a      	lsls	r2, r3, #26
 8004f82:	d518      	bpl.n	8004fb6 <HAL_RCC_OscConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f84:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004f86:	4d59      	ldr	r5, [pc, #356]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	f000 80e5 	beq.w	8005158 <HAL_RCC_OscConfig+0x31c>
      __HAL_RCC_HSI48_ENABLE();
 8004f8e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8004f92:	f043 0301 	orr.w	r3, r3, #1
 8004f96:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f9a:	f7fe fc79 	bl	8003890 <HAL_GetTick>
 8004f9e:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fa0:	e005      	b.n	8004fae <HAL_RCC_OscConfig+0x172>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fa2:	f7fe fc75 	bl	8003890 <HAL_GetTick>
 8004fa6:	1b80      	subs	r0, r0, r6
 8004fa8:	2802      	cmp	r0, #2
 8004faa:	f200 80b7 	bhi.w	800511c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fae:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 8004fb2:	079b      	lsls	r3, r3, #30
 8004fb4:	d5f5      	bpl.n	8004fa2 <HAL_RCC_OscConfig+0x166>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004fb6:	69e3      	ldr	r3, [r4, #28]
 8004fb8:	b1f3      	cbz	r3, 8004ff8 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004fba:	4d4c      	ldr	r5, [pc, #304]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 8004fbc:	68aa      	ldr	r2, [r5, #8]
 8004fbe:	f002 020c 	and.w	r2, r2, #12
 8004fc2:	2a0c      	cmp	r2, #12
 8004fc4:	f000 8147 	beq.w	8005256 <HAL_RCC_OscConfig+0x41a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fc8:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fca:	682b      	ldr	r3, [r5, #0]
 8004fcc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fd0:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004fd2:	f000 80f5 	beq.w	80051c0 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd6:	f7fe fc5b 	bl	8003890 <HAL_GetTick>
 8004fda:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fdc:	e005      	b.n	8004fea <HAL_RCC_OscConfig+0x1ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fde:	f7fe fc57 	bl	8003890 <HAL_GetTick>
 8004fe2:	1b00      	subs	r0, r0, r4
 8004fe4:	2802      	cmp	r0, #2
 8004fe6:	f200 8099 	bhi.w	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fea:	682b      	ldr	r3, [r5, #0]
 8004fec:	019b      	lsls	r3, r3, #6
 8004fee:	d4f6      	bmi.n	8004fde <HAL_RCC_OscConfig+0x1a2>
            return HAL_TIMEOUT;
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004ff0:	68ea      	ldr	r2, [r5, #12]
 8004ff2:	4b41      	ldr	r3, [pc, #260]	@ (80050f8 <HAL_RCC_OscConfig+0x2bc>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	60eb      	str	r3, [r5, #12]
      }
    }
  }
  }

  return HAL_OK;
 8004ff8:	2000      	movs	r0, #0
}
 8004ffa:	b002      	add	sp, #8
 8004ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005000:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005004:	2903      	cmp	r1, #3
 8005006:	f43f af2e 	beq.w	8004e66 <HAL_RCC_OscConfig+0x2a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800500a:	6863      	ldr	r3, [r4, #4]
 800500c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005010:	d055      	beq.n	80050be <HAL_RCC_OscConfig+0x282>
 8005012:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005016:	f000 80c4 	beq.w	80051a2 <HAL_RCC_OscConfig+0x366>
 800501a:	4d34      	ldr	r5, [pc, #208]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 800501c:	682a      	ldr	r2, [r5, #0]
 800501e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005022:	602a      	str	r2, [r5, #0]
 8005024:	682a      	ldr	r2, [r5, #0]
 8005026:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800502a:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800502c:	2b00      	cmp	r3, #0
 800502e:	d14b      	bne.n	80050c8 <HAL_RCC_OscConfig+0x28c>
        tickstart = HAL_GetTick();
 8005030:	f7fe fc2e 	bl	8003890 <HAL_GetTick>
 8005034:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005036:	e004      	b.n	8005042 <HAL_RCC_OscConfig+0x206>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005038:	f7fe fc2a 	bl	8003890 <HAL_GetTick>
 800503c:	1b80      	subs	r0, r0, r6
 800503e:	2864      	cmp	r0, #100	@ 0x64
 8005040:	d86c      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005042:	682b      	ldr	r3, [r5, #0]
 8005044:	0399      	lsls	r1, r3, #14
 8005046:	d4f7      	bmi.n	8005038 <HAL_RCC_OscConfig+0x1fc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	079a      	lsls	r2, r3, #30
 800504c:	f57f af38 	bpl.w	8004ec0 <HAL_RCC_OscConfig+0x84>
 8005050:	e713      	b.n	8004e7a <HAL_RCC_OscConfig+0x3e>
      __HAL_RCC_LSI_DISABLE();
 8005052:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005056:	f023 0301 	bic.w	r3, r3, #1
 800505a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800505e:	f7fe fc17 	bl	8003890 <HAL_GetTick>
 8005062:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005064:	e004      	b.n	8005070 <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005066:	f7fe fc13 	bl	8003890 <HAL_GetTick>
 800506a:	1b80      	subs	r0, r0, r6
 800506c:	2802      	cmp	r0, #2
 800506e:	d855      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005070:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 8005074:	079f      	lsls	r7, r3, #30
 8005076:	d4f6      	bmi.n	8005066 <HAL_RCC_OscConfig+0x22a>
 8005078:	e73d      	b.n	8004ef6 <HAL_RCC_OscConfig+0xba>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800507a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800507e:	2a02      	cmp	r2, #2
 8005080:	f43f af06 	beq.w	8004e90 <HAL_RCC_OscConfig+0x54>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005084:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8005086:	4d19      	ldr	r5, [pc, #100]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005088:	2b00      	cmp	r3, #0
 800508a:	d037      	beq.n	80050fc <HAL_RCC_OscConfig+0x2c0>
        __HAL_RCC_HSI_ENABLE();
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005092:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005094:	f7fe fbfc 	bl	8003890 <HAL_GetTick>
 8005098:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800509a:	e004      	b.n	80050a6 <HAL_RCC_OscConfig+0x26a>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800509c:	f7fe fbf8 	bl	8003890 <HAL_GetTick>
 80050a0:	1b80      	subs	r0, r0, r6
 80050a2:	2802      	cmp	r0, #2
 80050a4:	d83a      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050a6:	682b      	ldr	r3, [r5, #0]
 80050a8:	055f      	lsls	r7, r3, #21
 80050aa:	d5f7      	bpl.n	800509c <HAL_RCC_OscConfig+0x260>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050ac:	686b      	ldr	r3, [r5, #4]
 80050ae:	6922      	ldr	r2, [r4, #16]
 80050b0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80050b4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80050b8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050ba:	6823      	ldr	r3, [r4, #0]
 80050bc:	e700      	b.n	8004ec0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050be:	4a0b      	ldr	r2, [pc, #44]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
 80050c0:	6813      	ldr	r3, [r2, #0]
 80050c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80050c8:	f7fe fbe2 	bl	8003890 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050cc:	4e07      	ldr	r6, [pc, #28]	@ (80050ec <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 80050ce:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050d0:	e004      	b.n	80050dc <HAL_RCC_OscConfig+0x2a0>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050d2:	f7fe fbdd 	bl	8003890 <HAL_GetTick>
 80050d6:	1b40      	subs	r0, r0, r5
 80050d8:	2864      	cmp	r0, #100	@ 0x64
 80050da:	d81f      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050dc:	6833      	ldr	r3, [r6, #0]
 80050de:	039f      	lsls	r7, r3, #14
 80050e0:	d5f7      	bpl.n	80050d2 <HAL_RCC_OscConfig+0x296>
 80050e2:	e7b1      	b.n	8005048 <HAL_RCC_OscConfig+0x20c>
    return HAL_ERROR;
 80050e4:	2001      	movs	r0, #1
}
 80050e6:	b002      	add	sp, #8
 80050e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ec:	40021000 	.word	0x40021000
 80050f0:	2000069c 	.word	0x2000069c
 80050f4:	40007000 	.word	0x40007000
 80050f8:	feeefffc 	.word	0xfeeefffc
        __HAL_RCC_HSI_DISABLE();
 80050fc:	682b      	ldr	r3, [r5, #0]
 80050fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005102:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005104:	f7fe fbc4 	bl	8003890 <HAL_GetTick>
 8005108:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800510a:	682b      	ldr	r3, [r5, #0]
 800510c:	0559      	lsls	r1, r3, #21
 800510e:	f57f aed6 	bpl.w	8004ebe <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005112:	f7fe fbbd 	bl	8003890 <HAL_GetTick>
 8005116:	1b80      	subs	r0, r0, r6
 8005118:	2802      	cmp	r0, #2
 800511a:	d9f6      	bls.n	800510a <HAL_RCC_OscConfig+0x2ce>
            return HAL_TIMEOUT;
 800511c:	2003      	movs	r0, #3
}
 800511e:	b002      	add	sp, #8
 8005120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 8005124:	2500      	movs	r5, #0
 8005126:	e6f8      	b.n	8004f1a <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005128:	4a65      	ldr	r2, [pc, #404]	@ (80052c0 <HAL_RCC_OscConfig+0x484>)
 800512a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800512e:	f043 0301 	orr.w	r3, r3, #1
 8005132:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8005136:	f7fe fbab 	bl	8003890 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800513a:	4f61      	ldr	r7, [pc, #388]	@ (80052c0 <HAL_RCC_OscConfig+0x484>)
      tickstart = HAL_GetTick();
 800513c:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513e:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005142:	e004      	b.n	800514e <HAL_RCC_OscConfig+0x312>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005144:	f7fe fba4 	bl	8003890 <HAL_GetTick>
 8005148:	1b80      	subs	r0, r0, r6
 800514a:	4540      	cmp	r0, r8
 800514c:	d8e6      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800514e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005152:	079b      	lsls	r3, r3, #30
 8005154:	d5f6      	bpl.n	8005144 <HAL_RCC_OscConfig+0x308>
 8005156:	e70c      	b.n	8004f72 <HAL_RCC_OscConfig+0x136>
      __HAL_RCC_HSI48_DISABLE();
 8005158:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800515c:	f023 0301 	bic.w	r3, r3, #1
 8005160:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8005164:	f7fe fb94 	bl	8003890 <HAL_GetTick>
 8005168:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800516a:	e004      	b.n	8005176 <HAL_RCC_OscConfig+0x33a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800516c:	f7fe fb90 	bl	8003890 <HAL_GetTick>
 8005170:	1b80      	subs	r0, r0, r6
 8005172:	2802      	cmp	r0, #2
 8005174:	d8d2      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005176:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800517a:	079f      	lsls	r7, r3, #30
 800517c:	d4f6      	bmi.n	800516c <HAL_RCC_OscConfig+0x330>
 800517e:	e71a      	b.n	8004fb6 <HAL_RCC_OscConfig+0x17a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005180:	6833      	ldr	r3, [r6, #0]
 8005182:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005186:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005188:	f7fe fb82 	bl	8003890 <HAL_GetTick>
 800518c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800518e:	6833      	ldr	r3, [r6, #0]
 8005190:	05da      	lsls	r2, r3, #23
 8005192:	f53f aec7 	bmi.w	8004f24 <HAL_RCC_OscConfig+0xe8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005196:	f7fe fb7b 	bl	8003890 <HAL_GetTick>
 800519a:	1bc0      	subs	r0, r0, r7
 800519c:	2802      	cmp	r0, #2
 800519e:	d9f6      	bls.n	800518e <HAL_RCC_OscConfig+0x352>
 80051a0:	e7bc      	b.n	800511c <HAL_RCC_OscConfig+0x2e0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80051a6:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80051b8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051ba:	e785      	b.n	80050c8 <HAL_RCC_OscConfig+0x28c>
    return HAL_ERROR;
 80051bc:	2001      	movs	r0, #1
}
 80051be:	4770      	bx	lr
        tickstart = HAL_GetTick();
 80051c0:	f7fe fb66 	bl	8003890 <HAL_GetTick>
 80051c4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051c6:	e004      	b.n	80051d2 <HAL_RCC_OscConfig+0x396>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051c8:	f7fe fb62 	bl	8003890 <HAL_GetTick>
 80051cc:	1b80      	subs	r0, r0, r6
 80051ce:	2802      	cmp	r0, #2
 80051d0:	d8a4      	bhi.n	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d2:	682b      	ldr	r3, [r5, #0]
 80051d4:	0199      	lsls	r1, r3, #6
 80051d6:	d4f7      	bmi.n	80051c8 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051d8:	68e9      	ldr	r1, [r5, #12]
 80051da:	4b3a      	ldr	r3, [pc, #232]	@ (80052c4 <HAL_RCC_OscConfig+0x488>)
 80051dc:	6a22      	ldr	r2, [r4, #32]
 80051de:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051e0:	4e37      	ldr	r6, [pc, #220]	@ (80052c0 <HAL_RCC_OscConfig+0x484>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051e2:	400b      	ands	r3, r1
 80051e4:	4313      	orrs	r3, r2
 80051e6:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	@ 0x28
 80051ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80051ee:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 80051f2:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	@ 0x30
 80051f6:	3801      	subs	r0, #1
 80051f8:	0849      	lsrs	r1, r1, #1
 80051fa:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80051fe:	3901      	subs	r1, #1
 8005200:	0852      	lsrs	r2, r2, #1
 8005202:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005206:	3a01      	subs	r2, #1
 8005208:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800520c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 800520e:	682b      	ldr	r3, [r5, #0]
 8005210:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005214:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005216:	68eb      	ldr	r3, [r5, #12]
 8005218:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800521c:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800521e:	f7fe fb37 	bl	8003890 <HAL_GetTick>
 8005222:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005224:	e005      	b.n	8005232 <HAL_RCC_OscConfig+0x3f6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005226:	f7fe fb33 	bl	8003890 <HAL_GetTick>
 800522a:	1b00      	subs	r0, r0, r4
 800522c:	2802      	cmp	r0, #2
 800522e:	f63f af75 	bhi.w	800511c <HAL_RCC_OscConfig+0x2e0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005232:	6833      	ldr	r3, [r6, #0]
 8005234:	019a      	lsls	r2, r3, #6
 8005236:	d5f6      	bpl.n	8005226 <HAL_RCC_OscConfig+0x3ea>
 8005238:	e6de      	b.n	8004ff8 <HAL_RCC_OscConfig+0x1bc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800523a:	4b21      	ldr	r3, [pc, #132]	@ (80052c0 <HAL_RCC_OscConfig+0x484>)
 800523c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005240:	f042 0204 	orr.w	r2, r2, #4
 8005244:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005248:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800524c:	f042 0201 	orr.w	r2, r2, #1
 8005250:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005254:	e76f      	b.n	8005136 <HAL_RCC_OscConfig+0x2fa>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005256:	2b01      	cmp	r3, #1
 8005258:	f43f af44 	beq.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
      temp_pllckcfg = RCC->PLLCFGR;
 800525c:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800525e:	6a22      	ldr	r2, [r4, #32]
 8005260:	f003 0103 	and.w	r1, r3, #3
 8005264:	4291      	cmp	r1, r2
 8005266:	f47f af3d 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800526a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800526c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005270:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005272:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8005276:	f47f af35 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800527a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800527c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005280:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005284:	f47f af2e 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005288:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800528a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800528e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005292:	f47f af27 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005296:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8005298:	0852      	lsrs	r2, r2, #1
 800529a:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 800529e:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80052a0:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80052a4:	f47f af1e 	bne.w	80050e4 <HAL_RCC_OscConfig+0x2a8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80052a8:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80052aa:	0852      	lsrs	r2, r2, #1
 80052ac:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80052b0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80052b2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80052b6:	bf14      	ite	ne
 80052b8:	2001      	movne	r0, #1
 80052ba:	2000      	moveq	r0, #0
 80052bc:	e69d      	b.n	8004ffa <HAL_RCC_OscConfig+0x1be>
 80052be:	bf00      	nop
 80052c0:	40021000 	.word	0x40021000
 80052c4:	019f800c 	.word	0x019f800c

080052c8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80052c8:	4b18      	ldr	r3, [pc, #96]	@ (800532c <HAL_RCC_GetSysClockFreq+0x64>)
 80052ca:	689a      	ldr	r2, [r3, #8]
 80052cc:	f002 020c 	and.w	r2, r2, #12
 80052d0:	2a04      	cmp	r2, #4
 80052d2:	d026      	beq.n	8005322 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	f002 020c 	and.w	r2, r2, #12
 80052da:	2a08      	cmp	r2, #8
 80052dc:	d023      	beq.n	8005326 <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	f002 020c 	and.w	r2, r2, #12
 80052e4:	2a0c      	cmp	r2, #12
 80052e6:	d001      	beq.n	80052ec <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 80052e8:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 80052ea:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052ec:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052ee:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052f0:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052f2:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 80052f6:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052f8:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052fc:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005300:	bf0c      	ite	eq
 8005302:	4b0b      	ldreq	r3, [pc, #44]	@ (8005330 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005304:	4b0b      	ldrne	r3, [pc, #44]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005306:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005308:	fbb3 f3f2 	udiv	r3, r3, r2
 800530c:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005310:	4b06      	ldr	r3, [pc, #24]	@ (800532c <HAL_RCC_GetSysClockFreq+0x64>)
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8005318:	3301      	adds	r3, #1
 800531a:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 800531c:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 8005320:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8005322:	4804      	ldr	r0, [pc, #16]	@ (8005334 <HAL_RCC_GetSysClockFreq+0x6c>)
 8005324:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8005326:	4802      	ldr	r0, [pc, #8]	@ (8005330 <HAL_RCC_GetSysClockFreq+0x68>)
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40021000 	.word	0x40021000
 8005330:	007a1200 	.word	0x007a1200
 8005334:	00f42400 	.word	0x00f42400

08005338 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005338:	2800      	cmp	r0, #0
 800533a:	f000 80ee 	beq.w	800551a <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800533e:	4a78      	ldr	r2, [pc, #480]	@ (8005520 <HAL_RCC_ClockConfig+0x1e8>)
{
 8005340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005344:	6813      	ldr	r3, [r2, #0]
 8005346:	f003 030f 	and.w	r3, r3, #15
 800534a:	428b      	cmp	r3, r1
 800534c:	460d      	mov	r5, r1
 800534e:	4604      	mov	r4, r0
 8005350:	d20c      	bcs.n	800536c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005352:	6813      	ldr	r3, [r2, #0]
 8005354:	f023 030f 	bic.w	r3, r3, #15
 8005358:	430b      	orrs	r3, r1
 800535a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800535c:	6813      	ldr	r3, [r2, #0]
 800535e:	f003 030f 	and.w	r3, r3, #15
 8005362:	428b      	cmp	r3, r1
 8005364:	d002      	beq.n	800536c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005366:	2001      	movs	r0, #1
}
 8005368:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	07df      	lsls	r7, r3, #31
 8005370:	d569      	bpl.n	8005446 <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005372:	6867      	ldr	r7, [r4, #4]
 8005374:	2f03      	cmp	r7, #3
 8005376:	f000 80a0 	beq.w	80054ba <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800537a:	4b6a      	ldr	r3, [pc, #424]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800537c:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800537e:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005380:	f000 8097 	beq.w	80054b2 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005384:	055b      	lsls	r3, r3, #21
 8005386:	d5ee      	bpl.n	8005366 <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005388:	f7ff ff9e 	bl	80052c8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800538c:	4b66      	ldr	r3, [pc, #408]	@ (8005528 <HAL_RCC_ClockConfig+0x1f0>)
 800538e:	4298      	cmp	r0, r3
 8005390:	f240 80c0 	bls.w	8005514 <HAL_RCC_ClockConfig+0x1dc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005394:	4a63      	ldr	r2, [pc, #396]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 8005396:	6893      	ldr	r3, [r2, #8]
 8005398:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800539c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80053a2:	f04f 0980 	mov.w	r9, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053a6:	4e5f      	ldr	r6, [pc, #380]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 80053a8:	68b3      	ldr	r3, [r6, #8]
 80053aa:	f023 0303 	bic.w	r3, r3, #3
 80053ae:	433b      	orrs	r3, r7
 80053b0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80053b2:	f7fe fa6d 	bl	8003890 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053b6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80053ba:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053bc:	e004      	b.n	80053c8 <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053be:	f7fe fa67 	bl	8003890 <HAL_GetTick>
 80053c2:	1bc0      	subs	r0, r0, r7
 80053c4:	4540      	cmp	r0, r8
 80053c6:	d871      	bhi.n	80054ac <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053c8:	68b3      	ldr	r3, [r6, #8]
 80053ca:	6862      	ldr	r2, [r4, #4]
 80053cc:	f003 030c 	and.w	r3, r3, #12
 80053d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80053d4:	d1f3      	bne.n	80053be <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	079f      	lsls	r7, r3, #30
 80053da:	d436      	bmi.n	800544a <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 80053dc:	f1b9 0f00 	cmp.w	r9, #0
 80053e0:	d003      	beq.n	80053ea <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80053e2:	68b3      	ldr	r3, [r6, #8]
 80053e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053e8:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053ea:	4e4d      	ldr	r6, [pc, #308]	@ (8005520 <HAL_RCC_ClockConfig+0x1e8>)
 80053ec:	6833      	ldr	r3, [r6, #0]
 80053ee:	f003 030f 	and.w	r3, r3, #15
 80053f2:	42ab      	cmp	r3, r5
 80053f4:	d846      	bhi.n	8005484 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053f6:	6823      	ldr	r3, [r4, #0]
 80053f8:	075a      	lsls	r2, r3, #29
 80053fa:	d506      	bpl.n	800540a <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053fc:	4949      	ldr	r1, [pc, #292]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 80053fe:	68e0      	ldr	r0, [r4, #12]
 8005400:	688a      	ldr	r2, [r1, #8]
 8005402:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005406:	4302      	orrs	r2, r0
 8005408:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800540a:	071b      	lsls	r3, r3, #28
 800540c:	d507      	bpl.n	800541e <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800540e:	4a45      	ldr	r2, [pc, #276]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 8005410:	6921      	ldr	r1, [r4, #16]
 8005412:	6893      	ldr	r3, [r2, #8]
 8005414:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8005418:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800541c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800541e:	f7ff ff53 	bl	80052c8 <HAL_RCC_GetSysClockFreq>
 8005422:	4a40      	ldr	r2, [pc, #256]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 8005424:	4c41      	ldr	r4, [pc, #260]	@ (800552c <HAL_RCC_ClockConfig+0x1f4>)
 8005426:	6892      	ldr	r2, [r2, #8]
 8005428:	4941      	ldr	r1, [pc, #260]	@ (8005530 <HAL_RCC_ClockConfig+0x1f8>)
 800542a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 800542e:	4603      	mov	r3, r0
 8005430:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 8005432:	4840      	ldr	r0, [pc, #256]	@ (8005534 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005434:	f002 021f 	and.w	r2, r2, #31
 8005438:	40d3      	lsrs	r3, r2
 800543a:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 800543c:	6800      	ldr	r0, [r0, #0]
}
 800543e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8005442:	f7fe b9e3 	b.w	800380c <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005446:	079e      	lsls	r6, r3, #30
 8005448:	d5cf      	bpl.n	80053ea <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800544a:	0758      	lsls	r0, r3, #29
 800544c:	d504      	bpl.n	8005458 <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800544e:	4935      	ldr	r1, [pc, #212]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 8005450:	688a      	ldr	r2, [r1, #8]
 8005452:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8005456:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005458:	0719      	lsls	r1, r3, #28
 800545a:	d506      	bpl.n	800546a <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800545c:	4a31      	ldr	r2, [pc, #196]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 800545e:	6893      	ldr	r3, [r2, #8]
 8005460:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005464:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005468:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800546a:	4a2e      	ldr	r2, [pc, #184]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 800546c:	68a1      	ldr	r1, [r4, #8]
 800546e:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005470:	4e2b      	ldr	r6, [pc, #172]	@ (8005520 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005472:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005476:	430b      	orrs	r3, r1
 8005478:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800547a:	6833      	ldr	r3, [r6, #0]
 800547c:	f003 030f 	and.w	r3, r3, #15
 8005480:	42ab      	cmp	r3, r5
 8005482:	d9b8      	bls.n	80053f6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005484:	6833      	ldr	r3, [r6, #0]
 8005486:	f023 030f 	bic.w	r3, r3, #15
 800548a:	432b      	orrs	r3, r5
 800548c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800548e:	f7fe f9ff 	bl	8003890 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005492:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8005496:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005498:	6833      	ldr	r3, [r6, #0]
 800549a:	f003 030f 	and.w	r3, r3, #15
 800549e:	42ab      	cmp	r3, r5
 80054a0:	d0a9      	beq.n	80053f6 <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a2:	f7fe f9f5 	bl	8003890 <HAL_GetTick>
 80054a6:	1bc0      	subs	r0, r0, r7
 80054a8:	4540      	cmp	r0, r8
 80054aa:	d9f5      	bls.n	8005498 <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 80054ac:	2003      	movs	r0, #3
}
 80054ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054b2:	039a      	lsls	r2, r3, #14
 80054b4:	f53f af68 	bmi.w	8005388 <HAL_RCC_ClockConfig+0x50>
 80054b8:	e755      	b.n	8005366 <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80054ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
 80054bc:	6811      	ldr	r1, [r2, #0]
 80054be:	0188      	lsls	r0, r1, #6
 80054c0:	f57f af51 	bpl.w	8005366 <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054c4:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054c6:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054c8:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 80054ca:	4e17      	ldr	r6, [pc, #92]	@ (8005528 <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054cc:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 80054d0:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054d2:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054d6:	bf0c      	ite	eq
 80054d8:	4817      	ldreq	r0, [pc, #92]	@ (8005538 <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054da:	4818      	ldrne	r0, [pc, #96]	@ (800553c <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054dc:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054de:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054e2:	4810      	ldr	r0, [pc, #64]	@ (8005524 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80054e4:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80054e8:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054ec:	68c1      	ldr	r1, [r0, #12]
 80054ee:	f3c1 6141 	ubfx	r1, r1, #25, #2
 80054f2:	3101      	adds	r1, #1
 80054f4:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 80054f6:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 80054fa:	42b2      	cmp	r2, r6
 80054fc:	d90a      	bls.n	8005514 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80054fe:	6882      	ldr	r2, [r0, #8]
 8005500:	f012 0ff0 	tst.w	r2, #240	@ 0xf0
 8005504:	f43f af46 	beq.w	8005394 <HAL_RCC_ClockConfig+0x5c>
 8005508:	0799      	lsls	r1, r3, #30
 800550a:	d503      	bpl.n	8005514 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800550c:	68a3      	ldr	r3, [r4, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	f43f af40 	beq.w	8005394 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005514:	f04f 0900 	mov.w	r9, #0
 8005518:	e745      	b.n	80053a6 <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 800551a:	2001      	movs	r0, #1
}
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	40022000 	.word	0x40022000
 8005524:	40021000 	.word	0x40021000
 8005528:	04c4b400 	.word	0x04c4b400
 800552c:	08009790 	.word	0x08009790
 8005530:	20000694 	.word	0x20000694
 8005534:	2000069c 	.word	0x2000069c
 8005538:	007a1200 	.word	0x007a1200
 800553c:	00f42400 	.word	0x00f42400

08005540 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8005540:	4b01      	ldr	r3, [pc, #4]	@ (8005548 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20000694 	.word	0x20000694

0800554c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800554c:	4b05      	ldr	r3, [pc, #20]	@ (8005564 <HAL_RCC_GetPCLK1Freq+0x18>)
 800554e:	4a06      	ldr	r2, [pc, #24]	@ (8005568 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005550:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005552:	4906      	ldr	r1, [pc, #24]	@ (800556c <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005554:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005558:	6808      	ldr	r0, [r1, #0]
 800555a:	5cd3      	ldrb	r3, [r2, r3]
 800555c:	f003 031f 	and.w	r3, r3, #31
}
 8005560:	40d8      	lsrs	r0, r3
 8005562:	4770      	bx	lr
 8005564:	40021000 	.word	0x40021000
 8005568:	08009788 	.word	0x08009788
 800556c:	20000694 	.word	0x20000694

08005570 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005570:	4b05      	ldr	r3, [pc, #20]	@ (8005588 <HAL_RCC_GetPCLK2Freq+0x18>)
 8005572:	4a06      	ldr	r2, [pc, #24]	@ (800558c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005574:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005576:	4906      	ldr	r1, [pc, #24]	@ (8005590 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005578:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800557c:	6808      	ldr	r0, [r1, #0]
 800557e:	5cd3      	ldrb	r3, [r2, r3]
 8005580:	f003 031f 	and.w	r3, r3, #31
}
 8005584:	40d8      	lsrs	r0, r3
 8005586:	4770      	bx	lr
 8005588:	40021000 	.word	0x40021000
 800558c:	08009788 	.word	0x08009788
 8005590:	20000694 	.word	0x20000694

08005594 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005598:	6803      	ldr	r3, [r0, #0]
{
 800559a:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800559c:	f413 2000 	ands.w	r0, r3, #524288	@ 0x80000
{
 80055a0:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055a2:	d052      	beq.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055a4:	4ba1      	ldr	r3, [pc, #644]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80055a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80055a8:	00d5      	lsls	r5, r2, #3
 80055aa:	f140 8108 	bpl.w	80057be <HAL_RCCEx_PeriphCLKConfig+0x22a>
    FlagStatus       pwrclkchanged = RESET;
 80055ae:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055b0:	4d9f      	ldr	r5, [pc, #636]	@ (8005830 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055b8:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ba:	f7fe f969 	bl	8003890 <HAL_GetTick>
 80055be:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055c0:	e005      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055c2:	f7fe f965 	bl	8003890 <HAL_GetTick>
 80055c6:	1b83      	subs	r3, r0, r6
 80055c8:	2b02      	cmp	r3, #2
 80055ca:	f200 8103 	bhi.w	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055ce:	682b      	ldr	r3, [r5, #0]
 80055d0:	05d8      	lsls	r0, r3, #23
 80055d2:	d5f6      	bpl.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055d4:	4d95      	ldr	r5, [pc, #596]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055d6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055d8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055dc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80055e0:	d026      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d024      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055e6:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80055ea:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80055ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055f2:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80055f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80055fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055fe:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005602:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005606:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8005608:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800560c:	d510      	bpl.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800560e:	f7fe f93f 	bl	8003890 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005612:	f241 3888 	movw	r8, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8005616:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005618:	e005      	b.n	8005626 <HAL_RCCEx_PeriphCLKConfig+0x92>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fe f939 	bl	8003890 <HAL_GetTick>
 800561e:	1b80      	subs	r0, r0, r6
 8005620:	4540      	cmp	r0, r8
 8005622:	f200 80d7 	bhi.w	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005626:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800562a:	079b      	lsls	r3, r3, #30
 800562c:	d5f5      	bpl.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800562e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8005630:	497e      	ldr	r1, [pc, #504]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005632:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8005636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005640:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005642:	2000      	movs	r0, #0
    if(pwrclkchanged == SET)
 8005644:	2f00      	cmp	r7, #0
 8005646:	f040 80ca 	bne.w	80057de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800564a:	07de      	lsls	r6, r3, #31
 800564c:	d508      	bpl.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800564e:	4977      	ldr	r1, [pc, #476]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005650:	6865      	ldr	r5, [r4, #4]
 8005652:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005656:	f022 0203 	bic.w	r2, r2, #3
 800565a:	432a      	orrs	r2, r5
 800565c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005660:	079d      	lsls	r5, r3, #30
 8005662:	d508      	bpl.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005664:	4971      	ldr	r1, [pc, #452]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005666:	68a5      	ldr	r5, [r4, #8]
 8005668:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800566c:	f022 020c 	bic.w	r2, r2, #12
 8005670:	432a      	orrs	r2, r5
 8005672:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005676:	0759      	lsls	r1, r3, #29
 8005678:	d508      	bpl.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800567a:	496c      	ldr	r1, [pc, #432]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800567c:	68e5      	ldr	r5, [r4, #12]
 800567e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005682:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8005686:	432a      	orrs	r2, r5
 8005688:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800568c:	071a      	lsls	r2, r3, #28
 800568e:	d508      	bpl.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005690:	4966      	ldr	r1, [pc, #408]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005692:	6925      	ldr	r5, [r4, #16]
 8005694:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005698:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800569c:	432a      	orrs	r2, r5
 800569e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056a2:	069f      	lsls	r7, r3, #26
 80056a4:	d508      	bpl.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056a6:	4961      	ldr	r1, [pc, #388]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056a8:	6965      	ldr	r5, [r4, #20]
 80056aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056ae:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80056b2:	432a      	orrs	r2, r5
 80056b4:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056b8:	065e      	lsls	r6, r3, #25
 80056ba:	d508      	bpl.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056bc:	495b      	ldr	r1, [pc, #364]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056be:	69a5      	ldr	r5, [r4, #24]
 80056c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056c4:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80056c8:	432a      	orrs	r2, r5
 80056ca:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80056ce:	061d      	lsls	r5, r3, #24
 80056d0:	d508      	bpl.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80056d2:	4956      	ldr	r1, [pc, #344]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056d4:	69e5      	ldr	r5, [r4, #28]
 80056d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056da:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80056de:	432a      	orrs	r2, r5
 80056e0:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80056e4:	05d9      	lsls	r1, r3, #23
 80056e6:	d508      	bpl.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80056e8:	4950      	ldr	r1, [pc, #320]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80056ea:	6a25      	ldr	r5, [r4, #32]
 80056ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056f0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 80056f4:	432a      	orrs	r2, r5
 80056f6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056fa:	059a      	lsls	r2, r3, #22
 80056fc:	d508      	bpl.n	8005710 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056fe:	494b      	ldr	r1, [pc, #300]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005700:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8005702:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005706:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800570a:	432a      	orrs	r2, r5
 800570c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005710:	055f      	lsls	r7, r3, #21
 8005712:	d50b      	bpl.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005714:	4945      	ldr	r1, [pc, #276]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005716:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8005718:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800571c:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005720:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005722:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005726:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800572a:	d05e      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800572c:	051e      	lsls	r6, r3, #20
 800572e:	d50b      	bpl.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005730:	493e      	ldr	r1, [pc, #248]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005732:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8005734:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005738:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 800573c:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800573e:	f5b5 0f80 	cmp.w	r5, #4194304	@ 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005742:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005746:	d055      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005748:	04dd      	lsls	r5, r3, #19
 800574a:	d50b      	bpl.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800574c:	4937      	ldr	r1, [pc, #220]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800574e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8005750:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005754:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005758:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800575a:	f1b5 7f80 	cmp.w	r5, #16777216	@ 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800575e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005762:	d04c      	beq.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x26a>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005764:	0499      	lsls	r1, r3, #18
 8005766:	d50b      	bpl.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005768:	4930      	ldr	r1, [pc, #192]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800576a:	6b65      	ldr	r5, [r4, #52]	@ 0x34
 800576c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005770:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005774:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005776:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800577a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800577e:	d043      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x274>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005780:	045a      	lsls	r2, r3, #17
 8005782:	d50b      	bpl.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005784:	4929      	ldr	r1, [pc, #164]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8005786:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8005788:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800578c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005790:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005792:	f1b5 6f00 	cmp.w	r5, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005796:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800579a:	d03a      	beq.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800579c:	041b      	lsls	r3, r3, #16
 800579e:	d50b      	bpl.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80057a0:	4a22      	ldr	r2, [pc, #136]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80057a2:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80057a4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80057a8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80057ac:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80057ae:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80057b2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80057b6:	d031      	beq.n	800581c <HAL_RCCEx_PeriphCLKConfig+0x288>
  }

#endif /* QUADSPI */

  return status;
}
 80057b8:	b002      	add	sp, #8
 80057ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 80057be:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80057c0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80057c4:	659a      	str	r2, [r3, #88]	@ 0x58
 80057c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057cc:	9301      	str	r3, [sp, #4]
 80057ce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80057d0:	2701      	movs	r7, #1
 80057d2:	e6ed      	b.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057d4:	6823      	ldr	r3, [r4, #0]
        status = ret;
 80057d6:	2003      	movs	r0, #3
    if(pwrclkchanged == SET)
 80057d8:	2f00      	cmp	r7, #0
 80057da:	f43f af36 	beq.w	800564a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80057de:	4913      	ldr	r1, [pc, #76]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80057e0:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 80057e2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80057e6:	658a      	str	r2, [r1, #88]	@ 0x58
 80057e8:	e72f      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057ea:	68ca      	ldr	r2, [r1, #12]
 80057ec:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80057f0:	60ca      	str	r2, [r1, #12]
 80057f2:	e79b      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057f4:	68ca      	ldr	r2, [r1, #12]
 80057f6:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80057fa:	60ca      	str	r2, [r1, #12]
 80057fc:	e7a4      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057fe:	68ca      	ldr	r2, [r1, #12]
 8005800:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005804:	60ca      	str	r2, [r1, #12]
 8005806:	e7ad      	b.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005808:	68ca      	ldr	r2, [r1, #12]
 800580a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800580e:	60ca      	str	r2, [r1, #12]
 8005810:	e7b6      	b.n	8005780 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005812:	68ca      	ldr	r2, [r1, #12]
 8005814:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005818:	60ca      	str	r2, [r1, #12]
 800581a:	e7bf      	b.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800581c:	68d3      	ldr	r3, [r2, #12]
 800581e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005822:	60d3      	str	r3, [r2, #12]
}
 8005824:	b002      	add	sp, #8
 8005826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800582a:	bf00      	nop
 800582c:	40021000 	.word	0x40021000
 8005830:	40007000 	.word	0x40007000

08005834 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005834:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005836:	6a02      	ldr	r2, [r0, #32]
 8005838:	f022 0201 	bic.w	r2, r2, #1
 800583c:	6202      	str	r2, [r0, #32]
{
 800583e:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005840:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005842:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005844:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005846:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800584a:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 800584e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005850:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8005852:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8005856:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005858:	4d13      	ldr	r5, [pc, #76]	@ (80058a8 <TIM_OC1_SetConfig+0x74>)
 800585a:	42a8      	cmp	r0, r5
 800585c:	d00f      	beq.n	800587e <TIM_OC1_SetConfig+0x4a>
 800585e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005862:	42a8      	cmp	r0, r5
 8005864:	d00b      	beq.n	800587e <TIM_OC1_SetConfig+0x4a>
 8005866:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800586a:	42a8      	cmp	r0, r5
 800586c:	d007      	beq.n	800587e <TIM_OC1_SetConfig+0x4a>
 800586e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005872:	42a8      	cmp	r0, r5
 8005874:	d003      	beq.n	800587e <TIM_OC1_SetConfig+0x4a>
 8005876:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800587a:	42a8      	cmp	r0, r5
 800587c:	d10d      	bne.n	800589a <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800587e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8005880:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005884:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005886:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588a:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800588e:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8005892:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8005896:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800589a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800589c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800589e:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 80058a0:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 80058a2:	6341      	str	r1, [r0, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 80058a4:	6203      	str	r3, [r0, #32]
}
 80058a6:	4770      	bx	lr
 80058a8:	40012c00 	.word	0x40012c00

080058ac <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ac:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058ae:	6a02      	ldr	r2, [r0, #32]
 80058b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058b4:	6202      	str	r2, [r0, #32]
{
 80058b6:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058ba:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058be:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80058c2:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 80058c6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058c8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80058ca:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058ce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058d2:	4d14      	ldr	r5, [pc, #80]	@ (8005924 <TIM_OC3_SetConfig+0x78>)
 80058d4:	42a8      	cmp	r0, r5
 80058d6:	d00f      	beq.n	80058f8 <TIM_OC3_SetConfig+0x4c>
 80058d8:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80058dc:	42a8      	cmp	r0, r5
 80058de:	d00b      	beq.n	80058f8 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058e0:	4d11      	ldr	r5, [pc, #68]	@ (8005928 <TIM_OC3_SetConfig+0x7c>)
 80058e2:	42a8      	cmp	r0, r5
 80058e4:	d00f      	beq.n	8005906 <TIM_OC3_SetConfig+0x5a>
 80058e6:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80058ea:	42a8      	cmp	r0, r5
 80058ec:	d00b      	beq.n	8005906 <TIM_OC3_SetConfig+0x5a>
 80058ee:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80058f2:	42a8      	cmp	r0, r5
 80058f4:	d10f      	bne.n	8005916 <TIM_OC3_SetConfig+0x6a>
 80058f6:	e006      	b.n	8005906 <TIM_OC3_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058f8:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80058fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005902:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005906:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800590a:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800590e:	ea46 0c05 	orr.w	ip, r6, r5
 8005912:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005916:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8005918:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800591a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800591c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 800591e:	63c1      	str	r1, [r0, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005920:	6203      	str	r3, [r0, #32]
}
 8005922:	4770      	bx	lr
 8005924:	40012c00 	.word	0x40012c00
 8005928:	40014000 	.word	0x40014000

0800592c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800592c:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800592e:	6a02      	ldr	r2, [r0, #32]
 8005930:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005934:	6202      	str	r2, [r0, #32]
{
 8005936:	b470      	push	{r4, r5, r6}

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005938:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800593a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800593c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800593e:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005942:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005946:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800594a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800594c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005950:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005954:	4d14      	ldr	r5, [pc, #80]	@ (80059a8 <TIM_OC4_SetConfig+0x7c>)
 8005956:	42a8      	cmp	r0, r5
 8005958:	d00f      	beq.n	800597a <TIM_OC4_SetConfig+0x4e>
 800595a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800595e:	42a8      	cmp	r0, r5
 8005960:	d00b      	beq.n	800597a <TIM_OC4_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005962:	4d12      	ldr	r5, [pc, #72]	@ (80059ac <TIM_OC4_SetConfig+0x80>)
 8005964:	42a8      	cmp	r0, r5
 8005966:	d00f      	beq.n	8005988 <TIM_OC4_SetConfig+0x5c>
 8005968:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800596c:	42a8      	cmp	r0, r5
 800596e:	d00b      	beq.n	8005988 <TIM_OC4_SetConfig+0x5c>
 8005970:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005974:	42a8      	cmp	r0, r5
 8005976:	d10f      	bne.n	8005998 <TIM_OC4_SetConfig+0x6c>
 8005978:	e006      	b.n	8005988 <TIM_OC4_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800597a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 800597c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005980:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8005984:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005988:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800598c:	f424 4440 	bic.w	r4, r4, #49152	@ 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005990:	ea46 0c05 	orr.w	ip, r6, r5
 8005994:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005998:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800599a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 800599c:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 800599e:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 80059a0:	6401      	str	r1, [r0, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 80059a2:	6203      	str	r3, [r0, #32]
}
 80059a4:	4770      	bx	lr
 80059a6:	bf00      	nop
 80059a8:	40012c00 	.word	0x40012c00
 80059ac:	40014000 	.word	0x40014000

080059b0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80059b0:	2800      	cmp	r0, #0
 80059b2:	d075      	beq.n	8005aa0 <HAL_TIM_Base_Init+0xf0>
{
 80059b4:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80059b6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80059ba:	4604      	mov	r4, r0
 80059bc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d068      	beq.n	8005a96 <HAL_TIM_Base_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059c6:	4e37      	ldr	r6, [pc, #220]	@ (8005aa4 <HAL_TIM_Base_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 80059c8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059ca:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059cc:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80059ce:	2202      	movs	r2, #2
 80059d0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d4:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 80059d6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d8:	d04c      	beq.n	8005a74 <HAL_TIM_Base_Init+0xc4>
 80059da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059de:	d017      	beq.n	8005a10 <HAL_TIM_Base_Init+0x60>
 80059e0:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 80059e4:	42b3      	cmp	r3, r6
 80059e6:	d013      	beq.n	8005a10 <HAL_TIM_Base_Init+0x60>
 80059e8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80059ec:	42b3      	cmp	r3, r6
 80059ee:	d00f      	beq.n	8005a10 <HAL_TIM_Base_Init+0x60>
 80059f0:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 80059f4:	42b3      	cmp	r3, r6
 80059f6:	d03d      	beq.n	8005a74 <HAL_TIM_Base_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059f8:	4e2b      	ldr	r6, [pc, #172]	@ (8005aa8 <HAL_TIM_Base_Init+0xf8>)
 80059fa:	42b3      	cmp	r3, r6
 80059fc:	d03e      	beq.n	8005a7c <HAL_TIM_Base_Init+0xcc>
 80059fe:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005a02:	42b3      	cmp	r3, r6
 8005a04:	d03a      	beq.n	8005a7c <HAL_TIM_Base_Init+0xcc>
 8005a06:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005a0a:	42b3      	cmp	r3, r6
 8005a0c:	d108      	bne.n	8005a20 <HAL_TIM_Base_Init+0x70>
 8005a0e:	e035      	b.n	8005a7c <HAL_TIM_Base_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8005a10:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a12:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a16:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a1e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a24:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005a26:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a28:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005a2a:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a30:	691a      	ldr	r2, [r3, #16]
 8005a32:	07d2      	lsls	r2, r2, #31
 8005a34:	d503      	bpl.n	8005a3e <HAL_TIM_Base_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a36:	691a      	ldr	r2, [r3, #16]
 8005a38:	f022 0201 	bic.w	r2, r2, #1
 8005a3c:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a44:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005a48:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005a4c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005a50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005a54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005a60:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005a64:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005a68:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005a6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005a70:	2000      	movs	r0, #0
}
 8005a72:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8005a74:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a76:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a7a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a7c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a82:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a88:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005a8a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a8c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005a8e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005a90:	6962      	ldr	r2, [r4, #20]
 8005a92:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a94:	e7ca      	b.n	8005a2c <HAL_TIM_Base_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8005a96:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005a9a:	f7fc ff5d 	bl	8002958 <HAL_TIM_Base_MspInit>
 8005a9e:	e791      	b.n	80059c4 <HAL_TIM_Base_Init+0x14>
    return HAL_ERROR;
 8005aa0:	2001      	movs	r0, #1
}
 8005aa2:	4770      	bx	lr
 8005aa4:	40012c00 	.word	0x40012c00
 8005aa8:	40014000 	.word	0x40014000

08005aac <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop

08005ab0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d075      	beq.n	8005ba0 <HAL_TIM_PWM_Init+0xf0>
{
 8005ab4:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ab6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005aba:	4604      	mov	r4, r0
 8005abc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d068      	beq.n	8005b96 <HAL_TIM_PWM_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ac4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ac6:	4e37      	ldr	r6, [pc, #220]	@ (8005ba4 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 8005ac8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aca:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005acc:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ad4:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8005ad6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ad8:	d04c      	beq.n	8005b74 <HAL_TIM_PWM_Init+0xc4>
 8005ada:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ade:	d017      	beq.n	8005b10 <HAL_TIM_PWM_Init+0x60>
 8005ae0:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8005ae4:	42b3      	cmp	r3, r6
 8005ae6:	d013      	beq.n	8005b10 <HAL_TIM_PWM_Init+0x60>
 8005ae8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005aec:	42b3      	cmp	r3, r6
 8005aee:	d00f      	beq.n	8005b10 <HAL_TIM_PWM_Init+0x60>
 8005af0:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8005af4:	42b3      	cmp	r3, r6
 8005af6:	d03d      	beq.n	8005b74 <HAL_TIM_PWM_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005af8:	4e2b      	ldr	r6, [pc, #172]	@ (8005ba8 <HAL_TIM_PWM_Init+0xf8>)
 8005afa:	42b3      	cmp	r3, r6
 8005afc:	d03e      	beq.n	8005b7c <HAL_TIM_PWM_Init+0xcc>
 8005afe:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005b02:	42b3      	cmp	r3, r6
 8005b04:	d03a      	beq.n	8005b7c <HAL_TIM_PWM_Init+0xcc>
 8005b06:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005b0a:	42b3      	cmp	r3, r6
 8005b0c:	d108      	bne.n	8005b20 <HAL_TIM_PWM_Init+0x70>
 8005b0e:	e035      	b.n	8005b7c <HAL_TIM_PWM_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8005b10:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b12:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005b16:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b1e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b24:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005b26:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b28:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b2a:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b30:	691a      	ldr	r2, [r3, #16]
 8005b32:	07d2      	lsls	r2, r2, #31
 8005b34:	d503      	bpl.n	8005b3e <HAL_TIM_PWM_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b36:	691a      	ldr	r2, [r3, #16]
 8005b38:	f022 0201 	bic.w	r2, r2, #1
 8005b3c:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b44:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005b48:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005b4c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005b50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005b54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b5c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005b60:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005b64:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005b68:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005b6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005b70:	2000      	movs	r0, #0
}
 8005b72:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8005b74:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b76:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005b7a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b7c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b82:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b88:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005b8a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b8c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005b8e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005b90:	6962      	ldr	r2, [r4, #20]
 8005b92:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b94:	e7ca      	b.n	8005b2c <HAL_TIM_PWM_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8005b96:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005b9a:	f7ff ff87 	bl	8005aac <HAL_TIM_PWM_MspInit>
 8005b9e:	e791      	b.n	8005ac4 <HAL_TIM_PWM_Init+0x14>
    return HAL_ERROR;
 8005ba0:	2001      	movs	r0, #1
}
 8005ba2:	4770      	bx	lr
 8005ba4:	40012c00 	.word	0x40012c00
 8005ba8:	40014000 	.word	0x40014000

08005bac <HAL_TIM_IC_MspInit>:
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop

08005bb0 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	d075      	beq.n	8005ca0 <HAL_TIM_IC_Init+0xf0>
{
 8005bb4:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8005bb6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005bba:	4604      	mov	r4, r0
 8005bbc:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d068      	beq.n	8005c96 <HAL_TIM_IC_Init+0xe6>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bc6:	4e37      	ldr	r6, [pc, #220]	@ (8005ca4 <HAL_TIM_IC_Init+0xf4>)
  TIMx->PSC = Structure->Prescaler;
 8005bc8:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bca:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bcc:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd4:	42b3      	cmp	r3, r6
  tmpcr1 = TIMx->CR1;
 8005bd6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd8:	d04c      	beq.n	8005c74 <HAL_TIM_IC_Init+0xc4>
 8005bda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bde:	d017      	beq.n	8005c10 <HAL_TIM_IC_Init+0x60>
 8005be0:	f5a6 3694 	sub.w	r6, r6, #75776	@ 0x12800
 8005be4:	42b3      	cmp	r3, r6
 8005be6:	d013      	beq.n	8005c10 <HAL_TIM_IC_Init+0x60>
 8005be8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005bec:	42b3      	cmp	r3, r6
 8005bee:	d00f      	beq.n	8005c10 <HAL_TIM_IC_Init+0x60>
 8005bf0:	f506 3696 	add.w	r6, r6, #76800	@ 0x12c00
 8005bf4:	42b3      	cmp	r3, r6
 8005bf6:	d03d      	beq.n	8005c74 <HAL_TIM_IC_Init+0xc4>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bf8:	4e2b      	ldr	r6, [pc, #172]	@ (8005ca8 <HAL_TIM_IC_Init+0xf8>)
 8005bfa:	42b3      	cmp	r3, r6
 8005bfc:	d03e      	beq.n	8005c7c <HAL_TIM_IC_Init+0xcc>
 8005bfe:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005c02:	42b3      	cmp	r3, r6
 8005c04:	d03a      	beq.n	8005c7c <HAL_TIM_IC_Init+0xcc>
 8005c06:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8005c0a:	42b3      	cmp	r3, r6
 8005c0c:	d108      	bne.n	8005c20 <HAL_TIM_IC_Init+0x70>
 8005c0e:	e035      	b.n	8005c7c <HAL_TIM_IC_Init+0xcc>
    tmpcr1 |= Structure->CounterMode;
 8005c10:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c12:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c16:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c18:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c1a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c1e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c24:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005c26:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c28:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c2a:	6299      	str	r1, [r3, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c30:	691a      	ldr	r2, [r3, #16]
 8005c32:	07d2      	lsls	r2, r2, #31
 8005c34:	d503      	bpl.n	8005c3e <HAL_TIM_IC_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c36:	691a      	ldr	r2, [r3, #16]
 8005c38:	f022 0201 	bic.w	r2, r2, #1
 8005c3c:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c44:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005c48:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005c4c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005c50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005c54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005c60:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005c64:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005c68:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005c6c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005c70:	2000      	movs	r0, #0
}
 8005c72:	bd70      	pop	{r4, r5, r6, pc}
    tmpcr1 |= Structure->CounterMode;
 8005c74:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c76:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c7a:	4332      	orrs	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c7c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c82:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c88:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8005c8a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c8c:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c8e:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005c90:	6962      	ldr	r2, [r4, #20]
 8005c92:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c94:	e7ca      	b.n	8005c2c <HAL_TIM_IC_Init+0x7c>
    htim->Lock = HAL_UNLOCKED;
 8005c96:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005c9a:	f7ff ff87 	bl	8005bac <HAL_TIM_IC_MspInit>
 8005c9e:	e791      	b.n	8005bc4 <HAL_TIM_IC_Init+0x14>
    return HAL_ERROR;
 8005ca0:	2001      	movs	r0, #1
}
 8005ca2:	4770      	bx	lr
 8005ca4:	40012c00 	.word	0x40012c00
 8005ca8:	40014000 	.word	0x40014000

08005cac <HAL_TIM_IC_Start_IT>:
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005cac:	2910      	cmp	r1, #16
 8005cae:	d820      	bhi.n	8005cf2 <HAL_TIM_IC_Start_IT+0x46>
 8005cb0:	e8df f001 	tbb	[pc, r1]
 8005cb4:	1f1f1f09 	.word	0x1f1f1f09
 8005cb8:	1f1f1f35 	.word	0x1f1f1f35
 8005cbc:	1f1f1f9b 	.word	0x1f1f1f9b
 8005cc0:	1f1f1f76 	.word	0x1f1f1f76
 8005cc4:	8a          	.byte	0x8a
 8005cc5:	00          	.byte	0x00
 8005cc6:	f890 203e 	ldrb.w	r2, [r0, #62]	@ 0x3e
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005cca:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cce:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005cd0:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cd2:	d001      	beq.n	8005cd8 <HAL_TIM_IC_Start_IT+0x2c>
{
 8005cd4:	2001      	movs	r0, #1
}
 8005cd6:	4770      	bx	lr
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d1fb      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cdc:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005cde:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce0:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce4:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	f042 0202 	orr.w	r2, r2, #2
 8005cee:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8005cf0:	e028      	b.n	8005d44 <HAL_TIM_IC_Start_IT+0x98>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005cf2:	f890 2043 	ldrb.w	r2, [r0, #67]	@ 0x43
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005cf6:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cfa:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005cfc:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cfe:	d1e9      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d1e7      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d04:	1f0b      	subs	r3, r1, #4
 8005d06:	2b0c      	cmp	r3, #12
 8005d08:	f200 8086 	bhi.w	8005e18 <HAL_TIM_IC_Start_IT+0x16c>
 8005d0c:	e8df f003 	tbb	[pc, r3]
 8005d10:	84848410 	.word	0x84848410
 8005d14:	84848478 	.word	0x84848478
 8005d18:	84848451 	.word	0x84848451
 8005d1c:	67          	.byte	0x67
 8005d1d:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005d1e:	f890 203f 	ldrb.w	r2, [r0, #63]	@ 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005d22:	f890 3045 	ldrb.w	r3, [r0, #69]	@ 0x45
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d26:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005d28:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d2a:	d1d3      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d1d1      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d30:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d32:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d34:	f880 203f 	strb.w	r2, [r0, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d38:	f880 2045 	strb.w	r2, [r0, #69]	@ 0x45
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d3c:	68da      	ldr	r2, [r3, #12]
 8005d3e:	f042 0204 	orr.w	r2, r2, #4
 8005d42:	60da      	str	r2, [r3, #12]
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d44:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d46:	f001 011f 	and.w	r1, r1, #31
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8005d4e:	ea20 0002 	bic.w	r0, r0, r2
 8005d52:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d54:	6a18      	ldr	r0, [r3, #32]
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d56:	4933      	ldr	r1, [pc, #204]	@ (8005e24 <HAL_TIM_IC_Start_IT+0x178>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d58:	4302      	orrs	r2, r0
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d5a:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d5c:	621a      	str	r2, [r3, #32]
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d5e:	d011      	beq.n	8005d84 <HAL_TIM_IC_Start_IT+0xd8>
 8005d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d64:	d00e      	beq.n	8005d84 <HAL_TIM_IC_Start_IT+0xd8>
 8005d66:	4a30      	ldr	r2, [pc, #192]	@ (8005e28 <HAL_TIM_IC_Start_IT+0x17c>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d00b      	beq.n	8005d84 <HAL_TIM_IC_Start_IT+0xd8>
 8005d6c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d007      	beq.n	8005d84 <HAL_TIM_IC_Start_IT+0xd8>
 8005d74:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d003      	beq.n	8005d84 <HAL_TIM_IC_Start_IT+0xd8>
 8005d7c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d107      	bne.n	8005d94 <HAL_TIM_IC_Start_IT+0xe8>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d84:	6899      	ldr	r1, [r3, #8]
 8005d86:	4a29      	ldr	r2, [pc, #164]	@ (8005e2c <HAL_TIM_IC_Start_IT+0x180>)
 8005d88:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d8a:	2a06      	cmp	r2, #6
 8005d8c:	d006      	beq.n	8005d9c <HAL_TIM_IC_Start_IT+0xf0>
 8005d8e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005d92:	d003      	beq.n	8005d9c <HAL_TIM_IC_Start_IT+0xf0>
        __HAL_TIM_ENABLE(htim);
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	f042 0201 	orr.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]
{
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	4770      	bx	lr
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005da0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005da4:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005da8:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005daa:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dac:	d192      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d190      	bne.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db2:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005db4:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005db6:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dba:	f880 2047 	strb.w	r2, [r0, #71]	@ 0x47
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	f042 0210 	orr.w	r2, r2, #16
 8005dc4:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8005dc6:	e7bd      	b.n	8005d44 <HAL_TIM_IC_Start_IT+0x98>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005dc8:	f890 2042 	ldrb.w	r2, [r0, #66]	@ 0x42
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005dcc:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dd0:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005dd2:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dd4:	f47f af7e 	bne.w	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	f47f af7b 	bne.w	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dde:	2302      	movs	r3, #2
 8005de0:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005de4:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
  switch (Channel)
 8005de8:	e774      	b.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005dea:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005dee:	f890 3046 	ldrb.w	r3, [r0, #70]	@ 0x46
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005df2:	2a01      	cmp	r2, #1
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005df4:	b2db      	uxtb	r3, r3
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005df6:	f47f af6d 	bne.w	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	f47f af6a 	bne.w	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e00:	2302      	movs	r3, #2
 8005e02:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e06:	2202      	movs	r2, #2
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e08:	6803      	ldr	r3, [r0, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e0a:	f880 2046 	strb.w	r2, [r0, #70]	@ 0x46
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005e0e:	68da      	ldr	r2, [r3, #12]
 8005e10:	f042 0208 	orr.w	r2, r2, #8
 8005e14:	60da      	str	r2, [r3, #12]
  if (status == HAL_OK)
 8005e16:	e795      	b.n	8005d44 <HAL_TIM_IC_Start_IT+0x98>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e18:	2302      	movs	r3, #2
 8005e1a:	f880 3043 	strb.w	r3, [r0, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e1e:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
  switch (Channel)
 8005e22:	e757      	b.n	8005cd4 <HAL_TIM_IC_Start_IT+0x28>
 8005e24:	40012c00 	.word	0x40012c00
 8005e28:	40000400 	.word	0x40000400
 8005e2c:	00010007 	.word	0x00010007

08005e30 <HAL_TIM_IC_ConfigChannel>:
{
 8005e30:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005e32:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 8005e36:	2801      	cmp	r0, #1
 8005e38:	f000 80c1 	beq.w	8005fbe <HAL_TIM_IC_ConfigChannel+0x18e>
 8005e3c:	2001      	movs	r0, #1
{
 8005e3e:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 8005e40:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005e44:	b15a      	cbz	r2, 8005e5e <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 8005e46:	2a04      	cmp	r2, #4
 8005e48:	d04c      	beq.n	8005ee4 <HAL_TIM_IC_ConfigChannel+0xb4>
  else if (Channel == TIM_CHANNEL_3)
 8005e4a:	2a08      	cmp	r2, #8
 8005e4c:	f000 8094 	beq.w	8005f78 <HAL_TIM_IC_ConfigChannel+0x148>
  else if (Channel == TIM_CHANNEL_4)
 8005e50:	2a0c      	cmp	r2, #12
 8005e52:	d06c      	beq.n	8005f2e <HAL_TIM_IC_ConfigChannel+0xfe>
  __HAL_UNLOCK(htim);
 8005e54:	2200      	movs	r2, #0
 8005e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005e5a:	bcf0      	pop	{r4, r5, r6, r7}
 8005e5c:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 8005e5e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e60:	f8df c160 	ldr.w	ip, [pc, #352]	@ 8005fc4 <HAL_TIM_IC_ConfigChannel+0x194>
  tmpccer = TIMx->CCER;
 8005e64:	6a16      	ldr	r6, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e66:	6a17      	ldr	r7, [r2, #32]
                      sConfig->ICFilter);
 8005e68:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e6a:	f027 0701 	bic.w	r7, r7, #1
                      sConfig->ICSelection,
 8005e6e:	e9d1 4500 	ldrd	r4, r5, [r1]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e72:	4562      	cmp	r2, ip
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e74:	6217      	str	r7, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e76:	6997      	ldr	r7, [r2, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005e78:	d015      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005e7a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005e7e:	d012      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005e80:	f5ac 3c94 	sub.w	ip, ip, #75776	@ 0x12800
 8005e84:	4562      	cmp	r2, ip
 8005e86:	d00e      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005e88:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8005e8c:	4562      	cmp	r2, ip
 8005e8e:	d00a      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005e90:	f50c 3c96 	add.w	ip, ip, #76800	@ 0x12c00
 8005e94:	4562      	cmp	r2, ip
 8005e96:	d006      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
 8005e98:	f50c 6c40 	add.w	ip, ip, #3072	@ 0xc00
 8005e9c:	4562      	cmp	r2, ip
 8005e9e:	d002      	beq.n	8005ea6 <HAL_TIM_IC_ConfigChannel+0x76>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005ea0:	f047 0c01 	orr.w	ip, r7, #1
 8005ea4:	e003      	b.n	8005eae <HAL_TIM_IC_ConfigChannel+0x7e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005ea6:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 8005eaa:	ea45 0c07 	orr.w	ip, r5, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005eae:	0100      	lsls	r0, r0, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eb0:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005eb4:	b2c0      	uxtb	r0, r0
 8005eb6:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 8005eba:	6190      	str	r0, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ebc:	f026 050a 	bic.w	r5, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005ec0:	f004 000a 	and.w	r0, r4, #10
 8005ec4:	4328      	orrs	r0, r5
  TIMx->CCER = tmpccer;
 8005ec6:	6210      	str	r0, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ec8:	6990      	ldr	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005eca:	688c      	ldr	r4, [r1, #8]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005ecc:	f020 000c 	bic.w	r0, r0, #12
 8005ed0:	6190      	str	r0, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005ed2:	6991      	ldr	r1, [r2, #24]
 8005ed4:	4321      	orrs	r1, r4
 8005ed6:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8005ede:	2000      	movs	r0, #0
}
 8005ee0:	bcf0      	pop	{r4, r5, r6, r7}
 8005ee2:	4770      	bx	lr
                      sConfig->ICSelection,
 8005ee4:	e9d1 0600 	ldrd	r0, r6, [r1]
    TIM_TI2_SetConfig(htim->Instance,
 8005ee8:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005eea:	0104      	lsls	r4, r0, #4
  tmpccer = TIMx->CCER;
 8005eec:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005eee:	6a15      	ldr	r5, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ef0:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ef4:	f025 0510 	bic.w	r5, r5, #16
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005ef8:	f004 04a0 	and.w	r4, r4, #160	@ 0xa0
 8005efc:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 8005efe:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f00:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f02:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 = TIMx->CCMR1;
 8005f04:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f06:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f0a:	0300      	lsls	r0, r0, #12
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f0c:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f10:	b280      	uxth	r0, r0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f12:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f16:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1 ;
 8005f18:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8005f1a:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005f1c:	6991      	ldr	r1, [r2, #24]
 8005f1e:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 8005f22:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005f24:	6991      	ldr	r1, [r2, #24]
 8005f26:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005f2a:	6191      	str	r1, [r2, #24]
 8005f2c:	e7d4      	b.n	8005ed8 <HAL_TIM_IC_ConfigChannel+0xa8>
                      sConfig->ICSelection,
 8005f2e:	e9d1 0600 	ldrd	r0, r6, [r1]
    TIM_TI4_SetConfig(htim->Instance,
 8005f32:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f34:	0304      	lsls	r4, r0, #12
  tmpccer = TIMx->CCER;
 8005f36:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f38:	6a15      	ldr	r5, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f3a:	f420 4020 	bic.w	r0, r0, #40960	@ 0xa000
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f3e:	f425 5580 	bic.w	r5, r5, #4096	@ 0x1000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f42:	f404 4420 	and.w	r4, r4, #40960	@ 0xa000
 8005f46:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 8005f48:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f4a:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005f4c:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 8005f4e:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005f50:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f54:	0300      	lsls	r0, r0, #12
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005f56:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f5a:	b280      	uxth	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f5c:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f60:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8005f62:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer ;
 8005f64:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005f66:	69d1      	ldr	r1, [r2, #28]
 8005f68:	f421 6140 	bic.w	r1, r1, #3072	@ 0xc00
 8005f6c:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005f6e:	69d1      	ldr	r1, [r2, #28]
 8005f70:	ea41 2105 	orr.w	r1, r1, r5, lsl #8
 8005f74:	61d1      	str	r1, [r2, #28]
 8005f76:	e7af      	b.n	8005ed8 <HAL_TIM_IC_ConfigChannel+0xa8>
                      sConfig->ICSelection,
 8005f78:	e9d1 0500 	ldrd	r0, r5, [r1]
    TIM_TI3_SetConfig(htim->Instance,
 8005f7c:	681a      	ldr	r2, [r3, #0]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005f7e:	0204      	lsls	r4, r0, #8
  tmpccer = TIMx->CCER;
 8005f80:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f82:	6a16      	ldr	r6, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005f84:	f420 6020 	bic.w	r0, r0, #2560	@ 0xa00
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f88:	f426 7680 	bic.w	r6, r6, #256	@ 0x100
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005f8c:	f404 6420 	and.w	r4, r4, #2560	@ 0xa00
 8005f90:	4304      	orrs	r4, r0
                      sConfig->ICFilter);
 8005f92:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f94:	6216      	str	r6, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005f96:	688e      	ldr	r6, [r1, #8]
  tmpccmr2 = TIMx->CCMR2;
 8005f98:	69d1      	ldr	r1, [r2, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005f9a:	f021 0103 	bic.w	r1, r1, #3
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005f9e:	0100      	lsls	r0, r0, #4
  tmpccmr2 |= TIM_ICSelection;
 8005fa0:	4329      	orrs	r1, r5
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fa2:	b2c0      	uxtb	r0, r0
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005fa4:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005fa8:	4301      	orrs	r1, r0
  TIMx->CCMR2 = tmpccmr2;
 8005faa:	61d1      	str	r1, [r2, #28]
  TIMx->CCER = tmpccer;
 8005fac:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005fae:	69d1      	ldr	r1, [r2, #28]
 8005fb0:	f021 010c 	bic.w	r1, r1, #12
 8005fb4:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005fb6:	69d1      	ldr	r1, [r2, #28]
 8005fb8:	4331      	orrs	r1, r6
 8005fba:	61d1      	str	r1, [r2, #28]
 8005fbc:	e78c      	b.n	8005ed8 <HAL_TIM_IC_ConfigChannel+0xa8>
  __HAL_LOCK(htim);
 8005fbe:	2002      	movs	r0, #2
}
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40012c00 	.word	0x40012c00

08005fc8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005fc8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	f000 8086 	beq.w	80060de <HAL_TIM_ConfigClockSource+0x116>
 8005fd2:	4602      	mov	r2, r0
{
 8005fd4:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd6:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8005fd8:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8005fda:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8005fde:	2001      	movs	r0, #1
 8005fe0:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8005fe4:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fe6:	4b5c      	ldr	r3, [pc, #368]	@ (8006158 <HAL_TIM_ConfigClockSource+0x190>)
 8005fe8:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8005fea:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8005fec:	680b      	ldr	r3, [r1, #0]
 8005fee:	2b70      	cmp	r3, #112	@ 0x70
 8005ff0:	f000 80a1 	beq.w	8006136 <HAL_TIM_ConfigClockSource+0x16e>
 8005ff4:	d827      	bhi.n	8006046 <HAL_TIM_ConfigClockSource+0x7e>
 8005ff6:	2b50      	cmp	r3, #80	@ 0x50
 8005ff8:	d073      	beq.n	80060e2 <HAL_TIM_ConfigClockSource+0x11a>
 8005ffa:	d93c      	bls.n	8006076 <HAL_TIM_ConfigClockSource+0xae>
 8005ffc:	2b60      	cmp	r3, #96	@ 0x60
 8005ffe:	d11a      	bne.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
  tmpccer = TIMx->CCER;
 8006000:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockFilter);
 8006002:	68c8      	ldr	r0, [r1, #12]
                               sClockSourceConfig->ClockPolarity,
 8006004:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006006:	6a21      	ldr	r1, [r4, #32]
 8006008:	f021 0110 	bic.w	r1, r1, #16
 800600c:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800600e:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006010:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006014:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8006018:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800601c:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006020:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8006022:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006024:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006026:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800602a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800602e:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8006032:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006034:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006036:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006038:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800603a:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800603e:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8006042:	bc30      	pop	{r4, r5}
 8006044:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800604a:	d064      	beq.n	8006116 <HAL_TIM_ConfigClockSource+0x14e>
 800604c:	d936      	bls.n	80060bc <HAL_TIM_ConfigClockSource+0xf4>
 800604e:	4943      	ldr	r1, [pc, #268]	@ (800615c <HAL_TIM_ConfigClockSource+0x194>)
 8006050:	428b      	cmp	r3, r1
 8006052:	d006      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
 8006054:	d92b      	bls.n	80060ae <HAL_TIM_ConfigClockSource+0xe6>
 8006056:	4942      	ldr	r1, [pc, #264]	@ (8006160 <HAL_TIM_ConfigClockSource+0x198>)
 8006058:	428b      	cmp	r3, r1
 800605a:	d002      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
 800605c:	3130      	adds	r1, #48	@ 0x30
 800605e:	428b      	cmp	r3, r1
 8006060:	d1e9      	bne.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 8006062:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006064:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8006068:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800606c:	4319      	orrs	r1, r3
 800606e:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8006072:	60a1      	str	r1, [r4, #8]
}
 8006074:	e025      	b.n	80060c2 <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 8006076:	2b40      	cmp	r3, #64	@ 0x40
 8006078:	d125      	bne.n	80060c6 <HAL_TIM_ConfigClockSource+0xfe>
                               sClockSourceConfig->ClockPolarity,
 800607a:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800607c:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 800607e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006080:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006084:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006086:	6a23      	ldr	r3, [r4, #32]
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800608e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006090:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006094:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006098:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800609a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800609c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800609e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80060a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060a6:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80060aa:	60a3      	str	r3, [r4, #8]
}
 80060ac:	e009      	b.n	80060c2 <HAL_TIM_ConfigClockSource+0xfa>
  switch (sClockSourceConfig->ClockSource)
 80060ae:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80060b2:	d0d6      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
 80060b4:	3910      	subs	r1, #16
 80060b6:	428b      	cmp	r3, r1
 80060b8:	d0d3      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
 80060ba:	e7bc      	b.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
 80060bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060c0:	d1b9      	bne.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 80060c2:	2000      	movs	r0, #0
 80060c4:	e7b7      	b.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80060c6:	d8b6      	bhi.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
 80060c8:	2b20      	cmp	r3, #32
 80060ca:	d0ca      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
 80060cc:	d903      	bls.n	80060d6 <HAL_TIM_ConfigClockSource+0x10e>
 80060ce:	2b30      	cmp	r3, #48	@ 0x30
 80060d0:	d0c7      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80060d2:	2001      	movs	r0, #1
 80060d4:	e7af      	b.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80060d6:	f033 0110 	bics.w	r1, r3, #16
 80060da:	d1ac      	bne.n	8006036 <HAL_TIM_ConfigClockSource+0x6e>
 80060dc:	e7c1      	b.n	8006062 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 80060de:	2002      	movs	r0, #2
}
 80060e0:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80060e2:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80060e4:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 80060e6:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060e8:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80060ec:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060ee:	6a23      	ldr	r3, [r4, #32]
 80060f0:	f023 0301 	bic.w	r3, r3, #1
 80060f4:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060fc:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006100:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8006102:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8006104:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006106:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800610a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800610e:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006112:	60a3      	str	r3, [r4, #8]
}
 8006114:	e7d5      	b.n	80060c2 <HAL_TIM_ConfigClockSource+0xfa>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006116:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800611a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800611c:	432b      	orrs	r3, r5
 800611e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006120:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006124:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006128:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800612a:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800612c:	68a3      	ldr	r3, [r4, #8]
 800612e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006132:	60a3      	str	r3, [r4, #8]
      break;
 8006134:	e7c5      	b.n	80060c2 <HAL_TIM_ConfigClockSource+0xfa>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006136:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800613a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800613c:	432b      	orrs	r3, r5
 800613e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006140:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006144:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8006148:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800614a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800614c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800614e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006152:	60a3      	str	r3, [r4, #8]
      break;
 8006154:	e7b5      	b.n	80060c2 <HAL_TIM_ConfigClockSource+0xfa>
 8006156:	bf00      	nop
 8006158:	ffce0088 	.word	0xffce0088
 800615c:	00100030 	.word	0x00100030
 8006160:	00100040 	.word	0x00100040

08006164 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8006164:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006168:	2b01      	cmp	r3, #1
 800616a:	d069      	beq.n	8006240 <HAL_TIM_SlaveConfigSynchro+0xdc>
 800616c:	4684      	mov	ip, r0
 800616e:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8006170:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006172:	2302      	movs	r3, #2
{
 8006174:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8006176:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800617a:	f88c 303d 	strb.w	r3, [ip, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800617e:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006180:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006182:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006184:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006188:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800618c:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 800618e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006192:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006196:	4322      	orrs	r2, r4
  switch (sSlaveConfig->InputTrigger)
 8006198:	2b60      	cmp	r3, #96	@ 0x60
  htim->Instance->SMCR = tmpsmcr;
 800619a:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 800619c:	d05e      	beq.n	800625c <HAL_TIM_SlaveConfigSynchro+0xf8>
 800619e:	d816      	bhi.n	80061ce <HAL_TIM_SlaveConfigSynchro+0x6a>
 80061a0:	2b40      	cmp	r3, #64	@ 0x40
 80061a2:	d06e      	beq.n	8006282 <HAL_TIM_SlaveConfigSynchro+0x11e>
 80061a4:	d933      	bls.n	800620e <HAL_TIM_SlaveConfigSynchro+0xaa>
 80061a6:	2b50      	cmp	r3, #80	@ 0x50
 80061a8:	d141      	bne.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
  tmpccer = TIMx->CCER;
 80061aa:	6a03      	ldr	r3, [r0, #32]
                               sSlaveConfig->TriggerPolarity,
 80061ac:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 80061ae:	6909      	ldr	r1, [r1, #16]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061b0:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80061b4:	431a      	orrs	r2, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061b6:	6a03      	ldr	r3, [r0, #32]
 80061b8:	f023 0301 	bic.w	r3, r3, #1
 80061bc:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061be:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061c4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80061c8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80061ca:	6202      	str	r2, [r0, #32]
 80061cc:	e00d      	b.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 80061ce:	2b70      	cmp	r3, #112	@ 0x70
 80061d0:	d038      	beq.n	8006244 <HAL_TIM_SlaveConfigSynchro+0xe0>
 80061d2:	2b6f      	cmp	r3, #111	@ 0x6f
 80061d4:	d92b      	bls.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
 80061d6:	4a2f      	ldr	r2, [pc, #188]	@ (8006294 <HAL_TIM_SlaveConfigSynchro+0x130>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d006      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 80061dc:	d91d      	bls.n	800621a <HAL_TIM_SlaveConfigSynchro+0xb6>
 80061de:	4a2e      	ldr	r2, [pc, #184]	@ (8006298 <HAL_TIM_SlaveConfigSynchro+0x134>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d002      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 80061e4:	3230      	adds	r2, #48	@ 0x30
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d121      	bne.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80061ea:	68c3      	ldr	r3, [r0, #12]
 80061ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061f0:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80061f2:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 80061f4:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 80061f6:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80061f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80061fc:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 80061fe:	f88c 103d 	strb.w	r1, [ip, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006202:	f88c 203c 	strb.w	r2, [ip, #60]	@ 0x3c
  return HAL_OK;
 8006206:	4610      	mov	r0, r2
}
 8006208:	f85d 4b04 	ldr.w	r4, [sp], #4
 800620c:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800620e:	2b20      	cmp	r3, #32
 8006210:	d0eb      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 8006212:	d909      	bls.n	8006228 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8006214:	2b30      	cmp	r3, #48	@ 0x30
 8006216:	d10a      	bne.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006218:	e7e7      	b.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 800621a:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800621e:	d0e4      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 8006220:	3a10      	subs	r2, #16
 8006222:	4293      	cmp	r3, r2
 8006224:	d0e1      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
 8006226:	e002      	b.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006228:	f033 0310 	bics.w	r3, r3, #16
 800622c:	d0dd      	beq.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 800622e:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 8006230:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 8006232:	f88c 003d 	strb.w	r0, [ip, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006236:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
}
 800623a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800623e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006240:	2002      	movs	r0, #2
}
 8006242:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006244:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 8006248:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800624a:	6909      	ldr	r1, [r1, #16]
 800624c:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800624e:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006252:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8006256:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8006258:	6083      	str	r3, [r0, #8]
 800625a:	e7c6      	b.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
  tmpccer = TIMx->CCER;
 800625c:	6a03      	ldr	r3, [r0, #32]
                               sSlaveConfig->TriggerPolarity,
 800625e:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8006260:	6909      	ldr	r1, [r1, #16]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006262:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006266:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800626a:	6a02      	ldr	r2, [r0, #32]
 800626c:	f022 0210 	bic.w	r2, r2, #16
 8006270:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006272:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006274:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006278:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800627c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800627e:	6203      	str	r3, [r0, #32]
 8006280:	e7b3      	b.n	80061ea <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8006282:	2c05      	cmp	r4, #5
 8006284:	d0d3      	beq.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
 8006286:	f1b4 1f01 	cmp.w	r4, #65537	@ 0x10001
 800628a:	d0d0      	beq.n	800622e <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 800628c:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800628e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006290:	6a03      	ldr	r3, [r0, #32]
 8006292:	e791      	b.n	80061b8 <HAL_TIM_SlaveConfigSynchro+0x54>
 8006294:	00100030 	.word	0x00100030
 8006298:	00100040 	.word	0x00100040

0800629c <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 800629c:	290c      	cmp	r1, #12
 800629e:	d808      	bhi.n	80062b2 <HAL_TIM_ReadCapturedValue+0x16>
 80062a0:	e8df f001 	tbb	[pc, r1]
 80062a4:	07070712 	.word	0x07070712
 80062a8:	0707070f 	.word	0x0707070f
 80062ac:	0707070c 	.word	0x0707070c
 80062b0:	09          	.byte	0x09
 80062b1:	00          	.byte	0x00
 80062b2:	2000      	movs	r0, #0
}
 80062b4:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 80062b6:	6803      	ldr	r3, [r0, #0]
 80062b8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
      break;
 80062ba:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 80062bc:	6803      	ldr	r3, [r0, #0]
 80062be:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 80062c0:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 80062c2:	6803      	ldr	r3, [r0, #0]
 80062c4:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 80062c6:	4770      	bx	lr
      tmpreg =  htim->Instance->CCR1;
 80062c8:	6803      	ldr	r3, [r0, #0]
 80062ca:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop

080062d0 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop

080062d4 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop

080062d8 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop

080062dc <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <HAL_TIM_IRQHandler>:
{
 80062e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t itsource = htim->Instance->DIER;
 80062e2:	6803      	ldr	r3, [r0, #0]
 80062e4:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062e6:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062e8:	07a1      	lsls	r1, r4, #30
{
 80062ea:	4605      	mov	r5, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062ec:	d501      	bpl.n	80062f2 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062ee:	07b2      	lsls	r2, r6, #30
 80062f0:	d46e      	bmi.n	80063d0 <HAL_TIM_IRQHandler+0xf0>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80062f2:	0760      	lsls	r0, r4, #29
 80062f4:	d501      	bpl.n	80062fa <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062f6:	0771      	lsls	r1, r6, #29
 80062f8:	d457      	bmi.n	80063aa <HAL_TIM_IRQHandler+0xca>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062fa:	0722      	lsls	r2, r4, #28
 80062fc:	d501      	bpl.n	8006302 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062fe:	0733      	lsls	r3, r6, #28
 8006300:	d440      	bmi.n	8006384 <HAL_TIM_IRQHandler+0xa4>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006302:	06e1      	lsls	r1, r4, #27
 8006304:	d501      	bpl.n	800630a <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006306:	06f2      	lsls	r2, r6, #27
 8006308:	d428      	bmi.n	800635c <HAL_TIM_IRQHandler+0x7c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800630a:	07e3      	lsls	r3, r4, #31
 800630c:	d501      	bpl.n	8006312 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800630e:	07f7      	lsls	r7, r6, #31
 8006310:	d47c      	bmi.n	800640c <HAL_TIM_IRQHandler+0x12c>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006312:	f414 5f02 	tst.w	r4, #8320	@ 0x2080
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006316:	f404 7780 	and.w	r7, r4, #256	@ 0x100
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800631a:	d069      	beq.n	80063f0 <HAL_TIM_IRQHandler+0x110>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800631c:	0630      	lsls	r0, r6, #24
 800631e:	d47d      	bmi.n	800641c <HAL_TIM_IRQHandler+0x13c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006320:	0662      	lsls	r2, r4, #25
 8006322:	d502      	bpl.n	800632a <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006324:	0673      	lsls	r3, r6, #25
 8006326:	f100 808b 	bmi.w	8006440 <HAL_TIM_IRQHandler+0x160>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800632a:	06a7      	lsls	r7, r4, #26
 800632c:	d502      	bpl.n	8006334 <HAL_TIM_IRQHandler+0x54>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800632e:	06b0      	lsls	r0, r6, #26
 8006330:	f100 808e 	bmi.w	8006450 <HAL_TIM_IRQHandler+0x170>
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006334:	02e1      	lsls	r1, r4, #11
 8006336:	d502      	bpl.n	800633e <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006338:	02f2      	lsls	r2, r6, #11
 800633a:	f100 8091 	bmi.w	8006460 <HAL_TIM_IRQHandler+0x180>
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800633e:	02a3      	lsls	r3, r4, #10
 8006340:	d502      	bpl.n	8006348 <HAL_TIM_IRQHandler+0x68>
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006342:	02b7      	lsls	r7, r6, #10
 8006344:	f100 8094 	bmi.w	8006470 <HAL_TIM_IRQHandler+0x190>
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006348:	0260      	lsls	r0, r4, #9
 800634a:	d502      	bpl.n	8006352 <HAL_TIM_IRQHandler+0x72>
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800634c:	0271      	lsls	r1, r6, #9
 800634e:	f100 8097 	bmi.w	8006480 <HAL_TIM_IRQHandler+0x1a0>
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006352:	0222      	lsls	r2, r4, #8
 8006354:	d501      	bpl.n	800635a <HAL_TIM_IRQHandler+0x7a>
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006356:	0233      	lsls	r3, r6, #8
 8006358:	d44f      	bmi.n	80063fa <HAL_TIM_IRQHandler+0x11a>
}
 800635a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800635c:	682b      	ldr	r3, [r5, #0]
 800635e:	f06f 0210 	mvn.w	r2, #16
 8006362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006364:	2208      	movs	r2, #8
 8006366:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800636e:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006370:	f040 8097 	bne.w	80064a2 <HAL_TIM_IRQHandler+0x1c2>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006374:	f7ff ffae 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006378:	4628      	mov	r0, r5
 800637a:	f7ff ffad 	bl	80062d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637e:	2300      	movs	r3, #0
 8006380:	772b      	strb	r3, [r5, #28]
 8006382:	e7c2      	b.n	800630a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006384:	682b      	ldr	r3, [r5, #0]
 8006386:	f06f 0208 	mvn.w	r2, #8
 800638a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800638c:	2204      	movs	r2, #4
 800638e:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006390:	69db      	ldr	r3, [r3, #28]
 8006392:	079f      	lsls	r7, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8006394:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006396:	f040 8081 	bne.w	800649c <HAL_TIM_IRQHandler+0x1bc>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800639a:	f7ff ff9b 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800639e:	4628      	mov	r0, r5
 80063a0:	f7ff ff9a 	bl	80062d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a4:	2300      	movs	r3, #0
 80063a6:	772b      	strb	r3, [r5, #28]
 80063a8:	e7ab      	b.n	8006302 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063aa:	682b      	ldr	r3, [r5, #0]
 80063ac:	f06f 0204 	mvn.w	r2, #4
 80063b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063b2:	2202      	movs	r2, #2
 80063b4:	772a      	strb	r2, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80063bc:	4628      	mov	r0, r5
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063be:	d16a      	bne.n	8006496 <HAL_TIM_IRQHandler+0x1b6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c0:	f7ff ff88 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c4:	4628      	mov	r0, r5
 80063c6:	f7ff ff87 	bl	80062d8 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ca:	2300      	movs	r3, #0
 80063cc:	772b      	strb	r3, [r5, #28]
 80063ce:	e794      	b.n	80062fa <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063d0:	f06f 0202 	mvn.w	r2, #2
 80063d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063d6:	2201      	movs	r2, #1
 80063d8:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063da:	699b      	ldr	r3, [r3, #24]
 80063dc:	079f      	lsls	r7, r3, #30
 80063de:	d157      	bne.n	8006490 <HAL_TIM_IRQHandler+0x1b0>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e0:	f7ff ff78 	bl	80062d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e4:	4628      	mov	r0, r5
 80063e6:	f7ff ff77 	bl	80062d8 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ea:	2300      	movs	r3, #0
 80063ec:	772b      	strb	r3, [r5, #28]
 80063ee:	e780      	b.n	80062f2 <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80063f0:	2f00      	cmp	r7, #0
 80063f2:	d095      	beq.n	8006320 <HAL_TIM_IRQHandler+0x40>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063f4:	0631      	lsls	r1, r6, #24
 80063f6:	d41b      	bmi.n	8006430 <HAL_TIM_IRQHandler+0x150>
 80063f8:	e792      	b.n	8006320 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80063fa:	682b      	ldr	r3, [r5, #0]
 80063fc:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006400:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006402:	4628      	mov	r0, r5
}
 8006404:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006408:	f000 ba7a 	b.w	8006900 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800640c:	682b      	ldr	r3, [r5, #0]
 800640e:	f06f 0201 	mvn.w	r2, #1
 8006412:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006414:	4628      	mov	r0, r5
 8006416:	f7ff ff5b 	bl	80062d0 <HAL_TIM_PeriodElapsedCallback>
 800641a:	e77a      	b.n	8006312 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800641c:	682b      	ldr	r3, [r5, #0]
 800641e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006422:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006424:	4628      	mov	r0, r5
 8006426:	f000 fa61 	bl	80068ec <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800642a:	2f00      	cmp	r7, #0
 800642c:	f43f af78 	beq.w	8006320 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006430:	682b      	ldr	r3, [r5, #0]
 8006432:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006436:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8006438:	4628      	mov	r0, r5
 800643a:	f000 fa59 	bl	80068f0 <HAL_TIMEx_Break2Callback>
 800643e:	e76f      	b.n	8006320 <HAL_TIM_IRQHandler+0x40>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006440:	682b      	ldr	r3, [r5, #0]
 8006442:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006446:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006448:	4628      	mov	r0, r5
 800644a:	f7ff ff47 	bl	80062dc <HAL_TIM_TriggerCallback>
 800644e:	e76c      	b.n	800632a <HAL_TIM_IRQHandler+0x4a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006450:	682b      	ldr	r3, [r5, #0]
 8006452:	f06f 0220 	mvn.w	r2, #32
 8006456:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8006458:	4628      	mov	r0, r5
 800645a:	f000 fa45 	bl	80068e8 <HAL_TIMEx_CommutCallback>
 800645e:	e769      	b.n	8006334 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006466:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006468:	4628      	mov	r0, r5
 800646a:	f000 fa43 	bl	80068f4 <HAL_TIMEx_EncoderIndexCallback>
 800646e:	e766      	b.n	800633e <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006470:	682b      	ldr	r3, [r5, #0]
 8006472:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006476:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006478:	4628      	mov	r0, r5
 800647a:	f000 fa3d 	bl	80068f8 <HAL_TIMEx_DirectionChangeCallback>
 800647e:	e763      	b.n	8006348 <HAL_TIM_IRQHandler+0x68>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006486:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 8006488:	4628      	mov	r0, r5
 800648a:	f000 fa37 	bl	80068fc <HAL_TIMEx_IndexErrorCallback>
 800648e:	e760      	b.n	8006352 <HAL_TIM_IRQHandler+0x72>
          HAL_TIM_IC_CaptureCallback(htim);
 8006490:	f7fa fbd2 	bl	8000c38 <HAL_TIM_IC_CaptureCallback>
 8006494:	e7a9      	b.n	80063ea <HAL_TIM_IRQHandler+0x10a>
        HAL_TIM_IC_CaptureCallback(htim);
 8006496:	f7fa fbcf 	bl	8000c38 <HAL_TIM_IC_CaptureCallback>
 800649a:	e796      	b.n	80063ca <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 800649c:	f7fa fbcc 	bl	8000c38 <HAL_TIM_IC_CaptureCallback>
 80064a0:	e780      	b.n	80063a4 <HAL_TIM_IRQHandler+0xc4>
        HAL_TIM_IC_CaptureCallback(htim);
 80064a2:	f7fa fbc9 	bl	8000c38 <HAL_TIM_IC_CaptureCallback>
 80064a6:	e76a      	b.n	800637e <HAL_TIM_IRQHandler+0x9e>

080064a8 <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 80064a8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064aa:	6a02      	ldr	r2, [r0, #32]
 80064ac:	f022 0210 	bic.w	r2, r2, #16
 80064b0:	6202      	str	r2, [r0, #32]
{
 80064b2:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 80064b4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80064b6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064ba:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80064be:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064c6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80064c8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80064cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064d0:	4d14      	ldr	r5, [pc, #80]	@ (8006524 <TIM_OC2_SetConfig+0x7c>)
 80064d2:	42a8      	cmp	r0, r5
 80064d4:	d00f      	beq.n	80064f6 <TIM_OC2_SetConfig+0x4e>
 80064d6:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80064da:	42a8      	cmp	r0, r5
 80064dc:	d00b      	beq.n	80064f6 <TIM_OC2_SetConfig+0x4e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064de:	4d12      	ldr	r5, [pc, #72]	@ (8006528 <TIM_OC2_SetConfig+0x80>)
 80064e0:	42a8      	cmp	r0, r5
 80064e2:	d00f      	beq.n	8006504 <TIM_OC2_SetConfig+0x5c>
 80064e4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80064e8:	42a8      	cmp	r0, r5
 80064ea:	d00b      	beq.n	8006504 <TIM_OC2_SetConfig+0x5c>
 80064ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80064f0:	42a8      	cmp	r0, r5
 80064f2:	d10f      	bne.n	8006514 <TIM_OC2_SetConfig+0x6c>
 80064f4:	e006      	b.n	8006504 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064f6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80064f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064fc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8006500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006504:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006508:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800650c:	ea46 0c05 	orr.w	ip, r6, r5
 8006510:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8006514:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006516:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006518:	6182      	str	r2, [r0, #24]
}
 800651a:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 800651c:	6381      	str	r1, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800651e:	6203      	str	r3, [r0, #32]
}
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	40012c00 	.word	0x40012c00
 8006528:	40014000 	.word	0x40014000

0800652c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800652c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006530:	2b01      	cmp	r3, #1
 8006532:	f000 80dc 	beq.w	80066ee <HAL_TIM_PWM_ConfigChannel+0x1c2>
 8006536:	2301      	movs	r3, #1
{
 8006538:	b570      	push	{r4, r5, r6, lr}
 800653a:	4604      	mov	r4, r0
 800653c:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 800653e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8006542:	2a14      	cmp	r2, #20
 8006544:	d80c      	bhi.n	8006560 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006546:	e8df f002 	tbb	[pc, r2]
 800654a:	0b4f      	.short	0x0b4f
 800654c:	0b630b0b 	.word	0x0b630b0b
 8006550:	0b740b0b 	.word	0x0b740b0b
 8006554:	0b840b0b 	.word	0x0b840b0b
 8006558:	0b950b0b 	.word	0x0b950b0b
 800655c:	0b0b      	.short	0x0b0b
 800655e:	10          	.byte	0x10
 800655f:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8006560:	2300      	movs	r3, #0
 8006562:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  switch (Channel)
 8006566:	2001      	movs	r0, #1
}
 8006568:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800656a:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800656c:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 800656e:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006570:	6a19      	ldr	r1, [r3, #32]
 8006572:	f421 1180 	bic.w	r1, r1, #1048576	@ 0x100000
 8006576:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006578:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800657a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800657c:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8006580:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006584:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006588:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800658a:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800658e:	ea42 5206 	orr.w	r2, r2, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006592:	4e58      	ldr	r6, [pc, #352]	@ (80066f4 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8006594:	42b3      	cmp	r3, r6
 8006596:	d00f      	beq.n	80065b8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006598:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800659c:	42b3      	cmp	r3, r6
 800659e:	d00b      	beq.n	80065b8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80065a0:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80065a4:	42b3      	cmp	r3, r6
 80065a6:	d007      	beq.n	80065b8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80065a8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80065ac:	42b3      	cmp	r3, r6
 80065ae:	d003      	beq.n	80065b8 <HAL_TIM_PWM_ConfigChannel+0x8c>
 80065b0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80065b4:	42b3      	cmp	r3, r6
 80065b6:	d104      	bne.n	80065c2 <HAL_TIM_PWM_ConfigChannel+0x96>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065b8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80065ba:	f420 2080 	bic.w	r0, r0, #262144	@ 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065be:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 80065c2:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80065c4:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 80065c6:	6869      	ldr	r1, [r5, #4]
 80065c8:	64d9      	str	r1, [r3, #76]	@ 0x4c
  TIMx->CCER = tmpccer;
 80065ca:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80065ce:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80065d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065d4:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80065d6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80065d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065dc:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80065de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80065e0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80065e4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80065e6:	e00e      	b.n	8006606 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065e8:	6800      	ldr	r0, [r0, #0]
 80065ea:	f7ff f923 	bl	8005834 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065ee:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065f0:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065f2:	f043 0308 	orr.w	r3, r3, #8
 80065f6:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065f8:	6983      	ldr	r3, [r0, #24]
 80065fa:	f023 0304 	bic.w	r3, r3, #4
 80065fe:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006600:	6983      	ldr	r3, [r0, #24]
 8006602:	4313      	orrs	r3, r2
 8006604:	6183      	str	r3, [r0, #24]
  __HAL_UNLOCK(htim);
 8006606:	2300      	movs	r3, #0
 8006608:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 800660c:	2000      	movs	r0, #0
}
 800660e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006610:	6800      	ldr	r0, [r0, #0]
 8006612:	f7ff ff49 	bl	80064a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006616:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006618:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800661a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800661e:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006620:	6983      	ldr	r3, [r0, #24]
 8006622:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006626:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006628:	6983      	ldr	r3, [r0, #24]
 800662a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800662e:	6183      	str	r3, [r0, #24]
      break;
 8006630:	e7e9      	b.n	8006606 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006632:	6800      	ldr	r0, [r0, #0]
 8006634:	f7ff f93a 	bl	80058ac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006638:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800663a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800663c:	f043 0308 	orr.w	r3, r3, #8
 8006640:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006642:	69c3      	ldr	r3, [r0, #28]
 8006644:	f023 0304 	bic.w	r3, r3, #4
 8006648:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800664a:	69c3      	ldr	r3, [r0, #28]
 800664c:	4313      	orrs	r3, r2
 800664e:	61c3      	str	r3, [r0, #28]
      break;
 8006650:	e7d9      	b.n	8006606 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006652:	6800      	ldr	r0, [r0, #0]
 8006654:	f7ff f96a 	bl	800592c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006658:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800665a:	692a      	ldr	r2, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800665c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006660:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006662:	69c3      	ldr	r3, [r0, #28]
 8006664:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006668:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800666a:	69c3      	ldr	r3, [r0, #28]
 800666c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006670:	61c3      	str	r3, [r0, #28]
      break;
 8006672:	e7c8      	b.n	8006606 <HAL_TIM_PWM_ConfigChannel+0xda>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006674:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8006676:	682e      	ldr	r6, [r5, #0]
  tmpccer = TIMx->CCER;
 8006678:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800667a:	6a19      	ldr	r1, [r3, #32]
 800667c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8006680:	6219      	str	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006682:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8006684:	6d19      	ldr	r1, [r3, #80]	@ 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006686:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800668a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpccmrx |= OC_Config->OCMode;
 800668e:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006690:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8006692:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006696:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800669a:	4e16      	ldr	r6, [pc, #88]	@ (80066f4 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 800669c:	42b3      	cmp	r3, r6
 800669e:	d00f      	beq.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80066a0:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 80066a4:	42b3      	cmp	r3, r6
 80066a6:	d00b      	beq.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80066a8:	f506 6640 	add.w	r6, r6, #3072	@ 0xc00
 80066ac:	42b3      	cmp	r3, r6
 80066ae:	d007      	beq.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80066b0:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80066b4:	42b3      	cmp	r3, r6
 80066b6:	d003      	beq.n	80066c0 <HAL_TIM_PWM_ConfigChannel+0x194>
 80066b8:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80066bc:	42b3      	cmp	r3, r6
 80066be:	d104      	bne.n	80066ca <HAL_TIM_PWM_ConfigChannel+0x19e>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80066c0:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80066c2:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80066c6:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 80066ca:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 80066cc:	6519      	str	r1, [r3, #80]	@ 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 80066ce:	6869      	ldr	r1, [r5, #4]
 80066d0:	6499      	str	r1, [r3, #72]	@ 0x48
  TIMx->CCER = tmpccer;
 80066d2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066d6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80066d8:	f042 0208 	orr.w	r2, r2, #8
 80066dc:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80066de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066e0:	f022 0204 	bic.w	r2, r2, #4
 80066e4:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80066e6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80066e8:	430a      	orrs	r2, r1
 80066ea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80066ec:	e78b      	b.n	8006606 <HAL_TIM_PWM_ConfigChannel+0xda>
  __HAL_LOCK(htim);
 80066ee:	2002      	movs	r0, #2
}
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	40012c00 	.word	0x40012c00

080066f8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80066f8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d046      	beq.n	800678e <HAL_TIMEx_MasterConfigSynchronization+0x96>
{
 8006700:	b470      	push	{r4, r5, r6}
 8006702:	4602      	mov	r2, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006704:	4e23      	ldr	r6, [pc, #140]	@ (8006794 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8006706:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006708:	2302      	movs	r3, #2
 800670a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800670e:	42b0      	cmp	r0, r6
  tmpcr2 = htim->Instance->CR2;
 8006710:	6843      	ldr	r3, [r0, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006712:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8006714:	6884      	ldr	r4, [r0, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006716:	d024      	beq.n	8006762 <HAL_TIMEx_MasterConfigSynchronization+0x6a>
 8006718:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 800671c:	42b0      	cmp	r0, r6
 800671e:	d02b      	beq.n	8006778 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006720:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006724:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006728:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800672a:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 800672e:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006730:	d00a      	beq.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006732:	4b19      	ldr	r3, [pc, #100]	@ (8006798 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8006734:	4298      	cmp	r0, r3
 8006736:	d007      	beq.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006738:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800673c:	4298      	cmp	r0, r3
 800673e:	d003      	beq.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x50>
 8006740:	f503 339c 	add.w	r3, r3, #79872	@ 0x13800
 8006744:	4298      	cmp	r0, r3
 8006746:	d104      	bne.n	8006752 <HAL_TIMEx_MasterConfigSynchronization+0x5a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006748:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800674a:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800674e:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006750:	6084      	str	r4, [r0, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006752:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006754:	2301      	movs	r3, #1
 8006756:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800675a:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 800675e:	bc70      	pop	{r4, r5, r6}
 8006760:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006762:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006764:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006768:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 800676a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800676e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006772:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8006774:	6043      	str	r3, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006776:	e7e7      	b.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x50>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006778:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800677a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800677e:	4333      	orrs	r3, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8006780:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006788:	431d      	orrs	r5, r3
  htim->Instance->CR2 = tmpcr2;
 800678a:	6045      	str	r5, [r0, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800678c:	e7dc      	b.n	8006748 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  __HAL_LOCK(htim);
 800678e:	2002      	movs	r0, #2
}
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40000400 	.word	0x40000400

0800679c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800679c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d045      	beq.n	8006830 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 80067a4:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80067a6:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 80067aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067ae:	4602      	mov	r2, r0
 80067b0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067b2:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067b4:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80067b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067ba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067c0:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80067c2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067c8:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80067ca:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067d0:	6b08      	ldr	r0, [r1, #48]	@ 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80067d2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80067d8:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80067da:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80067dc:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80067e0:	69c8      	ldr	r0, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80067e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80067e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80067ea:	4c12      	ldr	r4, [pc, #72]	@ (8006834 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80067ec:	4303      	orrs	r3, r0
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80067ee:	6810      	ldr	r0, [r2, #0]
 80067f0:	42a0      	cmp	r0, r4
 80067f2:	d00b      	beq.n	800680c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 80067f4:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80067f8:	42a0      	cmp	r0, r4
 80067fa:	d007      	beq.n	800680c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 80067fc:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80067fe:	6443      	str	r3, [r0, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8006800:	f882 103c 	strb.w	r1, [r2, #60]	@ 0x3c

  return HAL_OK;
 8006804:	4608      	mov	r0, r1
}
 8006806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800680a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800680c:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 800680e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006812:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006816:	6a0c      	ldr	r4, [r1, #32]
 8006818:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800681c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800681e:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006820:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006822:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006826:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006828:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800682c:	430b      	orrs	r3, r1
 800682e:	e7e5      	b.n	80067fc <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_LOCK(htim);
 8006830:	2002      	movs	r0, #2
}
 8006832:	4770      	bx	lr
 8006834:	40012c00 	.word	0x40012c00

08006838 <HAL_TIMEx_ConfigBreakInput>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             const TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)
{
 8006838:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 800683a:	f890 003c 	ldrb.w	r0, [r0, #60]	@ 0x3c
 800683e:	2801      	cmp	r0, #1
 8006840:	d047      	beq.n	80068d2 <HAL_TIMEx_ConfigBreakInput+0x9a>

  switch (sBreakInputConfig->Source)
 8006842:	6810      	ldr	r0, [r2, #0]
 8006844:	3801      	subs	r0, #1
 8006846:	280f      	cmp	r0, #15
{
 8006848:	b4f0      	push	{r4, r5, r6, r7}
 800684a:	d825      	bhi.n	8006898 <HAL_TIMEx_ConfigBreakInput+0x60>
 800684c:	4c22      	ldr	r4, [pc, #136]	@ (80068d8 <HAL_TIMEx_ConfigBreakInput+0xa0>)
 800684e:	4e23      	ldr	r6, [pc, #140]	@ (80068dc <HAL_TIMEx_ConfigBreakInput+0xa4>)
 8006850:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8006854:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8006858:	4c21      	ldr	r4, [pc, #132]	@ (80068e0 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 800685a:	4e22      	ldr	r6, [pc, #136]	@ (80068e4 <HAL_TIMEx_ConfigBreakInput+0xac>)
 800685c:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8006860:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8006864:	2901      	cmp	r1, #1
 8006866:	d01d      	beq.n	80068a4 <HAL_TIMEx_ConfigBreakInput+0x6c>
 8006868:	2902      	cmp	r1, #2
 800686a:	d12c      	bne.n	80068c6 <HAL_TIMEx_ConfigBreakInput+0x8e>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800686c:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 800686e:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006870:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006872:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8006874:	6e77      	ldr	r7, [r6, #100]	@ 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8006876:	fa01 f10c 	lsl.w	r1, r1, ip
 800687a:	ea81 0207 	eor.w	r2, r1, r7
 800687e:	402a      	ands	r2, r5
 8006880:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8006882:	ea80 0102 	eor.w	r1, r0, r2
 8006886:	4021      	ands	r1, r4
 8006888:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 800688a:	6672      	str	r2, [r6, #100]	@ 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8006892:	2000      	movs	r0, #0

  return status;
}
 8006894:	bcf0      	pop	{r4, r5, r6, r7}
 8006896:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8006898:	2700      	movs	r7, #0
  switch (BreakInput)
 800689a:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 800689c:	46bc      	mov	ip, r7
 800689e:	463c      	mov	r4, r7
 80068a0:	463d      	mov	r5, r7
  switch (BreakInput)
 80068a2:	d1e1      	bne.n	8006868 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80068a4:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 80068a6:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80068a8:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80068aa:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 80068ac:	6e37      	ldr	r7, [r6, #96]	@ 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 80068ae:	fa01 f10c 	lsl.w	r1, r1, ip
 80068b2:	ea81 0207 	eor.w	r2, r1, r7
 80068b6:	402a      	ands	r2, r5
 80068b8:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 80068ba:	ea80 0102 	eor.w	r1, r0, r2
 80068be:	4021      	ands	r1, r4
 80068c0:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 80068c2:	6632      	str	r2, [r6, #96]	@ 0x60
      break;
 80068c4:	e7e2      	b.n	800688c <HAL_TIMEx_ConfigBreakInput+0x54>
  __HAL_UNLOCK(htim);
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  switch (BreakInput)
 80068cc:	2001      	movs	r0, #1
}
 80068ce:	bcf0      	pop	{r4, r5, r6, r7}
 80068d0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80068d2:	2002      	movs	r0, #2
}
 80068d4:	4770      	bx	lr
 80068d6:	bf00      	nop
 80068d8:	08009860 	.word	0x08009860
 80068dc:	080097e0 	.word	0x080097e0
 80068e0:	08009820 	.word	0x08009820
 80068e4:	080097a0 	.word	0x080097a0

080068e8 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop

080068ec <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop

080068f0 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop

080068f4 <HAL_TIMEx_EncoderIndexCallback>:
/**
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop

080068f8 <HAL_TIMEx_DirectionChangeCallback>:
/**
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop

080068fc <HAL_TIMEx_IndexErrorCallback>:
/**
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop

08006900 <HAL_TIMEx_TransitionErrorCallback>:
/**
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop

08006904 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006908:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800690a:	6882      	ldr	r2, [r0, #8]
 800690c:	6900      	ldr	r0, [r0, #16]
 800690e:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006910:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006912:	4302      	orrs	r2, r0
 8006914:	430a      	orrs	r2, r1
 8006916:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006918:	4995      	ldr	r1, [pc, #596]	@ (8006b70 <UART_SetConfig+0x26c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800691a:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800691c:	4029      	ands	r1, r5
 800691e:	430a      	orrs	r2, r1
 8006920:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006926:	6a65      	ldr	r5, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006928:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 800692c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800692e:	4991      	ldr	r1, [pc, #580]	@ (8006b74 <UART_SetConfig+0x270>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006930:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006932:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006934:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006936:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006938:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 800693c:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006940:	f000 80bb 	beq.w	8006aba <UART_SetConfig+0x1b6>
    tmpreg |= huart->Init.OneBitSampling;
 8006944:	6a26      	ldr	r6, [r4, #32]
 8006946:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006948:	430a      	orrs	r2, r1
 800694a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800694c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800694e:	f022 020f 	bic.w	r2, r2, #15
 8006952:	432a      	orrs	r2, r5
 8006954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006956:	4a88      	ldr	r2, [pc, #544]	@ (8006b78 <UART_SetConfig+0x274>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d035      	beq.n	80069c8 <UART_SetConfig+0xc4>
 800695c:	4a87      	ldr	r2, [pc, #540]	@ (8006b7c <UART_SetConfig+0x278>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d00e      	beq.n	8006980 <UART_SetConfig+0x7c>
 8006962:	4a87      	ldr	r2, [pc, #540]	@ (8006b80 <UART_SetConfig+0x27c>)
 8006964:	4293      	cmp	r3, r2
 8006966:	f000 8098 	beq.w	8006a9a <UART_SetConfig+0x196>
 800696a:	4a86      	ldr	r2, [pc, #536]	@ (8006b84 <UART_SetConfig+0x280>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d03f      	beq.n	80069f0 <UART_SetConfig+0xec>

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
      {
        ret = HAL_ERROR;
 8006970:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006972:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8006974:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
  huart->TxISR = NULL;
 8006978:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
  huart->NbRxDataToProcess = 1;
 800697c:	66a2      	str	r2, [r4, #104]	@ 0x68

  return ret;
}
 800697e:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006980:	4b81      	ldr	r3, [pc, #516]	@ (8006b88 <UART_SetConfig+0x284>)
 8006982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006986:	f003 030c 	and.w	r3, r3, #12
 800698a:	2b0c      	cmp	r3, #12
 800698c:	d8f0      	bhi.n	8006970 <UART_SetConfig+0x6c>
 800698e:	a201      	add	r2, pc, #4	@ (adr r2, 8006994 <UART_SetConfig+0x90>)
 8006990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006994:	08006a8f 	.word	0x08006a8f
 8006998:	08006971 	.word	0x08006971
 800699c:	08006971 	.word	0x08006971
 80069a0:	08006971 	.word	0x08006971
 80069a4:	08006a09 	.word	0x08006a09
 80069a8:	08006971 	.word	0x08006971
 80069ac:	08006971 	.word	0x08006971
 80069b0:	08006971 	.word	0x08006971
 80069b4:	08006a51 	.word	0x08006a51
 80069b8:	08006971 	.word	0x08006971
 80069bc:	08006971 	.word	0x08006971
 80069c0:	08006971 	.word	0x08006971
 80069c4:	08006a21 	.word	0x08006a21
 80069c8:	4b6f      	ldr	r3, [pc, #444]	@ (8006b88 <UART_SetConfig+0x284>)
 80069ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d03c      	beq.n	8006a50 <UART_SetConfig+0x14c>
 80069d6:	2b03      	cmp	r3, #3
 80069d8:	d022      	beq.n	8006a20 <UART_SetConfig+0x11c>
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d014      	beq.n	8006a08 <UART_SetConfig+0x104>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069de:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80069e2:	f000 80bc 	beq.w	8006b5e <UART_SetConfig+0x25a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80069e6:	f7fe fdc3 	bl	8005570 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80069ea:	b9a8      	cbnz	r0, 8006a18 <UART_SetConfig+0x114>
        pclk = (uint32_t) HSI_VALUE;
 80069ec:	2000      	movs	r0, #0
 80069ee:	e7c0      	b.n	8006972 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069f0:	4b65      	ldr	r3, [pc, #404]	@ (8006b88 <UART_SetConfig+0x284>)
 80069f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80069fa:	2b80      	cmp	r3, #128	@ 0x80
 80069fc:	d028      	beq.n	8006a50 <UART_SetConfig+0x14c>
 80069fe:	d859      	bhi.n	8006ab4 <UART_SetConfig+0x1b0>
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d044      	beq.n	8006a8e <UART_SetConfig+0x18a>
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d1b3      	bne.n	8006970 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a08:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006a0c:	f000 80aa 	beq.w	8006b64 <UART_SetConfig+0x260>
        pclk = HAL_RCC_GetSysClockFreq();
 8006a10:	f7fe fc5a 	bl	80052c8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006a14:	2800      	cmp	r0, #0
 8006a16:	d0e9      	beq.n	80069ec <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a18:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006a1a:	e006      	b.n	8006a2a <UART_SetConfig+0x126>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a1c:	2b30      	cmp	r3, #48	@ 0x30
 8006a1e:	d1a7      	bne.n	8006970 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a20:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006a24:	d018      	beq.n	8006a58 <UART_SetConfig+0x154>
        pclk = (uint32_t) LSE_VALUE;
 8006a26:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a2a:	6863      	ldr	r3, [r4, #4]
 8006a2c:	4a57      	ldr	r2, [pc, #348]	@ (8006b8c <UART_SetConfig+0x288>)
 8006a2e:	f832 1015 	ldrh.w	r1, [r2, r5, lsl #1]
 8006a32:	fbb0 f0f1 	udiv	r0, r0, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a36:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a3a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006a3e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a42:	f1a0 0310 	sub.w	r3, r0, #16
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d892      	bhi.n	8006970 <UART_SetConfig+0x6c>
          huart->Instance->BRR = usartdiv;
 8006a4a:	6823      	ldr	r3, [r4, #0]
 8006a4c:	60d8      	str	r0, [r3, #12]
 8006a4e:	e7cd      	b.n	80069ec <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a50:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8006a54:	484e      	ldr	r0, [pc, #312]	@ (8006b90 <UART_SetConfig+0x28c>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a56:	d1e8      	bne.n	8006a2a <UART_SetConfig+0x126>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a58:	6862      	ldr	r2, [r4, #4]
 8006a5a:	4b4c      	ldr	r3, [pc, #304]	@ (8006b8c <UART_SetConfig+0x288>)
 8006a5c:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 8006a60:	fbb0 f0f1 	udiv	r0, r0, r1
 8006a64:	0853      	lsrs	r3, r2, #1
 8006a66:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a6a:	f64f 71ef 	movw	r1, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a6e:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a72:	f1a3 0210 	sub.w	r2, r3, #16
 8006a76:	428a      	cmp	r2, r1
 8006a78:	f63f af7a 	bhi.w	8006970 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a7c:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8006a80:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006a82:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006a84:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	60cb      	str	r3, [r1, #12]
 8006a8c:	e7ae      	b.n	80069ec <UART_SetConfig+0xe8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a8e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8006a92:	d05d      	beq.n	8006b50 <UART_SetConfig+0x24c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a94:	f7fe fd5a 	bl	800554c <HAL_RCC_GetPCLK1Freq>
        break;
 8006a98:	e7a7      	b.n	80069ea <UART_SetConfig+0xe6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a9a:	4b3b      	ldr	r3, [pc, #236]	@ (8006b88 <UART_SetConfig+0x284>)
 8006a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aa0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	d0d3      	beq.n	8006a50 <UART_SetConfig+0x14c>
 8006aa8:	d8b8      	bhi.n	8006a1c <UART_SetConfig+0x118>
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d0ef      	beq.n	8006a8e <UART_SetConfig+0x18a>
 8006aae:	2b10      	cmp	r3, #16
 8006ab0:	d0aa      	beq.n	8006a08 <UART_SetConfig+0x104>
 8006ab2:	e75d      	b.n	8006970 <UART_SetConfig+0x6c>
 8006ab4:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ab6:	d0b3      	beq.n	8006a20 <UART_SetConfig+0x11c>
 8006ab8:	e75a      	b.n	8006970 <UART_SetConfig+0x6c>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006aba:	4311      	orrs	r1, r2
 8006abc:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ac0:	4931      	ldr	r1, [pc, #196]	@ (8006b88 <UART_SetConfig+0x284>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ac2:	f022 020f 	bic.w	r2, r2, #15
 8006ac6:	432a      	orrs	r2, r5
 8006ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006aca:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8006ace:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ad2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ad6:	d048      	beq.n	8006b6a <UART_SetConfig+0x266>
 8006ad8:	d833      	bhi.n	8006b42 <UART_SetConfig+0x23e>
 8006ada:	b37b      	cbz	r3, 8006b3c <UART_SetConfig+0x238>
 8006adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ae0:	f47f af46 	bne.w	8006970 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8006ae4:	f7fe fbf0 	bl	80052c8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8006ae8:	2800      	cmp	r0, #0
 8006aea:	f43f af7f 	beq.w	80069ec <UART_SetConfig+0xe8>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006aee:	6a65      	ldr	r5, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006af0:	6866      	ldr	r6, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006af2:	4b26      	ldr	r3, [pc, #152]	@ (8006b8c <UART_SetConfig+0x288>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006af4:	eb06 0146 	add.w	r1, r6, r6, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006af8:	f833 2015 	ldrh.w	r2, [r3, r5, lsl #1]
 8006afc:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b00:	4299      	cmp	r1, r3
 8006b02:	f63f af35 	bhi.w	8006970 <UART_SetConfig+0x6c>
 8006b06:	ebb3 3f06 	cmp.w	r3, r6, lsl #12
 8006b0a:	f63f af31 	bhi.w	8006970 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b0e:	2300      	movs	r3, #0
 8006b10:	4619      	mov	r1, r3
 8006b12:	f7f9 fb81 	bl	8000218 <__aeabi_uldivmod>
 8006b16:	0872      	lsrs	r2, r6, #1
 8006b18:	0203      	lsls	r3, r0, #8
 8006b1a:	0209      	lsls	r1, r1, #8
 8006b1c:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8006b20:	1898      	adds	r0, r3, r2
 8006b22:	f141 0100 	adc.w	r1, r1, #0
 8006b26:	4632      	mov	r2, r6
 8006b28:	2300      	movs	r3, #0
 8006b2a:	f7f9 fb75 	bl	8000218 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b2e:	4b19      	ldr	r3, [pc, #100]	@ (8006b94 <UART_SetConfig+0x290>)
 8006b30:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8006b34:	429a      	cmp	r2, r3
 8006b36:	f63f af1b 	bhi.w	8006970 <UART_SetConfig+0x6c>
 8006b3a:	e786      	b.n	8006a4a <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b3c:	f7fe fd06 	bl	800554c <HAL_RCC_GetPCLK1Freq>
        break;
 8006b40:	e7d2      	b.n	8006ae8 <UART_SetConfig+0x1e4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b42:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006b46:	f47f af13 	bne.w	8006970 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8006b4a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006b4e:	e7cf      	b.n	8006af0 <UART_SetConfig+0x1ec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b50:	f7fe fcfc 	bl	800554c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006b54:	2800      	cmp	r0, #0
 8006b56:	f43f af49 	beq.w	80069ec <UART_SetConfig+0xe8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b5a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006b5c:	e77c      	b.n	8006a58 <UART_SetConfig+0x154>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b5e:	f7fe fd07 	bl	8005570 <HAL_RCC_GetPCLK2Freq>
        break;
 8006b62:	e7f7      	b.n	8006b54 <UART_SetConfig+0x250>
        pclk = HAL_RCC_GetSysClockFreq();
 8006b64:	f7fe fbb0 	bl	80052c8 <HAL_RCC_GetSysClockFreq>
        break;
 8006b68:	e7f4      	b.n	8006b54 <UART_SetConfig+0x250>
        pclk = (uint32_t) HSI_VALUE;
 8006b6a:	4809      	ldr	r0, [pc, #36]	@ (8006b90 <UART_SetConfig+0x28c>)
 8006b6c:	e7c0      	b.n	8006af0 <UART_SetConfig+0x1ec>
 8006b6e:	bf00      	nop
 8006b70:	cfff69f3 	.word	0xcfff69f3
 8006b74:	40008000 	.word	0x40008000
 8006b78:	40013800 	.word	0x40013800
 8006b7c:	40004400 	.word	0x40004400
 8006b80:	40004800 	.word	0x40004800
 8006b84:	40004c00 	.word	0x40004c00
 8006b88:	40021000 	.word	0x40021000
 8006b8c:	080098a0 	.word	0x080098a0
 8006b90:	00f42400 	.word	0x00f42400
 8006b94:	000ffcff 	.word	0x000ffcff

08006b98 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b98:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006b9a:	071a      	lsls	r2, r3, #28
{
 8006b9c:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b9e:	d506      	bpl.n	8006bae <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ba0:	6801      	ldr	r1, [r0, #0]
 8006ba2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006ba4:	684a      	ldr	r2, [r1, #4]
 8006ba6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006baa:	4322      	orrs	r2, r4
 8006bac:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bae:	07dc      	lsls	r4, r3, #31
 8006bb0:	d506      	bpl.n	8006bc0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bb2:	6801      	ldr	r1, [r0, #0]
 8006bb4:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006bb6:	684a      	ldr	r2, [r1, #4]
 8006bb8:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006bbc:	4322      	orrs	r2, r4
 8006bbe:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bc0:	0799      	lsls	r1, r3, #30
 8006bc2:	d506      	bpl.n	8006bd2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bc4:	6801      	ldr	r1, [r0, #0]
 8006bc6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006bc8:	684a      	ldr	r2, [r1, #4]
 8006bca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006bce:	4322      	orrs	r2, r4
 8006bd0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006bd2:	075a      	lsls	r2, r3, #29
 8006bd4:	d506      	bpl.n	8006be4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006bd6:	6801      	ldr	r1, [r0, #0]
 8006bd8:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006bda:	684a      	ldr	r2, [r1, #4]
 8006bdc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006be0:	4322      	orrs	r2, r4
 8006be2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006be4:	06dc      	lsls	r4, r3, #27
 8006be6:	d506      	bpl.n	8006bf6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006be8:	6801      	ldr	r1, [r0, #0]
 8006bea:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006bec:	688a      	ldr	r2, [r1, #8]
 8006bee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006bf2:	4322      	orrs	r2, r4
 8006bf4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bf6:	0699      	lsls	r1, r3, #26
 8006bf8:	d506      	bpl.n	8006c08 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bfa:	6801      	ldr	r1, [r0, #0]
 8006bfc:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006bfe:	688a      	ldr	r2, [r1, #8]
 8006c00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c04:	4322      	orrs	r2, r4
 8006c06:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c08:	065a      	lsls	r2, r3, #25
 8006c0a:	d509      	bpl.n	8006c20 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c0c:	6801      	ldr	r1, [r0, #0]
 8006c0e:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006c10:	684a      	ldr	r2, [r1, #4]
 8006c12:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8006c16:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c18:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c1c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c1e:	d00b      	beq.n	8006c38 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c20:	061b      	lsls	r3, r3, #24
 8006c22:	d506      	bpl.n	8006c32 <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c24:	6802      	ldr	r2, [r0, #0]
 8006c26:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8006c28:	6853      	ldr	r3, [r2, #4]
 8006c2a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8006c2e:	430b      	orrs	r3, r1
 8006c30:	6053      	str	r3, [r2, #4]
  }
}
 8006c32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c36:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c38:	684a      	ldr	r2, [r1, #4]
 8006c3a:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8006c3c:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8006c40:	4322      	orrs	r2, r4
 8006c42:	604a      	str	r2, [r1, #4]
 8006c44:	e7ec      	b.n	8006c20 <UART_AdvFeatureConfig+0x88>
 8006c46:	bf00      	nop

08006c48 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c48:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4a:	2300      	movs	r3, #0
{
 8006c4c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4e:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c52:	f7fc fe1d 	bl	8003890 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c56:	6822      	ldr	r2, [r4, #0]
 8006c58:	6813      	ldr	r3, [r2, #0]
 8006c5a:	071b      	lsls	r3, r3, #28
  tickstart = HAL_GetTick();
 8006c5c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c5e:	d40f      	bmi.n	8006c80 <UART_CheckIdleState+0x38>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c60:	6813      	ldr	r3, [r2, #0]
 8006c62:	0759      	lsls	r1, r3, #29
 8006c64:	d431      	bmi.n	8006cca <UART_CheckIdleState+0x82>
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c66:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8006c68:	2220      	movs	r2, #32
 8006c6a:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8006c6e:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8006c70:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c74:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c76:	6723      	str	r3, [r4, #112]	@ 0x70
      __HAL_UNLOCK(huart);
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 8006c7e:	bd38      	pop	{r3, r4, r5, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c80:	69d3      	ldr	r3, [r2, #28]
 8006c82:	0298      	lsls	r0, r3, #10
 8006c84:	d4ec      	bmi.n	8006c60 <UART_CheckIdleState+0x18>
 8006c86:	e00c      	b.n	8006ca2 <UART_CheckIdleState+0x5a>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c88:	6819      	ldr	r1, [r3, #0]
 8006c8a:	0749      	lsls	r1, r1, #29
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	d505      	bpl.n	8006c9c <UART_CheckIdleState+0x54>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c90:	69d9      	ldr	r1, [r3, #28]
 8006c92:	0708      	lsls	r0, r1, #28
 8006c94:	d44a      	bmi.n	8006d2c <UART_CheckIdleState+0xe4>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c96:	69d9      	ldr	r1, [r3, #28]
 8006c98:	0509      	lsls	r1, r1, #20
 8006c9a:	d475      	bmi.n	8006d88 <UART_CheckIdleState+0x140>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9c:	69db      	ldr	r3, [r3, #28]
 8006c9e:	0298      	lsls	r0, r3, #10
 8006ca0:	d4de      	bmi.n	8006c60 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca2:	f7fc fdf5 	bl	8003890 <HAL_GetTick>
 8006ca6:	1b43      	subs	r3, r0, r5
 8006ca8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006cac:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cae:	d3eb      	bcc.n	8006c88 <UART_CheckIdleState+0x40>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006cb4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb8:	e843 2100 	strex	r1, r2, [r3]
 8006cbc:	2900      	cmp	r1, #0
 8006cbe:	d1f7      	bne.n	8006cb0 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 8006cc0:	2320      	movs	r3, #32
 8006cc2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8006cc6:	2003      	movs	r0, #3
 8006cc8:	e7d6      	b.n	8006c78 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cca:	69d3      	ldr	r3, [r2, #28]
 8006ccc:	025b      	lsls	r3, r3, #9
 8006cce:	d4ca      	bmi.n	8006c66 <UART_CheckIdleState+0x1e>
 8006cd0:	e00d      	b.n	8006cee <UART_CheckIdleState+0xa6>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	0750      	lsls	r0, r2, #29
 8006cd6:	d507      	bpl.n	8006ce8 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006cd8:	69da      	ldr	r2, [r3, #28]
 8006cda:	0711      	lsls	r1, r2, #28
 8006cdc:	f100 8082 	bmi.w	8006de4 <UART_CheckIdleState+0x19c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006ce0:	69da      	ldr	r2, [r3, #28]
 8006ce2:	0512      	lsls	r2, r2, #20
 8006ce4:	f100 80ac 	bmi.w	8006e40 <UART_CheckIdleState+0x1f8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ce8:	69db      	ldr	r3, [r3, #28]
 8006cea:	025b      	lsls	r3, r3, #9
 8006cec:	d4bb      	bmi.n	8006c66 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cee:	f7fc fdcf 	bl	8003890 <HAL_GetTick>
 8006cf2:	1b43      	subs	r3, r0, r5
 8006cf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	d3ea      	bcc.n	8006cd2 <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d00:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	e843 2100 	strex	r1, r2, [r3]
 8006d08:	2900      	cmp	r1, #0
 8006d0a:	d1f7      	bne.n	8006cfc <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d0c:	f103 0208 	add.w	r2, r3, #8
 8006d10:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d14:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	f103 0008 	add.w	r0, r3, #8
 8006d1c:	e840 2100 	strex	r1, r2, [r0]
 8006d20:	2900      	cmp	r1, #0
 8006d22:	d1f3      	bne.n	8006d0c <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 8006d24:	2320      	movs	r3, #32
 8006d26:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 8006d2a:	e7cc      	b.n	8006cc6 <UART_CheckIdleState+0x7e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d2c:	2208      	movs	r2, #8
 8006d2e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d30:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d34:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d38:	e843 2100 	strex	r1, r2, [r3]
 8006d3c:	2900      	cmp	r1, #0
 8006d3e:	d1f7      	bne.n	8006d30 <UART_CheckIdleState+0xe8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d40:	4856      	ldr	r0, [pc, #344]	@ (8006e9c <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	f103 0208 	add.w	r2, r3, #8
 8006d46:	e852 2f00 	ldrex	r2, [r2]
 8006d4a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	f103 0508 	add.w	r5, r3, #8
 8006d50:	e845 2100 	strex	r1, r2, [r5]
 8006d54:	2900      	cmp	r1, #0
 8006d56:	d1f4      	bne.n	8006d42 <UART_CheckIdleState+0xfa>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d58:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006d5a:	2a01      	cmp	r2, #1
 8006d5c:	d00b      	beq.n	8006d76 <UART_CheckIdleState+0x12e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006d60:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d62:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006d64:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d68:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d6a:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006d6c:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006d70:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006d74:	e79c      	b.n	8006cb0 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d76:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d7a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d7e:	e843 2100 	strex	r1, r2, [r3]
 8006d82:	2900      	cmp	r1, #0
 8006d84:	d1f7      	bne.n	8006d76 <UART_CheckIdleState+0x12e>
 8006d86:	e7ea      	b.n	8006d5e <UART_CheckIdleState+0x116>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006d88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006d8c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d8e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d92:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	e843 2100 	strex	r1, r2, [r3]
 8006d9a:	2900      	cmp	r1, #0
 8006d9c:	d1f7      	bne.n	8006d8e <UART_CheckIdleState+0x146>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d9e:	483f      	ldr	r0, [pc, #252]	@ (8006e9c <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da0:	f103 0208 	add.w	r2, r3, #8
 8006da4:	e852 2f00 	ldrex	r2, [r2]
 8006da8:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006daa:	f103 0508 	add.w	r5, r3, #8
 8006dae:	e845 2100 	strex	r1, r2, [r5]
 8006db2:	2900      	cmp	r1, #0
 8006db4:	d1f4      	bne.n	8006da0 <UART_CheckIdleState+0x158>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006db6:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006db8:	2a01      	cmp	r2, #1
 8006dba:	d00a      	beq.n	8006dd2 <UART_CheckIdleState+0x18a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dbc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006dbe:	2120      	movs	r1, #32
 8006dc0:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006dc4:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc6:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006dc8:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dcc:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8006dd0:	e76e      	b.n	8006cb0 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dd6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dda:	e843 2100 	strex	r1, r2, [r3]
 8006dde:	2900      	cmp	r1, #0
 8006de0:	d1f7      	bne.n	8006dd2 <UART_CheckIdleState+0x18a>
 8006de2:	e7eb      	b.n	8006dbc <UART_CheckIdleState+0x174>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006de4:	2208      	movs	r2, #8
 8006de6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006dec:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df0:	e843 2100 	strex	r1, r2, [r3]
 8006df4:	2900      	cmp	r1, #0
 8006df6:	d1f7      	bne.n	8006de8 <UART_CheckIdleState+0x1a0>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006df8:	4828      	ldr	r0, [pc, #160]	@ (8006e9c <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfa:	f103 0208 	add.w	r2, r3, #8
 8006dfe:	e852 2f00 	ldrex	r2, [r2]
 8006e02:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e04:	f103 0508 	add.w	r5, r3, #8
 8006e08:	e845 2100 	strex	r1, r2, [r5]
 8006e0c:	2900      	cmp	r1, #0
 8006e0e:	d1f4      	bne.n	8006dfa <UART_CheckIdleState+0x1b2>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e10:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006e12:	2a01      	cmp	r2, #1
 8006e14:	d00b      	beq.n	8006e2e <UART_CheckIdleState+0x1e6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e16:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006e18:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e1a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8006e1c:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006e20:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e22:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006e24:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e28:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_ERROR;
 8006e2c:	e766      	b.n	8006cfc <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e32:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e36:	e843 2100 	strex	r1, r2, [r3]
 8006e3a:	2900      	cmp	r1, #0
 8006e3c:	d1f7      	bne.n	8006e2e <UART_CheckIdleState+0x1e6>
 8006e3e:	e7ea      	b.n	8006e16 <UART_CheckIdleState+0x1ce>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e40:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e44:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e46:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e4a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4e:	e843 2100 	strex	r1, r2, [r3]
 8006e52:	2900      	cmp	r1, #0
 8006e54:	d1f7      	bne.n	8006e46 <UART_CheckIdleState+0x1fe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006e56:	4811      	ldr	r0, [pc, #68]	@ (8006e9c <UART_CheckIdleState+0x254>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	f103 0208 	add.w	r2, r3, #8
 8006e5c:	e852 2f00 	ldrex	r2, [r2]
 8006e60:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	f103 0508 	add.w	r5, r3, #8
 8006e66:	e845 2100 	strex	r1, r2, [r5]
 8006e6a:	2900      	cmp	r1, #0
 8006e6c:	d1f4      	bne.n	8006e58 <UART_CheckIdleState+0x210>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e6e:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 8006e70:	2a01      	cmp	r2, #1
 8006e72:	d00a      	beq.n	8006e8a <UART_CheckIdleState+0x242>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e74:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006e76:	2120      	movs	r1, #32
 8006e78:	f8c4 108c 	str.w	r1, [r4, #140]	@ 0x8c
  huart->RxISR = NULL;
 8006e7c:	6762      	str	r2, [r4, #116]	@ 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7e:	66e2      	str	r2, [r4, #108]	@ 0x6c
          __HAL_UNLOCK(huart);
 8006e80:	f884 2084 	strb.w	r2, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e84:	f8c4 1090 	str.w	r1, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 8006e88:	e738      	b.n	8006cfc <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e8e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e92:	e843 2100 	strex	r1, r2, [r3]
 8006e96:	2900      	cmp	r1, #0
 8006e98:	d1f7      	bne.n	8006e8a <UART_CheckIdleState+0x242>
 8006e9a:	e7eb      	b.n	8006e74 <UART_CheckIdleState+0x22c>
 8006e9c:	effffffe 	.word	0xeffffffe

08006ea0 <HAL_UART_Init>:
  if (huart == NULL)
 8006ea0:	b380      	cbz	r0, 8006f04 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8006ea2:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006eaa:	b333      	cbz	r3, 8006efa <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 8006eac:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eae:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  huart->gState = HAL_UART_STATE_BUSY;
 8006eb0:	2324      	movs	r3, #36	@ 0x24
 8006eb2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006eb6:	6813      	ldr	r3, [r2, #0]
 8006eb8:	f023 0301 	bic.w	r3, r3, #1
 8006ebc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ebe:	b9c1      	cbnz	r1, 8006ef2 <HAL_UART_Init+0x52>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f7ff fd1f 	bl	8006904 <UART_SetConfig>
 8006ec6:	2801      	cmp	r0, #1
 8006ec8:	d011      	beq.n	8006eee <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ed2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ed4:	689a      	ldr	r2, [r3, #8]
 8006ed6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006eda:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8006ee2:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8006ee4:	601a      	str	r2, [r3, #0]
}
 8006ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8006eea:	f7ff bead 	b.w	8006c48 <UART_CheckIdleState>
}
 8006eee:	2001      	movs	r0, #1
 8006ef0:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	f7ff fe50 	bl	8006b98 <UART_AdvFeatureConfig>
 8006ef8:	e7e2      	b.n	8006ec0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8006efa:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006efe:	f7fb fdd3 	bl	8002aa8 <HAL_UART_MspInit>
 8006f02:	e7d3      	b.n	8006eac <HAL_UART_Init+0xc>
}
 8006f04:	2001      	movs	r0, #1
 8006f06:	4770      	bx	lr

08006f08 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f08:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d017      	beq.n	8006f40 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f10:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006f12:	2324      	movs	r3, #36	@ 0x24
{
 8006f14:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8006f16:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f1a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f1c:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f1e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8006f20:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006f24:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 8006f28:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006f2a:	6643      	str	r3, [r0, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f2c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f2e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 8006f32:	2220      	movs	r2, #32
 8006f34:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88

  return HAL_OK;
}
 8006f38:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 8006f3c:	4618      	mov	r0, r3
}
 8006f3e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006f40:	2002      	movs	r0, #2
}
 8006f42:	4770      	bx	lr

08006f44 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f44:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8006f48:	2a01      	cmp	r2, #1
 8006f4a:	d037      	beq.n	8006fbc <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 8006f4c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f4e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006f50:	2024      	movs	r0, #36	@ 0x24
{
 8006f52:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8006f54:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f58:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f5a:	6810      	ldr	r0, [r2, #0]
 8006f5c:	f020 0001 	bic.w	r0, r0, #1
 8006f60:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f62:	6890      	ldr	r0, [r2, #8]
 8006f64:	f020 4060 	bic.w	r0, r0, #3758096384	@ 0xe0000000
 8006f68:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f6a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f6c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006f6e:	b310      	cbz	r0, 8006fb6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f70:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f72:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f74:	4d12      	ldr	r5, [pc, #72]	@ (8006fc0 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f76:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f7a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f7e:	4911      	ldr	r1, [pc, #68]	@ (8006fc4 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8006f80:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f84:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f88:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f8c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f90:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f92:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f94:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f98:	fbb1 f1f5 	udiv	r1, r1, r5
 8006f9c:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8006fa6:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006fa8:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 8006faa:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8006fae:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8006fb0:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8006fb4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 8006fb6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 8006fb8:	4608      	mov	r0, r1
 8006fba:	e7ef      	b.n	8006f9c <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8006fbc:	2002      	movs	r0, #2
}
 8006fbe:	4770      	bx	lr
 8006fc0:	080098b8 	.word	0x080098b8
 8006fc4:	080098c0 	.word	0x080098c0

08006fc8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 8006fc8:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 8006fcc:	2a01      	cmp	r2, #1
 8006fce:	d037      	beq.n	8007040 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 8006fd0:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fd2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8006fd4:	2024      	movs	r0, #36	@ 0x24
{
 8006fd6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8006fd8:	f8c3 0088 	str.w	r0, [r3, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fdc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8006fde:	6810      	ldr	r0, [r2, #0]
 8006fe0:	f020 0001 	bic.w	r0, r0, #1
 8006fe4:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006fe6:	6890      	ldr	r0, [r2, #8]
 8006fe8:	f020 6060 	bic.w	r0, r0, #234881024	@ 0xe000000
 8006fec:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006fee:	6e58      	ldr	r0, [r3, #100]	@ 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ff0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ff2:	b310      	cbz	r0, 800703a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006ff4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ff6:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ff8:	4d12      	ldr	r5, [pc, #72]	@ (8007044 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ffa:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ffe:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007002:	4911      	ldr	r1, [pc, #68]	@ (8007048 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007004:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007008:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800700c:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8007010:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007014:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007016:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007018:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800701c:	fbb1 f1f5 	udiv	r1, r1, r5
 8007020:	f8a3 1068 	strh.w	r1, [r3, #104]	@ 0x68
  __HAL_UNLOCK(huart);
 8007024:	2100      	movs	r1, #0
 8007026:	f8a3 006a 	strh.w	r0, [r3, #106]	@ 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800702a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800702c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800702e:	f883 1084 	strb.w	r1, [r3, #132]	@ 0x84
  return HAL_OK;
 8007032:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8007034:	f8c3 5088 	str.w	r5, [r3, #136]	@ 0x88
}
 8007038:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800703a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800703c:	4608      	mov	r0, r1
 800703e:	e7ef      	b.n	8007020 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8007040:	2002      	movs	r0, #2
}
 8007042:	4770      	bx	lr
 8007044:	080098b8 	.word	0x080098b8
 8007048:	080098c0 	.word	0x080098c0

0800704c <VBS_GetAvBusVoltage_d>:
  * @retval uint16_t Latest averaged Vbus measurement in digit
  */
__weak uint16_t VBS_GetAvBusVoltage_d( BusVoltageSensor_Handle_t * pHandle )
{
  return ( pHandle->AvBusVoltage_d );
}
 800704c:	88c0      	ldrh	r0, [r0, #6]
 800704e:	4770      	bx	lr

08007050 <VBS_GetAvBusVoltage_V>:
  */
__weak uint16_t VBS_GetAvBusVoltage_V( BusVoltageSensor_Handle_t * pHandle )
{
  uint32_t temp;

  temp = ( uint32_t )( pHandle->AvBusVoltage_d );
 8007050:	88c3      	ldrh	r3, [r0, #6]
  temp *= pHandle->ConversionFactor;
 8007052:	8840      	ldrh	r0, [r0, #2]
 8007054:	fb03 f000 	mul.w	r0, r3, r0
  temp /= 65536u;

  return ( ( uint16_t )temp );
}
 8007058:	0c00      	lsrs	r0, r0, #16
 800705a:	4770      	bx	lr

0800705c <Circle_Limitation>:
  * @param  pHandle pointer on the related component instance
  * @param  Vqd Voltage in qd reference frame
  * @retval qd_t Limited Vqd vector
  */
__weak qd_t Circle_Limitation( CircleLimitation_Handle_t * pHandle, qd_t Vqd )
{
 800705c:	140b      	asrs	r3, r1, #16
            ( int32_t )( Vqd.d ) * Vqd.d;

  uw_temp = ( uint32_t ) sw_temp;

  /* uw_temp min value 0, max value 32767*32767 */
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800705e:	8802      	ldrh	r2, [r0, #0]
 8007060:	b209      	sxth	r1, r1
            ( int32_t )( Vqd.d ) * Vqd.d;
 8007062:	fb03 fc03 	mul.w	ip, r3, r3
  sw_temp = ( int32_t )( Vqd.q ) * Vqd.q +
 8007066:	fb01 cc01 	mla	ip, r1, r1, ip
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 800706a:	fb02 f202 	mul.w	r2, r2, r2
 800706e:	4594      	cmp	ip, r2
{
 8007070:	b084      	sub	sp, #16
  if ( uw_temp > ( uint32_t )( pHandle->MaxModule ) * pHandle->MaxModule )
 8007072:	d919      	bls.n	80070a8 <Circle_Limitation+0x4c>
  {

    uw_temp /= ( uint32_t )( 16777216 );

    /* wtemp min value pHandle->Start_index, max value 127 */
    uw_temp -= pHandle->Start_index;
 8007074:	f890 20b2 	ldrb.w	r2, [r0, #178]	@ 0xb2
 8007078:	ebc2 621c 	rsb	r2, r2, ip, lsr #24

    /* uw_temp min value 0, max value 127 - pHandle->Start_index */
    table_element = pHandle->Circle_limit_table[( uint8_t )uw_temp];
 800707c:	b2d2      	uxtb	r2, r2
 800707e:	eb00 0042 	add.w	r0, r0, r2, lsl #1

    sw_temp = Vqd.q * ( int32_t )table_element;
 8007082:	8882      	ldrh	r2, [r0, #4]
 8007084:	fb02 f101 	mul.w	r1, r2, r1
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 8007088:	2900      	cmp	r1, #0

    sw_temp = Vqd.d * ( int32_t )( table_element );
 800708a:	fb02 f303 	mul.w	r3, r2, r3
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 800708e:	bfbc      	itt	lt
 8007090:	f501 41ff 	addlt.w	r1, r1, #32640	@ 0x7f80
 8007094:	317f      	addlt	r1, #127	@ 0x7f
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 8007096:	2b00      	cmp	r3, #0
 8007098:	bfbc      	itt	lt
 800709a:	f503 43ff 	addlt.w	r3, r3, #32640	@ 0x7f80
 800709e:	337f      	addlt	r3, #127	@ 0x7f
    local_vqd.q = ( int16_t )( sw_temp / 32768 );
 80070a0:	f341 31cf 	sbfx	r1, r1, #15, #16
    local_vqd.d = ( int16_t )( sw_temp / 32768 );
 80070a4:	f343 33cf 	sbfx	r3, r3, #15, #16
  }

  return ( local_vqd );
 80070a8:	b289      	uxth	r1, r1
 80070aa:	2000      	movs	r0, #0
 80070ac:	f361 000f 	bfi	r0, r1, #0, #16
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	f363 401f 	bfi	r0, r3, #16, #16
}
 80070b6:	b004      	add	sp, #16
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop

080070bc <FCP_Init>:
 * @{
 */

__weak void FCP_Init( FCP_Handle_t * pHandle )
{
  pHandle->RxTimeoutCountdown = 0;
 80070bc:	2300      	movs	r3, #0
 80070be:	8243      	strh	r3, [r0, #18]

  pHandle->TxFrame.Code = 0x0;
 80070c0:	8283      	strh	r3, [r0, #20]
  pHandle->TxFrame.Size = 0;
  pHandle->TxFrame.FrameCRC = 0;
 80070c2:	f8c0 3096 	str.w	r3, [r0, #150]	@ 0x96
  pHandle->TxFrameState = FCP_TRANSFER_IDLE;
  pHandle->TxFrameLevel = 0;

  pHandle->RxFrame.Code = 0x0;
  pHandle->RxFrame.Size = 0;
 80070c6:	f880 309a 	strb.w	r3, [r0, #154]	@ 0x9a
  pHandle->RxFrame.FrameCRC = 0;
 80070ca:	f8a0 311b 	strh.w	r3, [r0, #283]	@ 0x11b
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
  pHandle->RxFrameLevel = 0;
 80070ce:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
}
 80070d2:	4770      	bx	lr

080070d4 <FCP_SetClient>:
                    struct MCP_Handle_s * pClient,
                    FCP_SentFrameCallback_t pSentFrameCb,
                    FCP_ReceivedFrameCallback_t pReceviedFrameCb,
                    FCP_RxTimeoutCallback_t pRxTimeoutCb )
{
  if ( MC_NULL != pHandle )
 80070d4:	b120      	cbz	r0, 80070e0 <FCP_SetClient+0xc>
  {
    pHandle->ClientEntity = pClient;
    pHandle->ClientFrameSentCallback = pSentFrameCb;
 80070d6:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->ClientFrameReceivedCallback = pReceviedFrameCb;
 80070da:	6083      	str	r3, [r0, #8]
    pHandle->ClientRxTimeoutCallback = pRxTimeoutCb;
 80070dc:	9b00      	ldr	r3, [sp, #0]
 80070de:	60c3      	str	r3, [r0, #12]
  }
}
 80070e0:	4770      	bx	lr
 80070e2:	bf00      	nop

080070e4 <FCP_CalcCRC>:
{
  uint8_t nCRC = 0;
  uint16_t nSum = 0;
  uint8_t idx;

  if( MC_NULL != pFrame )
 80070e4:	b178      	cbz	r0, 8007106 <FCP_CalcCRC+0x22>
  {
    nSum += pFrame->Code;
    nSum += pFrame->Size;
 80070e6:	7841      	ldrb	r1, [r0, #1]
    nSum += pFrame->Code;
 80070e8:	7803      	ldrb	r3, [r0, #0]
    nSum += pFrame->Size;
 80070ea:	440b      	add	r3, r1

    for ( idx = 0; idx < pFrame->Size; idx++ )
 80070ec:	b139      	cbz	r1, 80070fe <FCP_CalcCRC+0x1a>
 80070ee:	3001      	adds	r0, #1
 80070f0:	4401      	add	r1, r0
    {
      nSum += pFrame->Buffer[idx];
 80070f2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80070f6:	4413      	add	r3, r2
    for ( idx = 0; idx < pFrame->Size; idx++ )
 80070f8:	4281      	cmp	r1, r0
      nSum += pFrame->Buffer[idx];
 80070fa:	b29b      	uxth	r3, r3
    for ( idx = 0; idx < pFrame->Size; idx++ )
 80070fc:	d1f9      	bne.n	80070f2 <FCP_CalcCRC+0xe>
    }

    nCRC = (uint8_t)(nSum & 0xFF) ; // Low Byte of nSum
    nCRC += (uint8_t) (nSum >> 8) ; // High Byte of nSum
 80070fe:	eb03 2313 	add.w	r3, r3, r3, lsr #8
 8007102:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
  }

  return nCRC ;
}
 8007106:	4770      	bx	lr

08007108 <MPM_Clear>:
  *         measurement buffer and initialize the index.
  * @param power handle.
  * @retval none.
  */
__weak void MPM_Clear( MotorPowMeas_Handle_t * pHandle )
{
 8007108:	b510      	push	{r4, lr}
  uint16_t i;
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
  {
    pHandle->hMeasBuffer[i] = 0;
 800710a:	f44f 7280 	mov.w	r2, #256	@ 0x100
{
 800710e:	4604      	mov	r4, r0
    pHandle->hMeasBuffer[i] = 0;
 8007110:	2100      	movs	r1, #0
 8007112:	f002 fa59 	bl	80095c8 <memset>
  }
  pHandle->hNextMeasBufferIndex = 0u;
 8007116:	2300      	movs	r3, #0
 8007118:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = 0u;

}
 800711c:	bd10      	pop	{r4, pc}
 800711e:	bf00      	nop

08007120 <MPM_CalcElMotorPower>:
{
  uint16_t i;
  int32_t wAux = 0;

  /* Store the measured values in the buffer.*/
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007120:	f8b0 c100 	ldrh.w	ip, [r0, #256]	@ 0x100
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
  pHandle->hNextMeasBufferIndex++;
 8007124:	f10c 0201 	add.w	r2, ip, #1
 8007128:	b292      	uxth	r2, r2
{
 800712a:	b510      	push	{r4, lr}
  if ( pHandle->hNextMeasBufferIndex >= MPM_BUFFER_LENGHT )
  {
    pHandle->hNextMeasBufferIndex = 0u;
 800712c:	2a80      	cmp	r2, #128	@ 0x80
{
 800712e:	4604      	mov	r4, r0
    pHandle->hNextMeasBufferIndex = 0u;
 8007130:	bf28      	it	cs
 8007132:	2200      	movcs	r2, #0
  pHandle->hMeasBuffer[pHandle->hNextMeasBufferIndex] = CurrentMotorPower;
 8007134:	f824 101c 	strh.w	r1, [r4, ip, lsl #1]
{
 8007138:	4608      	mov	r0, r1
 800713a:	f8a4 2100 	strh.w	r2, [r4, #256]	@ 0x100
 800713e:	1ea3      	subs	r3, r4, #2
  pHandle->hLastMeasBufferIndex = pHandle->hNextMeasBufferIndex;
 8007140:	f8a4 c102 	strh.w	ip, [r4, #258]	@ 0x102
  }
  /* Compute the average measured motor power */
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007144:	f104 0efe 	add.w	lr, r4, #254	@ 0xfe
  int32_t wAux = 0;
 8007148:	2200      	movs	r2, #0
  {
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 800714a:	f933 cf02 	ldrsh.w	ip, [r3, #2]!
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 800714e:	459e      	cmp	lr, r3
    wAux += ( int32_t )( pHandle->hMeasBuffer[i] );
 8007150:	4462      	add	r2, ip
  for ( i = 0u; i < MPM_BUFFER_LENGHT; i++ )
 8007152:	d1fa      	bne.n	800714a <MPM_CalcElMotorPower+0x2a>
  }
  wAux /= ( int32_t )MPM_BUFFER_LENGHT;
 8007154:	2a00      	cmp	r2, #0
 8007156:	bfb8      	it	lt
 8007158:	327f      	addlt	r2, #127	@ 0x7f
 800715a:	11d2      	asrs	r2, r2, #7
  pHandle->hAvrgElMotorPowerW = ( int16_t )( wAux );
 800715c:	f8a4 2104 	strh.w	r2, [r4, #260]	@ 0x104
  /* Return the last measured motor power */
  return CurrentMotorPower;
}
 8007160:	bd10      	pop	{r4, pc}
 8007162:	bf00      	nop

08007164 <MPM_GetAvrgElMotorPowerW>:
  * @retval int16_t The average measured motor power expressed in watt.
  */
__weak int16_t MPM_GetAvrgElMotorPowerW( MotorPowMeas_Handle_t * pHandle )
{
  return ( pHandle->hAvrgElMotorPowerW );
}
 8007164:	f9b0 0104 	ldrsh.w	r0, [r0, #260]	@ 0x104
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop

0800716c <NTC_SetFaultState>:
  */
__weak uint16_t NTC_SetFaultState( NTC_Handle_t * pHandle )
{
  uint16_t hFault;

  if ( pHandle->hAvTemp_d > pHandle->hOverTempThreshold )
 800716c:	8a03      	ldrh	r3, [r0, #16]
 800716e:	8b42      	ldrh	r2, [r0, #26]
 8007170:	429a      	cmp	r2, r3
 8007172:	d306      	bcc.n	8007182 <NTC_SetFaultState+0x16>
  {
    hFault = MC_OVER_TEMP;
  }
  else if ( pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold )
 8007174:	8b82      	ldrh	r2, [r0, #28]
 8007176:	429a      	cmp	r2, r3
 8007178:	d901      	bls.n	800717e <NTC_SetFaultState+0x12>
  {
    hFault = MC_NO_ERROR;
 800717a:	2000      	movs	r0, #0
  else
  {
    hFault = pHandle->hFaultState;
  }
  return hFault;
}
 800717c:	4770      	bx	lr
    hFault = pHandle->hFaultState;
 800717e:	8ac0      	ldrh	r0, [r0, #22]
 8007180:	4770      	bx	lr
    hFault = MC_OVER_TEMP;
 8007182:	2008      	movs	r0, #8
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop

08007188 <NTC_Clear>:
 *
 *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
 */
__weak void NTC_Clear( NTC_Handle_t * pHandle )
{
  pHandle->hAvTemp_d = 0u;
 8007188:	2300      	movs	r3, #0
 800718a:	8203      	strh	r3, [r0, #16]
}
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop

08007190 <NTC_Init>:
{
 8007190:	b510      	push	{r4, lr}
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007192:	7803      	ldrb	r3, [r0, #0]
{
 8007194:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 8007196:	b123      	cbz	r3, 80071a2 <NTC_Init+0x12>
    pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8007198:	8a43      	ldrh	r3, [r0, #18]
 800719a:	8203      	strh	r3, [r0, #16]
    pHandle->hFaultState = MC_NO_ERROR;
 800719c:	2200      	movs	r2, #0
 800719e:	82c2      	strh	r2, [r0, #22]
}
 80071a0:	bd10      	pop	{r4, pc}
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 80071a2:	3004      	adds	r0, #4
 80071a4:	f7fa ff9c 	bl	80020e0 <RCM_RegisterRegConv>
 80071a8:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
    NTC_Clear( pHandle );
 80071ac:	4620      	mov	r0, r4
 80071ae:	f7ff ffeb 	bl	8007188 <NTC_Clear>
}
 80071b2:	bd10      	pop	{r4, pc}

080071b4 <NTC_CalcAvTemp>:
  *  @p pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  *  @r Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp( NTC_Handle_t * pHandle )
{
 80071b4:	b510      	push	{r4, lr}
  uint32_t wtemp;
  uint16_t hAux;

  if ( pHandle->bSensorType == REAL_SENSOR )
 80071b6:	7803      	ldrb	r3, [r0, #0]
{
 80071b8:	4604      	mov	r4, r0
  if ( pHandle->bSensorType == REAL_SENSOR )
 80071ba:	b113      	cbz	r3, 80071c2 <NTC_CalcAvTemp+0xe>
 80071bc:	2000      	movs	r0, #0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );

      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
    }

    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 80071be:	82e0      	strh	r0, [r4, #22]
  {
    pHandle->hFaultState = MC_NO_ERROR;
  }

  return ( pHandle->hFaultState );
}
 80071c0:	bd10      	pop	{r4, pc}
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80071c2:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 80071c6:	f7fb f88d 	bl	80022e4 <RCM_ExecRegularConv>
    if ( hAux != 0xFFFFu )
 80071ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80071ce:	4298      	cmp	r0, r3
 80071d0:	d007      	beq.n	80071e2 <NTC_CalcAvTemp+0x2e>
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80071d2:	8b23      	ldrh	r3, [r4, #24]
      wtemp *= ( uint32_t ) ( pHandle->hAvTemp_d );
 80071d4:	8a22      	ldrh	r2, [r4, #16]
      wtemp =  ( uint32_t )( pHandle->hLowPassFilterBW ) - 1u;
 80071d6:	1e59      	subs	r1, r3, #1
      wtemp += hAux;
 80071d8:	fb01 0002 	mla	r0, r1, r2, r0
      wtemp /= ( uint32_t )( pHandle->hLowPassFilterBW );
 80071dc:	fbb0 f0f3 	udiv	r0, r0, r3
      pHandle->hAvTemp_d = ( uint16_t ) wtemp;
 80071e0:	8220      	strh	r0, [r4, #16]
    pHandle->hFaultState = NTC_SetFaultState( pHandle );
 80071e2:	4620      	mov	r0, r4
 80071e4:	f7ff ffc2 	bl	800716c <NTC_SetFaultState>
 80071e8:	82e0      	strh	r0, [r4, #22]
}
 80071ea:	bd10      	pop	{r4, pc}

080071ec <NTC_GetAvTemp_C>:
  */
__weak int16_t NTC_GetAvTemp_C( NTC_Handle_t * pHandle )
{
  int32_t wTemp;

  if ( pHandle->bSensorType == REAL_SENSOR )
 80071ec:	7803      	ldrb	r3, [r0, #0]
 80071ee:	b983      	cbnz	r3, 8007212 <NTC_GetAvTemp_C+0x26>
  {
    wTemp = ( int32_t )( pHandle->hAvTemp_d );
 80071f0:	8a02      	ldrh	r2, [r0, #16]
    wTemp -= ( int32_t )( pHandle->wV0 );
 80071f2:	6a01      	ldr	r1, [r0, #32]
    wTemp *= pHandle->hSensitivity;
 80071f4:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 80071f8:	8c80      	ldrh	r0, [r0, #36]	@ 0x24
    wTemp -= ( int32_t )( pHandle->wV0 );
 80071fa:	1a52      	subs	r2, r2, r1
    wTemp *= pHandle->hSensitivity;
 80071fc:	fb02 f303 	mul.w	r3, r2, r3
    wTemp = wTemp / 65536 + ( int32_t )( pHandle->hT0 );
 8007200:	2b00      	cmp	r3, #0
 8007202:	bfbc      	itt	lt
 8007204:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
 8007208:	33ff      	addlt	r3, #255	@ 0xff
 800720a:	eb00 4023 	add.w	r0, r0, r3, asr #16
  else
  {
    wTemp = pHandle->hExpectedTemp_C;
  }
  return ( ( int16_t )wTemp );
}
 800720e:	b200      	sxth	r0, r0
 8007210:	4770      	bx	lr
    wTemp = pHandle->hExpectedTemp_C;
 8007212:	8a80      	ldrh	r0, [r0, #20]
}
 8007214:	b200      	sxth	r0, r0
 8007216:	4770      	bx	lr

08007218 <PID_HandleInit>:
__weak void PID_HandleInit( PID_Handle_t * pHandle )
{
  pHandle->hKpGain =  pHandle->hDefKpGain;
  pHandle->hKiGain =  pHandle->hDefKiGain;
  pHandle->hKdGain =  pHandle->hDefKdGain;
  pHandle->wIntegralTerm = 0x00000000UL;
 8007218:	2300      	movs	r3, #0
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800721a:	6801      	ldr	r1, [r0, #0]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 800721c:	8c02      	ldrh	r2, [r0, #32]
  pHandle->hKpGain =  pHandle->hDefKpGain;
 800721e:	6041      	str	r1, [r0, #4]
  pHandle->hKdGain =  pHandle->hDefKdGain;
 8007220:	8442      	strh	r2, [r0, #34]	@ 0x22
  pHandle->wIntegralTerm = 0x00000000UL;
 8007222:	6083      	str	r3, [r0, #8]
  pHandle->wPrevProcessVarError = 0x00000000UL;
 8007224:	6283      	str	r3, [r0, #40]	@ 0x28
}
 8007226:	4770      	bx	lr

08007228 <PID_SetKP>:
 * @param  hKpGain: new Kp gain
 * @retval None
 */
__weak void PID_SetKP( PID_Handle_t * pHandle, int16_t hKpGain )
{
  pHandle->hKpGain = hKpGain;
 8007228:	8081      	strh	r1, [r0, #4]
}
 800722a:	4770      	bx	lr

0800722c <PID_SetKI>:
 * @param  hKiGain: new Ki gain
 * @retval None
 */
__weak void PID_SetKI( PID_Handle_t * pHandle, int16_t hKiGain )
{
  pHandle->hKiGain = hKiGain;
 800722c:	80c1      	strh	r1, [r0, #6]
}
 800722e:	4770      	bx	lr

08007230 <PID_GetKP>:
 * @retval Kp gain
 */
__weak int16_t PID_GetKP( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpGain );
}
 8007230:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8007234:	4770      	bx	lr
 8007236:	bf00      	nop

08007238 <PID_GetKI>:
 * @retval Ki gain
 */
__weak int16_t PID_GetKI( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiGain );
}
 8007238:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop

08007240 <PID_SetIntegralTerm>:
 * @param  wIntegralTermValue: new integral term value
 * @retval None
 */
__weak void PID_SetIntegralTerm( PID_Handle_t * pHandle, int32_t wIntegralTermValue )
{
  pHandle->wIntegralTerm = wIntegralTermValue;
 8007240:	6081      	str	r1, [r0, #8]

  return;
}
 8007242:	4770      	bx	lr

08007244 <PID_GetKPDivisor>:
 * @retval Kp gain divisor
 */
__weak uint16_t PID_GetKPDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKpDivisor );
}
 8007244:	8b00      	ldrh	r0, [r0, #24]
 8007246:	4770      	bx	lr

08007248 <PID_GetKIDivisor>:
 * @retval Ki gain divisor
 */
__weak uint16_t PID_GetKIDivisor( PID_Handle_t * pHandle )
{
  return ( pHandle->hKiDivisor );
}
 8007248:	8b40      	ldrh	r0, [r0, #26]
 800724a:	4770      	bx	lr

0800724c <PID_SetKD>:
 * @param  hKdGain: new Kd gain
 * @retval None
 */
__weak void PID_SetKD( PID_Handle_t * pHandle, int16_t hKdGain )
{
  pHandle->hKdGain = hKdGain;
 800724c:	8441      	strh	r1, [r0, #34]	@ 0x22
}
 800724e:	4770      	bx	lr

08007250 <PID_GetKD>:
 * @retval Kd gain
 */
__weak int16_t PID_GetKD( PID_Handle_t * pHandle )
{
  return pHandle->hKdGain;
}
 8007250:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	@ 0x22
 8007254:	4770      	bx	lr
 8007256:	bf00      	nop

08007258 <PI_Controller>:
  int32_t wDischarge = 0;
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

  /* Proportional term computation*/
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8007258:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 800725c:	4603      	mov	r3, r0
 800725e:	b530      	push	{r4, r5, lr}

  /* Integral term computation */
  if ( pHandle->hKiGain == 0 )
 8007260:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
  int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8007264:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
  int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8007268:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
  wProportional_Term = pHandle->hKpGain * wProcessVarError;
 800726c:	fb01 f202 	mul.w	r2, r1, r2
  if ( pHandle->hKiGain == 0 )
 8007270:	b17c      	cbz	r4, 8007292 <PI_Controller+0x3a>
  {
    pHandle->wIntegralTerm = 0;
  }
  else
  {
    wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8007272:	fb04 f101 	mul.w	r1, r4, r1
          wIntegral_sum_temp = -INT32_MAX;
        }
      }
    }

    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007276:	e9d3 5402 	ldrd	r5, r4, [r3, #8]
    if ( wIntegral_sum_temp < 0 )
 800727a:	eb15 0e01 	adds.w	lr, r5, r1
 800727e:	d41d      	bmi.n	80072bc <PI_Controller+0x64>
          wIntegral_sum_temp = -INT32_MAX;
 8007280:	420d      	tst	r5, r1
 8007282:	4914      	ldr	r1, [pc, #80]	@ (80072d4 <PI_Controller+0x7c>)
 8007284:	bf48      	it	mi
 8007286:	468e      	movmi	lr, r1
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 8007288:	45a6      	cmp	lr, r4
 800728a:	dc02      	bgt.n	8007292 <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
    }
    else if ( wIntegral_sum_temp < pHandle->wLowerIntegralLimit )
 800728c:	691c      	ldr	r4, [r3, #16]
 800728e:	4574      	cmp	r4, lr
 8007290:	dd1d      	ble.n	80072ce <PI_Controller+0x76>
#else
  /* WARNING: the below instruction is not MISRA compliant, user should verify
             that Cortex-M3 assembly instruction ASR (arithmetic shift right)
             is used by the compiler to perform the shifts (instead of LSR
             logical shift right)*/
  wOutput_32 = ( wProportional_Term >> pHandle->hKpDivisorPOW2 ) + ( pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2 );
 8007292:	8b99      	ldrh	r1, [r3, #28]
 8007294:	410a      	asrs	r2, r1
 8007296:	8bd9      	ldrh	r1, [r3, #30]
 8007298:	fa44 f101 	asr.w	r1, r4, r1
 800729c:	440a      	add	r2, r1
#endif

  if ( wOutput_32 > hUpperOutputLimit )
 800729e:	4290      	cmp	r0, r2
 80072a0:	da03      	bge.n	80072aa <PI_Controller+0x52>
  {

    wDischarge = hUpperOutputLimit - wOutput_32;
 80072a2:	1a82      	subs	r2, r0, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
    wOutput_32 = hLowerOutputLimit;
  }
  else { /* Nothing to do here */ }

  pHandle->wIntegralTerm += wDischarge;
 80072a4:	4414      	add	r4, r2
 80072a6:	609c      	str	r4, [r3, #8]

  return ( ( int16_t )( wOutput_32 ) );
}
 80072a8:	bd30      	pop	{r4, r5, pc}
  else if ( wOutput_32 < hLowerOutputLimit )
 80072aa:	4594      	cmp	ip, r2
    wDischarge = hLowerOutputLimit - wOutput_32;
 80072ac:	bfc5      	ittet	gt
 80072ae:	ebac 0202 	subgt.w	r2, ip, r2
  pHandle->wIntegralTerm += wDischarge;
 80072b2:	18a4      	addgt	r4, r4, r2
  return ( ( int16_t )( wOutput_32 ) );
 80072b4:	b210      	sxthle	r0, r2
    wOutput_32 = hLowerOutputLimit;
 80072b6:	4660      	movgt	r0, ip
  pHandle->wIntegralTerm += wDischarge;
 80072b8:	609c      	str	r4, [r3, #8]
}
 80072ba:	bd30      	pop	{r4, r5, pc}
      if ( pHandle->wIntegralTerm > 0 )
 80072bc:	2d00      	cmp	r5, #0
 80072be:	dde3      	ble.n	8007288 <PI_Controller+0x30>
        if ( wIntegral_Term > 0 )
 80072c0:	2900      	cmp	r1, #0
 80072c2:	dde1      	ble.n	8007288 <PI_Controller+0x30>
    if ( wIntegral_sum_temp > pHandle->wUpperIntegralLimit )
 80072c4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072c8:	428c      	cmp	r4, r1
 80072ca:	d1e2      	bne.n	8007292 <PI_Controller+0x3a>
 80072cc:	46a6      	mov	lr, r4
      pHandle->wIntegralTerm = wIntegral_sum_temp;
 80072ce:	4674      	mov	r4, lr
 80072d0:	e7df      	b.n	8007292 <PI_Controller+0x3a>
 80072d2:	bf00      	nop
 80072d4:	80000001 	.word	0x80000001

080072d8 <PQD_CalcElMotorPower>:
  */
__weak void PQD_CalcElMotorPower( PQD_MotorPowMeas_Handle_t * pHandle )
{

  int32_t wAux, wAux2, wAux3;
  qd_t Iqd = pHandle->pFOCVars->Iqd;
 80072d8:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
{
 80072dc:	b570      	push	{r4, r5, r6, lr}
  qd_t Vqd = pHandle->pFOCVars->Vqd;
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 80072de:	89d1      	ldrh	r1, [r2, #14]
 80072e0:	8b14      	ldrh	r4, [r2, #24]
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 80072e2:	8993      	ldrh	r3, [r2, #12]
{
 80072e4:	4605      	mov	r5, r0
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 80072e6:	8ad0      	ldrh	r0, [r2, #22]
  wAux /= 65536;

  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80072e8:	f8d5 6108 	ldr.w	r6, [r5, #264]	@ 0x108
         ( ( int32_t )Iqd.d * ( int32_t )Vqd.d );
 80072ec:	fb11 f204 	smulbb	r2, r1, r4
  wAux = ( ( int32_t )Iqd.q * ( int32_t )Vqd.q ) +
 80072f0:	fb13 2400 	smlabb	r4, r3, r0, r2
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 80072f4:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
 80072f8:	f7ff feaa 	bl	8007050 <VBS_GetAvBusVoltage_V>
  wAux /= 65536;
 80072fc:	1e23      	subs	r3, r4, #0
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 80072fe:	490f      	ldr	r1, [pc, #60]	@ (800733c <PQD_CalcElMotorPower+0x64>)
  wAux2 = pHandle->wConvFact * ( int32_t )VBS_GetAvBusVoltage_V( pHandle->pVBS );
 8007300:	fb06 f000 	mul.w	r0, r6, r0
  wAux /= 65536;
 8007304:	bfb8      	it	lt
 8007306:	f503 437f 	addlt.w	r3, r3, #65280	@ 0xff00
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 800730a:	ea4f 72e0 	mov.w	r2, r0, asr #31
  wAux /= 65536;
 800730e:	bfb8      	it	lt
 8007310:	33ff      	addlt	r3, #255	@ 0xff
  wAux2 /= 600; /* 600 is max bus voltage expressed in volt.*/
 8007312:	fb81 1000 	smull	r1, r0, r1, r0
 8007316:	ebc2 12a0 	rsb	r2, r2, r0, asr #6
  wAux /= 65536;
 800731a:	141b      	asrs	r3, r3, #16

  wAux3 = wAux * wAux2;
 800731c:	fb02 f303 	mul.w	r3, r2, r3
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
  wAux3 /= 10;
  wAux3 /= 65536;
 8007320:	4907      	ldr	r1, [pc, #28]	@ (8007340 <PQD_CalcElMotorPower+0x68>)
  wAux3 *= 6; /* 6 is max bus voltage expressed in thousend of volt.*/
 8007322:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007326:	005b      	lsls	r3, r3, #1
  wAux3 /= 65536;
 8007328:	fb81 2103 	smull	r2, r1, r1, r3
 800732c:	17db      	asrs	r3, r3, #31

  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 800732e:	4628      	mov	r0, r5
 8007330:	ebc3 41a1 	rsb	r1, r3, r1, asr #18

}
 8007334:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  MPM_CalcElMotorPower( &pHandle->_super, wAux3 );
 8007338:	f7ff bef2 	b.w	8007120 <MPM_CalcElMotorPower>
 800733c:	1b4e81b5 	.word	0x1b4e81b5
 8007340:	66666667 	.word	0x66666667

08007344 <startTimers>:
 *          usually performed in the Init method accordingly with the configuration)
 * @param  none
 * @retval none
 */
__weak void startTimers( void )
{
 8007344:	b410      	push	{r4}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8007346:	4b19      	ldr	r3, [pc, #100]	@ (80073ac <startTimers+0x68>)
 8007348:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800734a:	07d2      	lsls	r2, r2, #31
 800734c:	b083      	sub	sp, #12
 800734e:	d416      	bmi.n	800737e <startTimers+0x3a>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007350:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007352:	f042 0201 	orr.w	r2, r2, #1
 8007356:	659a      	str	r2, [r3, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8007358:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800735a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800735e:	f002 0201 	and.w	r2, r2, #1
 8007362:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8007364:	9a01      	ldr	r2, [sp, #4]
 8007366:	694a      	ldr	r2, [r1, #20]
 8007368:	f042 0201 	orr.w	r2, r2, #1
 800736c:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800736e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007370:	f022 0201 	bic.w	r2, r2, #1
 8007374:	659a      	str	r2, [r3, #88]	@ 0x58
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput( TIM2, LL_TIM_TRGO_UPDATE );
    LL_TIM_GenerateEvent_UPDATE ( TIM2 );
    LL_TIM_SetTriggerOutput( TIM2, trigOut );
  }
}
 8007376:	b003      	add	sp, #12
 8007378:	f85d 4b04 	ldr.w	r4, [sp], #4
 800737c:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg( TIM2, CR2 ) & TIM_CR2_MMS;
 800737e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007382:	480b      	ldr	r0, [pc, #44]	@ (80073b0 <startTimers+0x6c>)
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	6859      	ldr	r1, [r3, #4]
 8007388:	4c0a      	ldr	r4, [pc, #40]	@ (80073b4 <startTimers+0x70>)
 800738a:	4001      	ands	r1, r0
 800738c:	f041 0120 	orr.w	r1, r1, #32
 8007390:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007392:	6959      	ldr	r1, [r3, #20]
 8007394:	f041 0101 	orr.w	r1, r1, #1
 8007398:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800739a:	6859      	ldr	r1, [r3, #4]
 800739c:	4022      	ands	r2, r4
 800739e:	4001      	ands	r1, r0
 80073a0:	430a      	orrs	r2, r1
 80073a2:	605a      	str	r2, [r3, #4]
}
 80073a4:	b003      	add	sp, #12
 80073a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073aa:	4770      	bx	lr
 80073ac:	40021000 	.word	0x40021000
 80073b0:	fdffff8f 	.word	0xfdffff8f
 80073b4:	02000070 	.word	0x02000070

080073b8 <waitForPolarizationEnd>:
 *         repCnt: repetition counter value
 *         cnt: polarization counter value
 * @retval none
 */
__weak void waitForPolarizationEnd( TIM_TypeDef*  TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt )
{
 80073b8:	b570      	push	{r4, r5, r6, lr}
  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
 80073ba:	6804      	ldr	r4, [r0, #0]
  if (counter_mode == 0U)
 80073bc:	f014 0460 	ands.w	r4, r4, #96	@ 0x60
  uint16_t hCalibrationPeriodCounter;
  uint16_t hMaxPeriodsNumber;

  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
  {
    hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u));
 80073c0:	f102 0201 	add.w	r2, r2, #1
 80073c4:	d11b      	bne.n	80073fe <waitForPolarizationEnd+0x46>
    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80073c6:	6804      	ldr	r4, [r0, #0]
  }
  else
  {
	hMaxPeriodsNumber=(2*NB_CONVERSIONS)*(((uint16_t)repCnt+1u)>>1);
 80073c8:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80073ca:	f06f 0602 	mvn.w	r6, #2
 80073ce:	0155      	lsls	r5, r2, #5
 80073d0:	6106      	str	r6, [r0, #16]
  }

  /* Wait for NB_CONVERSIONS to be executed */
  LL_TIM_ClearFlag_CC1(TIMx);
  hCalibrationPeriodCounter = 0u;
 80073d2:	2200      	movs	r2, #0
  while (*cnt < NB_CONVERSIONS)
 80073d4:	f893 c000 	ldrb.w	ip, [r3]
 80073d8:	f1bc 0f0f 	cmp.w	ip, #15
  {
    if (LL_TIM_IsActiveFlag_CC1(TIMx))
    {
      LL_TIM_ClearFlag_CC1(TIMx);
      hCalibrationPeriodCounter++;
 80073dc:	f102 0e01 	add.w	lr, r2, #1
  while (*cnt < NB_CONVERSIONS)
 80073e0:	d80c      	bhi.n	80073fc <waitForPolarizationEnd+0x44>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 80073e2:	6904      	ldr	r4, [r0, #16]
 80073e4:	07a4      	lsls	r4, r4, #30
 80073e6:	d5f5      	bpl.n	80073d4 <waitForPolarizationEnd+0x1c>
      hCalibrationPeriodCounter++;
 80073e8:	fa1f f28e 	uxth.w	r2, lr
      if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 80073ec:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80073ee:	6106      	str	r6, [r0, #16]
 80073f0:	d8f0      	bhi.n	80073d4 <waitForPolarizationEnd+0x1c>
      {
        if (*cnt < NB_CONVERSIONS)
 80073f2:	781c      	ldrb	r4, [r3, #0]
 80073f4:	2c0f      	cmp	r4, #15
 80073f6:	d8ed      	bhi.n	80073d4 <waitForPolarizationEnd+0x1c>
        {
          *SWerror = 1u;
 80073f8:	2301      	movs	r3, #1
 80073fa:	800b      	strh	r3, [r1, #0]
          break;
        }
      }
    }
  }
}
 80073fc:	bd70      	pop	{r4, r5, r6, pc}
  if ( (LL_TIM_GetCounterMode(TIMx) & LL_TIM_COUNTERMODE_CENTER_UP_DOWN) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)
 80073fe:	2c60      	cmp	r4, #96	@ 0x60
 8007400:	d0e3      	beq.n	80073ca <waitForPolarizationEnd+0x12>
 8007402:	e7e1      	b.n	80073c8 <waitForPolarizationEnd+0x10>

08007404 <PWMC_GetPhaseCurrents>:
  * @param  pStator_Currents Pointer to the structure that will receive motor current
  *         of phase A and B in ElectricalValue format.
*/
__weak void PWMC_GetPhaseCurrents( PWMC_Handle_t * pHandle, ab_t * Iab )
{
  pHandle->pFctGetPhaseCurrents( pHandle, Iab );
 8007404:	6843      	ldr	r3, [r0, #4]
 8007406:	4718      	bx	r3

08007408 <PWMC_SetPhaseVoltage>:
  *
  * @retval Returns #MC_NO_ERROR if no error occurred or #MC_FOC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage( PWMC_Handle_t * pHandle, alphabeta_t Valfa_beta )
{
 8007408:	b530      	push	{r4, r5, lr}
  int32_t wX, wY, wZ, wUAlpha, wUBeta, wTimePhA, wTimePhB, wTimePhC;

  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800740a:	f8b0 4050 	ldrh.w	r4, [r0, #80]	@ 0x50
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800740e:	8e02      	ldrh	r2, [r0, #48]	@ 0x30
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007410:	ea4f 4c21 	mov.w	ip, r1, asr #16
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 8007414:	b20b      	sxth	r3, r1
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 8007416:	fb04 fc0c 	mul.w	ip, r4, ip
 800741a:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
  wUAlpha = Valfa_beta.alpha * ( int32_t )pHandle->hT_Sqrt3;
 800741e:	fb02 f303 	mul.w	r3, r2, r3

  wX = wUBeta;
  wY = ( wUBeta + wUAlpha ) / 2;
 8007422:	eb03 024c 	add.w	r2, r3, ip, lsl #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8007426:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 800742a:	eb02 71d2 	add.w	r1, r2, r2, lsr #31
  wZ = ( wUBeta - wUAlpha ) / 2;
 800742e:	eb03 7ed3 	add.w	lr, r3, r3, lsr #31

  /* Sector calculation from wX, wY, wZ */
  if ( wY < 0 )
 8007432:	1c55      	adds	r5, r2, #1
{
 8007434:	b083      	sub	sp, #12
  {
    if ( wZ < 0 )
    {
      pHandle->Sector = SECTOR_5;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007436:	ea4f 0494 	mov.w	r4, r4, lsr #2
  wUBeta = -( Valfa_beta.beta * ( int32_t )( pHandle->PWMperiod ) ) * 2;
 800743a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
  wY = ( wUBeta + wUAlpha ) / 2;
 800743e:	ea4f 0161 	mov.w	r1, r1, asr #1
  wZ = ( wUBeta - wUAlpha ) / 2;
 8007442:	ea4f 0e6e 	mov.w	lr, lr, asr #1
  if ( wY < 0 )
 8007446:	db7a      	blt.n	800753e <PWMC_SetPhaseVoltage+0x136>
        pHandle->highDuty = wTimePhA;
      }
  }
  else /* wY > 0 */
  {
    if ( wZ >= 0 )
 8007448:	1c5d      	adds	r5, r3, #1
 800744a:	db57      	blt.n	80074fc <PWMC_SetPhaseVoltage+0xf4>
    {
      pHandle->Sector = SECTOR_2;
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 800744c:	ebb1 010e 	subs.w	r1, r1, lr
 8007450:	bf44      	itt	mi
 8007452:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8007456:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 800745a:	2b00      	cmp	r3, #0
 800745c:	bfbc      	itt	lt
 800745e:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8007462:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8007466:	2a00      	cmp	r2, #0
 8007468:	bfb8      	it	lt
 800746a:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 800746e:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007472:	bfb8      	it	lt
 8007474:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 8007478:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800747c:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhB;
 8007480:	fa1f fe83 	uxth.w	lr, r3
      pHandle->midDuty = wTimePhA;
 8007484:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhC;
 8007488:	b294      	uxth	r4, r2
 800748a:	2501      	movs	r5, #1
        pHandle->highDuty = wTimePhA;
 800748c:	f8a0 4040 	strh.w	r4, [r0, #64]	@ 0x40

  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
  
  if ( pHandle->DTTest == 1u )
 8007490:	f8b0 404e 	ldrh.w	r4, [r0, #78]	@ 0x4e
        pHandle->Sector = SECTOR_4;
 8007494:	f880 503a 	strb.w	r5, [r0, #58]	@ 0x3a
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 8007498:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 800749c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 80074a0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 80074a4:	b289      	uxth	r1, r1
 80074a6:	b29b      	uxth	r3, r3
 80074a8:	b292      	uxth	r2, r2
  if ( pHandle->DTTest == 1u )
 80074aa:	2c01      	cmp	r4, #1
        pHandle->lowDuty = wTimePhC;
 80074ac:	f8a0 e03c 	strh.w	lr, [r0, #60]	@ 0x3c
        pHandle->midDuty = wTimePhB;
 80074b0:	f8a0 c03e 	strh.w	ip, [r0, #62]	@ 0x3e
  pHandle->CntPhA = (uint16_t)(MAX(wTimePhA,0));
 80074b4:	8641      	strh	r1, [r0, #50]	@ 0x32
  pHandle->CntPhB = (uint16_t)(MAX(wTimePhB,0));
 80074b6:	8683      	strh	r3, [r0, #52]	@ 0x34
  pHandle->CntPhC = (uint16_t)(MAX(wTimePhC,0));
 80074b8:	86c2      	strh	r2, [r0, #54]	@ 0x36
  if ( pHandle->DTTest == 1u )
 80074ba:	d11a      	bne.n	80074f2 <PWMC_SetPhaseVoltage+0xea>
  {
    /* Dead time compensation */
    if ( pHandle->Ia > 0 )
 80074bc:	f9b0 5048 	ldrsh.w	r5, [r0, #72]	@ 0x48
    {
      pHandle->CntPhA += pHandle->DTCompCnt;
 80074c0:	f8b0 4054 	ldrh.w	r4, [r0, #84]	@ 0x54
    if ( pHandle->Ia > 0 )
 80074c4:	2d00      	cmp	r5, #0
      pHandle->CntPhA += pHandle->DTCompCnt;
 80074c6:	bfcc      	ite	gt
 80074c8:	1909      	addgt	r1, r1, r4
    }
    else
    {
      pHandle->CntPhA -= pHandle->DTCompCnt;
 80074ca:	1b09      	suble	r1, r1, r4
 80074cc:	b289      	uxth	r1, r1
 80074ce:	8641      	strh	r1, [r0, #50]	@ 0x32
    }

    if ( pHandle->Ib > 0 )
 80074d0:	f9b0 104a 	ldrsh.w	r1, [r0, #74]	@ 0x4a
 80074d4:	2900      	cmp	r1, #0
    else
    {
      pHandle->CntPhB -= pHandle->DTCompCnt;
    }

    if ( pHandle->Ic > 0 )
 80074d6:	f9b0 104c 	ldrsh.w	r1, [r0, #76]	@ 0x4c
      pHandle->CntPhB += pHandle->DTCompCnt;
 80074da:	bfcc      	ite	gt
 80074dc:	191b      	addgt	r3, r3, r4
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80074de:	1b1b      	suble	r3, r3, r4
    if ( pHandle->Ic > 0 )
 80074e0:	2900      	cmp	r1, #0
      pHandle->CntPhB -= pHandle->DTCompCnt;
 80074e2:	b29b      	uxth	r3, r3
    {
      pHandle->CntPhC += pHandle->DTCompCnt;
 80074e4:	bfcc      	ite	gt
 80074e6:	18a4      	addgt	r4, r4, r2
    }
    else
    {
      pHandle->CntPhC -= pHandle->DTCompCnt;
 80074e8:	1b12      	suble	r2, r2, r4
 80074ea:	8683      	strh	r3, [r0, #52]	@ 0x34
      pHandle->CntPhC += pHandle->DTCompCnt;
 80074ec:	bfcc      	ite	gt
 80074ee:	86c4      	strhgt	r4, [r0, #54]	@ 0x36
      pHandle->CntPhC -= pHandle->DTCompCnt;
 80074f0:	86c2      	strhle	r2, [r0, #54]	@ 0x36
    }
  }

  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80074f2:	6983      	ldr	r3, [r0, #24]
}
 80074f4:	b003      	add	sp, #12
 80074f6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  return ( pHandle->pFctSetADCSampPointSectX( pHandle ) );
 80074fa:	4718      	bx	r3
      if ( wX <= 0 )
 80074fc:	f1bc 0f00 	cmp.w	ip, #0
 8007500:	dd3d      	ble.n	800757e <PWMC_SetPhaseVoltage+0x176>
        wTimePhB = wTimePhA + wZ / 131072;
 8007502:	2b00      	cmp	r3, #0
 8007504:	bfb8      	it	lt
 8007506:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 800750a:	ebac 0e0e 	sub.w	lr, ip, lr
        wTimePhB = wTimePhA + wZ / 131072;
 800750e:	bfb8      	it	lt
 8007510:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 8007514:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 8007518:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 800751c:	bfb8      	it	lt
 800751e:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 8007522:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 8007526:	bfb8      	it	lt
 8007528:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 800752c:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhA;
 8007530:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhB;
 8007534:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhC;
 8007538:	b294      	uxth	r4, r2
 800753a:	2500      	movs	r5, #0
 800753c:	e7a6      	b.n	800748c <PWMC_SetPhaseVoltage+0x84>
    if ( wZ < 0 )
 800753e:	1c5d      	adds	r5, r3, #1
 8007540:	db5d      	blt.n	80075fe <PWMC_SetPhaseVoltage+0x1f6>
      if ( wX <= 0 )
 8007542:	f1bc 0f00 	cmp.w	ip, #0
 8007546:	dd38      	ble.n	80075ba <PWMC_SetPhaseVoltage+0x1b2>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007548:	ebb1 010c 	subs.w	r1, r1, ip
 800754c:	bf44      	itt	mi
 800754e:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8007552:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
        wTimePhC = wTimePhA - wY / 131072;
 8007556:	2a00      	cmp	r2, #0
 8007558:	bfb8      	it	lt
 800755a:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 800755e:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhC = wTimePhA - wY / 131072;
 8007562:	bfb8      	it	lt
 8007564:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
 8007568:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 800756c:	eb02 436c 	add.w	r3, r2, ip, asr #17
        pHandle->lowDuty = wTimePhB;
 8007570:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = wTimePhC;
 8007574:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhA;
 8007578:	b28c      	uxth	r4, r1
 800757a:	2502      	movs	r5, #2
 800757c:	e786      	b.n	800748c <PWMC_SetPhaseVoltage+0x84>
        wTimePhC = wTimePhA - wY / 131072;
 800757e:	2a00      	cmp	r2, #0
 8007580:	bfb8      	it	lt
 8007582:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007586:	eba1 010c 	sub.w	r1, r1, ip
        wTimePhC = wTimePhA - wY / 131072;
 800758a:	bfb8      	it	lt
 800758c:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
        wTimePhB = wTimePhC + wX / 131072;
 8007590:	f1bc 0300 	subs.w	r3, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wX ) / ( int32_t )262144 );
 8007594:	eb04 41a1 	add.w	r1, r4, r1, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 8007598:	bfb8      	it	lt
 800759a:	f503 33ff 	addlt.w	r3, r3, #130560	@ 0x1fe00
        wTimePhC = wTimePhA - wY / 131072;
 800759e:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        wTimePhB = wTimePhC + wX / 131072;
 80075a2:	bfb8      	it	lt
 80075a4:	f203 13ff 	addwlt	r3, r3, #511	@ 0x1ff
 80075a8:	eb02 4363 	add.w	r3, r2, r3, asr #17
        pHandle->lowDuty = wTimePhA;
 80075ac:	fa1f fe81 	uxth.w	lr, r1
        pHandle->midDuty = wTimePhC;
 80075b0:	fa1f fc82 	uxth.w	ip, r2
        pHandle->highDuty = wTimePhB;
 80075b4:	b29c      	uxth	r4, r3
 80075b6:	2505      	movs	r5, #5
 80075b8:	e768      	b.n	800748c <PWMC_SetPhaseVoltage+0x84>
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80075ba:	ebbc 0e0e 	subs.w	lr, ip, lr
 80075be:	bf44      	itt	mi
 80075c0:	f50e 3e7f 	addmi.w	lr, lr, #261120	@ 0x3fc00
 80075c4:	f20e 3eff 	addwmi	lr, lr, #1023	@ 0x3ff
        wTimePhB = wTimePhA + wZ / 131072;
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	bfbc      	itt	lt
 80075cc:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 80075d0:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
        wTimePhC = wTimePhB - wX / 131072;
 80075d4:	f1bc 0200 	subs.w	r2, ip, #0
        wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wX - wZ ) / ( int32_t )262144 );
 80075d8:	eb04 41ae 	add.w	r1, r4, lr, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80075dc:	bfb8      	it	lt
 80075de:	f502 32ff 	addlt.w	r2, r2, #130560	@ 0x1fe00
        wTimePhB = wTimePhA + wZ / 131072;
 80075e2:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhB - wX / 131072;
 80075e6:	bfb8      	it	lt
 80075e8:	f202 12ff 	addwlt	r2, r2, #511	@ 0x1ff
 80075ec:	eba3 4262 	sub.w	r2, r3, r2, asr #17
        pHandle->lowDuty = wTimePhC;
 80075f0:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = wTimePhB;
 80075f4:	fa1f fc83 	uxth.w	ip, r3
        pHandle->highDuty = wTimePhA;
 80075f8:	b28c      	uxth	r4, r1
 80075fa:	2503      	movs	r5, #3
 80075fc:	e746      	b.n	800748c <PWMC_SetPhaseVoltage+0x84>
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 80075fe:	ebb1 010e 	subs.w	r1, r1, lr
 8007602:	bf44      	itt	mi
 8007604:	f501 317f 	addmi.w	r1, r1, #261120	@ 0x3fc00
 8007608:	f201 31ff 	addwmi	r1, r1, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 800760c:	2b00      	cmp	r3, #0
 800760e:	bfbc      	itt	lt
 8007610:	f503 337f 	addlt.w	r3, r3, #261120	@ 0x3fc00
 8007614:	f203 33ff 	addwlt	r3, r3, #1023	@ 0x3ff
      wTimePhC = wTimePhA - wY / 131072;
 8007618:	2a00      	cmp	r2, #0
 800761a:	bfb8      	it	lt
 800761c:	f502 327f 	addlt.w	r2, r2, #261120	@ 0x3fc00
      wTimePhA = ( int32_t )( pHandle->PWMperiod ) / 4 + ( ( wY - wZ ) / ( int32_t )262144 );
 8007620:	eb04 41a1 	add.w	r1, r4, r1, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 8007624:	bfb8      	it	lt
 8007626:	f202 32ff 	addwlt	r2, r2, #1023	@ 0x3ff
      wTimePhB = wTimePhA + wZ / 131072;
 800762a:	eb01 43a3 	add.w	r3, r1, r3, asr #18
      wTimePhC = wTimePhA - wY / 131072;
 800762e:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
      pHandle->lowDuty = wTimePhC;
 8007632:	fa1f fe82 	uxth.w	lr, r2
      pHandle->midDuty = wTimePhA;
 8007636:	fa1f fc81 	uxth.w	ip, r1
      pHandle->highDuty = wTimePhB;
 800763a:	b29c      	uxth	r4, r3
 800763c:	2504      	movs	r5, #4
 800763e:	e725      	b.n	800748c <PWMC_SetPhaseVoltage+0x84>

08007640 <PWMC_SwitchOffPWM>:
  * @brief  Switches PWM generation off, inactivating the outputs.
  * @param  pHandle Handle on the target instance of the PWMC component
  */
__weak void PWMC_SwitchOffPWM( PWMC_Handle_t * pHandle )
{
  pHandle->pFctSwitchOffPwm( pHandle );
 8007640:	6883      	ldr	r3, [r0, #8]
 8007642:	4718      	bx	r3

08007644 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, false if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr( PWMC_Handle_t * pHandle, CRCAction_t action )
{
 8007644:	b510      	push	{r4, lr}
 8007646:	4604      	mov	r4, r0
  bool retVal = false;
  if ( action == CRC_START )
 8007648:	b179      	cbz	r1, 800766a <PWMC_CurrentReadingCalibr+0x26>
    {
      pHandle->pFctCurrReadingCalib( pHandle );
      retVal = true;
    }
  }
  else if ( action == CRC_EXEC )
 800764a:	2901      	cmp	r1, #1
 800764c:	d001      	beq.n	8007652 <PWMC_CurrentReadingCalibr+0xe>
  bool retVal = false;
 800764e:	2000      	movs	r0, #0
  }
  else
  {
  }
  return retVal;
}
 8007650:	bd10      	pop	{r4, pc}
    if ( pHandle->OffCalibrWaitTimeCounter > 0u )
 8007652:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8007656:	b19b      	cbz	r3, 8007680 <PWMC_CurrentReadingCalibr+0x3c>
      pHandle->OffCalibrWaitTimeCounter--;
 8007658:	3b01      	subs	r3, #1
 800765a:	b29b      	uxth	r3, r3
 800765c:	f8a0 3044 	strh.w	r3, [r0, #68]	@ 0x44
      if ( pHandle->OffCalibrWaitTimeCounter == 0u )
 8007660:	2b00      	cmp	r3, #0
 8007662:	d1f4      	bne.n	800764e <PWMC_CurrentReadingCalibr+0xa>
        pHandle->pFctCurrReadingCalib( pHandle );
 8007664:	6903      	ldr	r3, [r0, #16]
 8007666:	4798      	blx	r3
        retVal = true;
 8007668:	e00a      	b.n	8007680 <PWMC_CurrentReadingCalibr+0x3c>
    PWMC_SwitchOffPWM( pHandle );
 800766a:	f7ff ffe9 	bl	8007640 <PWMC_SwitchOffPWM>
    pHandle->OffCalibrWaitTimeCounter = pHandle->OffCalibrWaitTicks;
 800766e:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8007672:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
    if ( pHandle->OffCalibrWaitTicks == 0u )
 8007676:	2b00      	cmp	r3, #0
 8007678:	d1e9      	bne.n	800764e <PWMC_CurrentReadingCalibr+0xa>
      pHandle->pFctCurrReadingCalib( pHandle );
 800767a:	6923      	ldr	r3, [r4, #16]
 800767c:	4620      	mov	r0, r4
 800767e:	4798      	blx	r3
      retVal = true;
 8007680:	2001      	movs	r0, #1
}
 8007682:	bd10      	pop	{r4, pc}

08007684 <PWMC_CheckOverCurrent>:
/** @brief Returns #MC_BREAK_IN if an over current condition was detected on the power stage
 *         controlled by the PWMC component pointed by  @p pHandle, since the last call to this function;
 *         returns #MC_NO_FAULTS otherwise. */
__weak uint16_t PWMC_CheckOverCurrent( PWMC_Handle_t * pHandle )
{
  return pHandle->pFctIsOverCurrentOccurred( pHandle );
 8007684:	69c3      	ldr	r3, [r0, #28]
 8007686:	4718      	bx	r3

08007688 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007688:	6883      	ldr	r3, [r0, #8]
 800768a:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800768e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007692:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007694:	6883      	ldr	r3, [r0, #8]
 8007696:	00d9      	lsls	r1, r3, #3
    R3_2_TIMxInit( TIMx, &pHandle->_Super );
  }
}

static void R3_2_ADCxInit( ADC_TypeDef * ADCx )
{
 8007698:	b082      	sub	sp, #8
 800769a:	d418      	bmi.n	80076ce <R3_2_ADCxInit+0x46>
  
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));      
 800769c:	4b24      	ldr	r3, [pc, #144]	@ (8007730 <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 800769e:	6882      	ldr	r2, [r0, #8]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4924      	ldr	r1, [pc, #144]	@ (8007734 <R3_2_ADCxInit+0xac>)
 80076a4:	099b      	lsrs	r3, r3, #6
 80076a6:	f022 4210 	bic.w	r2, r2, #2415919104	@ 0x90000000
 80076aa:	fba1 1303 	umull	r1, r3, r1, r3
 80076ae:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80076b2:	099b      	lsrs	r3, r3, #6
 80076b4:	005b      	lsls	r3, r3, #1
 80076b6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80076ba:	6082      	str	r2, [r0, #8]
 80076bc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80076be:	9b01      	ldr	r3, [sp, #4]
 80076c0:	b12b      	cbz	r3, 80076ce <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 80076c2:	9b01      	ldr	r3, [sp, #4]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 80076c8:	9b01      	ldr	r3, [sp, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1f9      	bne.n	80076c2 <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 80076ce:	6883      	ldr	r3, [r0, #8]
 80076d0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80076d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80076d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076dc:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80076de:	6883      	ldr	r3, [r0, #8]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	dbfc      	blt.n	80076de <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80076e4:	6803      	ldr	r3, [r0, #0]
 80076e6:	07da      	lsls	r2, r3, #31
 80076e8:	d408      	bmi.n	80076fc <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 80076ea:	4a13      	ldr	r2, [pc, #76]	@ (8007738 <R3_2_ADCxInit+0xb0>)
 80076ec:	6883      	ldr	r3, [r0, #8]
 80076ee:	4013      	ands	r3, r2
 80076f0:	f043 0301 	orr.w	r3, r3, #1
 80076f4:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80076f6:	6803      	ldr	r3, [r0, #0]
 80076f8:	07db      	lsls	r3, r3, #31
 80076fa:	d5f7      	bpl.n	80076ec <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 80076fc:	6883      	ldr	r3, [r0, #8]
 80076fe:	4a0e      	ldr	r2, [pc, #56]	@ (8007738 <R3_2_ADCxInit+0xb0>)
 8007700:	4013      	ands	r3, r2
 8007702:	f043 0308 	orr.w	r3, r3, #8
 8007706:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8007708:	6883      	ldr	r3, [r0, #8]
 800770a:	4013      	ands	r3, r2
 800770c:	f043 0320 	orr.w	r3, r3, #32
 8007710:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8007712:	68c3      	ldr	r3, [r0, #12]
 8007714:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007718:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800771c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007720:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 8007722:	6883      	ldr	r3, [r0, #8]
 8007724:	4013      	ands	r3, r2
 8007726:	f043 0304 	orr.w	r3, r3, #4
 800772a:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode( ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY );

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
 }
 800772c:	b002      	add	sp, #8
 800772e:	4770      	bx	lr
 8007730:	20000694 	.word	0x20000694
 8007734:	053e2d63 	.word	0x053e2d63
 8007738:	7fffffc0 	.word	0x7fffffc0

0800773c <R3_2_GetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;  
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800773c:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  uint8_t Sector;
  int32_t Aux;
  uint32_t ADCDataReg1;
  uint32_t ADCDataReg2;
  
  Sector = ( uint8_t )pHandle->_Super.Sector;
 800773e:	f890 203a 	ldrb.w	r2, [r0, #58]	@ 0x3a
{
 8007742:	b470      	push	{r4, r5, r6}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007744:	689c      	ldr	r4, [r3, #8]
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 8007746:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800774a:	6cdd      	ldr	r5, [r3, #76]	@ 0x4c
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 800774c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[Sector];
 800774e:	682d      	ldr	r5, [r5, #0]
  ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[Sector];
 8007750:	681e      	ldr	r6, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007752:	6863      	ldr	r3, [r4, #4]
 8007754:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800775c:	6063      	str	r3, [r4, #4]
  
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);  
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  
  switch ( Sector )
 800775e:	2a05      	cmp	r2, #5
 8007760:	f200 8097 	bhi.w	8007892 <R3_2_GetPhaseCurrents+0x156>
 8007764:	e8df f002 	tbb	[pc, r2]
 8007768:	031b1b33 	.word	0x031b1b33
 800776c:	3303      	.short	0x3303
  {
    case SECTOR_4:
    case SECTOR_5:
      /* Current on Phase C is not accessible     */
      /* Ia = PhaseAOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 800776e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c

      /* Saturation of Ia */
      if ( Aux < -INT16_MAX )
 8007770:	4a4b      	ldr	r2, [pc, #300]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 8007772:	1b5b      	subs	r3, r3, r5
      if ( Aux < -INT16_MAX )
 8007774:	4293      	cmp	r3, r2
 8007776:	db53      	blt.n	8007820 <R3_2_GetPhaseCurrents+0xe4>
      {
        Iab->a = -INT16_MAX;
      }
      else  if ( Aux > INT16_MAX )
 8007778:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800777c:	f280 8082 	bge.w	8007884 <R3_2_GetPhaseCurrents+0x148>
      {
        Iab->a = INT16_MAX;
      }
      else
      {
        Iab->a = ( int16_t )Aux;
 8007780:	fa0f fc83 	sxth.w	ip, r3
      }

      /* Ib = PhaseBOffset - ADC converted value) */
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 8007784:	6e02      	ldr	r2, [r0, #96]	@ 0x60

      /* Saturation of Ib */
      if ( Aux < -INT16_MAX )
 8007786:	4d46      	ldr	r5, [pc, #280]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
        Iab->a = -INT16_MAX;
 8007788:	f8a1 c000 	strh.w	ip, [r1]
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg2 );
 800778c:	1b92      	subs	r2, r2, r6
      if ( Aux < -INT16_MAX )
 800778e:	42aa      	cmp	r2, r5
 8007790:	da57      	bge.n	8007842 <R3_2_GetPhaseCurrents+0x106>
      {
        Iab->b = -INT16_MAX;
 8007792:	804d      	strh	r5, [r1, #2]
      break;
  }

  pHandle->_Super.Ia = Iab->a;
  pHandle->_Super.Ib = Iab->b;
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007794:	fa1f f38c 	uxth.w	r3, ip
 8007798:	f248 0201 	movw	r2, #32769	@ 0x8001
 800779c:	e02c      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 800779e:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
      if ( Aux < -INT16_MAX )
 80077a0:	4b3f      	ldr	r3, [pc, #252]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
      Aux = ( int32_t )( pHandle->PhaseAOffset ) - ( int32_t )( ADCDataReg1 );
 80077a2:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 80077a4:	429c      	cmp	r4, r3
 80077a6:	db36      	blt.n	8007816 <R3_2_GetPhaseCurrents+0xda>
      else  if ( Aux > INT16_MAX )
 80077a8:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80077ac:	da5f      	bge.n	800786e <R3_2_GetPhaseCurrents+0x132>
        Iab->a = ( int16_t )Aux;
 80077ae:	fa0f fc84 	sxth.w	ip, r4
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80077b2:	b2a3      	uxth	r3, r4
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80077b4:	6e42      	ldr	r2, [r0, #100]	@ 0x64
        Iab->a = -INT16_MAX;
 80077b6:	f8a1 c000 	strh.w	ip, [r1]
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80077ba:	1ab2      	subs	r2, r6, r2
      Aux -= ( int32_t )Iab->a;             /* Ib */
 80077bc:	1b12      	subs	r2, r2, r4
      if ( Aux > INT16_MAX )
 80077be:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80077c2:	db37      	blt.n	8007834 <R3_2_GetPhaseCurrents+0xf8>
        Iab->b = INT16_MAX;
 80077c4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80077c8:	804a      	strh	r2, [r1, #2]
 80077ca:	4615      	mov	r5, r2
 80077cc:	e014      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 80077ce:	6e04      	ldr	r4, [r0, #96]	@ 0x60
      if ( Aux < -INT16_MAX )
 80077d0:	4b33      	ldr	r3, [pc, #204]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
      Aux = ( int32_t )( pHandle->PhaseBOffset ) - ( int32_t )( ADCDataReg1 );
 80077d2:	1b64      	subs	r4, r4, r5
      if ( Aux < -INT16_MAX )
 80077d4:	429c      	cmp	r4, r3
 80077d6:	db19      	blt.n	800780c <R3_2_GetPhaseCurrents+0xd0>
      else  if ( Aux > INT16_MAX )
 80077d8:	f5b4 4f00 	cmp.w	r4, #32768	@ 0x8000
 80077dc:	da3c      	bge.n	8007858 <R3_2_GetPhaseCurrents+0x11c>
        Iab->b = ( int16_t )Aux;
 80077de:	b225      	sxth	r5, r4
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80077e0:	b2a2      	uxth	r2, r4
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80077e2:	6e43      	ldr	r3, [r0, #100]	@ 0x64
        Iab->b = -INT16_MAX;
 80077e4:	804d      	strh	r5, [r1, #2]
      Aux = ( int32_t )( ADCDataReg2 ) - ( int32_t )( pHandle->PhaseCOffset ); /* -Ic */
 80077e6:	1af3      	subs	r3, r6, r3
      Aux -= ( int32_t )Iab->b;             /* Ia  */
 80077e8:	1b1b      	subs	r3, r3, r4
      if ( Aux > INT16_MAX )
 80077ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077ee:	db19      	blt.n	8007824 <R3_2_GetPhaseCurrents+0xe8>
        Iab->a = INT16_MAX;
 80077f0:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80077f4:	800b      	strh	r3, [r1, #0]
 80077f6:	469c      	mov	ip, r3
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 80077f8:	4413      	add	r3, r2
 80077fa:	425b      	negs	r3, r3
  pHandle->_Super.Ib = Iab->b;
 80077fc:	f8a0 504a 	strh.w	r5, [r0, #74]	@ 0x4a
  pHandle->_Super.Ia = Iab->a;
 8007800:	f8a0 c048 	strh.w	ip, [r0, #72]	@ 0x48
}
 8007804:	bc70      	pop	{r4, r5, r6}
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007806:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
}
 800780a:	4770      	bx	lr
 800780c:	461c      	mov	r4, r3
 800780e:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007812:	461d      	mov	r5, r3
 8007814:	e7e5      	b.n	80077e2 <R3_2_GetPhaseCurrents+0xa6>
 8007816:	461c      	mov	r4, r3
 8007818:	46a4      	mov	ip, r4
 800781a:	f248 0301 	movw	r3, #32769	@ 0x8001
 800781e:	e7c9      	b.n	80077b4 <R3_2_GetPhaseCurrents+0x78>
 8007820:	4694      	mov	ip, r2
 8007822:	e7af      	b.n	8007784 <R3_2_GetPhaseCurrents+0x48>
      else  if ( Aux < -INT16_MAX )
 8007824:	4c1e      	ldr	r4, [pc, #120]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
 8007826:	42a3      	cmp	r3, r4
 8007828:	da26      	bge.n	8007878 <R3_2_GetPhaseCurrents+0x13c>
        Iab->a = -INT16_MAX;
 800782a:	800c      	strh	r4, [r1, #0]
 800782c:	f248 0301 	movw	r3, #32769	@ 0x8001
 8007830:	46a4      	mov	ip, r4
 8007832:	e7e1      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
      else  if ( Aux < -INT16_MAX )
 8007834:	4d1a      	ldr	r5, [pc, #104]	@ (80078a0 <R3_2_GetPhaseCurrents+0x164>)
 8007836:	42aa      	cmp	r2, r5
 8007838:	da27      	bge.n	800788a <R3_2_GetPhaseCurrents+0x14e>
        Iab->b = -INT16_MAX;
 800783a:	804d      	strh	r5, [r1, #2]
 800783c:	f248 0201 	movw	r2, #32769	@ 0x8001
 8007840:	e7da      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
      else  if ( Aux > INT16_MAX )
 8007842:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8007846:	db0c      	blt.n	8007862 <R3_2_GetPhaseCurrents+0x126>
        Iab->b = INT16_MAX;
 8007848:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 800784c:	461a      	mov	r2, r3
 800784e:	804b      	strh	r3, [r1, #2]
 8007850:	4615      	mov	r5, r2
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007852:	fa1f f38c 	uxth.w	r3, ip
 8007856:	e7cf      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
 8007858:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800785c:	4614      	mov	r4, r2
 800785e:	4615      	mov	r5, r2
 8007860:	e7bf      	b.n	80077e2 <R3_2_GetPhaseCurrents+0xa6>
        Iab->b = ( int16_t )Aux;
 8007862:	b215      	sxth	r5, r2
 8007864:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007866:	fa1f f38c 	uxth.w	r3, ip
 800786a:	b292      	uxth	r2, r2
 800786c:	e7c4      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
 800786e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8007872:	461c      	mov	r4, r3
 8007874:	469c      	mov	ip, r3
 8007876:	e79d      	b.n	80077b4 <R3_2_GetPhaseCurrents+0x78>
        Iab->a = ( int16_t )Aux;
 8007878:	fa0f fc83 	sxth.w	ip, r3
 800787c:	f8a1 c000 	strh.w	ip, [r1]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 8007880:	b29b      	uxth	r3, r3
 8007882:	e7b9      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
 8007884:	f647 7cff 	movw	ip, #32767	@ 0x7fff
 8007888:	e77c      	b.n	8007784 <R3_2_GetPhaseCurrents+0x48>
        Iab->b = ( int16_t )Aux;
 800788a:	b215      	sxth	r5, r2
 800788c:	804d      	strh	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800788e:	b292      	uxth	r2, r2
 8007890:	e7b2      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
  pHandle->_Super.Ia = Iab->a;
 8007892:	f9b1 c000 	ldrsh.w	ip, [r1]
  pHandle->_Super.Ib = Iab->b;
 8007896:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
  pHandle->_Super.Ic = -Iab->a - Iab->b;
 800789a:	880b      	ldrh	r3, [r1, #0]
 800789c:	884a      	ldrh	r2, [r1, #2]
 800789e:	e7ab      	b.n	80077f8 <R3_2_GetPhaseCurrents+0xbc>
 80078a0:	ffff8001 	.word	0xffff8001

080078a4 <R3_2_SetADCSampPointPolarization>:
 *         And call the WriteTIMRegisters method.
 * @param  pHandle: handler of the current instance of the PWM component
 * @retval none
 */
uint16_t R3_2_SetADCSampPointPolarization( PWMC_Handle_t * pHdl )
{
 80078a4:	b410      	push	{r4}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80078a6:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 80078a8:	f890 406d 	ldrb.w	r4, [r0, #109]	@ 0x6d
 80078ac:	f880 403a 	strb.w	r4, [r0, #58]	@ 0x3a
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80078b0:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80078b4:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 80078b6:	8e44      	ldrh	r4, [r0, #50]	@ 0x32
  WRITE_REG(TIMx->CCR1, CompareValue);
 80078b8:	635c      	str	r4, [r3, #52]	@ 0x34
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80078ba:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 80078bc:	8e84      	ldrh	r4, [r0, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 80078be:	8ec0      	ldrh	r0, [r0, #54]	@ 0x36
  WRITE_REG(TIMx->CCR2, CompareValue);
 80078c0:	639c      	str	r4, [r3, #56]	@ 0x38
  return R3_2_WriteTIMRegisters( &pHandle->_Super, ( pHandle->Half_PWMPeriod - (uint16_t) 1 ) );
 80078c2:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 80078c4:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 80078c6:	641a      	str	r2, [r3, #64]	@ 0x40
  LL_TIM_OC_SetCompareCH4( TIMx, (uint32_t) SamplingPoint );

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80078c8:	4904      	ldr	r1, [pc, #16]	@ (80078dc <R3_2_SetADCSampPointPolarization+0x38>)
 80078ca:	685b      	ldr	r3, [r3, #4]
}
 80078cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 80078d0:	420b      	tst	r3, r1
}
 80078d2:	bf14      	ite	ne
 80078d4:	2001      	movne	r0, #1
 80078d6:	2000      	moveq	r0, #0
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	02000070 	.word	0x02000070

080078e0 <R3_2_SetADCSampPointSectX>:
{
 80078e0:	b530      	push	{r4, r5, lr}
   if ( ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) > pHandle->pParams_str->Tafter )
 80078e2:	8f83      	ldrh	r3, [r0, #60]	@ 0x3c
 80078e4:	f8b0 e068 	ldrh.w	lr, [r0, #104]	@ 0x68
 80078e8:	6f41      	ldr	r1, [r0, #116]	@ 0x74
 80078ea:	ebae 0203 	sub.w	r2, lr, r3
 80078ee:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	@ 0xb2
 80078f2:	b292      	uxth	r2, r2
 80078f4:	42a2      	cmp	r2, r4
 80078f6:	d914      	bls.n	8007922 <R3_2_SetADCSampPointSectX+0x42>
    pHandle->_Super.Sector = SECTOR_5;
 80078f8:	2204      	movs	r2, #4
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 80078fa:	f10e 33ff 	add.w	r3, lr, #4294967295	@ 0xffffffff
    pHandle->_Super.Sector = SECTOR_5;
 80078fe:	f880 203a 	strb.w	r2, [r0, #58]	@ 0x3a
    SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t) 1;
 8007902:	b29b      	uxth	r3, r3
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007904:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1 ( TIMx, (uint32_t) pHandle->_Super.CntPhA );
 8007906:	8e45      	ldrh	r5, [r0, #50]	@ 0x32
  LL_TIM_OC_SetCompareCH2 ( TIMx, (uint32_t) pHandle->_Super.CntPhB );
 8007908:	8e84      	ldrh	r4, [r0, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH3 ( TIMx, (uint32_t) pHandle->_Super.CntPhC );
 800790a:	8ec1      	ldrh	r1, [r0, #54]	@ 0x36
  WRITE_REG(TIMx->CCR1, CompareValue);
 800790c:	6355      	str	r5, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800790e:	6394      	str	r4, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007910:	63d1      	str	r1, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007912:	6413      	str	r3, [r2, #64]	@ 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8007914:	6852      	ldr	r2, [r2, #4]
 8007916:	4b10      	ldr	r3, [pc, #64]	@ (8007958 <R3_2_SetADCSampPointSectX+0x78>)
 8007918:	421a      	tst	r2, r3
}
 800791a:	bf14      	ite	ne
 800791c:	2001      	movne	r0, #1
 800791e:	2000      	moveq	r0, #0
 8007920:	bd30      	pop	{r4, r5, pc}
    DeltaDuty = ( uint16_t )( pHdl->lowDuty - pHdl->midDuty );
 8007922:	f8b0 c03e 	ldrh.w	ip, [r0, #62]	@ 0x3e
 8007926:	eba3 0c0c 	sub.w	ip, r3, ip
    if ( DeltaDuty > ( uint16_t )( pHandle->Half_PWMPeriod - pHdl->lowDuty ) * 2u )
 800792a:	fa1f fc8c 	uxth.w	ip, ip
 800792e:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 8007932:	d904      	bls.n	800793e <R3_2_SetADCSampPointSectX+0x5e>
      SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 8007934:	f8b1 20b4 	ldrh.w	r2, [r1, #180]	@ 0xb4
 8007938:	1a9b      	subs	r3, r3, r2
 800793a:	b29b      	uxth	r3, r3
 800793c:	e7e2      	b.n	8007904 <R3_2_SetADCSampPointSectX+0x24>
      SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 800793e:	4423      	add	r3, r4
 8007940:	b29b      	uxth	r3, r3
      if ( SamplingPoint >= pHandle->Half_PWMPeriod )
 8007942:	459e      	cmp	lr, r3
 8007944:	d8de      	bhi.n	8007904 <R3_2_SetADCSampPointSectX+0x24>
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8007946:	43db      	mvns	r3, r3
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8007948:	f44f 7280 	mov.w	r2, #256	@ 0x100
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 800794c:	eb03 034e 	add.w	r3, r3, lr, lsl #1
        pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_FALLING;
 8007950:	f8a0 206a 	strh.w	r2, [r0, #106]	@ 0x6a
        SamplingPoint = ( 2u * pHandle->Half_PWMPeriod ) - SamplingPoint - (uint16_t) 1;
 8007954:	b29b      	uxth	r3, r3
 8007956:	e7d5      	b.n	8007904 <R3_2_SetADCSampPointSectX+0x24>
 8007958:	02000070 	.word	0x02000070

0800795c <R3_2_HFCurrentsPolarizationAB>:
  *         the offset computation.
  * @param  pHdl Pointer on the target component instance
  * @retval It always returns {0,0} in Curr_Components format
  */
static void R3_2_HFCurrentsPolarizationAB( PWMC_Handle_t * pHdl, ab_t * Iab )
{
 800795c:	b430      	push	{r4, r5}
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 800795e:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 8007960:	f890 406d 	ldrb.w	r4, [r0, #109]	@ 0x6d
 8007964:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 8007966:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800796a:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 800796c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  uint32_t ADCDataReg1 = *pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector];
 800796e:	6824      	ldr	r4, [r4, #0]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 8007970:	681d      	ldr	r5, [r3, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007972:	6853      	ldr	r3, [r2, #4]
 8007974:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800797c:	6053      	str	r3, [r2, #4]
   
  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 800797e:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
 8007982:	2b0f      	cmp	r3, #15
 8007984:	d80b      	bhi.n	800799e <R3_2_HFCurrentsPolarizationAB+0x42>
  {
    pHandle-> PhaseAOffset += ADCDataReg1;
 8007986:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007988:	6e02      	ldr	r2, [r0, #96]	@ 0x60
    pHandle-> PhaseAOffset += ADCDataReg1;
 800798a:	441c      	add	r4, r3
    pHandle->PolarizationCounter++;
 800798c:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007990:	442a      	add	r2, r5
    pHandle->PolarizationCounter++;
 8007992:	3301      	adds	r3, #1
    pHandle-> PhaseBOffset += ADCDataReg2;
 8007994:	e9c0 4217 	strd	r4, r2, [r0, #92]	@ 0x5c
    pHandle->PolarizationCounter++;
 8007998:	b2db      	uxtb	r3, r3
 800799a:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 800799e:	2300      	movs	r3, #0
  Iab->b = 0;
}
 80079a0:	bc30      	pop	{r4, r5}
  Iab->a = 0;
 80079a2:	600b      	str	r3, [r1, #0]
}
 80079a4:	4770      	bx	lr
 80079a6:	bf00      	nop

080079a8 <R3_2_HFCurrentsPolarizationC>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80079a8:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 80079aa:	f890 c06d 	ldrb.w	ip, [r0, #109]	@ 0x6d
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80079ae:	689a      	ldr	r2, [r3, #8]
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 80079b0:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 80079b4:	b410      	push	{r4}
  uint32_t ADCDataReg2 = *pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector];
 80079b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079b8:	681c      	ldr	r4, [r3, #0]
 80079ba:	6853      	ldr	r3, [r2, #4]
 80079bc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80079c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079c4:	6053      	str	r3, [r2, #4]

  /* disable ADC trigger source */
  //LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4);
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  if ( pHandle->PolarizationCounter < NB_CONVERSIONS )
 80079c6:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
 80079ca:	2b0f      	cmp	r3, #15
 80079cc:	d808      	bhi.n	80079e0 <R3_2_HFCurrentsPolarizationC+0x38>
  {
    /* Phase C is read from SECTOR_1, second value */
    pHandle-> PhaseCOffset += ADCDataReg2;    
    pHandle->PolarizationCounter++;
 80079ce:	f890 306c 	ldrb.w	r3, [r0, #108]	@ 0x6c
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80079d2:	6e42      	ldr	r2, [r0, #100]	@ 0x64
    pHandle->PolarizationCounter++;
 80079d4:	3301      	adds	r3, #1
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80079d6:	4422      	add	r2, r4
    pHandle->PolarizationCounter++;
 80079d8:	b2db      	uxtb	r3, r3
    pHandle-> PhaseCOffset += ADCDataReg2;    
 80079da:	6642      	str	r2, [r0, #100]	@ 0x64
    pHandle->PolarizationCounter++;
 80079dc:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c
  }

  /* during offset calibration no current is flowing in the phases */
  Iab->a = 0;
 80079e0:	2300      	movs	r3, #0
  Iab->b = 0;
}
 80079e2:	f85d 4b04 	ldr.w	r4, [sp], #4
  Iab->a = 0;
 80079e6:	600b      	str	r3, [r1, #0]
}
 80079e8:	4770      	bx	lr
 80079ea:	bf00      	nop

080079ec <R3_2_TurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80079ec:	6f41      	ldr	r1, [r0, #116]	@ 0x74

  pHandle->_Super.TurnOnLowSidesAction = true;
 80079ee:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80079f2:	688a      	ldr	r2, [r1, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80079f4:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 80079f8:	2300      	movs	r3, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80079fa:	f06f 0001 	mvn.w	r0, #1
 80079fe:	6110      	str	r0, [r2, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007a00:	6353      	str	r3, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007a02:	6393      	str	r3, [r2, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007a04:	63d3      	str	r3, [r2, #60]	@ 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007a06:	6913      	ldr	r3, [r2, #16]
 8007a08:	07db      	lsls	r3, r3, #31
 8007a0a:	d5fc      	bpl.n	8007a06 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007a0c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8007a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a12:	6453      	str	r3, [r2, #68]	@ 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007a14:	f891 30ba 	ldrb.w	r3, [r1, #186]	@ 0xba
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d000      	beq.n	8007a1e <R3_2_TurnOnLowSides+0x32>
 8007a1c:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007a1e:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
{
 8007a22:	b410      	push	{r4}
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007a24:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007a26:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007a2a:	6194      	str	r4, [r2, #24]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007a2c:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007a30:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	@ 0xb0
 8007a34:	6184      	str	r4, [r0, #24]
  }
  return;
}
 8007a36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a3a:	619a      	str	r2, [r3, #24]
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop

08007a40 <R3_2_SwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007a40:	6f41      	ldr	r1, [r0, #116]	@ 0x74
  pHandle->ADCRegularLocked=true; 

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 8007a42:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007a46:	688b      	ldr	r3, [r1, #8]
  pHandle->ADCRegularLocked=true; 
 8007a48:	f04f 0c01 	mov.w	ip, #1
{
 8007a4c:	b4f0      	push	{r4, r5, r6, r7}
  pHandle->ADCRegularLocked=true; 
 8007a4e:	f880 c078 	strb.w	ip, [r0, #120]	@ 0x78
  pHandle->_Super.TurnOnLowSidesAction = false;
 8007a52:	f04f 0c00 	mov.w	ip, #0
 8007a56:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
 8007a5a:	0850      	lsrs	r0, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007a5c:	6358      	str	r0, [r3, #52]	@ 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t) pHandle->Half_PWMPeriod / (uint32_t) 2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t) pHandle->Half_PWMPeriod - (uint32_t) 5));
 8007a5e:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 8007a60:	6398      	str	r0, [r3, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8007a62:	63d8      	str	r0, [r3, #60]	@ 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007a64:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007a68:	641a      	str	r2, [r3, #64]	@ 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007a6a:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007a6c:	691a      	ldr	r2, [r3, #16]
 8007a6e:	07d2      	lsls	r2, r2, #31
 8007a70:	d5fc      	bpl.n	8007a6c <R3_2_SwitchOnPWM+0x2c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007a72:	f06f 0201 	mvn.w	r2, #1
 8007a76:	611a      	str	r2, [r3, #16]
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 8007a78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a7a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a7e:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007a80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a86:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs ( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007a88:	f891 20ba 	ldrb.w	r2, [r1, #186]	@ 0xba
 8007a8c:	2a02      	cmp	r2, #2
 8007a8e:	d008      	beq.n	8007aa2 <R3_2_SwitchOnPWM+0x62>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007a90:	f06f 0201 	mvn.w	r2, #1
 8007a94:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE( TIMx );
}
 8007a9c:	bcf0      	pop	{r4, r5, r6, r7}
 8007a9e:	60da      	str	r2, [r3, #12]
 8007aa0:	4770      	bx	lr
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8007aa2:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007aa4:	6a0f      	ldr	r7, [r1, #32]
 8007aa6:	f8b1 c0ac 	ldrh.w	ip, [r1, #172]	@ 0xac
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007aaa:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 8007aac:	f8b1 60ae 	ldrh.w	r6, [r1, #174]	@ 0xae
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007ab0:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 8007ab2:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8007ab6:	f240 5255 	movw	r2, #1365	@ 0x555
 8007aba:	4210      	tst	r0, r2
 8007abc:	d004      	beq.n	8007ac8 <R3_2_SwitchOnPWM+0x88>
 8007abe:	f8c7 c018 	str.w	ip, [r7, #24]
 8007ac2:	61ae      	str	r6, [r5, #24]
 8007ac4:	61a1      	str	r1, [r4, #24]
}
 8007ac6:	e7e3      	b.n	8007a90 <R3_2_SwitchOnPWM+0x50>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8007ac8:	f8c7 c028 	str.w	ip, [r7, #40]	@ 0x28
 8007acc:	62ae      	str	r6, [r5, #40]	@ 0x28
 8007ace:	62a1      	str	r1, [r4, #40]	@ 0x28
}
 8007ad0:	e7de      	b.n	8007a90 <R3_2_SwitchOnPWM+0x50>
 8007ad2:	bf00      	nop

08007ad4 <R3_2_SwitchOffPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007ad4:	6f41      	ldr	r1, [r0, #116]	@ 0x74
 8007ad6:	688a      	ldr	r2, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007ad8:	68d3      	ldr	r3, [r2, #12]
 8007ada:	f023 0301 	bic.w	r3, r3, #1
 8007ade:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007ae0:	6c53      	ldr	r3, [r2, #68]	@ 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE( TIMx );

  pHandle->_Super.TurnOnLowSidesAction = false;
 8007ae2:	f04f 0c00 	mov.w	ip, #0
 8007ae6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007aea:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
 8007aee:	6453      	str	r3, [r2, #68]	@ 0x44
  
  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs( TIMx );
  if ( pHandle->BrakeActionLock == true )
 8007af0:	f890 3070 	ldrb.w	r3, [r0, #112]	@ 0x70
 8007af4:	b91b      	cbnz	r3, 8007afe <R3_2_SwitchOffPWM+0x2a>
  {
  }
  else
  {
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007af6:	f891 30ba 	ldrb.w	r3, [r1, #186]	@ 0xba
 8007afa:	2b02      	cmp	r3, #2
 8007afc:	d00c      	beq.n	8007b18 <R3_2_SwitchOffPWM+0x44>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007afe:	f06f 0301 	mvn.w	r3, #1
 8007b02:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007b04:	6913      	ldr	r3, [r2, #16]
 8007b06:	07db      	lsls	r3, r3, #31
 8007b08:	d5fc      	bpl.n	8007b04 <R3_2_SwitchOffPWM+0x30>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b0a:	f06f 0101 	mvn.w	r1, #1
  while ( LL_TIM_IsActiveFlag_UPDATE( TIMx ) == 0u )
  {}
  LL_TIM_ClearFlag_UPDATE( TIMx );
 
 /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked=false; 
 8007b0e:	2300      	movs	r3, #0
 8007b10:	6111      	str	r1, [r2, #16]
 8007b12:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
 8007b16:	4770      	bx	lr
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007b18:	6a0b      	ldr	r3, [r1, #32]
{
 8007b1a:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007b1c:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 8007b20:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007b22:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8007b24:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
 8007b28:	629c      	str	r4, [r3, #40]	@ 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007b2a:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8007b2c:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
 8007b30:	6299      	str	r1, [r3, #40]	@ 0x28
 8007b32:	f06f 0301 	mvn.w	r3, #1
 8007b36:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007b38:	6913      	ldr	r3, [r2, #16]
 8007b3a:	07d9      	lsls	r1, r3, #31
 8007b3c:	d5fc      	bpl.n	8007b38 <R3_2_SwitchOffPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007b3e:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked=false; 
 8007b42:	2300      	movs	r3, #0
 8007b44:	6111      	str	r1, [r2, #16]
}
 8007b46:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked=false; 
 8007b4a:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
}
 8007b4e:	4770      	bx	lr

08007b50 <R3_2_RLGetPhaseCurrents>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007b50:	6f42      	ldr	r2, [r0, #116]	@ 0x74
{
 8007b52:	b410      	push	{r4}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007b54:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007b56:	6863      	ldr	r3, [r4, #4]
 8007b58:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007b5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b60:	6063      	str	r3, [r4, #4]
  int32_t wAux;

  /* disable ADC trigger source */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8007b62:	f890 403a 	ldrb.w	r4, [r0, #58]	@ 0x3a
 8007b66:	6e03      	ldr	r3, [r0, #96]	@ 0x60
  else
  {
    wAux = -INT16_MAX;
  }

  pStator_Currents->a = (int16_t)wAux;
 8007b68:	480b      	ldr	r0, [pc, #44]	@ (8007b98 <R3_2_RLGetPhaseCurrents+0x48>)
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8007b6a:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8007b6e:	6e54      	ldr	r4, [r2, #100]	@ 0x64
 8007b70:	6824      	ldr	r4, [r4, #0]
    if ( wAux < INT16_MAX )
 8007b72:	f647 72ff 	movw	r2, #32767	@ 0x7fff
  wAux = (int32_t)( pHandle->PhaseBOffset ) - (int32_t) *pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]; 
 8007b76:	1b1b      	subs	r3, r3, r4
    if ( wAux < INT16_MAX )
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	bfa8      	it	ge
 8007b7c:	4613      	movge	r3, r2
  pStator_Currents->a = (int16_t)wAux;
 8007b7e:	4283      	cmp	r3, r0
 8007b80:	bfb8      	it	lt
 8007b82:	4603      	movlt	r3, r0
 8007b84:	b21b      	sxth	r3, r3
 8007b86:	2200      	movs	r2, #0
 8007b88:	f363 020f 	bfi	r2, r3, #0, #16
 8007b8c:	f363 421f 	bfi	r2, r3, #16, #16
  pStator_Currents->b = (int16_t)wAux;
}
 8007b90:	f85d 4b04 	ldr.w	r4, [sp], #4
  pStator_Currents->a = (int16_t)wAux;
 8007b94:	600a      	str	r2, [r1, #0]
}
 8007b96:	4770      	bx	lr
 8007b98:	ffff8001 	.word	0xffff8001

08007b9c <R3_2_RLTurnOnLowSides>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007b9c:	6f41      	ldr	r1, [r0, #116]	@ 0x74

  pHandle->ADCRegularLocked=true;
 8007b9e:	2301      	movs	r3, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007ba0:	688a      	ldr	r2, [r1, #8]
{
 8007ba2:	b410      	push	{r4}
  pHandle->ADCRegularLocked=true;
 8007ba4:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007ba8:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007baa:	f06f 0301 	mvn.w	r3, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007bae:	6354      	str	r4, [r2, #52]	@ 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007bb0:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007bb2:	6913      	ldr	r3, [r2, #16]
 8007bb4:	07db      	lsls	r3, r3, #31
 8007bb6:	d5fc      	bpl.n	8007bb2 <R3_2_RLTurnOnLowSides+0x16>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007bb8:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8007bba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bbe:	6453      	str	r3, [r2, #68]	@ 0x44
  {}

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007bc0:	f891 30ba 	ldrb.w	r3, [r1, #186]	@ 0xba
 8007bc4:	2b02      	cmp	r3, #2
 8007bc6:	d10b      	bne.n	8007be0 <R3_2_RLTurnOnLowSides+0x44>
  {
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007bc8:	e9d1 2008 	ldrd	r2, r0, [r1, #32]
    LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007bcc:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	@ 0xac
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007bd0:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007bd2:	6194      	str	r4, [r2, #24]
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007bd4:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	@ 0xae
    LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007bd8:	f8b1 20b0 	ldrh.w	r2, [r1, #176]	@ 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 8007bdc:	6284      	str	r4, [r0, #40]	@ 0x28
 8007bde:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  return;
}
 8007be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop

08007be8 <R3_2_RLSwitchOnPWM>:
#endif /* __ICCARM__ */
  PWMC_R3_2_Handle_t * pHandle = ( PWMC_R3_2_Handle_t * )pHdl;
#if defined (__ICCARM__)
  #pragma cstat_restore = "MISRAC2012-Rule-11.3"
#endif /* __ICCARM__ */
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007be8:	6f41      	ldr	r1, [r0, #116]	@ 0x74
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;

  pHandle->ADCRegularLocked=true;
 8007bea:	2201      	movs	r2, #1
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007bec:	688b      	ldr	r3, [r1, #8]
{
 8007bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8007bf2:	e9d1 5400 	ldrd	r5, r4, [r1]
  pHandle->ADCRegularLocked=true;
 8007bf6:	f880 2078 	strb.w	r2, [r0, #120]	@ 0x78
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007bfa:	f06f 0201 	mvn.w	r2, #1
 8007bfe:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007c00:	691a      	ldr	r2, [r3, #16]
 8007c02:	07d6      	lsls	r6, r2, #31
 8007c04:	d5fc      	bpl.n	8007c00 <R3_2_RLSwitchOnPWM+0x18>
  {}
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE( TIMx );

  LL_TIM_OC_SetCompareCH1( TIMx, 1u );
  LL_TIM_OC_SetCompareCH4( TIMx, ( pHandle->Half_PWMPeriod ) - 5u );
 8007c06:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007c0a:	f06f 0601 	mvn.w	r6, #1
 8007c0e:	611e      	str	r6, [r3, #16]
 8007c10:	3a05      	subs	r2, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 8007c12:	2601      	movs	r6, #1
 8007c14:	635e      	str	r6, [r3, #52]	@ 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 8007c16:	641a      	str	r2, [r3, #64]	@ 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007c18:	691a      	ldr	r2, [r3, #16]
 8007c1a:	07d2      	lsls	r2, r2, #31
 8007c1c:	d5fc      	bpl.n	8007c18 <R3_2_RLSwitchOnPWM+0x30>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007c1e:	68da      	ldr	r2, [r3, #12]
 8007c20:	f042 0201 	orr.w	r2, r2, #1
 8007c24:	60da      	str	r2, [r3, #12]

  /* enable TIMx update interrupt*/
  LL_TIM_EnableIT_UPDATE( TIMx );
  
  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 8007c26:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8007c2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c30:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c34:	645a      	str	r2, [r3, #68]	@ 0x44
  LL_TIM_EnableAllOutputs( TIMx );

  if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8007c36:	f891 20ba 	ldrb.w	r2, [r1, #186]	@ 0xba
 8007c3a:	2a02      	cmp	r2, #2
 8007c3c:	d117      	bne.n	8007c6e <R3_2_RLSwitchOnPWM+0x86>
  {
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8007c3e:	6a1a      	ldr	r2, [r3, #32]
    {
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007c40:	f8d1 e020 	ldr.w	lr, [r1, #32]
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007c44:	6a4f      	ldr	r7, [r1, #36]	@ 0x24
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007c46:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8007c48:	f8b1 80ac 	ldrh.w	r8, [r1, #172]	@ 0xac
      LL_GPIO_SetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8007c4c:	f8b1 c0ae 	ldrh.w	ip, [r1, #174]	@ 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8007c50:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	@ 0xb0
    if ( ( TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0u )
 8007c54:	f240 5355 	movw	r3, #1365	@ 0x555
 8007c58:	421a      	tst	r2, r3
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007c5a:	bf15      	itete	ne
 8007c5c:	f8ce 8018 	strne.w	r8, [lr, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007c60:	f8ce 8028 	streq.w	r8, [lr, #40]	@ 0x28
  WRITE_REG(GPIOx->BSRR, PinMask);
 8007c64:	f8c7 c018 	strne.w	ip, [r7, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 8007c68:	f8c7 c028 	streq.w	ip, [r7, #40]	@ 0x28
 8007c6c:	62b1      	str	r1, [r6, #40]	@ 0x28
    }
  }

  /* set the sector that correspond to Phase B and C sampling
   * B will be sampled by ADCx_1 */
  pHdl->Sector = SECTOR_4;
 8007c6e:	2303      	movs	r3, #3
 8007c70:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
  MODIFY_REG(ADCx->CR,
 8007c74:	68ab      	ldr	r3, [r5, #8]
 8007c76:	4a06      	ldr	r2, [pc, #24]	@ (8007c90 <R3_2_RLSwitchOnPWM+0xa8>)
 8007c78:	4013      	ands	r3, r2
 8007c7a:	f043 0308 	orr.w	r3, r3, #8
 8007c7e:	60ab      	str	r3, [r5, #8]
 8007c80:	68a3      	ldr	r3, [r4, #8]
 8007c82:	4013      	ands	r3, r2
 8007c84:	f043 0308 	orr.w	r3, r3, #8
 8007c88:	60a3      	str	r3, [r4, #8]

  LL_ADC_INJ_StartConversion( ADCx_1 );
  LL_ADC_INJ_StartConversion( ADCx_2 );

  return;
}
 8007c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c8e:	bf00      	nop
 8007c90:	7fffffc0 	.word	0x7fffffc0

08007c94 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 8007c94:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 8007c98:	b510      	push	{r4, lr}
 8007c9a:	f00c 0c3c 	and.w	ip, ip, #60	@ 0x3c
 8007c9e:	f101 0e08 	add.w	lr, r1, #8
 8007ca2:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 8007ca4:	f85e 300c 	ldr.w	r3, [lr, ip]
 8007ca8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	f84e 300c 	str.w	r3, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 8007cb6:	684a      	ldr	r2, [r1, #4]
 8007cb8:	f000 0303 	and.w	r3, r0, #3
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 8007cc0:	680a      	ldr	r2, [r1, #0]
 8007cc2:	f000 0010 	and.w	r0, r0, #16
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8007cca:	ea33 0202 	bics.w	r2, r3, r2
 8007cce:	d014      	beq.n	8007cfa <R3_2_SetAOReferenceVoltage+0x66>
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8007cd0:	4a14      	ldr	r2, [pc, #80]	@ (8007d24 <R3_2_SetAOReferenceVoltage+0x90>)
 8007cd2:	4815      	ldr	r0, [pc, #84]	@ (8007d28 <R3_2_SetAOReferenceVoltage+0x94>)
 8007cd4:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 8007cd6:	680c      	ldr	r4, [r1, #0]
 8007cd8:	fba0 0202 	umull	r0, r2, r0, r2
 8007cdc:	0cd2      	lsrs	r2, r2, #19
 8007cde:	4323      	orrs	r3, r4
 8007ce0:	00d2      	lsls	r2, r2, #3
 8007ce2:	600b      	str	r3, [r1, #0]
 8007ce4:	9200      	str	r2, [sp, #0]
    while(wait_loop_index != 0UL)
 8007ce6:	9b00      	ldr	r3, [sp, #0]
 8007ce8:	b12b      	cbz	r3, 8007cf6 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8007cea:	9b00      	ldr	r3, [sp, #0]
 8007cec:	3b01      	subs	r3, #1
 8007cee:	9300      	str	r3, [sp, #0]
    while(wait_loop_index != 0UL)
 8007cf0:	9b00      	ldr	r3, [sp, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d1f9      	bne.n	8007cea <R3_2_SetAOReferenceVoltage+0x56>
}
 8007cf6:	b002      	add	sp, #8
 8007cf8:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 8007cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8007d24 <R3_2_SetAOReferenceVoltage+0x90>)
 8007cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8007d28 <R3_2_SetAOReferenceVoltage+0x94>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	fba2 2303 	umull	r2, r3, r2, r3
 8007d04:	0cdb      	lsrs	r3, r3, #19
 8007d06:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007d0a:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8007d0c:	9b01      	ldr	r3, [sp, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0f1      	beq.n	8007cf6 <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 8007d12:	9b01      	ldr	r3, [sp, #4]
 8007d14:	3b01      	subs	r3, #1
 8007d16:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8007d18:	9b01      	ldr	r3, [sp, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1f9      	bne.n	8007d12 <R3_2_SetAOReferenceVoltage+0x7e>
}
 8007d1e:	b002      	add	sp, #8
 8007d20:	bd10      	pop	{r4, pc}
 8007d22:	bf00      	nop
 8007d24:	20000694 	.word	0x20000694
 8007d28:	431bde83 	.word	0x431bde83

08007d2c <R3_2_Init>:
{
 8007d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 8007d30:	6f44      	ldr	r4, [r0, #116]	@ 0x74
  ADC_TypeDef * ADCx_1 = pHandle->pParams_str->ADCx_1;
 8007d32:	6827      	ldr	r7, [r4, #0]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8007d34:	6866      	ldr	r6, [r4, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007d36:	687a      	ldr	r2, [r7, #4]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007d38:	68a5      	ldr	r5, [r4, #8]
  COMP_TypeDef * COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 8007d3a:	f8d4 b014 	ldr.w	fp, [r4, #20]
{
 8007d3e:	4680      	mov	r8, r0
  DAC_TypeDef * DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8007d40:	e9d4 c00b 	ldrd	ip, r0, [r4, #44]	@ 0x2c
{
 8007d44:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007d46:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007d4a:	f022 0204 	bic.w	r2, r2, #4
  DAC_TypeDef * DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 8007d4e:	9000      	str	r0, [sp, #0]
  DAC_TypeDef * DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 8007d50:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8007d52:	9001      	str	r0, [sp, #4]
  COMP_TypeDef * COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 8007d54:	e9d4 1303 	ldrd	r1, r3, [r4, #12]
  DAC_TypeDef * DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 8007d58:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8007d5a:	9002      	str	r0, [sp, #8]
  COMP_TypeDef * COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 8007d5c:	e9d4 a906 	ldrd	sl, r9, [r4, #24]
 8007d60:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007d62:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007d66:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007d68:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007d6a:	f022 0220 	bic.w	r2, r2, #32
 8007d6e:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007d70:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8007d72:	6872      	ldr	r2, [r6, #4]
 8007d74:	f022 0204 	bic.w	r2, r2, #4
 8007d78:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8007d7a:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8007d7e:	6872      	ldr	r2, [r6, #4]
 8007d80:	f022 0220 	bic.w	r2, r2, #32
 8007d84:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8007d86:	6030      	str	r0, [r6, #0]
    if ( TIMx == TIM1 )
 8007d88:	4a87      	ldr	r2, [pc, #540]	@ (8007fa8 <R3_2_Init+0x27c>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 8007d8a:	4888      	ldr	r0, [pc, #544]	@ (8007fac <R3_2_Init+0x280>)
 8007d8c:	4295      	cmp	r5, r2
 8007d8e:	6902      	ldr	r2, [r0, #16]
 8007d90:	bf0c      	ite	eq
 8007d92:	f442 6200 	orreq.w	r2, r2, #2048	@ 0x800
 8007d96:	f442 5200 	orrne.w	r2, r2, #8192	@ 0x2000
 8007d9a:	6102      	str	r2, [r0, #16]
    if ( OPAMPParams != NULL )
 8007d9c:	b189      	cbz	r1, 8007dc2 <R3_2_Init+0x96>
     if (OPAMPParams -> OPAMPx_1 != NULL ) 
 8007d9e:	680a      	ldr	r2, [r1, #0]
 8007da0:	b11a      	cbz	r2, 8007daa <R3_2_Init+0x7e>
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8007da2:	6810      	ldr	r0, [r2, #0]
 8007da4:	f040 0001 	orr.w	r0, r0, #1
 8007da8:	6010      	str	r0, [r2, #0]
     if (OPAMPParams -> OPAMPx_2 != NULL ) 
 8007daa:	684a      	ldr	r2, [r1, #4]
 8007dac:	b11a      	cbz	r2, 8007db6 <R3_2_Init+0x8a>
 8007dae:	6810      	ldr	r0, [r2, #0]
 8007db0:	f040 0001 	orr.w	r0, r0, #1
 8007db4:	6010      	str	r0, [r2, #0]
     if (OPAMPParams -> OPAMPx_3 != NULL ) 
 8007db6:	688a      	ldr	r2, [r1, #8]
 8007db8:	b11a      	cbz	r2, 8007dc2 <R3_2_Init+0x96>
 8007dba:	6811      	ldr	r1, [r2, #0]
 8007dbc:	f041 0101 	orr.w	r1, r1, #1
 8007dc0:	6011      	str	r1, [r2, #0]
    if ( COMP_OCPAx != NULL )
 8007dc2:	b1b3      	cbz	r3, 8007df2 <R3_2_Init+0xc6>
      if (( pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE ) && (DAC_OCPAx != MC_NULL))
 8007dc4:	f894 20bd 	ldrb.w	r2, [r4, #189]	@ 0xbd
 8007dc8:	2a01      	cmp	r2, #1
 8007dca:	d00a      	beq.n	8007de2 <R3_2_Init+0xb6>
 8007dcc:	f1bc 0f00 	cmp.w	ip, #0
 8007dd0:	d007      	beq.n	8007de2 <R3_2_Init+0xb6>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx, ( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 8007dd2:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	@ 0xb6
 8007dd6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8007dd8:	9303      	str	r3, [sp, #12]
 8007dda:	4661      	mov	r1, ip
 8007ddc:	f7ff ff5a 	bl	8007c94 <R3_2_SetAOReferenceVoltage>
 8007de0:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	f042 0201 	orr.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8007df0:	601a      	str	r2, [r3, #0]
    if ( COMP_OCPBx != NULL )
 8007df2:	f1bb 0f00 	cmp.w	fp, #0
 8007df6:	d017      	beq.n	8007e28 <R3_2_Init+0xfc>
      if (( pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE ) && (DAC_OCPBx != MC_NULL))
 8007df8:	f894 30be 	ldrb.w	r3, [r4, #190]	@ 0xbe
 8007dfc:	2b01      	cmp	r3, #1
 8007dfe:	d007      	beq.n	8007e10 <R3_2_Init+0xe4>
 8007e00:	9b00      	ldr	r3, [sp, #0]
 8007e02:	b12b      	cbz	r3, 8007e10 <R3_2_Init+0xe4>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 8007e04:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	@ 0xb6
 8007e08:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	f7ff ff42 	bl	8007c94 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007e10:	f8db 3000 	ldr.w	r3, [fp]
 8007e14:	f043 0301 	orr.w	r3, r3, #1
 8007e18:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007e1c:	f8db 3000 	ldr.w	r3, [fp]
 8007e20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e24:	f8cb 3000 	str.w	r3, [fp]
    if ( COMP_OCPCx != NULL )
 8007e28:	f1ba 0f00 	cmp.w	sl, #0
 8007e2c:	d017      	beq.n	8007e5e <R3_2_Init+0x132>
      if (( pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE )  && (DAC_OCPCx != MC_NULL))
 8007e2e:	f894 30bf 	ldrb.w	r3, [r4, #191]	@ 0xbf
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d007      	beq.n	8007e46 <R3_2_Init+0x11a>
 8007e36:	9b01      	ldr	r3, [sp, #4]
 8007e38:	b12b      	cbz	r3, 8007e46 <R3_2_Init+0x11a>
        R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,( uint16_t )( pHandle->pParams_str->DAC_OCP_Threshold ) );
 8007e3a:	f8b4 20b6 	ldrh.w	r2, [r4, #182]	@ 0xb6
 8007e3e:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8007e40:	4619      	mov	r1, r3
 8007e42:	f7ff ff27 	bl	8007c94 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007e46:	f8da 3000 	ldr.w	r3, [sl]
 8007e4a:	f043 0301 	orr.w	r3, r3, #1
 8007e4e:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007e52:	f8da 3000 	ldr.w	r3, [sl]
 8007e56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e5a:	f8ca 3000 	str.w	r3, [sl]
    if ( COMP_OVPx != NULL )
 8007e5e:	f1b9 0f00 	cmp.w	r9, #0
 8007e62:	d017      	beq.n	8007e94 <R3_2_Init+0x168>
      if (( pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE ) && (DAC_OVPx != MC_NULL))
 8007e64:	f894 30c0 	ldrb.w	r3, [r4, #192]	@ 0xc0
 8007e68:	2b01      	cmp	r3, #1
 8007e6a:	d007      	beq.n	8007e7c <R3_2_Init+0x150>
 8007e6c:	9b02      	ldr	r3, [sp, #8]
 8007e6e:	b12b      	cbz	r3, 8007e7c <R3_2_Init+0x150>
          R3_2_SetAOReferenceVoltage( pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,( uint16_t )( pHandle->pParams_str->DAC_OVP_Threshold ) );
 8007e70:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	@ 0xb8
 8007e74:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8007e76:	4619      	mov	r1, r3
 8007e78:	f7ff ff0c 	bl	8007c94 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 8007e7c:	f8d9 3000 	ldr.w	r3, [r9]
 8007e80:	f043 0301 	orr.w	r3, r3, #1
 8007e84:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 8007e88:	f8d9 3000 	ldr.w	r3, [r9]
 8007e8c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e90:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	07d8      	lsls	r0, r3, #31
 8007e98:	d555      	bpl.n	8007f46 <R3_2_Init+0x21a>
 8007e9a:	68b3      	ldr	r3, [r6, #8]
 8007e9c:	07d9      	lsls	r1, r3, #31
 8007e9e:	d54e      	bpl.n	8007f3e <R3_2_Init+0x212>
  volatile uint32_t Brk2Timeout = 1000;
 8007ea0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007ea4:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007ea6:	682b      	ldr	r3, [r5, #0]
 8007ea8:	f023 0301 	bic.w	r3, r3, #1
 8007eac:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8007eae:	686b      	ldr	r3, [r5, #4]
 8007eb0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eb8:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007eba:	69ab      	ldr	r3, [r5, #24]
 8007ebc:	f043 0308 	orr.w	r3, r3, #8
 8007ec0:	61ab      	str	r3, [r5, #24]
 8007ec2:	69ab      	ldr	r3, [r5, #24]
 8007ec4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007ec8:	61ab      	str	r3, [r5, #24]
 8007eca:	69eb      	ldr	r3, [r5, #28]
 8007ecc:	f043 0308 	orr.w	r3, r3, #8
 8007ed0:	61eb      	str	r3, [r5, #28]
 8007ed2:	69eb      	ldr	r3, [r5, #28]
 8007ed4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007ed8:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007eda:	696b      	ldr	r3, [r5, #20]
 8007edc:	f043 0301 	orr.w	r3, r3, #1
 8007ee0:	616b      	str	r3, [r5, #20]
  if ( pHandle->pParams_str->FreqRatio == 2u )
 8007ee2:	f894 30c1 	ldrb.w	r3, [r4, #193]	@ 0xc1
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	d03a      	beq.n	8007f60 <R3_2_Init+0x234>
    if ( pHandle->_Super.Motor == M1 )
 8007eea:	f898 3046 	ldrb.w	r3, [r8, #70]	@ 0x46
 8007eee:	b92b      	cbnz	r3, 8007efc <R3_2_Init+0x1d0>
      if ( pHandle->pParams_str->RepetitionCounter == 1u )
 8007ef0:	f894 30bb 	ldrb.w	r3, [r4, #187]	@ 0xbb
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d037      	beq.n	8007f68 <R3_2_Init+0x23c>
      else if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8007ef8:	2b03      	cmp	r3, #3
 8007efa:	d04c      	beq.n	8007f96 <R3_2_Init+0x26a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8007efc:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 8007f00:	612b      	str	r3, [r5, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 8007f02:	f894 30bc 	ldrb.w	r3, [r4, #188]	@ 0xbc
 8007f06:	b16b      	cbz	r3, 8007f24 <R3_2_Init+0x1f8>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8007f08:	692b      	ldr	r3, [r5, #16]
 8007f0a:	05da      	lsls	r2, r3, #23
 8007f0c:	d50a      	bpl.n	8007f24 <R3_2_Init+0x1f8>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8007f0e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
    while ((LL_TIM_IsActiveFlag_BRK2 (TIMx) == 1u) && (Brk2Timeout != 0u) )
 8007f12:	9b05      	ldr	r3, [sp, #20]
 8007f14:	b133      	cbz	r3, 8007f24 <R3_2_Init+0x1f8>
 8007f16:	612a      	str	r2, [r5, #16]
      Brk2Timeout--;
 8007f18:	9b05      	ldr	r3, [sp, #20]
 8007f1a:	3b01      	subs	r3, #1
 8007f1c:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 8007f1e:	692b      	ldr	r3, [r5, #16]
 8007f20:	05db      	lsls	r3, r3, #23
 8007f22:	d4f6      	bmi.n	8007f12 <R3_2_Init+0x1e6>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 8007f24:	68eb      	ldr	r3, [r5, #12]
 8007f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f2a:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 8007f2c:	6a2b      	ldr	r3, [r5, #32]
 8007f2e:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
 8007f32:	f043 0305 	orr.w	r3, r3, #5
 8007f36:	622b      	str	r3, [r5, #32]
}
 8007f38:	b007      	add	sp, #28
 8007f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      R3_2_ADCxInit (ADCx_2);
 8007f3e:	4630      	mov	r0, r6
 8007f40:	f7ff fba2 	bl	8007688 <R3_2_ADCxInit>
 8007f44:	e7ac      	b.n	8007ea0 <R3_2_Init+0x174>
      R3_2_ADCxInit (ADCx_1);
 8007f46:	4638      	mov	r0, r7
 8007f48:	f7ff fb9e 	bl	8007688 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8007f4c:	2340      	movs	r3, #64	@ 0x40
 8007f4e:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007f56:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007f58:	68b3      	ldr	r3, [r6, #8]
 8007f5a:	07d9      	lsls	r1, r3, #31
 8007f5c:	d4a0      	bmi.n	8007ea0 <R3_2_Init+0x174>
 8007f5e:	e7ee      	b.n	8007f3e <R3_2_Init+0x212>
    if ( pHandle->pParams_str->IsHigherFreqTim == HIGHER_FREQ )
 8007f60:	f894 30c2 	ldrb.w	r3, [r4, #194]	@ 0xc2
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d00b      	beq.n	8007f80 <R3_2_Init+0x254>
        LL_TIM_SetCounter( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) - 1u );
 8007f68:	f8b8 3068 	ldrh.w	r3, [r8, #104]	@ 0x68
 8007f6c:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 8007f6e:	626b      	str	r3, [r5, #36]	@ 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8007f70:	f06f 0380 	mvn.w	r3, #128	@ 0x80
 8007f74:	612b      	str	r3, [r5, #16]
  if ( ( pHandle->pParams_str->BKIN2Mode ) != NONE )
 8007f76:	f894 30bc 	ldrb.w	r3, [r4, #188]	@ 0xbc
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1c4      	bne.n	8007f08 <R3_2_Init+0x1dc>
 8007f7e:	e7d1      	b.n	8007f24 <R3_2_Init+0x1f8>
      if ( pHandle->pParams_str->RepetitionCounter == 3u )
 8007f80:	f894 20bb 	ldrb.w	r2, [r4, #187]	@ 0xbb
 8007f84:	2a03      	cmp	r2, #3
 8007f86:	d1ef      	bne.n	8007f68 <R3_2_Init+0x23c>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007f88:	632b      	str	r3, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007f8a:	696b      	ldr	r3, [r5, #20]
 8007f8c:	f043 0301 	orr.w	r3, r3, #1
 8007f90:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007f92:	632a      	str	r2, [r5, #48]	@ 0x30
}
 8007f94:	e7e8      	b.n	8007f68 <R3_2_Init+0x23c>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007f96:	2201      	movs	r2, #1
 8007f98:	632a      	str	r2, [r5, #48]	@ 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8007f9a:	696a      	ldr	r2, [r5, #20]
 8007f9c:	f042 0201 	orr.w	r2, r2, #1
 8007fa0:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8007fa2:	632b      	str	r3, [r5, #48]	@ 0x30
}
 8007fa4:	e7aa      	b.n	8007efc <R3_2_Init+0x1d0>
 8007fa6:	bf00      	nop
 8007fa8:	40012c00 	.word	0x40012c00
 8007fac:	e0042000 	.word	0xe0042000

08007fb0 <R3_2_CurrentReadingPolarization>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007fb0:	6f43      	ldr	r3, [r0, #116]	@ 0x74
{
 8007fb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8007fb6:	689d      	ldr	r5, [r3, #8]
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 8007fb8:	e9d3 7600 	ldrd	r7, r6, [r3]
  pHandle->PhaseAOffset = 0u;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  pHandle->PolarizationCounter = 0u;
 8007fc2:	f880 306c 	strb.w	r3, [r0, #108]	@ 0x6c
  pHandle->PhaseCOffset = 0u;
 8007fc6:	6643      	str	r3, [r0, #100]	@ 0x64
  CLEAR_BIT(TIMx->CCER, Channels);
 8007fc8:	6a2b      	ldr	r3, [r5, #32]
 8007fca:	f423 63aa 	bic.w	r3, r3, #1360	@ 0x550
 8007fce:	f023 0305 	bic.w	r3, r3, #5
 8007fd2:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 8007fd4:	2304      	movs	r3, #4
 8007fd6:	f880 306d 	strb.w	r3, [r0, #109]	@ 0x6d
  pHandle->_Super.Sector = SECTOR_5;   
 8007fda:	f880 303a 	strb.w	r3, [r0, #58]	@ 0x3a
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 8007fde:	4b3b      	ldr	r3, [pc, #236]	@ (80080cc <R3_2_CurrentReadingPolarization+0x11c>)
 8007fe0:	6043      	str	r3, [r0, #4]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 8007fe2:	4b3b      	ldr	r3, [pc, #236]	@ (80080d0 <R3_2_CurrentReadingPolarization+0x120>)
 8007fe4:	6183      	str	r3, [r0, #24]
  pHandle->ADC_ExternalPolarityInjected = (uint16_t) LL_ADC_INJ_TRIG_EXT_RISING;
 8007fe6:	2380      	movs	r3, #128	@ 0x80
 8007fe8:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
{
 8007fec:	4604      	mov	r4, r0
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8007fee:	f7ff fd27 	bl	8007a40 <R3_2_SwitchOnPWM>
  while ( ((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF )
 8007ff2:	4a38      	ldr	r2, [pc, #224]	@ (80080d4 <R3_2_CurrentReadingPolarization+0x124>)
 8007ff4:	686b      	ldr	r3, [r5, #4]
 8007ff6:	4013      	ands	r3, r2
 8007ff8:	2b70      	cmp	r3, #112	@ 0x70
 8007ffa:	d1fb      	bne.n	8007ff4 <R3_2_CurrentReadingPolarization+0x44>
  MODIFY_REG(ADCx->CR,
 8007ffc:	68bb      	ldr	r3, [r7, #8]
 8007ffe:	4a36      	ldr	r2, [pc, #216]	@ (80080d8 <R3_2_CurrentReadingPolarization+0x128>)
 8008000:	4013      	ands	r3, r2
 8008002:	f043 0308 	orr.w	r3, r3, #8
 8008006:	60bb      	str	r3, [r7, #8]
 8008008:	68b3      	ldr	r3, [r6, #8]
 800800a:	4013      	ands	r3, r2
 800800c:	f043 0308 	orr.w	r3, r3, #8
  						  pHandle->pParams_str->RepetitionCounter,
 8008010:	6f62      	ldr	r2, [r4, #116]	@ 0x74
 8008012:	60b3      	str	r3, [r6, #8]
  waitForPolarizationEnd( TIMx,
 8008014:	f104 0738 	add.w	r7, r4, #56	@ 0x38
 8008018:	f104 086c 	add.w	r8, r4, #108	@ 0x6c
 800801c:	f892 20bb 	ldrb.w	r2, [r2, #187]	@ 0xbb
 8008020:	4639      	mov	r1, r7
 8008022:	4643      	mov	r3, r8
 8008024:	4628      	mov	r0, r5
 8008026:	f7ff f9c7 	bl	80073b8 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 800802a:	4620      	mov	r0, r4
 800802c:	f7ff fd52 	bl	8007ad4 <R3_2_SwitchOffPWM>
  pHandle->PolarizationCounter = 0u;
 8008030:	2600      	movs	r6, #0
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 8008032:	4b2a      	ldr	r3, [pc, #168]	@ (80080dc <R3_2_CurrentReadingPolarization+0x12c>)
 8008034:	6063      	str	r3, [r4, #4]
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008036:	4620      	mov	r0, r4
  pHandle->PolarizationCounter = 0u;
 8008038:	f884 606c 	strb.w	r6, [r4, #108]	@ 0x6c
  pHandle->PolarizationSector=SECTOR_1;
 800803c:	f884 606d 	strb.w	r6, [r4, #109]	@ 0x6d
  pHandle->_Super.Sector = SECTOR_1;   
 8008040:	f884 603a 	strb.w	r6, [r4, #58]	@ 0x3a
  R3_2_SwitchOnPWM( &pHandle->_Super );
 8008044:	f7ff fcfc 	bl	8007a40 <R3_2_SwitchOnPWM>
  						  pHandle->pParams_str->RepetitionCounter,
 8008048:	6f62      	ldr	r2, [r4, #116]	@ 0x74
  waitForPolarizationEnd( TIMx,
 800804a:	4643      	mov	r3, r8
 800804c:	f892 20bb 	ldrb.w	r2, [r2, #187]	@ 0xbb
 8008050:	4639      	mov	r1, r7
 8008052:	4628      	mov	r0, r5
 8008054:	f7ff f9b0 	bl	80073b8 <waitForPolarizationEnd>
  R3_2_SwitchOffPWM( &pHandle->_Super );
 8008058:	4620      	mov	r0, r4
 800805a:	f7ff fd3b 	bl	8007ad4 <R3_2_SwitchOffPWM>
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800805e:	e9d4 2317 	ldrd	r2, r3, [r4, #92]	@ 0x5c
  pHandle->PhaseAOffset /= NB_CONVERSIONS;
 8008062:	0912      	lsrs	r2, r2, #4
  pHandle->PhaseBOffset /= NB_CONVERSIONS;
 8008064:	091b      	lsrs	r3, r3, #4
 8008066:	e9c4 2317 	strd	r2, r3, [r4, #92]	@ 0x5c
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800806a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800806c:	4a1c      	ldr	r2, [pc, #112]	@ (80080e0 <R3_2_CurrentReadingPolarization+0x130>)
 800806e:	6062      	str	r2, [r4, #4]
  pHandle->PhaseCOffset /= NB_CONVERSIONS;
 8008070:	091b      	lsrs	r3, r3, #4
 8008072:	6663      	str	r3, [r4, #100]	@ 0x64
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8008074:	69ab      	ldr	r3, [r5, #24]
  pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointSectX;
 8008076:	4a1b      	ldr	r2, [pc, #108]	@ (80080e4 <R3_2_CurrentReadingPolarization+0x134>)
 8008078:	61a2      	str	r2, [r4, #24]
 800807a:	f023 0308 	bic.w	r3, r3, #8
 800807e:	61ab      	str	r3, [r5, #24]
 8008080:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 8008082:	f8b4 3068 	ldrh.w	r3, [r4, #104]	@ 0x68
 8008086:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800808a:	61aa      	str	r2, [r5, #24]
 800808c:	69ea      	ldr	r2, [r5, #28]
 800808e:	f022 0208 	bic.w	r2, r2, #8
 8008092:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008094:	636b      	str	r3, [r5, #52]	@ 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008096:	63ab      	str	r3, [r5, #56]	@ 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008098:	63eb      	str	r3, [r5, #60]	@ 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800809a:	69ab      	ldr	r3, [r5, #24]
 800809c:	f043 0308 	orr.w	r3, r3, #8
 80080a0:	61ab      	str	r3, [r5, #24]
 80080a2:	69ab      	ldr	r3, [r5, #24]
 80080a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80080a8:	61ab      	str	r3, [r5, #24]
 80080aa:	69eb      	ldr	r3, [r5, #28]
 80080ac:	f043 0308 	orr.w	r3, r3, #8
 80080b0:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 80080b2:	6a2b      	ldr	r3, [r5, #32]
 80080b4:	f443 63aa 	orr.w	r3, r3, #1360	@ 0x550
  pHandle->_Super.Sector=SECTOR_5;
 80080b8:	2204      	movs	r2, #4
 80080ba:	f043 0305 	orr.w	r3, r3, #5
 80080be:	622b      	str	r3, [r5, #32]
 80080c0:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
  pHandle->BrakeActionLock = false;
 80080c4:	f884 6070 	strb.w	r6, [r4, #112]	@ 0x70
}
 80080c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080cc:	0800795d 	.word	0x0800795d
 80080d0:	080078a5 	.word	0x080078a5
 80080d4:	02000070 	.word	0x02000070
 80080d8:	7fffffc0 	.word	0x7fffffc0
 80080dc:	080079a9 	.word	0x080079a9
 80080e0:	0800773d 	.word	0x0800773d
 80080e4:	080078e1 	.word	0x080078e1

080080e8 <R3_2_TIMx_UP_IRQHandler>:
{
 80080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080ea:	6f42      	ldr	r2, [r0, #116]	@ 0x74
{
 80080ec:	4684      	mov	ip, r0
  R3_3_OPAMPParams_t * OPAMPParams = pHandle->pParams_str->OPAMPParams;
 80080ee:	68d0      	ldr	r0, [r2, #12]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80080f0:	6894      	ldr	r4, [r2, #8]
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 80080f2:	f89c e03a 	ldrb.w	lr, [ip, #58]	@ 0x3a
  ADC_TypeDef * ADCx_2 = pHandle->pParams_str->ADCx_2;
 80080f6:	e9d2 1500 	ldrd	r1, r5, [r2]
  if ( OPAMPParams != NULL )
 80080fa:	b378      	cbz	r0, 800815c <R3_2_TIMx_UP_IRQHandler+0x74>
    while (ADCx_1->JSQR != 0x0u)
 80080fc:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1fc      	bne.n	80080fc <R3_2_TIMx_UP_IRQHandler+0x14>
    Opamp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 8008102:	eb00 038e 	add.w	r3, r0, lr, lsl #2
 8008106:	fa0f fe8e 	sxth.w	lr, lr
 800810a:	68de      	ldr	r6, [r3, #12]
    if (Opamp != NULL )
 800810c:	b12e      	cbz	r6, 800811a <R3_2_TIMx_UP_IRQHandler+0x32>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 800810e:	6830      	ldr	r0, [r6, #0]
 8008110:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 8008112:	f420 7086 	bic.w	r0, r0, #268	@ 0x10c
 8008116:	4338      	orrs	r0, r7
 8008118:	6030      	str	r0, [r6, #0]
     Opamp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 800811a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
    if (Opamp != NULL )
 800811c:	b128      	cbz	r0, 800812a <R3_2_TIMx_UP_IRQHandler+0x42>
      MODIFY_REG (Opamp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL ), OpampConfig);
 800811e:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 8008120:	6803      	ldr	r3, [r0, #0]
 8008122:	f423 7386 	bic.w	r3, r3, #268	@ 0x10c
 8008126:	4333      	orrs	r3, r6
 8008128:	6003      	str	r3, [r0, #0]
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800812a:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 800812e:	f8bc 306a 	ldrh.w	r3, [ip, #106]	@ 0x6a
 8008132:	6fd0      	ldr	r0, [r2, #124]	@ 0x7c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008134:	f8d2 6094 	ldr.w	r6, [r2, #148]	@ 0x94
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 8008138:	4318      	orrs	r0, r3
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800813a:	4333      	orrs	r3, r6
  ADCx_1->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800813c:	64c8      	str	r0, [r1, #76]	@ 0x4c
  ADCx_2->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800813e:	64eb      	str	r3, [r5, #76]	@ 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8008140:	6863      	ldr	r3, [r4, #4]
 8008142:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008146:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800814a:	2280      	movs	r2, #128	@ 0x80
 800814c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8008150:	6063      	str	r3, [r4, #4]
}
 8008152:	f10c 0046 	add.w	r0, ip, #70	@ 0x46
  pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 8008156:	f8ac 206a 	strh.w	r2, [ip, #106]	@ 0x6a
}
 800815a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800815c:	fa0f fe8e 	sxth.w	lr, lr
 8008160:	e7e3      	b.n	800812a <R3_2_TIMx_UP_IRQHandler+0x42>
 8008162:	bf00      	nop

08008164 <R3_2_BRK2_IRQHandler>:
  if ( pHandle->BrakeActionLock == false )
 8008164:	f890 3070 	ldrb.w	r3, [r0, #112]	@ 0x70
 8008168:	b923      	cbnz	r3, 8008174 <R3_2_BRK2_IRQHandler+0x10>
    if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 800816a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 800816c:	f893 20ba 	ldrb.w	r2, [r3, #186]	@ 0xba
 8008170:	2a02      	cmp	r2, #2
 8008172:	d004      	beq.n	800817e <R3_2_BRK2_IRQHandler+0x1a>
  pHandle->OverCurrentFlag = true;
 8008174:	2301      	movs	r3, #1
 8008176:	f880 306e 	strb.w	r3, [r0, #110]	@ 0x6e
}
 800817a:	3046      	adds	r0, #70	@ 0x46
 800817c:	4770      	bx	lr
{
 800817e:	b430      	push	{r4, r5}
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 8008180:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin );
 8008184:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	@ 0xac
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008188:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800818a:	62a5      	str	r5, [r4, #40]	@ 0x28
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin );
 800818c:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	@ 0xae
      LL_GPIO_ResetOutputPin( pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin );
 8008190:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 8008194:	628c      	str	r4, [r1, #40]	@ 0x28
 8008196:	6293      	str	r3, [r2, #40]	@ 0x28
  pHandle->OverCurrentFlag = true;
 8008198:	2301      	movs	r3, #1
 800819a:	f880 306e 	strb.w	r3, [r0, #110]	@ 0x6e
}
 800819e:	bc30      	pop	{r4, r5}
 80081a0:	3046      	adds	r0, #70	@ 0x46
 80081a2:	4770      	bx	lr

080081a4 <R3_2_BRK_IRQHandler>:
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80081a4:	6f42      	ldr	r2, [r0, #116]	@ 0x74
 80081a6:	6891      	ldr	r1, [r2, #8]
 80081a8:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
{
 80081aa:	4603      	mov	r3, r0
  pHandle->OverVoltageFlag = true;
 80081ac:	f240 1c01 	movw	ip, #257	@ 0x101
  pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 80081b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80081b4:	644a      	str	r2, [r1, #68]	@ 0x44
}
 80081b6:	3046      	adds	r0, #70	@ 0x46
  pHandle->OverVoltageFlag = true;
 80081b8:	f8a3 c06f 	strh.w	ip, [r3, #111]	@ 0x6f
}
 80081bc:	4770      	bx	lr
 80081be:	bf00      	nop

080081c0 <R3_2_IsOverCurrentOccurred>:
{
 80081c0:	4603      	mov	r3, r0
  if ( pHandle->OverVoltageFlag == true )
 80081c2:	f890 006f 	ldrb.w	r0, [r0, #111]	@ 0x6f
 80081c6:	b160      	cbz	r0, 80081e2 <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 206f 	strb.w	r2, [r3, #111]	@ 0x6f
 80081ce:	2142      	movs	r1, #66	@ 0x42
    retVal = MC_OVER_VOLT;
 80081d0:	2002      	movs	r0, #2
  if ( pHandle->OverCurrentFlag == true )
 80081d2:	f893 206e 	ldrb.w	r2, [r3, #110]	@ 0x6e
 80081d6:	b11a      	cbz	r2, 80081e0 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
    retVal |= MC_BREAK_IN;
 80081de:	4608      	mov	r0, r1
}
 80081e0:	4770      	bx	lr
 80081e2:	2140      	movs	r1, #64	@ 0x40
 80081e4:	e7f5      	b.n	80081d2 <R3_2_IsOverCurrentOccurred+0x12>
 80081e6:	bf00      	nop

080081e8 <R3_2_RLDetectionModeEnable>:
  if ( pHandle->_Super.RLDetectionMode == false )
 80081e8:	f890 1047 	ldrb.w	r1, [r0, #71]	@ 0x47
{
 80081ec:	b430      	push	{r4, r5}
  if ( pHandle->_Super.RLDetectionMode == false )
 80081ee:	2900      	cmp	r1, #0
 80081f0:	d13c      	bne.n	800826c <R3_2_RLDetectionModeEnable+0x84>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80081f2:	6f45      	ldr	r5, [r0, #116]	@ 0x74
 80081f4:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80081f6:	699a      	ldr	r2, [r3, #24]
 80081f8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80081fc:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008200:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8008204:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008206:	6a1a      	ldr	r2, [r3, #32]
 8008208:	f042 0201 	orr.w	r2, r2, #1
 800820c:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800820e:	6a1a      	ldr	r2, [r3, #32]
 8008210:	f022 0204 	bic.w	r2, r2, #4
 8008214:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008216:	6359      	str	r1, [r3, #52]	@ 0x34
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 8008218:	f895 20ba 	ldrb.w	r2, [r5, #186]	@ 0xba
 800821c:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800821e:	f103 0418 	add.w	r4, r3, #24
 8008222:	d030      	beq.n	8008286 <R3_2_RLDetectionModeEnable+0x9e>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 8008224:	2a02      	cmp	r2, #2
 8008226:	d10f      	bne.n	8008248 <R3_2_RLDetectionModeEnable+0x60>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008228:	699a      	ldr	r2, [r3, #24]
 800822a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800822e:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008232:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008236:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008238:	6a1a      	ldr	r2, [r3, #32]
 800823a:	f042 0210 	orr.w	r2, r2, #16
 800823e:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008240:	6a1a      	ldr	r2, [r3, #32]
 8008242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008246:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008248:	6862      	ldr	r2, [r4, #4]
 800824a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800824e:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8008252:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8008256:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008258:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 800825a:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 800825c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008260:	621a      	str	r2, [r3, #32]
 8008262:	6a1a      	ldr	r2, [r3, #32]
 8008264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008268:	621a      	str	r2, [r3, #32]
 800826a:	65c1      	str	r1, [r0, #92]	@ 0x5c
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800826c:	4b0e      	ldr	r3, [pc, #56]	@ (80082a8 <R3_2_RLDetectionModeEnable+0xc0>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 800826e:	490f      	ldr	r1, [pc, #60]	@ (80082ac <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008270:	4a0f      	ldr	r2, [pc, #60]	@ (80082b0 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008272:	4c10      	ldr	r4, [pc, #64]	@ (80082b4 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 8008274:	6143      	str	r3, [r0, #20]
  pHandle->_Super.RLDetectionMode = true;
 8008276:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 8008278:	6044      	str	r4, [r0, #4]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800827a:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 800827e:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 8008280:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
}
 8008284:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008286:	699a      	ldr	r2, [r3, #24]
 8008288:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800828c:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8008290:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008294:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008296:	6a1a      	ldr	r2, [r3, #32]
 8008298:	f022 0210 	bic.w	r2, r2, #16
 800829c:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800829e:	6a1a      	ldr	r2, [r3, #32]
 80082a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80082a4:	621a      	str	r2, [r3, #32]
}
 80082a6:	e7cf      	b.n	8008248 <R3_2_RLDetectionModeEnable+0x60>
 80082a8:	08007b9d 	.word	0x08007b9d
 80082ac:	08007be9 	.word	0x08007be9
 80082b0:	08007ad5 	.word	0x08007ad5
 80082b4:	08007b51 	.word	0x08007b51

080082b8 <R3_2_RLDetectionModeDisable>:
  if ( pHandle->_Super.RLDetectionMode == true )
 80082b8:	f890 3047 	ldrb.w	r3, [r0, #71]	@ 0x47
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d03c      	beq.n	800833a <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80082c0:	6f41      	ldr	r1, [r0, #116]	@ 0x74
 80082c2:	688b      	ldr	r3, [r1, #8]
{
 80082c4:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80082c6:	699a      	ldr	r2, [r3, #24]
 80082c8:	4c40      	ldr	r4, [pc, #256]	@ (80083cc <R3_2_RLDetectionModeDisable+0x114>)
 80082ca:	4022      	ands	r2, r4
 80082cc:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80082d0:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 80082d2:	6a1a      	ldr	r2, [r3, #32]
 80082d4:	f042 0201 	orr.w	r2, r2, #1
 80082d8:	621a      	str	r2, [r3, #32]
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 80082da:	f891 10ba 	ldrb.w	r1, [r1, #186]	@ 0xba
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 80082de:	f8b0 2068 	ldrh.w	r2, [r0, #104]	@ 0x68
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 80082e2:	2901      	cmp	r1, #1
    LL_TIM_OC_SetCompareCH1( TIMx, ( uint32_t )( pHandle->Half_PWMPeriod ) >> 1 );
 80082e4:	ea4f 0252 	mov.w	r2, r2, lsr #1
    if ( ( pHandle->pParams_str->LowSideOutputs ) == LS_PWM_TIMER )
 80082e8:	d028      	beq.n	800833c <R3_2_RLDetectionModeDisable+0x84>
    else if ( ( pHandle->pParams_str->LowSideOutputs ) == ES_GPIO )
 80082ea:	2902      	cmp	r1, #2
 80082ec:	d04a      	beq.n	8008384 <R3_2_RLDetectionModeDisable+0xcc>
  WRITE_REG(TIMx->CCR1, CompareValue);
 80082ee:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80082f0:	6999      	ldr	r1, [r3, #24]
 80082f2:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80082f6:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 80082fa:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 80082fe:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008300:	6a19      	ldr	r1, [r3, #32]
 8008302:	f041 0110 	orr.w	r1, r1, #16
 8008306:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008308:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800830a:	69d9      	ldr	r1, [r3, #28]
 800830c:	4021      	ands	r1, r4
 800830e:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8008312:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008314:	6a19      	ldr	r1, [r3, #32]
 8008316:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800831a:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800831c:	492c      	ldr	r1, [pc, #176]	@ (80083d0 <R3_2_RLDetectionModeDisable+0x118>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800831e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 8008320:	4a2c      	ldr	r2, [pc, #176]	@ (80083d4 <R3_2_RLDetectionModeDisable+0x11c>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 8008322:	6041      	str	r1, [r0, #4]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 8008324:	492c      	ldr	r1, [pc, #176]	@ (80083d8 <R3_2_RLDetectionModeDisable+0x120>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 8008326:	4c2d      	ldr	r4, [pc, #180]	@ (80083dc <R3_2_RLDetectionModeDisable+0x124>)
 8008328:	6144      	str	r4, [r0, #20]
    pHandle->_Super.RLDetectionMode = false;
 800832a:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800832c:	e9c0 2102 	strd	r2, r1, [r0, #8]
}
 8008330:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 8008334:	f880 3047 	strb.w	r3, [r0, #71]	@ 0x47
}
 8008338:	4770      	bx	lr
 800833a:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800833c:	6a19      	ldr	r1, [r3, #32]
 800833e:	f041 0104 	orr.w	r1, r1, #4
 8008342:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8008344:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008346:	6999      	ldr	r1, [r3, #24]
 8008348:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 800834c:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8008350:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 8008354:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 8008356:	6a19      	ldr	r1, [r3, #32]
 8008358:	f041 0110 	orr.w	r1, r1, #16
 800835c:	6219      	str	r1, [r3, #32]
 800835e:	6a19      	ldr	r1, [r3, #32]
 8008360:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8008364:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008366:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 8008368:	69d9      	ldr	r1, [r3, #28]
 800836a:	4021      	ands	r1, r4
 800836c:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 8008370:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 8008372:	6a19      	ldr	r1, [r3, #32]
 8008374:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8008378:	6219      	str	r1, [r3, #32]
 800837a:	6a19      	ldr	r1, [r3, #32]
 800837c:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8008380:	6219      	str	r1, [r3, #32]
}
 8008382:	e7cb      	b.n	800831c <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 8008384:	6a19      	ldr	r1, [r3, #32]
 8008386:	f021 0104 	bic.w	r1, r1, #4
 800838a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800838c:	635a      	str	r2, [r3, #52]	@ 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800838e:	6999      	ldr	r1, [r3, #24]
 8008390:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8008394:	f421 41e6 	bic.w	r1, r1, #29440	@ 0x7300
 8008398:	f441 41c0 	orr.w	r1, r1, #24576	@ 0x6000
 800839c:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800839e:	6a19      	ldr	r1, [r3, #32]
 80083a0:	f041 0110 	orr.w	r1, r1, #16
 80083a4:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80083a6:	6a19      	ldr	r1, [r3, #32]
 80083a8:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
 80083ac:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80083ae:	639a      	str	r2, [r3, #56]	@ 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80083b0:	69d9      	ldr	r1, [r3, #28]
 80083b2:	4021      	ands	r1, r4
 80083b4:	f041 0160 	orr.w	r1, r1, #96	@ 0x60
 80083b8:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 80083ba:	6a19      	ldr	r1, [r3, #32]
 80083bc:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 80083c0:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 80083c2:	6a19      	ldr	r1, [r3, #32]
 80083c4:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80083c8:	6219      	str	r1, [r3, #32]
}
 80083ca:	e7a7      	b.n	800831c <R3_2_RLDetectionModeDisable+0x64>
 80083cc:	fffeff8c 	.word	0xfffeff8c
 80083d0:	0800773d 	.word	0x0800773d
 80083d4:	08007ad5 	.word	0x08007ad5
 80083d8:	08007a41 	.word	0x08007a41
 80083dc:	080079ed 	.word	0x080079ed

080083e0 <R3_2_RLDetectionModeSetDuty>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80083e0:	6f42      	ldr	r2, [r0, #116]	@ 0x74
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 80083e2:	f8b0 c068 	ldrh.w	ip, [r0, #104]	@ 0x68
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80083e6:	6892      	ldr	r2, [r2, #8]
{
 80083e8:	4603      	mov	r3, r0
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 80083ea:	69d0      	ldr	r0, [r2, #28]
 80083ec:	f020 7080 	bic.w	r0, r0, #16777216	@ 0x1000000
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 80083f0:	fb01 f10c 	mul.w	r1, r1, ip
 80083f4:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
{
 80083f8:	b410      	push	{r4}
  val = ( ( uint32_t )( pHandle->Half_PWMPeriod ) * ( uint32_t )( hDuty ) ) >> 16;
 80083fa:	0c09      	lsrs	r1, r1, #16
  pHandle->ADCRegularLocked=true;
 80083fc:	2401      	movs	r4, #1
 80083fe:	f440 40e0 	orr.w	r0, r0, #28672	@ 0x7000
 8008402:	f883 4078 	strb.w	r4, [r3, #120]	@ 0x78
  pHandle->_Super.CntPhA = ( uint16_t )( val );
 8008406:	8659      	strh	r1, [r3, #50]	@ 0x32
 8008408:	61d0      	str	r0, [r2, #28]
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 800840a:	f8b3 0056 	ldrh.w	r0, [r3, #86]	@ 0x56
  LL_TIM_OC_SetCompareCH3(TIMx, ( uint32_t )pHandle->_Super.Toff);
 800840e:	f8b3 4058 	ldrh.w	r4, [r3, #88]	@ 0x58
  LL_TIM_OC_SetCompareCH4(TIMx, ( uint32_t )( pHandle->Half_PWMPeriod - pHandle->_Super.Ton));
 8008412:	ebac 0000 	sub.w	r0, ip, r0
  WRITE_REG(TIMx->CCR4, CompareValue);
 8008416:	6410      	str	r0, [r2, #64]	@ 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 8008418:	63d4      	str	r4, [r2, #60]	@ 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800841a:	6351      	str	r1, [r2, #52]	@ 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800841c:	6851      	ldr	r1, [r2, #4]
  if ( pHandle->_Super.SWerror == 1u )
 800841e:	8f18      	ldrh	r0, [r3, #56]	@ 0x38
 8008420:	f021 7100 	bic.w	r1, r1, #33554432	@ 0x2000000
 8008424:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  pHdl->Sector = SECTOR_4;
 8008428:	f04f 0c03 	mov.w	ip, #3
 800842c:	f041 0170 	orr.w	r1, r1, #112	@ 0x70
 8008430:	6051      	str	r1, [r2, #4]
  if ( pHandle->_Super.SWerror == 1u )
 8008432:	2801      	cmp	r0, #1
  pHdl->Sector = SECTOR_4;
 8008434:	f883 c03a 	strb.w	ip, [r3, #58]	@ 0x3a
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008438:	6852      	ldr	r2, [r2, #4]
  if ( pHandle->_Super.SWerror == 1u )
 800843a:	d007      	beq.n	800844c <R3_2_RLDetectionModeSetDuty+0x6c>
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 800843c:	4b06      	ldr	r3, [pc, #24]	@ (8008458 <R3_2_RLDetectionModeSetDuty+0x78>)
}
 800843e:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET )
 8008442:	421a      	tst	r2, r3
 8008444:	bf14      	ite	ne
 8008446:	2001      	movne	r0, #1
 8008448:	2000      	moveq	r0, #0
}
 800844a:	4770      	bx	lr
    pHandle->_Super.SWerror = 0u;
 800844c:	2200      	movs	r2, #0
}
 800844e:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.SWerror = 0u;
 8008452:	871a      	strh	r2, [r3, #56]	@ 0x38
}
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop
 8008458:	02000070 	.word	0x02000070

0800845c <RVBS_Clear>:
__weak void RVBS_Clear( RDivider_Handle_t * pHandle )
{
  uint16_t aux;
  uint16_t index;

  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 800845c:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 8008460:	8b82      	ldrh	r2, [r0, #28]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008462:	8b03      	ldrh	r3, [r0, #24]
  aux = ( pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold ) / 2u;
 8008464:	4494      	add	ip, r2
 8008466:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 800846a:	b430      	push	{r4, r5}
 800846c:	2500      	movs	r5, #0
 800846e:	f36c 050f 	bfi	r5, ip, #0, #16
 8008472:	f36c 451f 	bfi	r5, ip, #16, #16
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008476:	b14b      	cbz	r3, 800848c <RVBS_Clear+0x30>
  {
    pHandle->aBuffer[index] = aux;
 8008478:	6a04      	ldr	r4, [r0, #32]
 800847a:	2300      	movs	r3, #0
 800847c:	b29a      	uxth	r2, r3
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 800847e:	3301      	adds	r3, #1
    pHandle->aBuffer[index] = aux;
 8008480:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
  for ( index = 0u; index < pHandle->LowPassFilterBW; index++ )
 8008484:	8b01      	ldrh	r1, [r0, #24]
 8008486:	b29a      	uxth	r2, r3
 8008488:	4291      	cmp	r1, r2
 800848a:	d8f7      	bhi.n	800847c <RVBS_Clear+0x20>
  }
  pHandle->_Super.LatestConv = aux;
  pHandle->_Super.AvBusVoltage_d = aux;
  pHandle->index = 0;
 800848c:	2300      	movs	r3, #0
  pHandle->_Super.LatestConv = aux;
 800848e:	6045      	str	r5, [r0, #4]
  pHandle->index = 0;
 8008490:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
}
 8008494:	bc30      	pop	{r4, r5}
 8008496:	4770      	bx	lr

08008498 <RVBS_Init>:
{
 8008498:	b510      	push	{r4, lr}
 800849a:	4604      	mov	r4, r0
  pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 800849c:	300c      	adds	r0, #12
 800849e:	f7f9 fe1f 	bl	80020e0 <RCM_RegisterRegConv>
 80084a2:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
  RVBS_Clear( pHandle );
 80084a6:	4620      	mov	r0, r4
 80084a8:	f7ff ffd8 	bl	800845c <RVBS_Clear>
}
 80084ac:	bd10      	pop	{r4, pc}
 80084ae:	bf00      	nop

080084b0 <RVBS_CheckFaultState>:
  */
__weak uint16_t RVBS_CheckFaultState( RDivider_Handle_t * pHandle )
{
  uint16_t fault;

  if ( pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold )
 80084b0:	88c3      	ldrh	r3, [r0, #6]
 80084b2:	8b42      	ldrh	r2, [r0, #26]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d306      	bcc.n	80084c6 <RVBS_CheckFaultState+0x16>
  {
    fault = MC_OVER_VOLT;
  }
  else if ( pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold )
 80084b8:	8b80      	ldrh	r0, [r0, #28]
 80084ba:	4298      	cmp	r0, r3
 80084bc:	bf94      	ite	ls
 80084be:	2000      	movls	r0, #0
 80084c0:	2001      	movhi	r0, #1
 80084c2:	0080      	lsls	r0, r0, #2
 80084c4:	4770      	bx	lr
    fault = MC_OVER_VOLT;
 80084c6:	2002      	movs	r0, #2
  else
  {
    fault = MC_NO_ERROR;
  }
  return fault;
}
 80084c8:	4770      	bx	lr
 80084ca:	bf00      	nop

080084cc <RVBS_CalcAvVbus>:
{
 80084cc:	b570      	push	{r4, r5, r6, lr}
 80084ce:	4604      	mov	r4, r0
  hAux = RCM_ExecRegularConv(pHandle->convHandle);
 80084d0:	f890 0026 	ldrb.w	r0, [r0, #38]	@ 0x26
 80084d4:	f7f9 ff06 	bl	80022e4 <RCM_ExecRegularConv>
  if ( hAux != 0xFFFF )
 80084d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80084dc:	4298      	cmp	r0, r3
 80084de:	d01e      	beq.n	800851e <RVBS_CalcAvVbus+0x52>
    pHandle->aBuffer[pHandle->index] = hAux;
 80084e0:	6a26      	ldr	r6, [r4, #32]
 80084e2:	f894 c025 	ldrb.w	ip, [r4, #37]	@ 0x25
 80084e6:	f826 001c 	strh.w	r0, [r6, ip, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80084ea:	8b25      	ldrh	r5, [r4, #24]
 80084ec:	b1e5      	cbz	r5, 8008528 <RVBS_CalcAvVbus+0x5c>
 80084ee:	2300      	movs	r3, #0
    wtemp = 0;
 80084f0:	461a      	mov	r2, r3
      wtemp += pHandle->aBuffer[i];
 80084f2:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80084f6:	3301      	adds	r3, #1
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	42ab      	cmp	r3, r5
      wtemp += pHandle->aBuffer[i];
 80084fc:	440a      	add	r2, r1
    for ( i = 0; i < pHandle->LowPassFilterBW; i++ )
 80084fe:	d3f8      	bcc.n	80084f2 <RVBS_CalcAvVbus+0x26>
    wtemp /= pHandle->LowPassFilterBW;
 8008500:	fbb2 f2f5 	udiv	r2, r2, r5
    if ( pHandle->index < pHandle->LowPassFilterBW - 1 )
 8008504:	1e6b      	subs	r3, r5, #1
 8008506:	459c      	cmp	ip, r3
      pHandle->index++;
 8008508:	bfb4      	ite	lt
 800850a:	f10c 0c01 	addlt.w	ip, ip, #1
      pHandle->index = 0;
 800850e:	2300      	movge	r3, #0
    pHandle->_Super.LatestConv = hAux;
 8008510:	80a0      	strh	r0, [r4, #4]
    pHandle->_Super.AvBusVoltage_d = ( uint16_t )wtemp;
 8008512:	80e2      	strh	r2, [r4, #6]
      pHandle->index++;
 8008514:	bfb4      	ite	lt
 8008516:	f884 c025 	strblt.w	ip, [r4, #37]	@ 0x25
      pHandle->index = 0;
 800851a:	f884 3025 	strbge.w	r3, [r4, #37]	@ 0x25
  pHandle->_Super.FaultState = RVBS_CheckFaultState( pHandle );
 800851e:	4620      	mov	r0, r4
 8008520:	f7ff ffc6 	bl	80084b0 <RVBS_CheckFaultState>
 8008524:	8120      	strh	r0, [r4, #8]
}
 8008526:	bd70      	pop	{r4, r5, r6, pc}
    wtemp /= pHandle->LowPassFilterBW;
 8008528:	deff      	udf	#255	@ 0xff
 800852a:	bf00      	nop

0800852c <REMNG_Init>:
  * @retval none.
  */
void REMNG_Init( RampExtMngr_Handle_t * pHandle )
{
  pHandle->Ext = 0;
  pHandle->TargetFinal = 0;
 800852c:	2300      	movs	r3, #0
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
  pHandle->ScalingFactor = 1u;
 800852e:	2201      	movs	r2, #1
  pHandle->TargetFinal = 0;
 8008530:	e9c0 3301 	strd	r3, r3, [r0, #4]
  pHandle->IncDecAmount = 0;
 8008534:	e9c0 3303 	strd	r3, r3, [r0, #12]
  pHandle->ScalingFactor = 1u;
 8008538:	6142      	str	r2, [r0, #20]

#ifdef FASTDIV
  FD_Init( & ( pHandle->fd ) );
#endif

}
 800853a:	4770      	bx	lr

0800853c <REMNG_Calc>:
__weak int32_t REMNG_Calc( RampExtMngr_Handle_t * pHandle )
{
  int32_t ret_val;
  int32_t current_ref;

  current_ref = pHandle->Ext;
 800853c:	e9d0 2102 	ldrd	r2, r1, [r0, #8]

  /* Update the variable and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 8008540:	2901      	cmp	r1, #1
{
 8008542:	b410      	push	{r4}
 8008544:	4603      	mov	r3, r0
    pHandle->RampRemainingStep --;
  }
  else if ( pHandle->RampRemainingStep == 1u )
  {
    /* Set the backup value of TargetFinal. */
    current_ref = pHandle->TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 8008546:	6944      	ldr	r4, [r0, #20]
  if ( pHandle->RampRemainingStep > 1u )
 8008548:	d909      	bls.n	800855e <REMNG_Calc+0x22>
    current_ref += pHandle->IncDecAmount;
 800854a:	6900      	ldr	r0, [r0, #16]
    pHandle->RampRemainingStep --;
 800854c:	3901      	subs	r1, #1
    current_ref += pHandle->IncDecAmount;
 800854e:	4402      	add	r2, r0
    pHandle->RampRemainingStep --;
 8008550:	60d9      	str	r1, [r3, #12]
  pHandle->Ext = current_ref;

#ifdef FASTDIV
  ret_val = FD_FastDiv( & ( pHandle->fd ), pHandle->Ext, ( int32_t )( pHandle->ScalingFactor ) );
#else
  ret_val = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
 8008552:	fb92 f0f4 	sdiv	r0, r2, r4
  pHandle->Ext = current_ref;
 8008556:	609a      	str	r2, [r3, #8]
#endif

  return ret_val;
}
 8008558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800855c:	4770      	bx	lr
  else if ( pHandle->RampRemainingStep == 1u )
 800855e:	d005      	beq.n	800856c <REMNG_Calc+0x30>
  ret_val = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
 8008560:	fb92 f0f4 	sdiv	r0, r2, r4
}
 8008564:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->Ext = current_ref;
 8008568:	609a      	str	r2, [r3, #8]
}
 800856a:	4770      	bx	lr
    current_ref = pHandle->TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 800856c:	6840      	ldr	r0, [r0, #4]
 800856e:	fb04 f200 	mul.w	r2, r4, r0
    pHandle->RampRemainingStep = 0u;
 8008572:	2100      	movs	r1, #0
}
 8008574:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0u;
 8008578:	60d9      	str	r1, [r3, #12]
  pHandle->Ext = current_ref;
 800857a:	609a      	str	r2, [r3, #8]
}
 800857c:	4770      	bx	lr
 800857e:	bf00      	nop

08008580 <REMNG_RampCompleted>:
  * @retval bool It returns true if the ramp is completed, false otherwise.
  */
__weak bool REMNG_RampCompleted( RampExtMngr_Handle_t * pHandle )
{
  bool retVal = false;
  if ( pHandle->RampRemainingStep == 0u )
 8008580:	68c0      	ldr	r0, [r0, #12]
  {
    retVal = true;
  }
  return retVal;
}
 8008582:	fab0 f080 	clz	r0, r0
 8008586:	0940      	lsrs	r0, r0, #5
 8008588:	4770      	bx	lr
 800858a:	bf00      	nop

0800858c <getScalingFactor>:
  uint32_t TargetAbs;
  int32_t aux;

  if ( Target < 0 )
  {
    aux = -Target;
 800858c:	2800      	cmp	r0, #0
 800858e:	bfb8      	it	lt
 8008590:	4240      	neglt	r0, r0
    TargetAbs = ( uint32_t )( Target );
  }
  for ( i = 1u; i < 32u; i++ )
  {
    uint32_t limit = ( ( uint32_t )( 1 ) << ( 31u - i ) );
    if ( TargetAbs >= limit )
 8008592:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8008596:	d213      	bcs.n	80085c0 <getScalingFactor+0x34>
 8008598:	2302      	movs	r3, #2
    uint32_t limit = ( ( uint32_t )( 1 ) << ( 31u - i ) );
 800859a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800859e:	e001      	b.n	80085a4 <getScalingFactor+0x18>
  for ( i = 1u; i < 32u; i++ )
 80085a0:	2b20      	cmp	r3, #32
 80085a2:	d00a      	beq.n	80085ba <getScalingFactor+0x2e>
    uint32_t limit = ( ( uint32_t )( 1 ) << ( 31u - i ) );
 80085a4:	fa2c f203 	lsr.w	r2, ip, r3
    if ( TargetAbs >= limit )
 80085a8:	4290      	cmp	r0, r2
 80085aa:	4619      	mov	r1, r3
 80085ac:	f103 0301 	add.w	r3, r3, #1
 80085b0:	d3f6      	bcc.n	80085a0 <getScalingFactor+0x14>
    {
      break;
    }
  }
  return ( ( uint32_t )( 1u ) << ( i - 1u ) );
 80085b2:	3901      	subs	r1, #1
 80085b4:	2001      	movs	r0, #1
 80085b6:	4088      	lsls	r0, r1
 80085b8:	4770      	bx	lr
 80085ba:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80085be:	4770      	bx	lr
    if ( TargetAbs >= limit )
 80085c0:	2001      	movs	r0, #1
}
 80085c2:	4770      	bx	lr

080085c4 <REMNG_ExecRamp>:
{
 80085c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c8:	4604      	mov	r4, r0
 80085ca:	460e      	mov	r6, r1
  current_ref = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
 80085cc:	6880      	ldr	r0, [r0, #8]
 80085ce:	6963      	ldr	r3, [r4, #20]
  if ( Durationms == 0u )
 80085d0:	4615      	mov	r5, r2
 80085d2:	b962      	cbnz	r2, 80085ee <REMNG_ExecRamp+0x2a>
    pHandle->ScalingFactor = getScalingFactor( TargetFinal );
 80085d4:	4608      	mov	r0, r1
 80085d6:	f7ff ffd9 	bl	800858c <getScalingFactor>
    pHandle->Ext = TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 80085da:	fb00 f606 	mul.w	r6, r0, r6
    pHandle->ScalingFactor = getScalingFactor( TargetFinal );
 80085de:	6160      	str	r0, [r4, #20]
    pHandle->Ext = TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 80085e0:	4628      	mov	r0, r5
    pHandle->IncDecAmount = 0;
 80085e2:	e9c4 5003 	strd	r5, r0, [r4, #12]
    pHandle->Ext = TargetFinal * ( int32_t )( pHandle->ScalingFactor );
 80085e6:	60a6      	str	r6, [r4, #8]
}
 80085e8:	2001      	movs	r0, #1
 80085ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  current_ref = pHandle->Ext / ( int32_t )( pHandle->ScalingFactor );
 80085ee:	fb90 f8f3 	sdiv	r8, r0, r3
    uint32_t wScalingFactor = getScalingFactor( TargetFinal - current_ref );
 80085f2:	eba1 0708 	sub.w	r7, r1, r8
 80085f6:	4638      	mov	r0, r7
 80085f8:	f7ff ffc8 	bl	800858c <getScalingFactor>
 80085fc:	4682      	mov	sl, r0
    uint32_t wScalingFactor2 = getScalingFactor( current_ref );
 80085fe:	4640      	mov	r0, r8
 8008600:	f7ff ffc4 	bl	800858c <getScalingFactor>
 8008604:	4681      	mov	r9, r0
    uint32_t wScalingFactor3 = getScalingFactor( TargetFinal );
 8008606:	4630      	mov	r0, r6
 8008608:	f7ff ffc0 	bl	800858c <getScalingFactor>
    if ( wScalingFactor <  wScalingFactor2 )
 800860c:	45ca      	cmp	sl, r9
 800860e:	d318      	bcc.n	8008642 <REMNG_ExecRamp+0x7e>
      if ( wScalingFactor2 < wScalingFactor3 )
 8008610:	4548      	cmp	r0, r9
 8008612:	bf28      	it	cs
 8008614:	4648      	movcs	r0, r9
    pHandle->Ext = current_ref * ( int32_t )( pHandle->ScalingFactor );
 8008616:	fb08 f300 	mul.w	r3, r8, r0
 800861a:	60a3      	str	r3, [r4, #8]
    aux = Durationms * ( uint32_t )pHandle->FrequencyHz; /* Check for overflow and use prescaler */
 800861c:	6823      	ldr	r3, [r4, #0]
    aux /= 1000u;
 800861e:	4a0b      	ldr	r2, [pc, #44]	@ (800864c <REMNG_ExecRamp+0x88>)
    pHandle->ScalingFactor = wScalingFactorMin;
 8008620:	6160      	str	r0, [r4, #20]
    aux = Durationms * ( uint32_t )pHandle->FrequencyHz; /* Check for overflow and use prescaler */
 8008622:	fb05 f303 	mul.w	r3, r5, r3
    aux /= 1000u;
 8008626:	fba2 2303 	umull	r2, r3, r2, r3
 800862a:	099b      	lsrs	r3, r3, #6
    pHandle->RampRemainingStep++;
 800862c:	1c5d      	adds	r5, r3, #1
    aux1 = ( TargetFinal - current_ref ) * ( int32_t )( pHandle->ScalingFactor );
 800862e:	fb07 f000 	mul.w	r0, r7, r0
    pHandle->TargetFinal = TargetFinal;
 8008632:	6066      	str	r6, [r4, #4]
    aux1 /= ( int32_t )( pHandle->RampRemainingStep );
 8008634:	fb90 f0f5 	sdiv	r0, r0, r5
    pHandle->IncDecAmount = 0;
 8008638:	e9c4 5003 	strd	r5, r0, [r4, #12]
}
 800863c:	2001      	movs	r0, #1
 800863e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ( wScalingFactor < wScalingFactor3 )
 8008642:	4550      	cmp	r0, sl
 8008644:	bf28      	it	cs
 8008646:	4650      	movcs	r0, sl
 8008648:	e7e5      	b.n	8008616 <REMNG_ExecRamp+0x52>
 800864a:	bf00      	nop
 800864c:	10624dd3 	.word	0x10624dd3

08008650 <RUC_Init>:
__weak void RUC_Init( RevUpCtrl_Handle_t * pHandle,
               SpeednTorqCtrl_Handle_t * pSTC,
               VirtualSpeedSensor_Handle_t * pVSS,
               STO_Handle_t * pSNSL,
               PWMC_Handle_t * pPWM )
{
 8008650:	b500      	push	{lr}
  RevUpCtrl_PhaseParams_t * pRUCPhaseParams = &pHandle->ParamsData[0];
  uint8_t bPhase = 0u;

  pHandle->pSTC = pSTC;
 8008652:	6681      	str	r1, [r0, #104]	@ 0x68
  pHandle->OTFSCLowside = false;
  pHandle->EnteredZone1 = false;

  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
  {
    pRUCPhaseParams = pRUCPhaseParams->pNext;
 8008654:	6941      	ldr	r1, [r0, #20]
  pHandle->pSNSL = pSNSL;
 8008656:	e9c0 231b 	strd	r2, r3, [r0, #108]	@ 0x6c
  pHandle->OTFSCLowside = false;
 800865a:	f04f 0c00 	mov.w	ip, #0
  pHandle->pPWM = pPWM;
 800865e:	9b01      	ldr	r3, [sp, #4]
  pHandle->OTFSCLowside = false;
 8008660:	f8a0 c054 	strh.w	ip, [r0, #84]	@ 0x54
  pHandle->pPWM = pPWM;
 8008664:	6743      	str	r3, [r0, #116]	@ 0x74
  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
 8008666:	b309      	cbz	r1, 80086ac <RUC_Init+0x5c>
    pRUCPhaseParams = pRUCPhaseParams->pNext;
 8008668:	688b      	ldr	r3, [r1, #8]
  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
 800866a:	b323      	cbz	r3, 80086b6 <RUC_Init+0x66>
    pRUCPhaseParams = pRUCPhaseParams->pNext;
 800866c:	689b      	ldr	r3, [r3, #8]
  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
 800866e:	b32b      	cbz	r3, 80086bc <RUC_Init+0x6c>
    pRUCPhaseParams = pRUCPhaseParams->pNext;
 8008670:	689b      	ldr	r3, [r3, #8]
  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
 8008672:	b333      	cbz	r3, 80086c2 <RUC_Init+0x72>
 8008674:	689b      	ldr	r3, [r3, #8]
    bPhase++;
 8008676:	f04f 0c05 	mov.w	ip, #5
  while ( ( pRUCPhaseParams != MC_NULL ) && ( bPhase < RUC_MAX_PHASE_NUMBER ) )
 800867a:	b1cb      	cbz	r3, 80086b0 <RUC_Init+0x60>
 800867c:	2204      	movs	r2, #4
 800867e:	f04f 0c05 	mov.w	ip, #5
  }
  pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;

  pHandle->bPhaseNbr = bPhase;

  pHandle->bResetPLLTh = ( uint8_t )( ( RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz ) / 1000u );
 8008682:	8803      	ldrh	r3, [r0, #0]
 8008684:	4910      	ldr	r1, [pc, #64]	@ (80086c8 <RUC_Init+0x78>)
 8008686:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800868a:	fb0e f303 	mul.w	r3, lr, r3
  pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800868e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
  pHandle->bResetPLLTh = ( uint8_t )( ( RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz ) / 1000u );
 8008692:	fba1 1303 	umull	r1, r3, r1, r3
  pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 8008696:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800869a:	2100      	movs	r1, #0
  pHandle->bResetPLLTh = ( uint8_t )( ( RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz ) / 1000u );
 800869c:	099b      	lsrs	r3, r3, #6
  pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 800869e:	6151      	str	r1, [r2, #20]
  pHandle->bPhaseNbr = bPhase;
 80086a0:	f880 c048 	strb.w	ip, [r0, #72]	@ 0x48
  pHandle->bResetPLLTh = ( uint8_t )( ( RUC_OTF_PLL_RESET_TIMEOUT * pHandle->hRUCFrequencyHz ) / 1000u );
 80086a4:	f880 3056 	strb.w	r3, [r0, #86]	@ 0x56

}
 80086a8:	f85d fb04 	ldr.w	pc, [sp], #4
    bPhase++;
 80086ac:	f04f 0c01 	mov.w	ip, #1
  pHandle->ParamsData[bPhase - 1u].pNext = MC_NULL;
 80086b0:	f10c 32ff 	add.w	r2, ip, #4294967295	@ 0xffffffff
 80086b4:	e7e5      	b.n	8008682 <RUC_Init+0x32>
    bPhase++;
 80086b6:	f04f 0c02 	mov.w	ip, #2
 80086ba:	e7f9      	b.n	80086b0 <RUC_Init+0x60>
 80086bc:	f04f 0c03 	mov.w	ip, #3
 80086c0:	e7f6      	b.n	80086b0 <RUC_Init+0x60>
 80086c2:	f04f 0c04 	mov.w	ip, #4
 80086c6:	e7f3      	b.n	80086b0 <RUC_Init+0x60>
 80086c8:	10624dd3 	.word	0x10624dd3

080086cc <RUC_Clear>:
  * @param  hMotorDirection: rotor rotation direction.
  *         This parameter must be -1 or +1.
  *  @retval none
  */
__weak void RUC_Clear( RevUpCtrl_Handle_t * pHandle, int16_t hMotorDirection )
{
 80086cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  VirtualSpeedSensor_Handle_t * pVSS = pHandle->pVSS;
 80086d0:	6ec7      	ldr	r7, [r0, #108]	@ 0x6c
  SpeednTorqCtrl_Handle_t * pSTC = pHandle->pSTC;
 80086d2:	f8d0 8068 	ldr.w	r8, [r0, #104]	@ 0x68
  RevUpCtrl_PhaseParams_t * pPhaseParams = pHandle->ParamsData;

  pHandle->hDirection = hMotorDirection;
 80086d6:	80c1      	strh	r1, [r0, #6]
  pHandle->EnteredZone1 = false;

  /*Initializes the rev up stages counter.*/
  pHandle->bStageCnt = 0u;
 80086d8:	2600      	movs	r6, #0
{
 80086da:	4604      	mov	r4, r0
  pHandle->bStageCnt = 0u;
 80086dc:	f880 6058 	strb.w	r6, [r0, #88]	@ 0x58
  pHandle->bOTFRelCounter = 0u;
 80086e0:	f880 6053 	strb.w	r6, [r0, #83]	@ 0x53
  pHandle->OTFSCLowside = false;
 80086e4:	f8a0 6054 	strh.w	r6, [r0, #84]	@ 0x54

  /* Calls the clear method of VSS.*/
  VSS_Clear( pVSS );
 80086e8:	4638      	mov	r0, r7

  /* Sets the STC in torque mode.*/
  STC_SetControlMode( pSTC, STC_TORQUE_MODE );

  /* Sets the mechanical starting angle of VSS.*/
  VSS_SetMecAngle( pVSS, pHandle->hStartingMecAngle * hMotorDirection );
 80086ea:	b28d      	uxth	r5, r1
  VSS_Clear( pVSS );
 80086ec:	f000 fe6e 	bl	80093cc <VSS_Clear>
  STC_SetControlMode( pSTC, STC_TORQUE_MODE );
 80086f0:	4631      	mov	r1, r6
 80086f2:	4640      	mov	r0, r8
 80086f4:	f000 f918 	bl	8008928 <STC_SetControlMode>
  VSS_SetMecAngle( pVSS, pHandle->hStartingMecAngle * hMotorDirection );
 80086f8:	8861      	ldrh	r1, [r4, #2]
 80086fa:	fb11 f105 	smulbb	r1, r1, r5
 80086fe:	b209      	sxth	r1, r1
 8008700:	4638      	mov	r0, r7
 8008702:	f000 ff11 	bl	8009528 <VSS_SetMecAngle>

  /* Sets to zero the starting torque of STC */
  STC_ExecRamp( pSTC, 0, 0u );
 8008706:	4632      	mov	r2, r6
 8008708:	4631      	mov	r1, r6
 800870a:	4640      	mov	r0, r8
 800870c:	f000 f910 	bl	8008930 <STC_ExecRamp>

  /* Gives the first command to STC and VSS.*/
  STC_ExecRamp( pSTC, pPhaseParams->hFinalTorque * hMotorDirection,
 8008710:	8a21      	ldrh	r1, [r4, #16]
 8008712:	89a2      	ldrh	r2, [r4, #12]
 8008714:	fb11 f105 	smulbb	r1, r1, r5
 8008718:	b209      	sxth	r1, r1
 800871a:	4640      	mov	r0, r8
 800871c:	f000 f908 	bl	8008930 <STC_ExecRamp>
                ( uint32_t )( pPhaseParams->hDurationms ) );

  VSS_SetMecAcceleration( pVSS, pPhaseParams->hFinalMecSpeedUnit * hMotorDirection,
 8008720:	89e1      	ldrh	r1, [r4, #14]
 8008722:	89a2      	ldrh	r2, [r4, #12]
 8008724:	fb11 f105 	smulbb	r1, r1, r5
 8008728:	b209      	sxth	r1, r1
 800872a:	4638      	mov	r0, r7
 800872c:	f000 ff04 	bl	8009538 <VSS_SetMecAcceleration>
                          pPhaseParams->hDurationms );

  /* Compute hPhaseRemainingTicks.*/
  pHandle->hPhaseRemainingTicks =
    ( uint16_t )( ( ( uint32_t )pPhaseParams->hDurationms *
 8008730:	89a3      	ldrh	r3, [r4, #12]
                    ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 8008732:	8821      	ldrh	r1, [r4, #0]
 8008734:	4a06      	ldr	r2, [pc, #24]	@ (8008750 <RUC_Clear+0x84>)

  /*Set the next phases parameter pointer.*/
  pHandle->pCurrentPhaseParams = pPhaseParams->pNext;

  /*Timeout counter for PLL reset during OTF.*/
  pHandle->bResetPLLCnt = 0u;
 8008736:	f884 6057 	strb.w	r6, [r4, #87]	@ 0x57
    ( uint16_t )( ( ( uint32_t )pPhaseParams->hDurationms *
 800873a:	fb01 f303 	mul.w	r3, r1, r3
                    ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 800873e:	fba2 2303 	umull	r2, r3, r2, r3
 8008742:	099b      	lsrs	r3, r3, #6
  pHandle->pCurrentPhaseParams = pPhaseParams->pNext;
 8008744:	6962      	ldr	r2, [r4, #20]
 8008746:	60a2      	str	r2, [r4, #8]
  pHandle->hPhaseRemainingTicks++;
 8008748:	3301      	adds	r3, #1
 800874a:	80a3      	strh	r3, [r4, #4]
}
 800874c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008750:	10624dd3 	.word	0x10624dd3

08008754 <RUC_Exec>:
  */
__weak bool RUC_Exec( RevUpCtrl_Handle_t * pHandle )
{
  bool retVal = true;

  if ( pHandle->hPhaseRemainingTicks > 0u )
 8008754:	8883      	ldrh	r3, [r0, #4]
{
 8008756:	b510      	push	{r4, lr}
 8008758:	4604      	mov	r4, r0
  if ( pHandle->hPhaseRemainingTicks > 0u )
 800875a:	bb43      	cbnz	r3, 80087ae <RUC_Exec+0x5a>

  } /* hPhaseRemainingTicks > 0 */

  if ( pHandle->hPhaseRemainingTicks == 0u )
  {
    if ( pHandle->pCurrentPhaseParams != MC_NULL )
 800875c:	68a0      	ldr	r0, [r4, #8]
 800875e:	b328      	cbz	r0, 80087ac <RUC_Exec+0x58>
    {

      /* If it becomes zero the current phase has been completed.*/
      /* Gives the next command to STC and VSS.*/
      STC_ExecRamp( pHandle->pSTC, pHandle->pCurrentPhaseParams->hFinalTorque * pHandle->hDirection,
 8008760:	8881      	ldrh	r1, [r0, #4]
 8008762:	88e3      	ldrh	r3, [r4, #6]
 8008764:	8802      	ldrh	r2, [r0, #0]
 8008766:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8008768:	fb11 f103 	smulbb	r1, r1, r3
 800876c:	b209      	sxth	r1, r1
 800876e:	f000 f8df 	bl	8008930 <STC_ExecRamp>
                    ( uint32_t )( pHandle->pCurrentPhaseParams->hDurationms ) );

      VSS_SetMecAcceleration( pHandle->pVSS,
                              pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 8008772:	68a3      	ldr	r3, [r4, #8]
 8008774:	88e0      	ldrh	r0, [r4, #6]
 8008776:	8859      	ldrh	r1, [r3, #2]
      VSS_SetMecAcceleration( pHandle->pVSS,
 8008778:	881a      	ldrh	r2, [r3, #0]
                              pHandle->pCurrentPhaseParams->hFinalMecSpeedUnit * pHandle->hDirection,
 800877a:	fb11 f100 	smulbb	r1, r1, r0
      VSS_SetMecAcceleration( pHandle->pVSS,
 800877e:	b209      	sxth	r1, r1
 8008780:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8008782:	f000 fed9 	bl	8009538 <VSS_SetMecAcceleration>
                              pHandle->pCurrentPhaseParams->hDurationms );

      /* Compute hPhaseRemainingTicks.*/
      pHandle->hPhaseRemainingTicks =
        ( uint16_t )( ( ( uint32_t )pHandle->pCurrentPhaseParams->hDurationms *
 8008786:	68a1      	ldr	r1, [r4, #8]
                        ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 8008788:	8820      	ldrh	r0, [r4, #0]
        ( uint16_t )( ( ( uint32_t )pHandle->pCurrentPhaseParams->hDurationms *
 800878a:	880b      	ldrh	r3, [r1, #0]
                        ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 800878c:	4a0b      	ldr	r2, [pc, #44]	@ (80087bc <RUC_Exec+0x68>)
      pHandle->hPhaseRemainingTicks++;

      /*Set the next phases parameter pointer.*/
      pHandle->pCurrentPhaseParams = pHandle->pCurrentPhaseParams->pNext;
 800878e:	6889      	ldr	r1, [r1, #8]
 8008790:	60a1      	str	r1, [r4, #8]
        ( uint16_t )( ( ( uint32_t )pHandle->pCurrentPhaseParams->hDurationms *
 8008792:	fb00 f303 	mul.w	r3, r0, r3
                        ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 8008796:	fba2 2303 	umull	r2, r3, r2, r3

      /*Increases the rev up stages counter.*/
      pHandle->bStageCnt++;
 800879a:	f894 2058 	ldrb.w	r2, [r4, #88]	@ 0x58
                        ( uint32_t )pHandle->hRUCFrequencyHz ) / 1000u );
 800879e:	099b      	lsrs	r3, r3, #6
      pHandle->hPhaseRemainingTicks++;
 80087a0:	3301      	adds	r3, #1
      pHandle->bStageCnt++;
 80087a2:	3201      	adds	r2, #1
      pHandle->hPhaseRemainingTicks++;
 80087a4:	80a3      	strh	r3, [r4, #4]
      pHandle->bStageCnt++;
 80087a6:	f884 2058 	strb.w	r2, [r4, #88]	@ 0x58
  bool retVal = true;
 80087aa:	2001      	movs	r0, #1
    {
      retVal = false;
    }
  }
  return retVal;
}
 80087ac:	bd10      	pop	{r4, pc}
    pHandle->hPhaseRemainingTicks--;
 80087ae:	3b01      	subs	r3, #1
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	8083      	strh	r3, [r0, #4]
  if ( pHandle->hPhaseRemainingTicks == 0u )
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d0d1      	beq.n	800875c <RUC_Exec+0x8>
  bool retVal = true;
 80087b8:	2001      	movs	r0, #1
}
 80087ba:	bd10      	pop	{r4, pc}
 80087bc:	10624dd3 	.word	0x10624dd3

080087c0 <RUC_FirstAccelerationStageReached>:
  */
__weak bool RUC_FirstAccelerationStageReached( RevUpCtrl_Handle_t * pHandle )
{
  bool retVal = false;

  if ( pHandle->bStageCnt >= pHandle->bFirstAccelerationStage )
 80087c0:	f890 2058 	ldrb.w	r2, [r0, #88]	@ 0x58
 80087c4:	f890 0049 	ldrb.w	r0, [r0, #73]	@ 0x49
  {
    retVal = true;
  }
  return retVal;
}
 80087c8:	4282      	cmp	r2, r0
 80087ca:	bf34      	ite	cc
 80087cc:	2000      	movcc	r0, #0
 80087ce:	2001      	movcs	r0, #1
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop

080087d4 <RUC_SetPhaseDurationms>:
  *         This parameter must be set in millisecond.
  *  @retval none
  */
__weak void RUC_SetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, uint16_t hDurationms )
{
  pHandle->ParamsData[bPhase].hDurationms = hDurationms;
 80087d4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80087d8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80087dc:	8182      	strh	r2, [r0, #12]
}
 80087de:	4770      	bx	lr

080087e0 <RUC_SetPhaseFinalMecSpeedUnit>:
  *  @retval none
  */
__weak void RUC_SetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase,
                                    int16_t hFinalMecSpeedUnit )
{
  pHandle->ParamsData[bPhase].hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 80087e0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80087e4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80087e8:	81c2      	strh	r2, [r0, #14]
}
 80087ea:	4770      	bx	lr

080087ec <RUC_SetPhaseFinalTorque>:
  * @param  hFinalTorque: new targetted motor torque.
  *  @retval none
  */
__weak void RUC_SetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase, int16_t hFinalTorque )
{
  pHandle->ParamsData[bPhase].hFinalTorque = hFinalTorque;
 80087ec:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80087f0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 80087f4:	8202      	strh	r2, [r0, #16]
}
 80087f6:	4770      	bx	lr

080087f8 <RUC_GetPhaseDurationms>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns duration used in selected phase.
  */
__weak uint16_t RUC_GetPhaseDurationms( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( uint16_t )pHandle->ParamsData[bPhase].hDurationms );
 80087f8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80087fc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8008800:	8980      	ldrh	r0, [r0, #12]
 8008802:	4770      	bx	lr

08008804 <RUC_GetPhaseFinalMecSpeedUnit>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted rotor speed set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalMecSpeedUnit( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalMecSpeedUnit );
 8008804:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008808:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800880c:	f9b0 000e 	ldrsh.w	r0, [r0, #14]
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop

08008814 <RUC_GetPhaseFinalTorque>:
  *         This parameter must be a number between 0 and 6.
  *  @retval Returns targetted motor torque set in selected phase.
  */
__weak int16_t RUC_GetPhaseFinalTorque( RevUpCtrl_Handle_t * pHandle, uint8_t bPhase )
{
  return ( ( int16_t )pHandle->ParamsData[bPhase].hFinalTorque );
 8008814:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8008818:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800881c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop

08008824 <RUC_GetNumberOfPhases>:
  *  @retval Returns number of phases relative to the programmed revup.
  */
__weak uint8_t RUC_GetNumberOfPhases( RevUpCtrl_Handle_t * pHandle )
{
  return ( ( uint8_t )pHandle->bPhaseNbr );
}
 8008824:	f890 0048 	ldrb.w	r0, [r0, #72]	@ 0x48
 8008828:	4770      	bx	lr
 800882a:	bf00      	nop

0800882c <SPD_GetElAngle>:
  * @retval int16_t rotor electrical angle (s16degrees)
  */
__weak int16_t SPD_GetElAngle( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hElAngle );
}
 800882c:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop

08008834 <SPD_GetAvrgMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednPosFdbk component
  */
__weak int16_t SPD_GetAvrgMecSpeedUnit( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->hAvrMecSpeedUnit );
}
 8008834:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 8008838:	4770      	bx	lr
 800883a:	bf00      	nop

0800883c <SPD_GetInstElSpeedDpp>:
  * @retval int16_t rotor instantaneous electrical speed (Dpp)
  */
__weak int16_t SPD_GetInstElSpeedDpp( SpeednPosFdbk_Handle_t * pHandle )
{
  return ( pHandle->InstantaneousElSpeedDpp );
}
 800883c:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop

08008844 <SPD_IsMecSpeedReliable>:
  int16_t hAux;

  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

  /* Compute absoulte value of mechanical speed */
  if ( *pMecSpeedUnit < 0 )
 8008844:	f9b1 c000 	ldrsh.w	ip, [r1]
{
 8008848:	4603      	mov	r3, r0
 800884a:	b510      	push	{r4, lr}
  {
    hAux = -( *pMecSpeedUnit );
 800884c:	fa1f f18c 	uxth.w	r1, ip
  if ( *pMecSpeedUnit < 0 )
 8008850:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( *pMecSpeedUnit );
 8008854:	bfb8      	it	lt
 8008856:	4249      	neglt	r1, r1
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
  {
    SpeedError = true;
  }

  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 8008858:	f8b3 e016 	ldrh.w	lr, [r3, #22]
  uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800885c:	78c0      	ldrb	r0, [r0, #3]
  bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800885e:	781a      	ldrb	r2, [r3, #0]
  if ( hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit )
 8008860:	8a9c      	ldrh	r4, [r3, #20]
  {
    SpeedError = true;
  }

  /* Compute absoulte value of mechanical acceleration */
  if ( pHandle->hMecAccelUnitP < 0 )
 8008862:	f9b3 c012 	ldrsh.w	ip, [r3, #18]
    hAux = -( *pMecSpeedUnit );
 8008866:	bfb8      	it	lt
 8008868:	b289      	uxthlt	r1, r1
  if ( hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit )
 800886a:	458e      	cmp	lr, r1
 800886c:	d816      	bhi.n	800889c <SPD_IsMecSpeedReliable+0x58>
  {
    hAux = -( pHandle->hMecAccelUnitP );
 800886e:	fa1f fe8c 	uxth.w	lr, ip
  if ( pHandle->hMecAccelUnitP < 0 )
 8008872:	f1bc 0f00 	cmp.w	ip, #0
    hAux = -( pHandle->hMecAccelUnitP );
 8008876:	bfb8      	it	lt
 8008878:	f1ce 0e00 	rsblt	lr, lr, #0
  else
  {
    hAbsMecAccelUnitP = ( uint16_t )( pHandle->hMecAccelUnitP );
  }

  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 800887c:	f8b3 c018 	ldrh.w	ip, [r3, #24]
    hAux = -( pHandle->hMecAccelUnitP );
 8008880:	bfb8      	it	lt
 8008882:	fa1f fe8e 	uxthlt.w	lr, lr
  if ( hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP )
 8008886:	45f4      	cmp	ip, lr
 8008888:	d308      	bcc.n	800889c <SPD_IsMecSpeedReliable+0x58>
  {
    SpeedError = true;
  }

  if ( SpeedError == true )
 800888a:	428c      	cmp	r4, r1
 800888c:	d306      	bcc.n	800889c <SPD_IsMecSpeedReliable+0x58>
      bSpeedErrorNumber++;
    }
  }
  else
  {
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 800888e:	4290      	cmp	r0, r2
 8008890:	d809      	bhi.n	80088a6 <SPD_IsMecSpeedReliable+0x62>
    {
      bSpeedErrorNumber = 0u;
    }
  }

  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 8008892:	1a10      	subs	r0, r2, r0
  {
    SpeedSensorReliability = false;
  }

  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8008894:	701a      	strb	r2, [r3, #0]
  if ( bSpeedErrorNumber == bMaximumSpeedErrorsNumber )
 8008896:	bf18      	it	ne
 8008898:	2001      	movne	r0, #1

  return ( SpeedSensorReliability );
}
 800889a:	bd10      	pop	{r4, pc}
    if ( bSpeedErrorNumber < bMaximumSpeedErrorsNumber )
 800889c:	4290      	cmp	r0, r2
 800889e:	d9f8      	bls.n	8008892 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber++;
 80088a0:	3201      	adds	r2, #1
 80088a2:	b2d2      	uxtb	r2, r2
 80088a4:	e7f5      	b.n	8008892 <SPD_IsMecSpeedReliable+0x4e>
      bSpeedErrorNumber = 0u;
 80088a6:	2200      	movs	r2, #0
  pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 80088a8:	701a      	strb	r2, [r3, #0]
  bool SpeedSensorReliability = true;
 80088aa:	2001      	movs	r0, #1
}
 80088ac:	bd10      	pop	{r4, pc}
 80088ae:	bf00      	nop

080088b0 <SPD_GetS16Speed>:
  * @retval int16_t The average mechanical rotor speed expressed in "S16Speed".
  */
__weak int16_t SPD_GetS16Speed( SpeednPosFdbk_Handle_t * pHandle )
{
  int32_t wAux = ( int32_t ) pHandle->hAvrMecSpeedUnit;
  wAux *= INT16_MAX;
 80088b0:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80088b4:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
  wAux *= INT16_MAX;
 80088b8:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  wAux /= ( int16_t ) pHandle->hMaxReliableMecSpeedUnit;
 80088bc:	fb93 f0f2 	sdiv	r0, r3, r2
  return ( int16_t )wAux;
}
 80088c0:	b200      	sxth	r0, r0
 80088c2:	4770      	bx	lr

080088c4 <STC_Init>:
{

  pHandle->PISpeed = pPI;
  pHandle->SPD = SPD_Handle;
  pHandle->Mode = pHandle->ModeDefault;
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 80088c4:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	@ 0x2c
  pHandle->PISpeed = pPI;
 80088c8:	6101      	str	r1, [r0, #16]
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80088ca:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	@ 0x2e
  pHandle->SPD = SPD_Handle;
 80088ce:	6142      	str	r2, [r0, #20]
{
 80088d0:	b410      	push	{r4}
  pHandle->Mode = pHandle->ModeDefault;
 80088d2:	f890 402a 	ldrb.w	r4, [r0, #42]	@ 0x2a
 80088d6:	7004      	strb	r4, [r0, #0]
  pHandle->TargetFinal = 0;
 80088d8:	2300      	movs	r3, #0
  pHandle->SpeedRefUnitExt = ( int32_t )pHandle->MecSpeedRefUnitDefault * 65536;
 80088da:	ea4f 440c 	mov.w	r4, ip, lsl #16
  pHandle->TorqueRef = ( int32_t )pHandle->TorqueRefDefault * 65536;
 80088de:	0409      	lsls	r1, r1, #16
 80088e0:	e9c0 4101 	strd	r4, r1, [r0, #4]
  pHandle->TargetFinal = 0;
 80088e4:	8043      	strh	r3, [r0, #2]
  pHandle->RampRemainingStep = 0u;
  pHandle->IncDecAmount = 0;
}
 80088e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->RampRemainingStep = 0u;
 80088ea:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80088ec:	6183      	str	r3, [r0, #24]
}
 80088ee:	4770      	bx	lr

080088f0 <STC_SetSpeedSensor>:
  * @param SPD_Handle Speed sensor component to be set.
  * @retval none
  */
__weak void STC_SetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle, SpeednPosFdbk_Handle_t * SPD_Handle )
{
  pHandle->SPD = SPD_Handle;
 80088f0:	6141      	str	r1, [r0, #20]
}
 80088f2:	4770      	bx	lr

080088f4 <STC_GetSpeedSensor>:
  * @retval SpeednPosFdbk_Handle_t speed sensor utilized by the FOC.
  */
__weak SpeednPosFdbk_Handle_t * STC_GetSpeedSensor( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( pHandle->SPD );
}
 80088f4:	6940      	ldr	r0, [r0, #20]
 80088f6:	4770      	bx	lr

080088f8 <STC_Clear>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none.
  */
__weak void STC_Clear( SpeednTorqCtrl_Handle_t * pHandle )
{
  if ( pHandle->Mode == STC_SPEED_MODE )
 80088f8:	7803      	ldrb	r3, [r0, #0]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d000      	beq.n	8008900 <STC_Clear+0x8>
  {
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
  }
}
 80088fe:	4770      	bx	lr
    PID_SetIntegralTerm( pHandle->PISpeed, 0 );
 8008900:	6900      	ldr	r0, [r0, #16]
 8008902:	2100      	movs	r1, #0
 8008904:	f7fe bc9c 	b.w	8007240 <PID_SetIntegralTerm>

08008908 <STC_GetMecSpeedRefUnit>:
  * @retval int16_t current mechanical rotor speed reference expressed in tenths
  *         of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->SpeedRefUnitExt / 65536 ) );
 8008908:	6840      	ldr	r0, [r0, #4]
 800890a:	2800      	cmp	r0, #0
 800890c:	bfbc      	itt	lt
 800890e:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8008912:	30ff      	addlt	r0, #255	@ 0xff
}
 8008914:	1400      	asrs	r0, r0, #16
 8008916:	4770      	bx	lr

08008918 <STC_GetTorqueRef>:
  * @retval int16_t current motor torque reference. This value represents
  *         actually the Iq current expressed in digit.
  */
__weak int16_t STC_GetTorqueRef( SpeednTorqCtrl_Handle_t * pHandle )
{
  return ( ( int16_t )( pHandle->TorqueRef / 65536 ) );
 8008918:	6880      	ldr	r0, [r0, #8]
 800891a:	2800      	cmp	r0, #0
 800891c:	bfbc      	itt	lt
 800891e:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8008922:	30ff      	addlt	r0, #255	@ 0xff
}
 8008924:	1400      	asrs	r0, r0, #16
 8008926:	4770      	bx	lr

08008928 <STC_SetControlMode>:
  * @retval none
  */
__weak void STC_SetControlMode( SpeednTorqCtrl_Handle_t * pHandle, STC_Modality_t bMode )
{
  pHandle->Mode = bMode;
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 8008928:	2300      	movs	r3, #0
  pHandle->Mode = bMode;
 800892a:	7001      	strb	r1, [r0, #0]
  pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800892c:	60c3      	str	r3, [r0, #12]
}
 800892e:	4770      	bx	lr

08008930 <STC_ExecRamp>:
  *         application torque or below min application speed depending on
  *         current modality of TSC) in this case the command is ignored and the
  *         previous ramp is not interrupted, otherwise it returns true.
  */
__weak bool STC_ExecRamp( SpeednTorqCtrl_Handle_t * pHandle, int16_t hTargetFinal, uint32_t hDurationms )
{
 8008930:	b570      	push	{r4, r5, r6, lr}
  uint32_t wAux;
  int32_t wAux1;
  int16_t hCurrentReference;

  /* Check if the hTargetFinal is out of the bound of application. */
  if ( pHandle->Mode == STC_TORQUE_MODE )
 8008932:	7803      	ldrb	r3, [r0, #0]
{
 8008934:	4604      	mov	r4, r0
 8008936:	460d      	mov	r5, r1
 8008938:	4616      	mov	r6, r2
  if ( pHandle->Mode == STC_TORQUE_MODE )
 800893a:	b31b      	cbz	r3, 8008984 <STC_ExecRamp+0x54>
    }
#endif
  }
  else
  {
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 800893c:	6840      	ldr	r0, [r0, #4]

#ifdef CHECK_BOUNDARY
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800893e:	8be3      	ldrh	r3, [r4, #30]
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 8008940:	2800      	cmp	r0, #0
 8008942:	bfbc      	itt	lt
 8008944:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00
 8008948:	30ff      	addlt	r0, #255	@ 0xff
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 800894a:	4299      	cmp	r1, r3
    hCurrentReference = ( int16_t )( pHandle->SpeedRefUnitExt / 65536 );
 800894c:	ea4f 4020 	mov.w	r0, r0, asr #16
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxAppPositiveMecSpeedUnit )
 8008950:	dd01      	ble.n	8008956 <STC_ExecRamp+0x26>
 8008952:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
    }
  }

  return AllowedRange;
}
 8008954:	bd70      	pop	{r4, r5, r6, pc}
    else if ( hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit )
 8008956:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	@ 0x24
 800895a:	428b      	cmp	r3, r1
 800895c:	dcf9      	bgt.n	8008952 <STC_ExecRamp+0x22>
    else if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinAppPositiveMecSpeedUnit )
 800895e:	8c23      	ldrh	r3, [r4, #32]
 8008960:	4299      	cmp	r1, r3
 8008962:	da03      	bge.n	800896c <STC_ExecRamp+0x3c>
      if ( hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit )
 8008964:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	@ 0x22
 8008968:	428b      	cmp	r3, r1
 800896a:	dbf2      	blt.n	8008952 <STC_ExecRamp+0x22>
    if ( hDurationms == 0u )
 800896c:	b9a6      	cbnz	r6, 8008998 <STC_ExecRamp+0x68>
      if ( pHandle->Mode == STC_SPEED_MODE )
 800896e:	7823      	ldrb	r3, [r4, #0]
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8008970:	042d      	lsls	r5, r5, #16
      if ( pHandle->Mode == STC_SPEED_MODE )
 8008972:	2b01      	cmp	r3, #1
        pHandle->SpeedRefUnitExt = ( int32_t )hTargetFinal * 65536;
 8008974:	bf0c      	ite	eq
 8008976:	6065      	streq	r5, [r4, #4]
        pHandle->TorqueRef = ( int32_t )hTargetFinal * 65536;
 8008978:	60a5      	strne	r5, [r4, #8]
      pHandle->IncDecAmount = 0;
 800897a:	2000      	movs	r0, #0
      pHandle->IncDecAmount = wAux1;
 800897c:	61a0      	str	r0, [r4, #24]
      pHandle->RampRemainingStep++;
 800897e:	60e6      	str	r6, [r4, #12]
      pHandle->IncDecAmount = wAux1;
 8008980:	2001      	movs	r0, #1
}
 8008982:	bd70      	pop	{r4, r5, r6, pc}
    hCurrentReference = STC_GetTorqueRef( pHandle );
 8008984:	f7ff ffc8 	bl	8008918 <STC_GetTorqueRef>
    if ( ( int32_t )hTargetFinal > ( int32_t )pHandle->MaxPositiveTorque )
 8008988:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800898a:	42ab      	cmp	r3, r5
 800898c:	dbe1      	blt.n	8008952 <STC_ExecRamp+0x22>
    if ( ( int32_t )hTargetFinal < ( int32_t )pHandle->MinNegativeTorque )
 800898e:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	@ 0x28
 8008992:	42ab      	cmp	r3, r5
 8008994:	dcdd      	bgt.n	8008952 <STC_ExecRamp+0x22>
 8008996:	e7e9      	b.n	800896c <STC_ExecRamp+0x3c>
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 8008998:	8ba3      	ldrh	r3, [r4, #28]
      wAux /= 1000u;
 800899a:	4a06      	ldr	r2, [pc, #24]	@ (80089b4 <STC_ExecRamp+0x84>)
      pHandle->TargetFinal = hTargetFinal;
 800899c:	8065      	strh	r5, [r4, #2]
      wAux = ( uint32_t )hDurationms * ( uint32_t )pHandle->STCFrequencyHz;
 800899e:	fb06 f303 	mul.w	r3, r6, r3
      wAux /= 1000u;
 80089a2:	fba2 2303 	umull	r2, r3, r2, r3
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80089a6:	1a28      	subs	r0, r5, r0
      wAux /= 1000u;
 80089a8:	099b      	lsrs	r3, r3, #6
      pHandle->RampRemainingStep++;
 80089aa:	1c5e      	adds	r6, r3, #1
      wAux1 = ( ( int32_t )hTargetFinal - ( int32_t )hCurrentReference ) * 65536;
 80089ac:	0400      	lsls	r0, r0, #16
      wAux1 /= ( int32_t )pHandle->RampRemainingStep;
 80089ae:	fb90 f0f6 	sdiv	r0, r0, r6
      pHandle->IncDecAmount = wAux1;
 80089b2:	e7e3      	b.n	800897c <STC_ExecRamp+0x4c>
 80089b4:	10624dd3 	.word	0x10624dd3

080089b8 <STC_StopRamp>:
  * @retval none
  */
__weak void STC_StopRamp( SpeednTorqCtrl_Handle_t * pHandle )
{

  pHandle->RampRemainingStep = 0u;
 80089b8:	2300      	movs	r3, #0
 80089ba:	60c3      	str	r3, [r0, #12]
  pHandle->IncDecAmount = 0;
 80089bc:	6183      	str	r3, [r0, #24]
}
 80089be:	4770      	bx	lr

080089c0 <STC_CalcTorqueReference>:
  *         To convert current expressed in Amps to current expressed in digit
  *         is possible to use the formula:
  *         Current(digit) = [Current(Amp) * 65536 * Rshunt * Aop]  /  Vdd micro
  */
__weak int16_t STC_CalcTorqueReference( SpeednTorqCtrl_Handle_t * pHandle )
{
 80089c0:	b570      	push	{r4, r5, r6, lr}
  int16_t hTorqueReference = 0;
  int16_t hMeasuredSpeed;
  int16_t hTargetSpeed;
  int16_t hError;

  if ( pHandle->Mode == STC_TORQUE_MODE )
 80089c2:	7802      	ldrb	r2, [r0, #0]
    wCurrentReference = pHandle->SpeedRefUnitExt;
  }

  /* Update the speed reference or the torque reference according to the mode
     and terminates the ramp if needed. */
  if ( pHandle->RampRemainingStep > 1u )
 80089c4:	68c3      	ldr	r3, [r0, #12]
{
 80089c6:	4604      	mov	r4, r0
  if ( pHandle->Mode == STC_TORQUE_MODE )
 80089c8:	b96a      	cbnz	r2, 80089e6 <STC_CalcTorqueReference+0x26>
  if ( pHandle->RampRemainingStep > 1u )
 80089ca:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->TorqueRef;
 80089cc:	6886      	ldr	r6, [r0, #8]
  if ( pHandle->RampRemainingStep > 1u )
 80089ce:	d923      	bls.n	8008a18 <STC_CalcTorqueReference+0x58>
  {
    /* Increment/decrement the reference value. */
    wCurrentReference += pHandle->IncDecAmount;
 80089d0:	6982      	ldr	r2, [r0, #24]
 80089d2:	4416      	add	r6, r2

    /* Decrement the number of remaining steps */
    pHandle->RampRemainingStep--;
 80089d4:	3b01      	subs	r3, #1
  if ( pHandle->Mode == STC_SPEED_MODE )
  {
    /* Run the speed control loop */

    /* Compute speed error */
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 80089d6:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 80089d8:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 80089da:	4630      	mov	r0, r6
 80089dc:	db20      	blt.n	8008a20 <STC_CalcTorqueReference+0x60>
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
  }
  else
  {
    pHandle->TorqueRef = wCurrentReference;
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 80089de:	1405      	asrs	r5, r0, #16
 80089e0:	b228      	sxth	r0, r5
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 80089e2:	60a6      	str	r6, [r4, #8]
  }

  return hTorqueReference;
}
 80089e4:	bd70      	pop	{r4, r5, r6, pc}
  if ( pHandle->RampRemainingStep > 1u )
 80089e6:	2b01      	cmp	r3, #1
    wCurrentReference = pHandle->SpeedRefUnitExt;
 80089e8:	6846      	ldr	r6, [r0, #4]
  if ( pHandle->RampRemainingStep > 1u )
 80089ea:	d91d      	bls.n	8008a28 <STC_CalcTorqueReference+0x68>
    wCurrentReference += pHandle->IncDecAmount;
 80089ec:	6981      	ldr	r1, [r0, #24]
 80089ee:	440e      	add	r6, r1
    pHandle->RampRemainingStep--;
 80089f0:	3b01      	subs	r3, #1
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 80089f2:	2e00      	cmp	r6, #0
    pHandle->RampRemainingStep--;
 80089f4:	60c3      	str	r3, [r0, #12]
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 80089f6:	4630      	mov	r0, r6
 80089f8:	db1a      	blt.n	8008a30 <STC_CalcTorqueReference+0x70>
 80089fa:	1405      	asrs	r5, r0, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 80089fc:	2a01      	cmp	r2, #1
 80089fe:	d1ef      	bne.n	80089e0 <STC_CalcTorqueReference+0x20>
    hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit( pHandle->SPD );
 8008a00:	6960      	ldr	r0, [r4, #20]
 8008a02:	f7ff ff17 	bl	8008834 <SPD_GetAvrgMecSpeedUnit>
    hError = hTargetSpeed - hMeasuredSpeed;
 8008a06:	1a29      	subs	r1, r5, r0
    hTorqueReference = PI_Controller( pHandle->PISpeed, ( int32_t )hError );
 8008a08:	b209      	sxth	r1, r1
 8008a0a:	6920      	ldr	r0, [r4, #16]
 8008a0c:	f7fe fc24 	bl	8007258 <PI_Controller>
    pHandle->SpeedRefUnitExt = wCurrentReference;
 8008a10:	6066      	str	r6, [r4, #4]
    pHandle->TorqueRef = ( int32_t )hTorqueReference * 65536;
 8008a12:	0406      	lsls	r6, r0, #16
 8008a14:	60a6      	str	r6, [r4, #8]
}
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
  else if ( pHandle->RampRemainingStep == 1u )
 8008a18:	d014      	beq.n	8008a44 <STC_CalcTorqueReference+0x84>
    hTorqueReference = ( int16_t )( wCurrentReference / 65536 );
 8008a1a:	2e00      	cmp	r6, #0
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	dade      	bge.n	80089de <STC_CalcTorqueReference+0x1e>
 8008a20:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8008a24:	30ff      	adds	r0, #255	@ 0xff
 8008a26:	e7da      	b.n	80089de <STC_CalcTorqueReference+0x1e>
  else if ( pHandle->RampRemainingStep == 1u )
 8008a28:	d006      	beq.n	8008a38 <STC_CalcTorqueReference+0x78>
    hTargetSpeed = ( int16_t )( wCurrentReference / 65536 );
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	4630      	mov	r0, r6
 8008a2e:	dae4      	bge.n	80089fa <STC_CalcTorqueReference+0x3a>
 8008a30:	f506 407f 	add.w	r0, r6, #65280	@ 0xff00
 8008a34:	30ff      	adds	r0, #255	@ 0xff
 8008a36:	e7e0      	b.n	80089fa <STC_CalcTorqueReference+0x3a>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008a38:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8008a3c:	2300      	movs	r3, #0
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008a3e:	042e      	lsls	r6, r5, #16
    pHandle->RampRemainingStep = 0u;
 8008a40:	60c3      	str	r3, [r0, #12]
 8008a42:	e7db      	b.n	80089fc <STC_CalcTorqueReference+0x3c>
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008a44:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
    pHandle->RampRemainingStep = 0u;
 8008a48:	60c2      	str	r2, [r0, #12]
    wCurrentReference = ( int32_t )pHandle->TargetFinal * 65536;
 8008a4a:	042e      	lsls	r6, r5, #16
  if ( pHandle->Mode == STC_SPEED_MODE )
 8008a4c:	e7c8      	b.n	80089e0 <STC_CalcTorqueReference+0x20>
 8008a4e:	bf00      	nop

08008a50 <STC_GetMecSpeedRefUnitDefault>:
  *         expressed in tenths of HZ.
  */
__weak int16_t STC_GetMecSpeedRefUnitDefault( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MecSpeedRefUnitDefault;
}
 8008a50:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	@ 0x2c
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop

08008a58 <STC_GetMaxAppPositiveMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak uint16_t STC_GetMaxAppPositiveMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MaxAppPositiveMecSpeedUnit;
}
 8008a58:	8bc0      	ldrh	r0, [r0, #30]
 8008a5a:	4770      	bx	lr

08008a5c <STC_GetMinAppNegativeMecSpeedUnit>:
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  */
__weak int16_t STC_GetMinAppNegativeMecSpeedUnit( SpeednTorqCtrl_Handle_t * pHandle )
{
  return pHandle->MinAppNegativeMecSpeedUnit;
}
 8008a5c:	f9b0 0024 	ldrsh.w	r0, [r0, #36]	@ 0x24
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop

08008a64 <STC_GetDefaultIqdref>:
  * @retval default values of Iqdref.
  */
__weak qd_t STC_GetDefaultIqdref( SpeednTorqCtrl_Handle_t * pHandle )
{
  qd_t IqdRefDefault;
  IqdRefDefault.q = pHandle->TorqueRefDefault;
 8008a64:	f8d0 302e 	ldr.w	r3, [r0, #46]	@ 0x2e
  IqdRefDefault.d = pHandle->IdrefDefault;
  return IqdRefDefault;
 8008a68:	2200      	movs	r2, #0
 8008a6a:	b299      	uxth	r1, r3
 8008a6c:	f361 020f 	bfi	r2, r1, #0, #16
 8008a70:	0c1b      	lsrs	r3, r3, #16
 8008a72:	f363 421f 	bfi	r2, r3, #16, #16
{
 8008a76:	b082      	sub	sp, #8
}
 8008a78:	4610      	mov	r0, r2
 8008a7a:	b002      	add	sp, #8
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop

08008a80 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *         at the START_RUN state to initialize the speed reference.
  * @param  pHandle: handler of the current instance of the SpeednTorqCtrl component
  * @retval none
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed( SpeednTorqCtrl_Handle_t * pHandle )
{
 8008a80:	b510      	push	{r4, lr}
 8008a82:	4604      	mov	r4, r0
  pHandle->SpeedRefUnitExt = ( int32_t )SPD_GetAvrgMecSpeedUnit( pHandle->SPD ) * ( int32_t )65536;
 8008a84:	6940      	ldr	r0, [r0, #20]
 8008a86:	f7ff fed5 	bl	8008834 <SPD_GetAvrgMecSpeedUnit>
 8008a8a:	0400      	lsls	r0, r0, #16
 8008a8c:	6060      	str	r0, [r4, #4]
}
 8008a8e:	bd10      	pop	{r4, pc}

08008a90 <STM_Init>:
  * @retval none.
  */
__weak void STM_Init( STM_Handle_t * pHandle )
{

  pHandle->bState = IDLE;
 8008a90:	2300      	movs	r3, #0
 8008a92:	7003      	strb	r3, [r0, #0]
  pHandle->hFaultNow = MC_NO_FAULTS;
 8008a94:	f8c0 3002 	str.w	r3, [r0, #2]
  pHandle->hFaultOccurred = MC_NO_FAULTS;
}
 8008a98:	4770      	bx	lr
 8008a9a:	bf00      	nop

08008a9c <STM_FaultProcessing>:
  * @param hResetErrors Bit field reporting faults to be cleared
  * @retval State_t New state machine state after fault processing
  */
__weak State_t STM_FaultProcessing( STM_Handle_t * pHandle, uint16_t hSetErrors, uint16_t
                             hResetErrors )
{
 8008a9c:	b500      	push	{lr}
  State_t LocalState =  pHandle->bState;

  /* Set current errors */
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008a9e:	8843      	ldrh	r3, [r0, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8008aa0:	f8b0 e004 	ldrh.w	lr, [r0, #4]
{
 8008aa4:	4684      	mov	ip, r0
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008aa6:	430b      	orrs	r3, r1
  State_t LocalState =  pHandle->bState;
 8008aa8:	7800      	ldrb	r0, [r0, #0]
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008aaa:	ea23 0202 	bic.w	r2, r3, r2
  pHandle->hFaultOccurred |= hSetErrors;
 8008aae:	ea41 010e 	orr.w	r1, r1, lr
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008ab2:	b292      	uxth	r2, r2

  if ( LocalState == FAULT_NOW )
 8008ab4:	280a      	cmp	r0, #10
  pHandle->hFaultNow = ( pHandle->hFaultNow | hSetErrors ) & ( ~hResetErrors );
 8008ab6:	f8ac 2002 	strh.w	r2, [ip, #2]
  pHandle->hFaultOccurred |= hSetErrors;
 8008aba:	f8ac 1004 	strh.w	r1, [ip, #4]
  if ( LocalState == FAULT_NOW )
 8008abe:	d008      	beq.n	8008ad2 <STM_FaultProcessing+0x36>
      LocalState = FAULT_OVER;
    }
  }
  else
  {
    if ( pHandle->hFaultNow != MC_NO_FAULTS )
 8008ac0:	b90a      	cbnz	r2, 8008ac6 <STM_FaultProcessing+0x2a>
      LocalState = FAULT_NOW;
    }
  }

  return ( LocalState );
}
 8008ac2:	f85d fb04 	ldr.w	pc, [sp], #4
      pHandle->bState = FAULT_NOW;
 8008ac6:	230a      	movs	r3, #10
 8008ac8:	f88c 3000 	strb.w	r3, [ip]
      LocalState = FAULT_NOW;
 8008acc:	200a      	movs	r0, #10
}
 8008ace:	f85d fb04 	ldr.w	pc, [sp], #4
    if ( pHandle->hFaultNow == MC_NO_FAULTS )
 8008ad2:	2a00      	cmp	r2, #0
 8008ad4:	d1fa      	bne.n	8008acc <STM_FaultProcessing+0x30>
      pHandle->bState = FAULT_OVER;
 8008ad6:	200b      	movs	r0, #11
 8008ad8:	f88c 0000 	strb.w	r0, [ip]
}
 8008adc:	f85d fb04 	ldr.w	pc, [sp], #4

08008ae0 <STM_NextState>:
{
 8008ae0:	b508      	push	{r3, lr}
  switch ( bCurrentState )
 8008ae2:	7803      	ldrb	r3, [r0, #0]
 8008ae4:	2b14      	cmp	r3, #20
 8008ae6:	d820      	bhi.n	8008b2a <STM_NextState+0x4a>
 8008ae8:	e8df f003 	tbb	[pc, r3]
 8008aec:	530d2930 	.word	0x530d2930
 8008af0:	260d6547 	.word	0x260d6547
 8008af4:	1f1f421d 	.word	0x1f1f421d
 8008af8:	3a3d0b19 	.word	0x3a3d0b19
 8008afc:	61506937 	.word	0x61506937
 8008b00:	5e          	.byte	0x5e
 8008b01:	00          	.byte	0x00
      if ( ( bState == ALIGN_OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8008b02:	290e      	cmp	r1, #14
 8008b04:	d00c      	beq.n	8008b20 <STM_NextState+0x40>
      if ( bState == ANY_STOP )
 8008b06:	2907      	cmp	r1, #7
 8008b08:	d00a      	beq.n	8008b20 <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008b0a:	f001 01fd 	and.w	r1, r1, #253	@ 0xfd
 8008b0e:	2901      	cmp	r1, #1
 8008b10:	d003      	beq.n	8008b1a <STM_NextState+0x3a>
      STM_FaultProcessing( pHandle, MC_SW_ERROR, 0u );
 8008b12:	2200      	movs	r2, #0
 8008b14:	2180      	movs	r1, #128	@ 0x80
 8008b16:	f7ff ffc1 	bl	8008a9c <STM_FaultProcessing>
 8008b1a:	2000      	movs	r0, #0
}
 8008b1c:	bd08      	pop	{r3, pc}
      if ( bState == IDLE )
 8008b1e:	b921      	cbnz	r1, 8008b2a <STM_NextState+0x4a>
    pHandle->bState = bNewState;
 8008b20:	7001      	strb	r1, [r0, #0]
 8008b22:	2001      	movs	r0, #1
}
 8008b24:	bd08      	pop	{r3, pc}
      if ( bState == STOP_IDLE )
 8008b26:	2909      	cmp	r1, #9
 8008b28:	d0fa      	beq.n	8008b20 <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008b2a:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8008b2e:	2b01      	cmp	r3, #1
 8008b30:	d0f3      	beq.n	8008b1a <STM_NextState+0x3a>
 8008b32:	2907      	cmp	r1, #7
 8008b34:	d0f1      	beq.n	8008b1a <STM_NextState+0x3a>
 8008b36:	e7ec      	b.n	8008b12 <STM_NextState+0x32>
      if ( bState == STOP )
 8008b38:	2908      	cmp	r1, #8
 8008b3a:	d1f6      	bne.n	8008b2a <STM_NextState+0x4a>
 8008b3c:	e7f0      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == ALIGN_CHARGE_BOOT_CAP )
 8008b3e:	2907      	cmp	r1, #7
 8008b40:	d0ee      	beq.n	8008b20 <STM_NextState+0x40>
 8008b42:	f1a1 030d 	sub.w	r3, r1, #13
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d8df      	bhi.n	8008b0a <STM_NextState+0x2a>
 8008b4a:	e7e9      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008b4c:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d0e5      	beq.n	8008b20 <STM_NextState+0x40>
           || ( bState == ICLWAIT ) )
 8008b54:	290c      	cmp	r1, #12
 8008b56:	d1ec      	bne.n	8008b32 <STM_NextState+0x52>
 8008b58:	e7e2      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == OFFSET_CALIB ) || ( bState == ANY_STOP ) )
 8008b5a:	2911      	cmp	r1, #17
 8008b5c:	d1d3      	bne.n	8008b06 <STM_NextState+0x26>
 8008b5e:	e7df      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == ALIGNMENT ) || ( bState == ANY_STOP ) )
 8008b60:	2902      	cmp	r1, #2
 8008b62:	d1d0      	bne.n	8008b06 <STM_NextState+0x26>
 8008b64:	e7dc      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == ALIGN_CLEAR ) || ( bState == ANY_STOP ) )
 8008b66:	f001 03f7 	and.w	r3, r1, #247	@ 0xf7
 8008b6a:	2b07      	cmp	r3, #7
 8008b6c:	d1cd      	bne.n	8008b0a <STM_NextState+0x2a>
 8008b6e:	e7d7      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == IDLE ) || ( bState == ICLWAIT ) )
 8008b70:	2900      	cmp	r1, #0
 8008b72:	d0d5      	beq.n	8008b20 <STM_NextState+0x40>
 8008b74:	290c      	cmp	r1, #12
 8008b76:	d1d8      	bne.n	8008b2a <STM_NextState+0x4a>
 8008b78:	e7d2      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == SWITCH_OVER ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8008b7a:	2913      	cmp	r1, #19
 8008b7c:	d0d0      	beq.n	8008b20 <STM_NextState+0x40>
 8008b7e:	f001 03fd 	and.w	r3, r1, #253	@ 0xfd
 8008b82:	2b05      	cmp	r3, #5
 8008b84:	d0cc      	beq.n	8008b20 <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008b86:	2b01      	cmp	r3, #1
 8008b88:	d1c3      	bne.n	8008b12 <STM_NextState+0x32>
 8008b8a:	e7c6      	b.n	8008b1a <STM_NextState+0x3a>
      if ( ( bState == START ) || ( bState == ANY_STOP ) )
 8008b8c:	2904      	cmp	r1, #4
 8008b8e:	d1ba      	bne.n	8008b06 <STM_NextState+0x26>
 8008b90:	e7c6      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == ANY_STOP ) || ( bState == CHARGE_BOOT_CAP ) ||
 8008b92:	2907      	cmp	r1, #7
 8008b94:	d0c4      	beq.n	8008b20 <STM_NextState+0x40>
 8008b96:	2911      	cmp	r1, #17
 8008b98:	d8bb      	bhi.n	8008b12 <STM_NextState+0x32>
 8008b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8008bcc <STM_NextState+0xec>)
 8008b9c:	40cb      	lsrs	r3, r1
 8008b9e:	07da      	lsls	r2, r3, #31
 8008ba0:	d4be      	bmi.n	8008b20 <STM_NextState+0x40>
    if ( !( ( bState == IDLE_START ) || ( bState == IDLE_ALIGNMENT )
 8008ba2:	2903      	cmp	r1, #3
 8008ba4:	d0b9      	beq.n	8008b1a <STM_NextState+0x3a>
 8008ba6:	e7b4      	b.n	8008b12 <STM_NextState+0x32>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) )
 8008ba8:	2912      	cmp	r1, #18
 8008baa:	d1ac      	bne.n	8008b06 <STM_NextState+0x26>
 8008bac:	e7b8      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == START ) || ( bState == ANY_STOP ) || (bState == START_RUN) )
 8008bae:	1f0b      	subs	r3, r1, #4
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d8a8      	bhi.n	8008b06 <STM_NextState+0x26>
 8008bb4:	e7b4      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == RUN ) || ( bState == ANY_STOP ) )
 8008bb6:	1f8b      	subs	r3, r1, #6
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d8a6      	bhi.n	8008b0a <STM_NextState+0x2a>
 8008bbc:	e7b0      	b.n	8008b20 <STM_NextState+0x40>
      if ( ( bState == CLEAR ) || ( bState == ANY_STOP ) || ( bState == WAIT_STOP_MOTOR ) )
 8008bbe:	2914      	cmp	r1, #20
 8008bc0:	d8a3      	bhi.n	8008b0a <STM_NextState+0x2a>
 8008bc2:	4b03      	ldr	r3, [pc, #12]	@ (8008bd0 <STM_NextState+0xf0>)
 8008bc4:	410b      	asrs	r3, r1
 8008bc6:	07db      	lsls	r3, r3, #31
 8008bc8:	d5aa      	bpl.n	8008b20 <STM_NextState+0x40>
 8008bca:	e79e      	b.n	8008b0a <STM_NextState+0x2a>
 8008bcc:	00030012 	.word	0x00030012
 8008bd0:	ffebff7f 	.word	0xffebff7f

08008bd4 <STM_GetState>:
  * @retval State_t Current state machine state
  */
__weak State_t STM_GetState( STM_Handle_t * pHandle )
{
  return ( pHandle->bState );
}
 8008bd4:	7800      	ldrb	r0, [r0, #0]
 8008bd6:	4770      	bx	lr

08008bd8 <STM_FaultAcknowledged>:
  */
__weak bool STM_FaultAcknowledged( STM_Handle_t * pHandle )
{
  bool bToBeReturned = false;

  if ( pHandle->bState == FAULT_OVER )
 8008bd8:	7803      	ldrb	r3, [r0, #0]
 8008bda:	2b0b      	cmp	r3, #11
 8008bdc:	d001      	beq.n	8008be2 <STM_FaultAcknowledged+0xa>
  bool bToBeReturned = false;
 8008bde:	2000      	movs	r0, #0
    pHandle->hFaultOccurred = MC_NO_FAULTS;
    bToBeReturned = true;
  }

  return ( bToBeReturned );
}
 8008be0:	4770      	bx	lr
    pHandle->bState = STOP_IDLE;
 8008be2:	2209      	movs	r2, #9
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8008be4:	2300      	movs	r3, #0
    pHandle->bState = STOP_IDLE;
 8008be6:	7002      	strb	r2, [r0, #0]
    pHandle->hFaultOccurred = MC_NO_FAULTS;
 8008be8:	8083      	strh	r3, [r0, #4]
    bToBeReturned = true;
 8008bea:	2001      	movs	r0, #1
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop

08008bf0 <STM_GetFaultState>:
  */
__weak uint32_t STM_GetFaultState( STM_Handle_t * pHandle )
{
  uint32_t LocalFaultState;

  LocalFaultState = ( uint32_t )( pHandle->hFaultOccurred );
 8008bf0:	8883      	ldrh	r3, [r0, #4]
  LocalFaultState |= ( uint32_t )( pHandle->hFaultNow ) << 16;
 8008bf2:	8840      	ldrh	r0, [r0, #2]

  return LocalFaultState;
}
 8008bf4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop

08008bfc <STO_PLL_CalcElAngle>:
  * @param  pHandle: handler of the current instance of the STO component
  * @param  pInputVars_str pointer to the observer inputs structure
  * @retval int16_t rotor electrical angle (s16Degrees)
  */
__weak int16_t STO_PLL_CalcElAngle( STO_PLL_Handle_t * pHandle, Observer_Inputs_t * pInputs )
{
 8008bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  int32_t wBemf_alfa_est_Next, wBemf_beta_est_Next;
  int16_t hAux, hAux_Alfa, hAux_Beta, hIalfa_err, hIbeta_err, hRotor_Speed,
          hValfa, hVbeta;


  if ( pHandle->wBemf_alfa_est > ( int32_t )( pHandle->hF2 )*INT16_MAX )
 8008c00:	f9b0 302e 	ldrsh.w	r3, [r0, #46]	@ 0x2e
 8008c04:	6e87      	ldr	r7, [r0, #104]	@ 0x68
 8008c06:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008c0a:	429f      	cmp	r7, r3
{
 8008c0c:	b087      	sub	sp, #28
 8008c0e:	4604      	mov	r4, r0
  if ( pHandle->wBemf_alfa_est > ( int32_t )( pHandle->hF2 )*INT16_MAX )
 8008c10:	f340 80c9 	ble.w	8008da6 <STO_PLL_CalcElAngle+0x1aa>
  {
    pHandle->wBemf_alfa_est = INT16_MAX * ( int32_t )( pHandle->hF2 );
 8008c14:	6683      	str	r3, [r0, #104]	@ 0x68
 8008c16:	461f      	mov	r7, r3
  {
  }
#ifdef FULL_MISRA_C_COMPLIANCY
  hAux_Alfa = ( int16_t )( pHandle->wBemf_alfa_est / pHandle->hF2 );
#else
  hAux_Alfa = ( int16_t )( pHandle->wBemf_alfa_est >> pHandle->F2LOG );
 8008c18:	f8b4 511e 	ldrh.w	r5, [r4, #286]	@ 0x11e
#endif

  if ( pHandle->wBemf_beta_est > INT16_MAX * ( int32_t )( pHandle->hF2 ) )
 8008c1c:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
  hAux_Alfa = ( int16_t )( pHandle->wBemf_alfa_est >> pHandle->F2LOG );
 8008c1e:	fa47 f205 	asr.w	r2, r7, r5
  if ( pHandle->wBemf_beta_est > INT16_MAX * ( int32_t )( pHandle->hF2 ) )
 8008c22:	42b3      	cmp	r3, r6
  hAux_Alfa = ( int16_t )( pHandle->wBemf_alfa_est >> pHandle->F2LOG );
 8008c24:	9200      	str	r2, [sp, #0]
 8008c26:	fa0f fc82 	sxth.w	ip, r2
  if ( pHandle->wBemf_beta_est > INT16_MAX * ( int32_t )( pHandle->hF2 ) )
 8008c2a:	f2c0 80b9 	blt.w	8008da0 <STO_PLL_CalcElAngle+0x1a4>
  {
    pHandle->wBemf_beta_est = INT16_MAX * ( int32_t )( pHandle->hF2 );
  }
  else if ( pHandle->wBemf_beta_est <= -INT16_MAX * ( int32_t )( pHandle->hF2 ) )
 8008c2e:	425b      	negs	r3, r3
 8008c30:	429e      	cmp	r6, r3
 8008c32:	f340 80b5 	ble.w	8008da0 <STO_PLL_CalcElAngle+0x1a4>
  hAux_Beta = ( int16_t )( pHandle->wBemf_beta_est / pHandle->hF2 );
#else
  hAux_Beta = ( int16_t )( pHandle->wBemf_beta_est >> pHandle->F2LOG );
#endif

  if ( pHandle->Ialfa_est > INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008c36:	f9b4 302c 	ldrsh.w	r3, [r4, #44]	@ 0x2c
 8008c3a:	f8d4 9060 	ldr.w	r9, [r4, #96]	@ 0x60
 8008c3e:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
  hAux_Beta = ( int16_t )( pHandle->wBemf_beta_est >> pHandle->F2LOG );
 8008c42:	fa46 f205 	asr.w	r2, r6, r5
  if ( pHandle->Ialfa_est > INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008c46:	4599      	cmp	r9, r3
  hAux_Beta = ( int16_t )( pHandle->wBemf_beta_est >> pHandle->F2LOG );
 8008c48:	9201      	str	r2, [sp, #4]
 8008c4a:	b210      	sxth	r0, r2
  if ( pHandle->Ialfa_est > INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008c4c:	f340 80b1 	ble.w	8008db2 <STO_PLL_CalcElAngle+0x1b6>
  {
    pHandle->Ialfa_est = INT16_MAX * ( int32_t )( pHandle->hF1 );
 8008c50:	6623      	str	r3, [r4, #96]	@ 0x60
 8008c52:	4699      	mov	r9, r3
  }
  else
  {
  }

  if ( pHandle->Ibeta_est > INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008c54:	f8d4 8064 	ldr.w	r8, [r4, #100]	@ 0x64
 8008c58:	4543      	cmp	r3, r8
 8008c5a:	f2c0 809e 	blt.w	8008d9a <STO_PLL_CalcElAngle+0x19e>
  {
    pHandle->Ibeta_est = INT16_MAX * ( int32_t )( pHandle->hF1 );
  }
  else if ( pHandle->Ibeta_est <= -INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008c5e:	425b      	negs	r3, r3
 8008c60:	4598      	cmp	r8, r3
 8008c62:	f340 809a 	ble.w	8008d9a <STO_PLL_CalcElAngle+0x19e>
  hIbeta_err = ( int16_t )( pHandle->Ibeta_est / pHandle->hF1 );
#else
  hIbeta_err = ( int16_t )( pHandle->Ibeta_est >> pHandle->F1LOG );
#endif

  hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008c66:	88cb      	ldrh	r3, [r1, #6]

  wAux = ( int32_t )( pInputs->Vbus ) * pInputs->Valfa_beta.alpha;
 8008c68:	f8b1 a008 	ldrh.w	sl, [r1, #8]
  hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008c6c:	f8ad 300c 	strh.w	r3, [sp, #12]
  wAux = ( int32_t )( pInputs->Vbus ) * pInputs->Valfa_beta.alpha;
 8008c70:	f9b1 3000 	ldrsh.w	r3, [r1]
  hIalfa_err = ( int16_t )( pHandle->Ialfa_est >> pHandle->F1LOG );
 8008c74:	f8b4 211c 	ldrh.w	r2, [r4, #284]	@ 0x11c
  hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008c78:	888d      	ldrh	r5, [r1, #4]
  hValfa = ( int16_t ) ( wAux / 65536 );
#else
  hValfa = ( int16_t ) ( wAux >> 16 );
#endif

  wAux = ( int32_t )( pInputs->Vbus ) * pInputs->Valfa_beta.beta;
 8008c7a:	f9b1 e002 	ldrsh.w	lr, [r1, #2]
  hAux = ( int16_t ) ( pHandle->Ialfa_est / pHandle->hF1 );
#else
  hAux = ( int16_t ) ( pHandle->Ialfa_est >> pHandle->F1LOG );
#endif

  wAux = ( int32_t ) ( pHandle->hC1 ) * hAux;
 8008c7e:	f9b4 b020 	ldrsh.w	fp, [r4, #32]
  wAux = wAux * pHandle->hC6;
  wAux = pHandle->_Super.hElSpeedDpp * wAux;
  wBemf_beta_est_Next -= wAux;

  /*Calls the PLL blockset*/
  pHandle->hBemf_alfa_est = hAux_Alfa;
 8008c82:	f8a4 c070 	strh.w	ip, [r4, #112]	@ 0x70
  wAux = ( int32_t )( pInputs->Vbus ) * pInputs->Valfa_beta.alpha;
 8008c86:	fb0a f303 	mul.w	r3, sl, r3
  hValfa = ( int16_t ) ( wAux >> 16 );
 8008c8a:	141b      	asrs	r3, r3, #16
 8008c8c:	9302      	str	r3, [sp, #8]
  hIalfa_err = ( int16_t )( pHandle->Ialfa_est >> pHandle->F1LOG );
 8008c8e:	fa49 f302 	asr.w	r3, r9, r2
  hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008c92:	1b59      	subs	r1, r3, r5
  hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008c94:	9d03      	ldr	r5, [sp, #12]
  pHandle->hBemf_beta_est = hAux_Beta;
 8008c96:	f8a4 0072 	strh.w	r0, [r4, #114]	@ 0x72
  hIbeta_err = ( int16_t )( pHandle->Ibeta_est >> pHandle->F1LOG );
 8008c9a:	fa48 f202 	asr.w	r2, r8, r2
  wAux = ( int32_t )( pInputs->Vbus ) * pInputs->Valfa_beta.beta;
 8008c9e:	fb0a fe0e 	mul.w	lr, sl, lr
  hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008ca2:	eba2 0a05 	sub.w	sl, r2, r5
  wAux = ( int32_t )  ( pHandle->hC1 ) * hAux;
 8008ca6:	fb12 f20b 	smulbb	r2, r2, fp
  wIbeta_est_Next = pHandle->Ibeta_est - wAux;
 8008caa:	eba8 0202 	sub.w	r2, r8, r2
  wAux = ( int32_t ) ( pHandle->hC1 ) * hAux;
 8008cae:	fb13 f30b 	smulbb	r3, r3, fp
  wAux = ( int32_t ) ( pHandle->hC2 ) * hIalfa_err;
 8008cb2:	f9b4 8022 	ldrsh.w	r8, [r4, #34]	@ 0x22
  wIalfa_est_Next += wAux;
 8008cb6:	9d02      	ldr	r5, [sp, #8]
  wIalfa_est_Next = pHandle->Ialfa_est - wAux;
 8008cb8:	eba9 0303 	sub.w	r3, r9, r3
  hIalfa_err = hIalfa_err - pInputs->Ialfa_beta.alpha;
 8008cbc:	b209      	sxth	r1, r1
  wAux = ( int32_t ) ( pHandle->hC5 ) * hValfa;
 8008cbe:	f9b4 9028 	ldrsh.w	r9, [r4, #40]	@ 0x28
  hIbeta_err = hIbeta_err - pInputs->Ialfa_beta.beta;
 8008cc2:	fa0f fa8a 	sxth.w	sl, sl
  wIalfa_est_Next += wAux;
 8008cc6:	fb08 3301 	mla	r3, r8, r1, r3
  hVbeta = ( int16_t ) ( wAux >> 16 );
 8008cca:	ea4f 4e2e 	mov.w	lr, lr, asr #16
  wIbeta_est_Next += wAux;
 8008cce:	fb08 280a 	mla	r8, r8, sl, r2
  wIbeta_est_Next += wAux;
 8008cd2:	fb09 880e 	mla	r8, r9, lr, r8
  wAux = ( int32_t )( pHandle->hC4 ) * hIalfa_err;
 8008cd6:	f9b4 e026 	ldrsh.w	lr, [r4, #38]	@ 0x26
  wAux = ( int32_t ) hAux_Beta >> pHandle->F3POW2;
 8008cda:	8e62      	ldrh	r2, [r4, #50]	@ 0x32
  wBemf_alfa_est_Next = pHandle->wBemf_alfa_est + wAux;
 8008cdc:	fb01 710e 	mla	r1, r1, lr, r7
  wBemf_beta_est_Next = pHandle->wBemf_beta_est + wAux;
 8008ce0:	fb0e 6e0a 	mla	lr, lr, sl, r6
  wAux = ( int32_t )  ( pHandle->hC3 ) * hAux_Alfa;
 8008ce4:	f9b4 6024 	ldrsh.w	r6, [r4, #36]	@ 0x24
  wIalfa_est_Next += wAux;
 8008ce8:	fb09 3305 	mla	r3, r9, r5, r3
  wAux = wAux * pHandle->hC6;
 8008cec:	f9b4 902a 	ldrsh.w	r9, [r4, #42]	@ 0x2a
  wIalfa_est_Next -= wAux;
 8008cf0:	fb06 371c 	mls	r7, r6, ip, r3
  wIbeta_est_Next -= wAux;
 8008cf4:	fb06 8610 	mls	r6, r6, r0, r8
  wAux = ( int32_t ) hAux_Alfa >> pHandle->F3POW2;
 8008cf8:	fa4c fc02 	asr.w	ip, ip, r2
  wAux = ( int32_t ) hAux_Beta >> pHandle->F3POW2;
 8008cfc:	4110      	asrs	r0, r2
  wAux = pHandle->_Super.hElSpeedDpp * wAux;
 8008cfe:	f9b4 200e 	ldrsh.w	r2, [r4, #14]
  wAux = wAux * pHandle->hC6;
 8008d02:	fb0c f309 	mul.w	r3, ip, r9
  wBemf_beta_est_Next -= wAux;
 8008d06:	fb03 e812 	mls	r8, r3, r2, lr

  if (pHandle->hForcedDirection ==0)
 8008d0a:	f994 3124 	ldrsb.w	r3, [r4, #292]	@ 0x124
  wAux = wAux * pHandle->hC6;
 8008d0e:	fb00 f009 	mul.w	r0, r0, r9
  wBemf_alfa_est_Next += wAux;
 8008d12:	fb00 1902 	mla	r9, r0, r2, r1
  if (pHandle->hForcedDirection ==0)
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d151      	bne.n	8008dbe <STO_PLL_CalcElAngle+0x1c2>
  {
    /* we are in auxiliary mode, then rely on the speed detected */
    if(pHandle->_Super.hElSpeedDpp >= 0)
 8008d1a:	2a00      	cmp	r2, #0
 8008d1c:	f64f 7aff 	movw	sl, #65535	@ 0xffff
 8008d20:	bfa8      	it	ge
 8008d22:	f04f 0a01 	movge.w	sl, #1
  int32_t wAlfa_Sin_tmp, wBeta_Cos_tmp;
  int16_t hOutput;
  Trig_Components Local_Components;
  int16_t hAux1, hAux2;

  Local_Components = MCM_Trig_Functions( pHandle->_Super.hElAngle );
 8008d26:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8008d2a:	f7f8 f93f 	bl	8000fac <MCM_Trig_Functions>
  hAux_Beta = ( int16_t )( hAux_Beta * wDirection  );
 8008d2e:	9b01      	ldr	r3, [sp, #4]
 8008d30:	fb13 f50a 	smulbb	r5, r3, sl
  hAux_Alfa = ( int16_t )( hAux_Alfa * wDirection  );
 8008d34:	9b00      	ldr	r3, [sp, #0]
  hRotor_Speed = STO_ExecutePLL( pHandle, hAux_Alfa, -hAux_Beta );
 8008d36:	426d      	negs	r5, r5
  hAux_Alfa = ( int16_t )( hAux_Alfa * wDirection  );
 8008d38:	fb13 f30a 	smulbb	r3, r3, sl

  /* Alfa & Beta BEMF multiplied by Cos & Sin*/
  wAlfa_Sin_tmp = ( int32_t )( hBemf_alfa_est ) * ( int32_t )Local_Components.hSin;
  wBeta_Cos_tmp = ( int32_t )( hBemf_beta_est ) * ( int32_t )Local_Components.hCos;
 8008d3c:	fb10 f505 	smulbb	r5, r0, r5
  wAlfa_Sin_tmp = ( int32_t )( hBemf_alfa_est ) * ( int32_t )Local_Components.hSin;
 8008d40:	fb10 f023 	smultb	r0, r0, r3
#else
  hAux2 = ( int16_t )( wAlfa_Sin_tmp >> 15 );
#endif

  /* Speed PI regulator */
  hOutput = PI_Controller( & pHandle->PIRegulator, ( int32_t )( hAux1 ) - hAux2 );
 8008d44:	f345 35cf 	sbfx	r5, r5, #15, #16
 8008d48:	f340 31cf 	sbfx	r1, r0, #15, #16
 8008d4c:	1a69      	subs	r1, r5, r1
 8008d4e:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008d52:	f7fe fa81 	bl	8007258 <PI_Controller>
  uint8_t bBuffer_index = pHandle->Speed_Buffer_Index;
 8008d56:	f894 30f4 	ldrb.w	r3, [r4, #244]	@ 0xf4
  if ( bBuffer_index == pHandle->SpeedBufferSizeUnit )
 8008d5a:	f894 210e 	ldrb.w	r2, [r4, #270]	@ 0x10e
  pHandle->_Super.InstantaneousElSpeedDpp = hRotor_Speed;
 8008d5e:	8220      	strh	r0, [r4, #16]
  bBuffer_index++;
 8008d60:	3301      	adds	r3, #1
 8008d62:	b2db      	uxtb	r3, r3
  if ( bBuffer_index == pHandle->SpeedBufferSizeUnit )
 8008d64:	429a      	cmp	r2, r3
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008d66:	bf12      	itee	ne
 8008d68:	461a      	movne	r2, r3
 8008d6a:	2200      	moveq	r2, #0
    bBuffer_index = 0u;
 8008d6c:	4613      	moveq	r3, r2
  pHandle->SpeedBufferOldestEl = pHandle->Speed_Buffer[bBuffer_index];
 8008d6e:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 8008d72:	f9b2 1074 	ldrsh.w	r1, [r2, #116]	@ 0x74
 8008d76:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  pHandle->Speed_Buffer[bBuffer_index] = hRotor_Speed;
 8008d7a:	f8a2 0074 	strh.w	r0, [r2, #116]	@ 0x74
  pHandle->Speed_Buffer_Index = bBuffer_index;
 8008d7e:	f884 30f4 	strb.w	r3, [r4, #244]	@ 0xf4
  pHandle->_Super.hElAngle += hRotor_Speed;
 8008d82:	88a3      	ldrh	r3, [r4, #4]
  pHandle->Ialfa_est = wIalfa_est_Next;
 8008d84:	6627      	str	r7, [r4, #96]	@ 0x60
  pHandle->_Super.hElAngle += hRotor_Speed;
 8008d86:	4418      	add	r0, r3
 8008d88:	b200      	sxth	r0, r0
  pHandle->Ibeta_est = wIbeta_est_Next;
 8008d8a:	e9c4 6919 	strd	r6, r9, [r4, #100]	@ 0x64
  pHandle->wBemf_beta_est = wBemf_beta_est_Next;
 8008d8e:	f8c4 806c 	str.w	r8, [r4, #108]	@ 0x6c
  pHandle->_Super.hElAngle += hRotor_Speed;
 8008d92:	80a0      	strh	r0, [r4, #4]
}
 8008d94:	b007      	add	sp, #28
 8008d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    pHandle->Ibeta_est = -INT16_MAX * ( int32_t )( pHandle->hF1 );
 8008d9a:	6663      	str	r3, [r4, #100]	@ 0x64
 8008d9c:	4698      	mov	r8, r3
 8008d9e:	e762      	b.n	8008c66 <STO_PLL_CalcElAngle+0x6a>
    pHandle->wBemf_beta_est = -INT16_MAX * ( int32_t )( pHandle->hF2 );
 8008da0:	66e3      	str	r3, [r4, #108]	@ 0x6c
 8008da2:	461e      	mov	r6, r3
 8008da4:	e747      	b.n	8008c36 <STO_PLL_CalcElAngle+0x3a>
  else if ( pHandle->wBemf_alfa_est <= -INT16_MAX * ( int32_t )( pHandle->hF2 ) )
 8008da6:	425a      	negs	r2, r3
 8008da8:	4297      	cmp	r7, r2
    pHandle->wBemf_alfa_est = -INT16_MAX * ( int32_t )( pHandle->hF2 );
 8008daa:	bfdc      	itt	le
 8008dac:	6682      	strle	r2, [r0, #104]	@ 0x68
 8008dae:	4617      	movle	r7, r2
 8008db0:	e732      	b.n	8008c18 <STO_PLL_CalcElAngle+0x1c>
  else if ( pHandle->Ialfa_est <= -INT16_MAX * ( int32_t )( pHandle->hF1 ) )
 8008db2:	425a      	negs	r2, r3
 8008db4:	4591      	cmp	r9, r2
    pHandle->Ialfa_est = -INT16_MAX * ( int32_t )( pHandle->hF1 );
 8008db6:	bfdc      	itt	le
 8008db8:	6622      	strle	r2, [r4, #96]	@ 0x60
 8008dba:	4691      	movle	r9, r2
 8008dbc:	e74a      	b.n	8008c54 <STO_PLL_CalcElAngle+0x58>
  hAux_Alfa = ( int16_t )( hAux_Alfa * wDirection  );
 8008dbe:	fa1f fa83 	uxth.w	sl, r3
 8008dc2:	e7b0      	b.n	8008d26 <STO_PLL_CalcElAngle+0x12a>

08008dc4 <STO_PLL_CalcAvrgMecSpeedUnit>:
{
 8008dc4:	b570      	push	{r4, r5, r6, lr}
  uint8_t i, bSpeedBufferSizeUnit = pHandle->SpeedBufferSizeUnit;
 8008dc6:	f890 510e 	ldrb.w	r5, [r0, #270]	@ 0x10e
  for ( i = 0u; i < bSpeedBufferSizeUnit; i++ )
 8008dca:	2d00      	cmp	r5, #0
 8008dcc:	f000 8091 	beq.w	8008ef2 <STO_PLL_CalcAvrgMecSpeedUnit+0x12e>
 8008dd0:	f100 0c72 	add.w	ip, r0, #114	@ 0x72
 8008dd4:	eb0c 0445 	add.w	r4, ip, r5, lsl #1
 8008dd8:	4662      	mov	r2, ip
  int32_t wAvrSpeed_dpp = ( int32_t )0;
 8008dda:	2300      	movs	r3, #0
    wAvrSpeed_dpp += ( int32_t )( pHandle->Speed_Buffer[i] );
 8008ddc:	f932 ef02 	ldrsh.w	lr, [r2, #2]!
  for ( i = 0u; i < bSpeedBufferSizeUnit; i++ )
 8008de0:	42a2      	cmp	r2, r4
    wAvrSpeed_dpp += ( int32_t )( pHandle->Speed_Buffer[i] );
 8008de2:	4473      	add	r3, lr
  for ( i = 0u; i < bSpeedBufferSizeUnit; i++ )
 8008de4:	d1fa      	bne.n	8008ddc <STO_PLL_CalcAvrgMecSpeedUnit+0x18>
  wAvrSpeed_dpp = wAvrSpeed_dpp / ( int16_t )bSpeedBufferSizeUnit;
 8008de6:	fb93 f2f5 	sdiv	r2, r3, r5
  int32_t wError, wAux, wAvrSquareSpeed, wAvrQuadraticError = 0;
 8008dea:	f04f 0e00 	mov.w	lr, #0
    wError = ( int32_t )( pHandle->Speed_Buffer[i] ) - wAvrSpeed_dpp;
 8008dee:	f93c 3f02 	ldrsh.w	r3, [ip, #2]!
 8008df2:	1a9b      	subs	r3, r3, r2
  for ( i = 0u; i < bSpeedBufferSizeUnit; i++ )
 8008df4:	45a4      	cmp	ip, r4
    wAvrQuadraticError += wError;
 8008df6:	fb03 ee03 	mla	lr, r3, r3, lr
  for ( i = 0u; i < bSpeedBufferSizeUnit; i++ )
 8008dfa:	d1f8      	bne.n	8008dee <STO_PLL_CalcAvrgMecSpeedUnit+0x2a>
  wAvrQuadraticError = wAvrQuadraticError / ( int16_t )bSpeedBufferSizeUnit;
 8008dfc:	fbbe fef5 	udiv	lr, lr, r5
  wAvrSquareSpeed = ( wAvrSquareSpeed * ( int32_t )( pHandle->VariancePercentage )) / ( int16_t )128;
 8008e00:	f8b0 4110 	ldrh.w	r4, [r0, #272]	@ 0x110
  wAux = wAvrSpeed_dpp * ( int32_t )( pHandle->_Super.hMeasurementFrequency );
 8008e04:	8b45      	ldrh	r5, [r0, #26]
  if ( pHandle->EnableDualCheck == true ) /*do algorithm if it's enabled*/
 8008e06:	f890 6104 	ldrb.w	r6, [r0, #260]	@ 0x104
  wAvrSquareSpeed = wAvrSpeed_dpp * wAvrSpeed_dpp;
 8008e0a:	fb02 f302 	mul.w	r3, r2, r2
  wAvrSquareSpeed = ( wAvrSquareSpeed * ( int32_t )( pHandle->VariancePercentage )) / ( int16_t )128;
 8008e0e:	fb04 f303 	mul.w	r3, r4, r3
  wAux = wAvrSpeed_dpp * ( int32_t )( pHandle->_Super.hMeasurementFrequency );
 8008e12:	fb02 f505 	mul.w	r5, r2, r5
  if ( wAvrQuadraticError < wAvrSquareSpeed )
 8008e16:	ebbe 1fe3 	cmp.w	lr, r3, asr #7
  wAvrSquareSpeed = ( wAvrSquareSpeed * ( int32_t )( pHandle->VariancePercentage )) / ( int16_t )128;
 8008e1a:	ea4f 12e3 	mov.w	r2, r3, asr #7
  wAux = wAux * ( int32_t ) ( pHandle->_Super.SpeedUnit );
 8008e1e:	7883      	ldrb	r3, [r0, #2]
  wAux = wAux / ( int32_t )( pHandle->_Super.DPPConvFactor);
 8008e20:	69c4      	ldr	r4, [r0, #28]
  wAux = wAux * ( int32_t ) ( pHandle->_Super.SpeedUnit );
 8008e22:	fb05 f303 	mul.w	r3, r5, r3
  if ( wAvrQuadraticError < wAvrSquareSpeed )
 8008e26:	bfb4      	ite	lt
 8008e28:	2501      	movlt	r5, #1
 8008e2a:	2500      	movge	r5, #0
  wAux = wAux / ( int32_t )( pHandle->_Super.DPPConvFactor);
 8008e2c:	fb93 f3f4 	sdiv	r3, r3, r4
  wAux = wAux / ( int16_t )( pHandle->_Super.bElToMecRatio );
 8008e30:	7844      	ldrb	r4, [r0, #1]
 8008e32:	fb93 f3f4 	sdiv	r3, r3, r4
  *pMecSpeedUnit = ( int16_t )wAux;
 8008e36:	b21c      	sxth	r4, r3
 8008e38:	800c      	strh	r4, [r1, #0]
  if ( wAvrQuadraticError < wAvrSquareSpeed )
 8008e3a:	f880 50f5 	strb.w	r5, [r0, #245]	@ 0xf5
  pHandle->_Super.hAvrMecSpeedUnit = ( int16_t )wAux;
 8008e3e:	8184      	strh	r4, [r0, #12]
  if ( pHandle->IsAlgorithmConverged == false )
 8008e40:	f890 50f8 	ldrb.w	r5, [r0, #248]	@ 0xf8
  if ( pHandle->EnableDualCheck == true ) /*do algorithm if it's enabled*/
 8008e44:	b30e      	cbz	r6, 8008e8a <STO_PLL_CalcAvrgMecSpeedUnit+0xc6>
    wAux = ( wAux < 0 ? ( -wAux ) : ( wAux ) ); /* wAux abs value   */
 8008e46:	2b00      	cmp	r3, #0
    if ( wAux < ( int32_t )( pHandle->MaxAppPositiveMecSpeedUnit ) )
 8008e48:	f8b0 411a 	ldrh.w	r4, [r0, #282]	@ 0x11a
    wAux = ( wAux < 0 ? ( -wAux ) : ( wAux ) ); /* wAux abs value   */
 8008e4c:	bfb8      	it	lt
 8008e4e:	425b      	neglt	r3, r3
    if ( wAux < ( int32_t )( pHandle->MaxAppPositiveMecSpeedUnit ) )
 8008e50:	429c      	cmp	r4, r3
 8008e52:	dc24      	bgt.n	8008e9e <STO_PLL_CalcAvrgMecSpeedUnit+0xda>
  bool bIs_Bemf_Consistent = false;
 8008e54:	2400      	movs	r4, #0
  int32_t wObsBemfSq = 0, wEstBemfSq = 0;
 8008e56:	4623      	mov	r3, r4
 8008e58:	4626      	mov	r6, r4
    pHandle->Est_Bemf_Level = wEstBemfSq;
 8008e5a:	e9c0 633f 	strd	r6, r3, [r0, #252]	@ 0xfc
    pHandle->IsBemfConsistent = bIs_Bemf_Consistent;
 8008e5e:	f880 40f9 	strb.w	r4, [r0, #249]	@ 0xf9
  if ( pHandle->IsAlgorithmConverged == false )
 8008e62:	b1c5      	cbz	r5, 8008e96 <STO_PLL_CalcAvrgMecSpeedUnit+0xd2>
    if ( ( pHandle->IsSpeedReliable == false ) || ( bIs_Bemf_Consistent == false ) )
 8008e64:	4596      	cmp	lr, r2
 8008e66:	db41      	blt.n	8008eec <STO_PLL_CalcAvrgMecSpeedUnit+0x128>
      pHandle->ReliabilityCounter++;
 8008e68:	f890 30f7 	ldrb.w	r3, [r0, #247]	@ 0xf7
      if ( pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys )
 8008e6c:	f890 2117 	ldrb.w	r2, [r0, #279]	@ 0x117
      pHandle->ReliabilityCounter++;
 8008e70:	3301      	adds	r3, #1
 8008e72:	b2db      	uxtb	r3, r3
      if ( pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys )
 8008e74:	429a      	cmp	r2, r3
      pHandle->ReliabilityCounter++;
 8008e76:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
      if ( pHandle->ReliabilityCounter >= pHandle->Reliability_hysteresys )
 8008e7a:	d80c      	bhi.n	8008e96 <STO_PLL_CalcAvrgMecSpeedUnit+0xd2>
        pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8008e7c:	78c2      	ldrb	r2, [r0, #3]
 8008e7e:	7002      	strb	r2, [r0, #0]
        pHandle->ReliabilityCounter = 0u;
 8008e80:	2300      	movs	r3, #0
 8008e82:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	bd70      	pop	{r4, r5, r6, pc}
  if ( pHandle->IsAlgorithmConverged == false )
 8008e8a:	b125      	cbz	r5, 8008e96 <STO_PLL_CalcAvrgMecSpeedUnit+0xd2>
    if ( ( pHandle->IsSpeedReliable == false ) || ( bIs_Bemf_Consistent == false ) )
 8008e8c:	4596      	cmp	lr, r2
 8008e8e:	daeb      	bge.n	8008e68 <STO_PLL_CalcAvrgMecSpeedUnit+0xa4>
      pHandle->ReliabilityCounter = 0u;
 8008e90:	2300      	movs	r3, #0
 8008e92:	f880 30f7 	strb.w	r3, [r0, #247]	@ 0xf7
}
 8008e96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      bAux = SPD_IsMecSpeedReliable ( &pHandle->_Super, pMecSpeedUnit );
 8008e9a:	f7ff bcd3 	b.w	8008844 <SPD_IsMecSpeedReliable>
      wObsBemf = ( int32_t )( pHandle->hBemf_alfa_est );
 8008e9e:	f9b0 4070 	ldrsh.w	r4, [r0, #112]	@ 0x70
      wObsBemf = ( int32_t )( pHandle->hBemf_beta_est );
 8008ea2:	f9b0 6072 	ldrsh.w	r6, [r0, #114]	@ 0x72
      wObsBemfSq = wObsBemf * wObsBemf;
 8008ea6:	fb04 fc04 	mul.w	ip, r4, r4
      wEstBemfSq = ( wEstBemf * ( int32_t )( pHandle->BemfConsistencyGain ) ) / 64;
 8008eaa:	f890 4119 	ldrb.w	r4, [r0, #281]	@ 0x119
      wObsBemfSq += wObsBemf * wObsBemf;
 8008eae:	fb06 c606 	mla	r6, r6, r6, ip
      wEstBemf = ( wAux * 32767 ) / ( int16_t )( pHandle->_Super.hMaxReliableMecSpeedUnit );
 8008eb2:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
 8008eb6:	f9b0 c014 	ldrsh.w	ip, [r0, #20]
 8008eba:	fb93 f3fc 	sdiv	r3, r3, ip
      wEstBemfSq = ( wEstBemf * ( int32_t )( pHandle->BemfConsistencyGain ) ) / 64;
 8008ebe:	fb03 f404 	mul.w	r4, r3, r4
 8008ec2:	2c00      	cmp	r4, #0
 8008ec4:	bfb8      	it	lt
 8008ec6:	343f      	addlt	r4, #63	@ 0x3f
 8008ec8:	11a4      	asrs	r4, r4, #6
      wEstBemfSq *= wEstBemf;
 8008eca:	fb04 f303 	mul.w	r3, r4, r3
                     ( wEstBemfSq / 64 ) * ( int32_t )( pHandle->BemfConsistencyCheck );
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	461c      	mov	r4, r3
 8008ed2:	f890 c118 	ldrb.w	ip, [r0, #280]	@ 0x118
 8008ed6:	bfb8      	it	lt
 8008ed8:	f103 043f 	addlt.w	r4, r3, #63	@ 0x3f
 8008edc:	11a4      	asrs	r4, r4, #6
      wEstBemfSqLo = wEstBemfSq -
 8008ede:	fb0c 3414 	mls	r4, ip, r4, r3
      if ( wObsBemfSq > wEstBemfSqLo )
 8008ee2:	42a6      	cmp	r6, r4
 8008ee4:	bfd4      	ite	le
 8008ee6:	2400      	movle	r4, #0
 8008ee8:	2401      	movgt	r4, #1
 8008eea:	e7b6      	b.n	8008e5a <STO_PLL_CalcAvrgMecSpeedUnit+0x96>
    if ( ( pHandle->IsSpeedReliable == false ) || ( bIs_Bemf_Consistent == false ) )
 8008eec:	2c00      	cmp	r4, #0
 8008eee:	d0bb      	beq.n	8008e68 <STO_PLL_CalcAvrgMecSpeedUnit+0xa4>
 8008ef0:	e7ce      	b.n	8008e90 <STO_PLL_CalcAvrgMecSpeedUnit+0xcc>
  wAvrSpeed_dpp = wAvrSpeed_dpp / ( int16_t )bSpeedBufferSizeUnit;
 8008ef2:	deff      	udf	#255	@ 0xff

08008ef4 <STO_PLL_CalcAvrgElSpeedDpp>:
  int16_t hIndexNew = ( int16_t )pHandle->Speed_Buffer_Index;
 8008ef4:	f890 20f4 	ldrb.w	r2, [r0, #244]	@ 0xf4
  int16_t hSpeedBufferSizeUnit = ( int16_t )( pHandle->SpeedBufferSizeUnit );
 8008ef8:	f890 c10e 	ldrb.w	ip, [r0, #270]	@ 0x10e
  hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008efc:	f890 110f 	ldrb.w	r1, [r0, #271]	@ 0x10f
    wSum = wSum + pHandle->Speed_Buffer[hIndexNew] -
 8008f00:	eb00 0342 	add.w	r3, r0, r2, lsl #1
{
 8008f04:	b410      	push	{r4}
    wSum = wSum + pHandle->Speed_Buffer[hIndexNew] -
 8008f06:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 8008f0a:	f8d0 4108 	ldr.w	r4, [r0, #264]	@ 0x108
  hBufferSizeDiff = hSpeedBufferSizeUnit - hSpeedBufferSizedpp;
 8008f0e:	ebac 0101 	sub.w	r1, ip, r1
 8008f12:	b289      	uxth	r1, r1
    wSum = wSum + pHandle->Speed_Buffer[hIndexNew] -
 8008f14:	4423      	add	r3, r4
  if ( hBufferSizeDiff == 0 )
 8008f16:	b959      	cbnz	r1, 8008f30 <STO_PLL_CalcAvrgElSpeedDpp+0x3c>
           pHandle->SpeedBufferOldestEl;
 8008f18:	f9b0 210c 	ldrsh.w	r2, [r0, #268]	@ 0x10c
    wSum = wSum + pHandle->Speed_Buffer[hIndexNew] -
 8008f1c:	1a9b      	subs	r3, r3, r2
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008f1e:	f8b0 2120 	ldrh.w	r2, [r0, #288]	@ 0x120
  pHandle->DppBufferSum = wSum;
 8008f22:	f8c0 3108 	str.w	r3, [r0, #264]	@ 0x108
  wAvrSpeed_dpp = wSum >> pHandle->SpeedBufferSizeDppLOG;
 8008f26:	4113      	asrs	r3, r2
}
 8008f28:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->_Super.hElSpeedDpp = ( int16_t )wAvrSpeed_dpp;
 8008f2c:	81c3      	strh	r3, [r0, #14]
}
 8008f2e:	4770      	bx	lr
    hIndexOldTemp = hIndexNew + hBufferSizeDiff;
 8008f30:	440a      	add	r2, r1
 8008f32:	b291      	uxth	r1, r2
 8008f34:	b212      	sxth	r2, r2
    if ( hIndexOldTemp >= hSpeedBufferSizeUnit )
 8008f36:	4594      	cmp	ip, r2
      hIndexOld = hIndexOldTemp - hSpeedBufferSizeUnit;
 8008f38:	bfdc      	itt	le
 8008f3a:	eba1 010c 	suble.w	r1, r1, ip
 8008f3e:	b20a      	sxthle	r2, r1
           pHandle->Speed_Buffer[hIndexOld];
 8008f40:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8008f44:	f9b2 2074 	ldrsh.w	r2, [r2, #116]	@ 0x74
    wSum = wSum + pHandle->Speed_Buffer[hIndexNew] -
 8008f48:	1a9b      	subs	r3, r3, r2
 8008f4a:	e7e8      	b.n	8008f1e <STO_PLL_CalcAvrgElSpeedDpp+0x2a>

08008f4c <STO_PLL_Clear>:
{
 8008f4c:	b510      	push	{r4, lr}
  * @retval none
  */
static void STO_InitSpeedBuffer( STO_PLL_Handle_t * pHandle )
{
  uint8_t b_i;
  uint8_t bSpeedBufferSize = pHandle->SpeedBufferSizeUnit;
 8008f4e:	f890 210e 	ldrb.w	r2, [r0, #270]	@ 0x10e
  pHandle->Ialfa_est = ( int32_t )0;
 8008f52:	2100      	movs	r1, #0
  pHandle->Ibeta_est = ( int32_t )0;
 8008f54:	e9c0 1118 	strd	r1, r1, [r0, #96]	@ 0x60
  pHandle->wBemf_beta_est = ( int32_t )0;
 8008f58:	e9c0 111a 	strd	r1, r1, [r0, #104]	@ 0x68
  pHandle->Est_Bemf_Level = ( int32_t )0;
 8008f5c:	e9c0 113f 	strd	r1, r1, [r0, #252]	@ 0xfc
{
 8008f60:	4604      	mov	r4, r0
  pHandle->_Super.hElAngle = ( int16_t )0;
 8008f62:	8081      	strh	r1, [r0, #4]
  pHandle->_Super.hElSpeedDpp = ( int16_t )0;
 8008f64:	81c1      	strh	r1, [r0, #14]
  pHandle->ConsistencyCounter = 0u;
 8008f66:	f8a0 10f6 	strh.w	r1, [r0, #246]	@ 0xf6
  pHandle->IsAlgorithmConverged = false;
 8008f6a:	f8a0 10f8 	strh.w	r1, [r0, #248]	@ 0xf8
  pHandle->DppBufferSum = ( int32_t )0;
 8008f6e:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
  pHandle->ForceConvergency = false;
 8008f72:	f8a0 1122 	strh.w	r1, [r0, #290]	@ 0x122

  /*init speed buffer*/
  for ( b_i = 0u; b_i < bSpeedBufferSize; b_i++ )
 8008f76:	b11a      	cbz	r2, 8008f80 <STO_PLL_Clear+0x34>
  {
    pHandle->Speed_Buffer[b_i] = ( int16_t )0;
 8008f78:	0052      	lsls	r2, r2, #1
 8008f7a:	3074      	adds	r0, #116	@ 0x74
 8008f7c:	f000 fb24 	bl	80095c8 <memset>
  }
  pHandle->Speed_Buffer_Index = 0u;
 8008f80:	2100      	movs	r1, #0
 8008f82:	f884 10f4 	strb.w	r1, [r4, #244]	@ 0xf4
  pHandle->SpeedBufferOldestEl = ( int16_t )0;
 8008f86:	f8a4 110c 	strh.w	r1, [r4, #268]	@ 0x10c
  PID_SetIntegralTerm( & pHandle->PIRegulator, ( int32_t )0 );
 8008f8a:	f104 0034 	add.w	r0, r4, #52	@ 0x34
}
 8008f8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  PID_SetIntegralTerm( & pHandle->PIRegulator, ( int32_t )0 );
 8008f92:	f7fe b955 	b.w	8007240 <PID_SetIntegralTerm>
 8008f96:	bf00      	nop

08008f98 <STO_PLL_Init>:
{
 8008f98:	b510      	push	{r4, lr}
  pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8008f9a:	f890 1116 	ldrb.w	r1, [r0, #278]	@ 0x116
  htempk = ( int16_t )( C6_COMP_CONST1 / ( pHandle->hF2 ) );
 8008f9e:	4b19      	ldr	r3, [pc, #100]	@ (8009004 <STO_PLL_Init+0x6c>)
 8008fa0:	f9b0 e02e 	ldrsh.w	lr, [r0, #46]	@ 0x2e
  pHandle->ConsistencyCounter = pHandle->StartUpConsistThreshold;
 8008fa4:	f880 10f6 	strb.w	r1, [r0, #246]	@ 0xf6
  pHandle->EnableDualCheck = true;
 8008fa8:	2201      	movs	r2, #1
  pHandle->F3POW2 = 0u;
 8008faa:	2100      	movs	r1, #0
  htempk = ( int16_t )( C6_COMP_CONST1 / ( pHandle->hF2 ) );
 8008fac:	fb93 f3fe 	sdiv	r3, r3, lr
 8008fb0:	b21b      	sxth	r3, r3
{
 8008fb2:	4604      	mov	r4, r0
  pHandle->EnableDualCheck = true;
 8008fb4:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
  pHandle->F3POW2 = 0u;
 8008fb8:	8641      	strh	r1, [r0, #50]	@ 0x32
  while ( htempk != 0 )
 8008fba:	b30b      	cbz	r3, 8009000 <STO_PLL_Init+0x68>
  wAux = ( int32_t )1;
 8008fbc:	4611      	mov	r1, r2
    htempk /= ( int16_t )2;
 8008fbe:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  while ( htempk != 0 )
 8008fc2:	f102 0c01 	add.w	ip, r2, #1
 8008fc6:	105b      	asrs	r3, r3, #1
 8008fc8:	4610      	mov	r0, r2
    wAux *= ( int32_t )2;
 8008fca:	ea4f 0141 	mov.w	r1, r1, lsl #1
  while ( htempk != 0 )
 8008fce:	fa1f f28c 	uxth.w	r2, ip
 8008fd2:	d1f4      	bne.n	8008fbe <STO_PLL_Init+0x26>
  pHandle->hF3 = ( int16_t )wAux;
 8008fd4:	b20a      	sxth	r2, r1
 8008fd6:	8660      	strh	r0, [r4, #50]	@ 0x32
  wAux = ( int32_t )( pHandle->hF2 ) * pHandle->hF3;
 8008fd8:	fb0e f102 	mul.w	r1, lr, r2
  pHandle->hC6 = ( int16_t )( wAux / C6_COMP_CONST2 );
 8008fdc:	480a      	ldr	r0, [pc, #40]	@ (8009008 <STO_PLL_Init+0x70>)
  pHandle->hF3 = ( int16_t )wAux;
 8008fde:	8622      	strh	r2, [r4, #48]	@ 0x30
  pHandle->hC6 = ( int16_t )( wAux / C6_COMP_CONST2 );
 8008fe0:	17cb      	asrs	r3, r1, #31
 8008fe2:	fb80 0101 	smull	r0, r1, r0, r1
 8008fe6:	ebc3 2321 	rsb	r3, r3, r1, asr #8
 8008fea:	8563      	strh	r3, [r4, #42]	@ 0x2a
  STO_PLL_Clear( pHandle );
 8008fec:	4620      	mov	r0, r4
 8008fee:	f7ff ffad 	bl	8008f4c <STO_PLL_Clear>
  PID_HandleInit( & pHandle->PIRegulator );
 8008ff2:	f104 0034 	add.w	r0, r4, #52	@ 0x34
 8008ff6:	f7fe f90f 	bl	8007218 <PID_HandleInit>
  pHandle->_Super.hMecAccelUnitP = 0;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	8263      	strh	r3, [r4, #18]
}
 8008ffe:	bd10      	pop	{r4, pc}
 8009000:	4671      	mov	r1, lr
 8009002:	e7eb      	b.n	8008fdc <STO_PLL_Init+0x44>
 8009004:	000fea5e 	.word	0x000fea5e
 8009008:	06488dc5 	.word	0x06488dc5

0800900c <STO_PLL_IsObserverConverged>:
  int16_t hEstimatedSpeedUnit, hUpperThreshold, hLowerThreshold;
  int32_t wAux;
  bool bAux = false;
  int32_t wtemp;
  
  if ( pHandle->ForceConvergency2 == true )
 800900c:	f890 2123 	ldrb.w	r2, [r0, #291]	@ 0x123
{
 8009010:	4603      	mov	r3, r0
  if ( pHandle->ForceConvergency2 == true )
 8009012:	b10a      	cbz	r2, 8009018 <STO_PLL_IsObserverConverged+0xc>
  {
    hForcedMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 8009014:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  }

  if ( pHandle->ForceConvergency == true )
 8009018:	f893 0122 	ldrb.w	r0, [r3, #290]	@ 0x122
 800901c:	b128      	cbz	r0, 800902a <STO_PLL_IsObserverConverged+0x1e>
  {
    bAux = true;
    pHandle->IsAlgorithmConverged = true;
 800901e:	2001      	movs	r0, #1
    pHandle->_Super.bSpeedErrorNumber = 0u;
 8009020:	2200      	movs	r2, #0
    pHandle->IsAlgorithmConverged = true;
 8009022:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
    pHandle->_Super.bSpeedErrorNumber = 0u;
 8009026:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ( bAux );
}
 8009028:	4770      	bx	lr
    hEstimatedSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 800902a:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
    wtemp = ( int32_t )hEstimatedSpeedUnit * ( int32_t )hForcedMecSpeedUnit;
 800902e:	fb02 fc01 	mul.w	ip, r2, r1
    if ( wtemp > 0 )
 8009032:	f1bc 0f00 	cmp.w	ip, #0
{
 8009036:	b530      	push	{r4, r5, lr}
    wtemp = ( int32_t )hEstimatedSpeedUnit * ( int32_t )hForcedMecSpeedUnit;
 8009038:	468e      	mov	lr, r1
    if ( wtemp > 0 )
 800903a:	dd37      	ble.n	80090ac <STO_PLL_IsObserverConverged+0xa0>
      if ( hEstimatedSpeedUnit < 0 )
 800903c:	2a00      	cmp	r2, #0
        hEstimatedSpeedUnit = -hEstimatedSpeedUnit;
 800903e:	bfbc      	itt	lt
 8009040:	4252      	neglt	r2, r2
 8009042:	b212      	sxthlt	r2, r2
      if ( pHandle->IsSpeedReliable == true )
 8009044:	f893 40f5 	ldrb.w	r4, [r3, #245]	@ 0xf5
      wAux = ( int32_t ) ( hForcedMecSpeedUnit ) * ( int16_t )pHandle->SpeedValidationBand_H;
 8009048:	f893 c112 	ldrb.w	ip, [r3, #274]	@ 0x112
      if ( hForcedMecSpeedUnit < 0 )
 800904c:	2900      	cmp	r1, #0
        hForcedMecSpeedUnit = -hForcedMecSpeedUnit;
 800904e:	bfbc      	itt	lt
 8009050:	4249      	neglt	r1, r1
      wAux = ( int32_t ) ( hForcedMecSpeedUnit ) * ( int16_t )pHandle->SpeedValidationBand_H;
 8009052:	fa0f fe81 	sxthlt.w	lr, r1
      wAux = ( int32_t ) ( hForcedMecSpeedUnit ) * ( int16_t )pHandle->SpeedValidationBand_L;
 8009056:	f893 1113 	ldrb.w	r1, [r3, #275]	@ 0x113
      if ( pHandle->IsSpeedReliable == true )
 800905a:	b344      	cbz	r4, 80090ae <STO_PLL_IsObserverConverged+0xa2>
        if ( ( uint16_t )hEstimatedSpeedUnit > pHandle->MinStartUpValidSpeed )
 800905c:	f8b3 5114 	ldrh.w	r5, [r3, #276]	@ 0x114
 8009060:	b294      	uxth	r4, r2
 8009062:	42a5      	cmp	r5, r4
 8009064:	d223      	bcs.n	80090ae <STO_PLL_IsObserverConverged+0xa2>
      wAux = ( int32_t ) ( hForcedMecSpeedUnit ) * ( int16_t )pHandle->SpeedValidationBand_L;
 8009066:	fb0e f101 	mul.w	r1, lr, r1
      hLowerThreshold = ( int16_t )( wAux / ( int32_t )16 );
 800906a:	2900      	cmp	r1, #0
 800906c:	bfb8      	it	lt
 800906e:	310f      	addlt	r1, #15
          if ( hEstimatedSpeedUnit >= hLowerThreshold )
 8009070:	f341 110f 	sbfx	r1, r1, #4, #16
 8009074:	428a      	cmp	r2, r1
 8009076:	db1a      	blt.n	80090ae <STO_PLL_IsObserverConverged+0xa2>
      wAux = ( int32_t ) ( hForcedMecSpeedUnit ) * ( int16_t )pHandle->SpeedValidationBand_H;
 8009078:	fb0e fc0c 	mul.w	ip, lr, ip
      hUpperThreshold = ( int16_t )( wAux / ( int32_t )16 );
 800907c:	f1bc 0f00 	cmp.w	ip, #0
 8009080:	bfb8      	it	lt
 8009082:	f10c 0c0f 	addlt.w	ip, ip, #15
            if ( hEstimatedSpeedUnit <= hUpperThreshold )
 8009086:	f34c 1c0f 	sbfx	ip, ip, #4, #16
 800908a:	4562      	cmp	r2, ip
 800908c:	dc0f      	bgt.n	80090ae <STO_PLL_IsObserverConverged+0xa2>
              pHandle->ConsistencyCounter++;
 800908e:	f893 20f6 	ldrb.w	r2, [r3, #246]	@ 0xf6
              if ( pHandle->ConsistencyCounter >=
 8009092:	f893 1116 	ldrb.w	r1, [r3, #278]	@ 0x116
              pHandle->ConsistencyCounter++;
 8009096:	3201      	adds	r2, #1
 8009098:	b2d2      	uxtb	r2, r2
              if ( pHandle->ConsistencyCounter >=
 800909a:	4291      	cmp	r1, r2
              pHandle->ConsistencyCounter++;
 800909c:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
              if ( pHandle->ConsistencyCounter >=
 80090a0:	d804      	bhi.n	80090ac <STO_PLL_IsObserverConverged+0xa0>
    pHandle->IsAlgorithmConverged = true;
 80090a2:	2001      	movs	r0, #1
    pHandle->_Super.bSpeedErrorNumber = 0u;
 80090a4:	2200      	movs	r2, #0
    pHandle->IsAlgorithmConverged = true;
 80090a6:	f883 00f8 	strb.w	r0, [r3, #248]	@ 0xf8
    pHandle->_Super.bSpeedErrorNumber = 0u;
 80090aa:	701a      	strb	r2, [r3, #0]
}
 80090ac:	bd30      	pop	{r4, r5, pc}
              pHandle->ConsistencyCounter = 0u;
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
}
 80090b4:	bd30      	pop	{r4, r5, pc}
 80090b6:	bf00      	nop

080090b8 <STO_PLL_GetEstimatedBemf>:
__weak alphabeta_t STO_PLL_GetEstimatedBemf( STO_PLL_Handle_t * pHandle )
{
  alphabeta_t Vaux;
  Vaux.alpha = pHandle->hBemf_alfa_est;
  Vaux.beta = pHandle->hBemf_beta_est;
  return ( Vaux );
 80090b8:	6f03      	ldr	r3, [r0, #112]	@ 0x70
 80090ba:	2200      	movs	r2, #0
 80090bc:	b299      	uxth	r1, r3
 80090be:	f361 020f 	bfi	r2, r1, #0, #16
 80090c2:	0c1b      	lsrs	r3, r3, #16
 80090c4:	f363 421f 	bfi	r2, r3, #16, #16
{
 80090c8:	b082      	sub	sp, #8
}
 80090ca:	4610      	mov	r0, r2
 80090cc:	b002      	add	sp, #8
 80090ce:	4770      	bx	lr

080090d0 <STO_PLL_GetEstimatedCurrent>:
  *         observer
  * @param  pHandle: handler of the current instance of the STO component
  * @retval alphabeta_t State observer estimated stator current Ialpha-beta
  */
__weak alphabeta_t STO_PLL_GetEstimatedCurrent( STO_PLL_Handle_t * pHandle )
{
 80090d0:	4603      	mov	r3, r0
  Iaux.beta = ( int16_t )( pHandle->Ibeta_est / ( pHandle->hF1 ) );
#else
  Iaux.beta = ( int16_t )( pHandle->Ibeta_est >> pHandle->F1LOG );
#endif

  return ( Iaux );
 80090d2:	2000      	movs	r0, #0
  Iaux.alpha = ( int16_t )( pHandle->Ialfa_est >> pHandle->F1LOG );
 80090d4:	f8b3 111c 	ldrh.w	r1, [r3, #284]	@ 0x11c
  Iaux.beta = ( int16_t )( pHandle->Ibeta_est >> pHandle->F1LOG );
 80090d8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
  Iaux.alpha = ( int16_t )( pHandle->Ialfa_est >> pHandle->F1LOG );
 80090dc:	410a      	asrs	r2, r1
  return ( Iaux );
 80090de:	410b      	asrs	r3, r1
 80090e0:	b292      	uxth	r2, r2
 80090e2:	f362 000f 	bfi	r0, r2, #0, #16
 80090e6:	b29b      	uxth	r3, r3
{
 80090e8:	b082      	sub	sp, #8
  return ( Iaux );
 80090ea:	f363 401f 	bfi	r0, r3, #16, #16
}
 80090ee:	b002      	add	sp, #8
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop

080090f4 <STO_PLL_GetObserverGains>:
  * @param  phC4 pointer to int16_t used to return parameters hhC4
  * @retval none
  */
__weak void STO_PLL_GetObserverGains( STO_PLL_Handle_t * pHandle, int16_t * phC2, int16_t * phC4 )
{
  *phC2 = pHandle->hC2;
 80090f4:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	@ 0x22
 80090f8:	800b      	strh	r3, [r1, #0]
  *phC4 = pHandle->hC4;
 80090fa:	f9b0 3026 	ldrsh.w	r3, [r0, #38]	@ 0x26
 80090fe:	8013      	strh	r3, [r2, #0]
}
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop

08009104 <STO_PLL_SetObserverGains>:
  * @retval none
  */
__weak void STO_PLL_SetObserverGains( STO_PLL_Handle_t * pHandle, int16_t hhC1, int16_t hhC2 )
{

  pHandle->hC2 = hhC1;
 8009104:	8441      	strh	r1, [r0, #34]	@ 0x22
  pHandle->hC4 = hhC2;
 8009106:	84c2      	strh	r2, [r0, #38]	@ 0x26
}
 8009108:	4770      	bx	lr
 800910a:	bf00      	nop

0800910c <STO_GetPLLGains>:
  * @param  pPgain pointer to int16_t used to return PLL proportional gain
  * @param  pIgain pointer to int16_t used to return PLL integral gain
  * @retval none
  */
__weak void STO_GetPLLGains( STO_PLL_Handle_t * pHandle, int16_t * pPgain, int16_t * pIgain )
{
 800910c:	b570      	push	{r4, r5, r6, lr}

  *pPgain = PID_GetKP( & pHandle->PIRegulator );
 800910e:	f100 0434 	add.w	r4, r0, #52	@ 0x34
 8009112:	4620      	mov	r0, r4
{
 8009114:	460e      	mov	r6, r1
 8009116:	4615      	mov	r5, r2
  *pPgain = PID_GetKP( & pHandle->PIRegulator );
 8009118:	f7fe f88a 	bl	8007230 <PID_GetKP>
 800911c:	8030      	strh	r0, [r6, #0]
  *pIgain = PID_GetKI( & pHandle->PIRegulator );
 800911e:	4620      	mov	r0, r4
 8009120:	f7fe f88a 	bl	8007238 <PID_GetKI>
 8009124:	8028      	strh	r0, [r5, #0]
}
 8009126:	bd70      	pop	{r4, r5, r6, pc}

08009128 <STO_SetPLLGains>:
  * @param  hPgain new value for PLL proportional gain
  * @param  hIgain new value for PLL integral gain
  * @retval none
  */
__weak void STO_SetPLLGains( STO_PLL_Handle_t * pHandle, int16_t hPgain, int16_t hIgain )
{
 8009128:	b538      	push	{r3, r4, r5, lr}
  PID_SetKP( & pHandle->PIRegulator, hPgain );
 800912a:	f100 0434 	add.w	r4, r0, #52	@ 0x34
{
 800912e:	4615      	mov	r5, r2
  PID_SetKP( & pHandle->PIRegulator, hPgain );
 8009130:	4620      	mov	r0, r4
 8009132:	f7fe f879 	bl	8007228 <PID_SetKP>
  PID_SetKI( & pHandle->PIRegulator, hIgain );
 8009136:	4629      	mov	r1, r5
 8009138:	4620      	mov	r0, r4
}
 800913a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PID_SetKI( & pHandle->PIRegulator, hIgain );
 800913e:	f7fe b875 	b.w	800722c <PID_SetKI>
 8009142:	bf00      	nop

08009144 <STO_OTF_ResetPLL>:
  * @retval none
  */
__weak void STO_OTF_ResetPLL( STO_Handle_t * pHandle )
{
  STO_PLL_Handle_t * pHdl = ( STO_PLL_Handle_t * )pHandle->_Super;
  PID_SetIntegralTerm( &pHdl->PIRegulator, ( int32_t )0 );
 8009144:	6800      	ldr	r0, [r0, #0]
 8009146:	2100      	movs	r1, #0
 8009148:	3034      	adds	r0, #52	@ 0x34
 800914a:	f7fe b879 	b.w	8007240 <PID_SetIntegralTerm>
 800914e:	bf00      	nop

08009150 <STO_ResetPLL>:
  * @param  pHandle: handler of the current instance of the STO component
  * @retval none
  */
__weak void STO_ResetPLL( STO_PLL_Handle_t * pHandle )
{
  PID_SetIntegralTerm( &pHandle->PIRegulator, ( int32_t )0 );
 8009150:	2100      	movs	r1, #0
 8009152:	3034      	adds	r0, #52	@ 0x34
 8009154:	f7fe b874 	b.w	8007240 <PID_SetIntegralTerm>

08009158 <STO_PLL_GetEstimatedBemfLevel>:
  * @retval int32_t
  */
__weak int32_t STO_PLL_GetEstimatedBemfLevel( STO_PLL_Handle_t * pHandle )
{
  return ( pHandle->Est_Bemf_Level );
}
 8009158:	f8d0 0100 	ldr.w	r0, [r0, #256]	@ 0x100
 800915c:	4770      	bx	lr
 800915e:	bf00      	nop

08009160 <STO_PLL_GetObservedBemfLevel>:
  * @retval int32_t
  */
__weak int32_t STO_PLL_GetObservedBemfLevel( STO_PLL_Handle_t * pHandle )
{
  return ( pHandle->Obs_Bemf_Level );
}
 8009160:	f8d0 00fc 	ldr.w	r0, [r0, #252]	@ 0xfc
 8009164:	4770      	bx	lr
 8009166:	bf00      	nop

08009168 <STO_PLL_IsVarianceTight>:
  * @retval bool Variance state
  */
__weak bool STO_PLL_IsVarianceTight( const STO_Handle_t * pHandle )
{
  STO_PLL_Handle_t * pHdl = ( STO_PLL_Handle_t * )pHandle->_Super;
  return ( pHdl->IsSpeedReliable );
 8009168:	6803      	ldr	r3, [r0, #0]
}
 800916a:	f893 00f5 	ldrb.w	r0, [r3, #245]	@ 0xf5
 800916e:	4770      	bx	lr

08009170 <STO_PLL_ForceConvergency1>:
  * @param  pHandle: handler of the current instance of the STO component
  */
__weak void STO_PLL_ForceConvergency1( STO_Handle_t * pHandle )
{
  STO_PLL_Handle_t * pHdl = ( STO_PLL_Handle_t * )pHandle->_Super;
  pHdl->ForceConvergency = true;
 8009170:	6803      	ldr	r3, [r0, #0]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
}
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop

0800917c <STO_PLL_ForceConvergency2>:
  * @param  pHandle: handler of the current instance of the STO component
  */
__weak void STO_PLL_ForceConvergency2( STO_Handle_t * pHandle )
{
  STO_PLL_Handle_t * pHdl = ( STO_PLL_Handle_t * )pHandle->_Super;
  pHdl->ForceConvergency2 = true;
 800917c:	6803      	ldr	r3, [r0, #0]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
}
 8009184:	4770      	bx	lr
 8009186:	bf00      	nop

08009188 <STO_SetDirection>:
  * @brief  forces the rotation direction
  * @param  direction: imposed direction
  */
__weak void STO_SetDirection( STO_PLL_Handle_t * pHandle, uint8_t direction )
{
  pHandle->hForcedDirection = direction;
 8009188:	f880 1124 	strb.w	r1, [r0, #292]	@ 0x124
}
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop

08009190 <UFCP_Init>:

__weak void UFCP_Init( UFCP_Handle_t * pHandle )
{

  /* Initialize generic component part */
  FCP_Init( & pHandle->_Super );
 8009190:	f7fd bf94 	b.w	80070bc <FCP_Init>

08009194 <UFCP_TX_IRQ_Handler>:
 */
__weak void UFCP_TX_IRQ_Handler( UFCP_Handle_t * pHandle )
{
  FCP_Handle_t * pBaseHandle = & pHandle->_Super;

  if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState )
 8009194:	f890 3097 	ldrb.w	r3, [r0, #151]	@ 0x97
 8009198:	b17b      	cbz	r3, 80091ba <UFCP_TX_IRQ_Handler+0x26>
  {
    uint16_t tx_data;

    switch ( pBaseHandle->TxFrameLevel )
 800919a:	f890 3098 	ldrb.w	r3, [r0, #152]	@ 0x98
          tx_data = (uint16_t) pBaseHandle->TxFrame.FrameCRC;
        }
    } /* end of switch ( pBaseHandle->TxFrameLevel ) */

    /* Send the data byte */
    LL_USART_TransmitData8(pHandle->USARTx, tx_data);
 800919e:	f8d0 1120 	ldr.w	r1, [r0, #288]	@ 0x120
 80091a2:	4602      	mov	r2, r0
    switch ( pBaseHandle->TxFrameLevel )
 80091a4:	b183      	cbz	r3, 80091c8 <UFCP_TX_IRQ_Handler+0x34>
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d008      	beq.n	80091bc <UFCP_TX_IRQ_Handler+0x28>
        if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 80091aa:	7d40      	ldrb	r0, [r0, #21]
 80091ac:	3001      	adds	r0, #1
 80091ae:	4283      	cmp	r3, r0
 80091b0:	dc10      	bgt.n	80091d4 <UFCP_TX_IRQ_Handler+0x40>
          tx_data = (uint16_t) pBaseHandle->TxFrame.Buffer[ pBaseHandle->TxFrameLevel - FCP_HEADER_SIZE ];
 80091b2:	18d0      	adds	r0, r2, r3
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->TDR = Value;
 80091b4:	7d00      	ldrb	r0, [r0, #20]
 80091b6:	6288      	str	r0, [r1, #40]	@ 0x28

    if ( pBaseHandle->TxFrameLevel < pBaseHandle->TxFrame.Size + FCP_HEADER_SIZE )
 80091b8:	e002      	b.n	80091c0 <UFCP_TX_IRQ_Handler+0x2c>
 80091ba:	4770      	bx	lr
 80091bc:	7d40      	ldrb	r0, [r0, #21]
 80091be:	6288      	str	r0, [r1, #40]	@ 0x28
    {
      pBaseHandle->TxFrameLevel++;
 80091c0:	3301      	adds	r3, #1
 80091c2:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 80091c6:	4770      	bx	lr
 80091c8:	7d00      	ldrb	r0, [r0, #20]
 80091ca:	6288      	str	r0, [r1, #40]	@ 0x28
 80091cc:	3301      	adds	r3, #1
 80091ce:	f882 3098 	strb.w	r3, [r2, #152]	@ 0x98
 80091d2:	4770      	bx	lr
{
 80091d4:	b410      	push	{r4}
 80091d6:	f892 3096 	ldrb.w	r3, [r2, #150]	@ 0x96
 80091da:	628b      	str	r3, [r1, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091dc:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 80091e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	e841 3400 	strex	r4, r3, [r1]
 80091e8:	2c00      	cmp	r4, #0
 80091ea:	d1f7      	bne.n	80091dc <UFCP_TX_IRQ_Handler+0x48>
    }
    else
    {
      LL_USART_DisableIT_TXE(pHandle->USARTx);
      pBaseHandle->TxFrameState = FCP_TRANSFER_IDLE;
 80091ec:	f882 4097 	strb.w	r4, [r2, #151]	@ 0x97

      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 80091f0:	e9d2 0300 	ldrd	r0, r3, [r2]
    }

  } /* end of if ( FCP_TRANSFER_IDLE != pBaseHandle->TxFrameState ) */
}
 80091f4:	f85d 4b04 	ldr.w	r4, [sp], #4
      pBaseHandle->ClientFrameSentCallback( pBaseHandle->ClientEntity );
 80091f8:	4718      	bx	r3
 80091fa:	bf00      	nop

080091fc <UFCP_Receive>:

__weak uint8_t UFCP_Receive( FCP_Handle_t * pHandle )
{
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->RxFrameState )
 80091fc:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 8009200:	b973      	cbnz	r3, 8009220 <UFCP_Receive+0x24>
  {
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;

    pHandle->RxFrameLevel = 0;
    pHandle->RxFrameState = FCP_TRANSFER_ONGOING;
 8009202:	2301      	movs	r3, #1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009204:	f8d0 2120 	ldr.w	r2, [r0, #288]	@ 0x120
 8009208:	f8a0 311c 	strh.w	r3, [r0, #284]	@ 0x11c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920c:	e852 3f00 	ldrex	r3, [r2]
 8009210:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009214:	e842 3100 	strex	r1, r3, [r2]
 8009218:	2900      	cmp	r1, #0
 800921a:	d1f7      	bne.n	800920c <UFCP_Receive+0x10>

    LL_USART_EnableIT_RXNE(pActualHandle->USARTx);
    ret_val = FCP_STATUS_WAITING_TRANSFER;
 800921c:	2002      	movs	r0, #2
 800921e:	4770      	bx	lr
  }
  else
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8009220:	2001      	movs	r0, #1
  }

  return ret_val;
}
 8009222:	4770      	bx	lr

08009224 <UFCP_Send>:

__weak uint8_t UFCP_Send( FCP_Handle_t * pHandle, uint8_t code, uint8_t *buffer, uint8_t size)
{
 8009224:	b570      	push	{r4, r5, r6, lr}
 8009226:	4604      	mov	r4, r0
  uint8_t ret_val;

  if ( FCP_TRANSFER_IDLE == pHandle->TxFrameState )
 8009228:	f890 0097 	ldrb.w	r0, [r0, #151]	@ 0x97
 800922c:	bb80      	cbnz	r0, 8009290 <UFCP_Send+0x6c>
    UFCP_Handle_t * pActualHandle = (UFCP_Handle_t *) pHandle;
    uint8_t *dest = pHandle->TxFrame.Buffer;

    pHandle->TxFrame.Code = code;
    pHandle->TxFrame.Size = size;
    while ( size-- ) *dest++ = *buffer++;
 800922e:	1e58      	subs	r0, r3, #1
    pHandle->TxFrame.Code = code;
 8009230:	7521      	strb	r1, [r4, #20]
    pHandle->TxFrame.Size = size;
 8009232:	7563      	strb	r3, [r4, #21]
    while ( size-- ) *dest++ = *buffer++;
 8009234:	b2c0      	uxtb	r0, r0
 8009236:	b19b      	cbz	r3, 8009260 <UFCP_Send+0x3c>
 8009238:	2805      	cmp	r0, #5
 800923a:	d94d      	bls.n	80092d8 <UFCP_Send+0xb4>
 800923c:	f104 0616 	add.w	r6, r4, #22
 8009240:	1c51      	adds	r1, r2, #1
 8009242:	1a75      	subs	r5, r6, r1
 8009244:	2d02      	cmp	r5, #2
 8009246:	d825      	bhi.n	8009294 <UFCP_Send+0x70>
 8009248:	3001      	adds	r0, #1
 800924a:	f104 0315 	add.w	r3, r4, #21
 800924e:	4402      	add	r2, r0
 8009250:	e000      	b.n	8009254 <UFCP_Send+0x30>
 8009252:	3101      	adds	r1, #1
 8009254:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 8009258:	f803 0f01 	strb.w	r0, [r3, #1]!
 800925c:	428a      	cmp	r2, r1
 800925e:	d1f8      	bne.n	8009252 <UFCP_Send+0x2e>
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8009260:	f104 0014 	add.w	r0, r4, #20
 8009264:	f7fd ff3e 	bl	80070e4 <FCP_CalcCRC>

    pHandle->TxFrameLevel = 0;
 8009268:	2100      	movs	r1, #0
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 800926a:	2301      	movs	r3, #1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 800926c:	f8d4 2120 	ldr.w	r2, [r4, #288]	@ 0x120
    pHandle->TxFrame.FrameCRC = FCP_CalcCRC( & pHandle->TxFrame );
 8009270:	f884 0096 	strb.w	r0, [r4, #150]	@ 0x96
    pHandle->TxFrameLevel = 0;
 8009274:	f884 1098 	strb.w	r1, [r4, #152]	@ 0x98
    pHandle->TxFrameState = FCP_TRANSFER_ONGOING;
 8009278:	f884 3097 	strb.w	r3, [r4, #151]	@ 0x97
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800927c:	e852 3f00 	ldrex	r3, [r2]
 8009280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009284:	e842 3100 	strex	r1, r3, [r2]
 8009288:	2900      	cmp	r1, #0
 800928a:	d1f7      	bne.n	800927c <UFCP_Send+0x58>
 800928c:	2002      	movs	r0, #2
  {
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
  }

  return ret_val;
}
 800928e:	bd70      	pop	{r4, r5, r6, pc}
    ret_val = FCP_STATUS_TRANSFER_ONGOING;
 8009290:	2001      	movs	r0, #1
}
 8009292:	bd70      	pop	{r4, r5, r6, pc}
 8009294:	089d      	lsrs	r5, r3, #2
 8009296:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 800929a:	4611      	mov	r1, r2
 800929c:	46b4      	mov	ip, r6
    while ( size-- ) *dest++ = *buffer++;
 800929e:	f851 eb04 	ldr.w	lr, [r1], #4
 80092a2:	f84c eb04 	str.w	lr, [ip], #4
 80092a6:	42a9      	cmp	r1, r5
 80092a8:	d1f9      	bne.n	800929e <UFCP_Send+0x7a>
 80092aa:	f003 01fc 	and.w	r1, r3, #252	@ 0xfc
 80092ae:	1a40      	subs	r0, r0, r1
 80092b0:	079b      	lsls	r3, r3, #30
 80092b2:	b2c0      	uxtb	r0, r0
 80092b4:	eb02 0c01 	add.w	ip, r2, r1
 80092b8:	eb06 0501 	add.w	r5, r6, r1
 80092bc:	d0d0      	beq.n	8009260 <UFCP_Send+0x3c>
 80092be:	5c53      	ldrb	r3, [r2, r1]
 80092c0:	5473      	strb	r3, [r6, r1]
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d0cc      	beq.n	8009260 <UFCP_Send+0x3c>
 80092c6:	f89c 3001 	ldrb.w	r3, [ip, #1]
 80092ca:	706b      	strb	r3, [r5, #1]
 80092cc:	2801      	cmp	r0, #1
 80092ce:	d0c7      	beq.n	8009260 <UFCP_Send+0x3c>
 80092d0:	f89c 3002 	ldrb.w	r3, [ip, #2]
 80092d4:	70ab      	strb	r3, [r5, #2]
 80092d6:	e7c3      	b.n	8009260 <UFCP_Send+0x3c>
 80092d8:	1c51      	adds	r1, r2, #1
 80092da:	e7b5      	b.n	8009248 <UFCP_Send+0x24>

080092dc <UFCP_RX_IRQ_Handler>:
  if ( FCP_TRANSFER_IDLE != pBaseHandle->RxFrameState )
 80092dc:	f890 311c 	ldrb.w	r3, [r0, #284]	@ 0x11c
 80092e0:	b90b      	cbnz	r3, 80092e6 <UFCP_RX_IRQ_Handler+0xa>
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 80092e2:	482d      	ldr	r0, [pc, #180]	@ (8009398 <UFCP_RX_IRQ_Handler+0xbc>)
}
 80092e4:	4770      	bx	lr
{
 80092e6:	b530      	push	{r4, r5, lr}
    switch ( pBaseHandle->RxFrameLevel )
 80092e8:	f890 311d 	ldrb.w	r3, [r0, #285]	@ 0x11d
{
 80092ec:	b083      	sub	sp, #12
 80092ee:	4604      	mov	r4, r0
    uint8_t rx_byte = (uint8_t) rx_data;
 80092f0:	b2ca      	uxtb	r2, r1
    switch ( pBaseHandle->RxFrameLevel )
 80092f2:	b393      	cbz	r3, 800935a <UFCP_RX_IRQ_Handler+0x7e>
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d03a      	beq.n	800936e <UFCP_RX_IRQ_Handler+0x92>
        if ( pBaseHandle->RxFrameLevel < pBaseHandle->RxFrame.Size + FCP_HEADER_SIZE )
 80092f8:	f890 109a 	ldrb.w	r1, [r0, #154]	@ 0x9a
 80092fc:	3101      	adds	r1, #1
 80092fe:	428b      	cmp	r3, r1
 8009300:	dc08      	bgt.n	8009314 <UFCP_RX_IRQ_Handler+0x38>
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8009302:	18c1      	adds	r1, r0, r3
          pBaseHandle->RxFrameLevel++;
 8009304:	3301      	adds	r3, #1
          pBaseHandle->RxFrame.Buffer[pBaseHandle->RxFrameLevel - FCP_HEADER_SIZE] = rx_byte;
 8009306:	f881 2099 	strb.w	r2, [r1, #153]	@ 0x99
          pBaseHandle->RxFrameLevel++;
 800930a:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
  void * ret_val = (void *) & UFCP_Usart_Timeout_none;
 800930e:	4822      	ldr	r0, [pc, #136]	@ (8009398 <UFCP_RX_IRQ_Handler+0xbc>)
}
 8009310:	b003      	add	sp, #12
 8009312:	bd30      	pop	{r4, r5, pc}
          pBaseHandle->RxTimeoutCountdown = 0;
 8009314:	2300      	movs	r3, #0
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009316:	f8d0 1120 	ldr.w	r1, [r0, #288]	@ 0x120
          pBaseHandle->RxFrame.FrameCRC = rx_byte;
 800931a:	f880 211b 	strb.w	r2, [r0, #283]	@ 0x11b
          pBaseHandle->RxTimeoutCountdown = 0;
 800931e:	8243      	strh	r3, [r0, #18]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009320:	e851 3f00 	ldrex	r3, [r1]
 8009324:	f023 0320 	bic.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009328:	e841 3200 	strex	r2, r3, [r1]
 800932c:	2a00      	cmp	r2, #0
 800932e:	d1f7      	bne.n	8009320 <UFCP_RX_IRQ_Handler+0x44>
          pBaseHandle->RxFrameState = FCP_TRANSFER_IDLE;
 8009330:	f884 211c 	strb.w	r2, [r4, #284]	@ 0x11c
          if ( FCP_CalcCRC( & pBaseHandle->RxFrame ) == pBaseHandle->RxFrame.FrameCRC )
 8009334:	f104 0099 	add.w	r0, r4, #153	@ 0x99
 8009338:	f7fd fed4 	bl	80070e4 <FCP_CalcCRC>
 800933c:	f894 311b 	ldrb.w	r3, [r4, #283]	@ 0x11b
 8009340:	4283      	cmp	r3, r0
 8009342:	d11d      	bne.n	8009380 <UFCP_RX_IRQ_Handler+0xa4>
            pBaseHandle->ClientFrameReceivedCallback( pBaseHandle->ClientEntity,
 8009344:	68a5      	ldr	r5, [r4, #8]
 8009346:	f894 309a 	ldrb.w	r3, [r4, #154]	@ 0x9a
 800934a:	f894 1099 	ldrb.w	r1, [r4, #153]	@ 0x99
 800934e:	6820      	ldr	r0, [r4, #0]
 8009350:	f104 029b 	add.w	r2, r4, #155	@ 0x9b
 8009354:	47a8      	blx	r5
          ret_val = (void *) & UFCP_Usart_Timeout_stop;
 8009356:	4811      	ldr	r0, [pc, #68]	@ (800939c <UFCP_RX_IRQ_Handler+0xc0>)
  return ret_val;
 8009358:	e7da      	b.n	8009310 <UFCP_RX_IRQ_Handler+0x34>
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 800935a:	8a01      	ldrh	r1, [r0, #16]
        ret_val = (void *) & UFCP_Usart_Timeout_start;
 800935c:	4810      	ldr	r0, [pc, #64]	@ (80093a0 <UFCP_RX_IRQ_Handler+0xc4>)
        pBaseHandle->RxFrame.Code = rx_byte;
 800935e:	f884 2099 	strb.w	r2, [r4, #153]	@ 0x99
        pBaseHandle->RxFrameLevel++;
 8009362:	2301      	movs	r3, #1
        pBaseHandle->RxTimeoutCountdown = pBaseHandle->RxTimeout;
 8009364:	8261      	strh	r1, [r4, #18]
        pBaseHandle->RxFrameLevel++;
 8009366:	f884 311d 	strb.w	r3, [r4, #285]	@ 0x11d
}
 800936a:	b003      	add	sp, #12
 800936c:	bd30      	pop	{r4, r5, pc}
        if ( pBaseHandle->RxFrame.Size >= FCP_MAX_PAYLOAD_SIZE)
 800936e:	060b      	lsls	r3, r1, #24
        pBaseHandle->RxFrameLevel++;
 8009370:	bf54      	ite	pl
 8009372:	2302      	movpl	r3, #2
          pBaseHandle->RxFrameLevel =0 ;
 8009374:	2300      	movmi	r3, #0
        pBaseHandle->RxFrame.Size = rx_byte;
 8009376:	f880 209a 	strb.w	r2, [r0, #154]	@ 0x9a
          pBaseHandle->RxFrameLevel =0 ;
 800937a:	f880 311d 	strb.w	r3, [r0, #285]	@ 0x11d
 800937e:	e7c6      	b.n	800930e <UFCP_RX_IRQ_Handler+0x32>
            error_code = FCP_MSG_RX_BAD_CRC;
 8009380:	250a      	movs	r5, #10
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009382:	2301      	movs	r3, #1
 8009384:	f10d 0207 	add.w	r2, sp, #7
 8009388:	21ff      	movs	r1, #255	@ 0xff
 800938a:	4620      	mov	r0, r4
            error_code = FCP_MSG_RX_BAD_CRC;
 800938c:	f88d 5007 	strb.w	r5, [sp, #7]
            (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 8009390:	f7ff ff48 	bl	8009224 <UFCP_Send>
 8009394:	e7df      	b.n	8009356 <UFCP_RX_IRQ_Handler+0x7a>
 8009396:	bf00      	nop
 8009398:	080098cc 	.word	0x080098cc
 800939c:	080098c8 	.word	0x080098c8
 80093a0:	080098ca 	.word	0x080098ca

080093a4 <UFCP_OVR_IRQ_Handler>:
{
 80093a4:	b500      	push	{lr}
 80093a6:	b083      	sub	sp, #12
  error_code = UFCP_MSG_OVERRUN;
 80093a8:	f04f 0c08 	mov.w	ip, #8
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80093ac:	2301      	movs	r3, #1
 80093ae:	f10d 0207 	add.w	r2, sp, #7
 80093b2:	21ff      	movs	r1, #255	@ 0xff
  error_code = UFCP_MSG_OVERRUN;
 80093b4:	f88d c007 	strb.w	ip, [sp, #7]
  (void) UFCP_Send( pBaseHandle, FCP_CODE_NACK, & error_code, 1 );
 80093b8:	f7ff ff34 	bl	8009224 <UFCP_Send>
}
 80093bc:	b003      	add	sp, #12
 80093be:	f85d fb04 	ldr.w	pc, [sp], #4
 80093c2:	bf00      	nop

080093c4 <UFCP_AbortReceive>:

__weak void UFCP_AbortReceive( FCP_Handle_t * pHandle )
{
  pHandle->RxFrameState = FCP_TRANSFER_IDLE;
 80093c4:	2300      	movs	r3, #0
 80093c6:	f880 311c 	strb.w	r3, [r0, #284]	@ 0x11c
}
 80093ca:	4770      	bx	lr

080093cc <VSS_Clear>:
* @retval none
*/
__weak void VSS_Clear( VirtualSpeedSensor_Handle_t * pHandle )
{

  pHandle->_Super.bSpeedErrorNumber = 0u;
 80093cc:	2300      	movs	r3, #0
  pHandle->hRemainingStep = 0u;
  pHandle->hElAngleAccu = 0;

  pHandle->bTransitionStarted = false;
  pHandle->bTransitionEnded = false;
  pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80093ce:	8ec2      	ldrh	r2, [r0, #54]	@ 0x36
  pHandle->_Super.bSpeedErrorNumber = 0u;
 80093d0:	7003      	strb	r3, [r0, #0]
  pHandle->wElSpeedDpp32 = 0;
 80093d2:	e9c0 3308 	strd	r3, r3, [r0, #32]
  pHandle->_Super.hElAngle = 0;
 80093d6:	6043      	str	r3, [r0, #4]
  pHandle->_Super.hAvrMecSpeedUnit = 0;
 80093d8:	60c3      	str	r3, [r0, #12]
  pHandle->_Super.hMecAccelUnitP = 0;
 80093da:	8243      	strh	r3, [r0, #18]
  pHandle->hRemainingStep = 0u;
 80093dc:	8503      	strh	r3, [r0, #40]	@ 0x28
  pHandle->bTransitionStarted = false;
 80093de:	8583      	strh	r3, [r0, #44]	@ 0x2c
  pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 80093e0:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  pHandle->hElAngleAccu = 0;
 80093e2:	6303      	str	r3, [r0, #48]	@ 0x30
  /* (Fast division optimization for cortex-M0 micros)*/
  /* Dummy division to speed up next executions */
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->_Super.bElToMecRatio ) );
  FD_FastDiv( &( pHandle->fd ), 1, ( int32_t )( pHandle->hTransitionSteps ) );
#endif
}
 80093e4:	4770      	bx	lr
 80093e6:	bf00      	nop

080093e8 <VSS_Init>:
{
 80093e8:	b508      	push	{r3, lr}
  VSS_Clear( pHandle );
 80093ea:	f7ff ffef 	bl	80093cc <VSS_Clear>
}
 80093ee:	bd08      	pop	{r3, pc}

080093f0 <VSS_CalcElAngle>:
  int16_t hAngleDiff;
  int16_t hAngleCorr;
  int32_t wAux;
  int16_t hSignCorr = 1;

  if ( pHandle->bCopyObserver == true )
 80093f0:	f890 2033 	ldrb.w	r2, [r0, #51]	@ 0x33
{
 80093f4:	4603      	mov	r3, r0
  if ( pHandle->bCopyObserver == true )
 80093f6:	b11a      	cbz	r2, 8009400 <VSS_CalcElAngle+0x10>
  {
    hRetAngle = *( int16_t * )pInputVars_str;
 80093f8:	f9b1 0000 	ldrsh.w	r0, [r1]
    {
      hRetAngle = pHandle->hElAngleAccu;
    }
  }

  pHandle->_Super.hElAngle = hRetAngle;
 80093fc:	8098      	strh	r0, [r3, #4]
  return hRetAngle;
}
 80093fe:	4770      	bx	lr
{
 8009400:	b530      	push	{r4, r5, lr}
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009402:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
 8009406:	8e00      	ldrh	r0, [r0, #48]	@ 0x30
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 8009408:	88dd      	ldrh	r5, [r3, #6]
    if ( pHandle->bTransitionStarted == true )
 800940a:	f893 402c 	ldrb.w	r4, [r3, #44]	@ 0x2c
                                 ( int16_t )pHandle->_Super.bElToMecRatio;
 800940e:	785a      	ldrb	r2, [r3, #1]
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 8009410:	fb9c f2f2 	sdiv	r2, ip, r2
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 8009414:	4460      	add	r0, ip
 8009416:	fa1f fe80 	uxth.w	lr, r0
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 800941a:	442a      	add	r2, r5
    pHandle->hElAngleAccu += pHandle->_Super.hElSpeedDpp;
 800941c:	b200      	sxth	r0, r0
 800941e:	8618      	strh	r0, [r3, #48]	@ 0x30
    pHandle->_Super.hMecAngle += pHandle->_Super.hElSpeedDpp /
 8009420:	80da      	strh	r2, [r3, #6]
    if ( pHandle->bTransitionStarted == true )
 8009422:	b1fc      	cbz	r4, 8009464 <VSS_CalcElAngle+0x74>
      if ( pHandle->hTransitionRemainingSteps == 0 )
 8009424:	f9b3 202e 	ldrsh.w	r2, [r3, #46]	@ 0x2e
 8009428:	b1f2      	cbz	r2, 8009468 <VSS_CalcElAngle+0x78>
        pHandle->hTransitionRemainingSteps--;
 800942a:	3a01      	subs	r2, #1
 800942c:	b212      	sxth	r2, r2
 800942e:	85da      	strh	r2, [r3, #46]	@ 0x2e
        if ( pHandle->_Super.hElSpeedDpp >= 0 )
 8009430:	f1bc 0f00 	cmp.w	ip, #0
          hAngleDiff = *( int16_t * )pInputVars_str - pHandle->hElAngleAccu;
 8009434:	8809      	ldrh	r1, [r1, #0]
        if ( pHandle->_Super.hElSpeedDpp >= 0 )
 8009436:	db26      	blt.n	8009486 <VSS_CalcElAngle+0x96>
          hAngleDiff = *( int16_t * )pInputVars_str - pHandle->hElAngleAccu;
 8009438:	eba1 0e0e 	sub.w	lr, r1, lr
 800943c:	fa0f fe8e 	sxth.w	lr, lr
 8009440:	2501      	movs	r5, #1
        hAngleCorr = ( int16_t )( wAux / pHandle->hTransitionSteps );
 8009442:	f9b3 4036 	ldrsh.w	r4, [r3, #54]	@ 0x36
        wAux = ( int32_t )hAngleDiff * pHandle->hTransitionRemainingSteps;
 8009446:	fb0e f202 	mul.w	r2, lr, r2
        if ( hAngleDiff >= 0 )
 800944a:	f1be 0f00 	cmp.w	lr, #0
        hAngleCorr = ( int16_t )( wAux / pHandle->hTransitionSteps );
 800944e:	fb92 f2f4 	sdiv	r2, r2, r4
        hAngleCorr *= hSignCorr;
 8009452:	fb12 f205 	smulbb	r2, r2, r5
 8009456:	b292      	uxth	r2, r2
        if ( hAngleDiff >= 0 )
 8009458:	db0e      	blt.n	8009478 <VSS_CalcElAngle+0x88>
          pHandle->bTransitionLocked = true;
 800945a:	2001      	movs	r0, #1
          hRetAngle = *( int16_t * )pInputVars_str - hAngleCorr;
 800945c:	1a8a      	subs	r2, r1, r2
          pHandle->bTransitionLocked = true;
 800945e:	f883 0032 	strb.w	r0, [r3, #50]	@ 0x32
          hRetAngle = *( int16_t * )pInputVars_str - hAngleCorr;
 8009462:	b210      	sxth	r0, r2
  pHandle->_Super.hElAngle = hRetAngle;
 8009464:	8098      	strh	r0, [r3, #4]
}
 8009466:	bd30      	pop	{r4, r5, pc}
        hRetAngle = *( int16_t * )pInputVars_str;
 8009468:	f9b1 0000 	ldrsh.w	r0, [r1]
        pHandle->_Super.bSpeedErrorNumber = 0u;
 800946c:	701a      	strb	r2, [r3, #0]
        pHandle->bTransitionEnded = true;
 800946e:	2401      	movs	r4, #1
 8009470:	f883 402d 	strb.w	r4, [r3, #45]	@ 0x2d
  pHandle->_Super.hElAngle = hRetAngle;
 8009474:	8098      	strh	r0, [r3, #4]
}
 8009476:	bd30      	pop	{r4, r5, pc}
          if ( pHandle->bTransitionLocked == false )
 8009478:	f893 4032 	ldrb.w	r4, [r3, #50]	@ 0x32
 800947c:	2c00      	cmp	r4, #0
 800947e:	d0f1      	beq.n	8009464 <VSS_CalcElAngle+0x74>
            hRetAngle = *( int16_t * )pInputVars_str + hAngleCorr;
 8009480:	440a      	add	r2, r1
 8009482:	b210      	sxth	r0, r2
 8009484:	e7ee      	b.n	8009464 <VSS_CalcElAngle+0x74>
          hAngleDiff = pHandle->hElAngleAccu - *( int16_t * )pInputVars_str;
 8009486:	ebae 0e01 	sub.w	lr, lr, r1
 800948a:	fa0f fe8e 	sxth.w	lr, lr
 800948e:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8009492:	e7d6      	b.n	8009442 <VSS_CalcElAngle+0x52>

08009494 <VSS_CalcAvrgMecSpeedUnit>:
  */
__weak bool VSS_CalcAvrgMecSpeedUnit( VirtualSpeedSensor_Handle_t * pHandle, int16_t * hMecSpeedUnit )
{
  bool SpeedSensorReliability = false;

  if ( pHandle->hRemainingStep > 1u )
 8009494:	8d02      	ldrh	r2, [r0, #40]	@ 0x28
 8009496:	2a01      	cmp	r2, #1
{
 8009498:	4603      	mov	r3, r0
  if ( pHandle->hRemainingStep > 1u )
 800949a:	d924      	bls.n	80094e6 <VSS_CalcAvrgMecSpeedUnit+0x52>
  {
    pHandle->wElSpeedDpp32 += pHandle->wElAccDppP32;
 800949c:	e9d0 0208 	ldrd	r0, r2, [r0, #32]
 80094a0:	4410      	add	r0, r2
 80094a2:	6258      	str	r0, [r3, #36]	@ 0x24
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 80094a4:	2800      	cmp	r0, #0
 80094a6:	bfb8      	it	lt
 80094a8:	f500 407f 	addlt.w	r0, r0, #65280	@ 0xff00

    /* Convert dpp into MecUnit */
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 80094ac:	8b5a      	ldrh	r2, [r3, #26]
                                  ( ( int32_t )pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 80094ae:	f893 c001 	ldrb.w	ip, [r3, #1]
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 80094b2:	bfb8      	it	lt
 80094b4:	30ff      	addlt	r0, #255	@ 0xff
 80094b6:	1400      	asrs	r0, r0, #16
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
 80094b8:	fb00 f202 	mul.w	r2, r0, r2
    pHandle->_Super.hElSpeedDpp = ( int16_t )( pHandle->wElSpeedDpp32 / 65536 );
 80094bc:	81d8      	strh	r0, [r3, #14]
                                  ( ( int32_t )pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 80094be:	69d8      	ldr	r0, [r3, #28]
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 80094c0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
                                  ( ( int32_t )pHandle->_Super.DPPConvFactor * ( int32_t )pHandle->_Super.bElToMecRatio ) );
 80094c4:	fb00 f00c 	mul.w	r0, r0, ip
                                    ( int32_t )pHandle->_Super.hMeasurementFrequency * SPEED_UNIT ) /
 80094c8:	0052      	lsls	r2, r2, #1
 80094ca:	fb92 f2f0 	sdiv	r2, r2, r0
    *hMecSpeedUnit = ( int16_t )( ( ( int32_t )pHandle->_Super.hElSpeedDpp *
 80094ce:	b212      	sxth	r2, r2
 80094d0:	800a      	strh	r2, [r1, #0]

    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;

    pHandle->hRemainingStep--;
 80094d2:	8d18      	ldrh	r0, [r3, #40]	@ 0x28
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 80094d4:	819a      	strh	r2, [r3, #12]
    pHandle->hRemainingStep--;
 80094d6:	1e42      	subs	r2, r0, #1
 80094d8:	851a      	strh	r2, [r3, #40]	@ 0x28
  else
  {
    *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
  }
  /* If the transition is not done yet, we already know that speed is not reliable */
  if ( pHandle->bTransitionEnded == false )
 80094da:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
 80094de:	b950      	cbnz	r0, 80094f6 <VSS_CalcAvrgMecSpeedUnit+0x62>
  {
    pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 80094e0:	78da      	ldrb	r2, [r3, #3]
 80094e2:	701a      	strb	r2, [r3, #0]
  {
    SpeedSensorReliability = SPD_IsMecSpeedReliable ( &pHandle->_Super, hMecSpeedUnit );
  }

  return ( SpeedSensorReliability );
}
 80094e4:	4770      	bx	lr
  else if ( pHandle->hRemainingStep == 1u )
 80094e6:	d009      	beq.n	80094fc <VSS_CalcAvrgMecSpeedUnit+0x68>
    *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80094e8:	f9b0 200c 	ldrsh.w	r2, [r0, #12]
  if ( pHandle->bTransitionEnded == false )
 80094ec:	f893 002d 	ldrb.w	r0, [r3, #45]	@ 0x2d
    *hMecSpeedUnit = pHandle->_Super.hAvrMecSpeedUnit;
 80094f0:	800a      	strh	r2, [r1, #0]
  if ( pHandle->bTransitionEnded == false )
 80094f2:	2800      	cmp	r0, #0
 80094f4:	d0f4      	beq.n	80094e0 <VSS_CalcAvrgMecSpeedUnit+0x4c>
    SpeedSensorReliability = SPD_IsMecSpeedReliable ( &pHandle->_Super, hMecSpeedUnit );
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7ff b9a4 	b.w	8008844 <SPD_IsMecSpeedReliable>
    *hMecSpeedUnit = pHandle->hFinalMecSpeedUnit;
 80094fc:	f9b0 c02a 	ldrsh.w	ip, [r0, #42]	@ 0x2a
 8009500:	f8a1 c000 	strh.w	ip, [r1]
                                  ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009504:	8b42      	ldrh	r2, [r0, #26]
    pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( *hMecSpeedUnit ) *
 8009506:	69c0      	ldr	r0, [r0, #28]
    pHandle->_Super.hAvrMecSpeedUnit = *hMecSpeedUnit;
 8009508:	f8a3 c00c 	strh.w	ip, [r3, #12]
                                  ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 800950c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009510:	0052      	lsls	r2, r2, #1
    pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( *hMecSpeedUnit ) *
 8009512:	fb00 f00c 	mul.w	r0, r0, ip
                                  ( int32_t ) ( pHandle->_Super.DPPConvFactor) ) /
 8009516:	fb90 f0f2 	sdiv	r0, r0, r2
    pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 800951a:	785a      	ldrb	r2, [r3, #1]
 800951c:	fb12 f200 	smulbb	r2, r2, r0
    pHandle->hRemainingStep = 0u;
 8009520:	2000      	movs	r0, #0
    pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 8009522:	81da      	strh	r2, [r3, #14]
    pHandle->hRemainingStep = 0u;
 8009524:	8518      	strh	r0, [r3, #40]	@ 0x28
 8009526:	e7d8      	b.n	80094da <VSS_CalcAvrgMecSpeedUnit+0x46>

08009528 <VSS_SetMecAngle>:
  */
__weak void VSS_SetMecAngle( VirtualSpeedSensor_Handle_t * pHandle, int16_t hMecAngle )
{

  pHandle->hElAngleAccu = hMecAngle;
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 8009528:	7843      	ldrb	r3, [r0, #1]
  pHandle->hElAngleAccu = hMecAngle;
 800952a:	8601      	strh	r1, [r0, #48]	@ 0x30
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 800952c:	fb91 f3f3 	sdiv	r3, r1, r3
  pHandle->_Super.hElAngle = hMecAngle;
 8009530:	8081      	strh	r1, [r0, #4]
  pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ( int16_t )pHandle->_Super.bElToMecRatio;
 8009532:	80c3      	strh	r3, [r0, #6]
}
 8009534:	4770      	bx	lr
 8009536:	bf00      	nop

08009538 <VSS_SetMecAcceleration>:
  uint16_t hNbrStep;
  int16_t hCurrentMecSpeedDpp;
  int32_t wMecAccDppP32;
  int16_t hFinalMecSpeedDpp;

  if ( pHandle->bTransitionStarted == false )
 8009538:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 800953c:	b9a3      	cbnz	r3, 8009568 <VSS_SetMecAcceleration+0x30>
    {
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 800953e:	8b43      	ldrh	r3, [r0, #26]

      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 8009540:	f890 c001 	ldrb.w	ip, [r0, #1]
{
 8009544:	b510      	push	{r4, lr}
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 8009546:	69c4      	ldr	r4, [r0, #28]
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009548:	eb03 0383 	add.w	r3, r3, r3, lsl #2
      pHandle->_Super.hElSpeedDpp = ( int16_t )( ( ( int32_t )( hFinalMecSpeedUnit ) *
 800954c:	fb04 fe01 	mul.w	lr, r4, r1
                                    ( ( int32_t )SPEED_UNIT * ( int32_t )pHandle->_Super.hMeasurementFrequency ) );
 8009550:	005b      	lsls	r3, r3, #1
                                    ( int32_t )( pHandle->_Super.DPPConvFactor) ) /
 8009552:	fb9e fef3 	sdiv	lr, lr, r3
    if ( hDurationms == 0u )
 8009556:	b942      	cbnz	r2, 800956a <VSS_SetMecAcceleration+0x32>
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 8009558:	fb1e fe0c 	smulbb	lr, lr, ip
      pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800955c:	8181      	strh	r1, [r0, #12]
      pHandle->_Super.hElSpeedDpp *= ( int16_t )( pHandle->_Super.bElToMecRatio );
 800955e:	f8a0 e00e 	strh.w	lr, [r0, #14]

      pHandle->hRemainingStep = 0u;
 8009562:	8502      	strh	r2, [r0, #40]	@ 0x28

      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8009564:	8541      	strh	r1, [r0, #42]	@ 0x2a
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;

      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
    }
  }
}
 8009566:	bd10      	pop	{r4, pc}
 8009568:	4770      	bx	lr
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 800956a:	8e83      	ldrh	r3, [r0, #52]	@ 0x34
      pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800956c:	8541      	strh	r1, [r0, #42]	@ 0x2a
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 800956e:	fb02 f303 	mul.w	r3, r2, r3
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 8009572:	4a0b      	ldr	r2, [pc, #44]	@ (80095a0 <VSS_SetMecAcceleration+0x68>)
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 8009574:	f9b0 100e 	ldrsh.w	r1, [r0, #14]
                                 ( uint32_t )pHandle->hSpeedSamplingFreqHz ) /
 8009578:	fba2 2303 	umull	r2, r3, r2, r3
      hNbrStep = ( uint16_t )( ( ( uint32_t )hDurationms *
 800957c:	f3c3 138f 	ubfx	r3, r3, #6, #16
      hNbrStep++;
 8009580:	3301      	adds	r3, #1
 8009582:	b29b      	uxth	r3, r3
      hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp /
 8009584:	fb91 f2fc 	sdiv	r2, r1, ip
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 8009588:	ebae 0202 	sub.w	r2, lr, r2
      pHandle->hRemainingStep = hNbrStep;
 800958c:	8503      	strh	r3, [r0, #40]	@ 0x28
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 800958e:	0412      	lsls	r2, r2, #16
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 8009590:	0409      	lsls	r1, r1, #16
      wMecAccDppP32 = ( ( ( int32_t )hFinalMecSpeedDpp - ( int32_t )hCurrentMecSpeedDpp ) *
 8009592:	fb92 f3f3 	sdiv	r3, r2, r3
      pHandle->wElAccDppP32 = wMecAccDppP32 * ( int16_t )pHandle->_Super.bElToMecRatio;
 8009596:	fb0c f303 	mul.w	r3, ip, r3
      pHandle->wElSpeedDpp32 = ( int32_t )pHandle->_Super.hElSpeedDpp * ( int32_t )65536;
 800959a:	e9c0 3108 	strd	r3, r1, [r0, #32]
}
 800959e:	bd10      	pop	{r4, pc}
 80095a0:	10624dd3 	.word	0x10624dd3

080095a4 <VSS_SetStartTransition>:
            (parameter hTransitionSteps = 0)
  */
__weak bool VSS_SetStartTransition( VirtualSpeedSensor_Handle_t * pHandle, bool bCommand )
{
  bool bAux = true;
  if ( bCommand == true )
 80095a4:	b151      	cbz	r1, 80095bc <VSS_SetStartTransition+0x18>
  {
    pHandle->bTransitionStarted = true;

    if ( pHandle->hTransitionSteps == 0 )
 80095a6:	f9b0 3036 	ldrsh.w	r3, [r0, #54]	@ 0x36
    pHandle->bTransitionStarted = true;
 80095aa:	2201      	movs	r2, #1
 80095ac:	f880 202c 	strb.w	r2, [r0, #44]	@ 0x2c
    if ( pHandle->hTransitionSteps == 0 )
 80095b0:	b923      	cbnz	r3, 80095bc <VSS_SetStartTransition+0x18>
    {
      pHandle->bTransitionEnded = true;
 80095b2:	f880 202d 	strb.w	r2, [r0, #45]	@ 0x2d
      pHandle->_Super.bSpeedErrorNumber = 0u;
 80095b6:	7003      	strb	r3, [r0, #0]
      bAux = false;
 80095b8:	4618      	mov	r0, r3
    }
  }
  return bAux;
}
 80095ba:	4770      	bx	lr
  bool bAux = true;
 80095bc:	2001      	movs	r0, #1
 80095be:	4770      	bx	lr

080095c0 <VSS_TransitionEnded>:
}

__weak bool VSS_TransitionEnded( VirtualSpeedSensor_Handle_t * pHandle )
{
    return pHandle->bTransitionEnded;
}
 80095c0:	f890 002d 	ldrb.w	r0, [r0, #45]	@ 0x2d
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop

080095c8 <memset>:
 80095c8:	4402      	add	r2, r0
 80095ca:	4603      	mov	r3, r0
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d100      	bne.n	80095d2 <memset+0xa>
 80095d0:	4770      	bx	lr
 80095d2:	f803 1b01 	strb.w	r1, [r3], #1
 80095d6:	e7f9      	b.n	80095cc <memset+0x4>

080095d8 <__libc_init_array>:
 80095d8:	b570      	push	{r4, r5, r6, lr}
 80095da:	4d0d      	ldr	r5, [pc, #52]	@ (8009610 <__libc_init_array+0x38>)
 80095dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009614 <__libc_init_array+0x3c>)
 80095de:	1b64      	subs	r4, r4, r5
 80095e0:	10a4      	asrs	r4, r4, #2
 80095e2:	2600      	movs	r6, #0
 80095e4:	42a6      	cmp	r6, r4
 80095e6:	d109      	bne.n	80095fc <__libc_init_array+0x24>
 80095e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009618 <__libc_init_array+0x40>)
 80095ea:	4c0c      	ldr	r4, [pc, #48]	@ (800961c <__libc_init_array+0x44>)
 80095ec:	f000 f818 	bl	8009620 <_init>
 80095f0:	1b64      	subs	r4, r4, r5
 80095f2:	10a4      	asrs	r4, r4, #2
 80095f4:	2600      	movs	r6, #0
 80095f6:	42a6      	cmp	r6, r4
 80095f8:	d105      	bne.n	8009606 <__libc_init_array+0x2e>
 80095fa:	bd70      	pop	{r4, r5, r6, pc}
 80095fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009600:	4798      	blx	r3
 8009602:	3601      	adds	r6, #1
 8009604:	e7ee      	b.n	80095e4 <__libc_init_array+0xc>
 8009606:	f855 3b04 	ldr.w	r3, [r5], #4
 800960a:	4798      	blx	r3
 800960c:	3601      	adds	r6, #1
 800960e:	e7f2      	b.n	80095f6 <__libc_init_array+0x1e>
 8009610:	080098d8 	.word	0x080098d8
 8009614:	080098d8 	.word	0x080098d8
 8009618:	080098d8 	.word	0x080098d8
 800961c:	080098dc 	.word	0x080098dc

08009620 <_init>:
 8009620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009622:	bf00      	nop
 8009624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009626:	bc08      	pop	{r3}
 8009628:	469e      	mov	lr, r3
 800962a:	4770      	bx	lr

0800962c <_fini>:
 800962c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962e:	bf00      	nop
 8009630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009632:	bc08      	pop	{r3}
 8009634:	469e      	mov	lr, r3
 8009636:	4770      	bx	lr
