**Verible** is a set of developer tools for SystemVerilog, developed under the [CHIPS Alliance](https://chipsalliance.org/) umbrella. It includes things like:

- A **SystemVerilog linter** (verible-verilog-lint)
- A **formatter** (verible-verilog-format)
- Parsers and analysis tools for SystemVerilog code.

**Resources** to learn more about Verible:

- **GitHub**: [https://github.com/chipsalliance/verible](https://github.com/chipsalliance/verible)
- The README and wiki pages there show how to use the linter and formatter.