Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: FPGADevice.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGADevice.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGADevice"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : FPGADevice
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Temp/MIPS-Parts.V" in library work
Module <DMemory_IO> compiled
Module <RegFile> compiled
Module <ALU> compiled
Module <MUX2_3bit> compiled
Module <MUX3_3bit> compiled
Module <MUX2> compiled
Module <MUX_PC> compiled
Module <MUX3> compiled
Module <MUX4> compiled
Compiling verilog file "../Temp/Control.V" in library work
Module <SignExt> compiled
Module <ALUControl> compiled
Compiling verilog file "new_control.v" in library work
Module <Control> compiled
Compiling verilog file "hazard_ctrl.v" in library work
Module <new_control> compiled
Compiling verilog file "../Temp/PMIPSL0.V" in library work
Module <hazard_ctrl> compiled
Compiling verilog file "../Temp/IM3.V" in library work
Module <PMIPSL1> compiled
Compiling verilog file "../Temp/SubProject3FPGA.V" in library work
Module <IM3> compiled
Module <FPGADevice> compiled
No errors in compilation
Analysis of file <"FPGADevice.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGADevice> in library <work>.

Analyzing hierarchy for module <PMIPSL1> in library <work>.

Analyzing hierarchy for module <IM3> in library <work>.

Analyzing hierarchy for module <DMemory_IO> in library <work>.

Analyzing hierarchy for module <MUX_PC> in library <work>.

Analyzing hierarchy for module <RegFile> in library <work>.

Analyzing hierarchy for module <hazard_ctrl> in library <work>.

Analyzing hierarchy for module <new_control> in library <work>.

Analyzing hierarchy for module <MUX3_3bit> in library <work>.

Analyzing hierarchy for module <MUX2> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.

Analyzing hierarchy for module <MUX3> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGADevice>.
Module <FPGADevice> is correct for synthesis.
 
Analyzing module <PMIPSL1> in library <work>.
Module <PMIPSL1> is correct for synthesis.
 
Analyzing module <MUX_PC> in library <work>.
Module <MUX_PC> is correct for synthesis.
 
Analyzing module <RegFile> in library <work>.
WARNING:Xst:905 - "../Temp/MIPS-Parts.V" line 160: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regcell>
WARNING:Xst:905 - "../Temp/MIPS-Parts.V" line 165: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regcell>
Module <RegFile> is correct for synthesis.
 
Analyzing module <hazard_ctrl> in library <work>.
WARNING:Xst:905 - "hazard_ctrl.v" line 91: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PCSrc>
Module <hazard_ctrl> is correct for synthesis.
 
Analyzing module <new_control> in library <work>.
WARNING:Xst:905 - "new_control.v" line 40: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Instr>
Module <new_control> is correct for synthesis.
 
Analyzing module <MUX3_3bit> in library <work>.
Module <MUX3_3bit> is correct for synthesis.
 
Analyzing module <MUX2> in library <work>.
Module <MUX2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <MUX3> in library <work>.
Module <MUX3> is correct for synthesis.
 
Analyzing module <IM3> in library <work>.
Module <IM3> is correct for synthesis.
 
Analyzing module <DMemory_IO> in library <work>.
Module <DMemory_IO> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Predict> in unit <hazard_ctrl> has a constant value of 000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <IM3>.
    Related source file is "../Temp/IM3.V".
WARNING:Xst:647 - Input <iaddr<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iaddr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <IM3> synthesized.


Synthesizing Unit <DMemory_IO>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 64x16-bit single-port RAM <Mram_memcell> for signal <memcell>.
    Found 7-bit register for signal <n_io_display>.
    Found 7-bit register for signal <io_display>.
    Found 16-bit comparator greatequal for signal <rdata$cmp_ge0000> created at line 103.
    Found 16-bit comparator lessequal for signal <rdata$cmp_le0000> created at line 103.
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DMemory_IO> synthesized.


Synthesizing Unit <MUX_PC>.
    Related source file is "../Temp/MIPS-Parts.V".
Unit <MUX_PC> synthesized.


Synthesizing Unit <RegFile>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 8x16-bit dual-port RAM <Mram_regcell> for signal <regcell>.
    Found 8x16-bit dual-port RAM <Mram_regcell_ren> for signal <regcell>.
    Summary:
	inferred   2 RAM(s).
Unit <RegFile> synthesized.


Synthesizing Unit <hazard_ctrl>.
    Related source file is "hazard_ctrl.v".
WARNING:Xst:647 - Input <negclock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDEX<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDEX<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <debug1> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug2> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug3> is never assigned. Tied to value 000.
WARNING:Xst:1305 - Output <debug4> is never assigned. Tied to value 000.
WARNING:Xst:647 - Input <IFID<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXMEM<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EXMEM<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <Predict>.
    Found 3-bit comparator equal for signal <StallCode$cmp_eq0002> created at line 169.
    Found 3-bit comparator equal for signal <StallCode$cmp_eq0003> created at line 169.
    Found 3-bit comparator equal for signal <StallCode$cmp_eq0004> created at line 144.
    Found 3-bit comparator equal for signal <StallCode$cmp_eq0005> created at line 144.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hazard_ctrl> synthesized.


Synthesizing Unit <new_control>.
    Related source file is "new_control.v".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <new_control> synthesized.


Synthesizing Unit <MUX3_3bit>.
    Related source file is "../Temp/MIPS-Parts.V".
WARNING:Xst:647 - Input <indata2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 3-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <MUX3_3bit> synthesized.


Synthesizing Unit <MUX2>.
    Related source file is "../Temp/MIPS-Parts.V".
Unit <MUX2> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../Temp/MIPS-Parts.V".
    Found 16-bit adder for signal <result$addsub0000> created at line 202.
    Found 16-bit subtractor for signal <result$sub0001> created at line 204.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "../Temp/Control.V".
    Found 3-bit 4-to-1 multiplexer for signal <ALUSelect>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUControl> synthesized.


Synthesizing Unit <MUX3>.
    Related source file is "../Temp/MIPS-Parts.V".
WARNING:Xst:737 - Found 16-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 16-bit 3-to-1 multiplexer for signal <result$mux0000>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <MUX3> synthesized.


Synthesizing Unit <PMIPSL1>.
    Related source file is "../Temp/PMIPSL0.V".
WARNING:Xst:646 - Signal <test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sign_ext<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ori> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <NEXTPC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEMWBWriteAddr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MEMWBWrite> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEMWBRegDst<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <IFIDConst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EXWriteAddr> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <EXMEMBranchAddr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <delayed_addr>.
    Found 16-bit adder for signal <EXBranchAddr>.
    Found 16-bit register for signal <EXMEMALUOut>.
    Found 1-bit register for signal <EXMEMALUZero>.
    Found 1-bit register for signal <EXMEMBranch>.
    Found 16-bit register for signal <EXMEMInstr>.
    Found 1-bit register for signal <EXMEMMemRead>.
    Found 2-bit register for signal <EXMEMMemtoReg>.
    Found 1-bit register for signal <EXMEMMemWrite>.
    Found 16-bit register for signal <EXMEMPCPlus2>.
    Found 2-bit register for signal <EXMEMRegDst>.
    Found 3-bit register for signal <EXMEMRegfield2>.
    Found 3-bit register for signal <EXMEMRegfield3>.
    Found 16-bit register for signal <EXMEMRegRead2>.
    Found 1-bit register for signal <EXMEMRegWrite>.
    Found 2-bit register for signal <IDEXALUOp>.
    Found 1-bit register for signal <IDEXALUSrc>.
    Found 1-bit register for signal <IDEXBranch>.
    Found 16-bit register for signal <IDEXInstr>.
    Found 1-bit register for signal <IDEXMemRead>.
    Found 2-bit register for signal <IDEXMemtoReg>.
    Found 1-bit register for signal <IDEXMemWrite>.
    Found 16-bit register for signal <IDEXPCPlus2>.
    Found 2-bit register for signal <IDEXRegDst>.
    Found 3-bit register for signal <IDEXRegfield2>.
    Found 3-bit register for signal <IDEXRegfield3>.
    Found 16-bit register for signal <IDEXRegRead1>.
    Found 16-bit register for signal <IDEXRegRead2>.
    Found 1-bit register for signal <IDEXRegWrite>.
    Found 16-bit register for signal <IDEXSignExtend>.
    Found 16-bit register for signal <IFIDInstr>.
    Found 16-bit register for signal <IFIDPCPlus2>.
    Found 16-bit register for signal <MEMWBALUOut>.
    Found 16-bit register for signal <MEMWBMemReadData>.
    Found 2-bit register for signal <MEMWBMemtoReg>.
    Found 16-bit register for signal <MEMWBPCPlus2>.
    Found 2-bit register for signal <MEMWBRegDst>.
    Found 3-bit register for signal <MEMWBRegfield2>.
    Found 3-bit register for signal <MEMWBRegfield3>.
    Found 1-bit register for signal <MEMWBRegWrite>.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PCPlus2>.
    Summary:
	inferred 299 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <PMIPSL1> synthesized.


Synthesizing Unit <FPGADevice>.
    Related source file is "../Temp/SubProject3FPGA.V".
WARNING:Xst:646 - Signal <aluresult> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aluout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <FPGADevice> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 64x16-bit single-port RAM                             : 1
 8x16-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 43
 1-bit register                                        : 11
 16-bit register                                       : 16
 2-bit register                                        : 7
 3-bit register                                        : 7
 7-bit register                                        : 2
# Latches                                              : 2
 16-bit latch                                          : 1
 3-bit latch                                           : 1
# Comparators                                          : 6
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 4
# Multiplexers                                         : 2
 16-bit 3-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <IDEXInstr_9> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_2> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_7> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_0> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_5> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield3_1> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_4> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield3_0> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_8> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield2_1> 
INFO:Xst:2261 - The FF/Latch <IDEXInstr_6> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <IDEXRegfield3_2> 
INFO:Xst:2261 - The FF/Latch <IDEXSignExtend_6> in Unit <comp> is equivalent to the following 9 FFs/Latches, which will be removed : <IDEXSignExtend_7> <IDEXSignExtend_8> <IDEXSignExtend_9> <IDEXSignExtend_10> <IDEXSignExtend_11> <IDEXSignExtend_12> <IDEXSignExtend_13> <IDEXSignExtend_14> <IDEXSignExtend_15> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_8> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield2_1> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_7> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield2_0> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_9> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield2_2> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_5> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield3_1> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_4> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield3_0> 
INFO:Xst:2261 - The FF/Latch <EXMEMInstr_6> in Unit <comp> is equivalent to the following FF/Latch, which will be removed : <EXMEMRegfield3_2> 
WARNING:Xst:1710 - FF/Latch <IDEXMemtoReg_1> (without init value) has a constant value of 0 in block <comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXMEMMemtoReg_1> (without init value) has a constant value of 0 in block <comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MEMWBMemtoReg_1> (without init value) has a constant value of 0 in block <comp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <IDEXRegDst_1> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_10> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_11> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_12> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_13> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_14> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <IDEXInstr_15> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMRegDst_1> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_0> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_1> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_2> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_3> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_10> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_11> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_12> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_13> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_14> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <EXMEMInstr_15> of sequential type is unconnected in block <comp>.
WARNING:Xst:2677 - Node <MEMWBRegDst_1> of sequential type is unconnected in block <comp>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <8>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <9>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <10>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <11>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <12>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <13>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <14>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <15>.

Synthesizing (advanced) Unit <FPGADevice>.
INFO:Xst:3225 - The RAM <datamemdevice/Mram_memcell> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <datamemdevice/_and0000> | high     |
    |     addrA          | connected to signal <dmemaddr>      |          |
    |     diA            | connected to signal <dmemwdata>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 16-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <comp/aluout1>  |          |
    |     doB            | connected to signal <datamemdevice/mem_rdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FPGADevice> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3231 - The small RAM <Mram_regcell> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <raddr1>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_regcell_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <write>         | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <raddr2>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).
WARNING:Xst:2677 - Node <comp/IDEXRegDst_1> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/EXMEMRegDst_1> of sequential type is unconnected in block <FPGADevice>.
WARNING:Xst:2677 - Node <comp/MEMWBRegDst_1> of sequential type is unconnected in block <FPGADevice>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 64x16-bit dual-port block RAM                         : 1
 8x16-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
# Registers                                            : 297
 Flip-Flops                                            : 297
# Latches                                              : 2
 16-bit latch                                          : 1
 3-bit latch                                           : 1
# Comparators                                          : 6
 16-bit comparator greatequal                          : 1
 16-bit comparator lessequal                           : 1
 3-bit comparator equal                                : 4
# Multiplexers                                         : 2
 16-bit 3-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <hazard_ctrl> on signal <Predict<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FD instance <comp/hzc/Predict_2>
   Signal <comp/hzc/Predict<2>> in Unit <hazard_ctrl> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <hazard_ctrl> on signal <Predict<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FD instance <comp/hzc/Predict_1>
   Signal <comp/hzc/Predict<1>> in Unit <hazard_ctrl> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <hazard_ctrl> on signal <Predict<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FD instance <comp/hzc/Predict_0>
   Signal <comp/hzc/Predict<0>> in Unit <hazard_ctrl> is assigned to GND


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.65 secs
 
--> 

Total memory usage is 248404 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :   19 (   0 filtered)

