Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sat Oct 31 16:17:22 2015
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCOPE_TOP_control_sets_placed.rpt
| Design       : SCOPE_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    21 |
| Minimum Number of register sites lost to control set restrictions |    68 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10296 |         2367 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           57 |
| Yes          | No                    | No                     |           10349 |         3429 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------+------------------------------------+------------------+----------------+
|            Clock Signal            |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+--------------------------------------+------------------------------------+------------------+----------------+
|  FSM1/nextState_reg[1]_i_2_n_0     |                                      |                                    |                1 |              2 |
|  PIXEL_CLOCK_GENERATOR/U0/clk_out1 |                                      |                                    |                4 |              4 |
|  PIXEL_CLOCK_GENERATOR/U0/clk_out1 |                                      | VGA_CONTROLLER/VGA_GREEN_reg[3]_0  |                3 |              4 |
|  CLK_IBUF_BUFG                     | SAMPLER/XLXI_7/E[0]                  |                                    |                3 |              8 |
|  CLK_SUBSAMPLE_BUFG                | SAMPLER/E[0]                         |                                    |                8 |              8 |
|  CLK_IBUF_BUFG                     | BTND_DEBOUNCER/E[0]                  |                                    |                3 |              9 |
|  PIXEL_CLOCK_GENERATOR/U0/clk_out1 | VGA_CONTROLLER/eqOp2_in              | VGA_CONTROLLER/v_cntr_reg0         |                3 |             12 |
|  CLK_IBUF_BUFG                     | BTNC_DEBOUNCER/target3xPos_reg[0][0] |                                    |                7 |             20 |
|  CLK_IBUF_BUFG                     | BTNC_DEBOUNCER/target2xPos_reg[0][0] |                                    |                7 |             20 |
|  CLK_IBUF_BUFG                     | BTNC_DEBOUNCER/target1yPos_reg[7][0] |                                    |                6 |             20 |
|  CLK_IBUF_BUFG                     | BTNC_DEBOUNCER/E[0]                  |                                    |                6 |             20 |
|  CLK_IBUF_BUFG                     | sw3_IBUF                             |                                    |                5 |             20 |
|  CLK_IBUF_BUFG                     |                                      | BTND_DEBOUNCER/COUNT[0]_i_1__0_n_0 |                6 |             23 |
|  CLK_IBUF_BUFG                     |                                      | BTNU_DEBOUNCER/COUNT[0]_i_1__1_n_0 |                6 |             23 |
|  CLK_IBUF_BUFG                     |                                      | BTNR_DEBOUNCER/COUNT[0]_i_1__2_n_0 |                7 |             27 |
|  CLK_IBUF_BUFG                     |                                      | BTNL_DEBOUNCER/COUNT[0]_i_1__3_n_0 |                7 |             27 |
|  CLK_IBUF_BUFG                     |                                      | BTNC_DEBOUNCER/COUNT[0]_i_1_n_0    |                7 |             27 |
|  PIXEL_CLOCK_GENERATOR/U0/clk_out1 |                                      | VGA_CONTROLLER/eqOp2_in            |               21 |             32 |
|  CLK_IBUF_BUFG                     |                                      |                                    |               19 |             58 |
|  CLK_SUBSAMPLE_BUFG                | SAMPLER/DISPLAY_MEM_reg[2][0][0]     |                                    |             3384 |          10224 |
|  CLK_SUBSAMPLE_BUFG                |                                      |                                    |             2343 |          10232 |
+------------------------------------+--------------------------------------+------------------------------------+------------------+----------------+


