Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jun 21 03:47:27 2024
| Host         : DESKTOP-5U57I87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                 8350        0.034        0.000                      0                 8350        1.845        0.000                       0                  6821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
adc_clk                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                     {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
rx_clk                         {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           0.366        0.000                      0                 8334        0.034        0.000                      0                 8334        2.000        0.000                       0                  6814  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.143        0.000                      0                   16        0.512        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 3.314ns (44.837%)  route 4.077ns (55.163%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.659     2.967    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           1.052     4.475    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX[2]
    SLICE_X23Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.599 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.599    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/A[2]
    SLICE_X23Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.131 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.131    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.245 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.245    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.359 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.359    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.473 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.473    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.587 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.587    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.900 f  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.555     6.455    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     6.761 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     6.761    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=23, routed)          0.000     7.293    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[2].C_MUX.CARRY_MUX_0[0]
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=26, routed)          1.230     8.637    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/D[0]
    SLICE_X21Y91         LUT3 (Prop_lut3_I1_O)        0.149     8.786 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__5/O
                         net (fo=3, routed)           0.582     9.368    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/norm_dist_skew[0]
    SLICE_X23Y93         LUT6 (Prop_lut6_I2_O)        0.332     9.700 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=2, routed)           0.658    10.358    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]_1[1]
    SLICE_X25Y95         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.485    10.677    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X25Y95         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X25Y95         FDRE (Setup_fdre_C_D)       -0.058    10.724    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.724    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/transformation/output_32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 3.148ns (42.084%)  route 4.332ns (57.916%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 10.672 - 8.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.658     2.966    system_i/top_level_0/U0/modulacion/transformation/clock1
    SLICE_X27Y87         FDRE                                         r  system_i/top_level_0/U0/modulacion/transformation/output_32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.456     3.422 f  system_i/top_level_0/U0/modulacion/transformation/output_32_reg[16]/Q
                         net (fo=5, routed)           0.900     4.322    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_a_tdata[16]
    SLICE_X24Y87         LUT2 (Prop_lut2_I0_O)        0.124     4.446 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.446    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[8].lut_op_reg
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.959 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.959    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.076 f  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=52, routed)          1.120     6.196    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRY_OUT
    SLICE_X25Y86         LUT4 (Prop_lut4_I3_O)        0.150     6.346 f  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_3/O
                         net (fo=6, routed)           1.079     7.425    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ALIGN_BLK/sml_shift_mux__23[18]
    SLICE_X26Y87         LUT4 (Prop_lut4_I1_O)        0.326     7.751 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     7.751    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[4]
    SLICE_X26Y87         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.208 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.813     9.022    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/CARRYS_OUT[5]
    SLICE_X22Y86         LUT2 (Prop_lut2_I1_O)        0.324     9.346 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.420     9.765    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/zero_det_unreg[1]05_out
    SLICE_X25Y85         LUT5 (Prop_lut5_I0_O)        0.332    10.097 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000    10.097    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_5[1]
    SLICE_X25Y85         MUXF7 (Prop_muxf7_I1_O)      0.245    10.342 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000    10.342    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_0
    SLICE_X25Y85         MUXF8 (Prop_muxf8_I0_O)      0.104    10.446 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.000    10.446    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/zero_det_unreg[2]_0[0]
    SLICE_X25Y85         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.480    10.672    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/aclk
    SLICE_X25Y85         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.230    10.902    
                         clock uncertainty           -0.125    10.777    
    SLICE_X25Y85         FDRE (Setup_fdre_C_D)        0.064    10.841    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.467ns  (logic 3.633ns (48.657%)  route 3.834ns (51.343%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 10.664 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.653     2.961    system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X24Y64         FDRE                                         r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=7, routed)           1.078     4.557    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.681 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     4.681    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.213 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.213    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.327 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=28, routed)          1.090     6.418    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/b_largest
    SLICE_X26Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.542 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=1, routed)           0.416     6.957    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.081 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     7.081    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6_0[0]
    SLICE_X26Y72         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     7.445 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.492     7.938    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X26Y73         LUT5 (Prop_lut5_I4_O)        0.373     8.311 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7/O
                         net (fo=1, routed)           0.444     8.755    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2/O
                         net (fo=2, routed)           0.312     9.192    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2_n_0
    SLICE_X27Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.316 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000     9.316    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[0]_1
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.866 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.866    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.980    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRY_IN
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.094    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.428 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.428    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/D[5]
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.472    10.664    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.230    10.894    
                         clock uncertainty           -0.125    10.769    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062    10.831    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.447ns  (logic 3.921ns (52.652%)  route 3.526ns (47.348%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 10.669 - 8.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.642     2.950    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.406 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=6, routed)           0.802     4.208    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/first_q[7]
    SLICE_X27Y75         LUT4 (Prop_lut4_I1_O)        0.124     4.332 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__7/O
                         net (fo=1, routed)           0.000     4.332    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     4.696 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=18, routed)          0.606     5.301    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/c_int[0]
    SLICE_X28Y75         MUXF7 (Prop_muxf7_S_O)       0.563     5.864 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     5.864    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/NORM/LZE/ENCODE[0].MUX_0/op_a__1[0]
    SLICE_X28Y75         MUXF8 (Prop_muxf8_I0_O)      0.098     5.962 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_3/O
                         net (fo=21, routed)          0.878     6.840    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_5
    SLICE_X30Y75         LUT2 (Prop_lut2_I1_O)        0.345     7.185 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_4/O
                         net (fo=2, routed)           0.301     7.486    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[1]_i_3_0
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.328     7.814 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5__0/O
                         net (fo=2, routed)           0.323     8.137    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5__0_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.000     8.261    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/A[0]
    SLICE_X26Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.793 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.793    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_2.RND_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.907    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.021    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X26Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.135 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.135    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X26Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.357 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/LOGIC.RND2/CHAIN_GEN[5].Q_XOR.SUM_XOR_CARRY4/O[0]
                         net (fo=4, routed)           0.193     9.550    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][1]
    SLICE_X26Y79         LUT6 (Prop_lut6_I0_O)        0.299     9.849 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_3/O
                         net (fo=2, routed)           0.424    10.273    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/OP/carry_in
    SLICE_X27Y78         LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, routed)           0.000    10.397    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/D[4]
    SLICE_X27Y78         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.477    10.669    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X27Y78         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.230    10.899    
                         clock uncertainty           -0.125    10.774    
    SLICE_X27Y78         FDRE (Setup_fdre_C_D)        0.031    10.805    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.397    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 3.314ns (45.178%)  route 4.021ns (54.822%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.659     2.967    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X29Y87         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.456     3.423 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           1.052     4.475    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX[2]
    SLICE_X23Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.599 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     4.599    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/A[2]
    SLICE_X23Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.131 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.131    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.245 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.245    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.359 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.359    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.473 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.473    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.587 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.587    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.900 f  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=2, routed)           0.555     6.455    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[9]
    SLICE_X25Y91         LUT2 (Prop_lut2_I1_O)        0.306     6.761 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.000     6.761    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X25Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.293 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=23, routed)          0.000     7.293    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[2].C_MUX.CARRY_MUX_0[0]
    SLICE_X25Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=26, routed)          1.230     8.637    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/D[0]
    SLICE_X21Y91         LUT3 (Prop_lut3_I1_O)        0.149     8.786 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_1__5/O
                         net (fo=3, routed)           0.582     9.368    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/norm_dist_skew[0]
    SLICE_X23Y93         LUT6 (Prop_lut6_I2_O)        0.332     9.700 r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=2, routed)           0.603    10.302    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]_1[1]
    SLICE_X23Y93         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.485    10.677    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X23Y93         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.230    10.907    
                         clock uncertainty           -0.125    10.782    
    SLICE_X23Y93         FDRE (Setup_fdre_C_D)       -0.061    10.721    system_i/top_level_0/U0/cuantizador_1/restar/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 3.612ns (48.512%)  route 3.834ns (51.488%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 10.664 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.653     2.961    system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X24Y64         FDRE                                         r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=7, routed)           1.078     4.557    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.681 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     4.681    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.213 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.213    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.327 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=28, routed)          1.090     6.418    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/b_largest
    SLICE_X26Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.542 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=1, routed)           0.416     6.957    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.081 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     7.081    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6_0[0]
    SLICE_X26Y72         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     7.445 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.492     7.938    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X26Y73         LUT5 (Prop_lut5_I4_O)        0.373     8.311 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7/O
                         net (fo=1, routed)           0.444     8.755    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2/O
                         net (fo=2, routed)           0.312     9.192    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2_n_0
    SLICE_X27Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.316 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000     9.316    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[0]_1
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.866 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.866    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.980    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRY_IN
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.094    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.407 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.407    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/D[7]
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.472    10.664    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.230    10.894    
                         clock uncertainty           -0.125    10.769    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062    10.831    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 3.063ns (41.457%)  route 4.325ns (58.543%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 10.673 - 8.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.652     2.960    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/aclk
    SLICE_X35Y81         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=37, routed)          1.162     4.541    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/carry[0]
    SLICE_X34Y88         LUT5 (Prop_lut5_I2_O)        0.321     4.862 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_14/O
                         net (fo=30, routed)          0.735     5.596    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix_n_38
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.328     5.924 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_10/O
                         net (fo=1, routed)           0.000     5.924    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/S[1]
    SLICE_X32Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.457 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.457    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.794 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[6]_i_1/O[1]
                         net (fo=16, routed)          1.051     7.846    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/split_output_i[5]
    SLICE_X30Y84         LUT4 (Prop_lut4_I0_O)        0.332     8.178 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=11, routed)          1.037     9.215    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/opt_has_pipe.first_q_reg[10]_i_1
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.328     9.543 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__11/O
                         net (fo=1, routed)           0.340     9.883    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/msb_encode[2]_32
    SLICE_X29Y82         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.348 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    10.348    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/O
    SLICE_X29Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.481    10.673    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/aclk
    SLICE_X29Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.230    10.903    
                         clock uncertainty           -0.125    10.778    
    SLICE_X29Y82         FDRE (Setup_fdre_C_D)        0.046    10.824    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.824    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 2.919ns (39.552%)  route 4.461ns (60.448%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.663     2.971    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X17Y55         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.419     3.390 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=44, routed)          1.109     4.499    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0
    SLICE_X17Y55         LUT5 (Prop_lut5_I3_O)        0.327     4.826 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_14/O
                         net (fo=30, routed)          0.928     5.755    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix_n_38
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.332     6.087 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_8/O
                         net (fo=1, routed)           0.000     6.087    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/S[3]
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.463 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.463    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.800 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[6]_i_1/O[1]
                         net (fo=16, routed)          0.960     7.760    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/split_output_i[5]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.331     8.091 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=11, routed)          0.894     8.985    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/opt_has_pipe.first_q_reg[10]_i_1
    SLICE_X15Y50         LUT6 (Prop_lut6_I0_O)        0.332     9.317 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__11/O
                         net (fo=1, routed)           0.569     9.886    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/msb_encode[2]_32
    SLICE_X15Y50         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    10.351 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    10.351    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/O
    SLICE_X15Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.492    10.684    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/aclk
    SLICE_X15Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.230    10.914    
                         clock uncertainty           -0.125    10.789    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.046    10.835    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[4].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 2.750ns (37.449%)  route 4.593ns (62.551%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.742     3.050    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/aclk
    SLICE_X41Y57         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.456     3.506 f  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=37, routed)          0.981     4.487    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/op_state_pcntrl[0]
    SLICE_X39Y62         LUT4 (Prop_lut4_I3_O)        0.124     4.611 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_12/O
                         net (fo=30, routed)          0.814     5.425    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay_n_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_10/O
                         net (fo=1, routed)           0.000     5.549    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/S[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.099 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.099    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/CHAIN_GEN[4].C_MUX.CARRY_MUX_i_2_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.213 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.213    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[6]_i_1_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.448 f  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/OP_STATE_P1_REG/i_pipe/opt_has_pipe.first_q_reg[10]_i_1/O[0]
                         net (fo=14, routed)          1.112     7.560    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/split_output_i[8]
    SLICE_X40Y55         LUT4 (Prop_lut4_I3_O)        0.327     7.887 f  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[2].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=11, routed)          1.348     9.235    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[1].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.332     9.567 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[1].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__10/O
                         net (fo=1, routed)           0.338     9.905    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[1].i_msb_select/msb_encode[1]_30
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    10.393 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[1].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000    10.393    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/O
    SLICE_X32Y53         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.490    10.682    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/aclk
    SLICE_X32Y53         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X32Y53         FDRE (Setup_fdre_C_D)        0.094    10.881    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[3].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 3.538ns (47.995%)  route 3.834ns (52.005%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 10.664 - 8.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.653     2.961    system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X24Y64         FDRE                                         r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  system_i/top_level_0/U0/modulacion/product_seno/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=7, routed)           1.078     4.557    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/s_axis_b_tdata[1]
    SLICE_X25Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.681 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.000     4.681    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/ADD_MANT_GEN[0].lut_op_reg
    SLICE_X25Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.213 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.213    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X25Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.327 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=28, routed)          1.090     6.418    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/b_largest
    SLICE_X26Y71         LUT3 (Prop_lut3_I1_O)        0.124     6.542 f  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0/O
                         net (fo=1, routed)           0.416     6.957    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__0_n_0
    SLICE_X26Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.081 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     7.081    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/STRUCT_ADD1.CARRY_MUX2_i_6_0[0]
    SLICE_X26Y72         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     7.445 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.492     7.938    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CARRYS_OUT[0]
    SLICE_X26Y73         LUT5 (Prop_lut5_I4_O)        0.373     8.311 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7/O
                         net (fo=1, routed)           0.444     8.755    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_7_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.879 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2/O
                         net (fo=2, routed)           0.312     9.192    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_2_n_0
    SLICE_X27Y71         LUT6 (Prop_lut6_I0_O)        0.124     9.316 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/STRUCT_ADD1.CARRY_MUX2_i_1/O
                         net (fo=1, routed)           0.000     9.316    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[0]_1
    SLICE_X27Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.866 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.866    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.980 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.980    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CARRY_IN
    SLICE_X27Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.094 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.094    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_0
    SLICE_X27Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.333 r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.333    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/D[6]
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.472    10.664    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X27Y74         FDRE                                         r  system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism              0.230    10.894    
                         clock uncertainty           -0.125    10.769    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)        0.062    10.831    system_i/top_level_0/U0/modulacion/resultado_sdr/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         10.831    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.856%)  route 0.231ns (62.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.560     0.901    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X25Y46         FDSE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDSE (Prop_fdse_C_Q)         0.141     1.042 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila3/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.231     1.273    system_i/top_level_0/U0/modulacion/interpolador_p/RI3_tdata[8]
    SLICE_X25Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.828     1.198    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X25Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI3_reg[8]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X25Y51         FDRE (Hold_fdre_C_D)         0.070     1.239    system_i/top_level_0/U0/modulacion/interpolador_p/RI3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.651%)  route 0.233ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.562     0.903    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X29Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.233     1.277    system_i/top_level_0/U0/modulacion/interpolador_p/RI5_tdata[14]
    SLICE_X29Y45         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X29Y45         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[14]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X29Y45         FDRE (Hold_fdre_C_D)         0.066     1.238    system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.040%)  route 0.240ns (62.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.562     0.903    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X27Y50         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.240     1.283    system_i/top_level_0/U0/modulacion/interpolador_p/RI5_tdata[11]
    SLICE_X26Y45         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X26Y45         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[11]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X26Y45         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/top_level_0/U0/modulacion/interpolador_p/RI5_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.560%)  route 0.234ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.560     0.901    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y59         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=3, routed)           0.234     1.276    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/s_axis_a_tdata[8]
    SLICE_X23Y57         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.826     1.196    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X23Y57         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y57         FDRE (Hold_fdre_C_D)         0.070     1.232    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.576%)  route 0.234ns (62.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.560     0.901    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X19Y59         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/product_imag/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[7]/Q
                         net (fo=3, routed)           0.234     1.276    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/s_axis_a_tdata[7]
    SLICE_X23Y57         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.826     1.196    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X23Y57         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X23Y57         FDRE (Hold_fdre_C_D)         0.066     1.228    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[5].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.265ns (59.730%)  route 0.179ns (40.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.586     0.927    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[5].i_encode_out_msb/aclk
    SLICE_X2Y48          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[5].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.g_encode_out_msb[5].i_encode_out_msb/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.179     1.246    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[3].i_msb_select/lopt_2
    SLICE_X0Y50          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.124     1.370 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_lsb_detect/g_msb_select[3].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.370    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/lsb_det_array[2]_14[5]
    SLICE_X0Y50          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.851     1.221    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.129     1.321    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/g_accum_split[3].g_lsb_and_msb_bit_detection_delay.i_lsb_det_array/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.352%)  route 0.247ns (63.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.555     0.896    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/aclk
    SLICE_X17Y82         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, routed)           0.247     1.283    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/CARRY_OUT
    SLICE_X22Y84         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.821     1.191    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/aclk
    SLICE_X22Y84         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y84         FDRE (Hold_fdre_C_D)         0.075     1.232    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_target_all_zeros/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.832%)  route 0.242ns (63.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.558     0.899    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/aclk
    SLICE_X22Y53         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=17, routed)          0.242     1.281    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[39]_0
    SLICE_X20Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.830     1.200    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X20Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[39]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.060     1.226    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/interpolador_p/RI0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.559     0.900    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/aclk
    SLICE_X18Y34         FDSE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDSE (Prop_fdse_C_Q)         0.141     1.041 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_result/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.251     1.291    system_i/top_level_0/U0/modulacion/interpolador_p/RI0_tdata[7]
    SLICE_X23Y40         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.827     1.197    system_i/top_level_0/U0/modulacion/interpolador_p/clock1
    SLICE_X23Y40         FDRE                                         r  system_i/top_level_0/U0/modulacion/interpolador_p/RI0_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.070     1.233    system_i/top_level_0/U0/modulacion/interpolador_p/RI0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.073%)  route 0.261ns (64.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.559     0.900    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/aclk
    SLICE_X22Y52         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/g_accum_split[2].g_accum/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=18, routed)          0.261     1.302    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[35]_0
    SLICE_X18Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.831     1.201    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/aclk
    SLICE_X18Y51         FDRE                                         r  system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[35]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y51         FDRE (Hold_fdre_C_D)         0.075     1.242    system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_normalize_ip/i_pipe/opt_has_pipe.first_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86     system_i/use_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70     system_i/use_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69     system_i/use_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91     system_i/use_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92     system_i/use_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85     system_i/use_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82     system_i/use_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81     system_i/use_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80     system_i/use_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y61     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y49     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y97     system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.ys.signDel/needDelay.lastDelay.delaylast/sdel/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y97     system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.ys.signDel/needDelay.lastDelay.delaylast/sdel/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X28Y55     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X28Y55     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila1/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y35     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y35     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y60     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_rst_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y57     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_special_case/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y57     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila0/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_valid_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X34Y60     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila5/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_special_case/MANT_LUTS.CHUNK_IS_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y70      system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y44     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X16Y43     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila2/acumulador_imag/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         4.000       3.020      SLICE_X20Y83     system_i/top_level_0/U0/modulacion/ofdm_modulador/fila4/acumulador_real/U0/i_synth/ACCUM_OP.OP/i_accum_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/use_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/use_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.773ns (34.137%)  route 1.491ns (65.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          1.326     5.315    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X39Y99         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.566    10.758    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X39Y99         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg/C
                         clock pessimism              0.230    10.988    
                         clock uncertainty           -0.125    10.863    
    SLICE_X39Y99         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    system_i/top_level_0/U0/cuantizador_1/cuantizador/deci_temp_reg
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.773ns (40.137%)  route 1.153ns (59.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.988     4.977    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y99         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y99         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y99         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.773ns (43.580%)  route 1.001ns (56.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.836     4.825    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.773ns (43.580%)  route 1.001ns (56.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.836     4.825    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X43Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X43Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X43Y98         FDCE (Recov_fdce_C_CLR)     -0.405    10.497    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.773ns (43.580%)  route 1.001ns (56.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.836     4.825    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.773ns (43.580%)  route 1.001ns (56.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.836     4.825    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.773ns (43.580%)  route 1.001ns (56.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.836     4.825    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y98         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.773ns (47.264%)  route 0.863ns (52.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.697     4.687    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.361    10.541    system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.773ns (47.264%)  route 0.863ns (52.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.697     4.687    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.773ns (47.264%)  route 0.863ns (52.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.743     3.051    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.165     3.694    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.295     3.989 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.697     4.687    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        1.567    10.759    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/C
                         clock pessimism              0.268    11.027    
                         clock uncertainty           -0.125    10.902    
    SLICE_X42Y97         FDCE (Recov_fdce_C_CLR)     -0.319    10.583    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.583    
                         arrival time                          -4.687    
  -------------------------------------------------------------------
                         slack                                  5.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.425%)  route 0.190ns (43.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.133     1.367    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.425%)  route 0.190ns (43.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.133     1.367    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y96         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.860     1.230    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y96         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X40Y96         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.246ns (49.706%)  route 0.249ns (50.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.192     1.426    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.246ns (49.706%)  route 0.249ns (50.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.192     1.426    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X41Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X41Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.272%)  route 0.253ns (50.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.196     1.430    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.272%)  route 0.253ns (50.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.196     1.430    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X40Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X40Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.246ns (36.580%)  route 0.427ns (63.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.369     1.603    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.246ns (36.580%)  route 0.427ns (63.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.369     1.603    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.246ns (36.580%)  route 0.427ns (63.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.369     1.603    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y97         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y97         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    system_i/top_level_0/U0/cuantizador_1/cuantizador/t_valid_bin_temp_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.246ns (33.942%)  route 0.479ns (66.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.590     0.931    system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X42Y96         FDRE                                         r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  system_i/top_level_0/U0/cuantizador_1/multiplicar/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]/Q
                         net (fo=1, routed)           0.057     1.136    system_i/top_level_0/U0/cuantizador_1/cuantizador/ieee_tvalid
    SLICE_X42Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.234 f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2/O
                         net (fo=16, routed)          0.422     1.655    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp[13]_i_2_n_0
    SLICE_X42Y98         FDCE                                         f  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6815, routed)        0.861     1.231    system_i/top_level_0/U0/cuantizador_1/cuantizador/clock
    SLICE_X42Y98         FDCE                                         r  system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]/C
                         clock pessimism             -0.283     0.948    
    SLICE_X42Y98         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    system_i/top_level_0/U0/cuantizador_1/cuantizador/binario_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.775    





