
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Feb  5 15:03:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
ERROR: [Project 1-686] The current project part 'xc7s100fgga676-2' does not match with the sub-design 'design_1.bd' part 'xc7a100tcsg324-1'. Please open this sub-design in original project and generate with matching parts before adding it to current netlist project.
CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/andre/MC_nexys_self/MC_nexys_self.srcs/sources_1/bd/design_1/design_1.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 15:03:11 2025...
