
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125835                       # Number of seconds simulated
sim_ticks                                125834652664                       # Number of ticks simulated
final_tick                               1267469988295                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72298                       # Simulator instruction rate (inst/s)
host_op_rate                                    94214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3969023                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891092                       # Number of bytes of host memory used
host_seconds                                 31704.19                       # Real time elapsed on the host
sim_insts                                  2292159946                       # Number of instructions simulated
sim_ops                                    2986990439                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2086784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1235456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3325824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       951168                       # Number of bytes written to this memory
system.physmem.bytes_written::total            951168                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9652                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25983                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7431                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7431                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16583540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9818090                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                26430112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28482                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7558872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7558872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7558872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16583540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9818090                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33988984                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151062009                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22316069                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19558108                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741594                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11061133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10778912                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553761                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54261                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117712334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124037666                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22316069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12332673                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25240524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5700755                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2065327                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13415662                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148967163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123726639     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272411      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327983      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946272      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566110      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3865850      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844984      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663689      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10753225      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148967163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147728                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.821104                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116758143                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3211473                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25028617                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25124                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3943798                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399026                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140007245                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3943798                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117229112                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1561037                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       789606                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24571254                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       872349                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139021291                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89790                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       536764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184629799                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630784644                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630784644                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35733588                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2721488                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23148072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82719                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999870                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137413184                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129082200                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104188                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22860135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49020872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148967163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866514                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477865                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95227237     63.92%     63.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21903820     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10988305      7.38%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7196366      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509458      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878545      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744802      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435737      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82893      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148967163                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324285     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138509     25.49%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80693     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101905868     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081770      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21626613     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458028      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129082200                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.854498                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543487                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004210                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407779234                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160293494                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126158219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129625687                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241020                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4218001                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138544                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3943798                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1033309                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52448                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137433046                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50003                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23148072                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491899                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877191                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127695307                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21292294                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386889                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25750097                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19668721                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4457803                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.845317                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126271391                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126158219                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72865240                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173013214                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.835142                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421154                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23822439                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746360                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145023365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783402                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659521                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102816873     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387126     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836346      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646999      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014102      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070407      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453783      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902199      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895530      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145023365                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895530                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280561863                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278811949                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2094846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.510620                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.510620                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.661980                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.661980                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590713934                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165748750                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146820294                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151062009                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25253029                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20478026                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157088                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9985280                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9676966                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2710553                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98870                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110084096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138145029                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25253029                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12387519                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30381266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7058375                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3153601                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12862744                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1692886                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148492810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118111544     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2131081      1.44%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3902223      2.63%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3551672      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2275949      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1828403      1.23%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1071645      0.72%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1126085      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14494208      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148492810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167170                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.914492                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108972819                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4614261                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29987293                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50967                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4867469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4366755                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6363                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167125673                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50425                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4867469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109859259                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1129912                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2237687                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29131274                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1267207                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165241805                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        237343                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233692753                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    769480217                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    769480217                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184629033                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49063720                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36356                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4559954                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15689561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7763258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88504                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1743958                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162096369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150452343                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169755                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28694551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63298084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148492810                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559900                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85509974     57.59%     57.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25891655     17.44%     75.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13619202      9.17%     84.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7900169      5.32%     89.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8733035      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3240339      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2874946      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       549654      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173836      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148492810                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         600092     68.47%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128170     14.62%     83.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148217     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126702804     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2127689      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18178      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13878364      9.22%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7725308      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150452343                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.995964                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             876479                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450443730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190827503                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147157203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151328822                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       290655                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3653734                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       138845                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4867469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         734050                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       111341                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162132726                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15689561                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7763258                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18178                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96418                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1193669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1214001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2407670                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147981657                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13327800                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2470686                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21052677                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21050990                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7724877                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.979609                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147291518                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147157203                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85852406                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241253056                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.974151                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355860                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107527903                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132398371                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29734868                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2177994                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143625341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89161311     62.08%     62.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25235844     17.57%     79.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12530990      8.72%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4255617      2.96%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5257186      3.66%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1833441      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1298965      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1071939      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2980048      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143625341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107527903                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132398371                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19660240                       # Number of memory references committed
system.switch_cpus1.commit.loads             12035827                       # Number of loads committed
system.switch_cpus1.commit.membars              18178                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19110514                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119280552                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2730773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2980048                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302778532                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329134152                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2569199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107527903                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132398371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107527903                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.404863                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.404863                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.711813                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.711813                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666287124                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205961157                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155730957                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36356                       # number of misc regfile writes
system.l2.replacements                          25986                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           350303                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34178                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.249371                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            95.783025                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.896650                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3575.579716                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.106851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2250.089586                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1173.161706                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1091.382467                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000354                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.436472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000379                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.274669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143208                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.133225                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33211                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32112                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65323                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17628                       # number of Writeback hits
system.l2.Writeback_hits::total                 17628                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32112                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65323                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33211                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32112                       # number of overall hits
system.l2.overall_hits::total                   65323                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16303                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9652                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25983                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9652                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25983                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16303                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9652                       # number of overall misses
system.l2.overall_misses::total                 25983                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2841633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3398911216                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2665914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2079474281                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5483893044                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2841633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3398911216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2665914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2079474281                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5483893044                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2841633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3398911216                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2665914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2079474281                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5483893044                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41764                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               91306                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17628                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17628                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41764                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                91306                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41764                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               91306                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.329260                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.231108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.284571                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.329260                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284571                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.329260                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284571                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 202973.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208483.789241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 215444.911003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 211056.962014                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 202973.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208483.789241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 215444.911003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 211056.962014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 202973.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208483.789241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 190422.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 215444.911003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 211056.962014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7431                       # number of writebacks
system.l2.writebacks::total                      7431                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9652                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25983                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25983                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25983                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2026168                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2448858935                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1517292034                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3970028304                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2026168                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2448858935                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1517292034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3970028304                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2026168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2448858935                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1851167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1517292034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3970028304                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.329260                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.284571                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.329260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284571                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.329260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284571                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 144726.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150209.098632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157199.754869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 152793.299619                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 144726.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150209.098632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 157199.754869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152793.299619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 144726.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150209.098632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 132226.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 157199.754869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152793.299619                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.983540                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013447759                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873286.060998                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.983540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866961                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13415645                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13415645                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13415645                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13415645                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13415645                       # number of overall hits
system.cpu0.icache.overall_hits::total       13415645                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3616608                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3616608                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3616608                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3616608                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3616608                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3616608                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13415662                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13415662                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13415662                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13415662                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13415662                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13415662                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212741.647059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212741.647059                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212741.647059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212741.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212741.647059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212741.647059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2958233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2958233                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2958233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2958233                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2958233                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2958233                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 211302.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 211302.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 211302.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 211302.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 211302.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 211302.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49514                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245042442                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49770                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.496926                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.643524                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.356476                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826733                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173267                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19259670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19259670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23593162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23593162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23593162                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23593162                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       188539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       188539                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       188539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        188539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       188539                       # number of overall misses
system.cpu0.dcache.overall_misses::total       188539                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24672279344                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24672279344                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24672279344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24672279344                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24672279344                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24672279344                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19448209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19448209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23781701                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23781701                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23781701                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23781701                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009694                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009694                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007928                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007928                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 130860.349021                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 130860.349021                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 130860.349021                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 130860.349021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 130860.349021                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 130860.349021                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8565                       # number of writebacks
system.cpu0.dcache.writebacks::total             8565                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       139025                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       139025                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139025                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139025                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139025                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49514                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49514                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49514                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49514                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49514                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5701898703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5701898703                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5701898703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5701898703                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5701898703                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5701898703                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 115157.303046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115157.303046                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 115157.303046                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115157.303046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 115157.303046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115157.303046                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997222                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097502413                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370415.578834                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997222                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12862729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12862729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12862729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12862729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12862729                       # number of overall hits
system.cpu1.icache.overall_hits::total       12862729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3091708                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3091708                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3091708                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3091708                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12862744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12862744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12862744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12862744                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12862744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12862744                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 206113.866667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 206113.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 206113.866667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2782114                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2782114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2782114                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198722.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198722.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41764                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182207068                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42020                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4336.198667                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.645787                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.354213                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908773                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091227                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10025638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10025638                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7588632                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7588632                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18178                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18178                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17614270                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17614270                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17614270                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17614270                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126392                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126392                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126392                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126392                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126392                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15572010496                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15572010496                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15572010496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15572010496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15572010496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15572010496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10152030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10152030                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7588632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7588632                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17740662                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17740662                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17740662                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17740662                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012450                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012450                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007124                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007124                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007124                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007124                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123204.083296                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123204.083296                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123204.083296                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123204.083296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123204.083296                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123204.083296                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9063                       # number of writebacks
system.cpu1.dcache.writebacks::total             9063                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84628                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84628                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84628                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84628                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84628                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41764                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41764                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41764                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41764                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4251411674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4251411674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4251411674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4251411674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4251411674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4251411674                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 101796.084523                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101796.084523                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 101796.084523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101796.084523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 101796.084523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101796.084523                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
