Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 26 10:58:43 2020
| Host         : DESKTOP-0MCSPLH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  trailing_LED_and_seven_segment/current_freq__0 | trailing_LED_and_seven_segment/segments[7]_i_1_n_0 |                                                    |                1 |              4 |
|  trailing_LED_and_seven_segment/current_freq__0 | trailing_LED_and_seven_segment/cycle[4]_i_1_n_0    |                                                    |                1 |             10 |
|  trailing_LED_and_seven_segment/current_freq__0 | trailing_LED_and_seven_segment/segments[7]_i_1_n_0 | trailing_LED_and_seven_segment/segments[5]_i_1_n_0 |                2 |             12 |
|  trailing_LED_and_seven_segment/current_freq__0 |                                                    |                                                    |                2 |             20 |
|  CLOCK_IBUF_BUFG                                |                                                    |                                                    |                7 |             56 |
+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+


