-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_C_0_AWVALID : OUT STD_LOGIC;
    m_axi_C_0_AWREADY : IN STD_LOGIC;
    m_axi_C_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WVALID : OUT STD_LOGIC;
    m_axi_C_0_WREADY : IN STD_LOGIC;
    m_axi_C_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_WLAST : OUT STD_LOGIC;
    m_axi_C_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARVALID : OUT STD_LOGIC;
    m_axi_C_0_ARREADY : IN STD_LOGIC;
    m_axi_C_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_C_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_C_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_C_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RVALID : IN STD_LOGIC;
    m_axi_C_0_RREADY : OUT STD_LOGIC;
    m_axi_C_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_C_0_RLAST : IN STD_LOGIC;
    m_axi_C_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_C_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BVALID : IN STD_LOGIC;
    m_axi_C_0_BREADY : OUT STD_LOGIC;
    m_axi_C_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_C_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_C_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln224 : IN STD_LOGIC_VECTOR (61 downto 0);
    A_internal_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_ce0 : OUT STD_LOGIC;
    A_internal_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_1_ce0 : OUT STD_LOGIC;
    A_internal_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_2_ce0 : OUT STD_LOGIC;
    A_internal_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_3_ce0 : OUT STD_LOGIC;
    A_internal_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_4_ce0 : OUT STD_LOGIC;
    A_internal_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_5_ce0 : OUT STD_LOGIC;
    A_internal_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_6_ce0 : OUT STD_LOGIC;
    A_internal_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_7_ce0 : OUT STD_LOGIC;
    A_internal_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_8_ce0 : OUT STD_LOGIC;
    A_internal_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_9_ce0 : OUT STD_LOGIC;
    A_internal_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_10_ce0 : OUT STD_LOGIC;
    A_internal_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_11_ce0 : OUT STD_LOGIC;
    A_internal_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_12_ce0 : OUT STD_LOGIC;
    A_internal_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_13_ce0 : OUT STD_LOGIC;
    A_internal_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_14_ce0 : OUT STD_LOGIC;
    A_internal_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_15_ce0 : OUT STD_LOGIC;
    A_internal_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_16_ce0 : OUT STD_LOGIC;
    A_internal_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_17_ce0 : OUT STD_LOGIC;
    A_internal_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_18_ce0 : OUT STD_LOGIC;
    A_internal_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_19_ce0 : OUT STD_LOGIC;
    A_internal_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_20_ce0 : OUT STD_LOGIC;
    A_internal_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_21_ce0 : OUT STD_LOGIC;
    A_internal_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_22_ce0 : OUT STD_LOGIC;
    A_internal_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_23_ce0 : OUT STD_LOGIC;
    A_internal_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_24_ce0 : OUT STD_LOGIC;
    A_internal_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_25_ce0 : OUT STD_LOGIC;
    A_internal_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_26_ce0 : OUT STD_LOGIC;
    A_internal_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_27_ce0 : OUT STD_LOGIC;
    A_internal_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_28_ce0 : OUT STD_LOGIC;
    A_internal_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_29_ce0 : OUT STD_LOGIC;
    A_internal_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_30_ce0 : OUT STD_LOGIC;
    A_internal_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_internal_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    A_internal_31_ce0 : OUT STD_LOGIC;
    A_internal_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_ce0 : OUT STD_LOGIC;
    col_sums_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_1_ce0 : OUT STD_LOGIC;
    col_sums_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_2_ce0 : OUT STD_LOGIC;
    col_sums_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_3_ce0 : OUT STD_LOGIC;
    col_sums_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_4_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_4_ce0 : OUT STD_LOGIC;
    col_sums_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_5_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_5_ce0 : OUT STD_LOGIC;
    col_sums_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_6_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_6_ce0 : OUT STD_LOGIC;
    col_sums_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_7_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_7_ce0 : OUT STD_LOGIC;
    col_sums_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_8_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_8_ce0 : OUT STD_LOGIC;
    col_sums_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_9_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_9_ce0 : OUT STD_LOGIC;
    col_sums_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_10_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_10_ce0 : OUT STD_LOGIC;
    col_sums_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_11_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_11_ce0 : OUT STD_LOGIC;
    col_sums_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_12_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_12_ce0 : OUT STD_LOGIC;
    col_sums_12_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_13_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_13_ce0 : OUT STD_LOGIC;
    col_sums_13_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_14_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_14_ce0 : OUT STD_LOGIC;
    col_sums_14_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_15_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_15_ce0 : OUT STD_LOGIC;
    col_sums_15_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_16_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_16_ce0 : OUT STD_LOGIC;
    col_sums_16_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_17_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_17_ce0 : OUT STD_LOGIC;
    col_sums_17_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_18_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_18_ce0 : OUT STD_LOGIC;
    col_sums_18_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_19_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_19_ce0 : OUT STD_LOGIC;
    col_sums_19_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_20_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_20_ce0 : OUT STD_LOGIC;
    col_sums_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_21_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_21_ce0 : OUT STD_LOGIC;
    col_sums_21_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_22_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_22_ce0 : OUT STD_LOGIC;
    col_sums_22_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_23_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_23_ce0 : OUT STD_LOGIC;
    col_sums_23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_24_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_24_ce0 : OUT STD_LOGIC;
    col_sums_24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_25_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_25_ce0 : OUT STD_LOGIC;
    col_sums_25_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_26_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_26_ce0 : OUT STD_LOGIC;
    col_sums_26_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_27_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_27_ce0 : OUT STD_LOGIC;
    col_sums_27_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_28_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_28_ce0 : OUT STD_LOGIC;
    col_sums_28_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_29_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_29_ce0 : OUT STD_LOGIC;
    col_sums_29_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_30_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_30_ce0 : OUT STD_LOGIC;
    col_sums_30_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sums_31_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    col_sums_31_ce0 : OUT STD_LOGIC;
    col_sums_31_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_224_5_VITIS_LOOP_225_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln224_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal C_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln225_1_fu_1244_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln225_1_reg_1961 : STD_LOGIC_VECTOR (4 downto 0);
    signal scale_fu_1548_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_reg_2287 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1556_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_reg_2292 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln230_3_fu_1913_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln230_3_reg_2297 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln230_2_fu_1300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln225_fu_1256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal j_fu_314 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln225_fu_1336_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_318 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal select_ln224_1_fu_1232_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_fu_322 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln224_1_fu_1200_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal col_sums_ce0_local : STD_LOGIC;
    signal col_sums_1_ce0_local : STD_LOGIC;
    signal col_sums_2_ce0_local : STD_LOGIC;
    signal col_sums_3_ce0_local : STD_LOGIC;
    signal col_sums_4_ce0_local : STD_LOGIC;
    signal col_sums_5_ce0_local : STD_LOGIC;
    signal col_sums_6_ce0_local : STD_LOGIC;
    signal col_sums_7_ce0_local : STD_LOGIC;
    signal col_sums_8_ce0_local : STD_LOGIC;
    signal col_sums_9_ce0_local : STD_LOGIC;
    signal col_sums_10_ce0_local : STD_LOGIC;
    signal col_sums_11_ce0_local : STD_LOGIC;
    signal col_sums_12_ce0_local : STD_LOGIC;
    signal col_sums_13_ce0_local : STD_LOGIC;
    signal col_sums_14_ce0_local : STD_LOGIC;
    signal col_sums_15_ce0_local : STD_LOGIC;
    signal col_sums_16_ce0_local : STD_LOGIC;
    signal col_sums_17_ce0_local : STD_LOGIC;
    signal col_sums_18_ce0_local : STD_LOGIC;
    signal col_sums_19_ce0_local : STD_LOGIC;
    signal col_sums_20_ce0_local : STD_LOGIC;
    signal col_sums_21_ce0_local : STD_LOGIC;
    signal col_sums_22_ce0_local : STD_LOGIC;
    signal col_sums_23_ce0_local : STD_LOGIC;
    signal col_sums_24_ce0_local : STD_LOGIC;
    signal col_sums_25_ce0_local : STD_LOGIC;
    signal col_sums_26_ce0_local : STD_LOGIC;
    signal col_sums_27_ce0_local : STD_LOGIC;
    signal col_sums_28_ce0_local : STD_LOGIC;
    signal col_sums_29_ce0_local : STD_LOGIC;
    signal col_sums_30_ce0_local : STD_LOGIC;
    signal col_sums_31_ce0_local : STD_LOGIC;
    signal A_internal_ce0_local : STD_LOGIC;
    signal A_internal_1_ce0_local : STD_LOGIC;
    signal A_internal_2_ce0_local : STD_LOGIC;
    signal A_internal_3_ce0_local : STD_LOGIC;
    signal A_internal_4_ce0_local : STD_LOGIC;
    signal A_internal_5_ce0_local : STD_LOGIC;
    signal A_internal_6_ce0_local : STD_LOGIC;
    signal A_internal_7_ce0_local : STD_LOGIC;
    signal A_internal_8_ce0_local : STD_LOGIC;
    signal A_internal_9_ce0_local : STD_LOGIC;
    signal A_internal_10_ce0_local : STD_LOGIC;
    signal A_internal_11_ce0_local : STD_LOGIC;
    signal A_internal_12_ce0_local : STD_LOGIC;
    signal A_internal_13_ce0_local : STD_LOGIC;
    signal A_internal_14_ce0_local : STD_LOGIC;
    signal A_internal_15_ce0_local : STD_LOGIC;
    signal A_internal_16_ce0_local : STD_LOGIC;
    signal A_internal_17_ce0_local : STD_LOGIC;
    signal A_internal_18_ce0_local : STD_LOGIC;
    signal A_internal_19_ce0_local : STD_LOGIC;
    signal A_internal_20_ce0_local : STD_LOGIC;
    signal A_internal_21_ce0_local : STD_LOGIC;
    signal A_internal_22_ce0_local : STD_LOGIC;
    signal A_internal_23_ce0_local : STD_LOGIC;
    signal A_internal_24_ce0_local : STD_LOGIC;
    signal A_internal_25_ce0_local : STD_LOGIC;
    signal A_internal_26_ce0_local : STD_LOGIC;
    signal A_internal_27_ce0_local : STD_LOGIC;
    signal A_internal_28_ce0_local : STD_LOGIC;
    signal A_internal_29_ce0_local : STD_LOGIC;
    signal A_internal_30_ce0_local : STD_LOGIC;
    signal A_internal_31_ce0_local : STD_LOGIC;
    signal icmp_ln225_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln224_fu_1212_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln224_fu_1224_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_1248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln225_fu_1240_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1292_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_1357_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_1357_p67 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln_fu_1492_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln229_fu_1508_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_fu_1514_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln229_fu_1524_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_1534_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_1500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln229_1_fu_1528_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln229_1_fu_1544_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1556_p65 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln230_fu_1697_p2 : STD_LOGIC_VECTOR (40 downto 0);
    signal sext_ln230_2_fu_1703_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_8_fu_1725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_fu_1715_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln230_fu_1741_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln230_fu_1745_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_10_fu_1751_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1733_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln230_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1779_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_1795_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln230_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_1_fu_1805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_2_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_1771_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_fu_1789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln230_1_fu_1825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln230_1_fu_1831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln230_fu_1817_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln230_2_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1707_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln230_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln230_3_fu_1863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln230_1_fu_1837_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln230_2_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln230_4_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln230_2_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln230_4_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln230_3_fu_1869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln230_5_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln230_1_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln230_2_fu_1899_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_1357_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_2_fu_1357_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p5 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p7 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p9 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p11 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p13 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p15 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p17 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p19 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p21 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p23 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p25 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p27 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p29 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p31 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p35 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p37 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p39 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p41 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p43 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p45 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p47 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p49 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p51 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p53 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p55 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p57 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p59 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p61 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_1556_p63 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_65_5_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (4 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (4 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (4 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (4 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (4 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (4 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (4 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (4 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (4 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (4 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (4 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (4 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (4 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (4 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (4 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (4 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (4 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (4 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (4 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (4 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (4 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (4 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (4 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (4 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (4 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (4 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (4 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (4 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (4 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (4 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (4 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (4 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        din16 : IN STD_LOGIC_VECTOR (23 downto 0);
        din17 : IN STD_LOGIC_VECTOR (23 downto 0);
        din18 : IN STD_LOGIC_VECTOR (23 downto 0);
        din19 : IN STD_LOGIC_VECTOR (23 downto 0);
        din20 : IN STD_LOGIC_VECTOR (23 downto 0);
        din21 : IN STD_LOGIC_VECTOR (23 downto 0);
        din22 : IN STD_LOGIC_VECTOR (23 downto 0);
        din23 : IN STD_LOGIC_VECTOR (23 downto 0);
        din24 : IN STD_LOGIC_VECTOR (23 downto 0);
        din25 : IN STD_LOGIC_VECTOR (23 downto 0);
        din26 : IN STD_LOGIC_VECTOR (23 downto 0);
        din27 : IN STD_LOGIC_VECTOR (23 downto 0);
        din28 : IN STD_LOGIC_VECTOR (23 downto 0);
        din29 : IN STD_LOGIC_VECTOR (23 downto 0);
        din30 : IN STD_LOGIC_VECTOR (23 downto 0);
        din31 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_mul_24s_17s_41_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_65_5_24_1_1_U171 : component top_kernel_sparsemux_65_5_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 24,
        CASE1 => "00001",
        din1_WIDTH => 24,
        CASE2 => "00010",
        din2_WIDTH => 24,
        CASE3 => "00011",
        din3_WIDTH => 24,
        CASE4 => "00100",
        din4_WIDTH => 24,
        CASE5 => "00101",
        din5_WIDTH => 24,
        CASE6 => "00110",
        din6_WIDTH => 24,
        CASE7 => "00111",
        din7_WIDTH => 24,
        CASE8 => "01000",
        din8_WIDTH => 24,
        CASE9 => "01001",
        din9_WIDTH => 24,
        CASE10 => "01010",
        din10_WIDTH => 24,
        CASE11 => "01011",
        din11_WIDTH => 24,
        CASE12 => "01100",
        din12_WIDTH => 24,
        CASE13 => "01101",
        din13_WIDTH => 24,
        CASE14 => "01110",
        din14_WIDTH => 24,
        CASE15 => "01111",
        din15_WIDTH => 24,
        CASE16 => "10000",
        din16_WIDTH => 24,
        CASE17 => "10001",
        din17_WIDTH => 24,
        CASE18 => "10010",
        din18_WIDTH => 24,
        CASE19 => "10011",
        din19_WIDTH => 24,
        CASE20 => "10100",
        din20_WIDTH => 24,
        CASE21 => "10101",
        din21_WIDTH => 24,
        CASE22 => "10110",
        din22_WIDTH => 24,
        CASE23 => "10111",
        din23_WIDTH => 24,
        CASE24 => "11000",
        din24_WIDTH => 24,
        CASE25 => "11001",
        din25_WIDTH => 24,
        CASE26 => "11010",
        din26_WIDTH => 24,
        CASE27 => "11011",
        din27_WIDTH => 24,
        CASE28 => "11100",
        din28_WIDTH => 24,
        CASE29 => "11101",
        din29_WIDTH => 24,
        CASE30 => "11110",
        din30_WIDTH => 24,
        CASE31 => "11111",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 5,
        dout_WIDTH => 24)
    port map (
        din0 => col_sums_q0,
        din1 => col_sums_1_q0,
        din2 => col_sums_2_q0,
        din3 => col_sums_3_q0,
        din4 => col_sums_4_q0,
        din5 => col_sums_5_q0,
        din6 => col_sums_6_q0,
        din7 => col_sums_7_q0,
        din8 => col_sums_8_q0,
        din9 => col_sums_9_q0,
        din10 => col_sums_10_q0,
        din11 => col_sums_11_q0,
        din12 => col_sums_12_q0,
        din13 => col_sums_13_q0,
        din14 => col_sums_14_q0,
        din15 => col_sums_15_q0,
        din16 => col_sums_16_q0,
        din17 => col_sums_17_q0,
        din18 => col_sums_18_q0,
        din19 => col_sums_19_q0,
        din20 => col_sums_20_q0,
        din21 => col_sums_21_q0,
        din22 => col_sums_22_q0,
        din23 => col_sums_23_q0,
        din24 => col_sums_24_q0,
        din25 => col_sums_25_q0,
        din26 => col_sums_26_q0,
        din27 => col_sums_27_q0,
        din28 => col_sums_28_q0,
        din29 => col_sums_29_q0,
        din30 => col_sums_30_q0,
        din31 => col_sums_31_q0,
        def => tmp_2_fu_1357_p65,
        sel => trunc_ln225_1_reg_1961,
        dout => tmp_2_fu_1357_p67);

    sparsemux_65_5_24_1_1_U172 : component top_kernel_sparsemux_65_5_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00000",
        din0_WIDTH => 24,
        CASE1 => "00001",
        din1_WIDTH => 24,
        CASE2 => "00010",
        din2_WIDTH => 24,
        CASE3 => "00011",
        din3_WIDTH => 24,
        CASE4 => "00100",
        din4_WIDTH => 24,
        CASE5 => "00101",
        din5_WIDTH => 24,
        CASE6 => "00110",
        din6_WIDTH => 24,
        CASE7 => "00111",
        din7_WIDTH => 24,
        CASE8 => "01000",
        din8_WIDTH => 24,
        CASE9 => "01001",
        din9_WIDTH => 24,
        CASE10 => "01010",
        din10_WIDTH => 24,
        CASE11 => "01011",
        din11_WIDTH => 24,
        CASE12 => "01100",
        din12_WIDTH => 24,
        CASE13 => "01101",
        din13_WIDTH => 24,
        CASE14 => "01110",
        din14_WIDTH => 24,
        CASE15 => "01111",
        din15_WIDTH => 24,
        CASE16 => "10000",
        din16_WIDTH => 24,
        CASE17 => "10001",
        din17_WIDTH => 24,
        CASE18 => "10010",
        din18_WIDTH => 24,
        CASE19 => "10011",
        din19_WIDTH => 24,
        CASE20 => "10100",
        din20_WIDTH => 24,
        CASE21 => "10101",
        din21_WIDTH => 24,
        CASE22 => "10110",
        din22_WIDTH => 24,
        CASE23 => "10111",
        din23_WIDTH => 24,
        CASE24 => "11000",
        din24_WIDTH => 24,
        CASE25 => "11001",
        din25_WIDTH => 24,
        CASE26 => "11010",
        din26_WIDTH => 24,
        CASE27 => "11011",
        din27_WIDTH => 24,
        CASE28 => "11100",
        din28_WIDTH => 24,
        CASE29 => "11101",
        din29_WIDTH => 24,
        CASE30 => "11110",
        din30_WIDTH => 24,
        CASE31 => "11111",
        din31_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 5,
        dout_WIDTH => 24)
    port map (
        din0 => A_internal_q0,
        din1 => A_internal_1_q0,
        din2 => A_internal_2_q0,
        din3 => A_internal_3_q0,
        din4 => A_internal_4_q0,
        din5 => A_internal_5_q0,
        din6 => A_internal_6_q0,
        din7 => A_internal_7_q0,
        din8 => A_internal_8_q0,
        din9 => A_internal_9_q0,
        din10 => A_internal_10_q0,
        din11 => A_internal_11_q0,
        din12 => A_internal_12_q0,
        din13 => A_internal_13_q0,
        din14 => A_internal_14_q0,
        din15 => A_internal_15_q0,
        din16 => A_internal_16_q0,
        din17 => A_internal_17_q0,
        din18 => A_internal_18_q0,
        din19 => A_internal_19_q0,
        din20 => A_internal_20_q0,
        din21 => A_internal_21_q0,
        din22 => A_internal_22_q0,
        din23 => A_internal_23_q0,
        din24 => A_internal_24_q0,
        din25 => A_internal_25_q0,
        din26 => A_internal_26_q0,
        din27 => A_internal_27_q0,
        din28 => A_internal_28_q0,
        din29 => A_internal_29_q0,
        din30 => A_internal_30_q0,
        din31 => A_internal_31_q0,
        def => tmp_6_fu_1556_p65,
        sel => trunc_ln225_1_reg_1961,
        dout => tmp_6_fu_1556_p67);

    mul_24s_17s_41_1_1_U173 : component top_kernel_mul_24s_17s_41_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 17,
        dout_WIDTH => 41)
    port map (
        din0 => tmp_6_reg_2292,
        din1 => scale_reg_2287,
        dout => mul_ln230_fu_1697_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln224_fu_1194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_318 <= select_ln224_1_fu_1232_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_318 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln224_fu_1194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_322 <= add_ln224_1_fu_1200_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_322 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln224_fu_1194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_314 <= add_ln225_fu_1336_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_314 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                scale_reg_2287 <= scale_fu_1548_p3;
                tmp_6_reg_2292 <= tmp_6_fu_1556_p67;
                trunc_ln225_1_reg_1961 <= trunc_ln225_1_fu_1244_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                select_ln230_3_reg_2297 <= select_ln230_3_fu_1913_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_internal_10_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_10_ce0 <= A_internal_10_ce0_local;

    A_internal_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_10_ce0_local <= ap_const_logic_1;
        else 
            A_internal_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_11_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_11_ce0 <= A_internal_11_ce0_local;

    A_internal_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_11_ce0_local <= ap_const_logic_1;
        else 
            A_internal_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_12_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_12_ce0 <= A_internal_12_ce0_local;

    A_internal_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_12_ce0_local <= ap_const_logic_1;
        else 
            A_internal_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_13_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_13_ce0 <= A_internal_13_ce0_local;

    A_internal_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_13_ce0_local <= ap_const_logic_1;
        else 
            A_internal_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_14_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_14_ce0 <= A_internal_14_ce0_local;

    A_internal_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_14_ce0_local <= ap_const_logic_1;
        else 
            A_internal_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_15_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_15_ce0 <= A_internal_15_ce0_local;

    A_internal_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_15_ce0_local <= ap_const_logic_1;
        else 
            A_internal_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_16_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_16_ce0 <= A_internal_16_ce0_local;

    A_internal_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_16_ce0_local <= ap_const_logic_1;
        else 
            A_internal_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_17_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_17_ce0 <= A_internal_17_ce0_local;

    A_internal_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_17_ce0_local <= ap_const_logic_1;
        else 
            A_internal_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_18_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_18_ce0 <= A_internal_18_ce0_local;

    A_internal_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_18_ce0_local <= ap_const_logic_1;
        else 
            A_internal_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_19_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_19_ce0 <= A_internal_19_ce0_local;

    A_internal_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_19_ce0_local <= ap_const_logic_1;
        else 
            A_internal_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_1_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_1_ce0 <= A_internal_1_ce0_local;

    A_internal_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_1_ce0_local <= ap_const_logic_1;
        else 
            A_internal_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_20_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_20_ce0 <= A_internal_20_ce0_local;

    A_internal_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_20_ce0_local <= ap_const_logic_1;
        else 
            A_internal_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_21_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_21_ce0 <= A_internal_21_ce0_local;

    A_internal_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_21_ce0_local <= ap_const_logic_1;
        else 
            A_internal_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_22_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_22_ce0 <= A_internal_22_ce0_local;

    A_internal_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_22_ce0_local <= ap_const_logic_1;
        else 
            A_internal_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_23_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_23_ce0 <= A_internal_23_ce0_local;

    A_internal_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_23_ce0_local <= ap_const_logic_1;
        else 
            A_internal_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_24_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_24_ce0 <= A_internal_24_ce0_local;

    A_internal_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_24_ce0_local <= ap_const_logic_1;
        else 
            A_internal_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_25_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_25_ce0 <= A_internal_25_ce0_local;

    A_internal_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_25_ce0_local <= ap_const_logic_1;
        else 
            A_internal_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_26_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_26_ce0 <= A_internal_26_ce0_local;

    A_internal_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_26_ce0_local <= ap_const_logic_1;
        else 
            A_internal_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_27_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_27_ce0 <= A_internal_27_ce0_local;

    A_internal_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_27_ce0_local <= ap_const_logic_1;
        else 
            A_internal_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_28_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_28_ce0 <= A_internal_28_ce0_local;

    A_internal_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_28_ce0_local <= ap_const_logic_1;
        else 
            A_internal_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_29_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_29_ce0 <= A_internal_29_ce0_local;

    A_internal_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_29_ce0_local <= ap_const_logic_1;
        else 
            A_internal_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_2_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_2_ce0 <= A_internal_2_ce0_local;

    A_internal_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_2_ce0_local <= ap_const_logic_1;
        else 
            A_internal_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_30_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_30_ce0 <= A_internal_30_ce0_local;

    A_internal_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_30_ce0_local <= ap_const_logic_1;
        else 
            A_internal_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_31_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_31_ce0 <= A_internal_31_ce0_local;

    A_internal_31_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_31_ce0_local <= ap_const_logic_1;
        else 
            A_internal_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_3_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_3_ce0 <= A_internal_3_ce0_local;

    A_internal_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_3_ce0_local <= ap_const_logic_1;
        else 
            A_internal_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_4_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_4_ce0 <= A_internal_4_ce0_local;

    A_internal_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_4_ce0_local <= ap_const_logic_1;
        else 
            A_internal_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_5_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_5_ce0 <= A_internal_5_ce0_local;

    A_internal_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_5_ce0_local <= ap_const_logic_1;
        else 
            A_internal_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_6_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_6_ce0 <= A_internal_6_ce0_local;

    A_internal_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_6_ce0_local <= ap_const_logic_1;
        else 
            A_internal_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_7_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_7_ce0 <= A_internal_7_ce0_local;

    A_internal_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_7_ce0_local <= ap_const_logic_1;
        else 
            A_internal_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_8_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_8_ce0 <= A_internal_8_ce0_local;

    A_internal_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_8_ce0_local <= ap_const_logic_1;
        else 
            A_internal_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_9_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_9_ce0 <= A_internal_9_ce0_local;

    A_internal_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_9_ce0_local <= ap_const_logic_1;
        else 
            A_internal_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_internal_address0 <= zext_ln230_2_fu_1300_p1(9 - 1 downto 0);
    A_internal_ce0 <= A_internal_ce0_local;

    A_internal_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_internal_ce0_local <= ap_const_logic_1;
        else 
            A_internal_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_C_0_WREADY, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            C_blk_n_W <= m_axi_C_0_WREADY;
        else 
            C_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    add_ln224_1_fu_1200_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln224_fu_1212_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv9_1));
    add_ln225_fu_1336_p2 <= std_logic_vector(unsigned(select_ln224_fu_1224_p3) + unsigned(ap_const_lv7_1));
    add_ln230_fu_1745_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_1715_p4) + unsigned(zext_ln230_fu_1741_p1));
    and_ln230_1_fu_1831_p2 <= (xor_ln230_1_fu_1825_p2 and icmp_ln230_fu_1789_p2);
    and_ln230_2_fu_1845_p2 <= (icmp_ln230_1_fu_1805_p2 and and_ln230_fu_1765_p2);
    and_ln230_3_fu_1869_p2 <= (xor_ln230_3_fu_1863_p2 and or_ln230_fu_1857_p2);
    and_ln230_4_fu_1875_p2 <= (tmp_10_fu_1751_p3 and select_ln230_1_fu_1837_p3);
    and_ln230_5_fu_1893_p2 <= (xor_ln230_4_fu_1887_p2 and tmp_7_fu_1707_p3);
    and_ln230_fu_1765_p2 <= (xor_ln230_fu_1759_p2 and tmp_9_fu_1733_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_C_0_WREADY)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_C_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln224_fu_1194_p2)
    begin
        if (((icmp_ln224_fu_1194_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_318)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_322)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_322;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_314, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_314;
        end if; 
    end process;

    col_sums_10_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_10_ce0 <= col_sums_10_ce0_local;

    col_sums_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_10_ce0_local <= ap_const_logic_1;
        else 
            col_sums_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_11_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_11_ce0 <= col_sums_11_ce0_local;

    col_sums_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_11_ce0_local <= ap_const_logic_1;
        else 
            col_sums_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_12_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_12_ce0 <= col_sums_12_ce0_local;

    col_sums_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_12_ce0_local <= ap_const_logic_1;
        else 
            col_sums_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_13_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_13_ce0 <= col_sums_13_ce0_local;

    col_sums_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_13_ce0_local <= ap_const_logic_1;
        else 
            col_sums_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_14_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_14_ce0 <= col_sums_14_ce0_local;

    col_sums_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_14_ce0_local <= ap_const_logic_1;
        else 
            col_sums_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_15_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_15_ce0 <= col_sums_15_ce0_local;

    col_sums_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_15_ce0_local <= ap_const_logic_1;
        else 
            col_sums_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_16_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_16_ce0 <= col_sums_16_ce0_local;

    col_sums_16_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_16_ce0_local <= ap_const_logic_1;
        else 
            col_sums_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_17_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_17_ce0 <= col_sums_17_ce0_local;

    col_sums_17_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_17_ce0_local <= ap_const_logic_1;
        else 
            col_sums_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_18_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_18_ce0 <= col_sums_18_ce0_local;

    col_sums_18_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_18_ce0_local <= ap_const_logic_1;
        else 
            col_sums_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_19_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_19_ce0 <= col_sums_19_ce0_local;

    col_sums_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_19_ce0_local <= ap_const_logic_1;
        else 
            col_sums_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_1_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_1_ce0 <= col_sums_1_ce0_local;

    col_sums_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_1_ce0_local <= ap_const_logic_1;
        else 
            col_sums_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_20_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_20_ce0 <= col_sums_20_ce0_local;

    col_sums_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_20_ce0_local <= ap_const_logic_1;
        else 
            col_sums_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_21_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_21_ce0 <= col_sums_21_ce0_local;

    col_sums_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_21_ce0_local <= ap_const_logic_1;
        else 
            col_sums_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_22_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_22_ce0 <= col_sums_22_ce0_local;

    col_sums_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_22_ce0_local <= ap_const_logic_1;
        else 
            col_sums_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_23_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_23_ce0 <= col_sums_23_ce0_local;

    col_sums_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_23_ce0_local <= ap_const_logic_1;
        else 
            col_sums_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_24_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_24_ce0 <= col_sums_24_ce0_local;

    col_sums_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_24_ce0_local <= ap_const_logic_1;
        else 
            col_sums_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_25_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_25_ce0 <= col_sums_25_ce0_local;

    col_sums_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_25_ce0_local <= ap_const_logic_1;
        else 
            col_sums_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_26_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_26_ce0 <= col_sums_26_ce0_local;

    col_sums_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_26_ce0_local <= ap_const_logic_1;
        else 
            col_sums_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_27_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_27_ce0 <= col_sums_27_ce0_local;

    col_sums_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_27_ce0_local <= ap_const_logic_1;
        else 
            col_sums_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_28_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_28_ce0 <= col_sums_28_ce0_local;

    col_sums_28_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_28_ce0_local <= ap_const_logic_1;
        else 
            col_sums_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_29_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_29_ce0 <= col_sums_29_ce0_local;

    col_sums_29_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_29_ce0_local <= ap_const_logic_1;
        else 
            col_sums_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_2_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_2_ce0 <= col_sums_2_ce0_local;

    col_sums_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_2_ce0_local <= ap_const_logic_1;
        else 
            col_sums_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_30_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_30_ce0 <= col_sums_30_ce0_local;

    col_sums_30_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_30_ce0_local <= ap_const_logic_1;
        else 
            col_sums_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_31_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_31_ce0 <= col_sums_31_ce0_local;

    col_sums_31_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_31_ce0_local <= ap_const_logic_1;
        else 
            col_sums_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_3_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_3_ce0 <= col_sums_3_ce0_local;

    col_sums_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_3_ce0_local <= ap_const_logic_1;
        else 
            col_sums_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_4_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_4_ce0 <= col_sums_4_ce0_local;

    col_sums_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_4_ce0_local <= ap_const_logic_1;
        else 
            col_sums_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_5_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_5_ce0 <= col_sums_5_ce0_local;

    col_sums_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_5_ce0_local <= ap_const_logic_1;
        else 
            col_sums_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_6_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_6_ce0 <= col_sums_6_ce0_local;

    col_sums_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_6_ce0_local <= ap_const_logic_1;
        else 
            col_sums_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_7_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_7_ce0 <= col_sums_7_ce0_local;

    col_sums_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_7_ce0_local <= ap_const_logic_1;
        else 
            col_sums_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_8_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_8_ce0 <= col_sums_8_ce0_local;

    col_sums_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_8_ce0_local <= ap_const_logic_1;
        else 
            col_sums_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_9_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_9_ce0 <= col_sums_9_ce0_local;

    col_sums_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_9_ce0_local <= ap_const_logic_1;
        else 
            col_sums_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_sums_address0 <= zext_ln225_fu_1256_p1(1 - 1 downto 0);
    col_sums_ce0 <= col_sums_ce0_local;

    col_sums_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            col_sums_ce0_local <= ap_const_logic_1;
        else 
            col_sums_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln224_fu_1194_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4000) else "0";
    icmp_ln225_fu_1218_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_40) else "0";
    icmp_ln230_1_fu_1805_p2 <= "1" when (tmp_13_fu_1795_p4 = ap_const_lv3_7) else "0";
    icmp_ln230_2_fu_1811_p2 <= "1" when (tmp_13_fu_1795_p4 = ap_const_lv3_0) else "0";
    icmp_ln230_fu_1789_p2 <= "1" when (tmp_12_fu_1779_p4 = ap_const_lv2_3) else "0";
    m_axi_C_0_ARADDR <= ap_const_lv64_0;
    m_axi_C_0_ARBURST <= ap_const_lv2_0;
    m_axi_C_0_ARCACHE <= ap_const_lv4_0;
    m_axi_C_0_ARID <= ap_const_lv1_0;
    m_axi_C_0_ARLEN <= ap_const_lv32_0;
    m_axi_C_0_ARLOCK <= ap_const_lv2_0;
    m_axi_C_0_ARPROT <= ap_const_lv3_0;
    m_axi_C_0_ARQOS <= ap_const_lv4_0;
    m_axi_C_0_ARREGION <= ap_const_lv4_0;
    m_axi_C_0_ARSIZE <= ap_const_lv3_0;
    m_axi_C_0_ARUSER <= ap_const_lv1_0;
    m_axi_C_0_ARVALID <= ap_const_logic_0;
    m_axi_C_0_AWADDR <= ap_const_lv64_0;
    m_axi_C_0_AWBURST <= ap_const_lv2_0;
    m_axi_C_0_AWCACHE <= ap_const_lv4_0;
    m_axi_C_0_AWID <= ap_const_lv1_0;
    m_axi_C_0_AWLEN <= ap_const_lv32_0;
    m_axi_C_0_AWLOCK <= ap_const_lv2_0;
    m_axi_C_0_AWPROT <= ap_const_lv3_0;
    m_axi_C_0_AWQOS <= ap_const_lv4_0;
    m_axi_C_0_AWREGION <= ap_const_lv4_0;
    m_axi_C_0_AWSIZE <= ap_const_lv3_0;
    m_axi_C_0_AWUSER <= ap_const_lv1_0;
    m_axi_C_0_AWVALID <= ap_const_logic_0;
    m_axi_C_0_BREADY <= ap_const_logic_0;
    m_axi_C_0_RREADY <= ap_const_logic_0;
    m_axi_C_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln230_3_reg_2297),32));
    m_axi_C_0_WID <= ap_const_lv1_0;
    m_axi_C_0_WLAST <= ap_const_logic_0;
    m_axi_C_0_WSTRB <= ap_const_lv4_F;
    m_axi_C_0_WUSER <= ap_const_lv1_0;

    m_axi_C_0_WVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            m_axi_C_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_C_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln230_1_fu_1907_p2 <= (and_ln230_5_fu_1893_p2 or and_ln230_3_fu_1869_p2);
    or_ln230_2_fu_1881_p2 <= (and_ln230_4_fu_1875_p2 or and_ln230_2_fu_1845_p2);
    or_ln230_fu_1857_p2 <= (xor_ln230_2_fu_1851_p2 or tmp_10_fu_1751_p3);
    scale_fu_1548_p3 <= 
        sub_ln229_1_fu_1528_p2 when (tmp_1_fu_1500_p3(0) = '1') else 
        zext_ln229_1_fu_1544_p1;
    select_ln224_1_fu_1232_p3 <= 
        add_ln224_fu_1212_p2 when (icmp_ln225_fu_1218_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln224_fu_1224_p3 <= 
        ap_const_lv7_0 when (icmp_ln225_fu_1218_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln230_1_fu_1837_p3 <= 
        and_ln230_1_fu_1831_p2 when (and_ln230_fu_1765_p2(0) = '1') else 
        icmp_ln230_1_fu_1805_p2;
    select_ln230_2_fu_1899_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln230_3_fu_1869_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln230_3_fu_1913_p3 <= 
        select_ln230_2_fu_1899_p3 when (or_ln230_1_fu_1907_p2(0) = '1') else 
        add_ln230_fu_1745_p2;
    select_ln230_fu_1817_p3 <= 
        icmp_ln230_1_fu_1805_p2 when (and_ln230_fu_1765_p2(0) = '1') else 
        icmp_ln230_2_fu_1811_p2;
        sext_ln230_2_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln230_fu_1697_p2),48));

    shl_ln_fu_1492_p3 <= (tmp_2_fu_1357_p67 & ap_const_lv14_0);
    sub_ln229_1_fu_1528_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln229_fu_1524_p1));
    sub_ln229_fu_1508_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln_fu_1492_p3));
    tmp_10_fu_1751_p3 <= add_ln230_fu_1745_p2(23 downto 23);
    tmp_11_fu_1771_p3 <= sext_ln230_2_fu_1703_p1(38 downto 38);
    tmp_12_fu_1779_p4 <= mul_ln230_fu_1697_p2(40 downto 39);
    tmp_13_fu_1795_p4 <= mul_ln230_fu_1697_p2(40 downto 38);
    tmp_1_fu_1500_p3 <= tmp_2_fu_1357_p67(23 downto 23);
    tmp_2_fu_1357_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_3_fu_1292_p3 <= (trunc_ln225_fu_1240_p1 & tmp_fu_1248_p3);
    tmp_4_fu_1514_p4 <= sub_ln229_fu_1508_p2(37 downto 22);
    tmp_5_fu_1534_p4 <= tmp_2_fu_1357_p67(23 downto 8);
    tmp_6_fu_1556_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_7_fu_1707_p3 <= sext_ln230_2_fu_1703_p1(47 downto 47);
    tmp_8_fu_1725_p3 <= sext_ln230_2_fu_1703_p1(13 downto 13);
    tmp_9_fu_1733_p3 <= sext_ln230_2_fu_1703_p1(37 downto 37);
    tmp_fu_1248_p3 <= select_ln224_fu_1224_p3(5 downto 5);
    trunc_ln225_1_fu_1244_p1 <= select_ln224_fu_1224_p3(5 - 1 downto 0);
    trunc_ln225_fu_1240_p1 <= select_ln224_1_fu_1232_p3(8 - 1 downto 0);
    trunc_ln3_fu_1715_p4 <= mul_ln230_fu_1697_p2(37 downto 14);
    xor_ln230_1_fu_1825_p2 <= (tmp_11_fu_1771_p3 xor ap_const_lv1_1);
    xor_ln230_2_fu_1851_p2 <= (select_ln230_fu_1817_p3 xor ap_const_lv1_1);
    xor_ln230_3_fu_1863_p2 <= (tmp_7_fu_1707_p3 xor ap_const_lv1_1);
    xor_ln230_4_fu_1887_p2 <= (or_ln230_2_fu_1881_p2 xor ap_const_lv1_1);
    xor_ln230_fu_1759_p2 <= (tmp_10_fu_1751_p3 xor ap_const_lv1_1);
    zext_ln225_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1248_p3),64));
    zext_ln229_1_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1534_p4),17));
    zext_ln229_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1514_p4),17));
    zext_ln230_2_fu_1300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1292_p3),64));
    zext_ln230_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1725_p3),24));
end behav;
