#	$NetBSD: files.sifive,v 1.2 2022/12/03 09:40:56 skrll Exp $
#
# Configuration info for SiFive SoCs
#
#

# JH7100 Clock controller
device	jh7100clkc
attach	jh7100clkc at fdt with jh7100_clkc
file	arch/riscv/sifive/jh7100_clkc.c		jh7100_clkc

# FU540 Power Reset Clocking Interrupt (PRCI) subsystem
device	prci
attach	prci at fdt with fu540_prci
file	arch/riscv/sifive/fu540_prci.c		fu540_prci
