#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 25 15:50:09 2021
# Process ID: 41872
# Current directory: C:/Users/Tanjf/Desktop/lab06-3.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent56804 C:\Users\Tanjf\Desktop\lab06-3.2\lab06-3.xpr
# Log file: C:/Users/Tanjf/Desktop/lab06-3.2/vivado.log
# Journal file: C:/Users/Tanjf/Desktop/lab06-3.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tanjf/Desktop/lab06-3.2/lab06-3.xpr
INFO: [Project 1-313] Project file moved from 'D:/1USTC/1数电实验/实验6/lab06/lab06-3.2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 25 15:50:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/Tanjf/Desktop/lab06-3.2/lab06-3.runs/synth_1/runme.log
[Thu Nov 25 15:50:38 2021] Launched impl_1...
Run output will be captured here: C:/Users/Tanjf/Desktop/lab06-3.2/lab06-3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 25 15:56:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/Tanjf/Desktop/lab06-3.2/lab06-3.runs/synth_1/runme.log
[Thu Nov 25 15:56:44 2021] Launched impl_1...
Run output will be captured here: C:/Users/Tanjf/Desktop/lab06-3.2/lab06-3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1046.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1682.398 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1682.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1682.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1801.711 ; gain = 788.574
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 25 15:59:54 2021...
