{
    "code": "module TopModule (\n    input logic x,  // 1-bit input signal, unsigned\n    input logic y,  // 1-bit input signal, unsigned\n    output logic z  // 1-bit output signal, unsigned\n);\n\n    assign z = (x ^ y) & x;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}