Loading plugins phase: Elapsed time ==> 0s.434ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -d CYBL11573-56LQXI -s C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.220ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -dcpsoc3 BLE_UART_PERIPHERAL.v -verilog
======================================================================

======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -dcpsoc3 BLE_UART_PERIPHERAL.v -verilog
======================================================================

======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -dcpsoc3 -verilog BLE_UART_PERIPHERAL.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 07 14:29:50 2017


======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   vpp
Options  :    -yv2 -q10 BLE_UART_PERIPHERAL.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 07 14:29:50 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BLE_UART_PERIPHERAL.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -dcpsoc3 -verilog BLE_UART_PERIPHERAL.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 07 14:29:50 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\codegentemp\BLE_UART_PERIPHERAL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\codegentemp\BLE_UART_PERIPHERAL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BLE_UART_PERIPHERAL.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -dcpsoc3 -verilog BLE_UART_PERIPHERAL.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 07 14:29:51 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\codegentemp\BLE_UART_PERIPHERAL.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\codegentemp\BLE_UART_PERIPHERAL.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_3179
	\BLE:Net_55\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_3182
	Net_3183
	Net_3190
	Net_3191
	Net_3192
	Net_3193
	Net_3194
	Net_3195
	Net_3196
	\PWM3:PWMUDB:km_run\
	\PWM3:PWMUDB:ctrl_cmpmode2_2\
	\PWM3:PWMUDB:ctrl_cmpmode2_1\
	\PWM3:PWMUDB:ctrl_cmpmode2_0\
	\PWM3:PWMUDB:ctrl_cmpmode1_2\
	\PWM3:PWMUDB:ctrl_cmpmode1_1\
	\PWM3:PWMUDB:ctrl_cmpmode1_0\
	\PWM3:PWMUDB:capt_rising\
	\PWM3:PWMUDB:capt_falling\
	\PWM3:PWMUDB:trig_rise\
	\PWM3:PWMUDB:trig_fall\
	\PWM3:PWMUDB:sc_kill\
	\PWM3:PWMUDB:min_kill\
	\PWM3:PWMUDB:db_tc\
	\PWM3:PWMUDB:dith_sel\
	\PWM3:PWMUDB:compare2\
	Net_3575
	Net_3576
	Net_3577
	\PWM3:PWMUDB:MODULE_1:b_31\
	\PWM3:PWMUDB:MODULE_1:b_30\
	\PWM3:PWMUDB:MODULE_1:b_29\
	\PWM3:PWMUDB:MODULE_1:b_28\
	\PWM3:PWMUDB:MODULE_1:b_27\
	\PWM3:PWMUDB:MODULE_1:b_26\
	\PWM3:PWMUDB:MODULE_1:b_25\
	\PWM3:PWMUDB:MODULE_1:b_24\
	\PWM3:PWMUDB:MODULE_1:b_23\
	\PWM3:PWMUDB:MODULE_1:b_22\
	\PWM3:PWMUDB:MODULE_1:b_21\
	\PWM3:PWMUDB:MODULE_1:b_20\
	\PWM3:PWMUDB:MODULE_1:b_19\
	\PWM3:PWMUDB:MODULE_1:b_18\
	\PWM3:PWMUDB:MODULE_1:b_17\
	\PWM3:PWMUDB:MODULE_1:b_16\
	\PWM3:PWMUDB:MODULE_1:b_15\
	\PWM3:PWMUDB:MODULE_1:b_14\
	\PWM3:PWMUDB:MODULE_1:b_13\
	\PWM3:PWMUDB:MODULE_1:b_12\
	\PWM3:PWMUDB:MODULE_1:b_11\
	\PWM3:PWMUDB:MODULE_1:b_10\
	\PWM3:PWMUDB:MODULE_1:b_9\
	\PWM3:PWMUDB:MODULE_1:b_8\
	\PWM3:PWMUDB:MODULE_1:b_7\
	\PWM3:PWMUDB:MODULE_1:b_6\
	\PWM3:PWMUDB:MODULE_1:b_5\
	\PWM3:PWMUDB:MODULE_1:b_4\
	\PWM3:PWMUDB:MODULE_1:b_3\
	\PWM3:PWMUDB:MODULE_1:b_2\
	\PWM3:PWMUDB:MODULE_1:b_1\
	\PWM3:PWMUDB:MODULE_1:b_0\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM3:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM3:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM3:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM3:Net_139\
	\PWM3:Net_138\
	\PWM3:Net_183\
	\PWM3:Net_181\
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	Net_3530
	Net_3531
	Net_3532
	\PWM1:PWMUDB:MODULE_2:b_31\
	\PWM1:PWMUDB:MODULE_2:b_30\
	\PWM1:PWMUDB:MODULE_2:b_29\
	\PWM1:PWMUDB:MODULE_2:b_28\
	\PWM1:PWMUDB:MODULE_2:b_27\
	\PWM1:PWMUDB:MODULE_2:b_26\
	\PWM1:PWMUDB:MODULE_2:b_25\
	\PWM1:PWMUDB:MODULE_2:b_24\
	\PWM1:PWMUDB:MODULE_2:b_23\
	\PWM1:PWMUDB:MODULE_2:b_22\
	\PWM1:PWMUDB:MODULE_2:b_21\
	\PWM1:PWMUDB:MODULE_2:b_20\
	\PWM1:PWMUDB:MODULE_2:b_19\
	\PWM1:PWMUDB:MODULE_2:b_18\
	\PWM1:PWMUDB:MODULE_2:b_17\
	\PWM1:PWMUDB:MODULE_2:b_16\
	\PWM1:PWMUDB:MODULE_2:b_15\
	\PWM1:PWMUDB:MODULE_2:b_14\
	\PWM1:PWMUDB:MODULE_2:b_13\
	\PWM1:PWMUDB:MODULE_2:b_12\
	\PWM1:PWMUDB:MODULE_2:b_11\
	\PWM1:PWMUDB:MODULE_2:b_10\
	\PWM1:PWMUDB:MODULE_2:b_9\
	\PWM1:PWMUDB:MODULE_2:b_8\
	\PWM1:PWMUDB:MODULE_2:b_7\
	\PWM1:PWMUDB:MODULE_2:b_6\
	\PWM1:PWMUDB:MODULE_2:b_5\
	\PWM1:PWMUDB:MODULE_2:b_4\
	\PWM1:PWMUDB:MODULE_2:b_3\
	\PWM1:PWMUDB:MODULE_2:b_2\
	\PWM1:PWMUDB:MODULE_2:b_1\
	\PWM1:PWMUDB:MODULE_2:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM1:Net_139\
	\PWM1:Net_138\
	\PWM1:Net_183\
	\PWM1:Net_181\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:PWMUDB:compare2\
	Net_3601
	Net_3602
	Net_3603
	\PWM2:PWMUDB:MODULE_3:b_31\
	\PWM2:PWMUDB:MODULE_3:b_30\
	\PWM2:PWMUDB:MODULE_3:b_29\
	\PWM2:PWMUDB:MODULE_3:b_28\
	\PWM2:PWMUDB:MODULE_3:b_27\
	\PWM2:PWMUDB:MODULE_3:b_26\
	\PWM2:PWMUDB:MODULE_3:b_25\
	\PWM2:PWMUDB:MODULE_3:b_24\
	\PWM2:PWMUDB:MODULE_3:b_23\
	\PWM2:PWMUDB:MODULE_3:b_22\
	\PWM2:PWMUDB:MODULE_3:b_21\
	\PWM2:PWMUDB:MODULE_3:b_20\
	\PWM2:PWMUDB:MODULE_3:b_19\
	\PWM2:PWMUDB:MODULE_3:b_18\
	\PWM2:PWMUDB:MODULE_3:b_17\
	\PWM2:PWMUDB:MODULE_3:b_16\
	\PWM2:PWMUDB:MODULE_3:b_15\
	\PWM2:PWMUDB:MODULE_3:b_14\
	\PWM2:PWMUDB:MODULE_3:b_13\
	\PWM2:PWMUDB:MODULE_3:b_12\
	\PWM2:PWMUDB:MODULE_3:b_11\
	\PWM2:PWMUDB:MODULE_3:b_10\
	\PWM2:PWMUDB:MODULE_3:b_9\
	\PWM2:PWMUDB:MODULE_3:b_8\
	\PWM2:PWMUDB:MODULE_3:b_7\
	\PWM2:PWMUDB:MODULE_3:b_6\
	\PWM2:PWMUDB:MODULE_3:b_5\
	\PWM2:PWMUDB:MODULE_3:b_4\
	\PWM2:PWMUDB:MODULE_3:b_3\
	\PWM2:PWMUDB:MODULE_3:b_2\
	\PWM2:PWMUDB:MODULE_3:b_1\
	\PWM2:PWMUDB:MODULE_3:b_0\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM2:Net_139\
	\PWM2:Net_138\
	\PWM2:Net_183\
	\PWM2:Net_181\

    Synthesized names
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 411 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Conn_LED_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Conn_LED_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Conn_LED_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \PWM3:Net_180\ to zero
Aliasing \PWM3:PWMUDB:hwCapture\ to zero
Aliasing \PWM3:Net_178\ to zero
Aliasing \PWM3:PWMUDB:trig_out\ to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM3:Net_179\ to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:km_tc\ to zero
Aliasing \PWM3:PWMUDB:min_kill_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:final_kill\ to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:dith_count_1\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM3:PWMUDB:dith_count_0\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM3:PWMUDB:status_6\ to zero
Aliasing \PWM3:PWMUDB:status_4\ to zero
Aliasing \PWM3:PWMUDB:cmp2\ to zero
Aliasing \PWM3:PWMUDB:cmp1_status_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:cmp2_status_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:final_kill_reg\\R\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:cs_addr_0\ to \PWM3:PWMUDB:runmode_enable\\R\
Aliasing \PWM3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Conn_LED_net_0
Aliasing Net_3287 to zero
Aliasing tmpOE__Pin_11_net_0 to tmpOE__Conn_LED_net_0
Aliasing \PWM1:Net_180\ to zero
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing \PWM1:Net_178\ to zero
Aliasing \PWM1:PWMUDB:trig_out\ to tmpOE__Conn_LED_net_0
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:Net_179\ to tmpOE__Conn_LED_net_0
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:km_tc\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to tmpOE__Conn_LED_net_0
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:status_6\ to zero
Aliasing \PWM1:PWMUDB:status_4\ to zero
Aliasing \PWM1:PWMUDB:cmp2\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to \PWM1:PWMUDB:runmode_enable\\R\
Aliasing \PWM1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Conn_LED_net_0
Aliasing Net_3457 to zero
Aliasing tmpOE__Pin_9_net_0 to tmpOE__Conn_LED_net_0
Aliasing \PWM2:Net_180\ to zero
Aliasing \PWM2:PWMUDB:hwCapture\ to zero
Aliasing \PWM2:Net_178\ to zero
Aliasing \PWM2:PWMUDB:trig_out\ to tmpOE__Conn_LED_net_0
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2:Net_179\ to tmpOE__Conn_LED_net_0
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:km_tc\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill\ to tmpOE__Conn_LED_net_0
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2:PWMUDB:status_6\ to zero
Aliasing \PWM2:PWMUDB:status_4\ to zero
Aliasing \PWM2:PWMUDB:cmp2\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cs_addr_0\ to \PWM2:PWMUDB:runmode_enable\\R\
Aliasing \PWM2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Conn_LED_net_0
Aliasing Net_3586 to zero
Aliasing tmpOE__Pin_10_net_0 to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:prevCompare1\\D\ to \PWM3:PWMUDB:pwm_temp\
Aliasing \PWM3:PWMUDB:tc_i_reg\\D\ to \PWM3:PWMUDB:status_2\
Aliasing \PWM1:PWMUDB:prevCompare1\\D\ to \PWM1:PWMUDB:pwm_temp\
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Aliasing \PWM2:PWMUDB:prevCompare1\\D\ to \PWM2:PWMUDB:pwm_temp\
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Removing Lhs of wire one[24] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \UART:select_s_wire\[28] = zero[20]
Removing Rhs of wire \UART:rx_wire\[29] = \UART:Net_1268\[30]
Removing Lhs of wire \UART:Net_1170\[33] = \UART:Net_847\[27]
Removing Lhs of wire \UART:sclk_s_wire\[34] = zero[20]
Removing Lhs of wire \UART:mosi_s_wire\[35] = zero[20]
Removing Lhs of wire \UART:miso_m_wire\[36] = zero[20]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[38] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[49] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \UART:cts_wire\[53] = zero[20]
Removing Lhs of wire \PWM3:Net_68\[88] = Net_3288[416]
Removing Lhs of wire \PWM3:PWMUDB:ctrl_enable\[99] = \PWM3:PWMUDB:control_7\[91]
Removing Lhs of wire \PWM3:Net_180\[107] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:hwCapture\[110] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:hwEnable\[111] = \PWM3:PWMUDB:control_7\[91]
Removing Lhs of wire \PWM3:Net_178\[113] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:trig_out\[116] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\R\[118] = \PWM3:Net_186\[119]
Removing Lhs of wire \PWM3:Net_186\[119] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\S\[120] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:final_enable\[121] = \PWM3:PWMUDB:runmode_enable\[117]
Removing Lhs of wire \PWM3:Net_179\[124] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\R\[126] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\S\[127] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:km_tc\[128] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\R\[129] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\S\[130] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:final_kill\[133] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_1_1\[136] = \PWM3:PWMUDB:MODULE_1:g2:a0:s_1\[375]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_1_0\[138] = \PWM3:PWMUDB:MODULE_1:g2:a0:s_0\[376]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\R\[139] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\S\[140] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\R\[141] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\S\[142] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:status_6\[145] = zero[20]
Removing Rhs of wire \PWM3:PWMUDB:status_5\[146] = \PWM3:PWMUDB:final_kill_reg\[160]
Removing Lhs of wire \PWM3:PWMUDB:status_4\[147] = zero[20]
Removing Rhs of wire \PWM3:PWMUDB:status_3\[148] = \PWM3:PWMUDB:fifo_full\[167]
Removing Rhs of wire \PWM3:PWMUDB:status_1\[150] = \PWM3:PWMUDB:cmp2_status_reg\[159]
Removing Rhs of wire \PWM3:PWMUDB:status_0\[151] = \PWM3:PWMUDB:cmp1_status_reg\[158]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status\[156] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cmp2\[157] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\R\[161] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\S\[162] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\R\[163] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\S\[164] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\R\[165] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\S\[166] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_2\[168] = \PWM3:PWMUDB:tc_i\[123]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_1\[169] = \PWM3:PWMUDB:runmode_enable\[117]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_0\[170] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:compare1\[203] = \PWM3:PWMUDB:cmp1_less\[174]
Removing Lhs of wire \PWM3:PWMUDB:pwm1_i\[208] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:pwm2_i\[210] = zero[20]
Removing Rhs of wire Net_3298[213] = \PWM3:PWMUDB:pwm_i_reg\[205]
Removing Lhs of wire \PWM3:PWMUDB:pwm_temp\[216] = \PWM3:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_23\[257] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_22\[258] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_21\[259] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_20\[260] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_19\[261] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_18\[262] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_17\[263] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_16\[264] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_15\[265] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_14\[266] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_13\[267] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_12\[268] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_11\[269] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_10\[270] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_9\[271] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_8\[272] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_7\[273] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_6\[274] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_5\[275] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_4\[276] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_3\[277] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_2\[278] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_1\[279] = \PWM3:PWMUDB:MODIN1_1\[280]
Removing Lhs of wire \PWM3:PWMUDB:MODIN1_1\[280] = \PWM3:PWMUDB:dith_count_1\[135]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:a_0\[281] = \PWM3:PWMUDB:MODIN1_0\[282]
Removing Lhs of wire \PWM3:PWMUDB:MODIN1_0\[282] = \PWM3:PWMUDB:dith_count_0\[137]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[414] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[415] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire Net_3287[422] = zero[20]
Removing Lhs of wire tmpOE__Pin_11_net_0[425] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:Net_68\[433] = Net_3458[761]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[444] = \PWM1:PWMUDB:control_7\[436]
Removing Lhs of wire \PWM1:Net_180\[452] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[455] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[456] = \PWM1:PWMUDB:control_7\[436]
Removing Lhs of wire \PWM1:Net_178\[458] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[461] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[463] = \PWM1:Net_186\[464]
Removing Lhs of wire \PWM1:Net_186\[464] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[465] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[466] = \PWM1:PWMUDB:runmode_enable\[462]
Removing Lhs of wire \PWM1:Net_179\[469] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[471] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[472] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:km_tc\[473] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[474] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[475] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[478] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_1\[481] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_1\[720]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_2_0\[483] = \PWM1:PWMUDB:MODULE_2:g2:a0:s_0\[721]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[484] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[485] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[486] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[487] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[490] = zero[20]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[491] = \PWM1:PWMUDB:final_kill_reg\[505]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[492] = zero[20]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[493] = \PWM1:PWMUDB:fifo_full\[512]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[495] = \PWM1:PWMUDB:cmp2_status_reg\[504]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[496] = \PWM1:PWMUDB:cmp1_status_reg\[503]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status\[501] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cmp2\[502] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[506] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[507] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[508] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[509] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[510] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[511] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[513] = \PWM1:PWMUDB:tc_i\[468]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[514] = \PWM1:PWMUDB:runmode_enable\[462]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[515] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[548] = \PWM1:PWMUDB:cmp1_less\[519]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[553] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[555] = zero[20]
Removing Rhs of wire Net_3539[558] = \PWM1:PWMUDB:pwm_i_reg\[550]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[561] = \PWM1:PWMUDB:cmp1\[499]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_23\[602] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_22\[603] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_21\[604] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_20\[605] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_19\[606] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_18\[607] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_17\[608] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_16\[609] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_15\[610] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_14\[611] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_13\[612] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_12\[613] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_11\[614] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_10\[615] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_9\[616] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_8\[617] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_7\[618] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_6\[619] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_5\[620] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_4\[621] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_3\[622] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_2\[623] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_1\[624] = \PWM1:PWMUDB:MODIN2_1\[625]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_1\[625] = \PWM1:PWMUDB:dith_count_1\[480]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:a_0\[626] = \PWM1:PWMUDB:MODIN2_0\[627]
Removing Lhs of wire \PWM1:PWMUDB:MODIN2_0\[627] = \PWM1:PWMUDB:dith_count_0\[482]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[759] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[760] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire Net_3457[767] = zero[20]
Removing Lhs of wire tmpOE__Pin_9_net_0[770] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:Net_68\[778] = Net_3587[1106]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[789] = \PWM2:PWMUDB:control_7\[781]
Removing Lhs of wire \PWM2:Net_180\[797] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[800] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[801] = \PWM2:PWMUDB:control_7\[781]
Removing Lhs of wire \PWM2:Net_178\[803] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[806] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[808] = \PWM2:Net_186\[809]
Removing Lhs of wire \PWM2:Net_186\[809] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[810] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[811] = \PWM2:PWMUDB:runmode_enable\[807]
Removing Lhs of wire \PWM2:Net_179\[814] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[816] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[817] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:km_tc\[818] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[819] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[820] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[823] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_3_1\[826] = \PWM2:PWMUDB:MODULE_3:g2:a0:s_1\[1065]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_3_0\[828] = \PWM2:PWMUDB:MODULE_3:g2:a0:s_0\[1066]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[829] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[830] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[831] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[832] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[835] = zero[20]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[836] = \PWM2:PWMUDB:final_kill_reg\[850]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[837] = zero[20]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[838] = \PWM2:PWMUDB:fifo_full\[857]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[840] = \PWM2:PWMUDB:cmp2_status_reg\[849]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[841] = \PWM2:PWMUDB:cmp1_status_reg\[848]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status\[846] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cmp2\[847] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[851] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[852] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[853] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[854] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[855] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[856] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[858] = \PWM2:PWMUDB:tc_i\[813]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[859] = \PWM2:PWMUDB:runmode_enable\[807]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[860] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[893] = \PWM2:PWMUDB:cmp1_less\[864]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i\[898] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i\[900] = zero[20]
Removing Rhs of wire Net_3597[903] = \PWM2:PWMUDB:pwm_i_reg\[895]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[906] = \PWM2:PWMUDB:cmp1\[844]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_23\[947] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_22\[948] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_21\[949] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_20\[950] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_19\[951] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_18\[952] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_17\[953] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_16\[954] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_15\[955] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_14\[956] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_13\[957] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_12\[958] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_11\[959] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_10\[960] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_9\[961] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_8\[962] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_7\[963] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_6\[964] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_5\[965] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_4\[966] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_3\[967] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_2\[968] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_1\[969] = \PWM2:PWMUDB:MODIN3_1\[970]
Removing Lhs of wire \PWM2:PWMUDB:MODIN3_1\[970] = \PWM2:PWMUDB:dith_count_1\[825]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:a_0\[971] = \PWM2:PWMUDB:MODIN3_0\[972]
Removing Lhs of wire \PWM2:PWMUDB:MODIN3_0\[972] = \PWM2:PWMUDB:dith_count_0\[827]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1104] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1105] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire Net_3586[1112] = zero[20]
Removing Lhs of wire tmpOE__Pin_10_net_0[1115] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:prevCapture\\D\[1121] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:trig_last\\D\[1122] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:prevCompare1\\D\[1128] = \PWM3:PWMUDB:cmp1\[154]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\D\[1129] = \PWM3:PWMUDB:cmp1_status\[155]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\D\[1130] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:pwm_i_reg\\D\[1132] = \PWM3:PWMUDB:pwm_i\[206]
Removing Lhs of wire \PWM3:PWMUDB:pwm1_i_reg\\D\[1133] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:pwm2_i_reg\\D\[1134] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:tc_i_reg\\D\[1135] = \PWM3:PWMUDB:status_2\[149]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1137] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1138] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[1144] = \PWM1:PWMUDB:cmp1\[499]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[1145] = \PWM1:PWMUDB:cmp1_status\[500]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[1146] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1148] = \PWM1:PWMUDB:pwm_i\[551]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1149] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1150] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[1151] = \PWM1:PWMUDB:status_2\[494]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[1153] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[1154] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[1160] = \PWM2:PWMUDB:cmp1\[844]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[1161] = \PWM2:PWMUDB:cmp1_status\[845]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[1162] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[1164] = \PWM2:PWMUDB:pwm_i\[896]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[1165] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[1166] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[1167] = \PWM2:PWMUDB:status_2\[839]

------------------------------------------------------
Aliased 0 equations, 265 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Conn_LED_net_0' (cost = 0):
tmpOE__Conn_LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:cmp1\' (cost = 0):
\PWM3:PWMUDB:cmp1\ <= (\PWM3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM3:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM3:PWMUDB:dith_count_0\ and \PWM3:PWMUDB:dith_count_1\)
	OR (not \PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM3:PWMUDB:final_capture\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM3:PWMUDB:min_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Conn_LED_net_0
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM3:PWMUDB:final_capture\[172] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[385] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[395] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[405] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[517] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[730] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[740] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[750] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[862] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1075] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1085] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1095] = zero[20]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\D\[1120] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\D\[1123] = \PWM3:PWMUDB:control_7\[91]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\D\[1125] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\D\[1131] = zero[20]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1136] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1139] = \PWM1:PWMUDB:control_7\[436]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1141] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[1147] = zero[20]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[1152] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[1155] = \PWM2:PWMUDB:control_7\[781]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[1157] = tmpOE__Conn_LED_net_0[19]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[1163] = zero[20]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj" -dcpsoc3 BLE_UART_PERIPHERAL.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.948ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 07 May 2017 14:29:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Aaron Wubshet\Google Drive\1 College\2 Sophomore Year\3 SPRING\6.115\Final Project PSoC Workspace\Final Project\BLE_UART_PERIPHERAL.cydsn\BLE_UART_PERIPHERAL.cyprj -d CYBL11573-56LQXI BLE_UART_PERIPHERAL.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_3288_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_3587_digital
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_3458_digital
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Conn_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Conn_LED(0)__PA ,
            annotation => Net_3175 ,
            pad => Conn_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            input => Net_3298 ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            input => Net_3539 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            input => Net_3597 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:tc_i\
        );
        Output = \PWM3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM3:PWMUDB:prevCompare1\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3298, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_3298 (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3539, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_3539 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3597, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_3597 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3288_digital ,
            cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3458_digital ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3587_digital ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3288_digital ,
            status_3 => \PWM3:PWMUDB:status_3\ ,
            status_2 => \PWM3:PWMUDB:status_2\ ,
            status_0 => \PWM3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3458_digital ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3587_digital ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3288_digital ,
            control_7 => \PWM3:PWMUDB:control_7\ ,
            control_6 => \PWM3:PWMUDB:control_6\ ,
            control_5 => \PWM3:PWMUDB:control_5\ ,
            control_4 => \PWM3:PWMUDB:control_4\ ,
            control_3 => \PWM3:PWMUDB:control_3\ ,
            control_2 => \PWM3:PWMUDB:control_2\ ,
            control_1 => \PWM3:PWMUDB:control_1\ ,
            control_0 => \PWM3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3458_digital ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3587_digital ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3176 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    1 :    4 : 75.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   10 :   28 :   38 : 26.32 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
Pre-configured Blocks         :    3 :    1 :    4 : 75.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.036ms
Tech Mapping phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1503598s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.364ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008746 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3597, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_3597 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3587_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3587_digital ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3587_digital ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3587_digital ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3539, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_3539 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3458_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3458_digital ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3458_digital ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3458_digital ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3298, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_3298 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM3:PWMUDB:prevCompare1\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3288_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:tc_i\
        );
        Output = \PWM3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3288_digital ,
        cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3288_digital ,
        status_3 => \PWM3:PWMUDB:status_3\ ,
        status_2 => \PWM3:PWMUDB:status_2\ ,
        status_0 => \PWM3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3288_digital ,
        control_7 => \PWM3:PWMUDB:control_7\ ,
        control_6 => \PWM3:PWMUDB:control_6\ ,
        control_5 => \PWM3:PWMUDB:control_5\ ,
        control_4 => \PWM3:PWMUDB:control_4\ ,
        control_3 => \PWM3:PWMUDB:control_3\ ,
        control_2 => \PWM3:PWMUDB:control_2\ ,
        control_1 => \PWM3:PWMUDB:control_1\ ,
        control_0 => \PWM3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3176 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        input => Net_3539 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        input => Net_3597 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_11(0)__PA ,
        input => Net_3298 ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = Conn_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Conn_LED(0)__PA ,
        annotation => Net_3175 ,
        pad => Conn_LED(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 ,
            ff_div_1 => \UART:Net_847_ff1\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_3176 ,
            rx => \UART:rx_wire\ ,
            tx => \UART:tx_wire\ ,
            rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tx_req => Net_3185 ,
            rx_req => Net_3184 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_3288_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_3587_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_3458_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_3180 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |     Pin_9(0) | In(Net_3539)
     |   4 |     * |      NONE |         CMOS_OUT |    Pin_10(0) | In(Net_3597)
     |   5 |     * |      NONE |         CMOS_OUT |    Pin_11(0) | In(Net_3298)
-----+-----+-------+-----------+------------------+--------------+-------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------+-------------------
   3 |   3 |     * |      NONE |    OPEN_DRAIN_LO |  Conn_LED(0) | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.004ms
Digital Placement phase: Elapsed time ==> 0s.704ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.840ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BLE_UART_PERIPHERAL_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.200ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.055ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.055ms
API generation phase: Elapsed time ==> 2s.437ms
Dependency generation phase: Elapsed time ==> 0s.048ms
Cleanup phase: Elapsed time ==> 0s.000ms
