$date
	Mon Aug 23 00:29:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module read_sm_tb $end
$scope module uut $end
$var wire 1 ! c_r $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ cur_e [2:0] $end
$var reg 1 % en_r $end
$var reg 3 & fut_e [2:0] $end
$var reg 1 ' ps_r $end
$var reg 1 ( push $end
$var reg 1 ) rdi $end
$var reg 1 * rst_cntr_r $end
$var reg 1 + rst_r $end
$var reg 1 , s_cmp $end
$var reg 2 - s_ds_r [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
x,
x+
x*
x)
x(
x'
b0 &
x%
bx $
1#
0"
0!
$end
#20
b0 -
1,
1*
1+
0'
0%
0(
0)
b1 &
b0 $
1"
#40
0"
#60
0*
0+
1)
b11 &
b1 $
1"
1!
#80
0"
#100
b10 -
1%
0)
b111 &
b11 $
1"
#120
b11 &
0"
0!
#140
1"
#160
0"
#180
b1 -
0,
1'
0%
b111 $
b110 &
1"
1!
#200
0"
#220
b0 -
1(
b0 &
b110 $
1"
#240
0"
0!
#260
1,
1*
1+
0'
0(
b1 &
b0 $
1"
#280
0"
#300
0*
0+
1)
b11 &
b1 $
1"
1!
#320
0"
#340
b10 -
1%
0)
b111 &
b11 $
1"
#360
b11 &
0"
0!
#380
1"
#400
0"
#420
b1 -
0,
1'
0%
b111 $
b110 &
1"
1!
#440
0"
#460
b0 -
1(
b0 &
b110 $
1"
#480
0"
0!
#500
1,
1*
1+
0'
0(
b1 &
b0 $
1"
#520
0"
#540
0*
0+
1)
b11 &
b1 $
1"
1!
#560
0"
#580
b10 -
1%
0)
b111 &
b11 $
1"
#600
b11 &
0"
0!
#620
1"
