{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 1611, "design__instance__area": 19438.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0034742821007966995, "power__switching__total": 0.00208292156457901, "power__leakage__total": 2.1854182463698635e-08, "power__total": 0.005557225551456213, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.13315919577218177, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.13251682071196605, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4721144719906821, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.458837869575214, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.472114, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 8.685979, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.14427924541247505, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.14364697338206917, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.3711424606029022, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.3800845301630396, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.044222, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.724951, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1256637468540442, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.12501437738857551, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.26939057302941793, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.304930866965413, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.269391, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9.108368, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 21, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.12408584233566951, "clock__skew__worst_setup": 0.1238581355868789, "timing__hold__ws": 0.2657374950858752, "timing__setup__ws": 1.2466374951857953, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265738, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.66613, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 161.225 171.945", "design__core__bbox": "5.52 10.88 155.48 160.48", "design__io": 65, "design__die__area": 27721.8, "design__core__area": 22434, "design__instance__count__stdcell": 1924, "design__instance__area__stdcell": 19830.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.883938, "design__instance__utilization__stdcell": 0.883938, "design__rows": 55, "design__rows:unithd": 55, "design__sites": 17930, "design__sites:unithd": 17930, "design__instance__count__class:inverter": 36, "design__instance__area__class:inverter": 136.381, "design__instance__count__class:sequential_cell": 335, "design__instance__area__class:sequential_cell": 7139.35, "design__instance__count__class:multi_input_combinational_cell": 774, "design__instance__area__class:multi_input_combinational_cell": 7748.68, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 63, "design__io__hpwl": 3380183, "design__instance__count__class:timing_repair_buffer": 410, "design__instance__area__class:timing_repair_buffer": 3549.65, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 45952.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 32, "design__instance__area__class:clock_buffer": 467.949, "design__instance__count__class:clock_inverter": 24, "design__instance__area__class:clock_inverter": 396.63, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 279, "antenna__violating__nets": 6, "antenna__violating__pins": 7, "route__antenna_violation__count": 6, "antenna_diodes_count": 0, "route__net": 1625, "route__net__special": 2, "route__drc_errors__iter:0": 1173, "route__wirelength__iter:0": 53192, "route__drc_errors__iter:1": 499, "route__wirelength__iter:1": 52497, "route__drc_errors__iter:2": 537, "route__wirelength__iter:2": 52374, "route__drc_errors__iter:3": 128, "route__wirelength__iter:3": 52156, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 52115, "route__drc_errors": 0, "route__wirelength": 52115, "route__vias": 12296, "route__vias__singlecut": 12296, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 364.91, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1309436346415795, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.13071853691697052, "timing__hold__ws__corner:min_tt_025C_1v80": 0.46627969471974584, "timing__setup__ws__corner:min_tt_025C_1v80": 4.557275574793008, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.46628, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 8.69341, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.14104405542721993, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.14082289899445988, "timing__hold__ws__corner:min_ss_100C_1v60": 0.3978151254346662, "timing__setup__ws__corner:min_ss_100C_1v60": 1.5161743401028445, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.033675, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 6.121149, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.12408584233566951, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1238581355868789, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2657374950858752, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.308131862080542, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.265738, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9.113283, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 21, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.13581035291881527, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.13339023319014046, "timing__hold__ws__corner:max_tt_025C_1v80": 0.47700933442238813, "timing__setup__ws__corner:max_tt_025C_1v80": 4.353304506761758, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.477009, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 8.677539, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 26, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 21, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.14657030171088703, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.14459488182730282, "timing__hold__ws__corner:max_ss_100C_1v60": 0.35134163239870686, "timing__setup__ws__corner:max_ss_100C_1v60": 1.2466374951857953, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.05273, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.66613, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 26, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 21, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.12854477568442754, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.12647232230574676, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27250669159191443, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.302187283749365, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.272507, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9.102445, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 26, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 26, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79732, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79905, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00268318, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00333173, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000897862, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00333173, "design_powergrid__voltage__worst": 0.00333173, "design_powergrid__voltage__worst__net:VPWR": 1.79732, "design_powergrid__drop__worst": 0.00333173, "design_powergrid__drop__worst__net:VPWR": 0.00268318, "design_powergrid__voltage__worst__net:VGND": 0.00333173, "design_powergrid__drop__worst__net:VGND": 0.00333173, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00095, "ir__drop__worst": 0.00268, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}