Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Documents and Settings/USER/Escritorio/FINAL/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to C:/Documents and Settings/USER/Escritorio/FINAL/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: GNRAL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GNRAL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GNRAL"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : GNRAL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : GNRAL.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tec.v" in library work
Compiling verilog file "mux.v" in library work
Module <tec> compiled
Compiling verilog file "mova.v" in library work
Module <mux> compiled
Compiling verilog file "loglcd.v" in library work
Module <mova> compiled
Compiling verilog file "lector.v" in library work
Module <loglcd> compiled
Compiling verilog file "divmuxlcd.v" in library work
Module <lector> compiled
Compiling verilog file "divisortec.v" in library work
Module <divmuxlcd> compiled
Compiling verilog file "divisor.v" in library work
Module <divisortec> compiled
Compiling verilog file "defvel.v" in library work
Module <divisor> compiled
Compiling verilog file "datlcd.v" in library work
Module <defvel> compiled
Compiling verilog file "contmotor2.v" in library work
Module <datlcd> compiled
Compiling verilog file "almacenaje.v" in library work
Module <contmotor2> compiled
Compiling verilog file "Vel.v" in library work
Module <almacenaje> compiled
Compiling verilog file "Posicion.v" in library work
Module <Vel> compiled
Compiling verilog file "Motor.v" in library work
Module <Posicion> compiled
Compiling verilog file "Matricial.v" in library work
Module <Motor> compiled
Compiling verilog file "LCD.v" in library work
Module <Matricial> compiled
Compiling verilog file "clkseg.v" in library work
Module <LCD> compiled
Compiling verilog file "GNRAL.v" in library work
Module <clkseg> compiled
Module <GNRAL> compiled
No errors in compilation
Analysis of file <"GNRAL.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <GNRAL> in library <work>.

Analyzing hierarchy for module <Matricial> in library <work>.

Analyzing hierarchy for module <Vel> in library <work>.

Analyzing hierarchy for module <Posicion> in library <work>.

Analyzing hierarchy for module <Motor> in library <work>.

Analyzing hierarchy for module <clkseg> in library <work>.

Analyzing hierarchy for module <LCD> in library <work>.

Analyzing hierarchy for module <divisortec> in library <work>.

Analyzing hierarchy for module <tec> in library <work>.

Analyzing hierarchy for module <almacenaje> in library <work>.

Analyzing hierarchy for module <defvel> in library <work>.

Analyzing hierarchy for module <divisor> in library <work>.

Analyzing hierarchy for module <lector> in library <work>.

Analyzing hierarchy for module <mova> in library <work>.

Analyzing hierarchy for module <contmotor2> in library <work>.

Analyzing hierarchy for module <datlcd> in library <work>.

Analyzing hierarchy for module <divmuxlcd> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <loglcd> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <GNRAL>.
Module <GNRAL> is correct for synthesis.
 
Analyzing module <Matricial> in library <work>.
Module <Matricial> is correct for synthesis.
 
Analyzing module <divisortec> in library <work>.
Module <divisortec> is correct for synthesis.
 
Analyzing module <tec> in library <work>.
Module <tec> is correct for synthesis.
 
Analyzing module <almacenaje> in library <work>.
Module <almacenaje> is correct for synthesis.
 
Analyzing module <Vel> in library <work>.
Module <Vel> is correct for synthesis.
 
Analyzing module <defvel> in library <work>.
Module <defvel> is correct for synthesis.
 
Analyzing module <divisor> in library <work>.
Module <divisor> is correct for synthesis.
 
Analyzing module <Posicion> in library <work>.
Module <Posicion> is correct for synthesis.
 
Analyzing module <lector> in library <work>.
Module <lector> is correct for synthesis.
 
Analyzing module <Motor> in library <work>.
Module <Motor> is correct for synthesis.
 
Analyzing module <mova> in library <work>.
WARNING:Xst:905 - "mova.v" line 76: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <funcion>, <reg1>
Module <mova> is correct for synthesis.
 
Analyzing module <contmotor2> in library <work>.
Module <contmotor2> is correct for synthesis.
 
Analyzing module <clkseg> in library <work>.
Module <clkseg> is correct for synthesis.
 
Analyzing module <LCD> in library <work>.
Module <LCD> is correct for synthesis.
 
Analyzing module <datlcd> in library <work>.
WARNING:Xst:905 - "datlcd.v" line 37: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <funcion>
Module <datlcd> is correct for synthesis.
 
Analyzing module <divmuxlcd> in library <work>.
Module <divmuxlcd> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <loglcd> in library <work>.
Module <loglcd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clkseg>.
    Related source file is "clkseg.v".
    Found 25-bit up counter for signal <cont>.
    Found 25-bit comparator less for signal <cont$cmp_lt0000> created at line 16.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <clkseg> synthesized.


Synthesizing Unit <divisortec>.
    Related source file is "divisortec.v".
    Found 1-bit register for signal <f>.
    Found 25-bit up counter for signal <cont>.
    Found 25-bit comparator less for signal <cont$cmp_lt0000> created at line 40.
    Found 21-bit up counter for signal <cont3>.
    Found 21-bit comparator less for signal <cont3$cmp_lt0000> created at line 45.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <divisortec> synthesized.


Synthesizing Unit <tec>.
    Related source file is "tec.v".
    Found 4x4-bit ROM for signal <columnas>.
    Found 4-bit register for signal <tec>.
    Found 1-bit register for signal <der>.
    Found 1-bit register for signal <latch>.
    Found 1-bit register for signal <izq>.
    Found 1-bit register for signal <funcion>.
    Found 1-bit register for signal <k>.
    Found 1-bit register for signal <orden>.
    Found 2-bit up counter for signal <cont>.
    Found 1-bit register for signal <h>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <tec> synthesized.


Synthesizing Unit <almacenaje>.
    Related source file is "almacenaje.v".
    Found 4-bit register for signal <out1>.
    Found 4-bit register for signal <out2>.
    Found 4-bit register for signal <out3>.
    Found 4-bit register for signal <num>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <almacenaje> synthesized.


Synthesizing Unit <defvel>.
    Related source file is "defvel.v".
Unit <defvel> synthesized.


Synthesizing Unit <divisor>.
    Related source file is "divisor.v".
    Found 1-bit register for signal <v>.
    Found 25-bit up counter for signal <cont>.
    Found 25-bit comparator less for signal <v$cmp_lt0000> created at line 38.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divisor> synthesized.


Synthesizing Unit <lector>.
    Related source file is "lector.v".
WARNING:Xst:2474 - Clock and clock enable of register <bus> are driven by the same logic. The clock enable is removed.
    Found 11-bit register for signal <bus>.
    Found 11-bit adder for signal <bus$add0000> created at line 34.
    Found 11-bit adder for signal <bus$addsub0000> created at line 34.
    Found 4x7-bit multiplier for signal <bus$mult0000> created at line 34.
    Found 4x4-bit multiplier for signal <bus$mult0001> created at line 34.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <lector> synthesized.


Synthesizing Unit <mova>.
    Related source file is "mova.v".
WARNING:Xst:2474 - Clock and clock enable of register <reg1> are driven by the same logic. The clock enable is removed.
WARNING:Xst:737 - Found 6-bit latch for signal <pulsos>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <reg2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <a>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit comparator greater for signal <a$cmp_gt0000> created at line 78.
    Found 6-bit comparator greater for signal <a$cmp_gt0001> created at line 82.
    Found 6-bit comparator lessequal for signal <a$cmp_le0000> created at line 78.
    Found 6-bit comparator lessequal for signal <a$cmp_le0001> created at line 82.
    Found 6-bit subtractor for signal <pulsos$share0000>.
    Found 6-bit register for signal <reg1>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <mova> synthesized.


Synthesizing Unit <contmotor2>.
    Related source file is "contmotor2.v".
    Found 16x4-bit ROM for signal <seg$mux0000>.
    Found 1-bit register for signal <h>.
    Found 1-bit register for signal <j>.
    Found 5-bit register for signal <cont>.
    Found 5-bit subtractor for signal <cont$addsub0000> created at line 116.
    Found 5-bit comparator greater for signal <cont$cmp_gt0000> created at line 115.
    Found 5-bit adder for signal <old_cont_2$addsub0000> created at line 69.
    Found 5-bit comparator less for signal <old_cont_2$cmp_lt0000> created at line 68.
    Found 5-bit comparator greater for signal <old_cont_5$cmp_gt0000> created at line 52.
    Found 5-bit comparator greater for signal <old_cont_5$cmp_gt0001> created at line 82.
    Found 5-bit subtractor for signal <old_cont_5$sub0000> created at line 53.
    Found 5-bit subtractor for signal <old_cont_5$sub0001> created at line 83.
    Found 5-bit adder for signal <old_cont_7$add0000> created at line 104.
    Found 5-bit comparator less for signal <old_cont_7$cmp_lt0000> created at line 103.
    Found 6-bit adder for signal <old_posicion_1$addsub0000> created at line 64.
    Found 6-bit comparator less for signal <old_posicion_1$cmp_lt0000> created at line 63.
    Found 6-bit comparator greater for signal <old_posicion_4$cmp_gt0000> created at line 50.
    Found 6-bit comparator greater for signal <old_posicion_4$cmp_gt0001> created at line 77.
    Found 6-bit comparator less for signal <old_posicion_4$cmp_lt0000> created at line 61.
    Found 6-bit subtractor for signal <old_posicion_4$sub0000> created at line 51.
    Found 6-bit subtractor for signal <old_posicion_4$sub0001> created at line 78.
    Found 6-bit adder for signal <old_posicion_6$add0000> created at line 99.
    Found 6-bit comparator less for signal <old_posicion_6$cmp_lt0000> created at line 98.
    Found 6-bit adder for signal <old_referencia_3$addsub0000> created at line 73.
    Found 6-bit register for signal <posicion>.
    Found 6-bit subtractor for signal <posicion$addsub0000> created at line 111.
    Found 6-bit comparator greater for signal <posicion$cmp_gt0000> created at line 110.
    Found 6-bit comparator lessequal for signal <posicion$cmp_le0000> created at line 50.
    Found 6-bit register for signal <referencia>.
    Found 6-bit adder for signal <referencia$addsub0000> created at line 87.
    Found 6-bit comparator greatequal for signal <referencia$cmp_ge0000> created at line 61.
    Summary:
	inferred   1 ROM(s).
	inferred  19 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <contmotor2> synthesized.


Synthesizing Unit <datlcd>.
    Related source file is "datlcd.v".
Unit <datlcd> synthesized.


Synthesizing Unit <divmuxlcd>.
    Related source file is "divmuxlcd.v".
    Found 1-bit register for signal <clkmux>.
    Found 2-bit up counter for signal <cont>.
    Found 2-bit comparator less for signal <cont$cmp_lt0000> created at line 33.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <divmuxlcd> synthesized.


Synthesizing Unit <mux>.
    Related source file is "mux.v".
    Found 32x8-bit ROM for signal <seg>.
    Found 1-bit register for signal <j>.
    Found 4-bit register for signal <cont>.
    Found 2-bit up counter for signal <contr>.
    Found 2-bit comparator less for signal <contr$cmp_lt0000> created at line 31.
    Found 4-bit up counter for signal <control>.
    Found 4-bit comparator less for signal <control$cmp_lt0000> created at line 115.
    Found 4-bit up counter for signal <control2>.
    Found 4-bit comparator greatequal for signal <control2$cmp_ge0000> created at line 44.
    Found 5-bit register for signal <in>.
    Found 4-bit comparator greatequal for signal <in$cmp_ge0000> created at line 45.
    Found 4-bit comparator greatequal for signal <in$cmp_ge0001> created at line 115.
    Found 4-bit comparator less for signal <j$cmp_lt0000> created at line 44.
    Found 4-bit adder for signal <old_cont_8$addsub0000> created at line 104.
    Found 4-bit comparator less for signal <old_cont_8$cmp_lt0000> created at line 45.
    Found 1-bit register for signal <r>.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <mux> synthesized.


Synthesizing Unit <loglcd>.
    Related source file is "loglcd.v".
    Found 1-bit register for signal <rs>.
    Found 8-bit register for signal <datolcd>.
    Found 1-bit register for signal <enable>.
    Found 6-bit up counter for signal <cont>.
    Found 2-bit up counter for signal <contr>.
    Found 2-bit comparator less for signal <contr$cmp_lt0000> created at line 49.
    Found 4-bit register for signal <control>.
    Found 4-bit adder for signal <control$share0000>.
    Found 4-bit register for signal <control2>.
    Found 4-bit adder for signal <control2$addsub0000> created at line 102.
    Found 4-bit comparator greatequal for signal <control2$cmp_ge0000> created at line 92.
    Found 6-bit comparator less for signal <control2$cmp_lt0000> created at line 65.
    Found 4-bit comparator less for signal <control2$cmp_lt0001> created at line 93.
    Found 4-bit comparator less for signal <control2$cmp_lt0002> created at line 92.
    Found 4-bit comparator greatequal for signal <enable$cmp_ge0000> created at line 93.
    Found 1-bit register for signal <r>.
    Found 4-bit comparator greatequal for signal <rs$cmp_ge0000> created at line 106.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <loglcd> synthesized.


Synthesizing Unit <Matricial>.
    Related source file is "Matricial.v".
Unit <Matricial> synthesized.


Synthesizing Unit <Vel>.
    Related source file is "Vel.v".
Unit <Vel> synthesized.


Synthesizing Unit <Posicion>.
    Related source file is "Posicion.v".
Unit <Posicion> synthesized.


Synthesizing Unit <Motor>.
    Related source file is "Motor.v".
Unit <Motor> synthesized.


Synthesizing Unit <LCD>.
    Related source file is "LCD.v".
Unit <LCD> synthesized.


Synthesizing Unit <GNRAL>.
    Related source file is "GNRAL.v".
WARNING:Xst:646 - Signal <clkv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <GNRAL> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x4-bit ROM                                          : 1
 32x8-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 4x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 2
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 3
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
# Counters                                             : 11
 2-bit up counter                                      : 4
 21-bit up counter                                     : 1
 25-bit up counter                                     : 3
 4-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 32
 1-bit register                                        : 17
 11-bit register                                       : 1
 4-bit register                                        : 8
 5-bit register                                        : 2
 6-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 3
 1-bit latch                                           : 1
 6-bit latch                                           : 2
# Comparators                                          : 36
 2-bit comparator less                                 : 3
 21-bit comparator less                                : 1
 25-bit comparator less                                : 3
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 5
 5-bit comparator greater                              : 3
 5-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 5
 6-bit comparator less                                 : 4
 6-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <lector>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_bus_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_bus_mult0001 by adding 1 register level(s).
Unit <lector> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch <reg1_0> has a constant value of 0 in block <m1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x4-bit ROM                                          : 1
 32x8-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 4x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 11-bit adder                                          : 2
 4-bit adder                                           : 3
 5-bit adder                                           : 2
 5-bit subtractor                                      : 3
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
# Counters                                             : 11
 2-bit up counter                                      : 4
 21-bit up counter                                     : 1
 25-bit up counter                                     : 3
 4-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Latches                                              : 3
 1-bit latch                                           : 1
 6-bit latch                                           : 2
# Comparators                                          : 36
 2-bit comparator less                                 : 3
 21-bit comparator less                                : 1
 25-bit comparator less                                : 3
 4-bit comparator greatequal                           : 6
 4-bit comparator less                                 : 5
 5-bit comparator greater                              : 3
 5-bit comparator less                                 : 2
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 5
 6-bit comparator less                                 : 4
 6-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <reg2_0> has a constant value of 0 in block <mova>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reg1_0> has a constant value of 0 in block <mova>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <pulsos_0> has a constant value of 0 in block <mova>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <GNRAL> ...

Optimizing unit <tec> ...

Optimizing unit <contmotor2> ...

Optimizing unit <mux> ...

Optimizing unit <loglcd> ...

Optimizing unit <mova> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GNRAL, actual ratio is 18.
FlipFlop m6/m3/control_0 has been replicated 1 time(s)
FlipFlop m6/m4/cont_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 215
 Flip-Flops                                            : 215

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : GNRAL.ngr
Top Level Output File Name         : GNRAL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 871
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 105
#      LUT2                        : 56
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 80
#      LUT3_D                      : 6
#      LUT3_L                      : 6
#      LUT4                        : 238
#      LUT4_D                      : 10
#      LUT4_L                      : 25
#      MULT_AND                    : 3
#      MUXCY                       : 169
#      MUXF5                       : 28
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 226
#      FD                          : 1
#      FDC                         : 11
#      FDC_1                       : 5
#      FDCE                        : 54
#      FDE                         : 20
#      FDE_1                       : 17
#      FDPE                        : 3
#      FDR                         : 73
#      FDRE                        : 27
#      FDRS                        : 3
#      FDS                         : 1
#      LD                          : 6
#      LDE                         : 5
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      298  out of   1920    15%  
 Number of Slice Flip Flops:            226  out of   3840     5%  
 Number of 4 input LUTs:                557  out of   3840    14%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    173    13%  
 Number of MULT18X18s:                    1  out of     12     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------+------------------------+-------+
Clock Signal                               | Clock buffer(FF name)  | Load  |
-------------------------------------------+------------------------+-------+
m1/m2/k                                    | NONE(m1/m3/out3_0)     | 16    |
clk                                        | BUFGP                  | 98    |
m1/m2/orden                                | NONE(m3/m1/bus_0)      | 11    |
m5/cont_181                                | BUFG                   | 34    |
m1/m1/cont_16                              | NONE(m1/m2/cont_1)     | 2     |
m1/m1/f                                    | NONE(m1/m2/orden)      | 11    |
m2/m2/v                                    | NONE(m4/m2/h)          | 19    |
m6/m2/clkmux                               | NONE(m6/m3/control2_3) | 19    |
m4/m1/reg2_not0001(m4/m1/reg2_not0001119:O)| NONE(*)(m4/m1/reg2_5)  | 5     |
m4/m1/a_not0001(m4/m1/a_not00012:O)        | NONE(*)(m4/m1/a)       | 1     |
m4/m2/j                                    | NONE(m4/m1/reg1_5)     | 5     |
m1/m2/funcion                              | NONE(m4/m1/pulsos_5)   | 5     |
-------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------+-------------------------+-------+
Control Signal                               | Buffer(FF name)         | Load  |
---------------------------------------------+-------------------------+-------+
m6/m4/r(m6/m4/r:Q)                           | NONE(m6/m4/cont_5)      | 25    |
m6/m3/r(m6/m3/r:Q)                           | NONE(m6/m3/control2_3)  | 19    |
m1/m3/funcion_inv(m1/m3/funcion_inv1_INV_0:O)| NONE(m3/m1/bus_3)       | 11    |
m1/m2/orden(m1/m2/orden:Q)                   | NONE(m4/m2/referencia_5)| 7     |
m1/m2/latch(m1/m2/latch:Q)                   | NONE(m6/m4/contr_0)     | 6     |
m4/m2/h(m4/m2/h:Q)                           | NONE(m4/m1/reg1_1)      | 5     |
---------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.638ns (Maximum Frequency: 130.917MHz)
   Minimum input arrival time before clock: 6.846ns
   Maximum output required time after clock: 8.350ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m2/k'
  Clock period: 1.655ns (frequency: 604.394MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.655ns (Levels of Logic = 0)
  Source:            m1/m3/out2_0 (FF)
  Destination:       m1/m3/out1_0 (FF)
  Source Clock:      m1/m2/k falling
  Destination Clock: m1/m2/k falling

  Data Path: m1/m3/out2_0 to m1/m3/out1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            6   0.626   0.853  m1/m3/out2_0 (m1/m3/out2_0)
     FDE_1:D                   0.176          m1/m3/out1_0
    ----------------------------------------
    Total                      1.655ns (0.802ns logic, 0.853ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.638ns (frequency: 130.917MHz)
  Total number of paths / destination ports: 3758 / 196
-------------------------------------------------------------------------
Delay:               7.638ns (Levels of Logic = 26)
  Source:            m2/m2/cont_1 (FF)
  Destination:       m2/m2/cont_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m2/m2/cont_1 to m2/m2/cont_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   0.804  m2/m2/cont_1 (m2/m2/cont_1)
     LUT3:I2->O            1   0.479   0.000  m2/m2/Mcompar_v_cmp_lt0000_lut<0> (m2/m2/Mcompar_v_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<0> (m2/m2/Mcompar_v_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<1> (m2/m2/Mcompar_v_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<2> (m2/m2/Mcompar_v_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<3> (m2/m2/Mcompar_v_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<4> (m2/m2/Mcompar_v_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<5> (m2/m2/Mcompar_v_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<6> (m2/m2/Mcompar_v_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<7> (m2/m2/Mcompar_v_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<8> (m2/m2/Mcompar_v_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<9> (m2/m2/Mcompar_v_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<10> (m2/m2/Mcompar_v_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<11> (m2/m2/Mcompar_v_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<12> (m2/m2/Mcompar_v_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<13> (m2/m2/Mcompar_v_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<14> (m2/m2/Mcompar_v_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<15> (m2/m2/Mcompar_v_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<16> (m2/m2/Mcompar_v_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<17> (m2/m2/Mcompar_v_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<18> (m2/m2/Mcompar_v_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<19> (m2/m2/Mcompar_v_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<20> (m2/m2/Mcompar_v_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<21> (m2/m2/Mcompar_v_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  m2/m2/Mcompar_v_cmp_lt0000_cy<22> (m2/m2/Mcompar_v_cmp_lt0000_cy<22>)
     MUXCY:CI->O           2   0.246   0.915  m2/m2/Mcompar_v_cmp_lt0000_cy<23> (m2/m2/Mcompar_v_cmp_lt0000_cy<23>)
     LUT2:I1->O           25   0.479   1.541  m2/m2/cont_and00001 (m2/m2/cont_and0000)
     FDRE:R                    0.892          m2/m2/cont_0
    ----------------------------------------
    Total                      7.638ns (4.378ns logic, 3.261ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm5/cont_181'
  Clock period: 6.531ns (frequency: 153.114MHz)
  Total number of paths / destination ports: 888 / 66
-------------------------------------------------------------------------
Delay:               6.531ns (Levels of Logic = 3)
  Source:            m6/m4/cont_0 (FF)
  Destination:       m6/m4/control2_3 (FF)
  Source Clock:      m5/cont_181 rising
  Destination Clock: m5/cont_181 rising

  Data Path: m6/m4/cont_0 to m6/m4/control2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.626   1.313  m6/m4/cont_0 (m6/m4/cont_0)
     LUT4_D:I1->O          1   0.479   0.704  m6/m4/control2_cmp_lt00001_SW0 (N107)
     LUT4_D:I3->O          6   0.479   1.148  m6/m4/control2_not000228 (m6/m4/N26)
     LUT4:I0->O            4   0.479   0.779  m6/m4/control2_not000258 (m6/m4/control2_not0002)
     FDCE:CE                   0.524          m6/m4/control2_0
    ----------------------------------------
    Total                      6.531ns (2.587ns logic, 3.944ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m1/cont_16'
  Clock period: 2.936ns (frequency: 340.599MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.936ns (Levels of Logic = 1)
  Source:            m1/m2/cont_0 (FF)
  Destination:       m1/m2/cont_1 (FF)
  Source Clock:      m1/m1/cont_16 rising
  Destination Clock: m1/m1/cont_16 rising

  Data Path: m1/m2/cont_0 to m1/m2/cont_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.626   1.655  m1/m2/cont_0 (m1/m2/cont_0)
     LUT2:I0->O            2   0.479   0.000  m1/m2/Mcount_cont_xor<1>11 (m1/m2/Result<1>)
     FD:D                      0.176          m1/m2/cont_1
    ----------------------------------------
    Total                      2.936ns (1.281ns logic, 1.655ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/m1/f'
  Clock period: 5.226ns (frequency: 191.362MHz)
  Total number of paths / destination ports: 25 / 12
-------------------------------------------------------------------------
Delay:               5.226ns (Levels of Logic = 3)
  Source:            m1/m2/k (FF)
  Destination:       m1/m2/tec_3 (FF)
  Source Clock:      m1/m1/f rising
  Destination Clock: m1/m1/f rising

  Data Path: m1/m2/k to m1/m2/tec_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            23   0.626   1.741  m1/m2/k (m1/m2/k)
     LUT4_D:I0->O          1   0.479   0.851  m1/m2/tec_mux0000<2>21 (m1/m2/N111)
     LUT4_L:I1->LO         1   0.479   0.395  m1/m2/tec_mux0000<0>43 (m1/m2/tec_mux0000<0>43)
     LUT4:I0->O            1   0.479   0.000  m1/m2/tec_mux0000<0>57 (m1/m2/tec_mux0000<0>)
     FDE:D                     0.176          m1/m2/tec_3
    ----------------------------------------
    Total                      5.226ns (2.239ns logic, 2.987ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm2/m2/v'
  Clock period: 6.168ns (frequency: 162.122MHz)
  Total number of paths / destination ports: 441 / 36
-------------------------------------------------------------------------
Delay:               6.168ns (Levels of Logic = 8)
  Source:            m4/m2/referencia_1 (FF)
  Destination:       m4/m2/cont_4 (FF)
  Source Clock:      m2/m2/v rising
  Destination Clock: m2/m2/v rising

  Data Path: m4/m2/referencia_1 to m4/m2/cont_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.626   1.078  m4/m2/referencia_1 (m4/m2/referencia_1)
     LUT2:I0->O            1   0.479   0.000  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_lut<1> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<1> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<2> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<3> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<4> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<4>)
     MUXCY:CI->O           3   0.264   0.830  m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<5> (m4/m2/Mcompar_old_posicion_4_cmp_lt0000_cy<5>)
     LUT4:I2->O            1   0.479   0.000  m4/m2/posicion_and000021 (m4/m2/posicion_and00002)
     MUXF5:I1->O          11   0.314   0.972  m4/m2/posicion_and00002_f5 (m4/m2/posicion_and0000)
     FDE:CE                    0.524          m4/m2/posicion_0
    ----------------------------------------
    Total                      6.168ns (3.288ns logic, 2.880ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm6/m2/clkmux'
  Clock period: 6.667ns (frequency: 149.992MHz)
  Total number of paths / destination ports: 319 / 37
-------------------------------------------------------------------------
Delay:               6.667ns (Levels of Logic = 6)
  Source:            m6/m3/control_0_1 (FF)
  Destination:       m6/m3/in_0 (FF)
  Source Clock:      m6/m2/clkmux rising
  Destination Clock: m6/m2/clkmux rising

  Data Path: m6/m3/control_0_1 to m6/m3/in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  m6/m3/control_0_1 (m6/m3/control_0_1)
     LUT3:I0->O            1   0.479   0.000  m6/m3/in_mux0000<4>594_G (N311)
     MUXF5:I1->O           1   0.314   0.851  m6/m3/in_mux0000<4>594 (m6/m3/in_mux0000<4>594)
     LUT4:I1->O            1   0.479   0.681  m6/m3/in_mux0000<4>5113 (m6/m3/in_mux0000<4>_bdd4)
     MUXF5:S->O            1   0.540   0.000  m6/m3/in_mux0000<4>2_f5 (m6/m3/in_mux0000<4>2_f5)
     MUXF6:I0->O           1   0.298   0.704  m6/m3/in_mux0000<4>2_f6 (m6/m3/in_mux0000<4>_bdd0)
     LUT4:I3->O            1   0.479   0.000  m6/m3/in_mux0000<4>1204 (m6/m3/in_mux0000<4>)
     FDCE:D                    0.176          m6/m3/in_0
    ----------------------------------------
    Total                      6.667ns (3.391ns logic, 3.276ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/m1/f'
  Total number of paths / destination ports: 152 / 22
-------------------------------------------------------------------------
Offset:              6.846ns (Levels of Logic = 5)
  Source:            fila<2> (PAD)
  Destination:       m1/m2/tec_0 (FF)
  Destination Clock: m1/m1/f rising

  Data Path: fila<2> to m1/m2/tec_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.715   1.655  fila_2_IBUF (fila_2_IBUF)
     LUT4:I0->O            1   0.479   0.976  m1/m2/tec_mux0000<3>66 (m1/m2/tec_mux0000<3>66)
     LUT3:I0->O            1   0.479   0.704  m1/m2/tec_mux0000<3>82 (m1/m2/tec_mux0000<3>82)
     LUT4:I3->O            1   0.479   0.704  m1/m2/tec_mux0000<3>111 (m1/m2/tec_mux0000<3>111)
     LUT4:I3->O            1   0.479   0.000  m1/m2/tec_mux0000<3>126 (m1/m2/tec_mux0000<3>)
     FDE:D                     0.176          m1/m2/tec_0
    ----------------------------------------
    Total                      6.846ns (2.807ns logic, 4.039ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm5/cont_181'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              6.314ns (Levels of Logic = 1)
  Source:            m6/m4/enable (FF)
  Destination:       enable (PAD)
  Source Clock:      m5/cont_181 rising

  Data Path: m6/m4/enable to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.626   0.779  m6/m4/enable (m6/m4/enable)
     OBUF:I->O                 4.909          enable_OBUF (enable)
    ----------------------------------------
    Total                      6.314ns (5.535ns logic, 0.779ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/m1/cont_16'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              8.350ns (Levels of Logic = 2)
  Source:            m1/m2/cont_0 (FF)
  Destination:       c<3> (PAD)
  Source Clock:      m1/m1/cont_16 rising

  Data Path: m1/m2/cont_0 to c<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             22   0.626   1.655  m1/m2/cont_0 (m1/m2/cont_0)
     LUT2:I0->O            1   0.479   0.681  m1/m2/tec_mux0000<2>411 (c_1_OBUF)
     OBUF:I->O                 4.909          c_1_OBUF (c<1>)
    ----------------------------------------
    Total                      8.350ns (6.014ns logic, 2.336ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm2/m2/v'
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 2)
  Source:            m4/m2/cont_0 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      m2/m2/v rising

  Data Path: m4/m2/cont_0 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.626   1.267  m4/m2/cont_0 (m4/m2/cont_0)
     LUT3:I0->O            1   0.479   0.681  m4/m2/seg<3>1 (seg_3_OBUF)
     OBUF:I->O                 4.909          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      7.962ns (6.014ns logic, 1.948ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.94 secs
 
--> 

Total memory usage is 161084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    6 (   0 filtered)

