Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 14 18:56:22 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.085     -121.674                    205                 6507        0.056        0.000                      0                 6507        0.160        0.000                       0                  2513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_fpga_0                   {0.000 10.000}       20.000          50.000          
nolabel_line61/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_0_clk_wiz_0       {0.000 1.667}        3.333           300.000         
  clk_out1_90_clk_wiz_0      {0.833 2.500}        3.333           300.000         
  clkfbout_clk_wiz_0         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                        13.114        0.000                      0                 5831        0.058        0.000                      0                 5831        8.750        0.000                       0                  2195  
nolabel_line61/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_0_clk_wiz_0            -2.079     -107.617                    198                  669        0.056        0.000                      0                  669        0.160        0.000                       0                   309  
  clk_out1_90_clk_wiz_0                                                                                                                                                        1.178        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_0_clk_wiz_0   clk_out1_90_clk_wiz_0       -4.085      -14.057                      7                    7        2.354        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.114ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.204ns (20.221%)  route 4.750ns (79.779%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X29Y96         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/Q
                         net (fo=9, routed)           1.016     4.465    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/mr_axi_wvalid
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.589 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           1.343     5.932    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_axi_wvalid
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.084 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state[2]_i_4/O
                         net (fo=2, routed)           0.672     6.756    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.348     7.104 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state[2]_i_2__0/O
                         net (fo=7, routed)           1.142     8.247    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X34Y92         LUT4 (Prop_lut4_I0_O)        0.124     8.371 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3/O
                         net (fo=1, routed)           0.577     8.947    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_0
    SLICE_X34Y92         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X34Y92         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X34Y92         FDSE (Setup_fdse_C_S)       -0.524    22.061    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.061    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 13.114    

Slack (MET) :             13.233ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 1.312ns (20.539%)  route 5.076ns (79.462%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X29Y95         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=43, routed)          1.154     4.603    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_state[1]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.727 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.977     5.704    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.828 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           1.120     6.948    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/s_axi_awvalid
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_3/O
                         net (fo=11, routed)          1.013     8.085    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.237 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3/O
                         net (fo=4, routed)           0.812     9.049    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I0_O)        0.332     9.381 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__0/O
                         net (fo=1, routed)           0.000     9.381    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__0_n_0
    SLICE_X40Y93         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X40Y93         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.029    22.614    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         22.614    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 13.233    

Slack (MET) :             13.298ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.312ns (20.745%)  route 5.012ns (79.255%))
  Logic Levels:           5  (LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X29Y95         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=43, routed)          1.154     4.603    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_state[1]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.727 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.977     5.704    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.828 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           1.120     6.948    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/s_axi_awvalid
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_3/O
                         net (fo=11, routed)          1.013     8.085    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.237 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3/O
                         net (fo=4, routed)           0.748     8.985    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3_n_0
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.332     9.317 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.317    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[2]_i_1_n_0
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X37Y93         FDSE (Setup_fdse_C_D)        0.031    22.616    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.616    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 13.298    

Slack (MET) :             13.314ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.338ns (21.063%)  route 5.014ns (78.937%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X29Y95         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=43, routed)          1.154     4.603    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_state[1]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.727 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.977     5.704    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.828 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           1.120     6.948    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/s_axi_awvalid
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_3/O
                         net (fo=11, routed)          1.013     8.085    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.237 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3/O
                         net (fo=4, routed)           0.750     8.987    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3_n_0
    SLICE_X37Y93         LUT3 (Prop_lut3_I0_O)        0.358     9.345 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.345    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[1]_i_1__0_n_0
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X37Y93         FDSE (Setup_fdse_C_D)        0.075    22.660    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.660    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                 13.314    

Slack (MET) :             13.316ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 1.338ns (21.069%)  route 5.012ns (78.931%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X29Y95         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=43, routed)          1.154     4.603    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_state[1]
    SLICE_X29Y99         LUT2 (Prop_lut2_I1_O)        0.124     4.727 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.977     5.704    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/s_axi_awvalid
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.124     5.828 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/m_axi_awvalid_INST_0/O
                         net (fo=5, routed)           1.120     6.948    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/s_axi_awvalid
    SLICE_X36Y94         LUT4 (Prop_lut4_I3_O)        0.124     7.072 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state[2]_i_3/O
                         net (fo=11, routed)          1.013     8.085    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[0]_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.152     8.237 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3/O
                         net (fo=4, routed)           0.748     8.985    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__3_n_0
    SLICE_X37Y93         LUT5 (Prop_lut5_I3_O)        0.358     9.343 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_2__0/O
                         net (fo=1, routed)           0.000     9.343    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_2__0_n_0
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X37Y93         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X37Y93         FDSE (Setup_fdse_C_D)        0.075    22.660    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.660    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                 13.316    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.368ns (22.956%)  route 4.591ns (77.044%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.686     2.980    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X26Y82         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=74, routed)          0.818     4.316    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     4.440 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           0.595     5.035    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.159 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=10, routed)          1.176     6.335    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.487 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=14, routed)          1.054     7.541    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.326     7.867 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4/O
                         net (fo=6, routed)           0.476     8.343    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.472     8.939    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.465    22.644    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X32Y77         FDSE (Setup_fdse_C_CE)      -0.169    22.402    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.368ns (22.956%)  route 4.591ns (77.044%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.686     2.980    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X26Y82         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=74, routed)          0.818     4.316    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     4.440 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           0.595     5.035    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.159 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=10, routed)          1.176     6.335    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.487 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=14, routed)          1.054     7.541    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.326     7.867 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4/O
                         net (fo=6, routed)           0.476     8.343    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.472     8.939    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.465    22.644    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X32Y77         FDSE (Setup_fdse_C_CE)      -0.169    22.402    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.368ns (22.956%)  route 4.591ns (77.044%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.686     2.980    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X26Y82         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=74, routed)          0.818     4.316    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     4.440 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           0.595     5.035    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.159 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=10, routed)          1.176     6.335    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.487 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=14, routed)          1.054     7.541    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.326     7.867 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4/O
                         net (fo=6, routed)           0.476     8.343    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.472     8.939    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.465    22.644    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X32Y77         FDSE (Setup_fdse_C_CE)      -0.169    22.402    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.368ns (22.956%)  route 4.591ns (77.044%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 22.644 - 20.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.686     2.980    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X26Y82         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y82         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=74, routed)          0.818     4.316    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.124     4.440 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           0.595     5.035    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X30Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.159 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=10, routed)          1.176     6.335    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X31Y80         LUT3 (Prop_lut3_I1_O)        0.152     6.487 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=14, routed)          1.054     7.541    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.326     7.867 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4/O
                         net (fo=6, routed)           0.476     8.343    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state[0]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2/O
                         net (fo=4, routed)           0.472     8.939    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.465    22.644    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X32Y77         FDSE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X32Y77         FDSE (Setup_fdse_C_CE)      -0.169    22.402    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.624ns  (required time - arrival time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.763ns  (logic 1.204ns (20.891%)  route 4.559ns (79.109%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.699     2.993    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X29Y96         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDRE (Prop_fdre_C_Q)         0.456     3.449 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state_reg[m_valid_i]/Q
                         net (fo=9, routed)           1.016     4.465    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/mr_axi_wvalid
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.124     4.589 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_axi_wvalid_INST_0/O
                         net (fo=7, routed)           1.343     5.932    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_axi_wvalid
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.152     6.084 f  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state[2]_i_4/O
                         net (fo=2, routed)           0.672     6.756    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.348     7.104 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state[2]_i_2__0/O
                         net (fo=7, routed)           0.662     7.767    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X34Y94         LUT4 (Prop_lut4_I0_O)        0.124     7.891 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[4]_i_1__0/O
                         net (fo=6, routed)           0.866     8.756    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg
    SLICE_X33Y94         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    21.179 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.479    22.658    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/aclk
    SLICE_X33Y94         FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[0]/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X33Y94         FDRE (Setup_fdre_C_CE)      -0.205    22.380    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                 13.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.141%)  route 0.200ns (44.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.551     0.887    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/Q
                         net (fo=2, routed)           0.200     1.235    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[14]
    SLICE_X42Y91         LUT3 (Prop_lut3_I1_O)        0.098     1.333 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1070]_i_1/O
                         net (fo=1, routed)           0.000     1.333    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i[1070]_i_1_n_0
    SLICE_X42Y91         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.823     1.189    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X42Y91         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X42Y91         FDRE (Hold_fdre_C_D)         0.121     1.275    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.956%)  route 0.185ns (53.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.641     0.977    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X34Y100        FDRE                                         r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][16]/Q
                         net (fo=2, routed)           0.185     1.326    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/w_accum_mesg[0]
    SLICE_X34Y97         SRLC32E                                      r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.826     1.192    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/aclk
    SLICE_X34Y97         SRLC32E                                      r  nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    nolabel_line50/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[88].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.947%)  route 0.251ns (64.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.555     0.891    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y96         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1049]/Q
                         net (fo=1, routed)           0.251     1.283    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[24]
    SLICE_X52Y96         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.820     1.186    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X52Y96         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.070     1.221    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1054]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.063%)  route 0.250ns (63.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.555     0.891    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y95         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1054]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1054]/Q
                         net (fo=1, routed)           0.250     1.282    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[29]
    SLICE_X52Y94         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.820     1.186    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X52Y94         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.066     1.217    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1070]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.030%)  route 0.204ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.551     0.887    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[11].axi_rdata_int_reg[11]/Q
                         net (fo=2, routed)           0.204     1.239    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[14]
    SLICE_X43Y91         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.823     1.189    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X43Y91         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1070]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.018     1.172    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1070]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.259%)  route 0.243ns (59.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.551     0.887    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[26].axi_rdata_int_reg[26]/Q
                         net (fo=2, routed)           0.243     1.294    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[29]
    SLICE_X47Y90         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.823     1.189    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X47Y90         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1085]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.071     1.225    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.921%)  route 0.219ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.555     0.891    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X49Y96         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1050]/Q
                         net (fo=1, routed)           0.219     1.237    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[25]
    SLICE_X53Y94         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.820     1.186    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X53Y94         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.017     1.168    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1035]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.413%)  route 0.236ns (62.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.557     0.893    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X47Y98         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1035]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1035]/Q
                         net (fo=1, routed)           0.236     1.269    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[10]
    SLICE_X53Y98         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.821     1.187    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X53Y98         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.046     1.198    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[10].bram_wrdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1028]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.719%)  route 0.221ns (63.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.557     0.893    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X47Y98         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1028]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i_reg[1028]/Q
                         net (fo=1, routed)           0.221     1.241    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_wdata[3]
    SLICE_X53Y98         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.821     1.187    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X53Y98         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.016     1.168    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[3].bram_wrdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.841%)  route 0.276ns (66.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.551     0.887    nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  nolabel_line50/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/Q
                         net (fo=2, routed)           0.276     1.303    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[20]
    SLICE_X45Y90         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line50/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.823     1.189    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X45Y90         FDRE                                         r  nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y90         FDRE (Hold_fdre_C_D)         0.075     1.229    nolabel_line50/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line50/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y18    nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y19    nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y93    nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y93    nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y104   nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y104   nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y104   nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y83    nolabel_line50/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y83    nolabel_line50/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y88    nolabel_line50/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y97    nolabel_line50/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y81    nolabel_line50/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y81    nolabel_line50/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y81    nolabel_line50/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y81    nolabel_line50/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line61/inst/clk_in1
  To Clock:  nolabel_line61/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line61/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line61/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_0_clk_wiz_0

Setup :          198  Failing Endpoints,  Worst Slack       -2.079ns,  Total Violation     -107.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 0.456ns (15.636%)  route 2.460ns (84.364%))
  Logic Levels:           0  
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.954     3.983    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X80Y122        FDRE                                         r  nolabel_line130/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     4.439 r  nolabel_line130/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.460     6.899    nolabel_line130/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.821    nolabel_line130/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.456ns (15.731%)  route 2.443ns (84.269%))
  Logic Levels:           0  
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.954     3.983    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X80Y122        FDRE                                         r  nolabel_line130/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     4.439 r  nolabel_line130/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           2.443     6.882    nolabel_line130/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     4.822    nolabel_line130/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -2.038ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d1_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.518ns (20.750%)  route 1.978ns (79.250%))
  Logic Levels:           0  
  Clock Path Skew:        -1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.965     3.994    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X66Y118        FDRE                                         r  nolabel_line130/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     4.512 r  nolabel_line130/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.978     6.491    nolabel_line130/oddr_hiz_latch
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     4.453    nolabel_line130/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                 -2.038    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_hiz_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d0_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.518ns (20.918%)  route 1.958ns (79.082%))
  Logic Levels:           0  
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.965     3.994    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X66Y118        FDRE                                         r  nolabel_line130/oddr_hiz_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.518     4.512 r  nolabel_line130/oddr_hiz_latch_reg/Q
                         net (fo=2, routed)           1.958     6.471    nolabel_line130/oddr_hiz_latch
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/T1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     4.452    nolabel_line130/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.452    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -1.549ns  (required time - arrival time)
  Source:                 nolabel_line130/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.574ns (24.283%)  route 1.790ns (75.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 5.203 - 3.333 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          1.023     4.052    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X52Y103        FDRE                                         r  nolabel_line130/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     4.508 f  nolabel_line130/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.018     5.526    nolabel_line130/csi_lp_state_lat[1]
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.118     5.644 r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.772     6.416    nolabel_line130/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.643     5.203    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty           -0.076     5.127    
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)       -0.260     4.867    nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          4.867    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                 -1.549    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 nolabel_line130/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.574ns (24.469%)  route 1.772ns (75.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 5.203 - 3.333 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          1.023     4.052    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X52Y103        FDRE                                         r  nolabel_line130/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     4.508 f  nolabel_line130/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.018     5.526    nolabel_line130/csi_lp_state_lat[1]
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.118     5.644 r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.754     6.398    nolabel_line130/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.643     5.203    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty           -0.076     5.127    
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)       -0.263     4.864    nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          4.864    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.477ns  (required time - arrival time)
  Source:                 nolabel_line130/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.485ns  (logic 0.580ns (23.336%)  route 1.905ns (76.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 5.203 - 3.333 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          1.023     4.052    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X52Y103        FDRE                                         r  nolabel_line130/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     4.508 f  nolabel_line130/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.141     5.649    nolabel_line130/csi_lp_state_lat[1]
    SLICE_X52Y104        LUT1 (Prop_lut1_I0_O)        0.124     5.773 r  nolabel_line130/csi_dn0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.765     6.538    nolabel_line130/csi_dn0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.643     5.203    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X52Y104        FDRE                                         r  nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty           -0.076     5.127    
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)       -0.067     5.060    nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                 -1.477    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d0_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.776%)  route 1.850ns (80.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 5.401 - 3.333 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.954     3.983    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X80Y122        FDRE                                         r  nolabel_line130/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     4.439 r  nolabel_line130/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.850     6.289    nolabel_line130/oddr_tclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840     5.401    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000     5.401    
                         clock uncertainty           -0.076     5.325    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     4.820    nolabel_line130/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                          4.820    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 nolabel_line130/oddr_tclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_d1_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.456ns (19.776%)  route 1.850ns (80.224%))
  Logic Levels:           0  
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 5.402 - 3.333 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.954     3.983    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X80Y122        FDRE                                         r  nolabel_line130/oddr_tclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.456     4.439 r  nolabel_line130/oddr_tclk_en_clkalign_reg/Q
                         net (fo=2, routed)           1.850     6.289    nolabel_line130/oddr_tclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841     5.402    nolabel_line130/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000     5.402    
                         clock uncertainty           -0.076     5.326    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     4.821    nolabel_line130/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                          4.821    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 nolabel_line130/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            csi_lpd0_n_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_0_clk_wiz_0 rise@3.333ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.580ns (26.216%)  route 1.632ns (73.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 5.203 - 3.333 ) 
    Source Clock Delay      (SCD):    4.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          1.023     4.052    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X52Y103        FDRE                                         r  nolabel_line130/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.456     4.508 r  nolabel_line130/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           1.018     5.526    nolabel_line130/csi_lp_state_lat[1]
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124     5.650 r  nolabel_line130/csi_lpd0_n_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.614     6.264    nolabel_line130_n_38
    SLICE_X53Y104        FDRE                                         r  csi_lpd0_n_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     4.946    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     1.520 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.245    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133     3.469    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     3.560 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.643     5.203    mod_clk_I_bufg_oserdese
    SLICE_X53Y104        FDRE                                         r  csi_lpd0_n_OBUFT_inst_i_1/C
                         clock pessimism              0.000     5.203    
                         clock uncertainty           -0.076     5.127    
    SLICE_X53Y104        FDRE (Setup_fdre_C_D)       -0.067     5.060    csi_lpd0_n_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                          5.060    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 -1.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cam_end_idle_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cam_end_idle_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.275%)  route 0.116ns (22.725%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X39Y98         FDRE                                         r  cam_end_idle_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.770 f  cam_end_idle_counter_reg[7]/Q
                         net (fo=3, routed)           0.115     0.885    cam_end_idle_counter_reg_n_0_[7]
    SLICE_X37Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  cam_end_idle_counter[7]_i_3/O
                         net (fo=1, routed)           0.000     0.930    cam_end_idle_counter[7]_i_3_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.045 r  cam_end_idle_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    cam_end_idle_counter_reg[7]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  cam_end_idle_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    cam_end_idle_counter_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.139 r  cam_end_idle_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.139    in11[13]
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[13]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.083    cam_end_idle_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X46Y98         FDRE                                         r  frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     0.793 r  frame_reg[2]/Q
                         net (fo=2, routed)           0.127     0.919    frame_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.075 r  frame_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    frame_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.115 r  frame_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.116    frame_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.169 r  frame_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.169    frame_reg[8]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X46Y100        FDRE                                         r  frame_reg[8]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.112    frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/wct_latch_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.167%)  route 0.260ns (64.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.558     0.628    bram_clk
    SLICE_X49Y99         FDRE                                         r  mipi_wct_short_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  mipi_wct_short_reg[14]/Q
                         net (fo=1, routed)           0.260     1.029    nolabel_line130/wct_latch_reg[15]_0[14]
    SLICE_X53Y99         FDRE                                         r  nolabel_line130/wct_latch_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.823     0.900    nolabel_line130/bram_clk
    SLICE_X53Y99         FDRE                                         r  nolabel_line130/wct_latch_reg[14]/C
                         clock pessimism             -0.012     0.888    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.076     0.964    nolabel_line130/wct_latch_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/wct_latch_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.055%)  route 0.250ns (63.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.016ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.640     0.710    bram_clk
    SLICE_X48Y100        FDRE                                         r  mipi_wct_short_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     0.851 r  mipi_wct_short_reg[13]/Q
                         net (fo=1, routed)           0.250     1.101    nolabel_line130/wct_latch_reg[15]_0[13]
    SLICE_X52Y100        FDRE                                         r  nolabel_line130/wct_latch_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.909     0.986    nolabel_line130/bram_clk
    SLICE_X52Y100        FDRE                                         r  nolabel_line130/wct_latch_reg[13]/C
                         clock pessimism             -0.016     0.970    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.066     1.036    nolabel_line130/wct_latch_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cam_end_idle_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cam_end_idle_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.405ns (77.755%)  route 0.116ns (22.245%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X39Y98         FDRE                                         r  cam_end_idle_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.770 f  cam_end_idle_counter_reg[7]/Q
                         net (fo=3, routed)           0.115     0.885    cam_end_idle_counter_reg_n_0_[7]
    SLICE_X37Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  cam_end_idle_counter[7]_i_3/O
                         net (fo=1, routed)           0.000     0.930    cam_end_idle_counter[7]_i_3_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.045 r  cam_end_idle_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    cam_end_idle_counter_reg[7]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  cam_end_idle_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    cam_end_idle_counter_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.150 r  cam_end_idle_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.150    in11[15]
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[15]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.083    cam_end_idle_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X46Y98         FDRE                                         r  frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164     0.793 r  frame_reg[2]/Q
                         net (fo=2, routed)           0.127     0.919    frame_reg[2]
    SLICE_X46Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.075 r  frame_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    frame_reg[0]_i_2_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.115 r  frame_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.116    frame_reg[4]_i_1_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.182 r  frame_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.182    frame_reg[8]_i_1_n_5
    SLICE_X46Y100        FDRE                                         r  frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X46Y100        FDRE                                         r  frame_reg[10]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     1.112    frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/wct_latch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.095%)  route 0.261ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.628ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.558     0.628    bram_clk
    SLICE_X48Y99         FDRE                                         r  mipi_wct_short_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     0.769 r  mipi_wct_short_reg[5]/Q
                         net (fo=1, routed)           0.261     1.029    nolabel_line130/wct_latch_reg[15]_0[5]
    SLICE_X52Y98         FDRE                                         r  nolabel_line130/wct_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.823     0.900    nolabel_line130/bram_clk
    SLICE_X52Y98         FDRE                                         r  nolabel_line130/wct_latch_reg[5]/C
                         clock pessimism             -0.012     0.888    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.070     0.958    nolabel_line130/wct_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cam_start_idle_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cam_start_idle_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.479ns (85.705%)  route 0.080ns (14.295%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X38Y99         FDRE                                         r  cam_start_idle_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.164     0.793 r  cam_start_idle_counter_reg[9]/Q
                         net (fo=3, routed)           0.079     0.872    cam_start_idle_counter_reg_n_0_[9]
    SLICE_X38Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.041 r  cam_start_idle_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.042    cam_start_idle_counter_reg[12]_i_1_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.082 r  cam_start_idle_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.082    cam_start_idle_counter_reg[16]_i_1_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.122 r  cam_start_idle_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.122    cam_start_idle_counter_reg[20]_i_1_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.188 r  cam_start_idle_counter_reg[23]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.188    in7[23]
    SLICE_X38Y102        FDRE                                         r  cam_start_idle_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X38Y102        FDRE                                         r  cam_start_idle_counter_reg[23]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X38Y102        FDRE (Hold_fdre_C_D)         0.134     1.112    cam_start_idle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 nolabel_line130/wct_latch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/hs_tx_byte_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.534%)  route 0.369ns (66.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.011ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.555     0.625    nolabel_line130/bram_clk
    SLICE_X53Y99         FDRE                                         r  nolabel_line130/wct_latch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.766 r  nolabel_line130/wct_latch_reg[7]/Q
                         net (fo=4, routed)           0.369     1.134    nolabel_line130/wct_latch[7]
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.179 r  nolabel_line130/hs_tx_byte_d1[7]_i_1/O
                         net (fo=1, routed)           0.000     1.179    nolabel_line130/hs_tx_byte_d1[7]_i_1_n_0
    SLICE_X55Y100        FDRE                                         r  nolabel_line130/hs_tx_byte_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.934     1.011    nolabel_line130/bram_clk
    SLICE_X55Y100        FDRE                                         r  nolabel_line130/hs_tx_byte_d1_reg[7]/C
                         clock pessimism             -0.012     0.999    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091     1.090    nolabel_line130/hs_tx_byte_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cam_end_idle_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cam_end_idle_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.430ns (78.773%)  route 0.116ns (21.227%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     0.597    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.559     0.629    bram_clk
    SLICE_X39Y98         FDRE                                         r  cam_end_idle_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     0.770 f  cam_end_idle_counter_reg[7]/Q
                         net (fo=3, routed)           0.115     0.885    cam_end_idle_counter_reg_n_0_[7]
    SLICE_X37Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.930 r  cam_end_idle_counter[7]_i_3/O
                         net (fo=1, routed)           0.000     0.930    cam_end_idle_counter[7]_i_3_n_0
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.045 r  cam_end_idle_counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    cam_end_idle_counter_reg[7]_i_1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  cam_end_idle_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.085    cam_end_idle_counter_reg[12]_i_1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.175 r  cam_end_idle_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.175    in11[14]
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     0.864    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.913     0.990    bram_clk
    SLICE_X37Y100        FDRE                                         r  cam_end_idle_counter_reg[14]/C
                         clock pessimism             -0.012     0.978    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.083    cam_end_idle_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_0_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { nolabel_line61/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         3.333       0.160      BUFR_X1Y11       nolabel_line130/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         3.333       0.757      RAMB36_X3Y18     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         3.333       0.757      RAMB36_X3Y19     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y15   nolabel_line130/bufgce_mipi_clkdiv/I0
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y0    nolabel_line61/inst/clkout1_buf/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y1    nolabel_line130/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y148    nolabel_line130/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y148    nolabel_line130/OSERDESE2_lane_d1_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y146    nolabel_line130/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y146    nolabel_line130/OSERDESE2_lane_d0_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         1.667       0.687      SLICE_X50Y99     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         1.667       0.687      SLICE_X50Y99     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X94Y111    nolabel_line130/clk_rst_clkalign_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X81Y111    nolabel_line130/clk_state_timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X81Y111    nolabel_line130/clk_state_timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X81Y111    nolabel_line130/clk_state_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X81Y111    nolabel_line130/clk_state_timer_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y103    nolabel_line130/csi_lp_state_lat_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y103    nolabel_line130/csi_lp_state_lat_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y103    nolabel_line130/csi_lp_state_lat_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         1.667       0.687      SLICE_X50Y99     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         1.667       0.687      SLICE_X50Y99     nolabel_line50/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y104    nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y104    nolabel_line130/csi_dn0_lp_lat_tristate_oe_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y104    nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X52Y104    nolabel_line130/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X53Y104    csi_lpd0_n_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X54Y100    nolabel_line130/hs_tx_byte_d0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X55Y100    nolabel_line130/hs_tx_byte_d0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.667       1.167      SLICE_X55Y100    nolabel_line130/hs_tx_byte_d0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_90_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_90_clk_wiz_0
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { nolabel_line61/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3    nolabel_line130/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2    nolabel_line61/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line130/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         3.333       1.666      OLOGIC_X1Y114    nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.333       2.084      MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.333       210.027    MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    nolabel_line61/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :            7  Failing Endpoints,  Worst Slack       -4.085ns,  Total Violation      -14.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.085ns  (required time - arrival time)
  Source:                 nolabel_line130/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.518ns (28.084%)  route 1.326ns (71.916%))
  Logic Levels:           0  
  Clock Path Skew:        -2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         2.228     2.493    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.888     3.917    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X94Y111        FDRE                                         r  nolabel_line130/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.518     4.435 r  nolabel_line130/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           1.326     5.762    nolabel_line130/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     1.677    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.677    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                 -4.085    

Slack (VIOLATED) :        -2.675ns  (required time - arrival time)
  Source:                 nolabel_line130/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 0.716ns (49.585%)  route 0.728ns (50.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 0.969 - 0.833 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.653     1.656    nolabel_line130/CLK
    SLICE_X52Y46         FDRE                                         r  nolabel_line130/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.419     2.075 f  nolabel_line130/mod_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.301     2.376    nolabel_line130/mod_clk_div[1]
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.297     2.673 r  nolabel_line130/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.427     3.100    nolabel_line130/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line130/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line130/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     0.795    
                         clock uncertainty           -0.196     0.599    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     0.425    nolabel_line130/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                 -2.675    

Slack (VIOLATED) :        -1.712ns  (required time - arrival time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.456ns (54.550%)  route 0.380ns (45.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 2.672 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.456     2.761 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.380     3.141    nolabel_line130/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     2.672    nolabel_line130/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     2.498    
                         clock uncertainty           -0.196     2.302    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -0.873     1.429    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.429    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                 -1.712    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.456ns (45.651%)  route 0.543ns (54.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.543     3.304    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625     1.901    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.456ns (45.718%)  route 0.541ns (54.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.541     3.302    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     1.901    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.390ns  (required time - arrival time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.242%)  route 0.530ns (53.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.530     3.291    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     1.901    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                 -1.390    

Slack (VIOLATED) :        -1.389ns  (required time - arrival time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.456ns (46.307%)  route 0.529ns (53.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 2.896 - 0.833 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.806     1.806    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.055     2.305    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.456     2.761 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.529     3.290    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        1.612     2.446    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -0.980 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     0.745    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.836 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     0.969    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.060 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     2.896    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     2.722    
                         clock uncertainty           -0.196     2.526    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625     1.901    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          1.901    
                         arrival time                          -3.290    
  -------------------------------------------------------------------
                         slack                                 -1.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.686%)  route 0.254ns (64.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.254     4.503    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.149    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.357ns  (arrival time - required time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.362%)  route 0.258ns (64.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.258     4.506    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.149    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.369ns  (arrival time - required time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.355%)  route 0.269ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.269     4.518    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.149    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.518    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.374ns  (arrival time - required time)
  Source:                 nolabel_line130/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.986%)  route 0.274ns (66.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    nolabel_line130/mod_clk_I_bufg_oserdese
    SLICE_X113Y113       FDRE                                         r  nolabel_line130/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y113       FDRE (Prop_fdre_C_Q)         0.141     4.248 r  nolabel_line130/clkout_gen_reg/Q
                         net (fo=4, routed)           0.274     4.522    nolabel_line130/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.149    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 1.821 - 0.833 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 4.107 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030     3.365    nolabel_line130/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.391 r  nolabel_line130/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.716     4.107    mod_clk_I_bufg_oserdese
    SLICE_X113Y114       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDRE (Prop_fdre_C_Q)         0.141     4.248 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.196     4.444    nolabel_line130/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     1.821    nolabel_line130/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     1.871    
                         clock uncertainty            0.196     2.068    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.113     1.955    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           4.444    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.604ns  (arrival time - required time)
  Source:                 nolabel_line130/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.088%)  route 0.578ns (77.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 1.883 - 0.833 ) 
    Source Clock Delay      (SCD):    1.217ns = ( 4.550 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     3.377    nolabel_line130/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.403 r  nolabel_line130/bufgce_mipi_clkdiv/O
                         net (fo=267, routed)         0.768     4.171    nolabel_line130/bram_clk
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092     4.263 r  nolabel_line130/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.287     4.550    nolabel_line130/mod_clk_div4_oserdese_ln0
    SLICE_X94Y111        FDRE                                         r  nolabel_line130/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDRE (Prop_fdre_C_Q)         0.164     4.714 r  nolabel_line130/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.578     5.293    nolabel_line130/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.897 r  nolabel_line130/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     1.883    nolabel_line130/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line130/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     1.933    
                         clock uncertainty            0.196     2.130    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.689    nolabel_line130/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           5.293    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             3.128ns  (arrival time - required time)
  Source:                 nolabel_line130/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            nolabel_line130/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_90_clk_wiz_0 rise@0.833ns - clk_out1_0_clk_wiz_0 rise@3.333ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.445%)  route 0.324ns (63.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 0.868 - 0.833 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 3.891 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     3.333 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.597     3.930    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     2.780 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     3.309    nolabel_line61/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.335 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.556     3.891    nolabel_line130/CLK
    SLICE_X52Y46         FDRE                                         r  nolabel_line130/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     4.032 r  nolabel_line130/mod_clk_div_reg[0]/Q
                         net (fo=3, routed)           0.141     4.173    nolabel_line130/mod_clk_div[0]
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.045     4.218 r  nolabel_line130/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.183     4.401    nolabel_line130/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line130/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      0.833     0.833 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.833 r  nolabel_line50/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2204, routed)        0.864     1.697    nolabel_line61/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.230 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.806    nolabel_line61/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.835 r  nolabel_line61/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     0.868    nolabel_line130/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line130/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     0.918    
                         clock uncertainty            0.196     1.115    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.274    nolabel_line130/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  3.128    





