#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: False # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: DongGyu Kim
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: donggyu_profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: gyu511@postech.ac.kr
    phone: 010 9368 0405
    website: csdl.postech.ac.kr #do not add http://
    github: gyu511
    

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Elementary

    interests:
      - item: AI-EDA
        link:

career-profile:
    title: Career Profile
    summary: |
      Donggyu Kim received the B.S. degree in Electrical Engineering Kyungpook National University, Daegu, Republic of Korea, in 2023.
      He is currently the M.S. candidate in electrical engineering in 2023 from Pohang University of Science and Technology(POSTECH), Pohang, South Korea.
      He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr) (CSDL)
education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Republic of Korea
      time: 2023 - Present
      details:
      
    - degree: B.Sc in Electronics Engineering
      university: Kyungpook National University, Daegu, Republic of Korea
      time: 2023.02
      details:

experiences:
    - role: Undergraduate Student Researcher
      time: 2022
      company: Mobile SoC & Microprocessor Lab in KNU, Prof. Joonho Kong
      details:

    - role: Teaching Assistant (TA)
      company: Pohang University of Science and Technology (POSTECH)
      details: [EECE273] Digital system design (2023)

publications:
    title: Publications
    papers:
      - title: Advanced Parasitic Capacitance Extraction using Active Learning
        authors: D. Kim, J. Lee, and S. Kang
        conference: ISOCC, 2023

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 50%
    
      - name: C & C++
        level: 50%

      - name: Verilog
        level: 50%
        
      - name: EDA Tool
        level: 50%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
