INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/4dataSelect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data3Select
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/Instruction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/data2Select_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data2Select_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/data2Select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data2Select_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Vivado/CPU one cycle/CPU one cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
