$date
	Fri Nov 04 07:17:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mfGate $end
$var wire 1 ! tb_f $end
$var reg 1 " tb_a $end
$var reg 1 # tb_b $end
$var reg 1 $ tb_x $end
$var reg 1 % tb_y $end
$var integer 32 & i [31:0] $end
$scope module mfg $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
1)
1(
1'
b0 &
0%
0$
0#
0"
0!
$end
#1000
b1 &
#2000
b10 &
1#
#3000
b11 &
1"
0#
#4000
1!
0(
b100 &
1#
#5000
0!
1(
b101 &
1%
0"
0#
#6000
1!
0)
b110 &
1#
#7000
0*
1)
b111 &
1"
0#
#8000
1*
0(
b1000 &
1#
#9000
0'
1(
b1001 &
1$
0%
0"
0#
#10000
0!
1'
b1010 &
1#
#11000
b1011 &
1"
0#
#12000
b1100 &
1#
#13000
1!
0'
b1101 &
1%
0"
0#
#14000
1'
0)
b1110 &
1#
#15000
0*
1)
b1111 &
1"
0#
#16000
0!
1*
b10000 &
1#
