Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Reading design: MiniAlu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MiniAlu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MiniAlu"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MiniAlu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RAM.v" in library work
Compiling verilog file "Module_ROM.v" in library work
Compiling verilog include file "Defintions.v"
Module <RAM_DUAL_READ_PORT> compiled
Compiling verilog file "Init_LCD.v" in library work
Module <ROM> compiled
Compiling verilog file "Collaterals.v" in library work
Module <Module_Power_On_LCD> compiled
Module <UPCOUNTER_POSEDGE> compiled
Compiling verilog file "MiniAlu.v" in library work
Compiling verilog include file "Defintions.v"
Module <FFD_POSEDGE_SYNCRONOUS_RESET> compiled
Module <MiniAlu> compiled
No errors in compilation
Analysis of file <"MiniAlu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MiniAlu> in library <work>.

Analyzing hierarchy for module <ROM> in library <work>.

Analyzing hierarchy for module <Module_Power_On_LCD> in library <work>.

Analyzing hierarchy for module <RAM_DUAL_READ_PORT> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000010000"
	MEM_SIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <UPCOUNTER_POSEDGE> in library <work> with parameters.
	SIZE = "00000000000000000000000000010000"

Analyzing hierarchy for module <FFD_POSEDGE_SYNCRONOUS_RESET> in library <work> with parameters.
	SIZE = "00000000000000000000000000001000"

Analyzing hierarchy for module <FFD_POSEDGE_SYNCRONOUS_RESET> in library <work> with parameters.
	SIZE = "00000000000000000000000000010000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MiniAlu>.
Module <MiniAlu> is correct for synthesis.
 
Analyzing module <ROM> in library <work>.
Module <ROM> is correct for synthesis.
 
Analyzing module <Module_Power_On_LCD> in library <work>.
Module <Module_Power_On_LCD> is correct for synthesis.
 
Analyzing module <RAM_DUAL_READ_PORT> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000010000
	MEM_SIZE = 32'sb00000000000000000000000000001000
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <Ram> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <RAM_DUAL_READ_PORT> is correct for synthesis.
 
Analyzing module <UPCOUNTER_POSEDGE> in library <work>.
	SIZE = 32'sb00000000000000000000000000010000
Module <UPCOUNTER_POSEDGE> is correct for synthesis.
 
Analyzing module <FFD_POSEDGE_SYNCRONOUS_RESET.1> in library <work>.
	SIZE = 32'sb00000000000000000000000000001000
Module <FFD_POSEDGE_SYNCRONOUS_RESET.1> is correct for synthesis.
 
Analyzing module <FFD_POSEDGE_SYNCRONOUS_RESET.2> in library <work>.
	SIZE = 32'sb00000000000000000000000000010000
Module <FFD_POSEDGE_SYNCRONOUS_RESET.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ROM>.
    Related source file is "Module_ROM.v".
    Found 16x28-bit ROM for signal <oInstruction$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM> synthesized.


Synthesizing Unit <Module_Power_On_LCD>.
    Related source file is "Init_LCD.v".
WARNING:Xst:1780 - Signal <wWriteDone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rWrite_Enabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <rCurrentState>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 40                                             |
    | Inputs             | 7                                              |
    | Outputs            | 22                                             |
    | Clock              | Clock                     (rising_edge)        |
    | Reset              | Reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <rTimeCountReset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <oLCD_Data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0000> created at line 98.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0001> created at line 121.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0002> created at line 144.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0003> created at line 198.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0004> created at line 251.
    Found 32-bit comparator greater for signal <rCurrentState$cmp_gt0005> created at line 334.
    Found 32-bit up counter for signal <rTimeCount>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   6 Comparator(s).
Unit <Module_Power_On_LCD> synthesized.


Synthesizing Unit <RAM_DUAL_READ_PORT>.
    Related source file is "RAM.v".
WARNING:Xst:647 - Input <iWriteAddress<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iReadAddress0<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <iReadAddress1<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9x16-bit dual-port RAM <Mram_Ram> for signal <Ram>.
    Found 9x16-bit dual-port RAM <Mram_Ram_ren> for signal <Ram>.
    Found 16-bit register for signal <oDataOut0>.
    Found 16-bit register for signal <oDataOut1>.
    Summary:
	inferred   2 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <RAM_DUAL_READ_PORT> synthesized.


Synthesizing Unit <UPCOUNTER_POSEDGE>.
    Related source file is "Collaterals.v".
    Found 16-bit up counter for signal <Q>.
    Summary:
	inferred   1 Counter(s).
Unit <UPCOUNTER_POSEDGE> synthesized.


Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET_1>.
    Related source file is "Collaterals.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET_1> synthesized.


Synthesizing Unit <FFD_POSEDGE_SYNCRONOUS_RESET_2>.
    Related source file is "Collaterals.v".
    Found 16-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <FFD_POSEDGE_SYNCRONOUS_RESET_2> synthesized.


Synthesizing Unit <MiniAlu>.
    Related source file is "MiniAlu.v".
WARNING:Xst:653 - Signal <wMult> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <rResultTop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oLCD_StrataFlashControl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oLCD_RegisterSelect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oLCD_ReadWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oLCD_Enabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oLCD_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x1-bit ROM for signal <rFFLedEN>.
    Found 16-bit comparator lessequal for signal <rBranchTaken$cmp_le0000> created at line 209.
    Found 16-bit adder for signal <rResult$addsub0000> created at line 187.
    Found 16-bit shifter logical left for signal <rResult$shift0001> created at line 250.
    Found 8-bit comparator equal for signal <wA$cmp_eq0000> created at line 144.
    Found 8-bit comparator equal for signal <wB$cmp_eq0000> created at line 145.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <MiniAlu> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port RAM                                : 2
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 16x28-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Counters                                             : 2
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 9
 16-bit register                                       : 3
 8-bit register                                        : 6
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 9
 16-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 6
 8-bit comparator equal                                : 2
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <LCD/rCurrentState/FSM> on signal <rCurrentState[1:5]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000
 00000001 | 00001
 00000010 | 00011
 00000011 | 00010
 00000100 | 00110
 00000101 | 00111
 00000110 | 00101
 00000111 | 00100
 00001000 | 01100
 00001001 | 01101
 00001010 | 01111
 00001011 | 01110
 00001100 | 01010
 00001101 | 01011
 00001110 | 01001
 00001111 | 01000
 00010000 | 11000
 00010001 | 11001
 00010010 | 11011
 00010011 | 11010
----------------------
WARNING:Xst:2677 - Node <Q_4> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_5> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_6> of sequential type is unconnected in block <FFD1>.
WARNING:Xst:2677 - Node <Q_7> of sequential type is unconnected in block <FFD1>.

Synthesizing (advanced) Unit <RAM_DUAL_READ_PORT>.
INFO:Xst:3231 - The small RAM <Mram_Ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress0> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_Ram_ren> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <iWriteEnable>  | high     |
    |     addrA          | connected to signal <iWriteAddress> |          |
    |     diA            | connected to signal <iDataIn>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <iReadAddress1> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM_DUAL_READ_PORT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 2
 9x16-bit dual-port distributed RAM                    : 2
# ROMs                                                 : 2
 16x1-bit ROM                                          : 1
 16x28-bit ROM                                         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Counters                                             : 2
 16-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 96
 Flip-Flops                                            : 96
# Latches                                              : 2
 1-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 9
 16-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 6
 8-bit comparator equal                                : 2
# Logic shifters                                       : 1
 16-bit shifter logical left                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MiniAlu> ...

Optimizing unit <RAM_DUAL_READ_PORT> ...

Optimizing unit <FFD_POSEDGE_SYNCRONOUS_RESET_1> ...

Optimizing unit <FFD_POSEDGE_SYNCRONOUS_RESET_2> ...

Optimizing unit <Module_Power_On_LCD> ...
WARNING:Xst:1710 - FF/Latch <FFD4/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD4/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD3/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD2/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FFD2/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_7> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_6> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_5> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_4> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FF_IDST/Q_3> (without init value) has a constant value of 0 in block <MiniAlu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FFD1/Q_7> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_6> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_5> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <FFD1/Q_4> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <LCD/oLCD_Data_3> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <LCD/oLCD_Data_2> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <LCD/oLCD_Data_1> of sequential type is unconnected in block <MiniAlu>.
WARNING:Xst:2677 - Node <LCD/oLCD_Data_0> of sequential type is unconnected in block <MiniAlu>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <FFD3/Q_1> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD3/Q_0> 
INFO:Xst:2261 - The FF/Latch <FFD4/Q_1> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD4/Q_0> 
INFO:Xst:2261 - The FF/Latch <FFD3/Q_3> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD3/Q_2> 
INFO:Xst:2261 - The FF/Latch <FFD1/Q_3> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD1/Q_0> 
INFO:Xst:2261 - The FF/Latch <FFD2/Q_7> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FFD2/Q_5> 
INFO:Xst:2261 - The FF/Latch <FF_IDST/Q_1> in Unit <MiniAlu> is equivalent to the following FF/Latch, which will be removed : <FF_IDST/Q_0> 
Found area constraint ratio of 100 (+ 5) on block MiniAlu, actual ratio is 5.
FlipFlop FFD1/Q_1 has been replicated 1 time(s)
FlipFlop FFD1/Q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 119
 Flip-Flops                                            : 119

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MiniAlu.ngr
Top Level Output File Name         : MiniAlu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 466
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 39
#      LUT2                        : 21
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 65
#      LUT3_D                      : 3
#      LUT4                        : 114
#      LUT4_D                      : 5
#      LUT4_L                      : 15
#      MUXCY                       : 125
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 57
# FlipFlops/Latches                : 120
#      FD                          : 48
#      FDR                         : 44
#      FDRE                        : 24
#      FDRS                        : 3
#      LD                          : 1
# RAMS                             : 32
#      RAM16X1D                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      177  out of   4656     3%  
 Number of Slice Flip Flops:            120  out of   9312     1%  
 Number of 4 input LUTs:                336  out of   9312     3%  
    Number used as logic:               272
    Number used as RAMs:                 64
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------+-----------------------------+-------+
Clock Signal                                               | Clock buffer(FF name)       | Load  |
-----------------------------------------------------------+-----------------------------+-------+
Clock                                                      | BUFGP                       | 151   |
LCD/rTimeCountReset_not0001(LCD/rTimeCountReset_not00011:O)| NONE(*)(LCD/rTimeCountReset)| 1     |
-----------------------------------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.300ns (Maximum Frequency: 88.496MHz)
   Minimum input arrival time before clock: 4.939ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 11.300ns (frequency: 88.496MHz)
  Total number of paths / destination ports: 31083 / 440
-------------------------------------------------------------------------
Delay:               11.300ns (Levels of Logic = 5)
  Source:            FF_IDST/Q_1 (FF)
  Destination:       DataRam/Mram_Ram_ren12 (RAM)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: FF_IDST/Q_1 to DataRam/Mram_Ram_ren12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  FF_IDST/Q_1 (FF_IDST/Q_1)
     LUT4_D:I0->O          1   0.704   0.424  wA_cmp_eq0000854_SW0 (N47)
     LUT4_D:I3->O         11   0.704   0.968  wA_cmp_eq0000854_1 (wA_cmp_eq0000854)
     LUT3:I2->O            1   0.704   0.420  wA<9>1 (wA<9>)
     MULT18X18SIO:A9->P11    1   4.654   0.424  Mmult__AUX_1 (_AUX_1<11>)
     LUT4:I3->O            3   0.704   0.000  rResult<11>86 (rResult<11>)
     RAM16X1D:D                0.381          DataRam/Mram_Ram12
    ----------------------------------------
    Total                     11.300ns (8.442ns logic, 2.858ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              4.939ns (Levels of Logic = 2)
  Source:            Reset_I (PAD)
  Destination:       LCD/rTimeCount_31 (FF)
  Destination Clock: Clock rising

  Data Path: Reset_I to LCD/rTimeCount_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  Reset_I_IBUF (Reset_I_IBUF)
     LUT2:I0->O           32   0.704   1.262  LCD/rTimeCount_or00001 (LCD/rTimeCount_or0000)
     FDR:R                     0.911          LCD/rTimeCount_0
    ----------------------------------------
    Total                      4.939ns (2.833ns logic, 2.106ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            FF_LEDS/Q_7 (FF)
  Destination:       oLed<7> (PAD)
  Source Clock:      Clock rising

  Data Path: FF_LEDS/Q_7 to oLed<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  FF_LEDS/Q_7 (FF_LEDS/Q_7)
     OBUF:I->O                 3.272          oLed_7_OBUF (oLed<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 43.48 secs
 
--> 


Total memory usage is 530304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   14 (   0 filtered)

