{
  "name": "ostd::arch::timer::hpet::Hpet::pci_vendor_id",
  "span": "ostd/src/arch/x86/timer/hpet.rs:131:5: 131:39",
  "mir": "fn ostd::arch::timer::hpet::Hpet::pci_vendor_id(_1: &arch::timer::hpet::Hpet) -> u16 {\n    let mut _0: u16;\n    let mut _2: u32;\n    let mut _3: u32;\n    let mut _4: u32;\n    let mut _5: volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>;\n    let mut _6: &volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>;\n    let mut _7: u32;\n    let mut _8: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = &((*_1).0: volatile::VolatileRef<'_, u32, volatile::access::ReadOnly>);\n        _5 = volatile::VolatileRef::<'_, u32, volatile::access::ReadOnly>::as_ptr(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_6);\n        _4 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u32, volatile::access::ReadOnly>>::read(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _3 = BitAnd(move _4, 4294901760_u32);\n        StorageDead(_4);\n        _7 = 16_i32 as u32;\n        _8 = Lt(move _7, 32_u32);\n        assert(move _8, \"attempt to shift right by `{}`, which would overflow\", 16_i32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _2 = Shr(move _3, 16_i32);\n        StorageDead(_3);\n        _0 = move _2 as u16;\n        StorageDead(_2);\n        return;\n    }\n}\n"
}