
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004098                       # Number of seconds simulated (Second)
simTicks                                   4097676222                       # Number of ticks simulated (Tick)
finalTick                                  4097676222                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     95.27                       # Real time elapsed on the host (Second)
hostTickRate                                 43010522                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2383100                       # Number of bytes of host memory used (Byte)
simInsts                                     13703200                       # Number of instructions simulated (Count)
simOps                                       13776833                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   143833                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     144606                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.clusters.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.clusters.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.clusters.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1dcache.demandHits::processor.cores.core.data      3599959                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l1dcache.demandHits::total      3599959                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l1dcache.overallHits::processor.cores.core.data      3599959                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l1dcache.overallHits::total      3599959                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l1dcache.demandMisses::processor.cores.core.data        49041                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l1dcache.demandMisses::total        49041                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l1dcache.overallMisses::processor.cores.core.data        49041                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l1dcache.overallMisses::total        49041                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l1dcache.demandMissLatency::processor.cores.core.data   1415360554                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.demandMissLatency::total   1415360554                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.overallMissLatency::processor.cores.core.data   1415360554                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.overallMissLatency::total   1415360554                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.demandAccesses::processor.cores.core.data      3649000                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1dcache.demandAccesses::total      3649000                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1dcache.overallAccesses::processor.cores.core.data      3649000                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1dcache.overallAccesses::total      3649000                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1dcache.demandMissRate::processor.cores.core.data     0.013440                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.demandMissRate::total     0.013440                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.overallMissRate::processor.cores.core.data     0.013440                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.overallMissRate::total     0.013440                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.demandAvgMissLatency::processor.cores.core.data 28860.760466                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.demandAvgMissLatency::total 28860.760466                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.overallAvgMissLatency::processor.cores.core.data 28860.760466                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.overallAvgMissLatency::total 28860.760466                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.blockedCycles::no_mshrs          131                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l1dcache.blockedCycles::no_targets         2788                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l1dcache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l1dcache.blockedCauses::no_targets           18                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l1dcache.avgBlocked::no_mshrs    43.666667                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l1dcache.avgBlocked::no_targets   154.888889                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l1dcache.writebacks::writebacks        39849                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l1dcache.writebacks::total        39849                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l1dcache.demandMshrHits::processor.cores.core.data        29198                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.demandMshrHits::total        29198                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.overallMshrHits::processor.cores.core.data        29198                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.overallMshrHits::total        29198                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.demandMshrMisses::processor.cores.core.data        19843                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.demandMshrMisses::total        19843                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.overallMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher        21345                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.overallMshrMisses::processor.cores.core.data        19843                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.overallMshrMisses::total        41188                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.demandMshrMissLatency::processor.cores.core.data    384513768                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.demandMshrMissLatency::total    384513768                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    456312341                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissLatency::processor.cores.core.data    384513768                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissLatency::total    840826109                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.demandMshrMissRate::processor.cores.core.data     0.005438                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.demandMshrMissRate::total     0.005438                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissRate::processor.cores.core.data     0.005438                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.overallMshrMissRate::total     0.011287                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.demandAvgMshrMissLatency::processor.cores.core.data 19377.804163                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.demandAvgMshrMissLatency::total 19377.804163                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 21377.949918                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.overallAvgMshrMissLatency::processor.cores.core.data 19377.804163                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.overallAvgMshrMissLatency::total 20414.346630                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.replacements        41303                       # number of replacements (Count)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher        21345                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMisses::total        21345                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    456312341                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMissLatency::total    456312341                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 21377.949918                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.HardPFReq.avgMshrMissLatency::total 21377.949918                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.hits::processor.cores.core.data         4230                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.hits::total         4230                       # number of LoadLockedReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.misses::processor.cores.core.data           28                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.misses::total           28                       # number of LoadLockedReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.missLatency::processor.cores.core.data       559440                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.missLatency::total       559440                       # number of LoadLockedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.accesses::processor.cores.core.data         4258                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.accesses::total         4258                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.missRate::processor.cores.core.data     0.006576                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.missRate::total     0.006576                       # miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.avgMissLatency::processor.cores.core.data        19980                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.avgMissLatency::total        19980                       # average LoadLockedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrHits::processor.cores.core.data           23                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrHits::total           23                       # number of LoadLockedReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMisses::processor.cores.core.data            5                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMisses::total            5                       # number of LoadLockedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMissLatency::processor.cores.core.data       222111                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMissLatency::total       222111                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.001174                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.mshrMissRate::total     0.001174                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data 44422.200000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.LoadLockedReq.avgMshrMissLatency::total 44422.200000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.ReadReq.hits::processor.cores.core.data      2847760                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.hits::total      2847760                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.misses::processor.cores.core.data        27718                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.misses::total        27718                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.missLatency::processor.cores.core.data    214456329                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.ReadReq.missLatency::total    214456329                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.ReadReq.accesses::processor.cores.core.data      2875478                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.accesses::total      2875478                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.missRate::processor.cores.core.data     0.009639                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.ReadReq.missRate::total     0.009639                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.ReadReq.avgMissLatency::processor.cores.core.data  7737.078036                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.ReadReq.avgMissLatency::total  7737.078036                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrHits::processor.cores.core.data        17969                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrHits::total        17969                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMisses::processor.cores.core.data         9749                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMisses::total         9749                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMissLatency::processor.cores.core.data     83050533                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMissLatency::total     83050533                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.003390                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.ReadReq.mshrMissRate::total     0.003390                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  8518.877116                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.ReadReq.avgMshrMissLatency::total  8518.877116                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.hits::processor.cores.core.data         4176                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.hits::total         4176                       # number of StoreCondReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.misses::processor.cores.core.data            6                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.misses::total            6                       # number of StoreCondReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.missLatency::processor.cores.core.data        27972                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.missLatency::total        27972                       # number of StoreCondReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.accesses::processor.cores.core.data         4182                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.accesses::total         4182                       # number of StoreCondReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.missRate::processor.cores.core.data     0.001435                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.missRate::total     0.001435                       # miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.avgMissLatency::processor.cores.core.data         4662                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.avgMissLatency::total         4662                       # average StoreCondReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMisses::processor.cores.core.data            6                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMisses::total            6                       # number of StoreCondReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMissLatency::processor.cores.core.data        25974                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMissLatency::total        25974                       # number of StoreCondReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMissRate::processor.cores.core.data     0.001435                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.mshrMissRate::total     0.001435                       # mshr miss rate for StoreCondReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.avgMshrMissLatency::processor.cores.core.data         4329                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.StoreCondReq.avgMshrMissLatency::total         4329                       # average StoreCondReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.SwapReq.hits::processor.cores.core.data        66173                       # number of SwapReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.hits::total        66173                       # number of SwapReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.misses::processor.cores.core.data          894                       # number of SwapReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.misses::total          894                       # number of SwapReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.missLatency::processor.cores.core.data      4204791                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.SwapReq.missLatency::total      4204791                       # number of SwapReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.SwapReq.accesses::processor.cores.core.data        67067                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.accesses::total        67067                       # number of SwapReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.missRate::processor.cores.core.data     0.013330                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.SwapReq.missRate::total     0.013330                       # miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.SwapReq.avgMissLatency::processor.cores.core.data  4703.345638                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.SwapReq.avgMissLatency::total  4703.345638                       # average SwapReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMisses::processor.cores.core.data          894                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMisses::total          894                       # number of SwapReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMissLatency::processor.cores.core.data      3907089                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMissLatency::total      3907089                       # number of SwapReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMissRate::processor.cores.core.data     0.013330                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.SwapReq.mshrMissRate::total     0.013330                       # mshr miss rate for SwapReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.SwapReq.avgMshrMissLatency::processor.cores.core.data  4370.345638                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.SwapReq.avgMshrMissLatency::total  4370.345638                       # average SwapReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.WriteReq.hits::processor.cores.core.data       752199                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.hits::total       752199                       # number of WriteReq hits (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.misses::processor.cores.core.data        21323                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.misses::total        21323                       # number of WriteReq misses (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.missLatency::processor.cores.core.data   1200904225                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.WriteReq.missLatency::total   1200904225                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.WriteReq.accesses::processor.cores.core.data       773522                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.accesses::total       773522                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.missRate::processor.cores.core.data     0.027566                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.WriteReq.missRate::total     0.027566                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.WriteReq.avgMissLatency::processor.cores.core.data 56319.665385                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.WriteReq.avgMissLatency::total 56319.665385                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrHits::processor.cores.core.data        11229                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrHits::total        11229                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMisses::processor.cores.core.data        10094                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMisses::total        10094                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMissLatency::processor.cores.core.data    301463235                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMissLatency::total    301463235                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.013049                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.WriteReq.mshrMissRate::total     0.013049                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.clusters.l1dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 29865.586982                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.WriteReq.avgMshrMissLatency::total 29865.586982                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1dcache.prefetcher.demandMshrMisses        19843                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfIssued        86458                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfUnused         3008                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfUseful        17287                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfUsefulButMiss           84                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.accuracy     0.199947                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.coverage     0.465580                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfHitInCache        47465                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfHitInMSHR        17648                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfLate        65113                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfIdentified       100790                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfBufferHit        12051                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfRemovedDemand          183                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfSpanPage         7098                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.pfUsefulSpanPage         2717                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters.l1dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1dcache.tags.tagsInUse   507.466821                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters.l1dcache.tags.totalRefs      3717001                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l1dcache.tags.sampledRefs        41815                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l1dcache.tags.avgRefs    88.891570                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters.l1dcache.tags.warmupTick       294039                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters.l1dcache.tags.occupancies::cache_hierarchy.clusters.l1dcache.prefetcher   334.558432                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l1dcache.tags.occupancies::processor.cores.core.data   172.908390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l1dcache.tags.avgOccs::cache_hierarchy.clusters.l1dcache.prefetcher     0.653434                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l1dcache.tags.avgOccs::processor.cores.core.data     0.337712                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l1dcache.tags.avgOccs::total     0.991146                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l1dcache.tags.occupanciesTaskId::1022          141                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters.l1dcache.tags.occupanciesTaskId::1024          371                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1022::0           29                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1022::1          112                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1024::0          176                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1024::1          193                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1dcache.tags.ratioOccsTaskId::1022     0.275391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters.l1dcache.tags.ratioOccsTaskId::1024     0.724609                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters.l1dcache.tags.tagAccesses     14939843                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters.l1dcache.tags.dataAccesses     14939843                       # Number of data accesses (Count)
board.cache_hierarchy.clusters.l1dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1icache.demandHits::processor.cores.core.inst      4185171                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l1icache.demandHits::total      4185171                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l1icache.overallHits::processor.cores.core.inst      4185171                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l1icache.overallHits::total      4185171                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l1icache.demandMisses::processor.cores.core.inst         3664                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l1icache.demandMisses::total         3664                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l1icache.overallMisses::processor.cores.core.inst         3664                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l1icache.overallMisses::total         3664                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l1icache.demandMissLatency::processor.cores.core.inst    248465286                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.demandMissLatency::total    248465286                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.overallMissLatency::processor.cores.core.inst    248465286                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.overallMissLatency::total    248465286                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.demandAccesses::processor.cores.core.inst      4188835                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1icache.demandAccesses::total      4188835                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1icache.overallAccesses::processor.cores.core.inst      4188835                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1icache.overallAccesses::total      4188835                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l1icache.demandMissRate::processor.cores.core.inst     0.000875                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.demandMissRate::total     0.000875                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.overallMissRate::processor.cores.core.inst     0.000875                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.overallMissRate::total     0.000875                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.demandAvgMissLatency::processor.cores.core.inst 67812.578057                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.demandAvgMissLatency::total 67812.578057                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.overallAvgMissLatency::processor.cores.core.inst 67812.578057                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.overallAvgMissLatency::total 67812.578057                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l1icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l1icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l1icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l1icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l1icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l1icache.writebacks::writebacks         2276                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l1icache.writebacks::total         2276                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l1icache.demandMshrHits::processor.cores.core.inst          876                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.demandMshrHits::total          876                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.overallMshrHits::processor.cores.core.inst          876                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.overallMshrHits::total          876                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.demandMshrMisses::processor.cores.core.inst         2788                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.demandMshrMisses::total         2788                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.overallMshrMisses::processor.cores.core.inst         2788                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.overallMshrMisses::total         2788                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.demandMshrMissLatency::processor.cores.core.inst    178893927                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.demandMshrMissLatency::total    178893927                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.overallMshrMissLatency::processor.cores.core.inst    178893927                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.overallMshrMissLatency::total    178893927                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.demandMshrMissRate::processor.cores.core.inst     0.000666                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.demandMshrMissRate::total     0.000666                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.overallMshrMissRate::processor.cores.core.inst     0.000666                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.overallMshrMissRate::total     0.000666                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.demandAvgMshrMissLatency::processor.cores.core.inst 64165.684003                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.demandAvgMshrMissLatency::total 64165.684003                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.overallAvgMshrMissLatency::processor.cores.core.inst 64165.684003                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.overallAvgMshrMissLatency::total 64165.684003                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.replacements         2276                       # number of replacements (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.hits::processor.cores.core.inst      4185171                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.hits::total      4185171                       # number of ReadReq hits (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.misses::processor.cores.core.inst         3664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.misses::total         3664                       # number of ReadReq misses (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.missLatency::processor.cores.core.inst    248465286                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.ReadReq.missLatency::total    248465286                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.ReadReq.accesses::processor.cores.core.inst      4188835                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.accesses::total      4188835                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.missRate::processor.cores.core.inst     0.000875                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.ReadReq.missRate::total     0.000875                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.ReadReq.avgMissLatency::processor.cores.core.inst 67812.578057                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.ReadReq.avgMissLatency::total 67812.578057                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrHits::processor.cores.core.inst          876                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrHits::total          876                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMisses::processor.cores.core.inst         2788                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMisses::total         2788                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMissLatency::processor.cores.core.inst    178893927                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMissLatency::total    178893927                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000666                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.ReadReq.mshrMissRate::total     0.000666                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.clusters.l1icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 64165.684003                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.ReadReq.avgMshrMissLatency::total 64165.684003                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1icache.prefetcher.demandMshrMisses         2788                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters.l1icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l1icache.tags.tagsInUse   503.927155                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters.l1icache.tags.totalRefs      4187959                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l1icache.tags.sampledRefs         2788                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l1icache.tags.avgRefs  1502.137374                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters.l1icache.tags.warmupTick        90576                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters.l1icache.tags.occupancies::processor.cores.core.inst   503.927155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l1icache.tags.avgOccs::processor.cores.core.inst     0.984233                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l1icache.tags.avgOccs::total     0.984233                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l1icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters.l1icache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1icache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1icache.tags.ageTaskId_1024::2          153                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1icache.tags.ageTaskId_1024::3          217                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l1icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters.l1icache.tags.tagAccesses     16758128                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters.l1icache.tags.dataAccesses     16758128                       # Number of data accesses (Count)
board.cache_hierarchy.clusters.l1icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l2_xbar.transDist::ReadResp        33884                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::WritebackDirty        44489                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::WritebackClean         2276                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::CleanEvict         3572                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::HardPFReq         4189                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::UpgradeReq          273                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::SCUpgradeReq            6                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::UpgradeResp          279                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::ReadExReq        10716                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::ReadExResp        10716                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::ReadSharedReq        33884                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::InvalidateReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.transDist::InvalidateResp            3                       # Transaction distribution (Count)
board.cache_hierarchy.clusters.l2_xbar.pktCount_board.cache_hierarchy.clusters.l1dcache.mem_side_port::board.cache_hierarchy.clusters.l2cache.cpu_side_port       125491                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters.l2_xbar.pktCount_board.cache_hierarchy.clusters.l1icache.mem_side_port::board.cache_hierarchy.clusters.l2cache.cpu_side_port         7852                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters.l2_xbar.pktCount::total       133343                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.clusters.l2_xbar.pktSize_board.cache_hierarchy.clusters.l1dcache.mem_side_port::board.cache_hierarchy.clusters.l2cache.cpu_side_port      5226304                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters.l2_xbar.pktSize_board.cache_hierarchy.clusters.l1icache.mem_side_port::board.cache_hierarchy.clusters.l2cache.cpu_side_port       324096                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters.l2_xbar.pktSize::total      5550400                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.clusters.l2_xbar.snoops        10947                       # Total snoops (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopTraffic       296960                       # Total snoop traffic (Byte)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::samples        55831                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::mean     0.013613                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::stdev     0.115877                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::0        55071     98.64%     98.64% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::1          760      1.36%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.snoopFanout::total        55831                       # Request fanout histogram (Count)
board.cache_hierarchy.clusters.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l2_xbar.reqLayer0.occupancy     61685047                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters.l2_xbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters.l2_xbar.respLayer0.occupancy     41865090                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters.l2_xbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters.l2_xbar.respLayer1.occupancy      2793180                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.clusters.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.totRequests        88463                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.hitSingleRequests        43858                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.totSnoops          760                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.hitSingleSnoops          760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.clusters.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.clusters.l2cache.demandHits::cache_hierarchy.clusters.l1dcache.prefetcher        18875                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l2cache.demandHits::processor.cores.core.inst         1083                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l2cache.demandHits::processor.cores.core.data        17130                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l2cache.demandHits::total        37088                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.clusters.l2cache.overallHits::cache_hierarchy.clusters.l1dcache.prefetcher        18875                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l2cache.overallHits::processor.cores.core.inst         1083                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l2cache.overallHits::processor.cores.core.data        17130                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l2cache.overallHits::total        37088                       # number of overall hits (Count)
board.cache_hierarchy.clusters.l2cache.demandMisses::cache_hierarchy.clusters.l1dcache.prefetcher         2470                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMisses::processor.cores.core.inst         1705                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMisses::processor.cores.core.data         3337                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMisses::total         7512                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMisses::cache_hierarchy.clusters.l1dcache.prefetcher         2470                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMisses::processor.cores.core.inst         1705                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMisses::processor.cores.core.data         3337                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMisses::total         7512                       # number of overall misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    360127498                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMissLatency::processor.cores.core.inst    172748079                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMissLatency::processor.cores.core.data    309146211                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMissLatency::total    842021788                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    360127498                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMissLatency::processor.cores.core.inst    172748079                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMissLatency::processor.cores.core.data    309146211                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMissLatency::total    842021788                       # number of overall miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandAccesses::cache_hierarchy.clusters.l1dcache.prefetcher        21345                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.demandAccesses::processor.cores.core.inst         2788                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.demandAccesses::processor.cores.core.data        20467                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.demandAccesses::total        44600                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.overallAccesses::cache_hierarchy.clusters.l1dcache.prefetcher        21345                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.overallAccesses::processor.cores.core.inst         2788                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.overallAccesses::processor.cores.core.data        20467                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.overallAccesses::total        44600                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.clusters.l2cache.demandMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.115718                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMissRate::processor.cores.core.inst     0.611549                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMissRate::processor.cores.core.data     0.163043                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMissRate::total     0.168430                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.115718                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMissRate::processor.cores.core.inst     0.611549                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMissRate::processor.cores.core.data     0.163043                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMissRate::total     0.168430                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 145800.606478                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMissLatency::processor.cores.core.inst 101318.521408                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMissLatency::processor.cores.core.data 92641.957147                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMissLatency::total 112090.227370                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 145800.606478                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMissLatency::processor.cores.core.inst 101318.521408                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMissLatency::processor.cores.core.data 92641.957147                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMissLatency::total 112090.227370                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.blockedCycles::no_mshrs          287                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.clusters.l2cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.clusters.l2cache.avgBlocked::no_mshrs   143.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.clusters.l2cache.writebacks::writebacks         4640                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l2cache.writebacks::total         4640                       # number of writebacks (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrHits::cache_hierarchy.clusters.l1dcache.prefetcher          614                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrHits::processor.cores.core.data           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrHits::total          624                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrHits::cache_hierarchy.clusters.l1dcache.prefetcher          614                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrHits::processor.cores.core.data           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrHits::total          624                       # number of overall MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1856                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrMisses::processor.cores.core.inst         1705                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrMisses::processor.cores.core.data         3327                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrMisses::total         6888                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1856                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         3434                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrMisses::processor.cores.core.inst         1705                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrMisses::processor.cores.core.data         3327                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.overallMshrMisses::total        10322                       # number of overall MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.demandMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    288677361                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMshrMissLatency::processor.cores.core.inst    172180314                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMshrMissLatency::processor.cores.core.data    306758934                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMshrMissLatency::total    767616609                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    288677361                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    343513068                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMshrMissLatency::processor.cores.core.inst    172180314                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMshrMissLatency::processor.cores.core.data    306758934                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.overallMshrMissLatency::total   1111129677                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.demandMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.086952                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMshrMissRate::processor.cores.core.inst     0.611549                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMshrMissRate::processor.cores.core.data     0.162554                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandMshrMissRate::total     0.154439                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.086952                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMshrMissRate::processor.cores.core.inst     0.611549                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMshrMissRate::processor.cores.core.data     0.162554                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.overallMshrMissRate::total     0.231435                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.demandAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 155537.371228                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMshrMissLatency::processor.cores.core.inst 100985.521408                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMshrMissLatency::processor.cores.core.data 92202.865645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.demandAvgMshrMissLatency::total 111442.597125                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 155537.371228                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 100032.926034                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMshrMissLatency::processor.cores.core.inst 100985.521408                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMshrMissLatency::processor.cores.core.data 92202.865645                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.overallAvgMshrMissLatency::total 107646.742589                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.replacements         6758                       # number of replacements (Count)
board.cache_hierarchy.clusters.l2cache.CleanEvict.mshrMisses::writebacks            2                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.CleanEvict.mshrMisses::total            2                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         3434                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMisses::total         3434                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    343513068                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMissLatency::total    343513068                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 100032.926034                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.HardPFReq.avgMshrMissLatency::total 100032.926034                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.InvalidateReq.hits::processor.cores.core.data            1                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.misses::processor.cores.core.data            2                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.misses::total            2                       # number of InvalidateReq misses (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.accesses::processor.cores.core.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.missRate::processor.cores.core.data     0.666667                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.missRate::total     0.666667                       # miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMisses::processor.cores.core.data            2                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMissLatency::processor.cores.core.data        23310                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMissLatency::total        23310                       # number of InvalidateReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMissRate::processor.cores.core.data     0.666667                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.mshrMissRate::total     0.666667                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.InvalidateReq.avgMshrMissLatency::processor.cores.core.data        11655                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.InvalidateReq.avgMshrMissLatency::total        11655                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.hits::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.hits::processor.cores.core.data         8089                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.hits::total         8090                       # number of ReadExReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.misses::processor.cores.core.data         2624                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.misses::total         2626                       # number of ReadExReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher       354645                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missLatency::processor.cores.core.data    266641425                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missLatency::total    266996070                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher            3                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.accesses::processor.cores.core.data        10713                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.accesses::total        10716                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.666667                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missRate::processor.cores.core.data     0.244936                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.missRate::total     0.245054                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 177322.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMissLatency::processor.cores.core.data 101616.396723                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMissLatency::total 101674.055598                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrHits::processor.cores.core.data            9                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrHits::total            9                       # number of ReadExReq MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMisses::processor.cores.core.data         2615                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMisses::total         2617                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher       353979                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissLatency::processor.cores.core.data    264537531                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissLatency::total    264891510                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.244096                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.mshrMissRate::total     0.244214                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 176989.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 101161.579732                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadExReq.avgMshrMissLatency::total 101219.529996                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.hits::cache_hierarchy.clusters.l1dcache.prefetcher        18874                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.hits::processor.cores.core.inst         1083                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.hits::processor.cores.core.data         9041                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.hits::total        28998                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher         2468                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.misses::processor.cores.core.inst         1705                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.misses::processor.cores.core.data          713                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.misses::total         4886                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher    359772853                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missLatency::processor.cores.core.inst    172748079                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missLatency::processor.cores.core.data     42504786                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missLatency::total    575025718                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher        21342                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.accesses::processor.cores.core.inst         2788                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.accesses::processor.cores.core.data         9754                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.accesses::total        33884                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.115641                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missRate::processor.cores.core.inst     0.611549                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missRate::processor.cores.core.data     0.073098                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.missRate::total     0.144198                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 145775.061994                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 101318.521408                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 59614.005610                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMissLatency::total 117688.440033                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.clusters.l1dcache.prefetcher          614                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrHits::processor.cores.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrHits::total          615                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1854                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1705                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMisses::processor.cores.core.data          712                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMisses::total         4271                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    288323382                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    172180314                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data     42221403                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissLatency::total    502725099                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.086871                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.611549                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.072996                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.mshrMissRate::total     0.126048                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 155514.229773                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 100985.521408                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 59299.723315                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.ReadSharedReq.avgMshrMissLatency::total 117706.649262                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.SCUpgradeReq.hits::processor.cores.core.data            6                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.clusters.l2cache.SCUpgradeReq.hits::total            6                       # number of SCUpgradeReq hits (Count)
board.cache_hierarchy.clusters.l2cache.SCUpgradeReq.accesses::processor.cores.core.data            6                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.SCUpgradeReq.accesses::total            6                       # number of SCUpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.UpgradeReq.hits::processor.cores.core.data          273                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters.l2cache.UpgradeReq.hits::total          273                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.clusters.l2cache.UpgradeReq.accesses::processor.cores.core.data          273                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.UpgradeReq.accesses::total          273                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.WritebackClean.hits::writebacks         2276                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters.l2cache.WritebackClean.hits::total         2276                       # number of WritebackClean hits (Count)
board.cache_hierarchy.clusters.l2cache.WritebackClean.accesses::writebacks         2276                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.WritebackClean.accesses::total         2276                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.WritebackDirty.hits::writebacks        39849                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters.l2cache.WritebackDirty.hits::total        39849                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.clusters.l2cache.WritebackDirty.accesses::writebacks        39849                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.WritebackDirty.accesses::total        39849                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.clusters.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l2cache.prefetcher.demandMshrMisses         6888                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfIssued        12294                       # number of hwpf issued (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfUnused           80                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfUseful         2704                       # number of useful prefetch (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.accuracy     0.219945                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.coverage     0.281902                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfHitInCache         7727                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfHitInMSHR         1133                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfLate         8860                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfIdentified        13109                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfBufferHit          515                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfRemovedDemand          200                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfSpanPage          703                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.pfUsefulSpanPage          445                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.clusters.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.clusters.l2cache.tags.tagsInUse  3361.648315                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.clusters.l2cache.tags.totalRefs        91267                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l2cache.tags.sampledRefs        10855                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.clusters.l2cache.tags.avgRefs     8.407830                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.clusters.l2cache.tags.warmupTick        89910                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.clusters.l2cache.tags.occupancies::writebacks    52.026959                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l2cache.tags.occupancies::cache_hierarchy.clusters.l1dcache.prefetcher   280.670368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l2cache.tags.occupancies::cache_hierarchy.clusters.l2cache.prefetcher  1375.665206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l2cache.tags.occupancies::processor.cores.core.inst   658.943165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l2cache.tags.occupancies::processor.cores.core.data   994.342617                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::writebacks     0.012702                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::cache_hierarchy.clusters.l1dcache.prefetcher     0.068523                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::cache_hierarchy.clusters.l2cache.prefetcher     0.335856                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::processor.cores.core.inst     0.160875                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::processor.cores.core.data     0.242759                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.avgOccs::total     0.820715                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.clusters.l2cache.tags.occupanciesTaskId::1022         1739                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters.l2cache.tags.occupanciesTaskId::1024         2357                       # Occupied blocks per task id (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1022::0           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1022::1           18                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1022::2         1623                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1022::3           82                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1024::0          184                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1024::2          875                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ageTaskId_1024::3         1294                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.clusters.l2cache.tags.ratioOccsTaskId::1022     0.424561                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters.l2cache.tags.ratioOccsTaskId::1024     0.575439                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.clusters.l2cache.tags.tagAccesses       718543                       # Number of tag accesses (Count)
board.cache_hierarchy.clusters.l2cache.tags.dataAccesses       718543                       # Number of data accesses (Count)
board.cache_hierarchy.clusters.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.transDist::ReadResp         7705                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::WritebackDirty         4640                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::CleanEvict         1367                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExReq         2617                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadExResp         2617                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::ReadSharedReq         7705                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::InvalidateReq            2                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
board.cache_hierarchy.l3_bus.pktCount_board.cache_hierarchy.clusters.l2cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port        26654                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3_bus.pktSize_board.cache_hierarchy.clusters.l2cache.mem_side_port::board.cache_hierarchy.l3_cache.cpu_side_port       957568                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3_bus.snoops                 1                       # Total snoops (Count)
board.cache_hierarchy.l3_bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3_bus.snoopFanout::samples        10325                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::0        10325    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.snoopFanout::total        10325                       # Request fanout histogram (Count)
board.cache_hierarchy.l3_bus.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.occupancy      9369186                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.respLayer0.occupancy     10312344                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3_bus.snoop_filter.totRequests        16330                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleRequests         6006                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters.l1dcache.prefetcher          435                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::cache_hierarchy.clusters.l2cache.prefetcher          739                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores.core.inst          127                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::processor.cores.core.data          501                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.demandHits::total         1802                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters.l1dcache.prefetcher          435                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::cache_hierarchy.clusters.l2cache.prefetcher          739                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores.core.inst          127                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::processor.cores.core.data          501                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.overallHits::total         1802                       # number of overall hits (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores.core.inst         1578                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::processor.cores.core.data         2826                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.demandMisses::total         8520                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores.core.inst         1578                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::processor.cores.core.data         2826                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.overallMisses::total         8520                       # number of overall misses (Count)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    277530968                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    336204285                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores.core.inst    164465037                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::processor.cores.core.data    289843866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMissLatency::total   1068044156                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    277530968                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    336204285                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores.core.inst    164465037                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::processor.cores.core.data    289843866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMissLatency::total   1068044156                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters.l1dcache.prefetcher         1862                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::cache_hierarchy.clusters.l2cache.prefetcher         3428                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores.core.inst         1705                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::processor.cores.core.data         3327                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandAccesses::total        10322                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters.l1dcache.prefetcher         1862                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::cache_hierarchy.clusters.l2cache.prefetcher         3428                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores.core.inst         1705                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::processor.cores.core.data         3327                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.overallAccesses::total        10322                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766380                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores.core.inst     0.925513                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::processor.cores.core.data     0.849414                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMissRate::total     0.825421                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766380                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores.core.inst     0.925513                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::processor.cores.core.data     0.849414                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMissRate::total     0.825421                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194485.611773                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 125029.484939                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores.core.inst 104223.724335                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::processor.cores.core.data 102563.292994                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMissLatency::total 125357.295305                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194485.611773                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 125029.484939                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores.core.inst 104223.724335                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::processor.cores.core.data 102563.292994                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMissLatency::total 125357.295305                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.blockedCycles::no_mshrs          260                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l3_cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l3_cache.avgBlocked::no_mshrs          130                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores.core.inst         1578                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::processor.cores.core.data         2826                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMisses::total         8520                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores.core.inst         1578                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::processor.cores.core.data         2826                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.overallMshrMisses::total         8520                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    277055777                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    335308848                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores.core.inst    163939563                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::processor.cores.core.data    288902808                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissLatency::total   1065206996                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    277055777                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    335308848                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores.core.inst    163939563                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::processor.cores.core.data    288902808                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.overallMshrMissLatency::total   1065206996                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766380                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores.core.inst     0.925513                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::processor.cores.core.data     0.849414                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.demandMshrMissRate::total     0.825421                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766380                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores.core.inst     0.925513                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::processor.cores.core.data     0.849414                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.overallMshrMissRate::total     0.825421                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194152.611773                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 124696.484939                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores.core.inst 103890.724335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::processor.cores.core.data 102230.292994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.demandAvgMshrMissLatency::total 125024.295305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194152.611773                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 124696.484939                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores.core.inst 103890.724335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::processor.cores.core.data 102230.292994                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.overallAvgMshrMissLatency::total 125024.295305                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.replacements            1                       # number of replacements (Count)
board.cache_hierarchy.l3_cache.InvalidateReq.hits::processor.cores.core.data            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3_cache.InvalidateReq.hits::total            2                       # number of InvalidateReq hits (Count)
board.cache_hierarchy.l3_cache.InvalidateReq.accesses::processor.cores.core.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.InvalidateReq.accesses::total            2                       # number of InvalidateReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::processor.cores.core.data           95                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.hits::total           95                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::processor.cores.core.data         2520                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.misses::total         2522                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher       345987                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::processor.cores.core.data    253395684                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.missLatency::total    253741671                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::processor.cores.core.data         2615                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.accesses::total         2617                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::processor.cores.core.data     0.963671                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.missRate::total     0.963699                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 172993.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::processor.cores.core.data 100553.842857                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMissLatency::total 100611.289056                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::processor.cores.core.data         2520                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMisses::total         2522                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher       345321                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    252556524                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissLatency::total    252901845                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.963671                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.mshrMissRate::total     0.963699                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 172660.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 100220.842857                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadExReq.avgMshrMissLatency::total 100278.289056                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters.l1dcache.prefetcher          435                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::cache_hierarchy.clusters.l2cache.prefetcher          739                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores.core.inst          127                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::processor.cores.core.data          406                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.hits::total         1707                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher         1425                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores.core.inst         1578                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::processor.cores.core.data          306                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.misses::total         5998                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher    277184981                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters.l2cache.prefetcher    336204285                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores.core.inst    164465037                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::processor.cores.core.data     36448182                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.missLatency::total    814302485                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher         1860                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::cache_hierarchy.clusters.l2cache.prefetcher         3428                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores.core.inst         1705                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::processor.cores.core.data          712                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.accesses::total         7705                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766129                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.925513                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::processor.cores.core.data     0.429775                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.missRate::total     0.778456                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194515.776140                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 125029.484939                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 104223.724335                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 119111.705882                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMissLatency::total 135762.334945                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1425                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1578                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::processor.cores.core.data          306                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMisses::total         5998                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    276710456                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    335308848                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    163939563                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data     36346284                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissLatency::total    812305151                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher     0.766129                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher     0.784422                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.925513                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.429775                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.mshrMissRate::total     0.778456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 194182.776140                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 124696.484939                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 103890.724335                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 118778.705882                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.ReadSharedReq.avgMshrMissLatency::total 135429.334945                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l3_cache.WritebackDirty.hits::writebacks         4640                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.hits::total         4640                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::writebacks         4640                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.WritebackDirty.accesses::total         4640                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l3_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3_cache.tags.tagsInUse  4462.204457                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l3_cache.tags.totalRefs        16330                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.sampledRefs         8521                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l3_cache.tags.avgRefs     1.916442                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l3_cache.tags.warmupTick        89244                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l3_cache.tags.occupancies::writebacks     0.074862                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters.l1dcache.prefetcher   329.088113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::cache_hierarchy.clusters.l2cache.prefetcher  1738.127716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores.core.inst  1180.824653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.occupancies::processor.cores.core.data  1214.089114                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::writebacks     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters.l1dcache.prefetcher     0.020086                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::cache_hierarchy.clusters.l2cache.prefetcher     0.106087                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores.core.inst     0.072072                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::processor.cores.core.data     0.074102                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.avgOccs::total     0.272351                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1022         4116                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.occupanciesTaskId::1024         4402                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::0            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::2         1369                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1022::3         2738                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::2          338                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ageTaskId_1024::3         3997                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1022     0.251221                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.ratioOccsTaskId::1024     0.268677                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l3_cache.tags.tagAccesses       139161                       # Number of tag accesses (Count)
board.cache_hierarchy.l3_cache.tags.dataAccesses       139161                       # Number of data accesses (Count)
board.cache_hierarchy.l3_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l4_bus.transDist::ReadResp         5998                       # Transaction distribution (Count)
board.cache_hierarchy.l4_bus.transDist::CleanEvict            1                       # Transaction distribution (Count)
board.cache_hierarchy.l4_bus.transDist::ReadExReq         2522                       # Transaction distribution (Count)
board.cache_hierarchy.l4_bus.transDist::ReadExResp         2522                       # Transaction distribution (Count)
board.cache_hierarchy.l4_bus.transDist::ReadSharedReq         5998                       # Transaction distribution (Count)
board.cache_hierarchy.l4_bus.pktCount_board.cache_hierarchy.l3_cache.mem_side_port::board.cache_hierarchy.l4_cache.cpu_side_port        17041                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l4_bus.pktSize_board.cache_hierarchy.l3_cache.mem_side_port::board.cache_hierarchy.l4_cache.cpu_side_port       545280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l4_bus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.l4_bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l4_bus.snoopFanout::samples         8520                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::0         8520    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.snoopFanout::total         8520                       # Request fanout histogram (Count)
board.cache_hierarchy.l4_bus.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l4_bus.reqLayer0.occupancy      2959435                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l4_bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l4_bus.respLayer0.occupancy      8511480                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l4_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l4_bus.snoop_filter.totRequests         8521                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l4_bus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l4_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l4_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l4_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l4_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l4_cache.demandMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l4_cache.demandMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l4_cache.demandMisses::processor.cores.core.inst         1578                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l4_cache.demandMisses::processor.cores.core.data         2826                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l4_cache.demandMisses::total         8520                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l4_cache.overallMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of overall misses (Count)
board.cache_hierarchy.l4_cache.overallMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of overall misses (Count)
board.cache_hierarchy.l4_cache.overallMisses::processor.cores.core.inst         1578                       # number of overall misses (Count)
board.cache_hierarchy.l4_cache.overallMisses::processor.cores.core.data         2826                       # number of overall misses (Count)
board.cache_hierarchy.l4_cache.overallMisses::total         8520                       # number of overall misses (Count)
board.cache_hierarchy.l4_cache.demandMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    266554402                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    314213979                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMissLatency::processor.cores.core.inst    152379135                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMissLatency::processor.cores.core.data    268198866                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMissLatency::total   1001346382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    266554402                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    314213979                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMissLatency::processor.cores.core.inst    152379135                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMissLatency::processor.cores.core.data    268198866                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMissLatency::total   1001346382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandAccesses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.demandAccesses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.demandAccesses::processor.cores.core.inst         1578                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.demandAccesses::processor.cores.core.data         2826                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.demandAccesses::total         8520                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.overallAccesses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.overallAccesses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.overallAccesses::processor.cores.core.inst         1578                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.overallAccesses::processor.cores.core.data         2826                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.overallAccesses::total         8520                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l4_cache.demandMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMissRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMissRate::processor.cores.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMissRate::processor.cores.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMissRate::total            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMissRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMissRate::processor.cores.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMissRate::processor.cores.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMissRate::total            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.demandAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186793.554310                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116851.609892                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMissLatency::processor.cores.core.inst 96564.724335                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMissLatency::processor.cores.core.data 94904.057325                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMissLatency::total 117528.918075                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186793.554310                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116851.609892                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMissLatency::processor.cores.core.inst 96564.724335                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMissLatency::processor.cores.core.data 94904.057325                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMissLatency::total 117528.918075                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.blockedCycles::no_mshrs          214                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l4_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l4_cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l4_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l4_cache.avgBlocked::no_mshrs          107                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l4_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l4_cache.demandMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l4_cache.demandMshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l4_cache.demandMshrMisses::processor.cores.core.inst         1578                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l4_cache.demandMshrMisses::processor.cores.core.data         2826                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l4_cache.demandMshrMisses::total         8520                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l4_cache.overallMshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l4_cache.overallMshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l4_cache.overallMshrMisses::processor.cores.core.inst         1578                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l4_cache.overallMshrMisses::processor.cores.core.data         2826                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l4_cache.overallMshrMisses::total         8520                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l4_cache.demandMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    266079211                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    313318542                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMshrMissLatency::processor.cores.core.inst    151853661                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMshrMissLatency::processor.cores.core.data    267257808                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMshrMissLatency::total    998509222                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    266079211                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    313318542                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMshrMissLatency::processor.cores.core.inst    151853661                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMshrMissLatency::processor.cores.core.data    267257808                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.overallMshrMissLatency::total    998509222                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.demandMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMshrMissRate::processor.cores.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMshrMissRate::processor.cores.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMshrMissRate::processor.cores.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMshrMissRate::processor.cores.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l4_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186460.554310                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116518.609892                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMshrMissLatency::processor.cores.core.inst 96231.724335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMshrMissLatency::processor.cores.core.data 94571.057325                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.demandAvgMshrMissLatency::total 117195.918075                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186460.554310                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116518.609892                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMshrMissLatency::processor.cores.core.inst 96231.724335                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMshrMissLatency::processor.cores.core.data 94571.057325                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.overallAvgMshrMissLatency::total 117195.918075                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l4_cache.ReadExReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.misses::processor.cores.core.data         2520                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.misses::total         2522                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher       330669                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.missLatency::processor.cores.core.data    234095004                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.missLatency::total    234425673                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadExReq.accesses::processor.cores.core.data         2520                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadExReq.accesses::total         2522                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadExReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.missRate::processor.cores.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 165334.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadExReq.avgMissLatency::processor.cores.core.data 92894.842857                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadExReq.avgMissLatency::total 92952.289056                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadExReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher            2                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMisses::processor.cores.core.data         2520                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMisses::total         2522                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher       330003                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    233255844                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissLatency::total    233585847                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissRate::processor.cores.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadExReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 165001.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 92561.842857                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadExReq.avgMshrMissLatency::total 92619.289056                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.misses::cache_hierarchy.clusters.l1dcache.prefetcher         1425                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.misses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.misses::processor.cores.core.inst         1578                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.misses::processor.cores.core.data          306                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.misses::total         5998                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters.l1dcache.prefetcher    266223733                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.missLatency::cache_hierarchy.clusters.l2cache.prefetcher    314213979                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.missLatency::processor.cores.core.inst    152379135                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.missLatency::processor.cores.core.data     34103862                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.missLatency::total    766920709                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.accesses::cache_hierarchy.clusters.l1dcache.prefetcher         1425                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.accesses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.accesses::processor.cores.core.inst         1578                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.accesses::processor.cores.core.data          306                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.accesses::total         5998                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.missRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.missRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.missRate::processor.cores.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.missRate::processor.cores.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186823.672281                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116851.609892                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 96564.724335                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 111450.529412                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMissLatency::total 127862.739080                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters.l1dcache.prefetcher         1425                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMisses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1578                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMisses::processor.cores.core.data          306                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMisses::total         5998                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher    265749208                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher    313318542                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst    151853661                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data     34001964                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissLatency::total    764923375                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters.l1dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.clusters.l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters.l1dcache.prefetcher 186490.672281                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.clusters.l2cache.prefetcher 116518.609892                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 96231.724335                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 111117.529412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.ReadSharedReq.avgMshrMissLatency::total 127529.739080                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l4_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l4_cache.tags.tagsInUse  4462.520077                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l4_cache.tags.totalRefs         8521                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l4_cache.tags.sampledRefs         8520                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l4_cache.tags.avgRefs     1.000117                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l4_cache.tags.warmupTick        88578                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l4_cache.tags.occupancies::cache_hierarchy.clusters.l1dcache.prefetcher   329.088345                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l4_cache.tags.occupancies::cache_hierarchy.clusters.l2cache.prefetcher  1738.128153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l4_cache.tags.occupancies::processor.cores.core.inst  1180.894489                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l4_cache.tags.occupancies::processor.cores.core.data  1214.409091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l4_cache.tags.avgOccs::cache_hierarchy.clusters.l1dcache.prefetcher     0.005021                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l4_cache.tags.avgOccs::cache_hierarchy.clusters.l2cache.prefetcher     0.026522                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l4_cache.tags.avgOccs::processor.cores.core.inst     0.018019                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l4_cache.tags.avgOccs::processor.cores.core.data     0.018530                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l4_cache.tags.avgOccs::total     0.068093                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l4_cache.tags.occupanciesTaskId::1022         4116                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l4_cache.tags.occupanciesTaskId::1024         4404                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1022::0            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1022::2         1369                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1022::3         2738                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1024::2          337                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ageTaskId_1024::3         4000                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l4_cache.tags.ratioOccsTaskId::1022     0.062805                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l4_cache.tags.ratioOccsTaskId::1024     0.067200                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l4_cache.tags.tagAccesses       144856                       # Number of tag accesses (Count)
board.cache_hierarchy.l4_cache.tags.dataAccesses       144856                       # Number of data accesses (Count)
board.cache_hierarchy.l4_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp         5998                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         2522                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         2522                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         5998                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l4_cache.mem_side_port::board.memory.mem_ctrl.port        17040                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l4_cache.mem_side_port::total        17040                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        17040                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l4_cache.mem_side_port::board.memory.mem_ctrl.port       545280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l4_cache.mem_side_port::total       545280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       545280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples         8520                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0         8520    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total         8520                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      3520079                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy      7026141                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests         8520                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters.l1dcache.prefetcher::samples      1427.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.clusters.l2cache.prefetcher::samples      2689.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1578.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples      2826.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000047100                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000901494                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          15973                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   8520                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 8520                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.23                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             8520                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               5145                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                831                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                497                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                386                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                330                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                277                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                239                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                200                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                181                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                128                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               110                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                82                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                49                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                29                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                10                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             545280                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         133070543.02447033                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               4097568663                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                480935.29                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters.l1dcache.prefetcher        91328                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.clusters.l2cache.prefetcher       172096                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst       100992                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       180864                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters.l1dcache.prefetcher 22287754.095765158534                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.clusters.l2cache.prefetcher 41998437.816056422889                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 24646163.954532179981                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 44138187.158116564155                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1578                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data         2826                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters.l1dcache.prefetcher    222325992                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.clusters.l2cache.prefetcher    230610204                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst    103760302                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    181102553                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters.l1dcache.prefetcher    155799.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.clusters.l2cache.prefetcher     85760.58                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     65754.31                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     64084.41                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters.l1dcache.prefetcher        91328                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.clusters.l2cache.prefetcher       172096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst       100992                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       180864                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       545280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst       100992                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       100992                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters.l1dcache.prefetcher         1427                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.clusters.l2cache.prefetcher         2689                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1578                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data         2826                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         8520                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters.l1dcache.prefetcher     22287754                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.clusters.l2cache.prefetcher     41998438                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst     24646164                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     44138187                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    133070543                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst     24646164                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total     24646164                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters.l1dcache.prefetcher     22287754                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.clusters.l2cache.prefetcher     41998438                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst     24646164                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     44138187                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    133070543                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            8520                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         1155                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         1096                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         1078                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         1012                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         1014                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         1070                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          994                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         1101                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          489867051                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         49586400                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     737799051                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           57496.13                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5820.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      86596.13                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           1731                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        20.32                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         6789                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean    80.318162                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    69.336428                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev    87.601673                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127         6466     95.24%     95.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           93      1.37%     96.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           52      0.77%     97.38% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           74      1.09%     98.47% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           38      0.56%     99.03% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           33      0.49%     99.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           23      0.34%     99.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            7      0.10%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            3      0.04%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         6789                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       545280                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         133.070543                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            10996.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               1.21                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           1.21                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          20.32                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3495694358                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    221550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    380431864                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles         12305336                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.897990                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               1.113598                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded        28095713                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded       220239                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued       23495994                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued        37621                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined     14539118                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined      8000992                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved         5123                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples     12018667                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     1.954958                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     2.311097                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0      5599901     46.59%     46.59% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1      1028904      8.56%     55.15% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2      1131036      9.41%     64.56% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3       963303      8.02%     72.58% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4      1154419      9.61%     82.19% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5       949357      7.90%     90.08% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6       589076      4.90%     94.99% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7       405176      3.37%     98.36% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8       197495      1.64%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total     12018667                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu       432938     85.29%     85.29% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult         7481      1.47%     86.76% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv         9695      1.91%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc           10      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%     88.67% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead        42283      8.33%     97.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite        15076      2.97%     99.97% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead           97      0.02%     99.99% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite           34      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass       143874      0.61%      0.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu     18560105     78.99%     79.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult         4454      0.02%     79.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv         2349      0.01%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd           11      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp           26      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt           82      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv           13      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc           66      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     79.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead      3565192     15.17%     94.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite      1219633      5.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead          104      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite           85      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total     23495994                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         1.909415                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy              507614                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.021604                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads     59554975                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites     42855610                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses     22419179                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads          915                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites          456                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses          382                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses     23859206                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses          528                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts       834800                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled            1337                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles          286669                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads      4135193                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores      1680898                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      1151702                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores       512953                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::Return       444211      6.37%      6.37% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallDirect       475230      6.81%     13.18% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::CallIndirect         1822      0.03%     13.21% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectCond      5531923     79.33%     92.54% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::DirectUncond       517808      7.43%     99.96% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.96% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::IndirectUncond         2663      0.04%    100.00% # Number of BP lookups (Count)
board.processor.cores.core.branchPred.lookups_0::total      6973657                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::Return       262832      5.77%      5.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallDirect       294723      6.47%     12.23% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::CallIndirect          945      0.02%     12.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectCond      3612535     79.27%     91.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::DirectUncond       384254      8.43%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::IndirectUncond         1952      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.squashes_0::total      4557241                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::Return           64      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallDirect         1847      0.40%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::CallIndirect          250      0.05%      0.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectCond       453558     99.28%     99.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::DirectUncond          717      0.16%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectCond            0      0.00%     99.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::IndirectUncond          404      0.09%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.corrected_0::total       456840                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::Return       181378      7.51%      7.51% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallDirect       180507      7.47%     14.98% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::CallIndirect          875      0.04%     15.01% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectCond      1919382     79.43%     94.44% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::DirectUncond       133550      5.53%     99.97% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectCond            0      0.00%     99.97% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::IndirectUncond          711      0.03%    100.00% # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.committed_0::total      2416403                       # Number of branches finally committed  (Count)
board.processor.cores.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::Return            7      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallDirect         1373      0.35%      0.35% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::CallIndirect          232      0.06%      0.41% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectCond       386427     99.40%     99.82% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::DirectUncond          313      0.08%     99.90% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.90% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::IndirectUncond          389      0.10%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.mispredicted_0::total       388741                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores.core.branchPred.targetProvider_0::NoTarget      2235989     32.06%     32.06% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::BTB      4291432     61.54%     93.60% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::RAS       444210      6.37%     99.97% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::Indirect         2026      0.03%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetProvider_0::total      6973657                       # The component providing the target for taken branches (Count)
board.processor.cores.core.branchPred.targetWrong_0::NoBranch       130054     28.47%     28.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::Return       326468     71.46%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallDirect           64      0.01%     99.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::CallIndirect          254      0.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.targetWrong_0::total       456840                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores.core.branchPred.condPredicted      5531923                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condPredictedTaken      3311419                       # Number of conditional branches predicted as taken (Count)
board.processor.cores.core.branchPred.condIncorrect       456840                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.predTakenBTBMiss         2407                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores.core.branchPred.NotTakenMispredicted       326719                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores.core.branchPred.TakenMispredicted       130121                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores.core.branchPred.BTBLookups      6973657                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates       326001                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits      6292989                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.902394                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.BTBMispredicted         3106                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores.core.branchPred.indirectLookups         4485                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits         2026                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses         2459                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::Return       444211      6.37%      6.37% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallDirect       475230      6.81%     13.18% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::CallIndirect         1822      0.03%     13.21% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectCond      5531923     79.33%     92.54% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::DirectUncond       517808      7.43%     99.96% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.96% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::IndirectUncond         2663      0.04%    100.00% # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.lookups::total      6973657                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::Return       443892     65.21%     65.21% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallDirect         2261      0.33%     65.55% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::CallIndirect         1817      0.27%     65.81% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectCond       228628     33.59%     99.40% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::DirectUncond         1409      0.21%     99.61% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectCond            0      0.00%     99.61% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::IndirectUncond         2661      0.39%    100.00% # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.misses::total       680668                       # Number of BTB misses (Count)
board.processor.cores.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallDirect         1847      0.57%      0.57% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::CallIndirect            0      0.00%      0.57% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectCond       323437     99.21%     99.78% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::DirectUncond          717      0.22%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.updates::total       326001                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallDirect         1847      0.57%      0.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectCond       323437     99.21%     99.78% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::DirectUncond          717      0.22%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.mispredict::total       326001                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.branchPred.indirectBranchPred.lookups         4485                       # Number of lookups (Count)
board.processor.cores.core.branchPred.indirectBranchPred.hits         2026                       # Number of hits of a tag (Count)
board.processor.cores.core.branchPred.indirectBranchPred.misses         2459                       # Number of misses (Count)
board.processor.cores.core.branchPred.indirectBranchPred.targetRecords          654                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores.core.branchPred.indirectBranchPred.indirectRecords         5139                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores.core.branchPred.ras.pushes       739884                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores.core.branchPred.ras.pops       739879                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores.core.branchPred.ras.squashes       558500                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores.core.branchPred.ras.used       181378                       # Number of times the RAS is the provider (Count)
board.processor.cores.core.branchPred.ras.correct       181371                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores.core.branchPred.ras.incorrect            7                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores.core.commit.commitSquashedInsts     14535752                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls       215116                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts       356450                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples     10020056                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     1.374926                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     2.032675                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0      4935909     49.26%     49.26% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1      1901189     18.97%     68.23% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2      1179127     11.77%     80.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3       896335      8.95%     88.95% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4       349889      3.49%     92.44% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5       155860      1.56%     93.99% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6        59056      0.59%     94.58% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7        46335      0.46%     95.05% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8       496356      4.95%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total     10020056                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars       143600                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls       181382                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass       143639      1.04%      1.04% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu     10721748     77.82%     78.87% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult         4381      0.03%     78.90% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv         2327      0.02%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd           10      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp           26      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt           79      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv           13      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc           66      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     78.92% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead      2126745     15.44%     94.35% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite       777623      5.64%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead           95      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total     13776833                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples       496356                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts     13703200                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps     13776833                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP     13703200                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP     13776833                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.897990                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     1.113598                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs      2904544                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts          370                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts     13501295                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts      2059773                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts       777704                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       143639      1.04%      1.04% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu     10721748     77.82%     78.87% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult         4381      0.03%     78.90% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         2327      0.02%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd           10      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp           26      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt           79      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv           13      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc           66      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     78.92% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead      2126745     15.44%     94.35% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite       777623      5.64%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead           95      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite           81      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total     13776833                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl      2416403                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl      2233439                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl       182964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl      1919382                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl       497021                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall       181382                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn       181378                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles      1259965                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles      4246332                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles      5585595                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles       569166                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles       357609                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved      3854008                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred       101011                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts     33513170                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts       331747                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts     22661194                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches      3923891                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts      3210865                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts      1243669                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     1.841575                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpRegReads          343                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites          249                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads     27344958                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites     17710786                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs      4454534                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads          716                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites          496                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches      4737668                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles      11329018                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles       916006                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.miscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores.core.fetch.pendingTrapStallCycles           71                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores.core.fetch.cacheLines      4188835                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes         1856                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples     12018667                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     3.045213                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     3.072465                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0      4169974     34.70%     34.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1      1074290      8.94%     43.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2      1268773     10.56%     54.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3       983006      8.18%     62.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4       466836      3.88%     66.25% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5      1014000      8.44%     74.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6       457984      3.81%     78.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7       317136      2.64%     81.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8      2266668     18.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total     12018667                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts     36520837                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     2.967886                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches      6973657                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.566718                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles       231570                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles       357609                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles      2861345                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles       128309                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts     28315952                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts        70778                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts      4135193                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts      1680898                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts        73878                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents        17871                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents        30950                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents         1141                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect       254392                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect       147015                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts       401407                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit     22592767                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount     22419561                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst     14838260                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst     19932865                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        1.821938                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.744412                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads       330484                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads      2075420                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses          786                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation         1141                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores       836127                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads          434                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache           21                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples      2059773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     2.437249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     5.832031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9      2046199     99.34%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19        12131      0.59%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29          498      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39          345      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49          122      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59            6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79            2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99            7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119            2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129            7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139            5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149            6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159            2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179            4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189            4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199           12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209            5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219           22      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229            6      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239            2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249           10      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259           11      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269            7      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279          103      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289           19      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299           34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows          201      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value         1048                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total      2059773                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.dtb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.dtb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.dtb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.dtb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.dtb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.dtb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.readHits            0                       # read hits (Count)
board.processor.cores.core.mmu.itb.readMisses            0                       # read misses (Count)
board.processor.cores.core.mmu.itb.readAccesses            0                       # read accesses (Count)
board.processor.cores.core.mmu.itb.writeHits            0                       # write hits (Count)
board.processor.cores.core.mmu.itb.writeMisses            0                       # write misses (Count)
board.processor.cores.core.mmu.itb.writeAccesses            0                       # write accesses (Count)
board.processor.cores.core.mmu.itb.hits             0                       # Total TLB (read and write) hits (Count)
board.processor.cores.core.mmu.itb.misses            0                       # Total TLB (read and write) misses (Count)
board.processor.cores.core.mmu.itb.accesses            0                       # Total TLB (read and write) accesses (Count)
board.processor.cores.core.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
board.processor.cores.core.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON   4097676222                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles       357609                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles      1665346                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles      3448648                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles       175609                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles      5591403                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles       780052                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts     31808024                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents       496245                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents        12757                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents       102131                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands     24298250                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups     40647227                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups     40031484                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.fpLookups          385                       # Number of floating rename lookups (Count)
board.processor.cores.core.rename.committedMaps     10626391                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps     13671859                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing         5572                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing         5560                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      1556568                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads         37832021                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes        58628605                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts     13703200                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps     13776833                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls          228                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
