Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 17 16:15:22 2021
| Host         : 612-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: switch[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: switch[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.161        0.000                      0                  121        0.263        0.000                      0                  121        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.161        0.000                      0                  121        0.263        0.000                      0                  121        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 0.890ns (19.461%)  route 3.683ns (80.539%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.906     9.940    led0
    SLICE_X1Y107         FDPE                                         r  led_reg[3]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X1Y107         FDPE                                         r  led_reg[3]_P/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X1Y107         FDPE (Setup_fdpe_C_CE)      -0.205    15.101    led_reg[3]_P
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.890ns (19.865%)  route 3.590ns (80.135%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 15.064 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.813     9.847    led0
    SLICE_X7Y107         FDPE                                         r  led_reg[1]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.589    15.064    clk_IBUF_BUFG
    SLICE_X7Y107         FDPE                                         r  led_reg[1]_P/C
                         clock pessimism              0.259    15.323    
                         clock uncertainty           -0.035    15.288    
    SLICE_X7Y107         FDPE (Setup_fdpe_C_CE)      -0.205    15.083    led_reg[1]_P
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 0.890ns (20.301%)  route 3.494ns (79.699%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 15.066 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.717     9.750    led0
    SLICE_X0Y107         FDPE                                         r  led_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.591    15.066    clk_IBUF_BUFG
    SLICE_X0Y107         FDPE                                         r  led_reg[2]_P/C
                         clock pessimism              0.275    15.341    
                         clock uncertainty           -0.035    15.306    
    SLICE_X0Y107         FDPE (Setup_fdpe_C_CE)      -0.205    15.101    led_reg[2]_P
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.890ns (20.509%)  route 3.449ns (79.491%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.672     9.706    led0
    SLICE_X7Y106         FDPE                                         r  led_reg[4]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.590    15.065    clk_IBUF_BUFG
    SLICE_X7Y106         FDPE                                         r  led_reg[4]_P/C
                         clock pessimism              0.259    15.324    
                         clock uncertainty           -0.035    15.289    
    SLICE_X7Y106         FDPE (Setup_fdpe_C_CE)      -0.205    15.084    led_reg[4]_P
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.061%)  route 3.516ns (80.939%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     5.823 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.868     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.382     8.748    cnt[31]_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.872 r  cnt[31]_i_1/O
                         net (fo=32, routed)          0.839     9.711    cnt[31]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism              0.259    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y100         FDCE (Setup_fdce_C_CE)      -0.169    15.123    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.828ns (19.322%)  route 3.457ns (80.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     5.823 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.868     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.382     8.748    cnt[31]_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.872 r  cnt[31]_i_1/O
                         net (fo=32, routed)          0.780     9.653    cnt[31]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism              0.259    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y101         FDCE (Setup_fdce_C_CE)      -0.169    15.123    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.828ns (19.322%)  route 3.457ns (80.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     5.823 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.868     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.382     8.748    cnt[31]_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.872 r  cnt[31]_i_1/O
                         net (fo=32, routed)          0.780     9.653    cnt[31]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  cnt_reg[2]/C
                         clock pessimism              0.259    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y101         FDCE (Setup_fdce_C_CE)      -0.169    15.123    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.828ns (19.322%)  route 3.457ns (80.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.367ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.711     5.367    clk_IBUF_BUFG
    SLICE_X4Y101         FDCE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     5.823 r  cnt_reg[4]/Q
                         net (fo=2, routed)           0.868     6.691    cnt_reg_n_0_[4]
    SLICE_X2Y102         LUT4 (Prop_lut4_I1_O)        0.124     6.815 f  cnt[31]_i_9/O
                         net (fo=1, routed)           0.427     7.242    cnt[31]_i_9_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     7.366 f  cnt[31]_i_4/O
                         net (fo=40, routed)          1.382     8.748    cnt[31]_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.124     8.872 r  cnt[31]_i_1/O
                         net (fo=32, routed)          0.780     9.653    cnt[31]_i_1_n_0
    SLICE_X2Y101         FDCE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593    15.068    clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism              0.259    15.327    
                         clock uncertainty           -0.035    15.292    
    SLICE_X2Y101         FDCE (Setup_fdce_C_CE)      -0.169    15.123    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.494ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.890ns (20.981%)  route 3.352ns (79.019%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 15.067 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.575     9.608    led0
    SLICE_X1Y105         FDPE                                         r  led_reg[7]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.592    15.067    clk_IBUF_BUFG
    SLICE_X1Y105         FDPE                                         r  led_reg[7]_P/C
                         clock pessimism              0.275    15.342    
                         clock uncertainty           -0.035    15.307    
    SLICE_X1Y105         FDPE (Setup_fdpe_C_CE)      -0.205    15.102    led_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  5.494    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 0.890ns (21.119%)  route 3.324ns (78.881%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.366ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.710     5.366    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.518     5.884 f  cnt_reg[28]/Q
                         net (fo=2, routed)           0.889     6.774    cnt_reg_n_0_[28]
    SLICE_X2Y108         LUT4 (Prop_lut4_I1_O)        0.124     6.898 f  cnt[31]_i_10/O
                         net (fo=2, routed)           0.675     7.573    cnt[31]_i_10_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I4_O)        0.124     7.697 f  cnt[31]_i_5/O
                         net (fo=33, routed)          1.213     8.910    cnt[31]_i_5_n_0
    SLICE_X4Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.034 r  led[15]_i_1/O
                         net (fo=25, routed)          0.547     9.581    led0
    SLICE_X1Y102         FDCE                                         r  led_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.593    15.068    clk_IBUF_BUFG
    SLICE_X1Y102         FDCE                                         r  led_reg[10]/C
                         clock pessimism              0.275    15.343    
                         clock uncertainty           -0.035    15.308    
    SLICE_X1Y102         FDCE (Setup_fdce_C_CE)      -0.205    15.103    led_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  5.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  led_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[7]_C/Q
                         net (fo=3, routed)           0.168     1.887    led_reg[7]_C_n_0
    SLICE_X1Y104         LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  led[7]_C_i_1/O
                         net (fo=1, routed)           0.000     1.932    led[7]_C_i_1_n_0
    SLICE_X1Y104         FDCE                                         r  led_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y104         FDCE                                         r  led_reg[7]_C/C
                         clock pessimism             -0.519     1.578    
    SLICE_X1Y104         FDCE (Hold_fdce_C_D)         0.091     1.669    led_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  led_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[5]_C/Q
                         net (fo=3, routed)           0.168     1.886    led_reg[5]_C_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.931 r  led[5]_C_i_1/O
                         net (fo=1, routed)           0.000     1.931    led[5]_C_i_1_n_0
    SLICE_X5Y103         FDCE                                         r  led_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.094    clk_IBUF_BUFG
    SLICE_X5Y103         FDCE                                         r  led_reg[5]_C/C
                         clock pessimism             -0.517     1.577    
    SLICE_X5Y103         FDCE (Hold_fdce_C_D)         0.091     1.668    led_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.601     1.579    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.164     1.743 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.918    cnt_reg_n_0_[0]
    SLICE_X2Y100         LUT1 (Prop_lut1_I0_O)        0.045     1.963 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.963    cnt[0]
    SLICE_X2Y100         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.873     2.098    clk_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.519     1.579    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.120     1.699    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 led_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.391%)  route 0.206ns (52.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  led_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  led_reg[3]_C/Q
                         net (fo=3, routed)           0.206     1.923    led_reg[3]_C_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  led[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.968    led[3]_C_i_1_n_0
    SLICE_X5Y107         FDCE                                         r  led_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  led_reg[3]_C/C
                         clock pessimism             -0.517     1.576    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.091     1.667    led_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.368%)  route 0.207ns (52.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.719 r  led_reg[14]/Q
                         net (fo=1, routed)           0.091     1.810    led_OBUF[14]
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  led[15]_i_2/O
                         net (fo=2, routed)           0.116     1.971    p_3_in[15]
    SLICE_X0Y104         FDCE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  led_reg[15]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X0Y104         FDCE (Hold_fdce_C_D)         0.070     1.664    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 led_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  led_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.141     1.718 r  led_reg[4]_C/Q
                         net (fo=3, routed)           0.218     1.936    led_reg[4]_C_n_0
    SLICE_X5Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  led[4]_C_i_1/O
                         net (fo=1, routed)           0.000     1.981    led[4]_C_i_1_n_0
    SLICE_X5Y106         FDCE                                         r  led_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.869     2.094    clk_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  led_reg[4]_C/C
                         clock pessimism             -0.517     1.577    
    SLICE_X5Y106         FDCE (Hold_fdce_C_D)         0.091     1.668    led_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 led_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  led_reg[6]_C/Q
                         net (fo=3, routed)           0.233     1.975    led_reg[6]_C_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  led[6]_C_i_1/O
                         net (fo=1, routed)           0.000     2.020    led[6]_C_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  led_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[6]_C/C
                         clock pessimism             -0.519     1.578    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.121     1.699    led_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 led_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.651%)  route 0.250ns (57.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X0Y107         FDPE                                         r  led_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.718 r  led_reg[2]_P/Q
                         net (fo=2, routed)           0.184     1.902    led_reg[2]_P_n_0
    SLICE_X0Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.947 r  led[3]_P_i_1/O
                         net (fo=2, routed)           0.066     2.013    p_3_in[3]
    SLICE_X1Y107         FDPE                                         r  led_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.871     2.096    clk_IBUF_BUFG
    SLICE_X1Y107         FDPE                                         r  led_reg[3]_P/C
                         clock pessimism             -0.506     1.590    
    SLICE_X1Y107         FDPE (Hold_fdpe_C_D)         0.070     1.660    led_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 led_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.219%)  route 0.253ns (54.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  led_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDCE (Prop_fdce_C_Q)         0.164     1.742 r  led_reg[6]_C/Q
                         net (fo=3, routed)           0.253     1.995    led_reg[6]_C_n_0
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  led[7]_P_i_1/O
                         net (fo=2, routed)           0.000     2.040    p_3_in[7]
    SLICE_X1Y105         FDPE                                         r  led_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X1Y105         FDPE                                         r  led_reg[7]_P/C
                         clock pessimism             -0.503     1.594    
    SLICE_X1Y105         FDPE (Hold_fdpe_C_D)         0.091     1.685    led_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.254ns (51.728%)  route 0.237ns (48.272%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.599     1.577    clk_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDCE (Prop_fdce_C_Q)         0.164     1.741 f  cnt_reg[24]/Q
                         net (fo=3, routed)           0.141     1.882    cnt_reg_n_0_[24]
    SLICE_X4Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.927 r  cnt[31]_i_5/O
                         net (fo=33, routed)          0.096     2.023    cnt[31]_i_5_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     2.068 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     2.068    cnt[27]
    SLICE_X4Y107         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X4Y107         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.480     1.613    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.091     1.704    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y103   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y103   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y104   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y105   cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y105   cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y106   cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   cnt_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107   cnt_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y103   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y104   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y103   cnt_reg[15]/C



