Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr  2 23:40:59 2021
| Host         : yurigagarin running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_microblaze_flash_wrapper_timing_summary_routed.rpt -pb design_microblaze_flash_wrapper_timing_summary_routed.pb -rpx design_microblaze_flash_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_microblaze_flash_wrapper
| Device       : 7a50t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.634        0.000                      0                 7656        0.025        0.000                      0                 7630        1.100        0.000                       0                  2746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                      ------------         ----------      --------------
design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_clk                                                                    {0.000 2.500}        5.000           200.000         
  clk_out1_design_microblaze_flash_clk_wiz_1_1                             {0.000 5.000}        10.000          100.000         
  clk_out2_design_microblaze_flash_clk_wiz_1_1                             {0.000 10.000}       20.000          50.000          
  clkfbout_design_microblaze_flash_clk_wiz_1_1                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.660        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   233  
design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.899        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clk                                                                                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_design_microblaze_flash_clk_wiz_1_1                                   1.634        0.000                      0                 6898        0.025        0.000                      0                 6898        3.750        0.000                       0                  2226  
  clk_out2_design_microblaze_flash_clk_wiz_1_1                                  14.744        0.000                      0                  463        0.048        0.000                      0                  463        8.750        0.000                       0                   242  
  clkfbout_design_microblaze_flash_clk_wiz_1_1                                                                                                                                                                               2.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_microblaze_flash_clk_wiz_1_1  clk_out1_design_microblaze_flash_clk_wiz_1_1       18.712        0.000                      0                   18                                                                        
clk_out1_design_microblaze_flash_clk_wiz_1_1  clk_out2_design_microblaze_flash_clk_wiz_1_1        8.701        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.660ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.611ns  (logic 0.794ns (21.987%)  route 2.817ns (78.013%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.432    22.999    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.146    23.145 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.527    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.234    36.472    
                         clock uncertainty           -0.035    36.436    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.249    36.187    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.187    
                         arrival time                         -23.527    
  -------------------------------------------------------------------
                         slack                                 12.660    

Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.563ns  (logic 0.800ns (22.453%)  route 2.763ns (77.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.424    22.991    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y38         LUT4 (Prop_lut4_I3_O)        0.152    23.143 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.336    23.479    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.234    36.472    
                         clock uncertainty           -0.035    36.436    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)       -0.255    36.181    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.181    
                         arrival time                         -23.479    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             13.365ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.235ns  (logic 0.772ns (23.864%)  route 2.463ns (76.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.460    23.027    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y38         LUT6 (Prop_lut6_I5_O)        0.124    23.151 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.151    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.234    36.472    
                         clock uncertainty           -0.035    36.436    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.079    36.515    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -23.151    
  -------------------------------------------------------------------
                         slack                                 13.365    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.216ns  (logic 0.772ns (24.005%)  route 2.444ns (75.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.441    23.008    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.132 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.132    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.234    36.472    
                         clock uncertainty           -0.035    36.436    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.079    36.515    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -23.132    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.394ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.245ns  (logic 0.801ns (24.684%)  route 2.444ns (75.316%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns = ( 36.238 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.441    23.008    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y38         LUT3 (Prop_lut3_I2_O)        0.153    23.161 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.161    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y38         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.234    36.472    
                         clock uncertainty           -0.035    36.436    
    SLICE_X50Y38         FDCE (Setup_fdce_C_D)        0.118    36.554    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.554    
                         arrival time                         -23.161    
  -------------------------------------------------------------------
                         slack                                 13.394    

Slack (MET) :             13.413ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.141ns  (logic 0.772ns (24.579%)  route 2.369ns (75.421%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.366    22.933    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X53Y39         LUT3 (Prop_lut3_I2_O)        0.124    23.057 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.057    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X53Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.450    36.239    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.234    36.473    
                         clock uncertainty           -0.035    36.437    
    SLICE_X53Y39         FDCE (Setup_fdce_C_D)        0.032    36.469    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.469    
                         arrival time                         -23.057    
  -------------------------------------------------------------------
                         slack                                 13.413    

Slack (MET) :             13.474ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.704ns (23.716%)  route 2.264ns (76.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 19.564 - 16.667 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.689 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560     3.249    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X51Y52         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDCE (Prop_fdce_C_Q)         0.456     3.705 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.999     4.704    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.828 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.792     5.620    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X51Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.744 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.474     6.218    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    18.122 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    19.564    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.326    19.891    
                         clock uncertainty           -0.035    19.855    
    SLICE_X50Y50         FDRE (Setup_fdre_C_CE)      -0.164    19.691    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.691    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 13.474    

Slack (MET) :             13.568ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.031ns  (logic 0.772ns (25.472%)  route 2.259ns (74.528%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.256    22.823    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y39         LUT3 (Prop_lut3_I2_O)        0.124    22.947 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.947    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X50Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.450    36.239    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.234    36.473    
                         clock uncertainty           -0.035    36.437    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.077    36.514    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -22.947    
  -------------------------------------------------------------------
                         slack                                 13.568    

Slack (MET) :             13.583ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.057ns  (logic 0.798ns (26.105%)  route 2.259ns (73.895%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 36.239 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.003    21.443    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X50Y50         LUT6 (Prop_lut6_I0_O)        0.124    21.567 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.256    22.823    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X50Y39         LUT4 (Prop_lut4_I3_O)        0.150    22.973 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.973    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X50Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.450    36.239    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y39         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.234    36.473    
                         clock uncertainty           -0.035    36.437    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)        0.118    36.555    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.555    
                         arrival time                         -22.973    
  -------------------------------------------------------------------
                         slack                                 13.583    

Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.816ns  (logic 0.648ns (35.690%)  route 1.168ns (64.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.249ns = ( 19.916 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.560    19.916    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X50Y50         FDRE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.524    20.440 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.168    21.607    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    21.731 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.731    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]_i_1_n_0
    SLICE_X50Y52         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.443    36.231    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y52         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                         clock pessimism              0.326    36.557    
                         clock uncertainty           -0.035    36.522    
    SLICE_X50Y52         FDCE (Setup_fdce_C_D)        0.079    36.601    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -21.731    
  -------------------------------------------------------------------
                         slack                                 14.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.412    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X59Y50         FDPE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y50         FDPE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.373     1.215    
    SLICE_X59Y50         FDPE (Hold_fdpe_C_D)         0.075     1.290    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y50         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.115     1.471    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X58Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X58Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -0.373     1.215    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.071     1.286    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.472    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.373     1.215    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.071     1.286    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.128     1.343 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.052     1.395    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.373     1.215    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)        -0.006     1.209    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.551     1.173    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y24         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.141     1.314 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.121     1.435    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X46Y24         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.818     1.543    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y24         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.357     1.186    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.052     1.238    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.179    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y29         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDCE (Prop_fdce_C_Q)         0.164     1.343 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.116     1.459    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X51Y29         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.551    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y29         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.359     1.192    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.070     1.262    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.127     1.483    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X59Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X59Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -0.373     1.215    
    SLICE_X59Y50         FDCE (Hold_fdce_C_D)         0.071     1.286    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.186    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDCE (Prop_fdce_C_Q)         0.141     1.327 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/Q
                         net (fo=1, routed)           0.104     1.431    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X55Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.476 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.476    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X55Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.560    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X55Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.374     1.186    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.092     1.278    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.593     1.215    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141     1.356 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.104     1.460    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X61Y50         FDPE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.863     1.588    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X61Y50         FDPE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.373     1.215    
    SLICE_X61Y50         FDPE (Hold_fdpe_C_D)         0.047     1.262    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.934%)  route 0.172ns (48.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.186    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X49Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y54         FDCE (Prop_fdce_C_Q)         0.141     1.327 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.172     1.499    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][5]
    SLICE_X50Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.544 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.544    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X50Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.560    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X50Y54         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.337     1.223    
    SLICE_X50Y54         FDCE (Hold_fdce_C_D)         0.121     1.344    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  design_microblaze_flash_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X50Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X51Y52   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X49Y54   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y54   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y54   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y54   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y53   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y53   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X55Y53   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y29   design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y31   design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X56Y56   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X60Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.404ns  (logic 1.057ns (19.559%)  route 4.347ns (80.441%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 36.371 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.621    25.482    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y26         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.437    36.371    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y26         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.250    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X51Y26         FDCE (Setup_fdce_C_CE)      -0.205    36.381    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.381    
                         arrival time                         -25.482    
  -------------------------------------------------------------------
                         slack                                 10.899    

Slack (MET) :             10.936ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.367ns  (logic 1.057ns (19.696%)  route 4.310ns (80.304%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 36.370 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.583    25.444    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X49Y26         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.436    36.370    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y26         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.250    36.620    
                         clock uncertainty           -0.035    36.585    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205    36.380    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.380    
                         arrival time                         -25.444    
  -------------------------------------------------------------------
                         slack                                 10.936    

Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.263ns  (logic 1.057ns (20.083%)  route 4.206ns (79.917%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 36.372 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.480    25.341    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y27         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.438    36.372    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y27         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.250    36.622    
                         clock uncertainty           -0.035    36.587    
    SLICE_X53Y27         FDCE (Setup_fdce_C_CE)      -0.205    36.382    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.382    
                         arrival time                         -25.341    
  -------------------------------------------------------------------
                         slack                                 11.041    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.067ns  (logic 1.057ns (20.862%)  route 4.010ns (79.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.283    25.144    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y28         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.440    36.374    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.250    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X51Y28         FDCE (Setup_fdce_C_CE)      -0.205    36.384    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.384    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.240ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.067ns  (logic 1.057ns (20.862%)  route 4.010ns (79.138%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 36.374 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.283    25.144    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y28         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.440    36.374    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y28         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.250    36.624    
                         clock uncertainty           -0.035    36.589    
    SLICE_X51Y28         FDCE (Setup_fdce_C_CE)      -0.205    36.384    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.384    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                 11.240    

Slack (MET) :             11.243ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.065ns  (logic 1.057ns (20.867%)  route 4.008ns (79.133%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 36.376 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.282    25.143    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y31         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.376    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y31         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.250    36.626    
                         clock uncertainty           -0.035    36.591    
    SLICE_X51Y31         FDCE (Setup_fdce_C_CE)      -0.205    36.386    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.386    
                         arrival time                         -25.143    
  -------------------------------------------------------------------
                         slack                                 11.243    

Slack (MET) :             11.345ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.963ns  (logic 1.057ns (21.298%)  route 3.906ns (78.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.375 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.179    25.040    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y30         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.375    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y30         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.250    36.625    
                         clock uncertainty           -0.035    36.590    
    SLICE_X53Y30         FDCE (Setup_fdce_C_CE)      -0.205    36.385    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.385    
                         arrival time                         -25.040    
  -------------------------------------------------------------------
                         slack                                 11.345    

Slack (MET) :             11.365ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.946ns  (logic 1.057ns (21.373%)  route 3.889ns (78.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 36.378 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.162    25.023    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X51Y32         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.444    36.378    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X51Y32         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.250    36.628    
                         clock uncertainty           -0.035    36.593    
    SLICE_X51Y32         FDCE (Setup_fdce_C_CE)      -0.205    36.388    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.388    
                         arrival time                         -25.023    
  -------------------------------------------------------------------
                         slack                                 11.365    

Slack (MET) :             11.570ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.774ns  (logic 1.057ns (22.143%)  route 3.717ns (77.857%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 36.375 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.868    23.737    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.861 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.990    24.851    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y30         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.441    36.375    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y30         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.250    36.625    
                         clock uncertainty           -0.035    36.590    
    SLICE_X52Y30         FDCE (Setup_fdce_C_CE)      -0.169    36.421    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.421    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                 11.570    

Slack (MET) :             11.632ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.511ns  (logic 1.086ns (24.077%)  route 3.425ns (75.923%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 36.381 - 33.333 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 20.078 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.755    18.422    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.518 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.560    20.078    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.459    20.537 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.039    21.576    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[6]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.146    21.722 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.819    22.541    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X51Y49         LUT4 (Prop_lut4_I1_O)        0.328    22.869 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.680    23.548    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I0_O)        0.153    23.701 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.887    24.588    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X52Y35         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.510    34.843    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.447    36.381    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y35         FDCE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.250    36.631    
                         clock uncertainty           -0.035    36.596    
    SLICE_X52Y35         FDCE (Setup_fdce_C_CE)      -0.376    36.220    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.220    
                         arrival time                         -24.588    
  -------------------------------------------------------------------
                         slack                                 11.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702     0.702    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.293    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     1.457 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.632    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.677 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.677    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812     0.812    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.677    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.384     1.293    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.120     1.413    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.510%)  route 0.200ns (48.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.167    18.126 f  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.200    18.326    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X52Y50         LUT1 (Prop_lut1_I0_O)        0.045    18.371 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.371    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X52Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X52Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.384    17.959    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.124    18.083    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.083    
                         arrival time                          18.371    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702     0.702    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.293    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.164     1.457 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.690    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.735 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.735    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812     0.812    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.677    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.384     1.293    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.121     1.414    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.307%)  route 0.244ns (49.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702     0.702    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565     1.293    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDCE (Prop_fdce_C_Q)         0.148     1.441 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.685    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.099     1.784 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812     0.812    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.677    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.384     1.293    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.131     1.424    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.559%)  route 0.318ns (62.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.468    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X53Y50         FDCE (Hold_fdce_C_CE)       -0.032    17.964    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.964    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.559%)  route 0.318ns (62.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.468    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X53Y50         FDCE (Hold_fdce_C_CE)       -0.032    17.964    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.964    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.559%)  route 0.318ns (62.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.468    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X53Y50         FDCE (Hold_fdce_C_CE)       -0.032    17.964    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.964    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.559%)  route 0.318ns (62.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.183    18.468    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X53Y50         FDCE (Hold_fdce_C_CE)       -0.032    17.964    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.964    
                         arrival time                          18.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.634ns  (logic 0.191ns (30.148%)  route 0.443ns (69.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.593    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X52Y51         FDCE (Hold_fdce_C_CE)       -0.012    17.984    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.984    
                         arrival time                          18.593    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.634ns  (logic 0.191ns (30.148%)  route 0.443ns (69.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 18.343 - 16.667 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 17.959 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.702    17.369    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.395 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.565    17.959    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y50         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146    18.105 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.135    18.240    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[0]
    SLICE_X54Y50         LUT5 (Prop_lut5_I1_O)        0.045    18.285 r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.308    18.593    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X52Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.812    17.479    design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.508 f  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.343    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X52Y51         FDCE                                         r  design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.347    17.996    
    SLICE_X52Y51         FDCE (Hold_fdce_C_CE)       -0.012    17.984    design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.984    
                         arrival time                          18.593    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_microblaze_flash_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X50Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X50Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X53Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X52Y51   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y50   design_microblaze_flash_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_microblaze_flash_clk_wiz_1_1
  To Clock:  clk_out1_design_microblaze_flash_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.846ns (24.362%)  route 5.731ns (75.638%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          2.078     6.685    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y11         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.482     8.549    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.483     9.032    
                         clock uncertainty           -0.066     8.965    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.319    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.319    
                         arrival time                          -6.685    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.850ns (23.946%)  route 5.876ns (76.054%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.611 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2/O
                         net (fo=2, routed)           2.223     6.834    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg
    RAMB36_X2Y11         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.484     8.551    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.483     9.034    
                         clock uncertainty           -0.066     8.967    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.524    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.524    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.702ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.512ns  (logic 1.846ns (24.572%)  route 5.666ns (75.428%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          2.013     6.620    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y10         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.485     8.552    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.483     9.035    
                         clock uncertainty           -0.066     8.968    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.322    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 1.846ns (25.047%)  route 5.524ns (74.953%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.871     6.478    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y10         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.483     8.550    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.483     9.033    
                         clock uncertainty           -0.066     8.966    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.320    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 1.850ns (24.450%)  route 5.716ns (75.550%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 8.545 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.611 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__2/O
                         net (fo=2, routed)           2.063     6.674    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y12         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.478     8.545    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.483     9.028    
                         clock uncertainty           -0.066     8.961    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.518    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.197ns  (logic 1.846ns (25.650%)  route 5.351ns (74.350%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.698     6.305    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y8          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.496     8.562    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.563     9.125    
                         clock uncertainty           -0.066     9.059    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.413    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.413    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.846ns (25.988%)  route 5.257ns (74.012%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 8.563 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.604     6.211    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y9          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.497     8.563    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.563     9.126    
                         clock uncertainty           -0.066     9.060    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.414    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 1.909ns (27.391%)  route 5.060ns (72.609%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.559 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.546    -0.904    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y26         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.351     0.903    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X35Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.027 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.027    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.577 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.577    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.691 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.691    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.805 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.805    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.027 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=34, routed)          1.328     3.356    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[11]
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.329     3.685 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=33, routed)          2.381     6.065    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.493     8.559    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.563     9.122    
                         clock uncertainty           -0.066     9.056    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.769     8.287    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 1.846ns (26.020%)  route 5.249ns (73.980%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.558    -0.892    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X49Y30         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.363     0.927    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg_0[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I1_O)        0.124     1.051 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.453     1.504    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_237_in
    SLICE_X37Y22         LUT5 (Prop_lut5_I0_O)        0.124     1.628 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__21/O
                         net (fo=4, routed)           0.383     2.011    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_238_in
    SLICE_X36Y22         LUT3 (Prop_lut3_I2_O)        0.124     2.135 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.698     2.833    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X34Y19         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.898     3.731 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=5, routed)           0.756     4.487    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X31Y23         LUT2 (Prop_lut2_I1_O)        0.120     4.607 r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__1/O
                         net (fo=10, routed)          1.596     6.203    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y9          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.495     8.561    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.577     9.138    
                         clock uncertainty           -0.066     9.072    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.426    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@10.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 2.168ns (31.250%)  route 4.770ns (68.750%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.548    -0.902    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X33Y27         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.483 f  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[5]/Q
                         net (fo=1, routed)           1.118     0.635    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[24]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.299     0.934 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.934    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X37Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.484 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.484    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.598 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.598    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.712 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.712    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.983 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          1.068     3.051    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_decode_reg
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.401     3.452 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[28]_INST_0/O
                         net (fo=33, routed)          2.584     6.036    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y3          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    N11                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    11.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        1.486     8.552    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.563     9.115    
                         clock uncertainty           -0.066     9.049    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790     8.259    design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  2.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.497%)  route 0.157ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.559    -0.562    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[14]/Q
                         net (fo=1, routed)           0.157    -0.257    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[17]
    SLICE_X37Y36         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.827    -0.801    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X37Y36         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[17]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.017    -0.282    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.559    -0.562    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[15]/Q
                         net (fo=1, routed)           0.156    -0.258    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[16]
    SLICE_X37Y36         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.827    -0.801    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X37Y36         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.013    -0.286    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.561    -0.560    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y39         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.224    -0.195    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[14]
    SLICE_X39Y39         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.830    -0.798    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X39Y39         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/C
                         clock pessimism              0.502    -0.296    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.070    -0.226    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.016%)  route 0.240ns (62.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.556    -0.565    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y32         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[13]/Q
                         net (fo=1, routed)           0.240    -0.185    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[18]
    SLICE_X42Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.829    -0.799    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism              0.502    -0.297    
    SLICE_X42Y37         FDRE (Hold_fdre_C_D)         0.076    -0.221    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.212ns (48.369%)  route 0.226ns (51.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.560    -0.561    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y39         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.397 r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Douta_reg[30]/Q
                         net (fo=1, routed)           0.226    -0.171    design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[31][30]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.048    -0.123 r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[30]
    SLICE_X38Y41         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.831    -0.797    design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y41         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism              0.502    -0.295    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.131    -0.164    design_microblaze_flash_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.441%)  route 0.151ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.560    -0.561    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y38         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].Doutb_reg[18]/Q
                         net (fo=1, routed)           0.151    -0.262    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[13]
    SLICE_X37Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.828    -0.800    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X37Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[13]/C
                         clock pessimism              0.502    -0.298    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)        -0.006    -0.304    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.262%)  route 0.257ns (66.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.560    -0.561    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X39Y37         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[25]/Q
                         net (fo=10, routed)          0.257    -0.177    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/D
    SLICE_X34Y40         RAMD32                                       r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.830    -0.798    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/WCLK
    SLICE_X34Y40         RAMD32                                       r  design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.502    -0.296    
    SLICE_X34Y40         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067    -0.229    design_microblaze_flash_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.766%)  route 0.253ns (64.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/s_axi_aclk
    SLICE_X32Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.253    -0.165    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/drr_Overrun_int_cdc_from_spi_d2
    SLICE_X33Y46         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.832    -0.796    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X33Y46         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_d3_reg/C
                         clock pessimism              0.507    -0.289    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070    -0.219    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_d3_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.875%)  route 0.241ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.557    -0.564    design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y33         FDRE                                         r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[10]/Q
                         net (fo=1, routed)           0.241    -0.182    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[21]
    SLICE_X42Y38         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.831    -0.797    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y38         FDRE                                         r  design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.502    -0.295    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.059    -0.236    design_microblaze_flash_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out1_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.189ns (44.410%)  route 0.237ns (55.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.564    -0.557    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/Q
                         net (fo=4, routed)           0.237    -0.180    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_15_in
    SLICE_X35Y47         LUT4 (Prop_lut4_I1_O)        0.048    -0.132 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    -0.132    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig0
    SLICE_X35Y47         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out1_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2224, routed)        0.832    -0.796    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_reg/C
                         clock pessimism              0.502    -0.294    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105    -0.189    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_trig_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_microblaze_flash_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y28     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y28     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y29     design_microblaze_flash_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_microblaze_flash_clk_wiz_1_1
  To Clock:  clk_out2_design_microblaze_flash_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.744ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 0.964ns (18.981%)  route 4.115ns (81.019%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.567    -0.883    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=57, routed)          2.135     1.671    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.297     1.968 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.313     3.281    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124     3.405 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.667     4.072    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.124     4.196 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.196    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X31Y59         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.433    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X31Y59         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.483    18.982    
                         clock uncertainty           -0.074    18.909    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031    18.940    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                 14.744    

Slack (MET) :             15.116ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.200ns (25.220%)  route 3.558ns (74.780%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.567    -0.883    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.464 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=57, routed)          2.135     1.671    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.297     1.968 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.133     3.102    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X30Y58         LUT2 (Prop_lut2_I1_O)        0.153     3.255 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_2/O
                         net (fo=1, routed)           0.289     3.544    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i__0
    SLICE_X30Y58         LUT6 (Prop_lut6_I2_O)        0.331     3.875 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     3.875    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_i_1_n_0
    SLICE_X30Y58         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.434    18.500    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X30Y58         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                         clock pessimism              0.483    18.983    
                         clock uncertainty           -0.074    18.910    
    SLICE_X30Y58         FDRE (Setup_fdre_C_D)        0.081    18.991    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         18.991    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 15.116    

Slack (MET) :             15.238ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.840ns (18.718%)  route 3.648ns (81.282%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 18.500 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.567    -0.883    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.464 f  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/Q
                         net (fo=57, routed)          2.135     1.671    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Rst_to_spi
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.297     1.968 f  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/FIFO_EXISTS.RX_FIFO_II_i_1/O
                         net (fo=10, routed)          1.133     3.102    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.226 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1/O
                         net (fo=1, routed)           0.379     3.605    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_i_1_n_0
    SLICE_X31Y58         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.434    18.500    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X31Y58         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg/C
                         clock pessimism              0.483    18.983    
                         clock uncertainty           -0.074    18.910    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)       -0.067    18.843    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rst_seq_reentered_reg
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 15.238    

Slack (MET) :             15.297ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.126ns (24.858%)  route 3.404ns (75.142%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.800     3.314    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.332     3.646 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/gen_pf_ic_rc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.000     3.646    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_empty_i0
    SLICE_X39Y53         FDSE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.435    18.501    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X39Y53         FDSE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                         clock pessimism              0.483    18.984    
                         clock uncertainty           -0.074    18.911    
    SLICE_X39Y53         FDSE (Setup_fdse_C_D)        0.032    18.943    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                 15.297    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    

Slack (MET) :             15.462ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@20.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.794ns (20.249%)  route 3.127ns (79.751%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 18.502 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.566    -0.884    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y49         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.366 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg/Q
                         net (fo=18, routed)          1.295     0.929    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/transfer_start_reg_n_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     1.053 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/xpm_fifo_instance.xpm_fifo_async_inst_i_3/O
                         net (fo=11, routed)          1.308     2.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y51         LUT4 (Prop_lut4_I2_O)        0.152     2.513 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=18, routed)          0.524     3.037    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    N11                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         1.448    21.448 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.610    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    15.388 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    16.975    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.066 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         1.436    18.502    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X37Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                         clock pessimism              0.483    18.985    
                         clock uncertainty           -0.074    18.912    
    SLICE_X37Y50         FDRE (Setup_fdre_C_CE)      -0.413    18.499    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.499    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                 15.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.012%)  route 0.218ns (53.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X36Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/Q
                         net (fo=2, routed)           0.218    -0.200    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[1]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.045    -0.155 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[6]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.830    -0.797    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]/C
                         clock pessimism              0.502    -0.296    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092    -0.204    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.226ns (54.418%)  route 0.189ns (45.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X36Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/Q
                         net (fo=3, routed)           0.189    -0.242    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/dout[7]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.098    -0.144 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.144    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_2_n_0
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.830    -0.797    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]/C
                         clock pessimism              0.502    -0.296    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.092    -0.204    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.412%)  route 0.222ns (49.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X36Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/Q
                         net (fo=3, routed)           0.222    -0.209    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/dout[1]
    SLICE_X33Y50         LUT5 (Prop_lut5_I2_O)        0.098    -0.111 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/OTHER_RATIO_GENERATE.Shift_Reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D[0]
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.830    -0.797    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]/C
                         clock pessimism              0.502    -0.296    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091    -0.205    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X30Y52         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.279    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DIA0
    SLICE_X34Y52         RAMD32                                       r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.829    -0.798    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X34Y52         RAMD32                                       r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.273    -0.525    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.378    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.119%)  route 0.120ns (45.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X32Y51         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[0]/Q
                         net (fo=1, routed)           0.120    -0.299    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DIA1
    SLICE_X34Y52         RAMD32                                       r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.829    -0.798    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X34Y52         RAMD32                                       r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.273    -0.525    
    SLICE_X34Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.405    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.362    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.830    -0.797    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.078    -0.481    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.561    -0.560    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.363    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.829    -0.798    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.078    -0.482    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.562    -0.559    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.362    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.830    -0.797    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.559    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.076    -0.483    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.561    -0.560    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.363    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.829    -0.798    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.238    -0.560    
    SLICE_X31Y56         FDRE (Hold_fdre_C_D)         0.076    -0.484    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns - clk_out2_design_microblaze_flash_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.564    -0.557    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.056    -0.361    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_microblaze_flash_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  design_microblaze_flash_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    design_microblaze_flash_i/clk_wiz_1/inst/clk_in1_design_microblaze_flash_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    design_microblaze_flash_i/clk_wiz_1/inst/clk_out2_design_microblaze_flash_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=240, routed)         0.834    -0.794    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X29Y48         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism              0.237    -0.557    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.076    -0.481    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_microblaze_flash_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_microblaze_flash_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y48     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y47     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y53     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y54     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1_CDC_1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y54     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y48     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y48     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y48     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y52     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y52     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y51     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y52     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y52     design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_microblaze_flash_clk_wiz_1_1
  To Clock:  clkfbout_design_microblaze_flash_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_microblaze_flash_clk_wiz_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    design_microblaze_flash_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_microblaze_flash_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_microblaze_flash_clk_wiz_1_1
  To Clock:  clk_out1_design_microblaze_flash_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.712ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.174%)  route 0.599ns (58.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.018    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X33Y54         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.270    19.730    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.730    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 18.712    

Slack (MET) :             18.716ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.342%)  route 0.733ns (61.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.733     1.189    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X39Y51         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)       -0.095    19.905    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 18.716    

Slack (MET) :             18.728ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X31Y53         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y53         FDRE (Setup_fdre_C_D)       -0.265    19.735    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.728    

Slack (MET) :             18.728ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.611%)  route 0.588ns (58.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y55         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)       -0.265    19.735    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 18.728    

Slack (MET) :             18.732ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.000ns  (logic 0.419ns (41.917%)  route 0.581ns (58.083%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.000    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y53         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.268    19.732    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                 18.732    

Slack (MET) :             18.767ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.138ns  (logic 0.518ns (45.521%)  route 0.620ns (54.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.620     1.138    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X32Y54         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y54         FDRE (Setup_fdre_C_D)       -0.095    19.905    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 18.767    

Slack (MET) :             18.832ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.574%)  route 0.481ns (53.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.481     0.900    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y55         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)       -0.268    19.732    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 18.832    

Slack (MET) :             18.835ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.104ns  (logic 0.456ns (41.292%)  route 0.648ns (58.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.648     1.104    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y56         FDRE (Setup_fdre_C_D)       -0.061    19.939    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.939    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 18.835    

Slack (MET) :             18.843ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.155%)  route 0.470ns (52.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.470     0.889    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[1]
    SLICE_X40Y52         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.268    19.732    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 18.843    

Slack (MET) :             18.844ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.906%)  route 0.607ns (57.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.607     1.063    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X40Y52         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.093    19.907    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                 18.844    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_microblaze_flash_clk_wiz_1_1
  To Clock:  clk_out2_design_microblaze_flash_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.701ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.701ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.570%)  route 0.614ns (59.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.614     1.033    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.701    

Slack (MET) :             8.703ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.731%)  route 0.610ns (59.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.610     1.029    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.712ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.045%)  route 0.602ns (58.955%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.602     1.021    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.712    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.621     1.077    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.846ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.975%)  route 0.605ns (57.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.061    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.061    
  -------------------------------------------------------------------
                         slack                                  8.846    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.456ns (43.368%)  route 0.595ns (56.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.595     1.051    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.529%)  route 0.484ns (51.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.484     0.940    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X39Y50         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.996ns  (required time - arrival time)
  Source:                 design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_microblaze_flash_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_microblaze_flash_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.912ns  (logic 0.456ns (49.999%)  route 0.456ns (50.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56                                      0.000     0.000 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.912    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X31Y56         FDRE                                         r  design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y56         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_microblaze_flash_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  8.996    





