<div id="pf1ec" class="pf w0 h0" data-page-no="1ec"><div class="pc pc1ec w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg1ec.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>8-bit Single-Ended mode with the bus clock selected as the input clock source</div><div class="t m0 x33 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The input clock divide-by-1 ratio selected</div><div class="t m0 x33 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Bus frequency of 20 MHz</div><div class="t m0 x33 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Long sample time disabled</div><div class="t m0 x33 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>High-speed conversion enabled</div><div class="t m0 x9 hf y1b0c ff3 fs5 fc0 sc0 ls0 ws0">The conversion time for this conversion is calculated by using the <span class="fc1">Figure 28-62</span>, and the</div><div class="t m0 x9 hf y1b0d ff3 fs5 fc0 sc0 ls0 ws0">information provided in <span class="fc1">Table 28-70</span> through <span class="fc1">Table 28-74</span>. The table below lists the</div><div class="t m0 x9 hf y1b0e ff3 fs5 fc0 sc0 ls0 ws0">variables of <span class="fc1">Figure 28-62</span>.</div><div class="t m0 x13f h9 y2b6b ff1 fs2 fc0 sc0 ls0 ws0">Table 28-77.<span class="_ _1a"> </span>Typical conversion time</div><div class="t m0 x2e h10 yc51 ff1 fs4 fc0 sc0 ls0 ws3a1">Variable Time</div><div class="t m0 x8e h7 y2b6c ff2 fs4 fc0 sc0 ls0 ws0">SFCAdder<span class="_ _193"> </span>5 ADCK cycles + 5 bus clock cycles</div><div class="t m0 x2 h7 y2b6d ff2 fs4 fc0 sc0 ls0 ws3a2">AverageNum 1</div><div class="t m0 xfb h7 y2b6e ff2 fs4 fc0 sc0 ls0 ws0">BCT<span class="_ _218"> </span>17 ADCK cycles</div><div class="t m0 x8e h7 y2b6f ff2 fs4 fc0 sc0 ls0 ws0">LSTAdder<span class="_ _161"> </span>0 ADCK cycles</div><div class="t m0 x8e h7 y2b70 ff2 fs4 fc0 sc0 ls0 ws3a4">HSCAdder 2</div><div class="t m0 x9 hf y2b71 ff3 fs5 fc0 sc0 ls0 ws0">The resulting conversion time is generated using the parameters listed in in the preceding</div><div class="t m0 x9 hf y2b72 ff3 fs5 fc0 sc0 ls0 ws0">table. Therefore, for bus clock and ADCK frequency equal to 20 MHz, the resulting</div><div class="t m0 x9 hf y19 ff3 fs5 fc0 sc0 ls0 ws0">conversion time is 1.45 µs.</div><div class="t m0 x9 h1b y2b73 ff1 fsc fc0 sc0 ls0 ws0">28.4.4.7<span class="_ _b"> </span>Hardware average function</div><div class="t m0 x9 hf y2b74 ff3 fs5 fc0 sc0 ls0 ws0">The hardware average function can be enabled by setting SC3[AVGE]=1 to perform a</div><div class="t m0 x9 hf y2b75 ff3 fs5 fc0 sc0 ls0 ws0">hardware average of multiple conversions. The number of conversions is determined by</div><div class="t m0 x9 hf y2b76 ff3 fs5 fc0 sc0 ls0 ws0">the AVGS[1:0] bits, which can select 4, 8, 16, or 32 conversions to be averaged. While</div><div class="t m0 x9 hf y2b77 ff3 fs5 fc0 sc0 ls0 ws0">the hardware average function is in progress, SC2[ADACT] will be set.</div><div class="t m0 x9 hf y2b78 ff3 fs5 fc0 sc0 ls0 ws0">After the selected input is sampled and converted, the result is placed in an accumulator</div><div class="t m0 x9 hf y2b79 ff3 fs5 fc0 sc0 ls0 ws0">from which an average is calculated once the selected number of conversions have been</div><div class="t m0 x9 hf y2b7a ff3 fs5 fc0 sc0 ls0 ws0">completed. When hardware averaging is selected, the completion of a single conversion</div><div class="t m0 x9 hf y2b7b ff3 fs5 fc0 sc0 ls0 ws0">will not set SC1n[COCO].</div><div class="t m0 x9 hf y2b7c ff3 fs5 fc0 sc0 ls0 ws0">If the compare function is either disabled or evaluates true, after the selected number of</div><div class="t m0 x9 hf y2b7d ff3 fs5 fc0 sc0 ls0 ws0">conversions are completed, the average conversion result is transferred into the data</div><div class="t m0 x9 hf y2b7e ff3 fs5 fc0 sc0 ls0 ws0">result registers, Rn, and SC1n[COCO] is set. An ADC interrupt is generated upon the</div><div class="t m0 x9 hf y2b7f ff3 fs5 fc0 sc0 ls0 ws0">setting of SC1n[COCO] if the respective ADC interrupt is enabled, that is,</div><div class="t m0 x9 hf y2b80 ff3 fs5 fc0 sc0 ls0">SC1n[AIEN]=1.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">492<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:426.120000px;bottom:618.600000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,627.101,null]'><div class="d m1" style="border-style:none;position:absolute;left:191.270000px;bottom:602.600000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1ea" data-dest-detail='[490,"XYZ",null,572.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:309.864000px;bottom:602.600000px;width:68.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf1e9" data-dest-detail='[489,"XYZ",null,680.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:123.202000px;bottom:586.600000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
