<profile>

<section name = "Vitis HLS Report for 'axil_conv2D0_Pipeline_loop_k1_loop_k2'" level="0">
<item name = "Date">Mon May 16 17:55:06 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">HLS</item>
<item name = "Solution">project1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.752 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">31, 31, 0.310 us, 0.310 us, 31, 31, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_k1_loop_k2">29, 29, 6, 1, 1, 25, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 114, 32, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8ns_8s_21s_21_4_1_U1">mac_muladd_8ns_8s_21s_21_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1072_fu_166_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln27_fu_240_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln70_2_fu_267_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln70_fu_251_p2">+, 0, 0, 13, 4, 4</column>
<column name="add_ln885_2_fu_206_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln885_fu_192_p2">+, 0, 0, 11, 3, 1</column>
<column name="weight_1d_loc_fu_261_p2">+, 0, 0, 13, 5, 5</column>
<column name="icmp_ln1072_1_fu_178_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln1072_fu_160_p2">icmp, 0, 0, 9, 5, 4</column>
<column name="select_ln27_1_fu_198_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln27_fu_184_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_V_1_fu_70">9, 2, 21, 42</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_acc_V_1_load_1">9, 2, 21, 42</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_kcol_V_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_krow_V_load">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_82">9, 2, 5, 10</column>
<column name="kcol_V_fu_74">9, 2, 3, 6</column>
<column name="krow_V_fu_78">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_V_1_fu_70">21, 0, 21, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="icmp_ln1072_reg_357">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_82">5, 0, 5, 0</column>
<column name="kcol_V_fu_74">3, 0, 3, 0</column>
<column name="krow_V_fu_78">3, 0, 3, 0</column>
<column name="select_ln27_1_reg_367">3, 0, 3, 0</column>
<column name="select_ln27_reg_361">3, 0, 3, 0</column>
<column name="icmp_ln1072_reg_357">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axil_conv2D0_Pipeline_loop_k1_loop_k2, return value</column>
<column name="acc_V">in, 21, ap_none, acc_V, scalar</column>
<column name="select_ln1072">in, 6, ap_none, select_ln1072, scalar</column>
<column name="select_ln23">in, 6, ap_none, select_ln23, scalar</column>
<column name="weights_address0">out, 5, ap_memory, weights, array</column>
<column name="weights_ce0">out, 1, ap_memory, weights, array</column>
<column name="weights_q0">in, 8, ap_memory, weights, array</column>
<column name="img_in_address0">out, 12, ap_memory, img_in, array</column>
<column name="img_in_ce0">out, 1, ap_memory, img_in, array</column>
<column name="img_in_q0">in, 8, ap_memory, img_in, array</column>
<column name="acc_V_2_out">out, 21, ap_vld, acc_V_2_out, pointer</column>
<column name="acc_V_2_out_ap_vld">out, 1, ap_vld, acc_V_2_out, pointer</column>
</table>
</item>
</section>
</profile>
