
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.231442                       # Number of seconds simulated
sim_ticks                                231441617500                       # Number of ticks simulated
final_tick                               231441617500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97669                       # Simulator instruction rate (inst/s)
host_op_rate                                   154945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77917537                       # Simulator tick rate (ticks/s)
host_mem_usage                                4675260                       # Number of bytes of host memory used
host_seconds                                  2970.34                       # Real time elapsed on the host
sim_insts                                   290110956                       # Number of instructions simulated
sim_ops                                     460240168                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          190144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19811200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20001344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        190144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9120576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9120576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           309550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              312521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        142509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             142509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             821564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           85599125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              86420689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        821564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           821564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39407675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39407675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39407675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            821564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          85599125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            125828364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      312521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     142509                       # Number of write requests accepted
system.mem_ctrls.readBursts                    312521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   142509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               19974400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   26944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9118592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20001344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9120576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    421                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             19634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             17401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10691                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  231441499000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                312521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               142509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  268959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       132175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.096569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.978282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.679889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73459     55.58%     55.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26163     19.79%     75.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8603      6.51%     81.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4982      3.77%     85.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3962      3.00%     88.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2672      2.02%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2160      1.63%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2050      1.55%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8124      6.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       132175                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.236121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    354.830473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8603     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.547967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.523156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6272     72.85%     72.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              185      2.15%     74.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1943     22.57%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      2.29%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8610                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7794321250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             13646196250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1560500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24973.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43723.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        86.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     86.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   218369                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.99                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     508629.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                439959660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                233828925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               946671180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              336355920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10544149200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5064665460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            410844960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     32936086560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     13891284480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27595823340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            92404919715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            399.258010                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         219252685250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    601624250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4471820000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 110849764250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  36175147250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7115435250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  72227826500                       # Time in different power states
system.mem_ctrls_1.actEnergy                503841240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                267775200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1281722820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              407379240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11296468560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5766269340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            415348320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     37495388310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     13674948480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24848873040                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            95961733890                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            414.626094                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         217706369500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    546989750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4788878000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  99867777250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  35612078500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    8399380250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  82226513750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               134026946                       # Number of BP lookups
system.cpu.branchPred.condPredicted         134026946                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8408493                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             98650510                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6769673                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              90025                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        98650510                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           73398970                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         25251540                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2489367                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43918925                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    26810065                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        236745                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        510142                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    72845641                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           974                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    69                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        462883236                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           76622093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      802843926                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   134026946                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80168643                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     377655015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16818662                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  768                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4809                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          496                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  72844841                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1247561                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          462692525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.762163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.366028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                244134734     52.76%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 20965776      4.53%     57.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9874235      2.13%     59.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 14373556      3.11%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 16077309      3.47%     66.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 24051386      5.20%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 19880939      4.30%     75.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 16331239      3.53%     79.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 97003351     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            462692525                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.289548                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.734442                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 53422598                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             241024930                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 115445444                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              44390222                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8409331                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1135474958                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8409331                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 71527529                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               128691451                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8444                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 137516870                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             116538900                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1089385768                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1703978                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               92624633                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1062116                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15081831                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1534974663                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2594492994                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1582715534                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          19884002                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             661741065                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                873233598                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                197                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            207                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 220313554                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             94958337                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            44778156                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1590709                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1517812                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1019858462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1045                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 829884172                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          40748768                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       559619338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    938897674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            904                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     462692525                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.793598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.031157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           180380436     38.98%     38.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            79011460     17.08%     56.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            67156932     14.51%     70.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            40202101      8.69%     79.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34738054      7.51%     86.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27264675      5.89%     92.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            20449859      4.42%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9934264      2.15%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3554744      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       462692525                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5428778     95.83%     95.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 12968      0.23%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 113016      1.99%     98.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2956      0.05%     98.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             94356      1.67%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13199      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11690349      1.41%      1.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             665332780     80.17%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19350      0.00%     81.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                280337      0.03%     81.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6119143      0.74%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            115487401     13.92%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26552365      3.20%     99.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3460522      0.42%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         941893      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              829884172                       # Type of FU issued
system.cpu.iq.rate                           1.792859                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5665273                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006827                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2145921473                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1561402136                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    726819859                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            22953437                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           18076905                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      9857210                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              812519806                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                11339290                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 870632940                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           744750                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     51114766                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     25952587                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          367                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         52504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8409331                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                95675057                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10494241                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1019859507                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            404778                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              94958337                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             44778156                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                447                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 761897                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9122934                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            196                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3734495                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5569791                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9304286                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             736769242                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              43895017                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          20303709                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     70697398                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 67723878                       # Number of branches executed
system.cpu.iew.exec_stores                   26802381                       # Number of stores executed
system.cpu.iew.exec_rate                     1.591696                       # Inst execution rate
system.cpu.iew.wb_sent                      736718119                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     736677069                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 567026357                       # num instructions producing a value
system.cpu.iew.wb_consumers                 922635498                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.591497                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.614572                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       559633407                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8409198                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                132                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    386603887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.190470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.842180                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    198603595     51.37%     51.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     86940820     22.49%     73.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     35523144      9.19%     83.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29373135      7.60%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8747701      2.26%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     11813030      3.06%     95.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1891921      0.49%     96.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       958153      0.25%     96.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12752388      3.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    386603887                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            290110956                       # Number of instructions committed
system.cpu.commit.committedOps              460240168                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       62669140                       # Number of memory references committed
system.cpu.commit.loads                      43843571                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46599959                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    9076523                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 449697015                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778893                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4555531      0.99%      0.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        387447352     84.18%     85.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18995      0.00%     85.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263490      0.06%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        5285660      1.15%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        41669951      9.05%     95.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17905240      3.89%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2173620      0.47%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       920329      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         460240168                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12752388                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1393725074                       # The number of ROB reads
system.cpu.rob.rob_writes                  2116202726                       # The number of ROB writes
system.cpu.timesIdled                            1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          190711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   290110956                       # Number of Instructions Simulated
system.cpu.committedOps                     460240168                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.595539                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.595539                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.626748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.626748                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                893147311                       # number of integer regfile reads
system.cpu.int_regfile_writes               622807605                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  13969143                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  8849876                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 334903480                       # number of cc regfile reads
system.cpu.cc_regfile_writes                370964406                       # number of cc regfile writes
system.cpu.misc_regfile_reads               233154649                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2438889                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.465729                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58765933                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2438889                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.095370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.465729                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996549                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         126348973                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        126348973                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     40439076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40439076                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18349459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18349459                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      58788535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58788535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58788535                       # number of overall hits
system.cpu.dcache.overall_hits::total        58788535                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2682595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2682595                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       483400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       483400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3165995                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3165995                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3165995                       # number of overall misses
system.cpu.dcache.overall_misses::total       3165995                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  74697605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  74697605000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16493283875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16493283875                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  91190888875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91190888875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  91190888875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91190888875                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     43121671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43121671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18832859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18832859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     61954530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61954530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     61954530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61954530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.062210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062210                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025668                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025668                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.051102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.051102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.051102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.051102                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27845.278546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27845.278546                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34119.329489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34119.329489                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28803.232120                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28803.232120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28803.232120                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28803.232120                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       685065                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28035                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.436062                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2050662                       # number of writebacks
system.cpu.dcache.writebacks::total           2050662                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       726077                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       726077                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       726081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       726081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       726081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       726081                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1956518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1956518                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       483396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       483396                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2439914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2439914                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2439914                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2439914                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  39740208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39740208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  16009536876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16009536876                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  55749744876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55749744876                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  55749744876                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55749744876                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.045372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.045372                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025668                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.039382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.039382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039382                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20311.700685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20311.700685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33118.885709                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33118.885709                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22849.061432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22849.061432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22849.061432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22849.061432                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3674                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.881555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70355990                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19149.697877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.881555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         145693869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        145693869                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     72839698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        72839698                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      72839698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         72839698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     72839698                       # number of overall hits
system.cpu.icache.overall_hits::total        72839698                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5143                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5143                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5143                       # number of overall misses
system.cpu.icache.overall_misses::total          5143                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    381216993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    381216993                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    381216993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    381216993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    381216993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    381216993                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     72844841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     72844841                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     72844841                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     72844841                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     72844841                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     72844841                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74123.467431                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74123.467431                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74123.467431                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74123.467431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74123.467431                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74123.467431                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3674                       # number of writebacks
system.cpu.icache.writebacks::total              3674                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          955                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          955                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          955                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          955                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          955                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          955                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4188                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4188                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    315478493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    315478493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    315478493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    315478493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    315478493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    315478493                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75329.153056                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75329.153056                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75329.153056                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75329.153056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75329.153056                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75329.153056                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    281397                       # number of replacements
system.l2.tags.tagsinuse                 24773.744281                       # Cycle average of tags in use
system.l2.tags.total_refs                     2054967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    281397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.302732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       50.545504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        774.483535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      23948.715242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.023635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.730857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.756035                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39407469                       # Number of tag accesses
system.l2.tags.data_accesses                 39407469                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2050662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2050662                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3674                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3674                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             369370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                369370                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1215                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1760993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1760993                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1215                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2130363                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2131578                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1215                       # number of overall hits
system.l2.overall_hits::cpu.data              2130363                       # number of overall hits
system.l2.overall_hits::total                 2131578                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           114026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              114026                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2972                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2972                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       195524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          195524                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2972                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              309550                       # number of demand (read+write) misses
system.l2.demand_misses::total                 312522                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2972                       # number of overall misses
system.l2.overall_misses::cpu.data             309550                       # number of overall misses
system.l2.overall_misses::total                312522                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  11334640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11334640000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    296307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    296307500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  17987212000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17987212000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     296307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   29321852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29618159500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    296307500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  29321852000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29618159500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2050662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2050662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3674                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3674                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         483396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            483396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1956517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1956517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4187                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2439913                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2444100                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4187                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2439913                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2444100                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.235885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235885                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.709816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.709816                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.099935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.099935                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.709816                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.126869                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127868                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.709816                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.126869                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127868                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99403.995580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99403.995580                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99699.697174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99699.697174                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91994.905996                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91994.905996                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99699.697174                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94724.122113                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94771.438491                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99699.697174                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94724.122113                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94771.438491                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               142509                       # number of writebacks
system.l2.writebacks::total                    142509                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       114026                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         114026                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2972                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       195524                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       195524                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         309550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            312522                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        309550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           312522                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10194380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10194380000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    266597500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    266597500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  16031972000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16031972000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    266597500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  26226352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26492949500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    266597500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  26226352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26492949500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.709816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.709816                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.099935                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099935                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.709816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.709816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127868                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89403.995580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89403.995580                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89703.061911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89703.061911                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81994.905996                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81994.905996                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89703.061911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84724.122113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84771.470488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89703.061911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84724.122113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84771.470488                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        592016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       279495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             198495                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       142509                       # Transaction distribution
system.membus.trans_dist::CleanEvict           136986                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114026                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114026                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        198495                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       904537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       904537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 904537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29121920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29121920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29121920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            312521                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  312521    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              312521                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1230537500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1667554000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4886665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2442563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1906                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 231441617500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1960704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2193171                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3674                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          527115                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           483396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          483396                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1956517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7318717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7330765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       503040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    287396800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              287899840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          281398                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9120640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2725499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026456                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2723590     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1909      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2725499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4497668500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6282496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3659870499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
