
---------- Begin Simulation Statistics ----------
simSeconds                                   0.040497                       # Number of seconds simulated (Second)
simTicks                                  40497239500                       # Number of ticks simulated (Tick)
finalTick                                 41486008500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    158.63                       # Real time elapsed on the host (Second)
hostTickRate                                255294789                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680124                       # Number of bytes of host memory used (Byte)
simInsts                                     15879982                       # Number of instructions simulated (Count)
simOps                                       17545194                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   100107                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     110605                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         80994479                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        15720648                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       41283400                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  14703                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               101878                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            159860                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            80984961                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.509766                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.335922                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  67838890     83.77%     83.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3658546      4.52%     88.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1668179      2.06%     90.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    852710      1.05%     91.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3712608      4.58%     95.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2694457      3.33%     99.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    515127      0.64%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     38665      0.05%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      5779      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              80984961                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      27      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      8      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      6      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   131      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                  1531      0.03%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                5633057     99.97%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   190      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7222676     17.50%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          164      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     17.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1401893      3.40%     20.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     20.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          352      0.00%     20.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     20.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     20.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1401870      3.40%     24.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      1401938      3.40%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     27.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     28439862     68.89%     96.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1414645      3.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       41283400                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.509706                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             5634951                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.136494                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                129796224                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10132121                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10049347                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 39405190                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 5690449                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         5604578                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    25762908                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    21155443                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          41274389                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      28435263                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      9010                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               14682                       # Number of nop insts executed (Count)
system.cpu.numRefs                           29849904                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1432031                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1414641                       # Number of stores executed (Count)
system.cpu.numRate                           0.509595                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             103                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            9518                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    14222592                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      15618706                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.694776                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.694776                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.175600                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.175600                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   41414096                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7173085                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    9811075                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     4295796                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    4296078                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  37872089                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        2844195                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1421081                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           38                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           16                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1502599                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1502486                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16661                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1487493                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   45                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1487470                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999985                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       3                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              57                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               54                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           98373                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16657                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     80960136                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.193099                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.960966                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        76701657     94.74%     94.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1410052      1.74%     96.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          103437      0.13%     96.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           18209      0.02%     96.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1402323      1.73%     98.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1038      0.00%     98.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1116624      1.38%     99.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            6817      0.01%     99.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          199979      0.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     80960136                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             14237216                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               15633330                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4226935                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2812411                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1426739                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          5594773                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    11392961                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7207821     46.11%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          126      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     46.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1399376      8.95%     55.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          320      0.00%     55.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     55.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     55.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1399376      8.95%     64.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      1399376      8.95%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2812411     17.99%     90.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1414524      9.05%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     15633330                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        199979                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        2213131                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           2213131                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       2213131                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          2213131                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      2020722                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         2020722                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      2020722                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        2020722                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 172078395500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 172078395500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 172078395500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 172078395500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4233853                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4233853                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4233853                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4233853                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.477277                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.477277                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.477277                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.477277                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 85156.887241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 85156.887241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 85156.887241                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 85156.887241                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     77615501                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1759930                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.101471                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1400160                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1400160                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       259847                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        259847                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       259847                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       259847                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1760875                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1760875                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1760875                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1760875                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 160280133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 160280133000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 160280133000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 160280133000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.415904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.415904                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.415904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.415904                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 91023.004472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 91023.004472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 91023.004472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 91023.004472                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1760872                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       798644                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          798644                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2020685                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2020685                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 172076914500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 172076914500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2819329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2819329                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.716726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.716726                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 85157.713597                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 85157.713597                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       259822                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       259822                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1760863                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1760863                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 160279610000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 160279610000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.624568                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.624568                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 91023.327766                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 91023.327766                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1414487                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1414487                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           37                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           37                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      1481000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      1481000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1414524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1414524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000026                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 40027.027027                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 40027.027027                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           25                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           25                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           12                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           12                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       523000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       523000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000008                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000008                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 43583.333333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 43583.333333                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              4022917                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1760872                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.284616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          411                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          472                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18696284                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18696284                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   637230                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              78327367                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    211033                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1792183                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17148                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1422163                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     4                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               15881028                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    11                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              40862                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       15049359                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1502599                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1487476                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      80926947                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   34304                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                     35937                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    19                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           80984961                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.204130                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.116498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 77654318     95.89%     95.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   326594      0.40%     96.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   341663      0.42%     96.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   740646      0.91%     97.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   196086      0.24%     97.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   214940      0.27%     98.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   224519      0.28%     98.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   196088      0.24%     98.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1090107      1.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             80984961                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.018552                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.185807                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          35857                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             35857                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         35857                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            35857                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           80                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              80                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           80                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             80                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      7100500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      7100500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      7100500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      7100500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        35937                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         35937                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        35937                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        35937                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002226                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002226                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002226                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002226                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 88756.250000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 88756.250000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 88756.250000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 88756.250000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           78                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                78                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           77                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           77                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           77                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      6860000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      6860000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      6860000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      6860000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 89090.909091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 89090.909091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 89090.909091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 89090.909091                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     78                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        35857                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           35857                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           80                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            80                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      7100500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      7100500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        35937                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        35937                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002226                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 88756.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 88756.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           77                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           77                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      6860000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      6860000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002143                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 89090.909091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 89090.909091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 6490                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 78                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              83.205128                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          255                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             143826                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            143826                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17148                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   65150652                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1263310                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               15735331                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 6680                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2844195                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1421081                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    646805                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     4205                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          16615                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           47                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                16662                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 15659464                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                15653925                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9539023                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11553857                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.193272                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.825614                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                          46                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   31764                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  45                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   6554                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   22                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                1759783                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2812411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            545.796404                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           209.592223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   5380      0.19%      0.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  645      0.02%      0.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                44810      1.59%      1.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  716      0.03%      1.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  295      0.01%      1.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  177      0.01%      1.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  132      0.00%      1.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  141      0.01%      1.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  189      0.01%      1.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  242      0.01%      1.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                186      0.01%      1.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                270      0.01%      1.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                279      0.01%      1.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                615      0.02%      1.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              24123      0.86%      2.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              51866      1.84%      4.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4459      0.16%      4.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              10407      0.37%      5.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               5223      0.19%      5.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3431      0.12%      5.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               8910      0.32%      5.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               5195      0.18%      5.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2827      0.10%      6.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               3044      0.11%      6.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               3464      0.12%      6.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3637      0.13%      6.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               3944      0.14%      6.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               8040      0.29%      6.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              40161      1.43%      8.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              44531      1.58%      9.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          2535072     90.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1784                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2812411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17148                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1080518                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                71576925                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1201938                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               7108432                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               15770905                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2366                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6688517                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  11856                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands            17200709                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37121030                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15860830                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5648999                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              17057878                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   142799                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  11742005                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         96485932                       # The number of ROB reads (Count)
system.cpu.rob.writes                        31488399                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 14222592                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   15618706                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.data                 191148                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    191148                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                191148                       # number of overall hits (Count)
system.l2.overallHits::total                   191148                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   77                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1569727                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1569804                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  77                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1569727                       # number of overall misses (Count)
system.l2.overallMisses::total                1569804                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         6741500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    154852817000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       154859558500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        6741500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   154852817000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      154859558500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 77                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1760875                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1760952                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                77                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1760875                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1760952                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.891447                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.891452                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.891447                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.891452                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87551.948052                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98649.521222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98648.976879                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87551.948052                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98649.521222                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98648.976879                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1390776                       # number of writebacks (Count)
system.l2.writebacks::total                   1390776                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               77                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1569727                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1569804                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              77                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1569727                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1569804                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      5961500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 139155557000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   139161518500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      5961500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 139155557000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  139161518500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.891447                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.891452                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.891447                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.891452                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77422.077922                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88649.527593                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 88648.976879                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77422.077922                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88649.527593                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 88648.976879                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        1569946                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           90                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             90                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            77                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               77                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      6741500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6741500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           77                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             77                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87551.948052                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87551.948052                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           77                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           77                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      5961500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      5961500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77422.077922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77422.077922                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     8                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                4                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   4                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data       413000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total         413000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                12                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.333333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.333333                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data       103250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total       103250                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            4                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               4                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       373000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       373000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.333333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.333333                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data        93250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total        93250                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         191140                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            191140                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1569723                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1569723                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 154852404000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 154852404000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      1760863                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1760863                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.891451                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.891451                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98649.509499                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98649.509499                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1569723                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1569723                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 139155184000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 139155184000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.891451                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.891451                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88649.515870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88649.515870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           78                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               78                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           78                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           78                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1400160                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1400160                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1400160                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1400160                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3451031                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1569946                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.198185                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      26.905716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        54.697049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4014.397235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.006569                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.013354                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.980077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  374                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1469                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   76                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1935                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  242                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   29745162                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  29745162                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1390774.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        77.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1569726.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000070448750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        86879                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        86879                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3982464                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1306962                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1569804                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1390774                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1569804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1390774                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1569804                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1390774                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  492281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  502934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  384147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  190429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   4454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  27415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  68875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 103234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 101478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 102180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 100073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  99874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 104341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 115632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 101570                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  99561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  97856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  88537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  87688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  87171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    268                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        86879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.070040                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.851892                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.838091                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15           2578      2.97%      2.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31         83772     96.42%     99.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           436      0.50%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            64      0.07%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79             9      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95             3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127            4      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::240-255            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         86879                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        86879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.008218                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.007889                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.106107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            86276     99.31%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              514      0.59%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               69      0.08%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               18      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         86879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               100467456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             89009536                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2480847021.68403387                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2197916132.03660488                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40497235000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      13678.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         4928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    100462464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     89009792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 121687.306612590226                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2480723754.022789955139                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2197922453.455130100250                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           77                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1569727                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1390774                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2710500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  73640044250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1038664254250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     35201.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46912.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    746824.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         4992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    100462528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      100467520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         4992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     89009536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     89009536                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           78                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1569727                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1569805                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1390774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1390774                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         123268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2480725334                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2480848602                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       123268                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        123268                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2197916132                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2197916132                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2197916132                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        123268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2480725334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4678764734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1569803                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1390778                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       123753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        70568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       123599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        70568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       127431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        61290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       130696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        64490                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       137416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        66985                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       136062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        68019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       124205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        70567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       123591                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        70563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        97198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        70425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        96664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        70377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       127100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        41030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       128883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        40993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       133467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        43235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       135886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        66695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       101152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        70560                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        96678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        70435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             44208948500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7849015000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        73642754750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                28162.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           46912.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1421505                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1176340                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       362742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   522.349262                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   383.881599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   350.031701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        29263      8.07%      8.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        68479     18.88%     26.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        62490     17.23%     44.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        32356      8.92%     53.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        25710      7.09%     60.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        22626      6.24%     66.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        22417      6.18%     72.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        27764      7.65%     80.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        71637     19.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       362742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             100467392                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           89009792                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2480.845441                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2197.922453                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   36.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               19.38                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.17                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               87.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1256190180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       667658145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5515392960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3511337400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3197357280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  17923223640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    460543200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   32531702805                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   803.306675                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1043263000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1352520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38108863000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1334016180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       709035030                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5693671620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3748523760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3197357280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  17901410880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    478708320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   33062723070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   816.419180                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1090864250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1352520000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38060732750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1569801                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1390774                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            178838                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  4                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 4                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1569800                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4709221                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4709221                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    189477056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                189477056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1569804                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1569804    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1569804                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          9226373000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         8224521750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3139416                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1569612                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1760938                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2790936                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           78                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           539882                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               12                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             77                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1760863                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          233                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5282619                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5282852                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         9984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    202306048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               202316032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         1569946                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  89009664                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3330898                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000127                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.011255                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3330476     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     422      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3330898                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  41486008500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3161189000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            117000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2641308000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3521902                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1760950                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             422                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000028                       # Number of seconds simulated (Second)
simTicks                                     28438500                       # Number of ticks simulated (Tick)
finalTick                                 41514447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                285491104                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681148                       # Number of bytes of host memory used (Byte)
simInsts                                     15890068                       # Number of instructions simulated (Count)
simOps                                       17557214                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                159316686                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  176005393                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            56877                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21077                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      249                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18415                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     49                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9395                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5404                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  94                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               36065                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.510606                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.382027                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     29591     82.05%     82.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2296      6.37%     88.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1335      3.70%     92.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       815      2.26%     94.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       668      1.85%     96.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       494      1.37%     97.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       421      1.17%     98.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       224      0.62%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       221      0.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 36065                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      96     18.75%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    242     47.27%     66.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   174     33.98%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          522      2.83%      2.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11539     62.66%     65.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           34      0.18%     65.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            14      0.08%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4219     22.91%     88.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2074     11.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18415                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.323769                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 512                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027803                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    72863                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30402                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16744                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      594                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     330                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18080                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         325                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18087                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4106                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       329                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6147                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3125                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2041                       # Number of stores executed (Count)
system.cpu.numRate                           0.318002                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             181                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20812                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10086                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12020                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.639203                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.639203                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.177330                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.177330                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18644                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11850                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2817                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2898                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2273                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4642                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2309                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          555                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          135                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5348                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3746                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               374                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1942                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  230                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1657                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.853244                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     397                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             644                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 22                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              622                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9562                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               727                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        34104                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.352833                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.334013                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           30528     89.51%     89.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1313      3.85%     93.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             600      1.76%     95.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             300      0.88%     96.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             351      1.03%     97.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             182      0.53%     97.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.36%     97.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              88      0.26%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             619      1.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        34104                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10099                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12033                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4191                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2642                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2192                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11226                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7714     64.11%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     65.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2642     21.96%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1549     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12033                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           619                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4495                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4495                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4495                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          770                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            770                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     66536990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     66536990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     66536990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     66536990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5265                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5265                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5265                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.146249                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.146249                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.146249                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.146249                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 86411.675325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 86411.675325                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 86411.675325                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 86411.675325                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2996                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      59.920000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          179                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               179                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          435                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           435                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          435                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          435                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          335                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     32945499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     32945499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     32945499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     32945499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.063628                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.063628                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.063628                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.063628                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98344.773134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98344.773134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98344.773134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98344.773134                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    341                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3134                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3134                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           658                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     59558000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     59558000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.173523                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.173523                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 90513.677812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 90513.677812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          349                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          349                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          309                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     30906500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     30906500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081487                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081487                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 100021.035599                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 100021.035599                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       283000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       283000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 94333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 94333.333333                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       280000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       280000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 93333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 93333.333333                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1361                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1361                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          112                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          112                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6978990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6978990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1473                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.076035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.076035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 62312.410714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 62312.410714                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           86                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           86                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           26                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      2038999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      2038999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.017651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.017651                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78423.038462                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78423.038462                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 8806                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1365                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.451282                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          831                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           91                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21705                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21705                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8919                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 22006                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4008                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   380                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    752                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1537                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    87                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23631                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   292                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8054                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22993                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5348                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2076                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23884                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1670                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  444                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2848                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      3025                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   206                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              36065                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.730903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.068075                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    31173     86.44%     86.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      440      1.22%     87.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      496      1.38%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      461      1.28%     90.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      469      1.30%     91.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      542      1.50%     93.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      301      0.83%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      311      0.86%     94.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1872      5.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                36065                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.094027                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.404258                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2737                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2737                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2737                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2737                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          288                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             288                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          288                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            288                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23444500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23444500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23444500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23444500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3025                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3025                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3025                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3025                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.095207                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.095207                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.095207                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.095207                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 81404.513889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 81404.513889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 81404.513889                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 81404.513889                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          219                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     109.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          226                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               226                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            61                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           61                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          227                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          227                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          227                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18685000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18685000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18685000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.075041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.075041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.075041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.075041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 82312.775330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82312.775330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 82312.775330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82312.775330                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    226                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2737                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2737                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           288                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23444500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23444500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3025                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.095207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.095207                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 81404.513889                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 81404.513889                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           61                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          227                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          227                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18685000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.075041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.075041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 82312.775330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82312.775330                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               110601                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                482                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             229.462656                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12326                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12326                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       752                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6926                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      809                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21397                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   71                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4642                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2309                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   249                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        52                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      714                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             86                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          736                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  822                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17609                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17008                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8838                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14816                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.299031                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.596517                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         158                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2020                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    764                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   56                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             34.433384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            77.050461                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2201     83.31%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   13      0.49%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    6      0.23%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.08%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  6      0.23%     84.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.57%     85.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 79      2.99%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 19      0.72%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.45%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 58      2.20%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  9      0.34%     91.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.30%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                119      4.50%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 32      1.21%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.45%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.11%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.08%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.11%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.08%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.04%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               34      1.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    752                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9182                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8862                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9375                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4047                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3847                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22669                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    11                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    801                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2114                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1179                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20615                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30279                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23578                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      243                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11184                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9497                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      33                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1738                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            54859                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44967                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10086                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12020                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     20                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      8                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        28                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    20                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     8                       # number of overall hits (Count)
system.l2.overallHits::total                       28                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  207                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  327                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     534                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 207                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 327                       # number of overall misses (Count)
system.l2.overallMisses::total                    534                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18128500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        32243000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           50371500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18128500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       32243000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          50371500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                227                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                335                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   562                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               227                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               335                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  562                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.911894                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.976119                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.950178                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.911894                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.976119                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.950178                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 87577.294686                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 98602.446483                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    94328.651685                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 87577.294686                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 98602.446483                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   94328.651685                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  489                       # number of writebacks (Count)
system.l2.writebacks::total                       489                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              207                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              327                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 534                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             207                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             327                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                534                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16068500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     28963000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       45031500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16068500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     28963000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      45031500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.911894                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.976119                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.950178                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.911894                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.976119                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.950178                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 77625.603865                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88571.865443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 84328.651685                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 77625.603865                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88571.865443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 84328.651685                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            715                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            7                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              7                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        57000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              20                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 20                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           207                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              207                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18128500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18128500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          227                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            227                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.911894                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.911894                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 87577.294686                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87577.294686                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          207                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          207                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16068500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16068500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.911894                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.911894                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 77625.603865                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77625.603865                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     3                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  23                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2153500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2153500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                26                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.884615                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.884615                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 93630.434783                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 93630.434783                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              23                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1923500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1923500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.884615                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.884615                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 83630.434783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 83630.434783                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 5                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          304                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             304                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     30089500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     30089500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          309                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           309                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.983819                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.983819                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98978.618421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98978.618421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          304                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          304                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     27039500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     27039500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.983819                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.983819                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88945.723684                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88945.723684                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          226                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              226                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          226                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          226                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          179                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              179                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          179                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          179                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        83025                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4811                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      17.257327                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      98.225947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       113.248136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3884.525918                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.023981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.027648                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.948371                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  208                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1956                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  110                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1603                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  219                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9771                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9771                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       491.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       327.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000013292250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           29                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           29                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1384                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         533                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        491                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       533                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      491                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   533                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  491                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.344828                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.916410                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.875526                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 1      3.45%      3.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                1      3.45%      6.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                3     10.34%     17.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                4     13.79%     31.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                4     13.79%     44.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                3     10.34%     55.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      3.45%     58.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20                3     10.34%     68.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                3     10.34%     79.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                2      6.90%     86.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                2      6.90%     93.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24                1      3.45%     96.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::27                1      3.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.931034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.872393                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.486391                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               19     65.52%     65.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      3.45%     68.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                5     17.24%     86.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      3.45%     89.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      6.90%     96.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      3.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   34112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                31424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1199500676.89927387                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1104980923.74773645                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      28430000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27763.67                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        20928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        31424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 463596884.505160272121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 735903792.394113659859                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1104980923.747736454010                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          206                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          327                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          491                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7544250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     15257500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    701371000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     36622.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     46659.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1428454.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        20928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          34112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        31424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        31424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          206                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          327                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            491                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      463596885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      735903792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1199500677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    463596885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     463596885                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1104980924                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1104980924                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1104980924                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     463596885                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     735903792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2304481601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  533                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 491                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                12808000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           22801750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                24030.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42780.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 298                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                286                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            55.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           58.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          436                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   150.752294                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   113.610673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   145.033022                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          222     50.92%     50.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          137     31.42%     82.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           40      9.17%     91.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           19      4.36%     95.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639            9      2.06%     97.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      1.15%     99.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.23%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          436                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 34112                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              31424                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1199.500677                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1104.980924                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   18.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               8.63                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               57.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1328040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          702075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1913520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        913500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12776550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       161280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      19638885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   690.573870                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       323250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27335250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1813560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          952545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1892100                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       1649520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12930450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        31680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      21113775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   742.436310                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     27658500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 510                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           491                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               210                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 23                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                23                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            510                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1770                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        65536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    65536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                536                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      536    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  536                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             3330000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2858750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1237                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          701                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                538                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          668                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          226                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              388                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               26                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            227                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           309                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          679                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1020                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1699                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        33088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   62016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             715                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     31296                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1280                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.017188                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.130020                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1258     98.28%     98.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      22      1.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1280                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     28438500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             971000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            339000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            508500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1132                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          567                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              22                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
