GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_rtx3070/cuda10-matrixmul/input-wa512-ha512-wb512-hb512/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-matrixmul/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
-kernel name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii
-kernel id = 1
-grid dim = (16,16,1)
-block dim = (32,32,1)
-shmem = 8192
-nregs = 37
-binary version = 86
-cuda stream id = 13653136
-shmem base_addr = 0x00007f277c000000
-local mem base_addr = 0x00007f277a000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-matrixmul/input-wa512-ha512-wb512-hb512/results/traces/kernel-1.traceg
launching kernel name: _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,6,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,6,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,6,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,6,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,7,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,7,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,7,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,7,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,7,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,7,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,8,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,8,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,8,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,8,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,8,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,8,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,8,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,8,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,8,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,8,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,8,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,8,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,8,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,8,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,8,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,9,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,9,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,9,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,9,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,9,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,9,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,9,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,9,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,9,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,9,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,9,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,9,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,9,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,9,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,10,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,10,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,10,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,10,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,10,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,10,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,10,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,10,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,10,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,10,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,10,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,10,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,10,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,10,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,10,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,11,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,11,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,11,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,11,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,11,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,11,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,11,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,11,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,11,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,11,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,11,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,11,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,11,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,11,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,11,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,12,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,12,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,12,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,12,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,12,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,12,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,12,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,12,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,12,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,12,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,12,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,12,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,12,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,12,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,13,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,13,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,13,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,13,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,13,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,13,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,13,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,13,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,13,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,13,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,13,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,13,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,13,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,13,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,13,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,14,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,14,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,14,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,14,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,14,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,14,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,14,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,14,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,14,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,14,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,14,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,14,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,14,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,14,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,14,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 1,15,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 2,15,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 3,15,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 4,15,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 5,15,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 6,15,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 7,15,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 8,15,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 9,15,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 10,15,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 11,15,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 12,15,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 13,15,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 14,15,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z13MatrixMulCUDAILi32EEvPfS0_S0_ii'
thread block = 15,15,0
Destroy streams for kernel 1: size 0
kernel_name = _Z13MatrixMulCUDAILi32EEvPfS0_S0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 276814
gpu_sim_insn = 359923712
gpu_ipc =    1300.2367
gpu_tot_sim_cycle = 276814
gpu_tot_sim_insn = 359923712
gpu_tot_ipc =    1300.2367
gpu_tot_issued_cta = 256
gpu_occupancy = 66.4309% 
gpu_tot_occupancy = 66.4309% 
max_total_param_size = 0
gpu_stall_dramfull = 1674114
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.8978
partiton_level_parallism_total  =       3.8978
partiton_level_parallism_util =       5.9605
partiton_level_parallism_util_total  =       5.9605
L2_BW  =     141.1942 GB/Sec
L2_BW_total  =     141.1942 GB/Sec
gpu_total_sim_rate=890900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34256
	L1D_cache_core[1]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28644
	L1D_cache_core[2]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28484
	L1D_cache_core[3]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28393
	L1D_cache_core[4]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34198
	L1D_cache_core[5]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34116
	L1D_cache_core[6]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28360
	L1D_cache_core[7]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28609
	L1D_cache_core[8]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28535
	L1D_cache_core[9]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34239
	L1D_cache_core[10]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34346
	L1D_cache_core[11]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34445
	L1D_cache_core[12]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28503
	L1D_cache_core[13]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34400
	L1D_cache_core[14]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28266
	L1D_cache_core[15]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34428
	L1D_cache_core[16]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34161
	L1D_cache_core[17]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34086
	L1D_cache_core[18]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28770
	L1D_cache_core[19]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28599
	L1D_cache_core[20]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34066
	L1D_cache_core[21]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28754
	L1D_cache_core[22]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34370
	L1D_cache_core[23]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28374
	L1D_cache_core[24]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28560
	L1D_cache_core[25]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34738
	L1D_cache_core[26]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28623
	L1D_cache_core[27]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34555
	L1D_cache_core[28]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28524
	L1D_cache_core[29]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28638
	L1D_cache_core[30]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28631
	L1D_cache_core[31]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28674
	L1D_cache_core[32]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34338
	L1D_cache_core[33]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34356
	L1D_cache_core[34]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34425
	L1D_cache_core[35]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34493
	L1D_cache_core[36]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34192
	L1D_cache_core[37]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34402
	L1D_cache_core[38]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34297
	L1D_cache_core[39]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28442
	L1D_cache_core[40]: Access = 25344, Miss = 24212, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 32250
	L1D_cache_core[41]: Access = 25344, Miss = 24100, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 32143
	L1D_cache_core[42]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34421
	L1D_cache_core[43]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34393
	L1D_cache_core[44]: Access = 21120, Miss = 21120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28486
	L1D_cache_core[45]: Access = 25344, Miss = 25344, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34417
	L1D_total_cache_accesses = 1081344
	L1D_total_cache_misses = 1078968
	L1D_total_cache_miss_rate = 0.9978
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1459400
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.089
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 261550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1418502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 784650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40898
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1418502
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40898
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 8250, 
gpgpu_n_tot_thrd_icount = 360448000
gpgpu_n_tot_w_icount = 11264000
gpgpu_n_stall_shd_mem = 455450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1046200
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8388608
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 176160768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 455450
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14821774	W0_Idle:2157919	W0_Scoreboard:18597507	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11247616
single_issue_nums: WS0:2816000	WS1:2816000	WS2:2816000	WS3:2816000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8369600 {8:1046200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41848000 {40:1046200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 3737 
max_icnt2mem_latency = 2676 
maxmrqlatency = 59 
max_icnt2sh_latency = 256 
averagemflatency = 614 
avg_icnt2mem_latency = 192 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 10 
mrq_lat_table:58179 	1594 	1715 	2740 	1112 	196 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115298 	433018 	353053 	173793 	3806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	218235 	359683 	343721 	62976 	70970 	22867 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	600001 	183359 	123963 	85927 	56288 	25338 	4091 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	191 	278 	52 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     75015     75795    102513    113129    105019    105212     95822     95183    142073    142003    132003    131356    109896    110573    133340    132673 
dram[1]:     62667     74871    113545    113832    106147    105142    106697    107406    130392    129724    142526    142880     99070     98804    143140    143405 
dram[2]:     74288     75793    102487    113155    105020    105271     95817     95173    142028    142685    132038    131348    109977    110573    133335    132668 
dram[3]:     62669     74627    113548    113833    106247    105069    106614    107363    130454    129704    142641    142808     99823     98811    143075    143036 
dram[4]:     62634     74628    113720    113857    106121    104366    106576    107364    130343    129704    142545    142854     99067     98827    143165    143594 
dram[5]:     74472     75783    102448    113154    104990    105196     95832     95178    141403    141377    131993    131042    109886    110559    133386    132675 
dram[6]:     62644     74472    113564    113850    106156    104358    106688    107364    130239    129698    142619    142848     99026     98820    143177    143222 
dram[7]:     75038     75775    102457    113154    105014    105298     95798     95187    141477    141886    132030    131048    109851    110564    133321    132653 
dram[8]:     74509     75780    102483    113148    105011    104730     95832     95158    141584    141429    131990    131067    109880    110573    133370    132653 
dram[9]:     62645     74697    113798    113824    106130    104364    106647    107458    130318    129679    142603    142868     99077     98763    143183    143252 
dram[10]:     75053     75783    102407    113170    105033    104703     95806     95163    141525    141969    131973    131052    109989    110564    133334    132652 
dram[11]:     62656     74726    113704    113850    106208    104351    106663    107374    130414    129032    142551    142877     99114     98698    143187    143408 
dram[12]:     62665     74849    113503    113846    106110    104384    106580    107376    130363    129648    142592    142878     99091     98806    143168    143441 
dram[13]:     75021     75793    102460    113153    104996    104975     95804     95180    142258    141992    132029    131808    109866    110564    133346    132657 
dram[14]:     63013     74307    113532    113828    105923    105243    106637    107386    130292    129645    142689    142877     98570     98799    143185    143214 
dram[15]:     74337     75795    102472    113144    105017    105073     95786     95177    142292    141970    132092    131799    110029    110568    133344    132655 
average row accesses per activate:
dram[0]:  8.827586 51.200001 51.200001 51.200001 42.666668 18.285715 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]:  8.827586 51.200001 51.200001 51.200001 42.666668 16.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 11.130435 51.200001 51.200001 51.200001 42.666668 16.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]:  8.827586 51.200001 51.200001 51.200001 42.666668 18.285715 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 11.130435 51.200001 51.200001 51.200001 42.666668 18.285715 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 10.240000 51.200001 51.200001 51.200001 42.666668 14.222222 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 23.272728 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]:  8.258064 51.200001 51.200001 51.200001 42.666668 14.222222 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 36.571430 51.200001 42.666668 42.666668 51.200001 51.200001 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 13.473684 51.200001 51.200001 51.200001 42.666668 18.285715 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 65536/1416 = 46.282486
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256       256 
total dram reads = 65536
bank skew: 256/256 = 1.00
chip skew: 4096/4096 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11178     10739     10674     10945     10813     10218     11170     10585     10878     12521      9939     10073      8946      8466      9138     10261
dram[1]:       9296      9814     10385      9987      7847      8574      9242      8516     10180     10109      9863      9648      9256      9369      8081      8814
dram[2]:      11269     10642     10768     10550     10172      9691     10429     10182     11859     11850      9964     10480      9289      9243      9967     10133
dram[3]:       8901      9869     10777     11376      8608      8723     10579     10358     10806     10934      9768     10558     10250      9512      8708      9385
dram[4]:       9981     10629     12271     10855      9057     10227     10310     10029     11322     10786     10212      9911      9996      9414      8704      8273
dram[5]:      11837     10459      9253     10992     10617      9771     10609     10086     10105     10982      9412     10341      9090      8761      9133     10109
dram[6]:      10291     10253     11811     10824      9146      9967      9588      9396     10959     10423      9926      9779      9983      9402      8633      8704
dram[7]:      12765     10844     10095     11199     11467      9458     10551     10613     11583     12041      9948     10078      9318      8922      9583     10400
dram[8]:      10916     10937      9789     11444     11093      9485     10995     10391     10220     11588      9495     10368      8825      9179      9246      9601
dram[9]:       9768     10422     11157     10101      9158     10123     10147      9326     11030     10688     10412      9737     10103      9829      8509      8816
dram[10]:      11369     10479     10062     10847     11238      9975     10370     10198     10536     11264      9706     10513      9401      8713      9581      9831
dram[11]:      10457     10961     12110     11116      9484     10236     10665      9944     12448     11327     10708      9781     10162      9769      8850      9114
dram[12]:      10230     10466     10734      9928      8966      9292      8985      9612     11162     10048     10149      9491      9906      9466      8177      8831
dram[13]:      11745     11087     10760     11502     10451     10378     11075     10135     10466     11588      9221     10025      9680      9150      9918      9981
dram[14]:       9380     10475     10077     10245      8782      9279      9458      9834     10826      9980     10513     10182     10498      9779      8676      9441
dram[15]:      10457     10067     10289     10969     10612      9753     10158     10140     10932     11487      9839     10533      9137      8724      9341      9532
maximum mf latency per bank:
dram[0]:       2425      2378      2422      2371      2213      2378      2354      2383      2380      2426      1614      1676      1569      1576      2366      2370
dram[1]:       1875      1863      1638      1438      1441      1494      1592      1637      1695      1700      1435      1751      1818      1443      1503      1562
dram[2]:       3190      2677      2540      1989      2923      3076      2485      2287      2431      2546      1906      1889      1573      1906      2484      2502
dram[3]:       1798      1798      1777      2306      1654      1722      1985      2157      2425      2147      2308      2184      1798      1787      2304      1715
dram[4]:       1839      2066      1702      1745      1591      1804      1971      2264      2205      1998      1935      1930      1574      1559      1740      1549
dram[5]:       2801      2801      1678      1692      2453      2029      1797      1627      1791      1835      1717      1727      1462      1507      1649      1700
dram[6]:       1710      1698      1862      1645      1658      1628      1578      1504      2090      2025      1546      1565      1653      1751      1607      1609
dram[7]:       3737      3678      1909      2480      3520      2213      2477      2389      2780      2770      1536      1759      1754      1499      1754      1871
dram[8]:       2460      2320      1762      2303      2217      1721      2555      2040      2050      1984      1990      2058      1876      2053      1914      2041
dram[9]:       1506      1511      1634      1646      1593      1559      1704      1732      1560      1730      1558      1550      1520      1506      1452      1549
dram[10]:       2847      2857      1967      2377      2679      2172      2543      2533      2137      2563      2560      2554      2206      2546      2531      2532
dram[11]:       1723      1714      1683      1653      1600      1555      1978      2053      2316      1998      1634      2336      1676      1572      1650      1762
dram[12]:       2405      2409      2459      2026      1376      1819      1833      2363      2049      2023      1930      2266      2417      2359      1786      2114
dram[13]:       2697      2590      1582      2030      2481      2428      2036      2017      1813      1732      1874      1964      2014      2006      2009      1633
dram[14]:       2048      2014      1587      2051      1731      1739      1559      2067      2087      2051      1955      1953      1950      2041      2061      1796
dram[15]:       2172      2212      1758      1778      2206      2155      1669      1715      1822      1799      1754      1705      1594      1720      1604      1615
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851705 n_act=104 n_pre=88 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=57203 dram_eff=0.2864
bk0: 256a 853871i bk1: 256a 855445i bk2: 256a 855278i bk3: 256a 855339i bk4: 256a 855345i bk5: 256a 854919i bk6: 256a 855453i bk7: 256a 855565i bk8: 256a 855334i bk9: 256a 855375i bk10: 256a 855448i bk11: 256a 855477i bk12: 256a 855446i bk13: 256a 855533i bk14: 256a 855619i bk15: 256a 855525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974609
Row_Buffer_Locality_read = 0.974609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088463
Bank_Level_Parallism_Col = 1.087807
Bank_Level_Parallism_Ready = 1.011963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083576 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3990 
Wasted_Row = 2059 
Idle = 833560 

BW Util Bottlenecks: 
RCDc_limit = 2281 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1791 
rwq = 0 
CCDLc_limit_alone = 1791 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851705 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 4096 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0149709
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56453 dram_eff=0.2902
bk0: 256a 855384i bk1: 256a 855519i bk2: 256a 855306i bk3: 256a 855283i bk4: 256a 855242i bk5: 256a 855215i bk6: 256a 855462i bk7: 256a 855411i bk8: 256a 855413i bk9: 256a 855431i bk10: 256a 855530i bk11: 256a 855586i bk12: 256a 855479i bk13: 256a 855402i bk14: 256a 855371i bk15: 256a 855589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096532
Bank_Level_Parallism_Col = 1.103619
Bank_Level_Parallism_Ready = 1.009766
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102684 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3316 
Wasted_Row = 1296 
Idle = 834997 

BW Util Bottlenecks: 
RCDc_limit = 1657 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1709 
rwq = 0 
CCDLc_limit_alone = 1709 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0190352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851701 n_act=106 n_pre=90 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56946 dram_eff=0.2877
bk0: 256a 853933i bk1: 256a 855455i bk2: 256a 855310i bk3: 256a 855386i bk4: 256a 855288i bk5: 256a 854642i bk6: 256a 855360i bk7: 256a 855502i bk8: 256a 855218i bk9: 256a 855413i bk10: 256a 855468i bk11: 256a 855439i bk12: 256a 855428i bk13: 256a 855540i bk14: 256a 855571i bk15: 256a 855563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974121
Row_Buffer_Locality_read = 0.974121
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107893
Bank_Level_Parallism_Col = 1.110945
Bank_Level_Parallism_Ready = 1.020747
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098725 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3817 
Wasted_Row = 2216 
Idle = 833576 

BW Util Bottlenecks: 
RCDc_limit = 2250 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1716 
rwq = 0 
CCDLc_limit_alone = 1716 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851701 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 106 
n_pre = 90 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 196 
issued_total_col = 4096 
Row_Bus_Util =  0.000229 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0152583
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=55902 dram_eff=0.2931
bk0: 256a 855417i bk1: 256a 855521i bk2: 256a 855379i bk3: 256a 855381i bk4: 256a 855285i bk5: 256a 855176i bk6: 256a 855452i bk7: 256a 855477i bk8: 256a 855344i bk9: 256a 855307i bk10: 256a 855439i bk11: 256a 855459i bk12: 256a 855525i bk13: 256a 855503i bk14: 256a 855448i bk15: 256a 855559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127694
Bank_Level_Parallism_Col = 1.129783
Bank_Level_Parallism_Ready = 1.015126
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127668 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3086 
Wasted_Row = 1233 
Idle = 835290 

BW Util Bottlenecks: 
RCDc_limit = 1616 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1566 
rwq = 0 
CCDLc_limit_alone = 1566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0163529
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56863 dram_eff=0.2881
bk0: 256a 855426i bk1: 256a 855519i bk2: 256a 855318i bk3: 256a 855267i bk4: 256a 855157i bk5: 256a 855090i bk6: 256a 855421i bk7: 256a 855462i bk8: 256a 855457i bk9: 256a 855467i bk10: 256a 855462i bk11: 256a 855417i bk12: 256a 855362i bk13: 256a 855503i bk14: 256a 855541i bk15: 256a 855498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136906
Bank_Level_Parallism_Col = 1.145368
Bank_Level_Parallism_Ready = 1.019531
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140618 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3036 
Wasted_Row = 1262 
Idle = 835311 

BW Util Bottlenecks: 
RCDc_limit = 1552 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1561 
rwq = 0 
CCDLc_limit_alone = 1561 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.013166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851713 n_act=100 n_pre=84 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56382 dram_eff=0.2906
bk0: 256a 854219i bk1: 256a 855428i bk2: 256a 855309i bk3: 256a 855440i bk4: 256a 855284i bk5: 256a 854548i bk6: 256a 855429i bk7: 256a 855529i bk8: 256a 855268i bk9: 256a 855429i bk10: 256a 855456i bk11: 256a 855419i bk12: 256a 855472i bk13: 256a 855498i bk14: 256a 855567i bk15: 256a 855664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975586
Row_Buffer_Locality_read = 0.975586
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096696
Bank_Level_Parallism_Col = 1.093280
Bank_Level_Parallism_Ready = 1.014157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083479 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3886 
Wasted_Row = 1909 
Idle = 833814 

BW Util Bottlenecks: 
RCDc_limit = 2107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1895 
rwq = 0 
CCDLc_limit_alone = 1895 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851713 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 84 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 4096 
Row_Bus_Util =  0.000215 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.015807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0158074
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851766 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=54193 dram_eff=0.3023
bk0: 256a 855390i bk1: 256a 855446i bk2: 256a 855250i bk3: 256a 855251i bk4: 256a 855169i bk5: 256a 855162i bk6: 256a 855454i bk7: 256a 855369i bk8: 256a 855313i bk9: 256a 855387i bk10: 256a 855298i bk11: 256a 855372i bk12: 256a 855312i bk13: 256a 855424i bk14: 256a 855599i bk15: 256a 855548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.140831
Bank_Level_Parallism_Col = 1.149415
Bank_Level_Parallism_Ready = 1.022944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139980 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3166 
Wasted_Row = 1254 
Idle = 835189 

BW Util Bottlenecks: 
RCDc_limit = 1579 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1696 
rwq = 0 
CCDLc_limit_alone = 1696 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851766 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004938 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000237 
queue_avg = 0.016148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0161485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851705 n_act=104 n_pre=88 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=57400 dram_eff=0.2854
bk0: 256a 853942i bk1: 256a 855368i bk2: 256a 855295i bk3: 256a 855435i bk4: 256a 855307i bk5: 256a 854700i bk6: 256a 855383i bk7: 256a 855357i bk8: 256a 855155i bk9: 256a 855503i bk10: 256a 855398i bk11: 256a 855525i bk12: 256a 855361i bk13: 256a 855517i bk14: 256a 855557i bk15: 256a 855632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974609
Row_Buffer_Locality_read = 0.974609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112802
Bank_Level_Parallism_Col = 1.117995
Bank_Level_Parallism_Ready = 1.017818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106770 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3999 
Wasted_Row = 2140 
Idle = 833470 

BW Util Bottlenecks: 
RCDc_limit = 2243 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1856 
rwq = 0 
CCDLc_limit_alone = 1856 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851705 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 4096 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.017620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0176205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851717 n_act=98 n_pre=82 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=57044 dram_eff=0.2872
bk0: 256a 854278i bk1: 256a 855362i bk2: 256a 855280i bk3: 256a 855301i bk4: 256a 855274i bk5: 256a 854741i bk6: 256a 855484i bk7: 256a 855436i bk8: 256a 855159i bk9: 256a 855569i bk10: 256a 855374i bk11: 256a 855325i bk12: 256a 855442i bk13: 256a 855572i bk14: 256a 855558i bk15: 256a 855668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976074
Row_Buffer_Locality_read = 0.976074
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142098
Bank_Level_Parallism_Col = 1.146725
Bank_Level_Parallism_Ready = 1.026354
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137550 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3611 
Wasted_Row = 1870 
Idle = 834128 

BW Util Bottlenecks: 
RCDc_limit = 2104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1614 
rwq = 0 
CCDLc_limit_alone = 1614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851717 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 4096 
Row_Bus_Util =  0.000210 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004995 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0213834
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56100 dram_eff=0.292
bk0: 256a 855313i bk1: 256a 855410i bk2: 256a 855253i bk3: 256a 855308i bk4: 256a 855168i bk5: 256a 855257i bk6: 256a 855427i bk7: 256a 855411i bk8: 256a 855403i bk9: 256a 855540i bk10: 256a 855448i bk11: 256a 855465i bk12: 256a 855264i bk13: 256a 855325i bk14: 256a 855506i bk15: 256a 855587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125723
Bank_Level_Parallism_Col = 1.131439
Bank_Level_Parallism_Ready = 1.026367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128139 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3306 
Wasted_Row = 1265 
Idle = 835038 

BW Util Bottlenecks: 
RCDc_limit = 1605 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1777 
rwq = 0 
CCDLc_limit_alone = 1777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.0191614
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851705 n_act=104 n_pre=88 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=57209 dram_eff=0.2864
bk0: 256a 854228i bk1: 256a 855415i bk2: 256a 855337i bk3: 256a 855303i bk4: 256a 855298i bk5: 256a 854367i bk6: 256a 855525i bk7: 256a 855557i bk8: 256a 855212i bk9: 256a 855348i bk10: 256a 855214i bk11: 256a 855310i bk12: 256a 855403i bk13: 256a 855403i bk14: 256a 855609i bk15: 256a 855605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974609
Row_Buffer_Locality_read = 0.974609
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134208
Bank_Level_Parallism_Col = 1.140040
Bank_Level_Parallism_Ready = 1.024890
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132860 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3973 
Wasted_Row = 2069 
Idle = 833567 

BW Util Bottlenecks: 
RCDc_limit = 2265 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1809 
rwq = 0 
CCDLc_limit_alone = 1809 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851705 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 104 
n_pre = 88 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 192 
issued_total_col = 4096 
Row_Bus_Util =  0.000224 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005009 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.0201871
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=55585 dram_eff=0.2948
bk0: 256a 855322i bk1: 256a 855481i bk2: 256a 855299i bk3: 256a 855291i bk4: 256a 855284i bk5: 256a 855256i bk6: 256a 855365i bk7: 256a 855353i bk8: 256a 855389i bk9: 256a 855459i bk10: 256a 855395i bk11: 256a 855296i bk12: 256a 855408i bk13: 256a 855353i bk14: 256a 855410i bk15: 256a 855574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.169889
Bank_Level_Parallism_Col = 1.177114
Bank_Level_Parallism_Ready = 1.023176
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.168819 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 2995 
Wasted_Row = 1238 
Idle = 835376 

BW Util Bottlenecks: 
RCDc_limit = 1564 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1515 
rwq = 0 
CCDLc_limit_alone = 1515 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.024642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0246416
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851757 n_act=78 n_pre=62 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56199 dram_eff=0.2915
bk0: 256a 855126i bk1: 256a 855377i bk2: 256a 855458i bk3: 256a 855195i bk4: 256a 855304i bk5: 256a 855249i bk6: 256a 855483i bk7: 256a 855428i bk8: 256a 855398i bk9: 256a 855381i bk10: 256a 855480i bk11: 256a 855411i bk12: 256a 855421i bk13: 256a 855467i bk14: 256a 855539i bk15: 256a 855690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980957
Row_Buffer_Locality_read = 0.980957
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.131835
Bank_Level_Parallism_Col = 1.132431
Bank_Level_Parallism_Ready = 1.020264
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131193 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3124 
Wasted_Row = 1302 
Idle = 835183 

BW Util Bottlenecks: 
RCDc_limit = 1633 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1569 
rwq = 0 
CCDLc_limit_alone = 1569 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851757 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 78 
n_pre = 62 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 140 
issued_total_col = 4096 
Row_Bus_Util =  0.000164 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004949 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.013522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0135223
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851693 n_act=110 n_pre=94 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=57484 dram_eff=0.285
bk0: 256a 853960i bk1: 256a 855436i bk2: 256a 855213i bk3: 256a 855301i bk4: 256a 855290i bk5: 256a 854548i bk6: 256a 855411i bk7: 256a 855400i bk8: 256a 855199i bk9: 256a 855443i bk10: 256a 855463i bk11: 256a 855465i bk12: 256a 855301i bk13: 256a 855438i bk14: 256a 855552i bk15: 256a 855610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973145
Row_Buffer_Locality_read = 0.973145
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097558
Bank_Level_Parallism_Col = 1.105018
Bank_Level_Parallism_Ready = 1.020015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.096457 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 4134 
Wasted_Row = 2326 
Idle = 833149 

BW Util Bottlenecks: 
RCDc_limit = 2460 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1737 
rwq = 0 
CCDLc_limit_alone = 1737 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851693 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 110 
n_pre = 94 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 204 
issued_total_col = 4096 
Row_Bus_Util =  0.000238 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.005023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.021077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0210773
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851765 n_act=74 n_pre=58 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56525 dram_eff=0.2899
bk0: 256a 855327i bk1: 256a 855360i bk2: 256a 855395i bk3: 256a 855285i bk4: 256a 855267i bk5: 256a 855291i bk6: 256a 855518i bk7: 256a 855446i bk8: 256a 855413i bk9: 256a 855435i bk10: 256a 855474i bk11: 256a 855533i bk12: 256a 855419i bk13: 256a 855528i bk14: 256a 855584i bk15: 256a 855563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981934
Row_Buffer_Locality_read = 0.981934
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107140
Bank_Level_Parallism_Col = 1.109664
Bank_Level_Parallism_Ready = 1.013184
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107748 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3152 
Wasted_Row = 1266 
Idle = 835191 

BW Util Bottlenecks: 
RCDc_limit = 1659 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1564 
rwq = 0 
CCDLc_limit_alone = 1564 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851765 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 74 
n_pre = 58 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 132 
issued_total_col = 4096 
Row_Bus_Util =  0.000154 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004939 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.011553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0115527
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=855993 n_nop=851726 n_act=94 n_pre=78 n_ref_event=0 n_req=4096 n_rd=4096 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01914
n_activity=56892 dram_eff=0.288
bk0: 256a 854571i bk1: 256a 855448i bk2: 256a 855201i bk3: 256a 855394i bk4: 256a 855428i bk5: 256a 854900i bk6: 256a 855526i bk7: 256a 855598i bk8: 256a 855290i bk9: 256a 855508i bk10: 256a 855426i bk11: 256a 855358i bk12: 256a 855402i bk13: 256a 855583i bk14: 256a 855603i bk15: 256a 855659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977051
Row_Buffer_Locality_read = 0.977051
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096777
Bank_Level_Parallism_Col = 1.094880
Bank_Level_Parallism_Ready = 1.011957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089223 

BW Util details:
bwutil = 0.019140 
total_CMD = 855993 
util_bw = 16384 
Wasted_Col = 3598 
Wasted_Row = 1759 
Idle = 834252 

BW Util Bottlenecks: 
RCDc_limit = 2037 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1652 
rwq = 0 
CCDLc_limit_alone = 1652 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 855993 
n_nop = 851726 
Read = 4096 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 94 
n_pre = 78 
n_ref = 0 
n_req = 4096 
total_req = 4096 

Dual Bus Interface Util: 
issued_total_row = 172 
issued_total_col = 4096 
Row_Bus_Util =  0.000201 
CoL_Bus_Util = 0.004785 
Either_Row_CoL_Bus_Util = 0.004985 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.000234 
queue_avg = 0.014078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0140784

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3123, Reservation_fails = 67733
L2_cache_bank[1]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3100, Reservation_fails = 66893
L2_cache_bank[2]: Access = 33704, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3219, Reservation_fails = 53825
L2_cache_bank[3]: Access = 33708, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3138, Reservation_fails = 57480
L2_cache_bank[4]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3135, Reservation_fails = 69120
L2_cache_bank[5]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3133, Reservation_fails = 68776
L2_cache_bank[6]: Access = 33712, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3153, Reservation_fails = 62094
L2_cache_bank[7]: Access = 33712, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3121, Reservation_fails = 63579
L2_cache_bank[8]: Access = 33704, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3064, Reservation_fails = 61694
L2_cache_bank[9]: Access = 33716, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3188, Reservation_fails = 65495
L2_cache_bank[10]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3124, Reservation_fails = 66811
L2_cache_bank[11]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3102, Reservation_fails = 64825
L2_cache_bank[12]: Access = 33712, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3114, Reservation_fails = 64642
L2_cache_bank[13]: Access = 33712, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3177, Reservation_fails = 62888
L2_cache_bank[14]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3108, Reservation_fails = 65099
L2_cache_bank[15]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3031, Reservation_fails = 72719
L2_cache_bank[16]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3096, Reservation_fails = 68984
L2_cache_bank[17]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3135, Reservation_fails = 65649
L2_cache_bank[18]: Access = 33712, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3186, Reservation_fails = 59446
L2_cache_bank[19]: Access = 33708, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3213, Reservation_fails = 67175
L2_cache_bank[20]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3173, Reservation_fails = 67624
L2_cache_bank[21]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3103, Reservation_fails = 64928
L2_cache_bank[22]: Access = 33708, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3190, Reservation_fails = 69676
L2_cache_bank[23]: Access = 33708, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3220, Reservation_fails = 64659
L2_cache_bank[24]: Access = 33700, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3203, Reservation_fails = 59796
L2_cache_bank[25]: Access = 33700, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3169, Reservation_fails = 61612
L2_cache_bank[26]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3073, Reservation_fails = 69577
L2_cache_bank[27]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3136, Reservation_fails = 68307
L2_cache_bank[28]: Access = 33704, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3091, Reservation_fails = 68237
L2_cache_bank[29]: Access = 33700, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3114, Reservation_fails = 58450
L2_cache_bank[30]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3119, Reservation_fails = 64514
L2_cache_bank[31]: Access = 33728, Miss = 3072, Miss_rate = 0.091, Pending_hits = 3041, Reservation_fails = 69915
L2_total_cache_accesses = 1078968
L2_total_cache_misses = 98304
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 100292
L2_total_cache_reservation_fails = 2082222
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 880372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 100292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2082222
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 100292
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1046200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 2082222
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=1078968
icnt_total_pkts_simt_to_mem=1078968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1078968
Req_Network_cycles = 276814
Req_Network_injected_packets_per_cycle =       3.8978 
Req_Network_conflicts_per_cycle =       1.0715
Req_Network_conflicts_per_cycle_util =       1.8880
Req_Bank_Level_Parallism =       6.8679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.2672
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       9.7661

Reply_Network_injected_packets_num = 1078968
Reply_Network_cycles = 276814
Reply_Network_injected_packets_per_cycle =        3.8978
Reply_Network_conflicts_per_cycle =        2.6119
Reply_Network_conflicts_per_cycle_util =       3.3159
Reply_Bank_Level_Parallism =       4.9483
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9731
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0847
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 44 sec (404 sec)
gpgpu_simulation_rate = 890900 (inst/sec)
gpgpu_simulation_rate = 685 (cycle/sec)
gpgpu_silicon_slowdown = 1652554x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
