{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519422648463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519422648463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 15:50:48 2018 " "Processing started: Fri Feb 23 15:50:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519422648463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519422648463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_3 -c Lab4_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_3 -c Lab4_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519422648463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519422649103 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do Lab4_3.v(3) " "Verilog HDL Declaration warning at Lab4_3.v(3): \"do\" is SystemVerilog-2005 keyword" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1519422649165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_3 " "Found entity 1: Lab4_3" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519422649165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519422649165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_3 " "Elaborating entity \"Lab4_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519422649228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ai VCC " "Pin \"ai\" is stuck at VCC" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519422649867 "|Lab4_3|ai"} { "Warning" "WMLS_MLS_STUCK_PIN" "di VCC " "Pin \"di\" is stuck at VCC" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519422649867 "|Lab4_3|di"} { "Warning" "WMLS_MLS_STUCK_PIN" "ei VCC " "Pin \"ei\" is stuck at VCC" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519422649867 "|Lab4_3|ei"} { "Warning" "WMLS_MLS_STUCK_PIN" "fi VCC " "Pin \"fi\" is stuck at VCC" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519422649867 "|Lab4_3|fi"} { "Warning" "WMLS_MLS_STUCK_PIN" "gi VCC " "Pin \"gi\" is stuck at VCC" {  } { { "Lab4_3.v" "" { Text "E:/CSE2440/Lab4.3.1/Lab4_3.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519422649867 "|Lab4_3|gi"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519422649867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519422651334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519422651334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519422651599 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519422651599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519422651599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519422651599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519422651771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 15:50:51 2018 " "Processing ended: Fri Feb 23 15:50:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519422651771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519422651771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519422651771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519422651771 ""}
