FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 1;
0"NC";
1"GND_SIGNAL\g";
2"P3V3\g";
3"P2V5\g";
4"UN$1$PC036AFMCLPCCONNECTOR$I2$FMCCLK0M2C";
5"UN$1$PC036AFMCLPCCONNECTOR$I2$FMCCLK0M2C$1";
6"SCL";
7"SDA";
%"PC036A_FMC_LPC_CONNECTOR"
"1","(4350,-350)","0","fmc_tlu_v1_lib","I2";
;
CDS_LIB"fmc_tlu_v1_lib"
CDS_LMAN_SYM_OUTLINE"-600,725,600,-975"
BLOCK"TRUE"
USE2"work.all"
USE1"ieee.std_logic_1164.all"
LIBRARY1"ieee";
"FMC_CLK0_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"5;
"FMC_CLK0_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"4;
"FMC_CLK1_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FPGA_TDO"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GA0"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GA1"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GBTCLK0_M2C*"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"GND"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"1;
"IIC_SCL_MAIN"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"6;
"P2V5"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"3;
"P3V3"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"2;
"P12V"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"TRST_L"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"VREF_A_M2C"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_PRSNT_M2C_L"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TDO"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_C2M*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_CLK1_M2C*"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_LA<33..0>"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"0;
"FMC_LA<33..0>*"
VHDL_MODE"inout"
VHDL_VECTOR_TYPE"std_logic_vector"0;
"IIC_SDA_MAIN"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"7;
"FMC_PWR_GOOD_FLASH_RST_B"
VHDL_MODE"out"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_C2M"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"DP0_M2C"
VHDL_MODE"inout"
VHDL_SCALAR_TYPE"std_logic"0;
"GBTCLK0_M2C"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TCK_BUF"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
"FMC_TMS_BUF"
VHDL_MODE"in"
VHDL_SCALAR_TYPE"std_logic"0;
%"GND_SIGNAL"
"1","(4300,-1600)","0","standard","I3";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_SIGNAL";
"GND"1;
%"P3V3"
"1","(4250,750)","0","cnpower","I4";
;
HDL_POWER"P3V3"
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"2;
%"P2V5"
"1","(4450,750)","0","cnpower","I5";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"P2V5"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"3;
%"PLEMO2CI"
"1","(3200,50)","2","cnconnector","I7";
;
POWER_GROUP"GND=GND_SIGNAL"
$LOCATION"PX1"
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"PX1"
TYPE"PLEMO2-00B"
CDS_LIB"cnconnector"
NEEDS_NO_SIZE"TRUE";
"A\nac"
$PN"1"5;
"B\nac"
$PN"2"4;
END.
