// Seed: 2468004180
module module_0 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri module_0,
    input wand id_10,
    input tri0 id_11,
    output wand id_12,
    input tri1 id_13,
    input wand id_14,
    output tri0 id_15,
    input tri0 id_16,
    output supply0 id_17,
    input uwire id_18,
    input wire id_19,
    output supply1 id_20,
    output wor id_21,
    input wor id_22,
    input supply1 id_23,
    input tri0 id_24,
    output wor id_25,
    output tri id_26,
    input supply1 id_27,
    input uwire id_28,
    output wor id_29,
    input tri1 id_30,
    input wand id_31,
    input uwire id_32,
    output tri1 id_33,
    input supply1 id_34,
    input wand id_35,
    input wor id_36,
    output supply0 id_37
);
endmodule
module module_1 #(
    parameter id_7 = 32'd90,
    parameter id_8 = 32'd95
) (
    output tri0 id_0,
    input  wor  id_1,
    output tri0 id_2
);
  tri0 id_4;
  module_0(
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_0,
      id_1,
      id_1,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_4,
      id_2,
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_1,
      id_1,
      id_0
  );
  assign id_4 = id_1;
  wire id_5;
  wire id_6;
  defparam id_7.id_8 = id_8;
  always begin
    disable id_9;
  end
endmodule
