{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 00:40:58 2018 " "Info: Processing started: Wed May 16 00:40:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design cpu" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Critical Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_rom " "Info: Pin read_rom not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_rom } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 504 1112 1288 520 "read_rom" "" } { 160 1000 1072 176 "read_rom" "" } { 40 776 848 56 "read_rom" "" } { 496 938 1112 512 "read_rom" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[7\] " "Info: Pin cmd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[6\] " "Info: Pin cmd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[5\] " "Info: Pin cmd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[4\] " "Info: Pin cmd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[3\] " "Info: Pin cmd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[2\] " "Info: Pin cmd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[1\] " "Info: Pin cmd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmd\[0\] " "Info: Pin cmd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cmd[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 456 448 624 472 "cmd\[7..0\]" "" } { 448 136 424 464 "cmd\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cmd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[15\] " "Info: Pin takt\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[15] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[14\] " "Info: Pin takt\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[14] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[13\] " "Info: Pin takt\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[13] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[12\] " "Info: Pin takt\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[12] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[11\] " "Info: Pin takt\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[11] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[10\] " "Info: Pin takt\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[10] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[9\] " "Info: Pin takt\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[9] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[8\] " "Info: Pin takt\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[8] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[7\] " "Info: Pin takt\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[6\] " "Info: Pin takt\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[5\] " "Info: Pin takt\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[4\] " "Info: Pin takt\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[3\] " "Info: Pin takt\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[2\] " "Info: Pin takt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[1\] " "Info: Pin takt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "takt\[0\] " "Info: Pin takt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { takt[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 360 664 840 376 "takt\[15..0\]" "" } { 88 496 568 104 "takt\[15\]" "" } { 104 496 568 120 "takt\[14\]" "" } { 120 496 568 136 "takt\[13\]" "" } { 136 496 568 152 "takt\[12\]" "" } { 152 496 568 168 "takt\[11\]" "" } { 168 496 568 184 "takt\[10\]" "" } { 184 496 568 200 "takt\[9\]" "" } { 200 496 568 216 "takt\[8\]" "" } { 216 496 568 232 "takt\[7\]" "" } { 232 496 568 248 "takt\[6\]" "" } { 248 496 568 264 "takt\[5\]" "" } { 264 496 568 280 "takt\[4\]" "" } { 280 496 568 296 "takt\[3\]" "" } { 296 496 568 312 "takt\[2\]" "" } { 312 496 568 328 "takt\[1\]" "" } { 328 496 568 344 "takt\[0\]" "" } { 464 -104 -24 480 "takt\[2\]" "" } { 568 -176 -120 584 "takt\[4\]" "" } { 656 -176 -112 672 "takt\[6\]" "" } { 584 848 888 600 "takt\[5\]" "" } { 440 922 968 456 "takt\[1\]" "" } { 464 810 856 480 "takt\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { takt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[7\] " "Info: Pin rom_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[6\] " "Info: Pin rom_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[5\] " "Info: Pin rom_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[4\] " "Info: Pin rom_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[3\] " "Info: Pin rom_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[2\] " "Info: Pin rom_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[1\] " "Info: Pin rom_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_out\[0\] " "Info: Pin rom_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rom_out[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 168 1328 1504 184 "rom_out\[7..0\]" "" } { 448 -104 -20 464 "rom_out\[7..0\]" "" } { 160 1232 1312 176 "rom_out\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[7\] " "Info: Pin ip\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[6\] " "Info: Pin ip\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[5\] " "Info: Pin ip\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[4\] " "Info: Pin ip\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[3\] " "Info: Pin ip\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[2\] " "Info: Pin ip\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[1\] " "Info: Pin ip\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ip\[0\] " "Info: Pin ip\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ip[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 24 1048 1224 40 "ip\[7..0\]" "" } { 16 992 1036 32 "ip\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ip[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[7\] " "Info: Pin op1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[6\] " "Info: Pin op1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[5\] " "Info: Pin op1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[4\] " "Info: Pin op1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[3\] " "Info: Pin op1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[2\] " "Info: Pin op1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[1\] " "Info: Pin op1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op1\[0\] " "Info: Pin op1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op1[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 208 384 568 "op1\[7..0\]" "" } { 544 136 208 560 "op1\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[7\] " "Info: Pin op2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[7] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[6\] " "Info: Pin op2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[6] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[5\] " "Info: Pin op2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[5] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[4\] " "Info: Pin op2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[4] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[3\] " "Info: Pin op2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[3] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[2\] " "Info: Pin op2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[2] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[1\] " "Info: Pin op2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[1] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "op2\[0\] " "Info: Pin op2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { op2[0] } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 208 384 656 "op2\[7..0\]" "" } { 632 136 208 648 "op2\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { op2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter4:inst5\|lpm_counter:lpm_counter_component\|cntr_qoi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_qoi.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/cntr_qoi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 136 -112 56 152 "clk" "" } { 24 776 848 40 "clk" "" } { 144 1010 1072 160 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 640 -112 -48 688 "inst13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst9  " "Info: Automatically promoted node inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 552 -120 -56 600 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/narey/Desktop/сифо/SIFOkursach/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 0 57 0 " "Info: Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 0 input, 57 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.825 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 1 REG LAB_X31_Y6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y6; Fanout = 2; REG Node = 'lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.378 ns) 0.495 ns lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\] 2 COMB LAB_X30_Y6 3 " "Info: 2: + IC(0.117 ns) + CELL(0.378 ns) = 0.495 ns; Loc. = LAB_X30_Y6; Fanout = 3; COMB Node = 'lpm_decode3:inst7\|lpm_decode:lpm_decode_component\|decode_8bf:auto_generated\|w_anode19w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "db/decode_8bf.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/decode_8bf.tdf" 137 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.896 ns inst 3 COMB LAB_X30_Y6 73 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.896 ns; Loc. = LAB_X30_Y6; Fanout = 73; COMB Node = 'inst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst } "NODE_NAME" } } { "CU.bdf" "" { Schematic "C:/Users/narey/Desktop/сифо/SIFOkursach/CU.bdf" { { 488 984 1048 536 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.440 ns) 1.825 ns lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a7~porta_address_reg0 4 MEM M4K_X32_Y6 1 " "Info: 4: + IC(0.489 ns) + CELL(0.440 ns) = 1.825 ns; Loc. = M4K_X32_Y6; Fanout = 1; MEM Node = 'lpm_rom2:inst15\|altsyncram:altsyncram_component\|altsyncram_jp61:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { inst lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_jp61.tdf" "" { Text "C:/Users/narey/Desktop/сифо/SIFOkursach/db/altsyncram_jp61.tdf" 177 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.090 ns ( 59.73 % ) " "Info: Total cell delay = 1.090 ns ( 59.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.735 ns ( 40.27 % ) " "Info: Total interconnect delay = 0.735 ns ( 40.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] lpm_decode3:inst7|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3] inst lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Warning: Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_rom 0 " "Info: Pin \"read_rom\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[7\] 0 " "Info: Pin \"cmd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[6\] 0 " "Info: Pin \"cmd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[5\] 0 " "Info: Pin \"cmd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[4\] 0 " "Info: Pin \"cmd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[3\] 0 " "Info: Pin \"cmd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[2\] 0 " "Info: Pin \"cmd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[1\] 0 " "Info: Pin \"cmd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cmd\[0\] 0 " "Info: Pin \"cmd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[15\] 0 " "Info: Pin \"takt\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[14\] 0 " "Info: Pin \"takt\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[13\] 0 " "Info: Pin \"takt\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[12\] 0 " "Info: Pin \"takt\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[11\] 0 " "Info: Pin \"takt\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[10\] 0 " "Info: Pin \"takt\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[9\] 0 " "Info: Pin \"takt\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[8\] 0 " "Info: Pin \"takt\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[7\] 0 " "Info: Pin \"takt\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[6\] 0 " "Info: Pin \"takt\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[5\] 0 " "Info: Pin \"takt\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[4\] 0 " "Info: Pin \"takt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[3\] 0 " "Info: Pin \"takt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[2\] 0 " "Info: Pin \"takt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[1\] 0 " "Info: Pin \"takt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "takt\[0\] 0 " "Info: Pin \"takt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[7\] 0 " "Info: Pin \"rom_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[6\] 0 " "Info: Pin \"rom_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[5\] 0 " "Info: Pin \"rom_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[4\] 0 " "Info: Pin \"rom_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[3\] 0 " "Info: Pin \"rom_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[2\] 0 " "Info: Pin \"rom_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[1\] 0 " "Info: Pin \"rom_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rom_out\[0\] 0 " "Info: Pin \"rom_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[7\] 0 " "Info: Pin \"ip\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[6\] 0 " "Info: Pin \"ip\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[5\] 0 " "Info: Pin \"ip\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[4\] 0 " "Info: Pin \"ip\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[3\] 0 " "Info: Pin \"ip\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[2\] 0 " "Info: Pin \"ip\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[1\] 0 " "Info: Pin \"ip\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ip\[0\] 0 " "Info: Pin \"ip\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[7\] 0 " "Info: Pin \"op1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[6\] 0 " "Info: Pin \"op1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[5\] 0 " "Info: Pin \"op1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[4\] 0 " "Info: Pin \"op1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[3\] 0 " "Info: Pin \"op1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[2\] 0 " "Info: Pin \"op1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[1\] 0 " "Info: Pin \"op1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op1\[0\] 0 " "Info: Pin \"op1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[7\] 0 " "Info: Pin \"op2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[6\] 0 " "Info: Pin \"op2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[5\] 0 " "Info: Pin \"op2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[4\] 0 " "Info: Pin \"op2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[3\] 0 " "Info: Pin \"op2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[2\] 0 " "Info: Pin \"op2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[1\] 0 " "Info: Pin \"op2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op2\[0\] 0 " "Info: Pin \"op2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 00:41:02 2018 " "Info: Processing ended: Wed May 16 00:41:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
