<stg><name>pu_kernel_Pipeline_VITIS_LOOP_189_4</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="30" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i30 0, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc72.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
for.inc72.i:0 %j_1 = load i30 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc72.i:1 %icmp_ln189 = icmp_eq  i30 %j_1, i30 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc72.i:2 %add_ln189 = add i30 %j_1, i30 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc72.i:3 %br_ln189 = br i1 %icmp_ln189, void %for.inc72.split.i, void %for.inc75.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="30">
<![CDATA[
for.inc72.split.i:0 %zext_ln189 = zext i30 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72.split.i:3 %resA_addr = getelementptr i32 %resA, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="resA_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
for.inc72.split.i:4 %resA_load = load i16 %resA_addr

]]></Node>
<StgValue><ssdm name="resA_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="30" op_1_bw="30" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc72.split.i:7 %store_ln189 = store i30 %add_ln189, i30 %j

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.inc75.i.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc72.split.i:1 %specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln190"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc72.split.i:2 %specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln189"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
for.inc72.split.i:4 %resA_load = load i16 %resA_addr

]]></Node>
<StgValue><ssdm name="resA_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc72.split.i:5 %AU0_addr = getelementptr i32 %AU0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="AU0_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
for.inc72.split.i:6 %store_ln191 = store i32 %resA_load, i16 %AU0_addr

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc72.split.i:8 %br_ln189 = br void %for.inc72.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="trunc_ln" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln"/></StgValue>
</port>
<port id="34" name="resA" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="resA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="AU0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="AU0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="j" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_Read.ap_auto.i30" to="trunc_ln_read" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="trunc_ln" to="trunc_ln_read" fromId="33" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="j" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="44" from="j" to="j_1" fromId="5" toId="9">
</dataflow>
<dataflow id="45" from="j_1" to="icmp_ln189" fromId="9" toId="10">
</dataflow>
<dataflow id="46" from="trunc_ln_read" to="icmp_ln189" fromId="6" toId="10">
</dataflow>
<dataflow id="47" from="j_1" to="add_ln189" fromId="9" toId="11">
</dataflow>
<dataflow id="49" from="StgValue_48" to="add_ln189" fromId="48" toId="11">
</dataflow>
<dataflow id="50" from="icmp_ln189" to="br_ln189" fromId="10" toId="12">
</dataflow>
<dataflow id="51" from="j_1" to="zext_ln189" fromId="9" toId="13">
</dataflow>
<dataflow id="52" from="resA" to="resA_addr" fromId="34" toId="14">
</dataflow>
<dataflow id="54" from="StgValue_53" to="resA_addr" fromId="53" toId="14">
</dataflow>
<dataflow id="55" from="zext_ln189" to="resA_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="resA_addr" to="resA_load" fromId="14" toId="15">
</dataflow>
<dataflow id="57" from="add_ln189" to="store_ln189" fromId="11" toId="16">
</dataflow>
<dataflow id="58" from="j" to="store_ln189" fromId="5" toId="16">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecPipeline" to="specpipeline_ln190" fromId="59" toId="17">
</dataflow>
<dataflow id="61" from="StgValue_36" to="specpipeline_ln190" fromId="36" toId="17">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specpipeline_ln190" fromId="62" toId="17">
</dataflow>
<dataflow id="64" from="StgValue_62" to="specpipeline_ln190" fromId="62" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_62" to="specpipeline_ln190" fromId="62" toId="17">
</dataflow>
<dataflow id="67" from="empty_25" to="specpipeline_ln190" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopName" to="specloopname_ln189" fromId="68" toId="18">
</dataflow>
<dataflow id="71" from="empty_16" to="specloopname_ln189" fromId="70" toId="18">
</dataflow>
<dataflow id="72" from="resA_addr" to="resA_load" fromId="14" toId="19">
</dataflow>
<dataflow id="73" from="AU0" to="AU0_addr" fromId="35" toId="20">
</dataflow>
<dataflow id="74" from="StgValue_53" to="AU0_addr" fromId="53" toId="20">
</dataflow>
<dataflow id="75" from="zext_ln189" to="AU0_addr" fromId="13" toId="20">
</dataflow>
<dataflow id="76" from="resA_load" to="store_ln191" fromId="19" toId="21">
</dataflow>
<dataflow id="77" from="AU0_addr" to="store_ln191" fromId="20" toId="21">
</dataflow>
<dataflow id="78" from="icmp_ln189" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
