                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Oct_13_21:19:15_2021_+0800
top_name: ysyx_210456
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:2640: continuous assignment output rs1_data_o must be a net. (VER-261)
2. Error:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:2641: continuous assignment output rs2_data_o must be a net. (VER-261)
Warnings
1. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:607: Parameter keyword used in local parameter declaration. (VER-329)
2. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:897: Parameter keyword used in local parameter declaration. (VER-329)
3. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1327: Net clint_data_read_mmio connected to instance clint is declared as reg data type but is not driven by an always block. (VER-1004)
4. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_valid_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
5. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_size_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
6. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_load_en_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
7. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_save_en_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
8. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_data_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
9. Warning:  /Project/home/CICD/asic_data/ysyx3_test/cpu/ysyx_210456.v:1989: Net mem_addr_origin connected to instance Mem_stage is declared as reg data type but is not driven by an always block. (VER-1004)
10. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
11. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
12. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
13. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
14. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
15. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
16. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
17. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
18. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
19. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
20. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
21. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
22. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
23. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
24. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
25. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
26. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
27. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
28. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
29. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
30. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
31. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
32. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
33. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
34. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
35. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
36. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
37. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
38. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
39. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
40. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
41. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
42. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
43. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
44. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
45. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
46. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
47. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
48. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
49. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
50. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
51. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
52. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
53. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
54. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
55. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
56. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
57. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
58. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
59. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
60. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
61. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
62. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
63. Warning: The design named ysyx_210456_cpu has 1040 out of 1559 cells marked size-only, which may limit optimization. (OPT-301)
64. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
65. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
66. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
67. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
68. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
69. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
70. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
71. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
72. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
73. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
74. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
75. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
76. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
77. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
78. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
79. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
80. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
81. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
82. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
83. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
84. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
85. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
86. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
87. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
88. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
89. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
90. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
91. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
92. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
93. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
94. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
95. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
96. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
97. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
98. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
99. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
100. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
101. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
102. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
103. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
104. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
105. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
106. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
107. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
108. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
109. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
110. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
111. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
112. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
113. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
114. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
115. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
116. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
117. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
118. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
119. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
120. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
121. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
122. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
123. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
124. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
125. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
126. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
127. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
128. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
129. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
130. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
131. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
132. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
133. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
134. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
135. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
136. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
137. Warning: Cannot find the design 'ysyx_210456_clint' in the library 'WORK'. (LBR-1)
138. Warning: Cannot find the design 'ysyx_210456_id_stage' in the library 'WORK'. (LBR-1)
139. Warning: Cannot find the design 'ysyx_210456_exe_stage' in the library 'WORK'. (LBR-1)
140. Warning: Cannot find the design 'ysyx_210456_mem_stage' in the library 'WORK'. (LBR-1)
141. Warning: Cannot find the design 'ysyx_210456_wb_stage' in the library 'WORK'. (LBR-1)
142. Warning: Cannot find the design 'ysyx_210456_regfile' in the library 'WORK'. (LBR-1)
143. Warning: Cannot find the design 'ysyx_210456_csrs' in the library 'WORK'. (LBR-1)
144. Warning: Unable to resolve reference 'ysyx_210456_clint' in 'ysyx_210456_cpu'. (LINK-5)
145. Warning: Unable to resolve reference 'ysyx_210456_id_stage' in 'ysyx_210456_cpu'. (LINK-5)
146. Warning: Unable to resolve reference 'ysyx_210456_exe_stage' in 'ysyx_210456_cpu'. (LINK-5)
147. Warning: Unable to resolve reference 'ysyx_210456_mem_stage' in 'ysyx_210456_cpu'. (LINK-5)
148. Warning: Unable to resolve reference 'ysyx_210456_wb_stage' in 'ysyx_210456_cpu'. (LINK-5)
149. Warning: Unable to resolve reference 'ysyx_210456_regfile' in 'ysyx_210456_cpu'. (LINK-5)
150. Warning: Unable to resolve reference 'ysyx_210456_csrs' in 'ysyx_210456_cpu'. (LINK-5)
151. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
152. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
153. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
154. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
155. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
156. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
157. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
158. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
159. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
160. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
161. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
162. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
163. Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
****** Message Summary: 2 Error(s), 163 Warning(s) ******
#========================================================================
# Area
#========================================================================
total    std      mem  ipio  sub_harden
62948.7  62948.7  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std   mem  ipio  sub_harden
4689   4696  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : ysyx_210456
Date   : Wed Oct 13 21:24:01 2021
****************************************
    
Number of ports:                         2047
Number of nets:                          7978
Number of cells:                         4879
Number of combinational cells:           3386
Number of sequential cells:              1310
Number of macros/black boxes:               0
Number of buf/inv:                        712
Number of references:                       5
Combinational area:              29646.115900
Buf/Inv area:                     3893.195988
Noncombinational area:           33302.628323
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                 62948.744223
Total area:                 undefined
Information: This design contains black box (unknown) components. (RPT-8)
Hierarchical area distribution
------------------------------
                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------
ysyx_210456                       62948.7442    100.0   1230.4920      0.0000  0.0000  ysyx_210456
crossbar                           5983.0153      9.5   2501.3280   3481.6873  0.0000  ysyx_210456_crossbar_0
u_axi_rw                           8556.9624     13.6   6586.8304   1970.1321  0.0000  ysyx_210456_axi_rw_0
u_cpu                             47178.2745     74.9  16399.8359  26189.9809  0.0000  ysyx_210456_cpu_0
u_cpu/If_stage                     4588.4576      7.3   2927.6296   1660.8281  0.0000  ysyx_210456_if_stage_0
--------------------------------  ----------  -------  ----------  ----------  ------  ----------------------
Total                                                  29646.1159  33302.6283  0.0000
=====================TIMING REPORT====================
Warning: Design 'ysyx_210456' has '7' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210456
Date   : Wed Oct 13 21:23:59 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: u_cpu/If_stage/pc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/If_stage/pc_reg_63_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/If_stage/pc_reg_2_/CK (LVT_DQHDV1)              0.0000    0.0000 #   0.0000 r
  u_cpu/If_stage/pc_reg_2_/Q (LVT_DQHDV1)               0.1660    0.2983     0.2983 r
  u_cpu/If_stage/pc_o[2] (net)                  6                 0.0000     0.2983 r
  u_cpu/If_stage/U21/A2 (LVT_NAND2HDV1)                 0.1660    0.0000     0.2983 r
  u_cpu/If_stage/U21/ZN (LVT_NAND2HDV1)                 0.0963    0.0828     0.3811 f
  u_cpu/If_stage/n414 (net)                     2                 0.0000     0.3811 f
  u_cpu/If_stage/U22/A2 (LVT_NOR2HDV1)                  0.0963    0.0000     0.3811 f
  u_cpu/If_stage/U22/ZN (LVT_NOR2HDV1)                  0.1574    0.1152     0.4962 r
  u_cpu/If_stage/n396 (net)                     2                 0.0000     0.4962 r
  u_cpu/If_stage/U8/A2 (LVT_NAND2HDV1)                  0.1574    0.0000     0.4962 r
  u_cpu/If_stage/U8/ZN (LVT_NAND2HDV1)                  0.0931    0.0816     0.5778 f
  u_cpu/If_stage/n357 (net)                     2                 0.0000     0.5778 f
  u_cpu/If_stage/U14/A2 (LVT_NOR2HDV1)                  0.0931    0.0000     0.5778 f
  u_cpu/If_stage/U14/ZN (LVT_NOR2HDV1)                  0.1373    0.1036     0.6814 r
  u_cpu/If_stage/n309 (net)                     2                 0.0000     0.6814 r
  u_cpu/If_stage/U29/A2 (LVT_AND2HDV1)                  0.1373    0.0000     0.6814 r
  u_cpu/If_stage/U29/Z (LVT_AND2HDV1)                   0.0929    0.1513     0.8327 r
  u_cpu/If_stage/n197 (net)                     1                 0.0000     0.8327 r
  u_cpu/If_stage/U129/B (LVT_ADH1HDV1)                  0.0929    0.0000     0.8327 r
  u_cpu/If_stage/U129/CO (LVT_ADH1HDV1)                 0.0913    0.1394     0.9722 r
  u_cpu/If_stage/n205 (net)                     1                 0.0000     0.9722 r
  u_cpu/If_stage/U138/B (LVT_ADH1HDV1)                  0.0913    0.0000     0.9722 r
  u_cpu/If_stage/U138/CO (LVT_ADH1HDV1)                 0.0913    0.1391     1.1113 r
  u_cpu/If_stage/n306 (net)                     1                 0.0000     1.1113 r
  u_cpu/If_stage/U219/B (LVT_ADH1HDV1)                  0.0913    0.0000     1.1113 r
  u_cpu/If_stage/U219/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.2505 r
  u_cpu/If_stage/n303 (net)                     1                 0.0000     1.2505 r
  u_cpu/If_stage/U216/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.2505 r
  u_cpu/If_stage/U216/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.3896 r
  u_cpu/If_stage/n300 (net)                     1                 0.0000     1.3896 r
  u_cpu/If_stage/U213/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.3896 r
  u_cpu/If_stage/U213/CO (LVT_ADH1HDV1)                 0.0909    0.1391     1.5287 r
  u_cpu/If_stage/n297 (net)                     1                 0.0000     1.5287 r
  u_cpu/If_stage/U210/B (LVT_ADH1HDV1)                  0.0909    0.0000     1.5287 r
  u_cpu/If_stage/U210/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.6677 r
  u_cpu/If_stage/n294 (net)                     1                 0.0000     1.6677 r
  u_cpu/If_stage/U207/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.6677 r
  u_cpu/If_stage/U207/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.8068 r
  u_cpu/If_stage/n291 (net)                     1                 0.0000     1.8068 r
  u_cpu/If_stage/U204/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.8068 r
  u_cpu/If_stage/U204/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.9458 r
  u_cpu/If_stage/n288 (net)                     1                 0.0000     1.9458 r
  u_cpu/If_stage/U201/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.9458 r
  u_cpu/If_stage/U201/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.0849 r
  u_cpu/If_stage/n285 (net)                     1                 0.0000     2.0849 r
  u_cpu/If_stage/U198/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.0849 r
  u_cpu/If_stage/U198/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.2240 r
  u_cpu/If_stage/n281 (net)                     1                 0.0000     2.2240 r
  u_cpu/If_stage/U195/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.2240 r
  u_cpu/If_stage/U195/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.3630 r
  u_cpu/If_stage/n278 (net)                     1                 0.0000     2.3630 r
  u_cpu/If_stage/U192/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.3630 r
  u_cpu/If_stage/U192/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.5021 r
  u_cpu/If_stage/n275 (net)                     1                 0.0000     2.5021 r
  u_cpu/If_stage/U189/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.5021 r
  u_cpu/If_stage/U189/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.6411 r
  u_cpu/If_stage/n272 (net)                     1                 0.0000     2.6411 r
  u_cpu/If_stage/U186/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.6411 r
  u_cpu/If_stage/U186/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.7802 r
  u_cpu/If_stage/n269 (net)                     1                 0.0000     2.7802 r
  u_cpu/If_stage/U183/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.7802 r
  u_cpu/If_stage/U183/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.9193 r
  u_cpu/If_stage/n266 (net)                     1                 0.0000     2.9193 r
  u_cpu/If_stage/U180/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.9193 r
  u_cpu/If_stage/U180/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.0583 r
  u_cpu/If_stage/n263 (net)                     1                 0.0000     3.0583 r
  u_cpu/If_stage/U177/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.0583 r
  u_cpu/If_stage/U177/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.1974 r
  u_cpu/If_stage/n260 (net)                     1                 0.0000     3.1974 r
  u_cpu/If_stage/U174/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.1974 r
  u_cpu/If_stage/U174/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.3364 r
  u_cpu/If_stage/n257 (net)                     1                 0.0000     3.3364 r
  u_cpu/If_stage/U172/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.3364 r
  u_cpu/If_stage/U172/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.4755 r
  u_cpu/If_stage/n254 (net)                     1                 0.0000     3.4755 r
  u_cpu/If_stage/U170/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.4755 r
  u_cpu/If_stage/U170/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.6146 r
  u_cpu/If_stage/n251 (net)                     1                 0.0000     3.6146 r
  u_cpu/If_stage/U168/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.6146 r
  u_cpu/If_stage/U168/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.7536 r
  u_cpu/If_stage/n248 (net)                     1                 0.0000     3.7536 r
  u_cpu/If_stage/U166/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.7536 r
  u_cpu/If_stage/U166/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.8927 r
  u_cpu/If_stage/n245 (net)                     1                 0.0000     3.8927 r
  u_cpu/If_stage/U164/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.8927 r
  u_cpu/If_stage/U164/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.0318 r
  u_cpu/If_stage/n242 (net)                     1                 0.0000     4.0318 r
  u_cpu/If_stage/U162/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.0318 r
  u_cpu/If_stage/U162/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.1708 r
  u_cpu/If_stage/n239 (net)                     1                 0.0000     4.1708 r
  u_cpu/If_stage/U160/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.1708 r
  u_cpu/If_stage/U160/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.3099 r
  u_cpu/If_stage/n236 (net)                     1                 0.0000     4.3099 r
  u_cpu/If_stage/U158/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.3099 r
  u_cpu/If_stage/U158/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.4489 r
  u_cpu/If_stage/n233 (net)                     1                 0.0000     4.4489 r
  u_cpu/If_stage/U156/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.4489 r
  u_cpu/If_stage/U156/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.5880 r
  u_cpu/If_stage/n230 (net)                     1                 0.0000     4.5880 r
  u_cpu/If_stage/U154/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.5880 r
  u_cpu/If_stage/U154/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.7271 r
  u_cpu/If_stage/n227 (net)                     1                 0.0000     4.7271 r
  u_cpu/If_stage/U152/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.7271 r
  u_cpu/If_stage/U152/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.8661 r
  u_cpu/If_stage/n224 (net)                     1                 0.0000     4.8661 r
  u_cpu/If_stage/U150/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.8661 r
  u_cpu/If_stage/U150/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.0052 r
  u_cpu/If_stage/n221 (net)                     1                 0.0000     5.0052 r
  u_cpu/If_stage/U148/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.0052 r
  u_cpu/If_stage/U148/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.1442 r
  u_cpu/If_stage/n218 (net)                     1                 0.0000     5.1442 r
  u_cpu/If_stage/U146/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.1442 r
  u_cpu/If_stage/U146/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.2833 r
  u_cpu/If_stage/n215 (net)                     1                 0.0000     5.2833 r
  u_cpu/If_stage/U144/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.2833 r
  u_cpu/If_stage/U144/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.4224 r
  u_cpu/If_stage/n212 (net)                     1                 0.0000     5.4224 r
  u_cpu/If_stage/U142/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.4224 r
  u_cpu/If_stage/U142/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.5614 r
  u_cpu/If_stage/n209 (net)                     1                 0.0000     5.5614 r
  u_cpu/If_stage/U140/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.5614 r
  u_cpu/If_stage/U140/CO (LVT_ADH1HDV1)                 0.0717    0.1270     5.6885 r
  u_cpu/If_stage/n206 (net)                     1                 0.0000     5.6885 r
  u_cpu/If_stage/U52/A1 (LVT_XOR2HDV1)                  0.0717    0.0000     5.6885 r
  u_cpu/If_stage/U52/Z (LVT_XOR2HDV1)                   0.0697    0.1386     5.8271 f
  u_cpu/If_stage/n208 (net)                     1                 0.0000     5.8271 f
  u_cpu/If_stage/U51/A1 (LVT_IOA21HDV1)                 0.0697    0.0000     5.8271 f
  u_cpu/If_stage/U51/ZN (LVT_IOA21HDV1)                 0.0701    0.1360     5.9630 f
  u_cpu/If_stage/n75 (net)                      1                 0.0000     5.9630 f
  u_cpu/If_stage/pc_reg_63_/D (LVT_DQHDV1)              0.0701    0.0000     5.9630 f
  data arrival time                                                          5.9630
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/If_stage/pc_reg_63_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.1480     6.2020
  data required time                                                         6.2020
  ------------------------------------------------------------------------------------
  data required time                                                         6.2020
  data arrival time                                                         -5.9630
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.2390
  Startpoint: u_cpu/If_stage/pc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/If_stage/pc_reg_62_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/If_stage/pc_reg_2_/CK (LVT_DQHDV1)              0.0000    0.0000 #   0.0000 r
  u_cpu/If_stage/pc_reg_2_/Q (LVT_DQHDV1)               0.1660    0.2983     0.2983 r
  u_cpu/If_stage/pc_o[2] (net)                  6                 0.0000     0.2983 r
  u_cpu/If_stage/U21/A2 (LVT_NAND2HDV1)                 0.1660    0.0000     0.2983 r
  u_cpu/If_stage/U21/ZN (LVT_NAND2HDV1)                 0.0963    0.0828     0.3811 f
  u_cpu/If_stage/n414 (net)                     2                 0.0000     0.3811 f
  u_cpu/If_stage/U22/A2 (LVT_NOR2HDV1)                  0.0963    0.0000     0.3811 f
  u_cpu/If_stage/U22/ZN (LVT_NOR2HDV1)                  0.1574    0.1152     0.4962 r
  u_cpu/If_stage/n396 (net)                     2                 0.0000     0.4962 r
  u_cpu/If_stage/U8/A2 (LVT_NAND2HDV1)                  0.1574    0.0000     0.4962 r
  u_cpu/If_stage/U8/ZN (LVT_NAND2HDV1)                  0.0931    0.0816     0.5778 f
  u_cpu/If_stage/n357 (net)                     2                 0.0000     0.5778 f
  u_cpu/If_stage/U14/A2 (LVT_NOR2HDV1)                  0.0931    0.0000     0.5778 f
  u_cpu/If_stage/U14/ZN (LVT_NOR2HDV1)                  0.1373    0.1036     0.6814 r
  u_cpu/If_stage/n309 (net)                     2                 0.0000     0.6814 r
  u_cpu/If_stage/U29/A2 (LVT_AND2HDV1)                  0.1373    0.0000     0.6814 r
  u_cpu/If_stage/U29/Z (LVT_AND2HDV1)                   0.0929    0.1513     0.8327 r
  u_cpu/If_stage/n197 (net)                     1                 0.0000     0.8327 r
  u_cpu/If_stage/U129/B (LVT_ADH1HDV1)                  0.0929    0.0000     0.8327 r
  u_cpu/If_stage/U129/CO (LVT_ADH1HDV1)                 0.0913    0.1394     0.9722 r
  u_cpu/If_stage/n205 (net)                     1                 0.0000     0.9722 r
  u_cpu/If_stage/U138/B (LVT_ADH1HDV1)                  0.0913    0.0000     0.9722 r
  u_cpu/If_stage/U138/CO (LVT_ADH1HDV1)                 0.0913    0.1391     1.1113 r
  u_cpu/If_stage/n306 (net)                     1                 0.0000     1.1113 r
  u_cpu/If_stage/U219/B (LVT_ADH1HDV1)                  0.0913    0.0000     1.1113 r
  u_cpu/If_stage/U219/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.2505 r
  u_cpu/If_stage/n303 (net)                     1                 0.0000     1.2505 r
  u_cpu/If_stage/U216/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.2505 r
  u_cpu/If_stage/U216/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.3896 r
  u_cpu/If_stage/n300 (net)                     1                 0.0000     1.3896 r
  u_cpu/If_stage/U213/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.3896 r
  u_cpu/If_stage/U213/CO (LVT_ADH1HDV1)                 0.0909    0.1391     1.5287 r
  u_cpu/If_stage/n297 (net)                     1                 0.0000     1.5287 r
  u_cpu/If_stage/U210/B (LVT_ADH1HDV1)                  0.0909    0.0000     1.5287 r
  u_cpu/If_stage/U210/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.6677 r
  u_cpu/If_stage/n294 (net)                     1                 0.0000     1.6677 r
  u_cpu/If_stage/U207/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.6677 r
  u_cpu/If_stage/U207/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.8068 r
  u_cpu/If_stage/n291 (net)                     1                 0.0000     1.8068 r
  u_cpu/If_stage/U204/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.8068 r
  u_cpu/If_stage/U204/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.9458 r
  u_cpu/If_stage/n288 (net)                     1                 0.0000     1.9458 r
  u_cpu/If_stage/U201/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.9458 r
  u_cpu/If_stage/U201/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.0849 r
  u_cpu/If_stage/n285 (net)                     1                 0.0000     2.0849 r
  u_cpu/If_stage/U198/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.0849 r
  u_cpu/If_stage/U198/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.2240 r
  u_cpu/If_stage/n281 (net)                     1                 0.0000     2.2240 r
  u_cpu/If_stage/U195/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.2240 r
  u_cpu/If_stage/U195/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.3630 r
  u_cpu/If_stage/n278 (net)                     1                 0.0000     2.3630 r
  u_cpu/If_stage/U192/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.3630 r
  u_cpu/If_stage/U192/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.5021 r
  u_cpu/If_stage/n275 (net)                     1                 0.0000     2.5021 r
  u_cpu/If_stage/U189/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.5021 r
  u_cpu/If_stage/U189/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.6411 r
  u_cpu/If_stage/n272 (net)                     1                 0.0000     2.6411 r
  u_cpu/If_stage/U186/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.6411 r
  u_cpu/If_stage/U186/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.7802 r
  u_cpu/If_stage/n269 (net)                     1                 0.0000     2.7802 r
  u_cpu/If_stage/U183/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.7802 r
  u_cpu/If_stage/U183/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.9193 r
  u_cpu/If_stage/n266 (net)                     1                 0.0000     2.9193 r
  u_cpu/If_stage/U180/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.9193 r
  u_cpu/If_stage/U180/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.0583 r
  u_cpu/If_stage/n263 (net)                     1                 0.0000     3.0583 r
  u_cpu/If_stage/U177/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.0583 r
  u_cpu/If_stage/U177/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.1974 r
  u_cpu/If_stage/n260 (net)                     1                 0.0000     3.1974 r
  u_cpu/If_stage/U174/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.1974 r
  u_cpu/If_stage/U174/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.3364 r
  u_cpu/If_stage/n257 (net)                     1                 0.0000     3.3364 r
  u_cpu/If_stage/U172/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.3364 r
  u_cpu/If_stage/U172/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.4755 r
  u_cpu/If_stage/n254 (net)                     1                 0.0000     3.4755 r
  u_cpu/If_stage/U170/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.4755 r
  u_cpu/If_stage/U170/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.6146 r
  u_cpu/If_stage/n251 (net)                     1                 0.0000     3.6146 r
  u_cpu/If_stage/U168/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.6146 r
  u_cpu/If_stage/U168/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.7536 r
  u_cpu/If_stage/n248 (net)                     1                 0.0000     3.7536 r
  u_cpu/If_stage/U166/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.7536 r
  u_cpu/If_stage/U166/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.8927 r
  u_cpu/If_stage/n245 (net)                     1                 0.0000     3.8927 r
  u_cpu/If_stage/U164/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.8927 r
  u_cpu/If_stage/U164/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.0318 r
  u_cpu/If_stage/n242 (net)                     1                 0.0000     4.0318 r
  u_cpu/If_stage/U162/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.0318 r
  u_cpu/If_stage/U162/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.1708 r
  u_cpu/If_stage/n239 (net)                     1                 0.0000     4.1708 r
  u_cpu/If_stage/U160/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.1708 r
  u_cpu/If_stage/U160/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.3099 r
  u_cpu/If_stage/n236 (net)                     1                 0.0000     4.3099 r
  u_cpu/If_stage/U158/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.3099 r
  u_cpu/If_stage/U158/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.4489 r
  u_cpu/If_stage/n233 (net)                     1                 0.0000     4.4489 r
  u_cpu/If_stage/U156/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.4489 r
  u_cpu/If_stage/U156/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.5880 r
  u_cpu/If_stage/n230 (net)                     1                 0.0000     4.5880 r
  u_cpu/If_stage/U154/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.5880 r
  u_cpu/If_stage/U154/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.7271 r
  u_cpu/If_stage/n227 (net)                     1                 0.0000     4.7271 r
  u_cpu/If_stage/U152/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.7271 r
  u_cpu/If_stage/U152/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.8661 r
  u_cpu/If_stage/n224 (net)                     1                 0.0000     4.8661 r
  u_cpu/If_stage/U150/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.8661 r
  u_cpu/If_stage/U150/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.0052 r
  u_cpu/If_stage/n221 (net)                     1                 0.0000     5.0052 r
  u_cpu/If_stage/U148/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.0052 r
  u_cpu/If_stage/U148/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.1442 r
  u_cpu/If_stage/n218 (net)                     1                 0.0000     5.1442 r
  u_cpu/If_stage/U146/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.1442 r
  u_cpu/If_stage/U146/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.2833 r
  u_cpu/If_stage/n215 (net)                     1                 0.0000     5.2833 r
  u_cpu/If_stage/U144/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.2833 r
  u_cpu/If_stage/U144/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.4224 r
  u_cpu/If_stage/n212 (net)                     1                 0.0000     5.4224 r
  u_cpu/If_stage/U142/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.4224 r
  u_cpu/If_stage/U142/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.5614 r
  u_cpu/If_stage/n209 (net)                     1                 0.0000     5.5614 r
  u_cpu/If_stage/U140/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.5614 r
  u_cpu/If_stage/U140/S (LVT_ADH1HDV1)                  0.0931    0.0451     5.6065 f
  u_cpu/If_stage/n211 (net)                     1                 0.0000     5.6065 f
  u_cpu/If_stage/U50/A1 (LVT_IOA21HDV1)                 0.0931    0.0000     5.6065 f
  u_cpu/If_stage/U50/ZN (LVT_IOA21HDV1)                 0.0701    0.1430     5.7495 f
  u_cpu/If_stage/n77 (net)                      1                 0.0000     5.7495 f
  u_cpu/If_stage/pc_reg_62_/D (LVT_DQHDV1)              0.0701    0.0000     5.7495 f
  data arrival time                                                          5.7495
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/If_stage/pc_reg_62_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.1480     6.2020
  data required time                                                         6.2020
  ------------------------------------------------------------------------------------
  data required time                                                         6.2020
  data arrival time                                                         -5.7495
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.4525
  Startpoint: u_cpu/If_stage/pc_reg_2_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: u_cpu/If_stage/pc_reg_61_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  u_cpu/If_stage/pc_reg_2_/CK (LVT_DQHDV1)              0.0000    0.0000 #   0.0000 r
  u_cpu/If_stage/pc_reg_2_/Q (LVT_DQHDV1)               0.1660    0.2983     0.2983 r
  u_cpu/If_stage/pc_o[2] (net)                  6                 0.0000     0.2983 r
  u_cpu/If_stage/U21/A2 (LVT_NAND2HDV1)                 0.1660    0.0000     0.2983 r
  u_cpu/If_stage/U21/ZN (LVT_NAND2HDV1)                 0.0963    0.0828     0.3811 f
  u_cpu/If_stage/n414 (net)                     2                 0.0000     0.3811 f
  u_cpu/If_stage/U22/A2 (LVT_NOR2HDV1)                  0.0963    0.0000     0.3811 f
  u_cpu/If_stage/U22/ZN (LVT_NOR2HDV1)                  0.1574    0.1152     0.4962 r
  u_cpu/If_stage/n396 (net)                     2                 0.0000     0.4962 r
  u_cpu/If_stage/U8/A2 (LVT_NAND2HDV1)                  0.1574    0.0000     0.4962 r
  u_cpu/If_stage/U8/ZN (LVT_NAND2HDV1)                  0.0931    0.0816     0.5778 f
  u_cpu/If_stage/n357 (net)                     2                 0.0000     0.5778 f
  u_cpu/If_stage/U14/A2 (LVT_NOR2HDV1)                  0.0931    0.0000     0.5778 f
  u_cpu/If_stage/U14/ZN (LVT_NOR2HDV1)                  0.1373    0.1036     0.6814 r
  u_cpu/If_stage/n309 (net)                     2                 0.0000     0.6814 r
  u_cpu/If_stage/U29/A2 (LVT_AND2HDV1)                  0.1373    0.0000     0.6814 r
  u_cpu/If_stage/U29/Z (LVT_AND2HDV1)                   0.0929    0.1513     0.8327 r
  u_cpu/If_stage/n197 (net)                     1                 0.0000     0.8327 r
  u_cpu/If_stage/U129/B (LVT_ADH1HDV1)                  0.0929    0.0000     0.8327 r
  u_cpu/If_stage/U129/CO (LVT_ADH1HDV1)                 0.0913    0.1394     0.9722 r
  u_cpu/If_stage/n205 (net)                     1                 0.0000     0.9722 r
  u_cpu/If_stage/U138/B (LVT_ADH1HDV1)                  0.0913    0.0000     0.9722 r
  u_cpu/If_stage/U138/CO (LVT_ADH1HDV1)                 0.0913    0.1391     1.1113 r
  u_cpu/If_stage/n306 (net)                     1                 0.0000     1.1113 r
  u_cpu/If_stage/U219/B (LVT_ADH1HDV1)                  0.0913    0.0000     1.1113 r
  u_cpu/If_stage/U219/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.2505 r
  u_cpu/If_stage/n303 (net)                     1                 0.0000     1.2505 r
  u_cpu/If_stage/U216/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.2505 r
  u_cpu/If_stage/U216/CO (LVT_ADH1HDV1)                 0.0912    0.1391     1.3896 r
  u_cpu/If_stage/n300 (net)                     1                 0.0000     1.3896 r
  u_cpu/If_stage/U213/B (LVT_ADH1HDV1)                  0.0912    0.0000     1.3896 r
  u_cpu/If_stage/U213/CO (LVT_ADH1HDV1)                 0.0909    0.1391     1.5287 r
  u_cpu/If_stage/n297 (net)                     1                 0.0000     1.5287 r
  u_cpu/If_stage/U210/B (LVT_ADH1HDV1)                  0.0909    0.0000     1.5287 r
  u_cpu/If_stage/U210/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.6677 r
  u_cpu/If_stage/n294 (net)                     1                 0.0000     1.6677 r
  u_cpu/If_stage/U207/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.6677 r
  u_cpu/If_stage/U207/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.8068 r
  u_cpu/If_stage/n291 (net)                     1                 0.0000     1.8068 r
  u_cpu/If_stage/U204/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.8068 r
  u_cpu/If_stage/U204/CO (LVT_ADH1HDV1)                 0.0910    0.1391     1.9458 r
  u_cpu/If_stage/n288 (net)                     1                 0.0000     1.9458 r
  u_cpu/If_stage/U201/B (LVT_ADH1HDV1)                  0.0910    0.0000     1.9458 r
  u_cpu/If_stage/U201/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.0849 r
  u_cpu/If_stage/n285 (net)                     1                 0.0000     2.0849 r
  u_cpu/If_stage/U198/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.0849 r
  u_cpu/If_stage/U198/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.2240 r
  u_cpu/If_stage/n281 (net)                     1                 0.0000     2.2240 r
  u_cpu/If_stage/U195/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.2240 r
  u_cpu/If_stage/U195/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.3630 r
  u_cpu/If_stage/n278 (net)                     1                 0.0000     2.3630 r
  u_cpu/If_stage/U192/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.3630 r
  u_cpu/If_stage/U192/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.5021 r
  u_cpu/If_stage/n275 (net)                     1                 0.0000     2.5021 r
  u_cpu/If_stage/U189/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.5021 r
  u_cpu/If_stage/U189/CO (LVT_ADH1HDV1)                 0.0909    0.1391     2.6411 r
  u_cpu/If_stage/n272 (net)                     1                 0.0000     2.6411 r
  u_cpu/If_stage/U186/B (LVT_ADH1HDV1)                  0.0909    0.0000     2.6411 r
  u_cpu/If_stage/U186/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.7802 r
  u_cpu/If_stage/n269 (net)                     1                 0.0000     2.7802 r
  u_cpu/If_stage/U183/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.7802 r
  u_cpu/If_stage/U183/CO (LVT_ADH1HDV1)                 0.0910    0.1391     2.9193 r
  u_cpu/If_stage/n266 (net)                     1                 0.0000     2.9193 r
  u_cpu/If_stage/U180/B (LVT_ADH1HDV1)                  0.0910    0.0000     2.9193 r
  u_cpu/If_stage/U180/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.0583 r
  u_cpu/If_stage/n263 (net)                     1                 0.0000     3.0583 r
  u_cpu/If_stage/U177/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.0583 r
  u_cpu/If_stage/U177/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.1974 r
  u_cpu/If_stage/n260 (net)                     1                 0.0000     3.1974 r
  u_cpu/If_stage/U174/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.1974 r
  u_cpu/If_stage/U174/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.3364 r
  u_cpu/If_stage/n257 (net)                     1                 0.0000     3.3364 r
  u_cpu/If_stage/U172/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.3364 r
  u_cpu/If_stage/U172/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.4755 r
  u_cpu/If_stage/n254 (net)                     1                 0.0000     3.4755 r
  u_cpu/If_stage/U170/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.4755 r
  u_cpu/If_stage/U170/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.6146 r
  u_cpu/If_stage/n251 (net)                     1                 0.0000     3.6146 r
  u_cpu/If_stage/U168/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.6146 r
  u_cpu/If_stage/U168/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.7536 r
  u_cpu/If_stage/n248 (net)                     1                 0.0000     3.7536 r
  u_cpu/If_stage/U166/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.7536 r
  u_cpu/If_stage/U166/CO (LVT_ADH1HDV1)                 0.0910    0.1391     3.8927 r
  u_cpu/If_stage/n245 (net)                     1                 0.0000     3.8927 r
  u_cpu/If_stage/U164/B (LVT_ADH1HDV1)                  0.0910    0.0000     3.8927 r
  u_cpu/If_stage/U164/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.0318 r
  u_cpu/If_stage/n242 (net)                     1                 0.0000     4.0318 r
  u_cpu/If_stage/U162/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.0318 r
  u_cpu/If_stage/U162/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.1708 r
  u_cpu/If_stage/n239 (net)                     1                 0.0000     4.1708 r
  u_cpu/If_stage/U160/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.1708 r
  u_cpu/If_stage/U160/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.3099 r
  u_cpu/If_stage/n236 (net)                     1                 0.0000     4.3099 r
  u_cpu/If_stage/U158/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.3099 r
  u_cpu/If_stage/U158/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.4489 r
  u_cpu/If_stage/n233 (net)                     1                 0.0000     4.4489 r
  u_cpu/If_stage/U156/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.4489 r
  u_cpu/If_stage/U156/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.5880 r
  u_cpu/If_stage/n230 (net)                     1                 0.0000     4.5880 r
  u_cpu/If_stage/U154/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.5880 r
  u_cpu/If_stage/U154/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.7271 r
  u_cpu/If_stage/n227 (net)                     1                 0.0000     4.7271 r
  u_cpu/If_stage/U152/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.7271 r
  u_cpu/If_stage/U152/CO (LVT_ADH1HDV1)                 0.0910    0.1391     4.8661 r
  u_cpu/If_stage/n224 (net)                     1                 0.0000     4.8661 r
  u_cpu/If_stage/U150/B (LVT_ADH1HDV1)                  0.0910    0.0000     4.8661 r
  u_cpu/If_stage/U150/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.0052 r
  u_cpu/If_stage/n221 (net)                     1                 0.0000     5.0052 r
  u_cpu/If_stage/U148/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.0052 r
  u_cpu/If_stage/U148/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.1442 r
  u_cpu/If_stage/n218 (net)                     1                 0.0000     5.1442 r
  u_cpu/If_stage/U146/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.1442 r
  u_cpu/If_stage/U146/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.2833 r
  u_cpu/If_stage/n215 (net)                     1                 0.0000     5.2833 r
  u_cpu/If_stage/U144/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.2833 r
  u_cpu/If_stage/U144/CO (LVT_ADH1HDV1)                 0.0910    0.1391     5.4224 r
  u_cpu/If_stage/n212 (net)                     1                 0.0000     5.4224 r
  u_cpu/If_stage/U142/B (LVT_ADH1HDV1)                  0.0910    0.0000     5.4224 r
  u_cpu/If_stage/U142/S (LVT_ADH1HDV1)                  0.0931    0.0451     5.4674 f
  u_cpu/If_stage/n214 (net)                     1                 0.0000     5.4674 f
  u_cpu/If_stage/U49/A1 (LVT_IOA21HDV1)                 0.0931    0.0000     5.4674 f
  u_cpu/If_stage/U49/ZN (LVT_IOA21HDV1)                 0.0701    0.1430     5.6104 f
  u_cpu/If_stage/n78 (net)                      1                 0.0000     5.6104 f
  u_cpu/If_stage/pc_reg_61_/D (LVT_DQHDV1)              0.0701    0.0000     5.6104 f
  data arrival time                                                          5.6104
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  u_cpu/If_stage/pc_reg_61_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.1480     6.2020
  data required time                                                         6.2020
  ------------------------------------------------------------------------------------
  data required time                                                         6.2020
  data arrival time                                                         -5.6104
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.5916
