git clone --depth 1 --no-tags https://github.com/samarqureshii/241.git f:/verilog_sva_gh_scraper/data/full_repos/665161731
git clone --depth 1 --no-tags https://github.com/ridhamharsora12/Sequential-Logic-Designs-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669256711
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-006-Demux.git f:/verilog_sva_gh_scraper/data/full_repos/670068599
git clone --depth 1 --no-tags https://github.com/GhanayemMuh/Hardware-Accelerator-for-Machine-Learning-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/669170333
git clone --depth 1 --no-tags https://github.com/SteveLRojas/DragonBridge.git f:/verilog_sva_gh_scraper/data/full_repos/670784942
git clone --depth 1 --no-tags https://github.com/tkyen1110/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/669307640
git clone --depth 1 --no-tags https://github.com/ChetanyaKatara/32-bit_Floating-point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/670638019
git clone --depth 1 --no-tags https://github.com/liambeguin/risky.git f:/verilog_sva_gh_scraper/data/full_repos/666197540
git clone --depth 1 --no-tags https://github.com/IAAJL/Intel_atp_Codeless_Project.git f:/verilog_sva_gh_scraper/data/full_repos/666781533
git clone --depth 1 --no-tags https://github.com/RudraKumar1218/Trafficlight_controller.git f:/verilog_sva_gh_scraper/data/full_repos/667850505
git clone --depth 1 --no-tags https://github.com/Troyf32/matchtest.git f:/verilog_sva_gh_scraper/data/full_repos/667851150
git clone --depth 1 --no-tags https://github.com/santhoshkanna50/APB-protocol-amba.git f:/verilog_sva_gh_scraper/data/full_repos/669167799
git clone --depth 1 --no-tags https://github.com/Lokesh1854/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/664308111
git clone --depth 1 --no-tags https://github.com/saiprathyushaafk/intelunnati_atm_project.git f:/verilog_sva_gh_scraper/data/full_repos/666029779
git clone --depth 1 --no-tags https://github.com/tamurae/tt04-verilog-demo.git f:/verilog_sva_gh_scraper/data/full_repos/665176319
git clone --depth 1 --no-tags https://github.com/dhogksirh/d.git f:/verilog_sva_gh_scraper/data/full_repos/665871268
git clone --depth 1 --no-tags https://github.com/Prix2010/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/666066131
git clone --depth 1 --no-tags https://github.com/akshayeagle/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/666037365
git clone --depth 1 --no-tags https://github.com/burn1dream/loongson.git f:/verilog_sva_gh_scraper/data/full_repos/666244239
git clone --depth 1 --no-tags https://github.com/PRITHVIRAJ08/INTEL-UNNATI_-TEAM-MISSION-POSSIBLE-.git f:/verilog_sva_gh_scraper/data/full_repos/666337407
git clone --depth 1 --no-tags https://github.com/darshan-kr/Half_adder_Day_001.git f:/verilog_sva_gh_scraper/data/full_repos/665142385
git clone --depth 1 --no-tags https://github.com/coentmn/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/667726297
git clone --depth 1 --no-tags https://github.com/xjn-La-La-land/COD_2023_code.git f:/verilog_sva_gh_scraper/data/full_repos/667356533
git clone --depth 1 --no-tags https://github.com/SunirbanRanjit/16-bit-Risc-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/667233093
git clone --depth 1 --no-tags https://github.com/Shinhyundo/RISC-V_pipeline_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/668397023
git clone --depth 1 --no-tags https://github.com/Sharkawy115/Traffic-light-controller-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/669593538
git clone --depth 1 --no-tags https://github.com/bitsynaptics/icePie-examples.git f:/verilog_sva_gh_scraper/data/full_repos/669461493
git clone --depth 1 --no-tags https://github.com/crazyjack44/traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/669784116
git clone --depth 1 --no-tags https://github.com/caslab-code/pqc-hqc-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/670698857
git clone --depth 1 --no-tags https://github.com/ansley-claret/intelunnati_DataWizards.git f:/verilog_sva_gh_scraper/data/full_repos/666504124
git clone --depth 1 --no-tags https://github.com/MostafaElsharkawy92/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/666625697
git clone --depth 1 --no-tags https://github.com/Supesh012/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669809303
git clone --depth 1 --no-tags https://github.com/HACK-EVENT/hackatdac21.git f:/verilog_sva_gh_scraper/data/full_repos/666864982
git clone --depth 1 --no-tags https://github.com/mysterious24/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/667992663
git clone --depth 1 --no-tags https://github.com/halaalfaris/ElevatorProject.git f:/verilog_sva_gh_scraper/data/full_repos/668336801
git clone --depth 1 --no-tags https://github.com/2lambda123/can.git f:/verilog_sva_gh_scraper/data/full_repos/664250086
git clone --depth 1 --no-tags https://github.com/MarimoElectronics/Yonaguni-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/671264834
git clone --depth 1 --no-tags https://github.com/trong420/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669858570
git clone --depth 1 --no-tags https://github.com/hashinisraq/EEE-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/667996371
git clone --depth 1 --no-tags https://github.com/rttr-7/rttr-7.git f:/verilog_sva_gh_scraper/data/full_repos/667530829
git clone --depth 1 --no-tags https://github.com/harishprasad29/Matrix-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/665881917
git clone --depth 1 --no-tags https://github.com/theHDLguy/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/665953589
git clone --depth 1 --no-tags https://github.com/DONGFENGYUE/FPGA_Related.git f:/verilog_sva_gh_scraper/data/full_repos/666009915
git clone --depth 1 --no-tags https://github.com/Vaibhav-shar/Cordic_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/666199869
git clone --depth 1 --no-tags https://github.com/MingxuanLi11233/MIPS32-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666097696
git clone --depth 1 --no-tags https://github.com/chirag091167/barrel_shifter.git f:/verilog_sva_gh_scraper/data/full_repos/666080034
git clone --depth 1 --no-tags https://github.com/Ashton43/TRAFFIC_LIGHT_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/665196004
git clone --depth 1 --no-tags https://github.com/harsho21/CSE-Bubble-CS220.git f:/verilog_sva_gh_scraper/data/full_repos/665485751
git clone --depth 1 --no-tags https://github.com/thereversed/simple_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/666842615
git clone --depth 1 --no-tags https://github.com/himanshu-0907/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/666423244
git clone --depth 1 --no-tags https://github.com/jigyasa14singh/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/666454181
git clone --depth 1 --no-tags https://github.com/MuhammedMado/SequenceDetectorMEALY.git f:/verilog_sva_gh_scraper/data/full_repos/666447502
git clone --depth 1 --no-tags https://github.com/LBL-ICS/TSQR-Design-with-Verilog-HDL-HF.git f:/verilog_sva_gh_scraper/data/full_repos/666525113
git clone --depth 1 --no-tags https://github.com/achallawala876/Digital-Systems-FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/666589987
git clone --depth 1 --no-tags https://github.com/yousefg-codes/FPGA-BasicPacman.git f:/verilog_sva_gh_scraper/data/full_repos/666914301
git clone --depth 1 --no-tags https://github.com/Aryaman1528/Verilog_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/665032936
git clone --depth 1 --no-tags https://github.com/nishantmsystems/tclprogramming.git f:/verilog_sva_gh_scraper/data/full_repos/665141251
git clone --depth 1 --no-tags https://github.com/likewise/vexriscv_ip_repo.git f:/verilog_sva_gh_scraper/data/full_repos/665014115
git clone --depth 1 --no-tags https://github.com/quebik/test_caravel1.git f:/verilog_sva_gh_scraper/data/full_repos/664932223
git clone --depth 1 --no-tags https://github.com/SaiLikithP/intelunnati_strivers.git f:/verilog_sva_gh_scraper/data/full_repos/666643573
git clone --depth 1 --no-tags https://github.com/sayoojkj/Traffic_Light_control_system.git f:/verilog_sva_gh_scraper/data/full_repos/670196046
git clone --depth 1 --no-tags https://github.com/DeepakKR1234/Digital_clock.git f:/verilog_sva_gh_scraper/data/full_repos/667080596
git clone --depth 1 --no-tags https://github.com/Arshia-CE/Risk_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/667120765
git clone --depth 1 --no-tags https://github.com/ChetanyaKatara/Asynchronus_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/667369750
git clone --depth 1 --no-tags https://github.com/NHGrizzly/Display7Seg.git f:/verilog_sva_gh_scraper/data/full_repos/671215646
git clone --depth 1 --no-tags https://github.com/crazyjack44/FPGA-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/669987708
git clone --depth 1 --no-tags https://github.com/yosri227/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/669930805
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/tt04-logisim-auto.git f:/verilog_sva_gh_scraper/data/full_repos/670085838
git clone --depth 1 --no-tags https://github.com/hu6148/StringDetector.git f:/verilog_sva_gh_scraper/data/full_repos/669109097
git clone --depth 1 --no-tags https://github.com/lukgowsi/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/669317378
git clone --depth 1 --no-tags https://github.com/gunavant-s/Ripple_Carry_Adder_Day-003.git f:/verilog_sva_gh_scraper/data/full_repos/669327082
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/670964073
git clone --depth 1 --no-tags https://github.com/Nripench/VSD_5_DAYS_TCL_WORKSHOP.git f:/verilog_sva_gh_scraper/data/full_repos/664357588
git clone --depth 1 --no-tags https://github.com/yashimalik/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664372146
git clone --depth 1 --no-tags https://github.com/markthumes/ad7606.git f:/verilog_sva_gh_scraper/data/full_repos/664445059
git clone --depth 1 --no-tags https://github.com/findingaish/Tic_Tac_Toe.git f:/verilog_sva_gh_scraper/data/full_repos/664543763
git clone --depth 1 --no-tags https://github.com/AbdullahKhan286/Internship_embedded-systems.git f:/verilog_sva_gh_scraper/data/full_repos/664229566
git clone --depth 1 --no-tags https://github.com/Sumitkb21/CS220_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/664271392
git clone --depth 1 --no-tags https://github.com/rudra-101/Hexadecimal-Keypad-Scanner-and-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/664773770
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/lenet.git f:/verilog_sva_gh_scraper/data/full_repos/668843457
git clone --depth 1 --no-tags https://github.com/Shin-Yan/Computer-Organization-2023.git f:/verilog_sva_gh_scraper/data/full_repos/667720227
git clone --depth 1 --no-tags https://github.com/EatFruitWang/Vivado_ip_teach.git f:/verilog_sva_gh_scraper/data/full_repos/668162907
git clone --depth 1 --no-tags https://github.com/ZeboZebo702/ARITH_2023_constant_division.git f:/verilog_sva_gh_scraper/data/full_repos/667405444
git clone --depth 1 --no-tags https://github.com/sayoojkj/Convolutional_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/667337685
git clone --depth 1 --no-tags https://github.com/wataru030-XIAOHEI/proj-rv64.git f:/verilog_sva_gh_scraper/data/full_repos/669492911
git clone --depth 1 --no-tags https://github.com/telmo-paes/Verilog_pratices.git f:/verilog_sva_gh_scraper/data/full_repos/669576129
git clone --depth 1 --no-tags https://github.com/SunBenqian/test.git f:/verilog_sva_gh_scraper/data/full_repos/669669700
git clone --depth 1 --no-tags https://github.com/HarshitMongre/RISC-V-processor-design.git f:/verilog_sva_gh_scraper/data/full_repos/667089451
git clone --depth 1 --no-tags https://github.com/Womics/fpga_neuron.git f:/verilog_sva_gh_scraper/data/full_repos/667328969
git clone --depth 1 --no-tags https://github.com/Rohan-1704/Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/668178295
git clone --depth 1 --no-tags https://github.com/AmmarElmargawy/mult_control.git f:/verilog_sva_gh_scraper/data/full_repos/668404374
git clone --depth 1 --no-tags https://github.com/DepJo/Digital_1_UNAL_2021-2.git f:/verilog_sva_gh_scraper/data/full_repos/668438786
git clone --depth 1 --no-tags https://github.com/nlshipp/PSoC5_DmaTest.git f:/verilog_sva_gh_scraper/data/full_repos/668095010
git clone --depth 1 --no-tags https://github.com/kfcampit/LBYCPD3-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/668596413
git clone --depth 1 --no-tags https://github.com/SantoshSrivatsan24/ece564_project1.git f:/verilog_sva_gh_scraper/data/full_repos/669548466
git clone --depth 1 --no-tags https://github.com/NicoCasas/Tp_Final_Arqui.git f:/verilog_sva_gh_scraper/data/full_repos/664808573
git clone --depth 1 --no-tags https://github.com/Sulik-git/sycyf_proj.git f:/verilog_sva_gh_scraper/data/full_repos/669463572
git clone --depth 1 --no-tags https://github.com/JasonA-dev/Nabu_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/668240374
git clone --depth 1 --no-tags https://github.com/Moksh-jain/fpga_blockchain.git f:/verilog_sva_gh_scraper/data/full_repos/667899049
git clone --depth 1 --no-tags https://github.com/napen/32-Bit-MIPS-Test.git f:/verilog_sva_gh_scraper/data/full_repos/668052408
