

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:36:39 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.349 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       13|       13| 65.000 ns | 65.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_14_6_s_fu_273  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_278  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_283  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_288  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_293  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_298  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_303  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_308  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_313  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_318  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_323  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_328  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_333  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_338  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_343  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_348  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_353  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     26|        -|        -|    -|
|Expression           |        -|     20|        0|     1341|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     8347|    44863|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1965|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     80|    10312|    46496|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|        1|       11|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        3|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_14_6_s_fu_273  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_278  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_283  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_288  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_293  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_298  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_303  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_308  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_313  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_318  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_323  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_328  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_333  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_338  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_343  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_348  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    |grp_generic_sincos_14_6_s_fu_353  |generic_sincos_14_6_s  |        0|      2|  491|  2639|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 8347| 44863|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------------+-------------------------------------------------+-----------------------+
    |                      Instance                      |                      Module                     |       Expression      |
    +----------------------------------------------------+-------------------------------------------------+-----------------------+
    |myproject_am_addmul_10s_10s_11s_22_1_1_U25          |myproject_am_addmul_10s_10s_11s_22_1_1           |     (i0 + i1) * i2    |
    |myproject_am_addmul_9s_14s_30_1_1_U20               |myproject_am_addmul_9s_14s_30_1_1                | (i0 + i1) * (i0 + i1) |
    |myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U27  |myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1   |  i0 + i1 * (i2 + i3)  |
    |myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U8  |myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1  |  i0 + i1 * (i2 - i3)  |
    |myproject_mac_muladd_10s_10s_15s_20_1_1_U21         |myproject_mac_muladd_10s_10s_15s_20_1_1          |      i0 + i1 * i1     |
    |myproject_mac_muladd_10s_10s_19s_20_1_1_U29         |myproject_mac_muladd_10s_10s_19s_20_1_1          |      i0 * i0 + i1     |
    |myproject_mac_muladd_10s_10s_23s_24_1_1_U28         |myproject_mac_muladd_10s_10s_23s_24_1_1          |      i0 * i0 + i1     |
    |myproject_mac_muladd_14s_14s_17s_22_1_1_U16         |myproject_mac_muladd_14s_14s_17s_22_1_1          |      i0 + i1 * i1     |
    |myproject_mac_muladd_17s_24s_33s_38_1_1_U31         |myproject_mac_muladd_17s_24s_33s_38_1_1          |      i0 + i1 * i2     |
    |myproject_mac_muladd_8ns_10s_14s_17_1_1_U22         |myproject_mac_muladd_8ns_10s_14s_17_1_1          |      i0 + i1 * i2     |
    |myproject_mac_muladd_9ns_14s_18ns_22_1_1_U10        |myproject_mac_muladd_9ns_14s_18ns_22_1_1         |      i0 + i1 * i2     |
    |myproject_mac_muladd_9s_14s_22ns_22_1_1_U7          |myproject_mac_muladd_9s_14s_22ns_22_1_1          |      i0 * i1 + i2     |
    |myproject_mac_muladd_9s_14s_22s_22_1_1_U19          |myproject_mac_muladd_9s_14s_22s_22_1_1           |      i0 + i1 * i2     |
    |myproject_mul_mul_11ns_14s_22_1_1_U14               |myproject_mul_mul_11ns_14s_22_1_1                |        i0 * i1        |
    |myproject_mul_mul_11ns_28s_30_1_1_U13               |myproject_mul_mul_11ns_28s_30_1_1                |        i0 * i1        |
    |myproject_mul_mul_12ns_14s_22_1_1_U15               |myproject_mul_mul_12ns_14s_22_1_1                |        i0 * i1        |
    |myproject_mul_mul_12s_20s_32_1_1_U32                |myproject_mul_mul_12s_20s_32_1_1                 |        i0 * i1        |
    |myproject_mul_mul_14s_14s_22_1_1_U12                |myproject_mul_mul_14s_14s_22_1_1                 |        i0 * i0        |
    |myproject_mul_mul_14s_14s_28_1_1_U9                 |myproject_mul_mul_14s_14s_28_1_1                 |        i0 * i0        |
    |myproject_mul_mul_14s_14s_28_1_1_U11                |myproject_mul_mul_14s_14s_28_1_1                 |        i0 * i0        |
    |myproject_mul_mul_14s_28s_30_1_1_U17                |myproject_mul_mul_14s_28s_30_1_1                 |        i0 * i1        |
    |myproject_mul_mul_18s_22s_40_1_1_U30                |myproject_mul_mul_18s_22s_40_1_1                 |        i0 * i1        |
    |myproject_mul_mul_8s_14s_21_1_1_U24                 |myproject_mul_mul_8s_14s_21_1_1                  |        i0 * i1        |
    |myproject_mul_mul_9ns_14s_22_1_1_U18                |myproject_mul_mul_9ns_14s_22_1_1                 |        i0 * i1        |
    |myproject_mul_mul_9ns_14s_22_1_1_U26                |myproject_mul_mul_9ns_14s_22_1_1                 |        i0 * i1        |
    |myproject_mul_mul_9ns_14s_23_1_1_U23                |myproject_mul_mul_9ns_14s_23_1_1                 |        i0 * i1        |
    +----------------------------------------------------+-------------------------------------------------+-----------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_5_fu_628_p2            |     *    |      2|  0|  22|          22|          22|
    |mul_ln1118_fu_538_p2              |     *    |      2|  0|  32|          23|          23|
    |mul_ln1192_3_fu_1216_p2           |     *    |      2|  0|  28|          10|          40|
    |mul_ln1192_4_fu_948_p2            |     *    |      2|  0|  32|          23|          20|
    |mul_ln1192_8_fu_1245_p2           |     *    |      2|  0|  20|          10|          32|
    |mul_ln700_fu_1097_p2              |     *    |      3|  0|  28|          15|          51|
    |mul_ln728_2_fu_987_p2             |     *    |      0|  0|  62|           8|          10|
    |mul_ln728_3_fu_1112_p2            |     *    |      0|  0|  62|           8|          10|
    |r_V_29_fu_700_p2                  |     *    |      3|  0|  21|          10|          46|
    |r_V_34_fu_726_p2                  |     *    |      2|  0|  20|          11|          44|
    |r_V_4_fu_901_p2                   |     *    |      2|  0|  21|          20|          33|
    |add_ln1192_16_fu_978_p2           |     +    |      0|  0|  22|          38|          38|
    |add_ln1192_17_fu_1005_p2          |     +    |      0|  0|  22|          38|          38|
    |add_ln1192_19_fu_1130_p2          |     +    |      0|  0|  22|          38|          38|
    |add_ln1192_28_fu_485_p2           |     +    |      0|  0|  22|          22|          22|
    |add_ln1192_30_fu_479_p2           |     +    |      0|  0|  22|          18|          22|
    |add_ln1192_7_fu_455_p2            |     +    |      0|  0|  29|          15|          22|
    |add_ln1192_8_fu_515_p2            |     +    |      0|  0|  29|          22|          22|
    |add_ln1192_9_fu_821_p2            |     +    |      0|  0|  25|          18|          18|
    |add_ln1192_fu_920_p2              |     +    |      0|  0|  22|          10|          15|
    |add_ln700_fu_559_p2               |     +    |      0|  0|  22|          30|          30|
    |add_ln703_1_fu_715_p2             |     +    |      0|  0|  21|          14|          14|
    |add_ln703_2_fu_742_p2             |     +    |      0|  0|  21|           9|          14|
    |add_ln703_fu_544_p2               |     +    |      0|  0|  21|           9|          14|
    |ret_V_10_fu_932_p2                |     +    |      0|  0|  18|           9|          11|
    |ret_V_13_fu_881_p2                |     +    |      0|  0|  22|          20|          20|
    |ret_V_1_fu_788_p2                 |     +    |      0|  0|  22|          23|          33|
    |ret_V_23_fu_1048_p2               |     +    |      0|  0|  22|          19|          24|
    |ret_V_29_fu_1169_p2               |     +    |      0|  0|  19|           6|          12|
    |ret_V_32_fu_656_p2                |     +    |      0|  0|  37|          30|          30|
    |ret_V_34_fu_750_p2                |     +    |      0|  0|  29|          16|          22|
    |ret_V_36_fu_683_p2                |     +    |      0|  0|  22|          18|          22|
    |ret_V_37_fu_1222_p2               |     +    |      0|  0|  53|          41|          46|
    |ret_V_38_fu_520_p2                |     +    |      0|  0|  29|          18|          22|
    |ret_V_40_fu_1135_p2               |     +    |      0|  0|  22|          33|          38|
    |ret_V_41_fu_571_p2                |     +    |      0|  0|  22|          30|          30|
    |ret_V_43_fu_890_p2                |     +    |      0|  0|  22|          15|          15|
    |ret_V_45_fu_1043_p2               |     +    |      0|  0|  22|          24|          24|
    |ret_V_49_fu_1251_p2               |     +    |      0|  0|  45|          33|          38|
    |r_V_27_fu_841_p2                  |     -    |      0|  0|  22|          20|          20|
    |r_V_28_fu_871_p2                  |     -    |      0|  0|  23|          16|          16|
    |r_V_31_fu_609_p2                  |     -    |      0|  0|  28|          21|          21|
    |r_V_32_fu_1057_p2                 |     -    |      0|  0|  18|           1|          11|
    |ret_V_33_fu_914_p2                |     -    |      0|  0|  22|          15|          15|
    |ret_V_35_fu_1194_p2               |     -    |      0|  0|  61|          54|          54|
    |ret_V_48_fu_1085_p2               |     -    |      0|  0|  18|          11|          11|
    |sub_ln1192_1_fu_965_p2            |     -    |      0|  0|  45|          38|          38|
    |sub_ln1192_fu_678_p2              |     -    |      0|  0|  22|          22|          22|
    |sub_ln1193_1_fu_782_p2            |     -    |      0|  0|  22|          33|          33|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     20|  0|1341|        1010|        1270|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  224|        448|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  227|        454|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_17_reg_1747                |   35|   0|   38|          3|
    |add_ln1192_8_reg_1560                 |   22|   0|   22|          0|
    |add_ln1192_9_reg_1680                 |   18|   0|   18|          0|
    |add_ln1192_9_reg_1680_pp0_iter11_reg  |   18|   0|   18|          0|
    |add_ln1192_reg_1737                   |   15|   0|   15|          0|
    |add_ln703_1_reg_1615                  |   14|   0|   14|          0|
    |add_ln703_2_reg_1635                  |   14|   0|   14|          0|
    |add_ln703_reg_1575                    |   14|   0|   14|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |    1|   0|    1|          0|
    |lhs_V_5_reg_1524                      |   15|   0|   15|          0|
    |mul_ln1118_5_reg_1590                 |   44|   0|   44|          0|
    |mul_ln1118_reg_1570                   |   46|   0|   46|          0|
    |mul_ln1192_2_reg_1630                 |   22|   0|   22|          0|
    |mul_ln700_reg_1777                    |   54|   0|   54|          0|
    |mul_ln728_reg_1702                    |   21|   0|   21|          0|
    |outsin_V_10_reg_1712                  |   10|   0|   10|          0|
    |outsin_V_13_reg_1645                  |   10|   0|   10|          0|
    |outsin_V_16_reg_1802                  |   10|   0|   10|          0|
    |outsin_V_19_reg_1670                  |   10|   0|   10|          0|
    |outsin_V_20_reg_1675                  |   10|   0|   10|          0|
    |outsin_V_22_reg_1722                  |   10|   0|   10|          0|
    |outsin_V_24_reg_1727                  |   10|   0|   10|          0|
    |outsin_V_5_reg_1655                   |   10|   0|   10|          0|
    |outsin_V_6_reg_1685                   |   10|   0|   10|          0|
    |outsin_V_8_reg_1752                   |   10|   0|   10|          0|
    |outsin_V_9_reg_1707                   |   10|   0|   10|          0|
    |outsin_V_reg_1650                     |   10|   0|   10|          0|
    |p_Val2_13_reg_1468                    |   14|   0|   14|          0|
    |p_Val2_13_reg_1468_pp0_iter1_reg      |   14|   0|   14|          0|
    |p_Val2_1_reg_1482                     |   14|   0|   14|          0|
    |p_Val2_4_reg_1499                     |   14|   0|   14|          0|
    |p_Val2_5_reg_1505                     |   14|   0|   14|          0|
    |p_Val2_s_reg_1460                     |   14|   0|   14|          0|
    |r_V_10_reg_1692                       |   23|   0|   23|          0|
    |r_V_15_reg_1534                       |   28|   0|   28|          0|
    |r_V_24_reg_1797                       |   32|   0|   32|          0|
    |r_V_4_reg_1732                        |   51|   0|   51|          0|
    |r_V_6_reg_1549                        |   28|   0|   28|          0|
    |r_V_7_reg_1742                        |   22|   0|   22|          0|
    |r_V_9_reg_1782                        |   40|   0|   40|          0|
    |ret_V_13_reg_1697                     |   17|   0|   20|          3|
    |ret_V_15_reg_1529                     |   23|   0|   23|          0|
    |ret_V_19_reg_1757                     |   17|   0|   17|          0|
    |ret_V_1_reg_1660                      |   33|   0|   33|          0|
    |ret_V_23_reg_1762                     |   24|   0|   24|          0|
    |ret_V_25_reg_1767                     |   20|   0|   20|          0|
    |ret_V_26_reg_1544                     |   22|   0|   22|          0|
    |ret_V_3_reg_1665                      |   20|   0|   20|          0|
    |ret_V_43_reg_1717                     |   15|   0|   15|          0|
    |ret_V_48_reg_1772                     |   11|   0|   11|          0|
    |sext_ln727_reg_1489                   |   22|   0|   22|          0|
    |sext_ln728_1_reg_1554                 |   22|   0|   22|          0|
    |sext_ln728_reg_1475                   |   22|   0|   22|          0|
    |trunc_ln708_10_reg_1792               |   14|   0|   14|          0|
    |trunc_ln708_11_reg_1585               |   13|   0|   13|          0|
    |trunc_ln708_13_reg_1625               |   14|   0|   14|          0|
    |trunc_ln708_14_reg_1595               |   14|   0|   14|          0|
    |trunc_ln708_1_reg_1600                |   14|   0|   14|          0|
    |trunc_ln708_2_reg_1640                |   14|   0|   14|          0|
    |trunc_ln708_5_reg_1519                |   13|   0|   14|          1|
    |trunc_ln708_7_reg_1565                |   14|   0|   14|          0|
    |trunc_ln708_8_reg_1610                |   14|   0|   14|          0|
    |trunc_ln708_9_reg_1787                |   14|   0|   14|          0|
    |trunc_ln708_s_reg_1580                |   14|   0|   14|          0|
    |trunc_ln_reg_1494                     |   14|   0|   14|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  224|   0|  224|          0|
    |lhs_V_5_reg_1524                      |   64|  32|   15|          0|
    |outsin_V_13_reg_1645                  |   64|  32|   10|          0|
    |outsin_V_6_reg_1685                   |   64|  32|   10|          0|
    |p_Val2_1_reg_1482                     |   64|  32|   14|          0|
    |p_Val2_4_reg_1499                     |   64|  32|   14|          0|
    |p_Val2_5_reg_1505                     |   64|  32|   14|          0|
    |p_Val2_s_reg_1460                     |   64|  32|   14|          0|
    |sext_ln728_1_reg_1554                 |   64|  32|   22|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1965| 256| 1573|          7|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  224|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   14|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   14|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   14|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   14|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   14|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 15 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Val2_s = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 16 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i14 %p_Val2_13 to i22" [firmware/myproject.cpp:53]   --->   Operation 18 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i14 %p_Val2_13 to i15" [firmware/myproject.cpp:50]   --->   Operation 19 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i14 %p_Val2_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_1, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 22 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1193 = mul i22 -159, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 23 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i22 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 24 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_31, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 26 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_PartSelect.i13.i224.i32.i32(i224 %x_V_read, i32 42, i32 54)" [firmware/myproject.cpp:51]   --->   Operation 28 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_6, i9 0)" [firmware/myproject.cpp:51]   --->   Operation 29 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%add_ln1192_7 = add i22 -13568, %trunc_ln1" [firmware/myproject.cpp:51]   --->   Operation 30 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 31 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_V_14 = sext i14 %p_Val2_1 to i28" [firmware/myproject.cpp:52]   --->   Operation 32 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:52]   --->   Operation 33 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sub_ln1193 = sub i15 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 34 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node ret_V_15)   --->   "%sext_ln1193_1 = sext i15 %sub_ln1193 to i23" [firmware/myproject.cpp:52]   --->   Operation 35 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.49ns) (grouped into DSP with root node ret_V_15)   --->   "%ret_V_39 = mul i23 163, %sext_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 36 'mul' 'ret_V_39' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_15 = add i23 65536, %ret_V_39" [firmware/myproject.cpp:52]   --->   Operation 37 'add' 'ret_V_15' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i28 %r_V_14, %r_V_14" [firmware/myproject.cpp:53]   --->   Operation 38 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i22 -111104, %trunc_ln1" [firmware/myproject.cpp:54]   --->   Operation 39 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i22 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 40 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_28, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 41 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [9/9] (3.64ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 42 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 43 [1/1] (0.49ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln703_1 = mul i22 238, %sext_ln727" [firmware/myproject.cpp:54]   --->   Operation 43 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_26 = add i22 65536, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 44 'add' 'ret_V_26' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 45 [9/9] (3.64ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 45 'call' 'outsin_V' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_5 = sext i14 %p_Val2_4 to i28" [firmware/myproject.cpp:50]   --->   Operation 46 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i28 %r_V_5, %r_V_5" [firmware/myproject.cpp:50]   --->   Operation 47 'mul' 'r_V_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i14 %p_Val2_s to i22" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_5, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 49 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_5 = mul i22 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 50 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.82ns)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_5, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 51 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [9/9] (3.64ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 52 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.82ns)   --->   "%ret_V_38 = add i22 -72448, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 53 'add' 'ret_V_38' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_38, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 54 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i23 %ret_V_15 to i46" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.56ns)   --->   "%mul_ln1118 = mul i46 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 56 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 -179, %p_Val2_13" [firmware/myproject.cpp:53]   --->   Operation 57 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i28 %r_V_15 to i30" [firmware/myproject.cpp:53]   --->   Operation 58 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_1 = mul i30 840, %sext_ln700_2" [firmware/myproject.cpp:53]   --->   Operation 59 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i22 840, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 60 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln700_2, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i30 %mul_ln700_1, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i22 1680, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 63 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728_4, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 64 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_41 = add i30 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 65 'add' 'ret_V_41' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_41, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 66 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %p_Val2_5, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 67 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i20 %shl_ln1118_3 to i21" [firmware/myproject.cpp:54]   --->   Operation 68 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_5, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 69 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %shl_ln1118_4 to i21" [firmware/myproject.cpp:54]   --->   Operation 70 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.80ns)   --->   "%r_V_31 = sub i21 %sext_ln1118_13, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 71 'sub' 'r_V_31' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %r_V_31, i32 8, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 72 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 73 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i22 %ret_V_26 to i44" [firmware/myproject.cpp:54]   --->   Operation 74 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.51ns)   --->   "%mul_ln1118_5 = mul i44 %sext_ln1118_15, %sext_ln1118_15" [firmware/myproject.cpp:54]   --->   Operation 75 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_7 = mul i22 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 76 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i22 -33792, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 77 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_47, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 78 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 79 [8/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 79 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_s to i30" [firmware/myproject.cpp:50]   --->   Operation 80 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i28 %r_V_6 to i30" [firmware/myproject.cpp:50]   --->   Operation 81 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i30 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 82 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_5, i16 0)" [firmware/myproject.cpp:50]   --->   Operation 83 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.86ns)   --->   "%ret_V_32 = add i30 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 84 'add' 'ret_V_32' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_32, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 85 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [9/9] (3.64ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 86 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_13, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 87 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i22 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 88 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i22 -101888, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 89 'add' 'ret_V_36' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_36, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 90 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [9/9] (3.64ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 91 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 92 [8/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 92 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 93 [9/9] (3.64ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 93 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 94 [9/9] (3.64ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 94 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [1/1] (3.75ns)   --->   "%r_V_29 = mul i46 627, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 95 'mul' 'r_V_29' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_29, i32 32, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 96 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [9/9] (3.64ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 97 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [9/9] (3.64ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 98 'call' 'outsin_V_10' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [1/1] (0.76ns)   --->   "%add_ln703_1 = add i14 %p_Val2_5, %p_Val2_13" [firmware/myproject.cpp:53]   --->   Operation 99 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln708_11 to i14" [firmware/myproject.cpp:54]   --->   Operation 100 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [9/9] (3.64ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 101 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 102 [7/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 102 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i44 %mul_ln1118_5 to i46" [firmware/myproject.cpp:54]   --->   Operation 103 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.68ns)   --->   "%r_V_34 = mul i46 1175, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 104 'mul' 'r_V_34' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_34, i32 32, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 105 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [9/9] (3.64ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 106 'call' 'outsin_V_24' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.34>
ST_4 : Operation 107 [7/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 107 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [9/9] (3.64ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 108 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 109 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i22 199, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 109 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [8/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 110 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [8/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [7/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [8/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [8/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 114 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [9/9] (3.64ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 115 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [8/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 116 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [8/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 117 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [9/9] (3.64ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 118 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [8/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 119 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [6/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 120 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [9/9] (3.64ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 121 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [8/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 122 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 377, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 123 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 124 [6/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 124 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 125 [8/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 125 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %p_Val2_5 to i22" [firmware/myproject.cpp:50]   --->   Operation 126 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i22 -199, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 127 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 128 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/1] (0.82ns)   --->   "%ret_V_34 = add i22 50432, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 129 'add' 'ret_V_34' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_34, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 130 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [7/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [7/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [6/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [7/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [7/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 135 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [8/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 136 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [7/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 137 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [7/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [8/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [7/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [5/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [8/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [7/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 143 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [9/9] (3.64ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 144 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 145 [5/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [7/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [9/9] (3.64ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 147 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [6/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [6/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [5/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [6/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [6/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 152 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [7/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [6/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 154 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [6/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [7/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [6/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [4/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [7/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [6/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 160 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 161 [8/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 161 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 162 [4/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [6/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [8/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 164 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [5/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [5/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [4/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [5/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [5/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 169 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [6/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 170 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [5/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 171 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [5/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [6/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [5/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 174 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [3/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [6/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [5/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 178 [7/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 178 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.34>
ST_8 : Operation 179 [3/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 179 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [5/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 180 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [7/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [4/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [4/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 183 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [3/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [4/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [4/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 186 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [5/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 187 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [4/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 188 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [4/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 189 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [5/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [4/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 191 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [2/9] (4.34ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [5/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [4/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 195 [6/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 195 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 196 [2/9] (4.34ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 196 'call' 'outsin_V' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 197 [4/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [6/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [3/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 199 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [3/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [2/9] (4.34ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [3/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [3/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 203 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 204 [4/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 204 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [3/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 205 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 206 [3/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 206 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [4/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 207 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 208 [3/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 208 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [1/9] (2.11ns)   --->   "%outsin_V_13 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 209 'call' 'outsin_V_13' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [4/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [3/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [5/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 212 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 213 [1/9] (2.11ns)   --->   "%outsin_V = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 213 'call' 'outsin_V' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 214 [3/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 214 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 215 [5/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 215 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 216 [2/9] (4.34ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 216 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 217 [2/9] (4.34ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 217 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 218 [1/9] (2.11ns)   --->   "%outsin_V_5 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 218 'call' 'outsin_V_5' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 219 [2/9] (4.34ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 219 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 220 [2/9] (4.34ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 220 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 221 [3/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 221 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 222 [2/9] (4.34ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 222 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 223 [2/9] (4.34ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 223 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 224 [3/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 224 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [2/9] (4.34ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 225 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 226 [3/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 226 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 227 [2/9] (4.34ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 227 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 228 [4/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 228 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/myproject.cpp:50]   --->   Operation 229 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i15 -236, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 230 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i15 %ret_V to i30" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 232 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i30 %r_V_1 to i33" [firmware/myproject.cpp:50]   --->   Operation 233 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i30 %r_V_1 to i28" [firmware/myproject.cpp:50]   --->   Operation 234 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl = call i33 @_ssdm_op_BitConcatenate.i33.i28.i5(i28 %trunc_ln1193, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 235 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193_1 = sub i33 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 236 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 237 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i33 7274496, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 237 'add' 'ret_V_1' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_2 = sext i10 %outsin_V to i20" [firmware/myproject.cpp:50]   --->   Operation 238 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_25 = mul i20 %r_V_2, %r_V_2" [firmware/myproject.cpp:50]   --->   Operation 239 'mul' 'r_V_25' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 240 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i20 -8448, %r_V_25" [firmware/myproject.cpp:50]   --->   Operation 240 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 241 [2/9] (4.34ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 241 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 242 [4/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 242 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 243 [1/9] (2.11ns)   --->   "%outsin_V_19 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 243 'call' 'outsin_V_19' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 244 [1/9] (2.11ns)   --->   "%outsin_V_20 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 244 'call' 'outsin_V_20' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %p_Val2_5 to i23" [firmware/myproject.cpp:51]   --->   Operation 245 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_26 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %p_Val2_5, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 246 'bitconcatenate' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i17 %r_V_26 to i20" [firmware/myproject.cpp:51]   --->   Operation 247 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i10 %outsin_V_5 to i17" [firmware/myproject.cpp:51]   --->   Operation 248 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_12)   --->   "%mul_ln703 = mul i17 77, %sext_ln703_2" [firmware/myproject.cpp:51]   --->   Operation 249 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i17 %r_V_26 to i18" [firmware/myproject.cpp:51]   --->   Operation 250 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i17 -5376, %mul_ln703" [firmware/myproject.cpp:51]   --->   Operation 251 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i17 %add_ln1192_12 to i18" [firmware/myproject.cpp:51]   --->   Operation 252 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.79ns)   --->   "%add_ln1192_9 = add i18 %sext_ln703_3, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 253 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/9] (2.11ns)   --->   "%outsin_V_6 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 254 'call' 'outsin_V_6' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i14 %p_Val2_1 to i21" [firmware/myproject.cpp:52]   --->   Operation 255 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i23 137, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 256 'mul' 'r_V_10' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %p_Val2_5, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 257 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i19 %shl_ln to i20" [firmware/myproject.cpp:52]   --->   Operation 258 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_27 = sub i20 %sext_ln1118_8, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 259 'sub' 'r_V_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 260 [1/9] (2.11ns)   --->   "%outsin_V_7 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 260 'call' 'outsin_V_7' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %outsin_V_7, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 261 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i15 %shl_ln1118_1 to i16" [firmware/myproject.cpp:52]   --->   Operation 262 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %outsin_V_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 263 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i13 %shl_ln1118_2 to i16" [firmware/myproject.cpp:52]   --->   Operation 264 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.77ns)   --->   "%r_V_28 = sub i16 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 265 'sub' 'r_V_28' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %r_V_28 to i20" [firmware/myproject.cpp:52]   --->   Operation 266 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_13 = add i20 %sext_ln703_4, %r_V_27" [firmware/myproject.cpp:52]   --->   Operation 267 'add' 'ret_V_13' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 268 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i21 -70, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 268 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 269 [2/9] (4.34ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 269 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 270 [1/9] (2.11ns)   --->   "%outsin_V_9 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 270 'call' 'outsin_V_9' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 271 [1/9] (2.11ns)   --->   "%outsin_V_10 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 271 'call' 'outsin_V_10' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i14 %p_Val2_5 to i15" [firmware/myproject.cpp:53]   --->   Operation 272 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.76ns)   --->   "%ret_V_43 = add nsw i15 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 273 'add' 'ret_V_43' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [2/9] (4.34ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 274 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 275 [1/9] (2.11ns)   --->   "%outsin_V_22 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 275 'call' 'outsin_V_22' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 276 [2/9] (4.34ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 276 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 277 [1/9] (2.11ns)   --->   "%outsin_V_24 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_14)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 277 'call' 'outsin_V_24' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 278 [3/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 278 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i33 %ret_V_1 to i51" [firmware/myproject.cpp:50]   --->   Operation 279 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %ret_V_3 to i51" [firmware/myproject.cpp:50]   --->   Operation 280 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (3.14ns)   --->   "%r_V_4 = mul i51 %sext_ln1118_1, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 281 'mul' 'r_V_4' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/9] (2.11ns)   --->   "%outsin_V_17 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 282 'call' 'outsin_V_17' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i14 %p_Val2_4 to i15" [firmware/myproject.cpp:50]   --->   Operation 283 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %outsin_V_17 to i15" [firmware/myproject.cpp:50]   --->   Operation 284 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i15 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 285 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 286 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i15 1001, %ret_V_33" [firmware/myproject.cpp:50]   --->   Operation 286 'add' 'add_ln1192' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 287 [3/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 287 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %outsin_V_19 to i11" [firmware/myproject.cpp:51]   --->   Operation 288 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%ret_V_8 = add i11 -352, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 289 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i10 %outsin_V_20 to i11" [firmware/myproject.cpp:51]   --->   Operation 290 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.72ns)   --->   "%ret_V_10 = add i11 -237, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 291 'add' 'ret_V_10' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns) (grouped into DSP with root node r_V_7)   --->   "%sext_ln1116_2 = sext i11 %ret_V_8 to i22" [firmware/myproject.cpp:51]   --->   Operation 292 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %ret_V_10 to i22" [firmware/myproject.cpp:51]   --->   Operation 293 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i22 %sext_ln1116_2, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 294 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i23 %r_V_10 to i38" [firmware/myproject.cpp:52]   --->   Operation 295 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i20 %ret_V_13 to i38" [firmware/myproject.cpp:52]   --->   Operation 296 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (2.56ns)   --->   "%mul_ln1192_4 = mul i38 %sext_ln1192_8, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 297 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %mul_ln728, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 298 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i37 %lhs_V_4 to i38" [firmware/myproject.cpp:52]   --->   Operation 299 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.94ns)   --->   "%sub_ln1192_1 = sub i38 %sext_ln1192_10, %mul_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 300 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i22 141, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 301 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i38 @_ssdm_op_BitConcatenate.i38.i22.i16(i22 %mul_ln728_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 302 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i38 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 303 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i10 %outsin_V_6 to i18" [firmware/myproject.cpp:52]   --->   Operation 304 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (1.70ns)   --->   "%mul_ln728_2 = mul i18 138, %sext_ln728_3" [firmware/myproject.cpp:52]   --->   Operation 305 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %mul_ln728_2, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 306 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i34 %rhs_V_3 to i38" [firmware/myproject.cpp:52]   --->   Operation 307 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i38 %add_ln1192_16, %sext_ln1192_11" [firmware/myproject.cpp:52]   --->   Operation 308 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 309 [1/9] (2.11ns)   --->   "%outsin_V_8 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 309 'call' 'outsin_V_8' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i10 %outsin_V_9 to i11" [firmware/myproject.cpp:53]   --->   Operation 310 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i10 %outsin_V_10 to i11" [firmware/myproject.cpp:53]   --->   Operation 311 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%add_ln1192_22 = add i11 %sext_ln1116_5, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 312 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%sext_ln1192_18 = sext i11 %add_ln1192_22 to i17" [firmware/myproject.cpp:53]   --->   Operation 313 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.49ns) (grouped into DSP with root node ret_V_19)   --->   "%ret_V_42 = mul i17 45, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 314 'mul' 'ret_V_42' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 315 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_19 = add i17 -1280, %ret_V_42" [firmware/myproject.cpp:53]   --->   Operation 315 'add' 'ret_V_19' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%r_V_16 = sext i10 %outsin_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 316 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_30 = mul i20 %r_V_16, %r_V_16" [firmware/myproject.cpp:53]   --->   Operation 317 'mul' 'r_V_30' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %ret_V_43, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 318 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i23 %lhs_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 319 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into DSP with root node ret_V_44)   --->   "%rhs_V_7 = sext i20 %r_V_30 to i24" [firmware/myproject.cpp:53]   --->   Operation 320 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add nsw i24 %rhs_V_7, %sext_ln728_5" [firmware/myproject.cpp:53]   --->   Operation 321 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 322 [1/9] (2.11ns)   --->   "%outsin_V_21 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 322 'call' 'outsin_V_21' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %outsin_V_21, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 323 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i18 %rhs_V_8 to i24" [firmware/myproject.cpp:53]   --->   Operation 324 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_45 = add i24 %ret_V_44, %sext_ln728_6" [firmware/myproject.cpp:53]   --->   Operation 325 'add' 'ret_V_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 326 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_23 = add i24 -243712, %ret_V_45" [firmware/myproject.cpp:53]   --->   Operation 326 'add' 'ret_V_23' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%r_V_19 = sext i10 %outsin_V_22 to i11" [firmware/myproject.cpp:54]   --->   Operation 327 'sext' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.72ns)   --->   "%r_V_32 = sub i11 0, %r_V_19" [firmware/myproject.cpp:54]   --->   Operation 328 'sub' 'r_V_32' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%r_V_21 = sext i10 %outsin_V_13 to i20" [firmware/myproject.cpp:54]   --->   Operation 329 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V_33 = mul i20 %r_V_21, %r_V_21" [firmware/myproject.cpp:54]   --->   Operation 330 'mul' 'r_V_33' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %r_V_32, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 331 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i19 %lhs_V_7 to i20" [firmware/myproject.cpp:54]   --->   Operation 332 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = add i20 %r_V_33, %sext_ln728_7" [firmware/myproject.cpp:54]   --->   Operation 333 'add' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/9] (2.11ns)   --->   "%outsin_V_23 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 334 'call' 'outsin_V_23' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i10 %outsin_V_23 to i11" [firmware/myproject.cpp:54]   --->   Operation 335 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i10 %outsin_V_24 to i11" [firmware/myproject.cpp:54]   --->   Operation 336 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.72ns)   --->   "%ret_V_48 = sub i11 %lhs_V_8, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 337 'sub' 'ret_V_48' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [2/9] (4.34ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 338 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i51 %r_V_4 to i54" [firmware/myproject.cpp:50]   --->   Operation 339 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i15 %add_ln1192 to i54" [firmware/myproject.cpp:50]   --->   Operation 340 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (3.74ns)   --->   "%mul_ln700 = mul i54 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 341 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 342 [2/9] (4.34ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 342 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %r_V_7 to i40" [firmware/myproject.cpp:51]   --->   Operation 343 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i18 %add_ln1192_9 to i40" [firmware/myproject.cpp:51]   --->   Operation 344 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i40 %sext_ln1118_6, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 345 'mul' 'r_V_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i10 %outsin_V_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 346 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (1.70ns)   --->   "%mul_ln728_3 = mul i18 138, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 347 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i34 @_ssdm_op_BitConcatenate.i34.i18.i16(i18 %mul_ln728_3, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 348 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i34 %rhs_V_4 to i38" [firmware/myproject.cpp:52]   --->   Operation 349 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i38 %add_ln1192_17, %sext_ln1192_12" [firmware/myproject.cpp:52]   --->   Operation 350 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 351 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i38 -2818572288, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 351 'add' 'ret_V_40' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_40, i32 24, i32 37)" [firmware/myproject.cpp:52]   --->   Operation 352 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i17 %ret_V_19 to i38" [firmware/myproject.cpp:53]   --->   Operation 353 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i24 %ret_V_23 to i38" [firmware/myproject.cpp:53]   --->   Operation 354 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_6 = mul i38 %sext_ln1192_13, %sext_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 355 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 356 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i38 -4076863488, %mul_ln1192_6" [firmware/myproject.cpp:53]   --->   Operation 356 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_46, i32 24, i32 37)" [firmware/myproject.cpp:53]   --->   Operation 357 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i11 %ret_V_48 to i12" [firmware/myproject.cpp:54]   --->   Operation 358 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 359 [1/1] (0.73ns)   --->   "%ret_V_29 = add i12 58, %sext_ln703_11" [firmware/myproject.cpp:54]   --->   Operation 359 'add' 'ret_V_29' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i20 %ret_V_25 to i32" [firmware/myproject.cpp:54]   --->   Operation 360 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i12 %ret_V_29 to i32" [firmware/myproject.cpp:54]   --->   Operation 361 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 362 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i32 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 362 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 363 [1/9] (2.11ns)   --->   "%outsin_V_16 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 363 'call' 'outsin_V_16' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !254"   --->   Operation 364 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !260"   --->   Operation 365 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !266"   --->   Operation 366 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !272"   --->   Operation 367 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !278"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !284"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 370 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 371 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 372 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 373 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/9] (2.11ns)   --->   "%outsin_V_18 = call fastcc i10 @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 374 'call' 'outsin_V_18' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%rhs_V = call i50 @_ssdm_op_BitConcatenate.i50.i10.i40(i10 %outsin_V_18, i40 0)" [firmware/myproject.cpp:50]   --->   Operation 375 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i50 %rhs_V to i54" [firmware/myproject.cpp:50]   --->   Operation 376 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (1.01ns)   --->   "%ret_V_35 = sub i54 %mul_ln700, %sext_ln728_2" [firmware/myproject.cpp:50]   --->   Operation 377 'sub' 'ret_V_35' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_35, i32 40, i32 53)" [firmware/myproject.cpp:50]   --->   Operation 378 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 379 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %r_V_9 to i46" [firmware/myproject.cpp:51]   --->   Operation 380 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i10 %outsin_V_6 to i46" [firmware/myproject.cpp:51]   --->   Operation 381 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (3.38ns)   --->   "%mul_ln1192_3 = mul i46 %sext_ln1192_7, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 382 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.95ns)   --->   "%ret_V_37 = add i46 -932007903232, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 383 'add' 'ret_V_37' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %ret_V_37, i32 32, i32 45)" [firmware/myproject.cpp:51]   --->   Operation 384 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 385 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 386 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 387 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i32 %r_V_24 to i38" [firmware/myproject.cpp:54]   --->   Operation 388 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i10 %outsin_V_16 to i38" [firmware/myproject.cpp:54]   --->   Operation 389 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (3.17ns)   --->   "%mul_ln1192_8 = mul i38 %sext_ln1192_16, %sext_ln1192_15" [firmware/myproject.cpp:54]   --->   Operation 390 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.94ns)   --->   "%ret_V_49 = add i38 -3657433088, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 391 'add' 'ret_V_49' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_49, i32 24, i32 37)" [firmware/myproject.cpp:54]   --->   Operation 392 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 393 'write' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 394 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 000000000000000]
p_Val2_s           (partselect    ) [ 011111111111000]
p_Val2_13          (partselect    ) [ 011100000000000]
sext_ln728         (sext          ) [ 011000000000000]
sext_ln1265        (sext          ) [ 000000000000000]
p_Val2_1           (partselect    ) [ 011111111111000]
sext_ln727         (sext          ) [ 011000000000000]
lhs_V_1            (bitconcatenate) [ 000000000000000]
mul_ln1193         (mul           ) [ 000000000000000]
ret_V_31           (add           ) [ 000000000000000]
trunc_ln           (partselect    ) [ 011111111110000]
p_Val2_4           (partselect    ) [ 011111111111100]
p_Val2_5           (partselect    ) [ 011111111111000]
tmp_6              (partselect    ) [ 000000000000000]
trunc_ln1          (bitconcatenate) [ 000000000000000]
add_ln1192_7       (add           ) [ 000000000000000]
trunc_ln708_5      (partselect    ) [ 011111111110000]
r_V_14             (sext          ) [ 000000000000000]
lhs_V_5            (sext          ) [ 011111111111000]
sub_ln1193         (sub           ) [ 000000000000000]
sext_ln1193_1      (sext          ) [ 000000000000000]
ret_V_39           (mul           ) [ 000000000000000]
ret_V_15           (add           ) [ 011000000000000]
r_V_15             (mul           ) [ 011000000000000]
add_ln1192_30      (add           ) [ 000000000000000]
add_ln1192_28      (add           ) [ 000000000000000]
trunc_ln708_12     (partselect    ) [ 011111111100000]
mul_ln703_1        (mul           ) [ 000000000000000]
ret_V_26           (add           ) [ 011000000000000]
r_V_5              (sext          ) [ 000000000000000]
r_V_6              (mul           ) [ 010100000000000]
sext_ln728_1       (sext          ) [ 010111111111100]
lhs_V_3            (bitconcatenate) [ 000000000000000]
mul_ln1192_5       (mul           ) [ 000000000000000]
add_ln1192_8       (add           ) [ 010100000000000]
ret_V_38           (add           ) [ 000000000000000]
trunc_ln708_7      (partselect    ) [ 010111111111000]
sext_ln1118_12     (sext          ) [ 000000000000000]
mul_ln1118         (mul           ) [ 010100000000000]
add_ln703          (add           ) [ 010111111111000]
sext_ln700_2       (sext          ) [ 000000000000000]
mul_ln700_1        (mul           ) [ 000000000000000]
mul_ln700_2        (mul           ) [ 000000000000000]
shl_ln1            (bitconcatenate) [ 000000000000000]
add_ln700          (add           ) [ 000000000000000]
mul_ln728_4        (mul           ) [ 000000000000000]
rhs_V_5            (bitconcatenate) [ 000000000000000]
ret_V_41           (add           ) [ 000000000000000]
trunc_ln708_s      (partselect    ) [ 010111111111000]
shl_ln1118_3       (bitconcatenate) [ 000000000000000]
sext_ln1118_13     (sext          ) [ 000000000000000]
shl_ln1118_4       (bitconcatenate) [ 000000000000000]
sext_ln1118_14     (sext          ) [ 000000000000000]
r_V_31             (sub           ) [ 000000000000000]
trunc_ln708_11     (partselect    ) [ 010100000000000]
sext_ln1118_15     (sext          ) [ 000000000000000]
mul_ln1118_5       (mul           ) [ 010100000000000]
mul_ln1192_7       (mul           ) [ 000000000000000]
ret_V_47           (add           ) [ 000000000000000]
trunc_ln708_14     (partselect    ) [ 010111111111000]
sext_ln1192        (sext          ) [ 000000000000000]
sext_ln1192_1      (sext          ) [ 000000000000000]
mul_ln1192         (mul           ) [ 000000000000000]
lhs_V_2            (bitconcatenate) [ 000000000000000]
ret_V_32           (add           ) [ 000000000000000]
trunc_ln708_1      (partselect    ) [ 010011111111100]
rhs_V_1            (bitconcatenate) [ 000000000000000]
sub_ln1192         (sub           ) [ 000000000000000]
ret_V_36           (add           ) [ 000000000000000]
trunc_ln708_4      (partselect    ) [ 010011111111000]
r_V_29             (mul           ) [ 000000000000000]
trunc_ln708_8      (partselect    ) [ 010011111111100]
add_ln703_1        (add           ) [ 010011111111100]
sext_ln708         (sext          ) [ 010011111111000]
sext_ln1118_16     (sext          ) [ 000000000000000]
r_V_34             (mul           ) [ 000000000000000]
trunc_ln708_13     (partselect    ) [ 010011111111100]
mul_ln1192_2       (mul           ) [ 010001000000000]
add_ln703_2        (add           ) [ 010001111111110]
sext_ln1192_4      (sext          ) [ 000000000000000]
mul_ln1192_1       (mul           ) [ 000000000000000]
add_ln1192_4       (add           ) [ 000000000000000]
ret_V_34           (add           ) [ 000000000000000]
trunc_ln708_2      (partselect    ) [ 010000111111111]
outsin_V_13        (call          ) [ 010000000011100]
outsin_V           (call          ) [ 010000000001000]
outsin_V_5         (call          ) [ 010000000001000]
lhs_V              (sext          ) [ 000000000000000]
ret_V              (add           ) [ 000000000000000]
r_V                (sext          ) [ 000000000000000]
r_V_1              (mul           ) [ 000000000000000]
sext_ln1118        (sext          ) [ 000000000000000]
trunc_ln1193       (trunc         ) [ 000000000000000]
p_shl              (bitconcatenate) [ 000000000000000]
sub_ln1193_1       (sub           ) [ 000000000000000]
ret_V_1            (add           ) [ 010000000000100]
r_V_2              (sext          ) [ 000000000000000]
r_V_25             (mul           ) [ 000000000000000]
ret_V_3            (add           ) [ 010000000000100]
outsin_V_19        (call          ) [ 010000000000100]
outsin_V_20        (call          ) [ 010000000000100]
sext_ln1118_3      (sext          ) [ 000000000000000]
r_V_26             (bitconcatenate) [ 000000000000000]
sext_ln1118_4      (sext          ) [ 000000000000000]
sext_ln703_2       (sext          ) [ 000000000000000]
mul_ln703          (mul           ) [ 000000000000000]
sext_ln703_3       (sext          ) [ 000000000000000]
add_ln1192_12      (add           ) [ 000000000000000]
sext_ln1192_5      (sext          ) [ 000000000000000]
add_ln1192_9       (add           ) [ 010000000000110]
outsin_V_6         (call          ) [ 010000000000111]
sext_ln1118_7      (sext          ) [ 000000000000000]
r_V_10             (mul           ) [ 010000000000100]
shl_ln             (bitconcatenate) [ 000000000000000]
sext_ln1118_8      (sext          ) [ 000000000000000]
r_V_27             (sub           ) [ 000000000000000]
outsin_V_7         (call          ) [ 000000000000000]
shl_ln1118_1       (bitconcatenate) [ 000000000000000]
sext_ln1118_9      (sext          ) [ 000000000000000]
shl_ln1118_2       (bitconcatenate) [ 000000000000000]
sext_ln1118_10     (sext          ) [ 000000000000000]
r_V_28             (sub           ) [ 000000000000000]
sext_ln703_4       (sext          ) [ 000000000000000]
ret_V_13           (add           ) [ 010000000000100]
mul_ln728          (mul           ) [ 010000000000100]
outsin_V_9         (call          ) [ 010000000000100]
outsin_V_10        (call          ) [ 010000000000100]
rhs_V_6            (sext          ) [ 000000000000000]
ret_V_43           (add           ) [ 010000000000100]
outsin_V_22        (call          ) [ 010000000000100]
outsin_V_24        (call          ) [ 010000000000100]
sext_ln1116        (sext          ) [ 000000000000000]
sext_ln1118_1      (sext          ) [ 000000000000000]
r_V_4              (mul           ) [ 010000000000010]
outsin_V_17        (call          ) [ 000000000000000]
sext_ln1192_2      (sext          ) [ 000000000000000]
sext_ln1192_3      (sext          ) [ 000000000000000]
ret_V_33           (sub           ) [ 000000000000000]
add_ln1192         (add           ) [ 010000000000010]
sext_ln703         (sext          ) [ 000000000000000]
ret_V_8            (add           ) [ 000000000000000]
sext_ln703_1       (sext          ) [ 000000000000000]
ret_V_10           (add           ) [ 000000000000000]
sext_ln1116_2      (sext          ) [ 000000000000000]
sext_ln1118_2      (sext          ) [ 000000000000000]
r_V_7              (mul           ) [ 010000000000010]
sext_ln1192_8      (sext          ) [ 000000000000000]
sext_ln1192_9      (sext          ) [ 000000000000000]
mul_ln1192_4       (mul           ) [ 000000000000000]
lhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_10     (sext          ) [ 000000000000000]
sub_ln1192_1       (sub           ) [ 000000000000000]
mul_ln728_1        (mul           ) [ 000000000000000]
rhs_V_2            (bitconcatenate) [ 000000000000000]
add_ln1192_16      (add           ) [ 000000000000000]
sext_ln728_3       (sext          ) [ 000000000000000]
mul_ln728_2        (mul           ) [ 000000000000000]
rhs_V_3            (bitconcatenate) [ 000000000000000]
sext_ln1192_11     (sext          ) [ 000000000000000]
add_ln1192_17      (add           ) [ 010000000000010]
outsin_V_8         (call          ) [ 010000000000010]
sext_ln1116_5      (sext          ) [ 000000000000000]
sext_ln1192_17     (sext          ) [ 000000000000000]
add_ln1192_22      (add           ) [ 000000000000000]
sext_ln1192_18     (sext          ) [ 000000000000000]
ret_V_42           (mul           ) [ 000000000000000]
ret_V_19           (add           ) [ 010000000000010]
r_V_16             (sext          ) [ 000000000000000]
r_V_30             (mul           ) [ 000000000000000]
lhs_V_6            (bitconcatenate) [ 000000000000000]
sext_ln728_5       (sext          ) [ 000000000000000]
rhs_V_7            (sext          ) [ 000000000000000]
ret_V_44           (add           ) [ 000000000000000]
outsin_V_21        (call          ) [ 000000000000000]
rhs_V_8            (bitconcatenate) [ 000000000000000]
sext_ln728_6       (sext          ) [ 000000000000000]
ret_V_45           (add           ) [ 000000000000000]
ret_V_23           (add           ) [ 010000000000010]
r_V_19             (sext          ) [ 000000000000000]
r_V_32             (sub           ) [ 000000000000000]
r_V_21             (sext          ) [ 000000000000000]
r_V_33             (mul           ) [ 000000000000000]
lhs_V_7            (bitconcatenate) [ 000000000000000]
sext_ln728_7       (sext          ) [ 000000000000000]
ret_V_25           (add           ) [ 010000000000010]
outsin_V_23        (call          ) [ 000000000000000]
lhs_V_8            (sext          ) [ 000000000000000]
rhs_V_9            (sext          ) [ 000000000000000]
ret_V_48           (sub           ) [ 010000000000010]
sext_ln700         (sext          ) [ 000000000000000]
sext_ln700_1       (sext          ) [ 000000000000000]
mul_ln700          (mul           ) [ 010000000000001]
sext_ln1118_5      (sext          ) [ 000000000000000]
sext_ln1118_6      (sext          ) [ 000000000000000]
r_V_9              (mul           ) [ 010000000000001]
sext_ln728_4       (sext          ) [ 000000000000000]
mul_ln728_3        (mul           ) [ 000000000000000]
rhs_V_4            (bitconcatenate) [ 000000000000000]
sext_ln1192_12     (sext          ) [ 000000000000000]
add_ln1192_19      (add           ) [ 000000000000000]
ret_V_40           (add           ) [ 000000000000000]
trunc_ln708_9      (partselect    ) [ 010000000000001]
sext_ln1192_13     (sext          ) [ 000000000000000]
sext_ln1192_14     (sext          ) [ 000000000000000]
mul_ln1192_6       (mul           ) [ 000000000000000]
ret_V_46           (add           ) [ 000000000000000]
trunc_ln708_10     (partselect    ) [ 010000000000001]
sext_ln703_11      (sext          ) [ 000000000000000]
ret_V_29           (add           ) [ 000000000000000]
sext_ln1118_17     (sext          ) [ 000000000000000]
sext_ln1118_18     (sext          ) [ 000000000000000]
r_V_24             (mul           ) [ 010000000000001]
outsin_V_16        (call          ) [ 010000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 000000000000000]
specinterface_ln0  (specinterface ) [ 000000000000000]
specinterface_ln32 (specinterface ) [ 000000000000000]
specpipeline_ln33  (specpipeline  ) [ 000000000000000]
outsin_V_18        (call          ) [ 000000000000000]
rhs_V              (bitconcatenate) [ 000000000000000]
sext_ln728_2       (sext          ) [ 000000000000000]
ret_V_35           (sub           ) [ 000000000000000]
trunc_ln708_3      (partselect    ) [ 000000000000000]
write_ln50         (write         ) [ 000000000000000]
sext_ln1192_6      (sext          ) [ 000000000000000]
sext_ln1192_7      (sext          ) [ 000000000000000]
mul_ln1192_3       (mul           ) [ 000000000000000]
ret_V_37           (add           ) [ 000000000000000]
trunc_ln708_6      (partselect    ) [ 000000000000000]
write_ln51         (write         ) [ 000000000000000]
write_ln52         (write         ) [ 000000000000000]
write_ln53         (write         ) [ 000000000000000]
sext_ln1192_15     (sext          ) [ 000000000000000]
sext_ln1192_16     (sext          ) [ 000000000000000]
mul_ln1192_8       (mul           ) [ 000000000000000]
ret_V_49           (add           ) [ 000000000000000]
trunc_ln708_15     (partselect    ) [ 000000000000000]
write_ln54         (write         ) [ 000000000000000]
ret_ln56           (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<14, 6>"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i14.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i28.i5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i21.i16"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i22.i16"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i10.i40"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="x_V_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="224" slack="0"/>
<pin id="234" dir="0" index="1" bw="224" slack="0"/>
<pin id="235" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln50_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="14" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/14 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_ln51_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="14" slack="0"/>
<pin id="248" dir="0" index="2" bw="14" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln52_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="14" slack="0"/>
<pin id="255" dir="0" index="2" bw="14" slack="1"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln53_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="14" slack="0"/>
<pin id="262" dir="0" index="2" bw="14" slack="1"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln54_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="14" slack="0"/>
<pin id="269" dir="0" index="2" bw="14" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_generic_sincos_14_6_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="0"/>
<pin id="275" dir="0" index="1" bw="14" slack="0"/>
<pin id="276" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_generic_sincos_14_6_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="14" slack="1"/>
<pin id="281" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_generic_sincos_14_6_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="14" slack="1"/>
<pin id="286" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_generic_sincos_14_6_s_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="14" slack="2"/>
<pin id="291" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_generic_sincos_14_6_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="0" index="1" bw="14" slack="0"/>
<pin id="296" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_generic_sincos_14_6_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="14" slack="2"/>
<pin id="301" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_generic_sincos_14_6_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="14" slack="1"/>
<pin id="306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_generic_sincos_14_6_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="0" index="1" bw="14" slack="1"/>
<pin id="311" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_generic_sincos_14_6_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="1"/>
<pin id="316" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_10/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_generic_sincos_14_6_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="13" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_generic_sincos_14_6_s_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="14" slack="1"/>
<pin id="326" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_24/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_generic_sincos_14_6_s_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="1"/>
<pin id="331" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_generic_sincos_14_6_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="0" index="1" bw="14" slack="1"/>
<pin id="336" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_generic_sincos_14_6_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="14" slack="1"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_generic_sincos_14_6_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="14" slack="1"/>
<pin id="346" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_generic_sincos_14_6_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="14" slack="1"/>
<pin id="351" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_generic_sincos_14_6_s_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="0"/>
<pin id="355" dir="0" index="1" bw="14" slack="1"/>
<pin id="356" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Val2_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="0" index="1" bw="224" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Val2_13_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="14" slack="0"/>
<pin id="370" dir="0" index="1" bw="224" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln728_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1265_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Val2_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="0"/>
<pin id="388" dir="0" index="1" bw="224" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="0" index="3" bw="9" slack="0"/>
<pin id="391" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln727_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="lhs_V_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="22" slack="0"/>
<pin id="402" dir="0" index="1" bw="14" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="0"/>
<pin id="410" dir="0" index="1" bw="22" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="14" slack="0"/>
<pin id="419" dir="0" index="1" bw="224" slack="0"/>
<pin id="420" dir="0" index="2" bw="7" slack="0"/>
<pin id="421" dir="0" index="3" bw="8" slack="0"/>
<pin id="422" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Val2_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="0" index="1" bw="224" slack="0"/>
<pin id="430" dir="0" index="2" bw="9" slack="0"/>
<pin id="431" dir="0" index="3" bw="9" slack="0"/>
<pin id="432" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="13" slack="0"/>
<pin id="439" dir="0" index="1" bw="224" slack="0"/>
<pin id="440" dir="0" index="2" bw="7" slack="0"/>
<pin id="441" dir="0" index="3" bw="7" slack="0"/>
<pin id="442" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="trunc_ln1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="22" slack="0"/>
<pin id="449" dir="0" index="1" bw="13" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln1192_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="15" slack="0"/>
<pin id="457" dir="0" index="1" bw="22" slack="0"/>
<pin id="458" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln708_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="14" slack="0"/>
<pin id="463" dir="0" index="1" bw="22" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="r_V_14_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="lhs_V_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="14" slack="0"/>
<pin id="477" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1192_30_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="18" slack="0"/>
<pin id="481" dir="0" index="1" bw="22" slack="0"/>
<pin id="482" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln1192_28_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="22" slack="0"/>
<pin id="487" dir="0" index="1" bw="22" slack="0"/>
<pin id="488" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln708_12_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="14" slack="0"/>
<pin id="493" dir="0" index="1" bw="22" slack="0"/>
<pin id="494" dir="0" index="2" bw="5" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="r_V_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="14" slack="1"/>
<pin id="504" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln728_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="lhs_V_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="22" slack="0"/>
<pin id="510" dir="0" index="1" bw="14" slack="1"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln1192_8_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="22" slack="0"/>
<pin id="517" dir="0" index="1" bw="22" slack="0"/>
<pin id="518" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="ret_V_38_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="18" slack="0"/>
<pin id="522" dir="0" index="1" bw="22" slack="0"/>
<pin id="523" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln708_7_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="0" index="1" bw="22" slack="0"/>
<pin id="528" dir="0" index="2" bw="5" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln1118_12_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="23" slack="1"/>
<pin id="537" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="mul_ln1118_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="23" slack="0"/>
<pin id="540" dir="0" index="1" bw="23" slack="0"/>
<pin id="541" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln703_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="9" slack="0"/>
<pin id="546" dir="0" index="1" bw="14" slack="1"/>
<pin id="547" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln700_2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="28" slack="1"/>
<pin id="551" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="30" slack="0"/>
<pin id="554" dir="0" index="1" bw="22" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln700_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="30" slack="0"/>
<pin id="561" dir="0" index="1" bw="30" slack="0"/>
<pin id="562" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="rhs_V_5_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="30" slack="0"/>
<pin id="566" dir="0" index="1" bw="22" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="ret_V_41_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="30" slack="0"/>
<pin id="573" dir="0" index="1" bw="30" slack="0"/>
<pin id="574" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln708_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="0" index="1" bw="30" slack="0"/>
<pin id="580" dir="0" index="2" bw="6" slack="0"/>
<pin id="581" dir="0" index="3" bw="6" slack="0"/>
<pin id="582" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="shl_ln1118_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="20" slack="0"/>
<pin id="589" dir="0" index="1" bw="14" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln1118_13_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="20" slack="0"/>
<pin id="596" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="shl_ln1118_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="14" slack="1"/>
<pin id="601" dir="0" index="2" bw="1" slack="0"/>
<pin id="602" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln1118_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="r_V_31_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="20" slack="0"/>
<pin id="611" dir="0" index="1" bw="16" slack="0"/>
<pin id="612" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="trunc_ln708_11_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="0"/>
<pin id="617" dir="0" index="1" bw="21" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="0" index="3" bw="6" slack="0"/>
<pin id="620" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln1118_15_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="22" slack="1"/>
<pin id="627" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="mul_ln1118_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="22" slack="0"/>
<pin id="630" dir="0" index="1" bw="22" slack="0"/>
<pin id="631" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln708_14_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="14" slack="0"/>
<pin id="636" dir="0" index="1" bw="22" slack="0"/>
<pin id="637" dir="0" index="2" bw="5" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln1192_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="14" slack="2"/>
<pin id="645" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln1192_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="28" slack="1"/>
<pin id="648" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="lhs_V_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="30" slack="0"/>
<pin id="651" dir="0" index="1" bw="14" slack="2"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="ret_V_32_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="30" slack="0"/>
<pin id="658" dir="0" index="1" bw="30" slack="0"/>
<pin id="659" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln708_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="14" slack="0"/>
<pin id="663" dir="0" index="1" bw="30" slack="0"/>
<pin id="664" dir="0" index="2" bw="6" slack="0"/>
<pin id="665" dir="0" index="3" bw="6" slack="0"/>
<pin id="666" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="rhs_V_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="22" slack="0"/>
<pin id="673" dir="0" index="1" bw="14" slack="2"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sub_ln1192_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="22" slack="1"/>
<pin id="680" dir="0" index="1" bw="22" slack="0"/>
<pin id="681" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="ret_V_36_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="0"/>
<pin id="685" dir="0" index="1" bw="22" slack="0"/>
<pin id="686" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln708_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="14" slack="0"/>
<pin id="691" dir="0" index="1" bw="22" slack="0"/>
<pin id="692" dir="0" index="2" bw="5" slack="0"/>
<pin id="693" dir="0" index="3" bw="6" slack="0"/>
<pin id="694" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="r_V_29_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="11" slack="0"/>
<pin id="702" dir="0" index="1" bw="46" slack="1"/>
<pin id="703" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln708_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="0" index="1" bw="46" slack="0"/>
<pin id="708" dir="0" index="2" bw="7" slack="0"/>
<pin id="709" dir="0" index="3" bw="7" slack="0"/>
<pin id="710" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln703_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="2"/>
<pin id="717" dir="0" index="1" bw="14" slack="2"/>
<pin id="718" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln708_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="1"/>
<pin id="721" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sext_ln1118_16_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="44" slack="1"/>
<pin id="725" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="r_V_34_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="12" slack="0"/>
<pin id="728" dir="0" index="1" bw="44" slack="0"/>
<pin id="729" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="trunc_ln708_13_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="0"/>
<pin id="734" dir="0" index="1" bw="46" slack="0"/>
<pin id="735" dir="0" index="2" bw="7" slack="0"/>
<pin id="736" dir="0" index="3" bw="7" slack="0"/>
<pin id="737" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln703_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="0"/>
<pin id="744" dir="0" index="1" bw="14" slack="3"/>
<pin id="745" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln1192_4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="14" slack="4"/>
<pin id="749" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="ret_V_34_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="17" slack="0"/>
<pin id="752" dir="0" index="1" bw="22" slack="0"/>
<pin id="753" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln708_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="0"/>
<pin id="757" dir="0" index="1" bw="22" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="0" index="3" bw="6" slack="0"/>
<pin id="760" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="lhs_V_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="14" slack="10"/>
<pin id="767" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sext_ln1118_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="30" slack="0"/>
<pin id="770" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="trunc_ln1193_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="30" slack="0"/>
<pin id="773" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/11 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_shl_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="33" slack="0"/>
<pin id="776" dir="0" index="1" bw="28" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sub_ln1193_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="30" slack="0"/>
<pin id="784" dir="0" index="1" bw="33" slack="0"/>
<pin id="785" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/11 "/>
</bind>
</comp>

<comp id="788" class="1004" name="ret_V_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="24" slack="0"/>
<pin id="790" dir="0" index="1" bw="33" slack="0"/>
<pin id="791" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="r_V_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="1"/>
<pin id="796" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/11 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln1118_3_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="14" slack="10"/>
<pin id="799" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="r_V_26_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="17" slack="0"/>
<pin id="802" dir="0" index="1" bw="14" slack="10"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_26/11 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sext_ln1118_4_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="17" slack="0"/>
<pin id="809" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/11 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sext_ln703_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="10" slack="1"/>
<pin id="813" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln703_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="17" slack="0"/>
<pin id="816" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/11 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1192_5_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="17" slack="0"/>
<pin id="820" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/11 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln1192_9_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="17" slack="0"/>
<pin id="823" dir="0" index="1" bw="17" slack="0"/>
<pin id="824" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/11 "/>
</bind>
</comp>

<comp id="827" class="1004" name="sext_ln1118_7_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="14" slack="10"/>
<pin id="829" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/11 "/>
</bind>
</comp>

<comp id="830" class="1004" name="shl_ln_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="19" slack="0"/>
<pin id="832" dir="0" index="1" bw="14" slack="10"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sext_ln1118_8_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="19" slack="0"/>
<pin id="839" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/11 "/>
</bind>
</comp>

<comp id="841" class="1004" name="r_V_27_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="19" slack="0"/>
<pin id="843" dir="0" index="1" bw="17" slack="0"/>
<pin id="844" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_27/11 "/>
</bind>
</comp>

<comp id="847" class="1004" name="shl_ln1118_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="15" slack="0"/>
<pin id="849" dir="0" index="1" bw="10" slack="0"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sext_ln1118_9_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="15" slack="0"/>
<pin id="857" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/11 "/>
</bind>
</comp>

<comp id="859" class="1004" name="shl_ln1118_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="13" slack="0"/>
<pin id="861" dir="0" index="1" bw="10" slack="0"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/11 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln1118_10_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="13" slack="0"/>
<pin id="869" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/11 "/>
</bind>
</comp>

<comp id="871" class="1004" name="r_V_28_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="15" slack="0"/>
<pin id="873" dir="0" index="1" bw="13" slack="0"/>
<pin id="874" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_28/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln703_4_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="16" slack="0"/>
<pin id="879" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="ret_V_13_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="0"/>
<pin id="883" dir="0" index="1" bw="20" slack="0"/>
<pin id="884" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="rhs_V_6_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="14" slack="10"/>
<pin id="889" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/11 "/>
</bind>
</comp>

<comp id="890" class="1004" name="ret_V_43_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="14" slack="10"/>
<pin id="892" dir="0" index="1" bw="14" slack="0"/>
<pin id="893" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="sext_ln1116_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="33" slack="1"/>
<pin id="897" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="sext_ln1118_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="20" slack="1"/>
<pin id="900" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/12 "/>
</bind>
</comp>

<comp id="901" class="1004" name="r_V_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="20" slack="0"/>
<pin id="903" dir="0" index="1" bw="33" slack="0"/>
<pin id="904" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln1192_2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="14" slack="11"/>
<pin id="909" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/12 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln1192_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="0"/>
<pin id="912" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/12 "/>
</bind>
</comp>

<comp id="914" class="1004" name="ret_V_33_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="0"/>
<pin id="917" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln1192_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="11" slack="0"/>
<pin id="922" dir="0" index="1" bw="15" slack="0"/>
<pin id="923" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln703_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="1"/>
<pin id="928" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="sext_ln703_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="1"/>
<pin id="931" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/12 "/>
</bind>
</comp>

<comp id="932" class="1004" name="ret_V_10_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="9" slack="0"/>
<pin id="934" dir="0" index="1" bw="10" slack="0"/>
<pin id="935" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="sext_ln1118_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="11" slack="0"/>
<pin id="940" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln1192_8_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="23" slack="1"/>
<pin id="944" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln1192_9_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="20" slack="1"/>
<pin id="947" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/12 "/>
</bind>
</comp>

<comp id="948" class="1004" name="mul_ln1192_4_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="23" slack="0"/>
<pin id="950" dir="0" index="1" bw="20" slack="0"/>
<pin id="951" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/12 "/>
</bind>
</comp>

<comp id="954" class="1004" name="lhs_V_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="37" slack="0"/>
<pin id="956" dir="0" index="1" bw="21" slack="1"/>
<pin id="957" dir="0" index="2" bw="1" slack="0"/>
<pin id="958" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln1192_10_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="37" slack="0"/>
<pin id="963" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sub_ln1192_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="37" slack="0"/>
<pin id="967" dir="0" index="1" bw="38" slack="0"/>
<pin id="968" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="rhs_V_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="38" slack="0"/>
<pin id="973" dir="0" index="1" bw="22" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/12 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_ln1192_16_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="38" slack="0"/>
<pin id="980" dir="0" index="1" bw="38" slack="0"/>
<pin id="981" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/12 "/>
</bind>
</comp>

<comp id="984" class="1004" name="sext_ln728_3_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="1"/>
<pin id="986" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/12 "/>
</bind>
</comp>

<comp id="987" class="1004" name="mul_ln728_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="0"/>
<pin id="989" dir="0" index="1" bw="10" slack="0"/>
<pin id="990" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="rhs_V_3_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="34" slack="0"/>
<pin id="995" dir="0" index="1" bw="18" slack="0"/>
<pin id="996" dir="0" index="2" bw="1" slack="0"/>
<pin id="997" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln1192_11_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="34" slack="0"/>
<pin id="1003" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/12 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln1192_17_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="38" slack="0"/>
<pin id="1007" dir="0" index="1" bw="34" slack="0"/>
<pin id="1008" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln1116_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="1"/>
<pin id="1013" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/12 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sext_ln1192_17_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="10" slack="1"/>
<pin id="1016" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="r_V_16_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="1"/>
<pin id="1019" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="lhs_V_6_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="23" slack="0"/>
<pin id="1022" dir="0" index="1" bw="15" slack="1"/>
<pin id="1023" dir="0" index="2" bw="1" slack="0"/>
<pin id="1024" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/12 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln728_5_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="23" slack="0"/>
<pin id="1029" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/12 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="rhs_V_8_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="18" slack="0"/>
<pin id="1033" dir="0" index="1" bw="10" slack="0"/>
<pin id="1034" dir="0" index="2" bw="1" slack="0"/>
<pin id="1035" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/12 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sext_ln728_6_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="18" slack="0"/>
<pin id="1041" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_6/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="ret_V_45_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="24" slack="0"/>
<pin id="1045" dir="0" index="1" bw="18" slack="0"/>
<pin id="1046" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="ret_V_23_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="19" slack="0"/>
<pin id="1050" dir="0" index="1" bw="24" slack="0"/>
<pin id="1051" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/12 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="r_V_19_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="1"/>
<pin id="1056" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_19/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="r_V_32_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="10" slack="0"/>
<pin id="1060" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_32/12 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="r_V_21_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="10" slack="3"/>
<pin id="1065" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="lhs_V_7_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="19" slack="0"/>
<pin id="1068" dir="0" index="1" bw="11" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln728_7_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="19" slack="0"/>
<pin id="1076" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="lhs_V_8_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="10" slack="0"/>
<pin id="1080" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="rhs_V_9_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="1"/>
<pin id="1084" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="ret_V_48_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="10" slack="0"/>
<pin id="1088" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_48/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln700_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="51" slack="1"/>
<pin id="1093" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/13 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln700_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="15" slack="1"/>
<pin id="1096" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/13 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="mul_ln700_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="15" slack="0"/>
<pin id="1099" dir="0" index="1" bw="51" slack="0"/>
<pin id="1100" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/13 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sext_ln1118_5_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="22" slack="1"/>
<pin id="1105" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/13 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sext_ln1118_6_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="18" slack="2"/>
<pin id="1108" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/13 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sext_ln728_4_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="1"/>
<pin id="1111" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/13 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="mul_ln728_3_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="9" slack="0"/>
<pin id="1114" dir="0" index="1" bw="10" slack="0"/>
<pin id="1115" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/13 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="rhs_V_4_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="34" slack="0"/>
<pin id="1120" dir="0" index="1" bw="18" slack="0"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/13 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1192_12_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="34" slack="0"/>
<pin id="1128" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/13 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln1192_19_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="38" slack="1"/>
<pin id="1132" dir="0" index="1" bw="34" slack="0"/>
<pin id="1133" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/13 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="ret_V_40_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="33" slack="0"/>
<pin id="1137" dir="0" index="1" bw="38" slack="0"/>
<pin id="1138" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/13 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="trunc_ln708_9_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="14" slack="0"/>
<pin id="1143" dir="0" index="1" bw="38" slack="0"/>
<pin id="1144" dir="0" index="2" bw="6" slack="0"/>
<pin id="1145" dir="0" index="3" bw="7" slack="0"/>
<pin id="1146" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/13 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="sext_ln1192_13_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="17" slack="1"/>
<pin id="1153" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/13 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sext_ln1192_14_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="24" slack="1"/>
<pin id="1156" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/13 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="trunc_ln708_10_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="14" slack="0"/>
<pin id="1159" dir="0" index="1" bw="38" slack="0"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="0" index="3" bw="7" slack="0"/>
<pin id="1162" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/13 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="sext_ln703_11_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="11" slack="1"/>
<pin id="1168" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/13 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="ret_V_29_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="7" slack="0"/>
<pin id="1171" dir="0" index="1" bw="11" slack="0"/>
<pin id="1172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/13 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sext_ln1118_17_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="20" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/13 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln1118_18_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="12" slack="0"/>
<pin id="1180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/13 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="rhs_V_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="50" slack="0"/>
<pin id="1184" dir="0" index="1" bw="10" slack="0"/>
<pin id="1185" dir="0" index="2" bw="1" slack="0"/>
<pin id="1186" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/14 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="sext_ln728_2_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="50" slack="0"/>
<pin id="1192" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/14 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="ret_V_35_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="54" slack="1"/>
<pin id="1196" dir="0" index="1" bw="50" slack="0"/>
<pin id="1197" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/14 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="trunc_ln708_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="14" slack="0"/>
<pin id="1201" dir="0" index="1" bw="54" slack="0"/>
<pin id="1202" dir="0" index="2" bw="7" slack="0"/>
<pin id="1203" dir="0" index="3" bw="7" slack="0"/>
<pin id="1204" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/14 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="sext_ln1192_6_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="40" slack="1"/>
<pin id="1212" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/14 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="sext_ln1192_7_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="10" slack="3"/>
<pin id="1215" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/14 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="mul_ln1192_3_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="10" slack="0"/>
<pin id="1218" dir="0" index="1" bw="40" slack="0"/>
<pin id="1219" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/14 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="ret_V_37_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="41" slack="0"/>
<pin id="1224" dir="0" index="1" bw="46" slack="0"/>
<pin id="1225" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_37/14 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="trunc_ln708_6_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="14" slack="0"/>
<pin id="1230" dir="0" index="1" bw="46" slack="0"/>
<pin id="1231" dir="0" index="2" bw="7" slack="0"/>
<pin id="1232" dir="0" index="3" bw="7" slack="0"/>
<pin id="1233" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/14 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="sext_ln1192_15_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/14 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1192_16_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="10" slack="1"/>
<pin id="1244" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/14 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="mul_ln1192_8_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="10" slack="0"/>
<pin id="1247" dir="0" index="1" bw="32" slack="0"/>
<pin id="1248" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/14 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="ret_V_49_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="33" slack="0"/>
<pin id="1253" dir="0" index="1" bw="38" slack="0"/>
<pin id="1254" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_49/14 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="trunc_ln708_15_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="14" slack="0"/>
<pin id="1259" dir="0" index="1" bw="38" slack="0"/>
<pin id="1260" dir="0" index="2" bw="6" slack="0"/>
<pin id="1261" dir="0" index="3" bw="7" slack="0"/>
<pin id="1262" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/14 "/>
</bind>
</comp>

<comp id="1268" class="1007" name="grp_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="22" slack="0"/>
<pin id="1270" dir="0" index="1" bw="14" slack="0"/>
<pin id="1271" dir="0" index="2" bw="22" slack="0"/>
<pin id="1272" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/1 ret_V_31/1 "/>
</bind>
</comp>

<comp id="1277" class="1007" name="grp_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="14" slack="0"/>
<pin id="1279" dir="0" index="1" bw="14" slack="0"/>
<pin id="1280" dir="0" index="2" bw="23" slack="0"/>
<pin id="1281" dir="0" index="3" bw="23" slack="0"/>
<pin id="1282" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193/1 sext_ln1193_1/1 ret_V_39/1 ret_V_15/1 "/>
</bind>
</comp>

<comp id="1287" class="1007" name="r_V_15_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="14" slack="0"/>
<pin id="1289" dir="0" index="1" bw="14" slack="0"/>
<pin id="1290" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="1293" class="1007" name="grp_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="22" slack="0"/>
<pin id="1295" dir="0" index="1" bw="14" slack="0"/>
<pin id="1296" dir="0" index="2" bw="22" slack="0"/>
<pin id="1297" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_26/1 "/>
</bind>
</comp>

<comp id="1301" class="1007" name="r_V_6_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="14" slack="0"/>
<pin id="1303" dir="0" index="1" bw="14" slack="0"/>
<pin id="1304" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/2 "/>
</bind>
</comp>

<comp id="1307" class="1007" name="mul_ln1192_5_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="14" slack="0"/>
<pin id="1309" dir="0" index="1" bw="14" slack="0"/>
<pin id="1310" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/2 "/>
</bind>
</comp>

<comp id="1315" class="1007" name="mul_ln700_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="30" slack="0"/>
<pin id="1317" dir="0" index="1" bw="28" slack="0"/>
<pin id="1318" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/2 "/>
</bind>
</comp>

<comp id="1322" class="1007" name="mul_ln700_2_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="22" slack="0"/>
<pin id="1324" dir="0" index="1" bw="14" slack="1"/>
<pin id="1325" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="1328" class="1007" name="mul_ln728_4_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="22" slack="0"/>
<pin id="1330" dir="0" index="1" bw="14" slack="1"/>
<pin id="1331" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1334" class="1007" name="grp_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="14" slack="1"/>
<pin id="1336" dir="0" index="1" bw="14" slack="1"/>
<pin id="1337" dir="0" index="2" bw="22" slack="0"/>
<pin id="1338" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/2 ret_V_47/2 "/>
</bind>
</comp>

<comp id="1341" class="1007" name="mul_ln1192_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="14" slack="0"/>
<pin id="1343" dir="0" index="1" bw="28" slack="0"/>
<pin id="1344" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="mul_ln1192_2_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="22" slack="0"/>
<pin id="1350" dir="0" index="1" bw="14" slack="2"/>
<pin id="1351" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/4 "/>
</bind>
</comp>

<comp id="1353" class="1007" name="grp_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="22" slack="0"/>
<pin id="1355" dir="0" index="1" bw="14" slack="0"/>
<pin id="1356" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1357" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1361" class="1007" name="grp_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="15" slack="0"/>
<pin id="1363" dir="0" index="1" bw="14" slack="0"/>
<pin id="1364" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/11 r_V/11 r_V_1/11 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="grp_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="10" slack="0"/>
<pin id="1371" dir="0" index="1" bw="10" slack="0"/>
<pin id="1372" dir="0" index="2" bw="20" slack="0"/>
<pin id="1373" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_25/11 ret_V_3/11 "/>
</bind>
</comp>

<comp id="1377" class="1007" name="grp_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="17" slack="0"/>
<pin id="1379" dir="0" index="1" bw="10" slack="0"/>
<pin id="1380" dir="0" index="2" bw="17" slack="0"/>
<pin id="1381" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/11 add_ln1192_12/11 "/>
</bind>
</comp>

<comp id="1386" class="1007" name="r_V_10_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="23" slack="0"/>
<pin id="1388" dir="0" index="1" bw="14" slack="0"/>
<pin id="1389" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/11 "/>
</bind>
</comp>

<comp id="1392" class="1007" name="mul_ln728_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="21" slack="0"/>
<pin id="1394" dir="0" index="1" bw="14" slack="0"/>
<pin id="1395" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/11 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="grp_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="11" slack="0"/>
<pin id="1400" dir="0" index="1" bw="10" slack="0"/>
<pin id="1401" dir="0" index="2" bw="11" slack="0"/>
<pin id="1402" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/12 sext_ln1116_2/12 r_V_7/12 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="mul_ln728_1_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="22" slack="0"/>
<pin id="1408" dir="0" index="1" bw="14" slack="10"/>
<pin id="1409" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/12 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="10" slack="0"/>
<pin id="1414" dir="0" index="1" bw="10" slack="0"/>
<pin id="1415" dir="0" index="2" bw="17" slack="0"/>
<pin id="1416" dir="0" index="3" bw="17" slack="0"/>
<pin id="1417" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/12 sext_ln1192_18/12 ret_V_42/12 ret_V_19/12 "/>
</bind>
</comp>

<comp id="1422" class="1007" name="grp_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="0"/>
<pin id="1424" dir="0" index="1" bw="10" slack="0"/>
<pin id="1425" dir="0" index="2" bw="23" slack="0"/>
<pin id="1426" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_30/12 rhs_V_7/12 ret_V_44/12 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="grp_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="0"/>
<pin id="1433" dir="0" index="1" bw="10" slack="0"/>
<pin id="1434" dir="0" index="2" bw="19" slack="0"/>
<pin id="1435" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_33/12 ret_V_25/12 "/>
</bind>
</comp>

<comp id="1439" class="1007" name="r_V_9_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="18" slack="0"/>
<pin id="1441" dir="0" index="1" bw="22" slack="0"/>
<pin id="1442" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/13 "/>
</bind>
</comp>

<comp id="1445" class="1007" name="grp_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="17" slack="0"/>
<pin id="1447" dir="0" index="1" bw="24" slack="0"/>
<pin id="1448" dir="0" index="2" bw="38" slack="0"/>
<pin id="1449" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/13 ret_V_46/13 "/>
</bind>
</comp>

<comp id="1454" class="1007" name="r_V_24_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="12" slack="0"/>
<pin id="1456" dir="0" index="1" bw="20" slack="0"/>
<pin id="1457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/13 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="p_Val2_s_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="14" slack="1"/>
<pin id="1462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1468" class="1005" name="p_Val2_13_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="14" slack="1"/>
<pin id="1470" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="sext_ln728_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="22" slack="1"/>
<pin id="1477" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="p_Val2_1_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="14" slack="2"/>
<pin id="1484" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="sext_ln727_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="22" slack="1"/>
<pin id="1491" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="trunc_ln_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="14" slack="1"/>
<pin id="1496" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1499" class="1005" name="p_Val2_4_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="14" slack="1"/>
<pin id="1501" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="p_Val2_5_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="14" slack="1"/>
<pin id="1507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="trunc_ln708_5_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="14" slack="1"/>
<pin id="1521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="lhs_V_5_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="15" slack="10"/>
<pin id="1526" dir="1" index="1" bw="15" slack="10"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="ret_V_15_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="23" slack="1"/>
<pin id="1531" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_15 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="r_V_15_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="28" slack="1"/>
<pin id="1536" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="trunc_ln708_12_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="14" slack="1"/>
<pin id="1541" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="ret_V_26_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="22" slack="1"/>
<pin id="1546" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="r_V_6_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="28" slack="1"/>
<pin id="1551" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="sext_ln728_1_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="22" slack="2"/>
<pin id="1556" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="add_ln1192_8_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="22" slack="1"/>
<pin id="1562" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_8 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="trunc_ln708_7_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="14" slack="1"/>
<pin id="1567" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="mul_ln1118_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="46" slack="1"/>
<pin id="1572" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="add_ln703_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="14" slack="1"/>
<pin id="1577" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="trunc_ln708_s_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="14" slack="1"/>
<pin id="1582" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1585" class="1005" name="trunc_ln708_11_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="13" slack="1"/>
<pin id="1587" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="mul_ln1118_5_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="44" slack="1"/>
<pin id="1592" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="trunc_ln708_14_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="14" slack="1"/>
<pin id="1597" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="trunc_ln708_1_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="14" slack="1"/>
<pin id="1602" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="trunc_ln708_4_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="14" slack="1"/>
<pin id="1607" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="trunc_ln708_8_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="14" slack="1"/>
<pin id="1612" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1615" class="1005" name="add_ln703_1_reg_1615">
<pin_list>
<pin id="1616" dir="0" index="0" bw="14" slack="1"/>
<pin id="1617" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1620" class="1005" name="sext_ln708_reg_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="14" slack="1"/>
<pin id="1622" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1625" class="1005" name="trunc_ln708_13_reg_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="14" slack="1"/>
<pin id="1627" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="mul_ln1192_2_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="22" slack="1"/>
<pin id="1632" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add_ln703_2_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="14" slack="1"/>
<pin id="1637" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="trunc_ln708_2_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="14" slack="1"/>
<pin id="1642" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1645" class="1005" name="outsin_V_13_reg_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="10" slack="3"/>
<pin id="1647" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_13 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="outsin_V_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="10" slack="1"/>
<pin id="1652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1655" class="1005" name="outsin_V_5_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="10" slack="1"/>
<pin id="1657" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="ret_V_1_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="33" slack="1"/>
<pin id="1662" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="ret_V_3_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="20" slack="1"/>
<pin id="1667" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="outsin_V_19_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="10" slack="1"/>
<pin id="1672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_19 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="outsin_V_20_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="10" slack="1"/>
<pin id="1677" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_20 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="add_ln1192_9_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="18" slack="2"/>
<pin id="1682" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1192_9 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="outsin_V_6_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="10" slack="1"/>
<pin id="1687" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1692" class="1005" name="r_V_10_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="23" slack="1"/>
<pin id="1694" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_10 "/>
</bind>
</comp>

<comp id="1697" class="1005" name="ret_V_13_reg_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="20" slack="1"/>
<pin id="1699" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_13 "/>
</bind>
</comp>

<comp id="1702" class="1005" name="mul_ln728_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="21" slack="1"/>
<pin id="1704" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1707" class="1005" name="outsin_V_9_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="10" slack="1"/>
<pin id="1709" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1712" class="1005" name="outsin_V_10_reg_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="10" slack="1"/>
<pin id="1714" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_10 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="ret_V_43_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="15" slack="1"/>
<pin id="1719" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="outsin_V_22_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="10" slack="1"/>
<pin id="1724" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_22 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="outsin_V_24_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="10" slack="1"/>
<pin id="1729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_24 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="r_V_4_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="51" slack="1"/>
<pin id="1734" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="add_ln1192_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="15" slack="1"/>
<pin id="1739" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="r_V_7_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="22" slack="1"/>
<pin id="1744" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="add_ln1192_17_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="38" slack="1"/>
<pin id="1749" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="outsin_V_8_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="10" slack="1"/>
<pin id="1754" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_8 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="ret_V_19_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="17" slack="1"/>
<pin id="1759" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="ret_V_23_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="24" slack="1"/>
<pin id="1764" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="ret_V_25_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="20" slack="1"/>
<pin id="1769" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="ret_V_48_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="11" slack="1"/>
<pin id="1774" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_48 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="mul_ln700_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="54" slack="1"/>
<pin id="1779" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="r_V_9_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="40" slack="1"/>
<pin id="1784" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="trunc_ln708_9_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="14" slack="1"/>
<pin id="1789" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="trunc_ln708_10_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="14" slack="1"/>
<pin id="1794" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="r_V_24_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="outsin_V_16_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="10" slack="1"/>
<pin id="1804" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="236"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="226" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="226" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="226" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="226" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="226" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="64" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="64" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="64" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="64" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="14" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="232" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="16" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="232" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="20" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="368" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="232" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="386" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="28" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="386" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="30" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="232" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="40" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="42" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="14" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="232" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="232" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="50" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="52" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="437" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="54" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="447" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="474"><net_src comp="386" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="386" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="447" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="400" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="34" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="36" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="38" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="501"><net_src comp="491" pin="4"/><net_sink comp="273" pin=1"/></net>

<net id="513"><net_src comp="28" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="30" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="34" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="520" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="38" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="30" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="30" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="575"><net_src comp="559" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="564" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="84" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="592"><net_src comp="88" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="90" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="587" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="92" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="594" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="36" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="98" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="34" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="654"><net_src comp="102" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="104" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="82" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="656" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="84" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="670"><net_src comp="86" pin="0"/><net_sink comp="661" pin=3"/></net>

<net id="676"><net_src comp="28" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="30" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="671" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="106" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="695"><net_src comp="34" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="36" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="698"><net_src comp="38" pin="0"/><net_sink comp="689" pin=3"/></net>

<net id="699"><net_src comp="689" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="704"><net_src comp="108" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="112" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="114" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="730"><net_src comp="116" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="110" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="112" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="741"><net_src comp="114" pin="0"/><net_sink comp="732" pin=3"/></net>

<net id="746"><net_src comp="120" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="754"><net_src comp="124" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="34" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="36" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="38" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="779"><net_src comp="128" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="130" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="768" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="774" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="132" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="805"><net_src comp="136" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="138" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="810"><net_src comp="800" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="817"><net_src comp="800" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="825"><net_src comp="814" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="835"><net_src comp="146" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="130" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="840"><net_src comp="830" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="807" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="852"><net_src comp="148" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="303" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="130" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="847" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="150" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="303" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="866"><net_src comp="138" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="870"><net_src comp="859" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="875"><net_src comp="855" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="867" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="880"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="841" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="894"><net_src comp="887" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="905"><net_src comp="898" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="895" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="913"><net_src comp="328" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="907" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="154" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="914" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="936"><net_src comp="158" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="929" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="952"><net_src comp="942" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="959"><net_src comp="160" pin="0"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="104" pin="0"/><net_sink comp="954" pin=2"/></net>

<net id="964"><net_src comp="954" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="948" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="164" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="104" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="965" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="971" pin="3"/><net_sink comp="978" pin=1"/></net>

<net id="991"><net_src comp="166" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="998"><net_src comp="168" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="999"><net_src comp="987" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1000"><net_src comp="104" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1004"><net_src comp="993" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="978" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1025"><net_src comp="174" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="30" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1030"><net_src comp="1020" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1036"><net_src comp="176" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="338" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="30" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1042"><net_src comp="1031" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1052"><net_src comp="178" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1043" pin="2"/><net_sink comp="1048" pin=1"/></net>

<net id="1061"><net_src comp="180" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="1054" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1071"><net_src comp="182" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1057" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="30" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="343" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1089"><net_src comp="1078" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1091" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1116"><net_src comp="166" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1109" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1123"><net_src comp="168" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="104" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="184" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1147"><net_src comp="186" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1148"><net_src comp="1135" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1149"><net_src comp="188" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1150"><net_src comp="190" pin="0"/><net_sink comp="1141" pin=3"/></net>

<net id="1163"><net_src comp="186" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1164"><net_src comp="188" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="190" pin="0"/><net_sink comp="1157" pin=3"/></net>

<net id="1173"><net_src comp="194" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1166" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1181"><net_src comp="1169" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1187"><net_src comp="216" pin="0"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="353" pin="2"/><net_sink comp="1182" pin=1"/></net>

<net id="1189"><net_src comp="218" pin="0"/><net_sink comp="1182" pin=2"/></net>

<net id="1193"><net_src comp="1182" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1205"><net_src comp="220" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="1194" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="222" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1208"><net_src comp="224" pin="0"/><net_sink comp="1199" pin=3"/></net>

<net id="1209"><net_src comp="1199" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="1220"><net_src comp="1213" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="1210" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1226"><net_src comp="228" pin="0"/><net_sink comp="1222" pin=0"/></net>

<net id="1227"><net_src comp="1216" pin="2"/><net_sink comp="1222" pin=1"/></net>

<net id="1234"><net_src comp="110" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="1222" pin="2"/><net_sink comp="1228" pin=1"/></net>

<net id="1236"><net_src comp="112" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1237"><net_src comp="114" pin="0"/><net_sink comp="1228" pin=3"/></net>

<net id="1238"><net_src comp="1228" pin="4"/><net_sink comp="245" pin=2"/></net>

<net id="1249"><net_src comp="1242" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="1239" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1255"><net_src comp="230" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1256"><net_src comp="1245" pin="2"/><net_sink comp="1251" pin=1"/></net>

<net id="1263"><net_src comp="186" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="1251" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1265"><net_src comp="188" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1266"><net_src comp="190" pin="0"/><net_sink comp="1257" pin=3"/></net>

<net id="1267"><net_src comp="1257" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="1273"><net_src comp="32" pin="0"/><net_sink comp="1268" pin=0"/></net>

<net id="1274"><net_src comp="378" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1275"><net_src comp="400" pin="3"/><net_sink comp="1268" pin=2"/></net>

<net id="1276"><net_src comp="1268" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="1283"><net_src comp="475" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1284"><net_src comp="382" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1285"><net_src comp="58" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1286"><net_src comp="60" pin="0"/><net_sink comp="1277" pin=3"/></net>

<net id="1291"><net_src comp="471" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1292"><net_src comp="471" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1298"><net_src comp="66" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1299"><net_src comp="396" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1300"><net_src comp="68" pin="0"/><net_sink comp="1293" pin=2"/></net>

<net id="1305"><net_src comp="502" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="502" pin="1"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="505" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="505" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1307" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="1314"><net_src comp="1307" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="1319"><net_src comp="74" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="549" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1321"><net_src comp="1315" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="1326"><net_src comp="76" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="1322" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="1332"><net_src comp="80" pin="0"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="1328" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="1339"><net_src comp="100" pin="0"/><net_sink comp="1334" pin=2"/></net>

<net id="1340"><net_src comp="1334" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="1345"><net_src comp="643" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="646" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1347"><net_src comp="1341" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="1352"><net_src comp="118" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1358"><net_src comp="122" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="747" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="1353" pin="3"/><net_sink comp="750" pin=1"/></net>

<net id="1365"><net_src comp="126" pin="0"/><net_sink comp="1361" pin=0"/></net>

<net id="1366"><net_src comp="765" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1367"><net_src comp="1361" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="1368"><net_src comp="1361" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="1374"><net_src comp="794" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1375"><net_src comp="794" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1376"><net_src comp="134" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1382"><net_src comp="140" pin="0"/><net_sink comp="1377" pin=0"/></net>

<net id="1383"><net_src comp="811" pin="1"/><net_sink comp="1377" pin=1"/></net>

<net id="1384"><net_src comp="142" pin="0"/><net_sink comp="1377" pin=2"/></net>

<net id="1385"><net_src comp="1377" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="1390"><net_src comp="144" pin="0"/><net_sink comp="1386" pin=0"/></net>

<net id="1391"><net_src comp="797" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1396"><net_src comp="152" pin="0"/><net_sink comp="1392" pin=0"/></net>

<net id="1397"><net_src comp="827" pin="1"/><net_sink comp="1392" pin=1"/></net>

<net id="1403"><net_src comp="156" pin="0"/><net_sink comp="1398" pin=0"/></net>

<net id="1404"><net_src comp="926" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1405"><net_src comp="938" pin="1"/><net_sink comp="1398" pin=2"/></net>

<net id="1410"><net_src comp="162" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="1418"><net_src comp="1011" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="1014" pin="1"/><net_sink comp="1412" pin=1"/></net>

<net id="1420"><net_src comp="170" pin="0"/><net_sink comp="1412" pin=2"/></net>

<net id="1421"><net_src comp="172" pin="0"/><net_sink comp="1412" pin=3"/></net>

<net id="1427"><net_src comp="1017" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1428"><net_src comp="1017" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1429"><net_src comp="1027" pin="1"/><net_sink comp="1422" pin=2"/></net>

<net id="1430"><net_src comp="1422" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1436"><net_src comp="1063" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="1063" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1438"><net_src comp="1074" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1443"><net_src comp="1106" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="1103" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="1450"><net_src comp="1151" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="1154" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="192" pin="0"/><net_sink comp="1445" pin=2"/></net>

<net id="1453"><net_src comp="1445" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1458"><net_src comp="1178" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1459"><net_src comp="1175" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1463"><net_src comp="358" pin="4"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="1467"><net_src comp="1460" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1471"><net_src comp="368" pin="4"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1474"><net_src comp="1468" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1478"><net_src comp="378" pin="1"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1481"><net_src comp="1475" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1485"><net_src comp="386" pin="4"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="1487"><net_src comp="1482" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1488"><net_src comp="1482" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1492"><net_src comp="396" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1497"><net_src comp="408" pin="4"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1502"><net_src comp="417" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1504"><net_src comp="1499" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1508"><net_src comp="427" pin="4"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1512"><net_src comp="1505" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1513"><net_src comp="1505" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1514"><net_src comp="1505" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1515"><net_src comp="1505" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1516"><net_src comp="1505" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1517"><net_src comp="1505" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1518"><net_src comp="1505" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1522"><net_src comp="461" pin="4"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1527"><net_src comp="475" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1532"><net_src comp="1277" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1537"><net_src comp="1287" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1542"><net_src comp="491" pin="4"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="1547"><net_src comp="1293" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1552"><net_src comp="1301" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1557"><net_src comp="505" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1348" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1563"><net_src comp="515" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1568"><net_src comp="525" pin="4"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1573"><net_src comp="538" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1578"><net_src comp="544" pin="2"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1583"><net_src comp="577" pin="4"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1588"><net_src comp="615" pin="4"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1593"><net_src comp="628" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1598"><net_src comp="634" pin="4"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="1603"><net_src comp="661" pin="4"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="1608"><net_src comp="689" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="1613"><net_src comp="705" pin="4"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1618"><net_src comp="715" pin="2"/><net_sink comp="1615" pin=0"/></net>

<net id="1619"><net_src comp="1615" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1623"><net_src comp="719" pin="1"/><net_sink comp="1620" pin=0"/></net>

<net id="1624"><net_src comp="1620" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="1628"><net_src comp="732" pin="4"/><net_sink comp="1625" pin=0"/></net>

<net id="1629"><net_src comp="1625" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1633"><net_src comp="1348" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1638"><net_src comp="742" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1643"><net_src comp="755" pin="4"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="1648"><net_src comp="273" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1649"><net_src comp="1645" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1653"><net_src comp="278" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1658"><net_src comp="283" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1663"><net_src comp="788" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1668"><net_src comp="1369" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1673"><net_src comp="288" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1678"><net_src comp="293" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1683"><net_src comp="821" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1688"><net_src comp="298" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1690"><net_src comp="1685" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1691"><net_src comp="1685" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1695"><net_src comp="1386" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1700"><net_src comp="881" pin="2"/><net_sink comp="1697" pin=0"/></net>

<net id="1701"><net_src comp="1697" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1705"><net_src comp="1392" pin="2"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="1710"><net_src comp="308" pin="2"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1715"><net_src comp="313" pin="2"/><net_sink comp="1712" pin=0"/></net>

<net id="1716"><net_src comp="1712" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1720"><net_src comp="890" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1725"><net_src comp="318" pin="2"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1730"><net_src comp="323" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1735"><net_src comp="901" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1740"><net_src comp="920" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1745"><net_src comp="1398" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1750"><net_src comp="1005" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1755"><net_src comp="333" pin="2"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1760"><net_src comp="1412" pin="4"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1765"><net_src comp="1048" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1770"><net_src comp="1431" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1775"><net_src comp="1085" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1780"><net_src comp="1097" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1785"><net_src comp="1439" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1790"><net_src comp="1141" pin="4"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1795"><net_src comp="1157" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1800"><net_src comp="1454" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1805"><net_src comp="348" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1242" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {14 }
	Port: y_1_V | {14 }
	Port: y_2_V | {14 }
	Port: y_3_V | {14 }
	Port: y_4_V | {14 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln728 : 1
		sext_ln1265 : 1
		sext_ln727 : 1
		lhs_V_1 : 1
		mul_ln1193 : 2
		ret_V_31 : 3
		trunc_ln : 4
		trunc_ln1 : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		r_V_14 : 1
		lhs_V_5 : 1
		sub_ln1193 : 2
		sext_ln1193_1 : 3
		ret_V_39 : 4
		ret_V_15 : 5
		r_V_15 : 2
		add_ln1192_30 : 2
		add_ln1192_28 : 3
		trunc_ln708_12 : 4
		outsin_V_13 : 5
		mul_ln703_1 : 2
		ret_V_26 : 3
	State 2
		r_V_6 : 1
		mul_ln1192_5 : 1
		add_ln1192_8 : 2
		ret_V_38 : 2
		trunc_ln708_7 : 3
		mul_ln1118 : 1
		mul_ln700_1 : 1
		shl_ln1 : 1
		add_ln700 : 2
		rhs_V_5 : 1
		ret_V_41 : 3
		trunc_ln708_s : 4
		sext_ln1118_13 : 1
		sext_ln1118_14 : 1
		r_V_31 : 2
		trunc_ln708_11 : 3
		mul_ln1118_5 : 1
		ret_V_47 : 1
		trunc_ln708_14 : 2
	State 3
		mul_ln1192 : 1
		ret_V_32 : 2
		trunc_ln708_1 : 3
		sub_ln1192 : 1
		ret_V_36 : 2
		trunc_ln708_4 : 3
		outsin_V_20 : 4
		trunc_ln708_8 : 1
		outsin_V_22 : 1
		r_V_34 : 1
		trunc_ln708_13 : 2
	State 4
	State 5
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_34 : 3
		trunc_ln708_2 : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193_1 : 6
		ret_V_1 : 7
		r_V_25 : 1
		ret_V_3 : 2
		sext_ln1118_4 : 1
		mul_ln703 : 1
		sext_ln703_3 : 1
		add_ln1192_12 : 2
		sext_ln1192_5 : 3
		add_ln1192_9 : 4
		r_V_10 : 1
		sext_ln1118_8 : 1
		r_V_27 : 2
		shl_ln1118_1 : 1
		sext_ln1118_9 : 2
		shl_ln1118_2 : 1
		sext_ln1118_10 : 2
		r_V_28 : 3
		sext_ln703_4 : 4
		ret_V_13 : 5
		mul_ln728 : 1
		ret_V_43 : 1
	State 12
		r_V_4 : 1
		sext_ln1192_3 : 1
		ret_V_33 : 2
		add_ln1192 : 3
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_2 : 2
		sext_ln1118_2 : 2
		r_V_7 : 3
		mul_ln1192_4 : 1
		sext_ln1192_10 : 1
		sub_ln1192_1 : 2
		rhs_V_2 : 1
		add_ln1192_16 : 3
		mul_ln728_2 : 1
		rhs_V_3 : 2
		sext_ln1192_11 : 3
		add_ln1192_17 : 4
		add_ln1192_22 : 1
		sext_ln1192_18 : 2
		ret_V_42 : 3
		ret_V_19 : 4
		r_V_30 : 1
		sext_ln728_5 : 1
		rhs_V_7 : 2
		ret_V_44 : 3
		rhs_V_8 : 1
		sext_ln728_6 : 2
		ret_V_45 : 4
		ret_V_23 : 5
		r_V_32 : 1
		r_V_33 : 1
		lhs_V_7 : 2
		sext_ln728_7 : 3
		ret_V_25 : 4
		lhs_V_8 : 1
		ret_V_48 : 2
	State 13
		mul_ln700 : 1
		r_V_9 : 1
		mul_ln728_3 : 1
		rhs_V_4 : 2
		sext_ln1192_12 : 3
		add_ln1192_19 : 4
		ret_V_40 : 5
		trunc_ln708_9 : 6
		mul_ln1192_6 : 1
		ret_V_46 : 2
		trunc_ln708_10 : 3
		ret_V_29 : 1
		sext_ln1118_18 : 2
		r_V_24 : 3
	State 14
		rhs_V : 1
		sext_ln728_2 : 2
		ret_V_35 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		mul_ln1192_3 : 1
		ret_V_37 : 2
		trunc_ln708_6 : 3
		write_ln51 : 4
		mul_ln1192_8 : 1
		ret_V_49 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_14_6_s_fu_273 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_278 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_283 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_288 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_293 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_298 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_303 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_308 |    2    |   277   |   2659  |
|   call   | grp_generic_sincos_14_6_s_fu_313 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_318 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_323 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_328 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_333 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_338 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_343 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_348 |    2    |   277   |   2659  |
|          | grp_generic_sincos_14_6_s_fu_353 |    2    |   277   |   2659  |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln1192_7_fu_455       |    0    |    0    |    29   |
|          |       add_ln1192_30_fu_479       |    0    |    0    |    22   |
|          |       add_ln1192_28_fu_485       |    0    |    0    |    22   |
|          |        add_ln1192_8_fu_515       |    0    |    0    |    29   |
|          |          ret_V_38_fu_520         |    0    |    0    |    29   |
|          |         add_ln703_fu_544         |    0    |    0    |    21   |
|          |         add_ln700_fu_559         |    0    |    0    |    22   |
|          |          ret_V_41_fu_571         |    0    |    0    |    22   |
|          |          ret_V_32_fu_656         |    0    |    0    |    37   |
|          |          ret_V_36_fu_683         |    0    |    0    |    22   |
|          |        add_ln703_1_fu_715        |    0    |    0    |    21   |
|          |        add_ln703_2_fu_742        |    0    |    0    |    21   |
|          |          ret_V_34_fu_750         |    0    |    0    |    29   |
|    add   |          ret_V_1_fu_788          |    0    |    0    |    22   |
|          |        add_ln1192_9_fu_821       |    0    |    0    |    24   |
|          |          ret_V_13_fu_881         |    0    |    0    |    22   |
|          |          ret_V_43_fu_890         |    0    |    0    |    21   |
|          |         add_ln1192_fu_920        |    0    |    0    |    22   |
|          |          ret_V_10_fu_932         |    0    |    0    |    17   |
|          |       add_ln1192_16_fu_978       |    0    |    0    |    22   |
|          |       add_ln1192_17_fu_1005      |    0    |    0    |    22   |
|          |         ret_V_45_fu_1043         |    0    |    0    |    22   |
|          |         ret_V_23_fu_1048         |    0    |    0    |    22   |
|          |       add_ln1192_19_fu_1130      |    0    |    0    |    22   |
|          |         ret_V_40_fu_1135         |    0    |    0    |    22   |
|          |         ret_V_29_fu_1169         |    0    |    0    |    18   |
|          |         ret_V_37_fu_1222         |    0    |    0    |    53   |
|          |         ret_V_49_fu_1251         |    0    |    0    |    45   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln1118_fu_538        |    2    |    0    |    32   |
|          |        mul_ln1118_5_fu_628       |    2    |    0    |    22   |
|          |           r_V_29_fu_700          |    3    |    0    |    21   |
|          |           r_V_34_fu_726          |    2    |    0    |    20   |
|          |           r_V_4_fu_901           |    2    |    0    |    21   |
|          |        mul_ln1192_4_fu_948       |    2    |    0    |    32   |
|          |        mul_ln728_2_fu_987        |    0    |    0    |    62   |
|          |         mul_ln700_fu_1097        |    3    |    0    |    28   |
|          |        mul_ln728_3_fu_1112       |    0    |    0    |    62   |
|          |       mul_ln1192_3_fu_1216       |    2    |    0    |    28   |
|          |       mul_ln1192_8_fu_1245       |    2    |    0    |    20   |
|    mul   |          r_V_15_fu_1287          |    1    |    0    |    0    |
|          |           r_V_6_fu_1301          |    1    |    0    |    0    |
|          |       mul_ln1192_5_fu_1307       |    1    |    0    |    0    |
|          |        mul_ln700_1_fu_1315       |    1    |    0    |    0    |
|          |        mul_ln700_2_fu_1322       |    1    |    0    |    0    |
|          |        mul_ln728_4_fu_1328       |    1    |    0    |    0    |
|          |        mul_ln1192_fu_1341        |    1    |    0    |    0    |
|          |       mul_ln1192_2_fu_1348       |    1    |    0    |    0    |
|          |          r_V_10_fu_1386          |    1    |    0    |    0    |
|          |         mul_ln728_fu_1392        |    1    |    0    |    0    |
|          |        mul_ln728_1_fu_1406       |    1    |    0    |    0    |
|          |           r_V_9_fu_1439          |    1    |    0    |    0    |
|          |          r_V_24_fu_1454          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_31_fu_609          |    0    |    0    |    27   |
|          |         sub_ln1192_fu_678        |    0    |    0    |    22   |
|          |        sub_ln1193_1_fu_782       |    0    |    0    |    22   |
|          |           r_V_27_fu_841          |    0    |    0    |    22   |
|    sub   |           r_V_28_fu_871          |    0    |    0    |    22   |
|          |          ret_V_33_fu_914         |    0    |    0    |    22   |
|          |        sub_ln1192_1_fu_965       |    0    |    0    |    45   |
|          |          r_V_32_fu_1057          |    0    |    0    |    17   |
|          |         ret_V_48_fu_1085         |    0    |    0    |    17   |
|          |         ret_V_35_fu_1194         |    0    |    0    |    61   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1268           |    1    |    0    |    0    |
|          |            grp_fu_1293           |    1    |    0    |    0    |
|          |            grp_fu_1334           |    1    |    0    |    0    |
|          |            grp_fu_1353           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1369           |    1    |    0    |    0    |
|          |            grp_fu_1377           |    1    |    0    |    0    |
|          |            grp_fu_1422           |    1    |    0    |    0    |
|          |            grp_fu_1431           |    1    |    0    |    0    |
|          |            grp_fu_1445           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_1361           |    1    |    0    |    0    |
|          |            grp_fu_1398           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| submuladd|            grp_fu_1277           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1412           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_232       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_238     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_245     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_252     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_259     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_266     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_358         |    0    |    0    |    0    |
|          |         p_Val2_13_fu_368         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_386         |    0    |    0    |    0    |
|          |          trunc_ln_fu_408         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_417         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_427         |    0    |    0    |    0    |
|          |           tmp_6_fu_437           |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_461       |    0    |    0    |    0    |
|          |       trunc_ln708_12_fu_491      |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_525       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_577       |    0    |    0    |    0    |
|partselect|       trunc_ln708_11_fu_615      |    0    |    0    |    0    |
|          |       trunc_ln708_14_fu_634      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_661       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_689       |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_705       |    0    |    0    |    0    |
|          |       trunc_ln708_13_fu_732      |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_755       |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1141      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_1157      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1199      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1228      |    0    |    0    |    0    |
|          |      trunc_ln708_15_fu_1257      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln728_fu_378        |    0    |    0    |    0    |
|          |        sext_ln1265_fu_382        |    0    |    0    |    0    |
|          |         sext_ln727_fu_396        |    0    |    0    |    0    |
|          |           r_V_14_fu_471          |    0    |    0    |    0    |
|          |          lhs_V_5_fu_475          |    0    |    0    |    0    |
|          |           r_V_5_fu_502           |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_505       |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_535      |    0    |    0    |    0    |
|          |        sext_ln700_2_fu_549       |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_594      |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_605      |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_625      |    0    |    0    |    0    |
|          |        sext_ln1192_fu_643        |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_646       |    0    |    0    |    0    |
|          |         sext_ln708_fu_719        |    0    |    0    |    0    |
|          |       sext_ln1118_16_fu_723      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_747       |    0    |    0    |    0    |
|          |           lhs_V_fu_765           |    0    |    0    |    0    |
|          |        sext_ln1118_fu_768        |    0    |    0    |    0    |
|          |           r_V_2_fu_794           |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_797       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_807       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_811       |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_814       |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_818       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_827       |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_837       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_855       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_867      |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_877       |    0    |    0    |    0    |
|          |          rhs_V_6_fu_887          |    0    |    0    |    0    |
|          |        sext_ln1116_fu_895        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_898       |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_907       |    0    |    0    |    0    |
|   sext   |       sext_ln1192_3_fu_910       |    0    |    0    |    0    |
|          |         sext_ln703_fu_926        |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_929       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_938       |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_942       |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_945       |    0    |    0    |    0    |
|          |       sext_ln1192_10_fu_961      |    0    |    0    |    0    |
|          |        sext_ln728_3_fu_984       |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1001      |    0    |    0    |    0    |
|          |       sext_ln1116_5_fu_1011      |    0    |    0    |    0    |
|          |      sext_ln1192_17_fu_1014      |    0    |    0    |    0    |
|          |          r_V_16_fu_1017          |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_1027       |    0    |    0    |    0    |
|          |       sext_ln728_6_fu_1039       |    0    |    0    |    0    |
|          |          r_V_19_fu_1054          |    0    |    0    |    0    |
|          |          r_V_21_fu_1063          |    0    |    0    |    0    |
|          |       sext_ln728_7_fu_1074       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_1078         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_1082         |    0    |    0    |    0    |
|          |        sext_ln700_fu_1091        |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_1094       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_1103      |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_1106      |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1109       |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1126      |    0    |    0    |    0    |
|          |      sext_ln1192_13_fu_1151      |    0    |    0    |    0    |
|          |      sext_ln1192_14_fu_1154      |    0    |    0    |    0    |
|          |       sext_ln703_11_fu_1166      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1175      |    0    |    0    |    0    |
|          |      sext_ln1118_18_fu_1178      |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1190       |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1210      |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_1213      |    0    |    0    |    0    |
|          |      sext_ln1192_15_fu_1239      |    0    |    0    |    0    |
|          |      sext_ln1192_16_fu_1242      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lhs_V_1_fu_400          |    0    |    0    |    0    |
|          |         trunc_ln1_fu_447         |    0    |    0    |    0    |
|          |          lhs_V_3_fu_508          |    0    |    0    |    0    |
|          |          shl_ln1_fu_552          |    0    |    0    |    0    |
|          |          rhs_V_5_fu_564          |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_587       |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_598       |    0    |    0    |    0    |
|          |          lhs_V_2_fu_649          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_671          |    0    |    0    |    0    |
|          |           p_shl_fu_774           |    0    |    0    |    0    |
|bitconcatenate|           r_V_26_fu_800          |    0    |    0    |    0    |
|          |           shl_ln_fu_830          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_847       |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_859       |    0    |    0    |    0    |
|          |          lhs_V_4_fu_954          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_971          |    0    |    0    |    0    |
|          |          rhs_V_3_fu_993          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_1020         |    0    |    0    |    0    |
|          |          rhs_V_8_fu_1031         |    0    |    0    |    0    |
|          |          lhs_V_7_fu_1066         |    0    |    0    |    0    |
|          |          rhs_V_4_fu_1118         |    0    |    0    |    0    |
|          |           rhs_V_fu_1182          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln1193_fu_771       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    80   |   4709  |  46530  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_17_reg_1747|   38   |
| add_ln1192_8_reg_1560 |   22   |
| add_ln1192_9_reg_1680 |   18   |
|  add_ln1192_reg_1737  |   15   |
|  add_ln703_1_reg_1615 |   14   |
|  add_ln703_2_reg_1635 |   14   |
|   add_ln703_reg_1575  |   14   |
|    lhs_V_5_reg_1524   |   15   |
| mul_ln1118_5_reg_1590 |   44   |
|  mul_ln1118_reg_1570  |   46   |
| mul_ln1192_2_reg_1630 |   22   |
|   mul_ln700_reg_1777  |   54   |
|   mul_ln728_reg_1702  |   21   |
|  outsin_V_10_reg_1712 |   10   |
|  outsin_V_13_reg_1645 |   10   |
|  outsin_V_16_reg_1802 |   10   |
|  outsin_V_19_reg_1670 |   10   |
|  outsin_V_20_reg_1675 |   10   |
|  outsin_V_22_reg_1722 |   10   |
|  outsin_V_24_reg_1727 |   10   |
|  outsin_V_5_reg_1655  |   10   |
|  outsin_V_6_reg_1685  |   10   |
|  outsin_V_8_reg_1752  |   10   |
|  outsin_V_9_reg_1707  |   10   |
|   outsin_V_reg_1650   |   10   |
|   p_Val2_13_reg_1468  |   14   |
|   p_Val2_1_reg_1482   |   14   |
|   p_Val2_4_reg_1499   |   14   |
|   p_Val2_5_reg_1505   |   14   |
|   p_Val2_s_reg_1460   |   14   |
|    r_V_10_reg_1692    |   23   |
|    r_V_15_reg_1534    |   28   |
|    r_V_24_reg_1797    |   32   |
|     r_V_4_reg_1732    |   51   |
|     r_V_6_reg_1549    |   28   |
|     r_V_7_reg_1742    |   22   |
|     r_V_9_reg_1782    |   40   |
|   ret_V_13_reg_1697   |   20   |
|   ret_V_15_reg_1529   |   23   |
|   ret_V_19_reg_1757   |   17   |
|    ret_V_1_reg_1660   |   33   |
|   ret_V_23_reg_1762   |   24   |
|   ret_V_25_reg_1767   |   20   |
|   ret_V_26_reg_1544   |   22   |
|    ret_V_3_reg_1665   |   20   |
|   ret_V_43_reg_1717   |   15   |
|   ret_V_48_reg_1772   |   11   |
|  sext_ln708_reg_1620  |   14   |
|  sext_ln727_reg_1489  |   22   |
| sext_ln728_1_reg_1554 |   22   |
|  sext_ln728_reg_1475  |   22   |
|trunc_ln708_10_reg_1792|   14   |
|trunc_ln708_11_reg_1585|   13   |
|trunc_ln708_12_reg_1539|   14   |
|trunc_ln708_13_reg_1625|   14   |
|trunc_ln708_14_reg_1595|   14   |
| trunc_ln708_1_reg_1600|   14   |
| trunc_ln708_2_reg_1640|   14   |
| trunc_ln708_4_reg_1605|   14   |
| trunc_ln708_5_reg_1519|   14   |
| trunc_ln708_7_reg_1565|   14   |
| trunc_ln708_8_reg_1610|   14   |
| trunc_ln708_9_reg_1787|   14   |
| trunc_ln708_s_reg_1580|   14   |
|   trunc_ln_reg_1494   |   14   |
+-----------------------+--------+
|         Total         |  1231  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_14_6_s_fu_273 |  p1  |   2  |  14  |   28   ||    9    |
| grp_generic_sincos_14_6_s_fu_293 |  p1  |   2  |  14  |   28   ||    9    |
| grp_generic_sincos_14_6_s_fu_318 |  p1  |   2  |  13  |   26   ||    9    |
|            grp_fu_1353           |  p0  |   2  |  22  |   44   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   126  ||  2.412  ||    36   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |    -   |  4709  |  46530 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |  1231  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |    2   |  5940  |  46566 |
+-----------+--------+--------+--------+--------+
