	component cpu is
		port (
			clk_clk          : in  std_logic                    := 'X';             -- clk
			reset_reset_n    : in  std_logic                    := 'X';             -- reset_n
			pio_0_export     : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			lcd_0_rw         : out std_logic;                                       -- rw
			lcd_0_rs         : out std_logic;                                       -- rs
			lcd_0_enable     : out std_logic;                                       -- enable
			lcd_0_display    : out std_logic_vector(7 downto 0);                    -- display
			sete_seg_display : out std_logic_vector(6 downto 0);                    -- display
			sete_seg_cat     : out std_logic_vector(3 downto 0);                    -- cat
			rs232_0_RXD      : in  std_logic                    := 'X';             -- RXD
			rs232_0_TXD      : out std_logic                                        -- TXD
		);
	end component cpu;

