IP Upgrade report for PhoenixFPGA
Sun Jan 17 11:36:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Jan 17 11:36:15 2021           ;
; Quartus Prime Version        ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                ; PhoenixFPGA                                 ;
; Top-level Entity Name        ; PhoenixFPGA                                 ;
; Family                       ; Cyclone 10 LP                               ;
+------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; controller  ; Qsys           ; 18.1    ; controller/synthesis/controller.qip ; controller.qsys      ;                 ; Error upgrading Platform Designer file "controller.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "controller.qsys" to "controller.BAK.qsys"
Info (11902): Backing up file "controller/synthesis/controller.v" to "controller.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "controller.qsys"
Info: 2021.01.17.11:35:00 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2021.01.17.11:35:00 Info: Finished upgrading the ip cores
Info: 2021.01.17.11:35:07 Info: Saving generation log to C:/work/Robocup/phoenix-firmware/FPGA/controller
Info: 2021.01.17.11:35:07 Info: Starting: Create simulation model
Info: 2021.01.17.11:35:07 Info: qsys-generate C:\work\Robocup\phoenix-firmware\FPGA\controller.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\work\Robocup\phoenix-firmware\FPGA\controller\simulation --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2021.01.17.11:35:07 Info: Loading FPGA
Info: 2021.01.17.11:35:07 Info: Reading input file
Info: 2021.01.17.11:35:07 Info: Adding clk_0 [clock_source 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module clk_0
Info: 2021.01.17.11:35:07 Info: Adding counter_0 [altera_avalon_performance_counter 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module counter_0
Info: 2021.01.17.11:35:07 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module data_ram_0
Info: 2021.01.17.11:35:07 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module data_ram_1
Info: 2021.01.17.11:35:07 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module fpu_0
Info: 2021.01.17.11:35:07 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2021.01.17.11:35:07 Info: Parameterizing module i2c_master_0
Info: 2021.01.17.11:35:07 Info: Adding imu_spim [imu_spim 1.0]
Info: 2021.01.17.11:35:07 Info: Parameterizing module imu_spim
Info: 2021.01.17.11:35:07 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module instruction_rom_0
Info: 2021.01.17.11:35:07 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module jtag_uart_0
Info: 2021.01.17.11:35:07 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module mm_bridge_0
Info: 2021.01.17.11:35:07 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module mm_bridge_1
Info: 2021.01.17.11:35:07 Info: Adding motor_controller_0 [motor_controller 1.0]
Info: 2021.01.17.11:35:07 Info: Parameterizing module motor_controller_0
Info: 2021.01.17.11:35:07 Info: Adding msgdma_0 [altera_msgdma 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module msgdma_0
Info: 2021.01.17.11:35:07 Info: Adding multiplexer_0 [multiplexer 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module multiplexer_0
Info: 2021.01.17.11:35:07 Info: Adding nios_0 [altera_nios2_gen2 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module nios_0
Info: 2021.01.17.11:35:07 Info: Adding packets_to_master_0 [altera_avalon_packets_to_master 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module packets_to_master_0
Info: 2021.01.17.11:35:07 Info: Adding pio_0 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module pio_0
Info: 2021.01.17.11:35:07 Info: Adding pio_1 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module pio_1
Info: 2021.01.17.11:35:07 Info: Adding pio_2 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module pio_2
Info: 2021.01.17.11:35:07 Info: Adding spim_0 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module spim_0
Info: 2021.01.17.11:35:07 Info: Adding spim_1 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module spim_1
Info: 2021.01.17.11:35:07 Info: Adding spislave_0 [spislave 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module spislave_0
Info: 2021.01.17.11:35:07 Info: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module st_bytes_to_packets_0
Info: 2021.01.17.11:35:07 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module st_packets_to_bytes_0
Info: 2021.01.17.11:35:07 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module sysid_qsys_0
Info: 2021.01.17.11:35:07 Info: Adding timer_0 [altera_avalon_timer 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module timer_0
Info: 2021.01.17.11:35:07 Info: Adding uart_0 [altera_avalon_uart 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module uart_0
Info: 2021.01.17.11:35:07 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2021.01.17.11:35:07 Info: Parameterizing module vector_controller_master_0
Info: 2021.01.17.11:35:07 Info: Adding vic_0 [altera_vic 20.1]
Info: 2021.01.17.11:35:07 Info: Parameterizing module vic_0
Info: 2021.01.17.11:35:07 Info: Building connections
Info: 2021.01.17.11:35:07 Info: Parameterizing connections
Info: 2021.01.17.11:35:07 Info: Validating
Info: 2021.01.17.11:35:08 Info: Done reading input file
Info: 2021.01.17.11:35:09 Info: controller.msgdma_0: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read
Info: 2021.01.17.11:35:09 Info: controller.msgdma_0.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: 2021.01.17.11:35:09 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.01.17.11:35:09 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2021.01.17.11:35:09 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:09 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:09 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:09 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:10 Info: controller: Generating controller "controller" for SIM_VERILOG
Info: 2021.01.17.11:35:11 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has address signal 32 bit wide, but the slave is 8 bit wide.
Info: 2021.01.17.11:35:11 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:11 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:11 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:15 Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: 2021.01.17.11:35:15 Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Warning: 2021.01.17.11:35:18 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: 2021.01.17.11:35:18 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: 2021.01.17.11:35:19 Info: counter_0: Starting RTL generation for module 'controller_counter_0'
Info: 2021.01.17.11:35:19 Info: counter_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=controller_counter_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0003_counter_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0003_counter_0_gen//controller_counter_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0003_counter_0_gen
Info: 2021.01.17.11:35:19 Info: counter_0: Done RTL generation for module 'controller_counter_0'
Info: 2021.01.17.11:35:19 Info: counter_0: "controller" instantiated altera_avalon_performance_counter "counter_0"
Info: 2021.01.17.11:35:19 Info: data_ram_0: Starting RTL generation for module 'controller_data_ram_0'
Info: 2021.01.17.11:35:19 Info: data_ram_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0004_data_ram_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0004_data_ram_0_gen//controller_data_ram_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0004_data_ram_0_gen
Info: 2021.01.17.11:35:20 Info: data_ram_0: Done RTL generation for module 'controller_data_ram_0'
Info: 2021.01.17.11:35:20 Info: data_ram_0: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_0"
Info: 2021.01.17.11:35:20 Info: data_ram_1: Starting RTL generation for module 'controller_data_ram_1'
Info: 2021.01.17.11:35:20 Info: data_ram_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0005_data_ram_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0005_data_ram_1_gen//controller_data_ram_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0005_data_ram_1_gen
Info: 2021.01.17.11:35:20 Info: data_ram_1: Done RTL generation for module 'controller_data_ram_1'
Info: 2021.01.17.11:35:20 Info: data_ram_1: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_1"
Info: 2021.01.17.11:35:20 Info: fpu_0: "controller" instantiated altera_nios_custom_instr_floating_point_2 "fpu_0"
Info: 2021.01.17.11:35:20 Info: i2c_master_0: "controller" instantiated i2c_master "i2c_master_0"
Info: 2021.01.17.11:35:20 Info: imu_spim: "controller" instantiated imu_spim "imu_spim"
Info: 2021.01.17.11:35:20 Info: instruction_rom_0: Starting RTL generation for module 'controller_instruction_rom_0'
Info: 2021.01.17.11:35:20 Info: instruction_rom_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_instruction_rom_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0008_instruction_rom_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0008_instruction_rom_0_gen//controller_instruction_rom_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0008_instruction_rom_0_gen
Info: 2021.01.17.11:35:20 Info: instruction_rom_0: Done RTL generation for module 'controller_instruction_rom_0'
Info: 2021.01.17.11:35:20 Info: instruction_rom_0: "controller" instantiated altera_avalon_onchip_memory2 "instruction_rom_0"
Info: 2021.01.17.11:35:20 Info: mm_bridge_0: "controller" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2021.01.17.11:35:20 Info: motor_controller_0: "controller" instantiated motor_controller "motor_controller_0"
Info: 2021.01.17.11:35:21 Info: msgdma_0: "controller" instantiated altera_msgdma "msgdma_0"
Info: 2021.01.17.11:35:21 Info: multiplexer_0: "controller" instantiated multiplexer "multiplexer_0"
Info: 2021.01.17.11:35:21 Info: nios_0: "controller" instantiated altera_nios2_gen2 "nios_0"
Info: 2021.01.17.11:35:21 Info: packets_to_master_0: "controller" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: 2021.01.17.11:35:21 Info: pio_0: Starting RTL generation for module 'controller_pio_0'
Info: 2021.01.17.11:35:21 Info: pio_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0013_pio_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0013_pio_0_gen//controller_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0013_pio_0_gen
Info: 2021.01.17.11:35:21 Info: pio_0: Done RTL generation for module 'controller_pio_0'
Info: 2021.01.17.11:35:21 Info: pio_0: "controller" instantiated altera_avalon_pio "pio_0"
Info: 2021.01.17.11:35:21 Info: pio_1: Starting RTL generation for module 'controller_pio_1'
Info: 2021.01.17.11:35:21 Info: pio_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0014_pio_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0014_pio_1_gen//controller_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0014_pio_1_gen
Info: 2021.01.17.11:35:21 Info: pio_1: Done RTL generation for module 'controller_pio_1'
Info: 2021.01.17.11:35:21 Info: pio_1: "controller" instantiated altera_avalon_pio "pio_1"
Info: 2021.01.17.11:35:21 Info: pio_2: Starting RTL generation for module 'controller_pio_2'
Info: 2021.01.17.11:35:21 Info: pio_2:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_2 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0015_pio_2_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0015_pio_2_gen//controller_pio_2_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0015_pio_2_gen
Info: 2021.01.17.11:35:22 Info: pio_2: Done RTL generation for module 'controller_pio_2'
Info: 2021.01.17.11:35:22 Info: pio_2: "controller" instantiated altera_avalon_pio "pio_2"
Info: 2021.01.17.11:35:22 Info: spim_0: Starting RTL generation for module 'controller_spim_0'
Info: 2021.01.17.11:35:22 Info: spim_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=controller_spim_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0016_spim_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0016_spim_0_gen//controller_spim_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0016_spim_0_gen
Info: 2021.01.17.11:35:22 Info: spim_0: Done RTL generation for module 'controller_spim_0'
Info: 2021.01.17.11:35:22 Info: spim_0: "controller" instantiated altera_avalon_spi "spim_0"
Info: 2021.01.17.11:35:22 Info: spislave_0: "controller" instantiated spislave "spislave_0"
Info: 2021.01.17.11:35:22 Info: st_bytes_to_packets_0: "controller" instantiated altera_avalon_st_bytes_to_packets "st_bytes_to_packets_0"
Info: 2021.01.17.11:35:22 Info: st_packets_to_bytes_0: "controller" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: 2021.01.17.11:35:22 Info: sysid_qsys_0: "controller" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2021.01.17.11:35:22 Info: timer_0: Starting RTL generation for module 'controller_timer_0'
Info: 2021.01.17.11:35:22 Info: timer_0:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=controller_timer_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0021_timer_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0021_timer_0_gen//controller_timer_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0021_timer_0_gen
Info: 2021.01.17.11:35:23 Info: timer_0: Done RTL generation for module 'controller_timer_0'
Info: 2021.01.17.11:35:23 Info: timer_0: "controller" instantiated altera_avalon_timer "timer_0"
Info: 2021.01.17.11:35:23 Info: uart_0: Starting RTL generation for module 'controller_uart_0'
Info: 2021.01.17.11:35:23 Info: uart_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=controller_uart_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0022_uart_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0022_uart_0_gen//controller_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0022_uart_0_gen
Info: 2021.01.17.11:35:23 Info: uart_0: Done RTL generation for module 'controller_uart_0'
Info: 2021.01.17.11:35:23 Info: uart_0: "controller" instantiated altera_avalon_uart "uart_0"
Info: 2021.01.17.11:35:23 Info: vector_controller_master_0: "controller" instantiated vector_controller_master "vector_controller_master_0"
Info: 2021.01.17.11:35:23 Info: vic_0: "controller" instantiated altera_vic "vic_0"
Info: 2021.01.17.11:35:23 Info: nios_0_custom_instruction_master_translator: "controller" instantiated altera_customins_master_translator "nios_0_custom_instruction_master_translator"
Info: 2021.01.17.11:35:23 Info: nios_0_custom_instruction_master_comb_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_comb_xconnect"
Info: 2021.01.17.11:35:23 Info: nios_0_custom_instruction_master_comb_slave_translator0: "controller" instantiated altera_customins_slave_translator "nios_0_custom_instruction_master_comb_slave_translator0"
Info: 2021.01.17.11:35:23 Info: nios_0_custom_instruction_master_multi_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_multi_xconnect"
Info: 2021.01.17.11:35:24 Info: mm_interconnect_0: "controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:27 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:27 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:27 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:28 Info: mm_interconnect_1: "controller" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2021.01.17.11:35:29 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:30 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:30 Info: mm_interconnect_2: "controller" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2021.01.17.11:35:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:32 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:32 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:32 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:33 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:35 Info: mm_interconnect_3: "controller" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2021.01.17.11:35:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:36 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:37 Info: mm_interconnect_4: "controller" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: 2021.01.17.11:35:37 Info: irq_mapper: "controller" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.01.17.11:35:37 Info: avalon_st_adapter: "controller" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.01.17.11:35:37 Info: avalon_st_adapter_001: "controller" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2021.01.17.11:35:37 Info: rst_controller: "controller" instantiated altera_reset_controller "rst_controller"
Info: 2021.01.17.11:35:37 Info: fpci_combi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: 2021.01.17.11:35:37 Info: fpci_multi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: 2021.01.17.11:35:37 Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: 2021.01.17.11:35:37 Info: prefetcher_internal: "msgdma_0" instantiated altera_msgdma_prefetcher "prefetcher_internal"
Info: 2021.01.17.11:35:37 Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: 2021.01.17.11:35:37 Info: cpu: Starting RTL generation for module 'controller_nios_0_cpu'
Info: 2021.01.17.11:35:37 Info: cpu:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0035_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0035_cpu_gen//controller_nios_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0035_cpu_gen
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*) Starting Nios II generation
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)   Elaborating CPU configuration settings
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)   Creating all objects for CPU
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)     Testbench
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)     Instruction decoding
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)       Instruction fields
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:38 (*)       Instruction decodes
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:39 (*)       Signals for RTL simulation waveforms
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:39 (*)       Instruction controls
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:39 (*)     Pipeline frontend
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:39 (*)     Pipeline backend
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:40 (*)   Creating 'C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0035_cpu_gen/
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:40 (*)   Generating RTL from CPU objects
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:40 (*)   Creating plain-text RTL
Info: 2021.01.17.11:35:40 Info: cpu: # 2021.01.17 11:35:40 (*) Done Nios II generation
Info: 2021.01.17.11:35:40 Info: cpu: Done RTL generation for module 'controller_nios_0_cpu'
Info: 2021.01.17.11:35:40 Info: cpu: "nios_0" instantiated altera_nios2_gen2_unit "cpu"
Error: 2021.01.17.11:35:40 Error: Generation stopped, 223 or more modules remaining
Info: 2021.01.17.11:35:40 Info: controller: Done "controller" with 98 modules, 97 files
Error: 2021.01.17.11:35:40 Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: 2021.01.17.11:35:40 Info: Finished: Create simulation model
Info: 2021.01.17.11:35:40 Info: Starting: Create Modelsim Project.
Info: 2021.01.17.11:35:40 Info: sim-script-gen --spd=C:\work\Robocup\phoenix-firmware\FPGA\controller\controller.spd --output-directory=C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:40 Info: Doing: ip-make-simscript --spd=C:\work\Robocup\phoenix-firmware\FPGA\controller\controller.spd --output-directory=C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info: Generating the following file(s) for MODELSIM simulator in C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info:     mentor
Info: 2021.01.17.11:35:41 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2021.01.17.11:35:41 Info: Generating the following file(s) for VCSMX simulator in C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info:     synopsys/vcsmx
Info: 2021.01.17.11:35:41 Info:     synopsys/vcsmx
Info: 2021.01.17.11:35:41 Info: Generating the following file(s) for NCSIM simulator in C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info:     cadence
Info: 2021.01.17.11:35:41 Info:     cadence
Info: 2021.01.17.11:35:41 Info:     cadence
Info: 2021.01.17.11:35:41 Info:     44 .cds.lib files in cadence/cds_libs
Info: 2021.01.17.11:35:41 Info: Generating the following file(s) for RIVIERA simulator in C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info:     aldec
Info: 2021.01.17.11:35:41 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/work/Robocup/phoenix-firmware/FPGA/controller/simulation
Info: 2021.01.17.11:35:41 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2021.01.17.11:35:41 Info: Finished: Create Modelsim Project.
Info: 2021.01.17.11:35:41 Info: Starting: Create block symbol file (.bsf)
Info: 2021.01.17.11:35:41 Info: qsys-generate C:\work\Robocup\phoenix-firmware\FPGA\controller.qsys --block-symbol-file --output-directory=C:\work\Robocup\phoenix-firmware\FPGA\controller --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2021.01.17.11:35:41 Info: Loading FPGA
Info: 2021.01.17.11:35:41 Info: Reading input file
Info: 2021.01.17.11:35:41 Info: Adding clk_0 [clock_source 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module clk_0
Info: 2021.01.17.11:35:41 Info: Adding counter_0 [altera_avalon_performance_counter 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module counter_0
Info: 2021.01.17.11:35:41 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module data_ram_0
Info: 2021.01.17.11:35:41 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module data_ram_1
Info: 2021.01.17.11:35:41 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module fpu_0
Info: 2021.01.17.11:35:41 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2021.01.17.11:35:41 Info: Parameterizing module i2c_master_0
Info: 2021.01.17.11:35:41 Info: Adding imu_spim [imu_spim 1.0]
Info: 2021.01.17.11:35:41 Info: Parameterizing module imu_spim
Info: 2021.01.17.11:35:41 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module instruction_rom_0
Info: 2021.01.17.11:35:41 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module jtag_uart_0
Info: 2021.01.17.11:35:41 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module mm_bridge_0
Info: 2021.01.17.11:35:41 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module mm_bridge_1
Info: 2021.01.17.11:35:41 Info: Adding motor_controller_0 [motor_controller 1.0]
Info: 2021.01.17.11:35:41 Info: Parameterizing module motor_controller_0
Info: 2021.01.17.11:35:41 Info: Adding msgdma_0 [altera_msgdma 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module msgdma_0
Info: 2021.01.17.11:35:41 Info: Adding multiplexer_0 [multiplexer 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module multiplexer_0
Info: 2021.01.17.11:35:41 Info: Adding nios_0 [altera_nios2_gen2 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module nios_0
Info: 2021.01.17.11:35:41 Info: Adding packets_to_master_0 [altera_avalon_packets_to_master 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module packets_to_master_0
Info: 2021.01.17.11:35:41 Info: Adding pio_0 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module pio_0
Info: 2021.01.17.11:35:41 Info: Adding pio_1 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module pio_1
Info: 2021.01.17.11:35:41 Info: Adding pio_2 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module pio_2
Info: 2021.01.17.11:35:41 Info: Adding spim_0 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module spim_0
Info: 2021.01.17.11:35:41 Info: Adding spim_1 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module spim_1
Info: 2021.01.17.11:35:41 Info: Adding spislave_0 [spislave 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module spislave_0
Info: 2021.01.17.11:35:41 Info: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module st_bytes_to_packets_0
Info: 2021.01.17.11:35:41 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module st_packets_to_bytes_0
Info: 2021.01.17.11:35:41 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module sysid_qsys_0
Info: 2021.01.17.11:35:41 Info: Adding timer_0 [altera_avalon_timer 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module timer_0
Info: 2021.01.17.11:35:41 Info: Adding uart_0 [altera_avalon_uart 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module uart_0
Info: 2021.01.17.11:35:41 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2021.01.17.11:35:41 Info: Parameterizing module vector_controller_master_0
Info: 2021.01.17.11:35:41 Info: Adding vic_0 [altera_vic 20.1]
Info: 2021.01.17.11:35:41 Info: Parameterizing module vic_0
Info: 2021.01.17.11:35:41 Info: Building connections
Info: 2021.01.17.11:35:41 Info: Parameterizing connections
Info: 2021.01.17.11:35:41 Info: Validating
Info: 2021.01.17.11:35:42 Info: Done reading input file
Info: 2021.01.17.11:35:43 Info: controller.msgdma_0: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read
Info: 2021.01.17.11:35:43 Info: controller.msgdma_0.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: 2021.01.17.11:35:43 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.01.17.11:35:43 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2021.01.17.11:35:43 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:43 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:43 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:43 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:43 Info: qsys-generate succeeded.
Info: 2021.01.17.11:35:43 Info: Finished: Create block symbol file (.bsf)
Info: 2021.01.17.11:35:43 Info:
Info: 2021.01.17.11:35:43 Info: Starting: Create HDL design files for synthesis
Info: 2021.01.17.11:35:43 Info: qsys-generate C:\work\Robocup\phoenix-firmware\FPGA\controller.qsys --synthesis=VERILOG --output-directory=C:\work\Robocup\phoenix-firmware\FPGA\controller\synthesis --family="Cyclone 10 LP" --part=10CL025YU256C8G
Info: 2021.01.17.11:35:43 Info: Loading FPGA
Info: 2021.01.17.11:35:44 Info: Reading input file
Info: 2021.01.17.11:35:44 Info: Adding clk_0 [clock_source 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module clk_0
Info: 2021.01.17.11:35:44 Info: Adding counter_0 [altera_avalon_performance_counter 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module counter_0
Info: 2021.01.17.11:35:44 Info: Adding data_ram_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module data_ram_0
Info: 2021.01.17.11:35:44 Info: Adding data_ram_1 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module data_ram_1
Info: 2021.01.17.11:35:44 Info: Adding fpu_0 [altera_nios_custom_instr_floating_point_2 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module fpu_0
Info: 2021.01.17.11:35:44 Info: Adding i2c_master_0 [i2c_master 1.0]
Info: 2021.01.17.11:35:44 Info: Parameterizing module i2c_master_0
Info: 2021.01.17.11:35:44 Info: Adding imu_spim [imu_spim 1.0]
Info: 2021.01.17.11:35:44 Info: Parameterizing module imu_spim
Info: 2021.01.17.11:35:44 Info: Adding instruction_rom_0 [altera_avalon_onchip_memory2 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module instruction_rom_0
Info: 2021.01.17.11:35:44 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module jtag_uart_0
Info: 2021.01.17.11:35:44 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module mm_bridge_0
Info: 2021.01.17.11:35:44 Info: Adding mm_bridge_1 [altera_avalon_mm_bridge 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module mm_bridge_1
Info: 2021.01.17.11:35:44 Info: Adding motor_controller_0 [motor_controller 1.0]
Info: 2021.01.17.11:35:44 Info: Parameterizing module motor_controller_0
Info: 2021.01.17.11:35:44 Info: Adding msgdma_0 [altera_msgdma 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module msgdma_0
Info: 2021.01.17.11:35:44 Info: Adding multiplexer_0 [multiplexer 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module multiplexer_0
Info: 2021.01.17.11:35:44 Info: Adding nios_0 [altera_nios2_gen2 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module nios_0
Info: 2021.01.17.11:35:44 Info: Adding packets_to_master_0 [altera_avalon_packets_to_master 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module packets_to_master_0
Info: 2021.01.17.11:35:44 Info: Adding pio_0 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module pio_0
Info: 2021.01.17.11:35:44 Info: Adding pio_1 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module pio_1
Info: 2021.01.17.11:35:44 Info: Adding pio_2 [altera_avalon_pio 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module pio_2
Info: 2021.01.17.11:35:44 Info: Adding spim_0 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module spim_0
Info: 2021.01.17.11:35:44 Info: Adding spim_1 [altera_avalon_spi 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module spim_1
Info: 2021.01.17.11:35:44 Info: Adding spislave_0 [spislave 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module spislave_0
Info: 2021.01.17.11:35:44 Info: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module st_bytes_to_packets_0
Info: 2021.01.17.11:35:44 Info: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module st_packets_to_bytes_0
Info: 2021.01.17.11:35:44 Info: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module sysid_qsys_0
Info: 2021.01.17.11:35:44 Info: Adding timer_0 [altera_avalon_timer 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module timer_0
Info: 2021.01.17.11:35:44 Info: Adding uart_0 [altera_avalon_uart 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module uart_0
Info: 2021.01.17.11:35:44 Info: Adding vector_controller_master_0 [vector_controller_master 1.0]
Info: 2021.01.17.11:35:44 Info: Parameterizing module vector_controller_master_0
Info: 2021.01.17.11:35:44 Info: Adding vic_0 [altera_vic 20.1]
Info: 2021.01.17.11:35:44 Info: Parameterizing module vic_0
Info: 2021.01.17.11:35:44 Info: Building connections
Info: 2021.01.17.11:35:44 Info: Parameterizing connections
Info: 2021.01.17.11:35:44 Info: Validating
Info: 2021.01.17.11:35:45 Info: Done reading input file
Info: 2021.01.17.11:35:46 Info: controller.msgdma_0: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read
Info: 2021.01.17.11:35:46 Info: controller.msgdma_0.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
2021.01.17.11:35:46 Info: controller.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2021.01.17.11:35:46 Info: controller.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: 2021.01.17.11:35:46 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:46 Info: controller.multiplexer_0.out
Info: 2021.01.17.11:35:46 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:46 Info: controller.st_bytes_to_packets_0.out_packets_stream
Info: 2021.01.17.11:35:46 Info: controller: Generating controller "controller" for QUARTUS_SYNTH
Info: 2021.01.17.11:35:47 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has address signal 32 bit wide, but the slave is 8 bit wide.
Info: 2021.01.17.11:35:47 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:47 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:47 Info: Interconnect is inserted between master packets_to_master_0.avalon_master and slave data_ram_1.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: 2021.01.17.11:35:51 Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: 2021.01.17.11:35:51 Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Warning: 2021.01.17.11:35:53 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: 2021.01.17.11:35:53 Warning: controller: "No matching role found for nios_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: 2021.01.17.11:35:54 Info: counter_0: Starting RTL generation for module 'controller_counter_0'
Info: 2021.01.17.11:35:54 Info: counter_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=controller_counter_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0037_counter_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0037_counter_0_gen/
Info: 2021.01.17.11:35:54 Info: counter_0: Done RTL generation for module 'controller_counter_0'
Info: 2021.01.17.11:35:54 Info: counter_0: "controller" instantiated altera_avalon_performance_counter "counter_0"
Info: 2021.01.17.11:35:54 Info: data_ram_0: Starting RTL generation for module 'controller_data_ram_0'
Info: 2021.01.17.11:35:54 Info: data_ram_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0038_data_ram_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0038_data_ram_0_gen/
Info: 2021.01.17.11:35:54 Info: data_ram_0: Done RTL generation for module 'controller_data_ram_0'
Info: 2021.01.17.11:35:54 Info: data_ram_0: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_0"
Info: 2021.01.17.11:35:54 Info: data_ram_1: Starting RTL generation for module 'controller_data_ram_1'
Info: 2021.01.17.11:35:54 Info: data_ram_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_data_ram_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0039_data_ram_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0039_data_ram_1_gen/
Info: 2021.01.17.11:35:54 Info: data_ram_1: Done RTL generation for module 'controller_data_ram_1'
Info: 2021.01.17.11:35:54 Info: data_ram_1: "controller" instantiated altera_avalon_onchip_memory2 "data_ram_1"
Info: 2021.01.17.11:35:54 Info: fpu_0: "controller" instantiated altera_nios_custom_instr_floating_point_2 "fpu_0"
Info: 2021.01.17.11:35:54 Info: i2c_master_0: "controller" instantiated i2c_master "i2c_master_0"
Info: 2021.01.17.11:35:54 Info: imu_spim: "controller" instantiated imu_spim "imu_spim"
Info: 2021.01.17.11:35:54 Info: instruction_rom_0: Starting RTL generation for module 'controller_instruction_rom_0'
Info: 2021.01.17.11:35:54 Info: instruction_rom_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=controller_instruction_rom_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0042_instruction_rom_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0042_instruction_rom_0_gen/
Info: 2021.01.17.11:35:55 Info: instruction_rom_0: Done RTL generation for module 'controller_instruction_rom_0'
Info: 2021.01.17.11:35:55 Info: instruction_rom_0: "controller" instantiated altera_avalon_onchip_memory2 "instruction_rom_0"
Info: 2021.01.17.11:35:55 Info: mm_bridge_0: "controller" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2021.01.17.11:35:55 Info: motor_controller_0: "controller" instantiated motor_controller "motor_controller_0"
Info: 2021.01.17.11:35:55 Info: msgdma_0: "controller" instantiated altera_msgdma "msgdma_0"
Info: 2021.01.17.11:35:55 Info: multiplexer_0: "controller" instantiated multiplexer "multiplexer_0"
Info: 2021.01.17.11:35:55 Info: nios_0: "controller" instantiated altera_nios2_gen2 "nios_0"
Info: 2021.01.17.11:35:55 Info: packets_to_master_0: "controller" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: 2021.01.17.11:35:55 Info: pio_0: Starting RTL generation for module 'controller_pio_0'
Info: 2021.01.17.11:35:55 Info: pio_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0047_pio_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0047_pio_0_gen/
Info: 2021.01.17.11:35:55 Info: pio_0: Done RTL generation for module 'controller_pio_0'
Info: 2021.01.17.11:35:55 Info: pio_0: "controller" instantiated altera_avalon_pio "pio_0"
Info: 2021.01.17.11:35:55 Info: pio_1: Starting RTL generation for module 'controller_pio_1'
Info: 2021.01.17.11:35:55 Info: pio_1:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_1 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0048_pio_1_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0048_pio_1_gen/
Info: 2021.01.17.11:35:56 Info: pio_1: Done RTL generation for module 'controller_pio_1'
Info: 2021.01.17.11:35:56 Info: pio_1: "controller" instantiated altera_avalon_pio "pio_1"
Info: 2021.01.17.11:35:56 Info: pio_2: Starting RTL generation for module 'controller_pio_2'
Info: 2021.01.17.11:35:56 Info: pio_2:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=controller_pio_2 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0049_pio_2_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0049_pio_2_gen/
Info: 2021.01.17.11:35:56 Info: pio_2: Done RTL generation for module 'controller_pio_2'
Info: 2021.01.17.11:35:56 Info: pio_2: "controller" instantiated altera_avalon_pio "pio_2"
Info: 2021.01.17.11:35:56 Info: spim_0: Starting RTL generation for module 'controller_spim_0'
Info: 2021.01.17.11:35:56 Info: spim_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=controller_spim_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0050_spim_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0050_spim_0_gen/
Info: 2021.01.17.11:35:56 Info: spim_0: Done RTL generation for module 'controller_spim_0'
Info: 2021.01.17.11:35:56 Info: spim_0: "controller" instantiated altera_avalon_spi "spim_0"
Info: 2021.01.17.11:35:56 Info: spislave_0: "controller" instantiated spislave "spislave_0"
Info: 2021.01.17.11:35:56 Info: st_bytes_to_packets_0: "controller" instantiated altera_avalon_st_bytes_to_packets "st_bytes_to_packets_0"
Info: 2021.01.17.11:35:56 Info: st_packets_to_bytes_0: "controller" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: 2021.01.17.11:35:56 Info: sysid_qsys_0: "controller" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: 2021.01.17.11:35:56 Info: timer_0: Starting RTL generation for module 'controller_timer_0'
Info: 2021.01.17.11:35:56 Info: timer_0:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=controller_timer_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0054_timer_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0054_timer_0_gen/
Info: 2021.01.17.11:35:56 Info: timer_0: Done RTL generation for module 'controller_timer_0'
Info: 2021.01.17.11:35:56 Info: timer_0: "controller" instantiated altera_avalon_timer "timer_0"
Info: 2021.01.17.11:35:56 Info: uart_0: Starting RTL generation for module 'controller_uart_0'
Info: 2021.01.17.11:35:56 Info: uart_0:   Generation command is [exec C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/opt/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=controller_uart_0 --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0055_uart_0_gen/ --quartus_dir=C:/opt/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0055_uart_0_gen/
Info: 2021.01.17.11:35:56 Info: uart_0: Done RTL generation for module 'controller_uart_0'
Info: 2021.01.17.11:35:56 Info: uart_0: "controller" instantiated altera_avalon_uart "uart_0"
Info: 2021.01.17.11:35:56 Info: vector_controller_master_0: "controller" instantiated vector_controller_master "vector_controller_master_0"
Info: 2021.01.17.11:35:57 Info: vic_0: "controller" instantiated altera_vic "vic_0"
Info: 2021.01.17.11:35:57 Info: nios_0_custom_instruction_master_translator: "controller" instantiated altera_customins_master_translator "nios_0_custom_instruction_master_translator"
Info: 2021.01.17.11:35:57 Info: nios_0_custom_instruction_master_comb_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_comb_xconnect"
Info: 2021.01.17.11:35:57 Info: nios_0_custom_instruction_master_comb_slave_translator0: "controller" instantiated altera_customins_slave_translator "nios_0_custom_instruction_master_comb_slave_translator0"
Info: 2021.01.17.11:35:57 Info: nios_0_custom_instruction_master_multi_xconnect: "controller" instantiated altera_customins_xconnect "nios_0_custom_instruction_master_multi_xconnect"
Info: 2021.01.17.11:35:57 Info: mm_interconnect_0: "controller" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2021.01.17.11:35:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:35:59 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:00 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:00 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:00 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:02 Info: mm_interconnect_1: "controller" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2021.01.17.11:36:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:03 Info: mm_interconnect_2: "controller" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2021.01.17.11:36:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:06 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:08 Info: mm_interconnect_3: "controller" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2021.01.17.11:36:09 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:09 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:09 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2021.01.17.11:36:10 Info: mm_interconnect_4: "controller" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: 2021.01.17.11:36:10 Info: irq_mapper: "controller" instantiated altera_irq_mapper "irq_mapper"
Info: 2021.01.17.11:36:10 Info: avalon_st_adapter: "controller" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.01.17.11:36:10 Info: avalon_st_adapter_001: "controller" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2021.01.17.11:36:10 Info: rst_controller: "controller" instantiated altera_reset_controller "rst_controller"
Info: 2021.01.17.11:36:10 Info: fpci_combi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_combi "fpci_combi"
Info: 2021.01.17.11:36:10 Info: fpci_multi: "fpu_0" instantiated altera_nios_custom_instr_floating_point_2_multi "fpci_multi"
Info: 2021.01.17.11:36:10 Info: dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: 2021.01.17.11:36:10 Info: prefetcher_internal: "msgdma_0" instantiated altera_msgdma_prefetcher "prefetcher_internal"
Info: 2021.01.17.11:36:10 Info: read_mstr_internal: "msgdma_0" instantiated dma_read_master "read_mstr_internal"
Info: 2021.01.17.11:36:10 Info: cpu: Starting RTL generation for module 'controller_nios_0_cpu'
Info: 2021.01.17.11:36:10 Info: cpu:   Generation command is [exec C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/opt/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/opt/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/opt/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=controller_nios_0_cpu --dir=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0068_cpu_gen/ --quartus_bindir=C:/opt/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/fujii/AppData/Local/Temp/alt8644_7624481353117208758.dir/0068_cpu_gen/
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*) Starting Nios II generation
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)   Elaborating CPU configuration settings
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)   Creating all objects for CPU
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)     Testbench
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)     Instruction decoding
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)       Instruction fields
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)       Instruction decodes
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)       Signals for RTL simulation waveforms
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)       Instruction controls
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)     Pipeline frontend
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:11 (*)     Pipeline backend
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:12 (*)   Generating RTL from CPU objects
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:12 (*)   Creating plain-text RTL
Info: 2021.01.17.11:36:13 Info: cpu: # 2021.01.17 11:36:12 (*) Done Nios II generation
Info: 2021.01.17.11:36:13 Info: cpu: Done RTL generation for module 'controller_nios_0_cpu'
Info: 2021.01.17.11:36:13 Info: cpu: "nios_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2021.01.17.11:36:13 Info: vic_csr: "vic_0" instantiated altera_vic_csr "vic_csr"
Info: 2021.01.17.11:36:13 Info: vic_priority: "vic_0" instantiated altera_vic_priority "vic_priority"
Info: 2021.01.17.11:36:13 Info: vic_vector: "vic_0" instantiated altera_vic_vector "vic_vector"
Info: 2021.01.17.11:36:13 Info: packets_to_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "packets_to_master_0_avalon_master_translator"
Info: 2021.01.17.11:36:13 Info: data_ram_1_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "data_ram_1_s2_translator"
Info: 2021.01.17.11:36:13 Info: nios_0_data_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "nios_0_data_master_agent"
Info: 2021.01.17.11:36:13 Info: msgdma_0_csr_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "msgdma_0_csr_agent"
Info: 2021.01.17.11:36:13 Info: msgdma_0_csr_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "msgdma_0_csr_agent_rsp_fifo"
Info: 2021.01.17.11:36:13 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2021.01.17.11:36:13 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2021.01.17.11:36:13 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2021.01.17.11:36:13 Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: 2021.01.17.11:36:13 Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: 2021.01.17.11:36:13 Info: mm_bridge_1_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "mm_bridge_1_s0_burst_adapter"
Info: 2021.01.17.11:36:13 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.01.17.11:36:13 Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2021.01.17.11:36:13 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.01.17.11:36:13 Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.01.17.11:36:13 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: mm_bridge_1_s0_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "mm_bridge_1_s0_rsp_width_adapter"
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2021.01.17.11:36:13 Info: avalon_st_adapter_005: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: 2021.01.17.11:36:13 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2021.01.17.11:36:13 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2021.01.17.11:36:13 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2021.01.17.11:36:13 Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
Info: 2021.01.17.11:36:13 Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
Info: 2021.01.17.11:36:13 Info: msgdma_0_descriptor_read_master_limiter: "mm_interconnect_2" instantiated altera_merlin_traffic_limiter "msgdma_0_descriptor_read_master_limiter"
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:13 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.01.17.11:36:14 Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2021.01.17.11:36:14 Info: cmd_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2021.01.17.11:36:14 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: cmd_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.01.17.11:36:14 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2021.01.17.11:36:14 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2021.01.17.11:36:14 Info: router_008: "mm_interconnect_3" instantiated altera_merlin_router "router_008"
Info: 2021.01.17.11:36:14 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.01.17.11:36:14 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.01.17.11:36:14 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: 2021.01.17.11:36:14 Info: router_001: "mm_interconnect_4" instantiated altera_merlin_router "router_001"
Info: 2021.01.17.11:36:14 Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2021.01.17.11:36:14 Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: rsp_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2021.01.17.11:36:14 Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2021.01.17.11:36:14 Info: Reusing file C:/work/Robocup/phoenix-firmware/FPGA/controller/synthesis/submodules
Info: 2021.01.17.11:36:14 Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: 2021.01.17.11:36:14 Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: 2021.01.17.11:36:14 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2021.01.17.11:36:14 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: 2021.01.17.11:36:14 Info: controller: Done "controller" with 100 modules, 160 files
Info: 2021.01.17.11:36:14 Info: qsys-generate succeeded.
Info: 2021.01.17.11:36:14 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "controller.BAK.qsys" to "controller.qsys"
Error (14923): Error upgrading Platform Designer file "controller.qsys"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "controller.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/opt/intelfpga_lite/20.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 4 warnings
    Error: Peak virtual memory: 4853 megabytes
    Error: Processing ended: Sun Jan 17 11:36:15 2021
    Error: Elapsed time: 00:01:29
    Error: Total CPU time (on all processors): 00:02:01


