

================================================================
== Vitis HLS Report for 'operator_2_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Tue Feb  8 15:34:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_res_2_01 = alloca i32 1"   --->   Operation 5 'alloca' 'num_res_2_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 6 'alloca' 'num_res_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%res_p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %res_p"   --->   Operation 8 'read' 'res_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_i1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i1"   --->   Operation 9 'read' 'sub_i1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 2, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i2 %i" [../src/ban.cpp:506]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.44ns)   --->   "%icmp_ln506 = icmp_eq  i2 %i_7, i2 0" [../src/ban.cpp:506]   --->   Operation 14 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void %.split9_ifconv, void %_ZNK3Ban22sum_infinitesimal_realEPff.exit.preheader.exitStub" [../src/ban.cpp:506]   --->   Operation 16 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_res_2_01_load_1 = load i32 %num_res_2_01" [../src/ban.cpp:509]   --->   Operation 17 'load' 'num_res_2_01_load_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%num_res_2_load_2 = load i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 18 'load' 'num_res_2_load_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i2 %i_7" [../src/ban.cpp:506]   --->   Operation 19 'zext' 'i_cast' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln506 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/ban.cpp:506]   --->   Operation 20 'specloopname' 'specloopname_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%icmp_ln508 = icmp_ult  i32 %i_cast, i32 %sub_i1_read" [../src/ban.cpp:508]   --->   Operation 21 'icmp' 'icmp_ln508' <Predicate = (!icmp_ln506)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln509 = add i32 %i_cast, i32 %res_p_read" [../src/ban.cpp:509]   --->   Operation 22 'add' 'add_ln509' <Predicate = (!icmp_ln506)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %add_ln509, i5 0" [../src/ban.cpp:509]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i37 %shl_ln" [../src/ban.cpp:509]   --->   Operation 24 'zext' 'zext_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%add_ln509_1 = add i38 %zext_ln509, i38 32" [../src/ban.cpp:509]   --->   Operation 25 'add' 'add_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i38 %add_ln509_1" [../src/ban.cpp:509]   --->   Operation 26 'zext' 'zext_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%add_ln509_2 = add i38 %zext_ln509, i38 64" [../src/ban.cpp:509]   --->   Operation 27 'add' 'add_ln509_2' <Predicate = (!icmp_ln506)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%zext_ln509_2 = zext i38 %add_ln509_2" [../src/ban.cpp:509]   --->   Operation 28 'zext' 'zext_ln509_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%shl_ln509 = shl i128 1, i128 %zext_ln509_2" [../src/ban.cpp:509]   --->   Operation 29 'shl' 'shl_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln509_2, i32 7, i32 37" [../src/ban.cpp:509]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln509 = icmp_ne  i31 %tmp, i31 0" [../src/ban.cpp:509]   --->   Operation 31 'icmp' 'icmp_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%select_ln509 = select i1 %icmp_ln509, i128 0, i128 %shl_ln509" [../src/ban.cpp:509]   --->   Operation 32 'select' 'select_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node sub_ln509)   --->   "%shl_ln509_1 = shl i128 1, i128 %zext_ln509_1" [../src/ban.cpp:509]   --->   Operation 33 'shl' 'shl_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln509 = sub i128 %select_ln509, i128 %shl_ln509_1" [../src/ban.cpp:509]   --->   Operation 34 'sub' 'sub_ln509' <Predicate = (!icmp_ln506)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%and_ln509 = and i128 %sub_ln509, i128 %p_read" [../src/ban.cpp:509]   --->   Operation 35 'and' 'and_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%lshr_ln509 = lshr i128 %and_ln509, i128 %zext_ln509_1" [../src/ban.cpp:509]   --->   Operation 36 'lshr' 'lshr_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%trunc_ln509 = trunc i128 %lshr_ln509" [../src/ban.cpp:509]   --->   Operation 37 'trunc' 'trunc_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node num_res_1)   --->   "%bitcast_ln509 = bitcast i32 %trunc_ln509" [../src/ban.cpp:509]   --->   Operation 38 'bitcast' 'bitcast_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.51ns) (out node of the LUT)   --->   "%num_res_1 = select i1 %icmp_ln508, i32 0, i32 %bitcast_ln509" [../src/ban.cpp:508]   --->   Operation 39 'select' 'num_res_1' <Predicate = (!icmp_ln506)> <Delay = 1.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.44ns)   --->   "%icmp_ln509_1 = icmp_eq  i2 %i_7, i2 1" [../src/ban.cpp:509]   --->   Operation 40 'icmp' 'icmp_ln509_1' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns)   --->   "%num_res_2_6 = select i1 %icmp_ln509_1, i32 %num_res_1, i32 %num_res_2_load_2" [../src/ban.cpp:509]   --->   Operation 41 'select' 'num_res_2_6' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.44ns)   --->   "%num_res_2_7 = select i1 %icmp_ln509_1, i32 %num_res_2_01_load_1, i32 %num_res_1" [../src/ban.cpp:509]   --->   Operation 42 'select' 'num_res_2_7' <Predicate = (!icmp_ln506)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.54ns)   --->   "%add_ln506 = add i2 %i_7, i2 3" [../src/ban.cpp:506]   --->   Operation 43 'add' 'add_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_6, i32 %num_res_2" [../src/ban.cpp:509]   --->   Operation 44 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln509 = store i32 %num_res_2_7, i32 %num_res_2_01" [../src/ban.cpp:509]   --->   Operation 45 'store' 'store_ln509' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln506 = store i2 %add_ln506, i2 %i" [../src/ban.cpp:506]   --->   Operation 46 'store' 'store_ln506' <Predicate = (!icmp_ln506)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%num_res_2_01_load = load i32 %num_res_2_01"   --->   Operation 48 'load' 'num_res_2_01_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2"   --->   Operation 49 'load' 'num_res_2_load' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_1_02_out, i32 %num_res_2_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_2_01_out, i32 %num_res_2_01_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln506)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.59ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:506) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln509', ../src/ban.cpp:509) [26]  (1.02 ns)
	'add' operation ('add_ln509_2', ../src/ban.cpp:509) [31]  (1.03 ns)
	'icmp' operation ('icmp_ln509', ../src/ban.cpp:509) [35]  (0.998 ns)
	'select' operation ('select_ln509', ../src/ban.cpp:509) [36]  (0 ns)
	'sub' operation ('sub_ln509', ../src/ban.cpp:509) [38]  (1.58 ns)
	'and' operation ('and_ln509', ../src/ban.cpp:509) [39]  (0 ns)
	'lshr' operation ('lshr_ln509', ../src/ban.cpp:509) [40]  (0 ns)
	'select' operation ('num_res[1]', ../src/ban.cpp:508) [43]  (1.52 ns)
	'select' operation ('num_res[2]', ../src/ban.cpp:509) [45]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
