{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667494352331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667494352338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 13:52:32 2022 " "Processing started: Thu Nov  3 13:52:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667494352338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494352338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB5A -c LAB5A " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB5A -c LAB5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494352338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667494352517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667494352517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Seletora " "Found entity 1: Seletora" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494361698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494361698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362009 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D3 " "Found entity 1: 09D3" {  } { { "09D3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D2 " "Found entity 1: 09D2" {  } { { "09D2.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D1 " "Found entity 1: 09D1" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "09D0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 09D0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 09D0 " "Found entity 1: 09D0" {  } { { "09D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador09.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador09.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador09 " "Found entity 1: Contador09" {  } { { "Contador09.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D3 " "Found entity 1: 06D3" {  } { { "06D3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D2 " "Found entity 1: 06D2" {  } { { "06D2.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D1 " "Found entity 1: 06D1" {  } { { "06D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "06D0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 06D0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 06D0 " "Found entity 1: 06D0" {  } { { "06D0.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/06D0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Contador06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Contador06 " "Found entity 1: Contador06" {  } { { "Contador06.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB5A.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LAB5A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB5A " "Found entity 1: LAB5A" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Frequencia.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Frequencia.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Frequencia " "Found entity 1: Frequencia" {  } { { "Frequencia.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference1KHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference1KHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1KHz-freq_div " "Found design unit 1: Timing_Reference1KHz-freq_div" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1KHz " "Found entity 1: Timing_Reference1KHz" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667494362012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB5A " "Elaborating entity \"LAB5A\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667494362050 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 328 -16 32 360 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 336 592 640 368 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 304 592 640 336 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 312 1064 1112 344 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 280 1064 1112 312 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 288 1536 1584 320 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 256 1536 1584 288 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 264 1888 1936 296 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 296 1912 1960 328 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362058 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst40 " "Block or symbol \"NOT\" of instance \"inst40\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 2192 2224 128 "inst40" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 1816 1848 128 "inst44" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst47 " "Block or symbol \"NOT\" of instance \"inst47\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 1424 1456 128 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst51 " "Block or symbol \"NOT\" of instance \"inst51\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 960 992 128 "inst51" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst53 " "Block or symbol \"NOT\" of instance \"inst53\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 88 992 1024 136 "inst53" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst60 " "Block or symbol \"NOT\" of instance \"inst60\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 80 -128 -96 128 "inst60" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst38 " "Block or symbol \"NOT\" of instance \"inst38\" overlaps another block or symbol" {  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 104 -96 -64 152 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667494362059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst27 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst27\"" {  } { { "LAB5A.bdf" "inst27" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 552 -192 -16 672 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador09 Contador09:inst6 " "Elaborating entity \"Contador09\" for hierarchy \"Contador09:inst6\"" {  } { { "LAB5A.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 296 -312 -192 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D3 Contador09:inst6\|09D3:inst4 " "Elaborating entity \"09D3\" for hierarchy \"Contador09:inst6\|09D3:inst4\"" {  } { { "Contador09.bdf" "inst4" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 144 304 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D0 Contador09:inst6\|09D0:inst6 " "Elaborating entity \"09D0\" for hierarchy \"Contador09:inst6\|09D0:inst6\"" {  } { { "Contador09.bdf" "inst6" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 760 920 432 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D1 Contador09:inst6\|09D1:inst5 " "Elaborating entity \"09D1\" for hierarchy \"Contador09:inst6\|09D1:inst5\"" {  } { { "Contador09.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 544 704 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362066 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Q2 " "Pin \"Q2\" not connected" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { { 40 144 160 208 "Q2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667494362067 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "09D1.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/09D1.bdf" { { 232 160 192 280 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667494362067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "09D2 Contador09:inst6\|09D2:inst2 " "Elaborating entity \"09D2\" for hierarchy \"Contador09:inst6\|09D2:inst2\"" {  } { { "Contador09.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador09.bdf" { { 336 344 504 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequencia Frequencia:inst69 " "Elaborating entity \"Frequencia\" for hierarchy \"Frequencia:inst69\"" {  } { { "LAB5A.bdf" "inst69" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 352 -840 -704 448 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seletora Frequencia:inst69\|Seletora:inst " "Elaborating entity \"Seletora\" for hierarchy \"Frequencia:inst69\|Seletora:inst\"" {  } { { "Frequencia.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 160 608 704 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1KHz Frequencia:inst69\|Timing_Reference1KHz:inst3 " "Elaborating entity \"Timing_Reference1KHz\" for hierarchy \"Frequencia:inst69\|Timing_Reference1KHz:inst3\"" {  } { { "Frequencia.bdf" "inst3" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 80 208 352 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1KHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference1KHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667494362072 "|LAB5A|Frequencia:inst69|Timing_Reference1KHz:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Frequencia:inst69\|Timing_Reference:inst2 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Frequencia:inst69\|Timing_Reference:inst2\"" {  } { { "Frequencia.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Frequencia.bdf" { { 256 200 344 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362076 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667494362077 "|LAB5A|Frequencia:inst69|Timing_Reference:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador06 Contador06:inst " "Elaborating entity \"Contador06\" for hierarchy \"Contador06:inst\"" {  } { { "LAB5A.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 248 1704 1824 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D3 Contador06:inst\|06D3:inst8 " "Elaborating entity \"06D3\" for hierarchy \"Contador06:inst\|06D3:inst8\"" {  } { { "Contador06.bdf" "inst8" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 320 416 288 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D2 Contador06:inst\|06D2:inst7 " "Elaborating entity \"06D2\" for hierarchy \"Contador06:inst\|06D2:inst7\"" {  } { { "Contador06.bdf" "inst7" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 520 680 288 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D0 Contador06:inst\|06D0:inst " "Elaborating entity \"06D0\" for hierarchy \"Contador06:inst\|06D0:inst\"" {  } { { "Contador06.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 184 936 1096 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "06D1 Contador06:inst\|06D1:inst5 " "Elaborating entity \"06D1\" for hierarchy \"Contador06:inst\|06D1:inst5\"" {  } { { "Contador06.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Contador06.bdf" { { 192 720 880 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362087 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Frequencia:inst69\|Seletora:inst\|inst2~0 " "Found clock multiplexer Frequencia:inst69\|Seletora:inst\|inst2~0" {  } { { "../Prova1/Seletora.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/Prova1/Seletora.bdf" { { 144 696 760 192 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667494362243 "|LAB5A|Frequencia:inst69|Seletora:inst|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667494362243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667494362585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667494362950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667494362950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667494362983 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667494362983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667494362983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667494362983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667494362989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 13:52:42 2022 " "Processing ended: Thu Nov  3 13:52:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667494362989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667494362989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667494362989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667494362989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667494363625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667494363633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 13:52:43 2022 " "Processing started: Thu Nov  3 13:52:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667494363633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667494363633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB5A -c LAB5A " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB5A -c LAB5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667494363633 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667494363674 ""}
{ "Info" "0" "" "Project  = LAB5A" {  } {  } 0 0 "Project  = LAB5A" 0 0 "Fitter" 0 0 1667494363675 ""}
{ "Info" "0" "" "Revision = LAB5A" {  } {  } 0 0 "Revision = LAB5A" 0 0 "Fitter" 0 0 1667494363675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667494363733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667494363733 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB5A 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LAB5A\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667494363738 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667494363770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667494363770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667494363934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667494363938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667494363982 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667494363982 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/aldeena/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667494363985 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667494363985 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667494363985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667494363985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667494363985 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667494363986 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667494363987 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB5A.sdc " "Synopsys Design Constraints File file not found: 'LAB5A.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1667494364510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1667494364510 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst69\|inst\|inst2~0  from: datac  to: combout " "Cell: inst69\|inst\|inst2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494364513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datab  to: combout " "Cell: inst7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494364513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datac  to: combout " "Cell: inst7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494364513 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datad  to: combout " "Cell: inst7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494364513 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1667494364513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667494364514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1667494364515 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1667494364515 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "InternalCLK50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node InternalCLK50MHz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667494364545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequencia:inst69\|Timing_Reference1KHz:inst3\|tmp " "Destination node Frequencia:inst69\|Timing_Reference1KHz:inst3\|tmp" {  } { { "Timing_Reference1KHz.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference1KHz.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667494364545 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Frequencia:inst69\|Timing_Reference:inst2\|tmp " "Destination node Frequencia:inst69\|Timing_Reference:inst2\|tmp" {  } { { "Timing_Reference.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667494364545 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667494364545 ""}  } { { "LAB5A.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/LAB5A.bdf" { { 376 -1144 -968 392 "InternalCLK50MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667494364545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667494364856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667494364857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667494364857 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667494364858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667494364859 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667494364860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667494364860 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667494364860 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667494364860 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1667494364861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667494364861 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667494364918 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667494364922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667494365919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667494366001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667494366023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667494367442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667494367443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667494367878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB5A/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667494369256 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667494369256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667494370247 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667494370247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667494370249 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667494370385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667494370392 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667494370673 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667494370673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667494371047 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667494371467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2223 " "Peak virtual memory: 2223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667494371904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 13:52:51 2022 " "Processing ended: Thu Nov  3 13:52:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667494371904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667494371904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667494371904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667494371904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667494372599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667494372612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 13:52:52 2022 " "Processing started: Thu Nov  3 13:52:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667494372612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667494372612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB5A -c LAB5A " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB5A -c LAB5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667494372612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667494372788 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667494374038 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667494374084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667494374691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 13:52:54 2022 " "Processing ended: Thu Nov  3 13:52:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667494374691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667494374691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667494374691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667494374691 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667494374835 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667494375346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667494375355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 13:52:55 2022 " "Processing started: Thu Nov  3 13:52:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667494375355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667494375355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB5A -c LAB5A " "Command: quartus_sta LAB5A -c LAB5A" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667494375355 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667494375397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667494375474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667494375474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375508 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB5A.sdc " "Synopsys Design Constraints File file not found: 'LAB5A.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667494375719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375719 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador09:inst6\|09D0:inst6\|inst3 Contador09:inst6\|09D0:inst6\|inst3 " "create_clock -period 1.000 -name Contador09:inst6\|09D0:inst6\|inst3 Contador09:inst6\|09D0:inst6\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Seletora Seletora " "create_clock -period 1.000 -name Seletora Seletora" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador09:inst2\|09D0:inst6\|inst3 Contador09:inst2\|09D0:inst6\|inst3 " "create_clock -period 1.000 -name Contador09:inst2\|09D0:inst6\|inst3 Contador09:inst2\|09D0:inst6\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador09:inst5\|09D0:inst6\|inst3 Contador09:inst5\|09D0:inst6\|inst3 " "create_clock -period 1.000 -name Contador09:inst5\|09D0:inst6\|inst3 Contador09:inst5\|09D0:inst6\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador09:inst3\|09D0:inst6\|inst3 Contador09:inst3\|09D0:inst6\|inst3 " "create_clock -period 1.000 -name Contador09:inst3\|09D0:inst6\|inst3 Contador09:inst3\|09D0:inst6\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador06:inst\|06D0:inst\|inst3 Contador06:inst\|06D0:inst\|inst3 " "create_clock -period 1.000 -name Contador06:inst\|06D0:inst\|inst3 Contador06:inst\|06D0:inst\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name InternalCLK50MHz InternalCLK50MHz " "create_clock -period 1.000 -name InternalCLK50MHz InternalCLK50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667494375721 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667494375721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst69\|inst\|inst2~0  from: datad  to: combout " "Cell: inst69\|inst\|inst2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494375723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datab  to: combout " "Cell: inst7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494375723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datac  to: combout " "Cell: inst7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494375723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datad  to: combout " "Cell: inst7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494375723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667494375723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667494375723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667494375724 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667494375724 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667494375728 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1667494375733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667494375735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.030 " "Worst-case setup slack is -3.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.030            -141.952 InternalCLK50MHz  " "   -3.030            -141.952 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.265              -8.489 Seletora  " "   -2.265              -8.489 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830              -4.745 Contador09:inst3\|09D0:inst6\|inst3  " "   -1.830              -4.745 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427              -5.262 Contador09:inst2\|09D0:inst6\|inst3  " "   -1.427              -5.262 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391              -5.052 Contador09:inst6\|09D0:inst6\|inst3  " "   -1.391              -5.052 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.269              -5.607 Contador09:inst5\|09D0:inst6\|inst3  " "   -1.269              -5.607 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031              -1.819 Contador06:inst\|06D0:inst\|inst3  " "   -1.031              -1.819 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.735 " "Worst-case hold slack is -0.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735              -0.919 Contador09:inst2\|09D0:inst6\|inst3  " "   -0.735              -0.919 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543              -0.543 Contador06:inst\|06D0:inst\|inst3  " "   -0.543              -0.543 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -0.274 Contador09:inst5\|09D0:inst6\|inst3  " "   -0.274              -0.274 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.088 Contador09:inst6\|09D0:inst6\|inst3  " "   -0.088              -0.088 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 InternalCLK50MHz  " "    0.378               0.000 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 Contador09:inst3\|09D0:inst6\|inst3  " "    0.393               0.000 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.212               0.000 Seletora  " "    1.212               0.000 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494375741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494375741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 InternalCLK50MHz  " "   -3.000             -94.195 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 Seletora  " "   -3.000              -8.612 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador06:inst\|06D0:inst\|inst3  " "   -1.403              -7.015 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst2\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst5\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst6\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Contador09:inst3\|09D0:inst6\|inst3  " "   -1.403              -5.612 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494375742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494375742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667494375752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667494375771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667494376159 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst69\|inst\|inst2~0  from: datad  to: combout " "Cell: inst69\|inst\|inst2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datab  to: combout " "Cell: inst7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datac  to: combout " "Cell: inst7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datad  to: combout " "Cell: inst7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376205 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667494376205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667494376206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667494376210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.633 " "Worst-case setup slack is -2.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633            -122.411 InternalCLK50MHz  " "   -2.633            -122.411 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014              -7.583 Seletora  " "   -2.014              -7.583 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625              -4.082 Contador09:inst3\|09D0:inst6\|inst3  " "   -1.625              -4.082 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.234              -4.540 Contador09:inst2\|09D0:inst6\|inst3  " "   -1.234              -4.540 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -4.230 Contador09:inst6\|09D0:inst6\|inst3  " "   -1.193              -4.230 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097              -4.781 Contador09:inst5\|09D0:inst6\|inst3  " "   -1.097              -4.781 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.875              -1.234 Contador06:inst\|06D0:inst\|inst3  " "   -0.875              -1.234 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.632 " "Worst-case hold slack is -0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -1.027 Contador09:inst2\|09D0:inst6\|inst3  " "   -0.632              -1.027 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.526              -0.526 Contador06:inst\|06D0:inst\|inst3  " "   -0.526              -0.526 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -0.274 Contador09:inst5\|09D0:inst6\|inst3  " "   -0.274              -0.274 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.044 Contador09:inst6\|09D0:inst6\|inst3  " "   -0.044              -0.044 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 InternalCLK50MHz  " "    0.339               0.000 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 Contador09:inst3\|09D0:inst6\|inst3  " "    0.355               0.000 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 Seletora  " "    1.037               0.000 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494376214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494376214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -94.195 InternalCLK50MHz  " "   -3.000             -94.195 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.612 Seletora  " "   -3.000              -8.612 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador06:inst\|06D0:inst\|inst3  " "   -1.403              -7.015 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst2\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst5\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 Contador09:inst6\|09D0:inst6\|inst3  " "   -1.403              -7.015 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Contador09:inst3\|09D0:inst6\|inst3  " "   -1.403              -5.612 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667494376223 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst69\|inst\|inst2~0  from: datad  to: combout " "Cell: inst69\|inst\|inst2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datab  to: combout " "Cell: inst7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datac  to: combout " "Cell: inst7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376338 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7  from: datad  to: combout " "Cell: inst7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667494376338 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667494376338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667494376339 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667494376341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.165 " "Worst-case setup slack is -1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.165              -4.298 Seletora  " "   -1.165              -4.298 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590             -19.490 InternalCLK50MHz  " "   -0.590             -19.490 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 Contador09:inst3\|09D0:inst6\|inst3  " "   -0.522              -0.522 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -0.271 Contador09:inst5\|09D0:inst6\|inst3  " "   -0.271              -0.271 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.167 Contador06:inst\|06D0:inst\|inst3  " "   -0.167              -0.167 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -0.056 Contador09:inst2\|09D0:inst6\|inst3  " "   -0.052              -0.056 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 Contador09:inst6\|09D0:inst6\|inst3  " "    0.008               0.000 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.237 " "Worst-case hold slack is -0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -0.237 Contador06:inst\|06D0:inst\|inst3  " "   -0.237              -0.237 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.212 Contador09:inst2\|09D0:inst6\|inst3  " "   -0.184              -0.212 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.125 Contador09:inst5\|09D0:inst6\|inst3  " "   -0.125              -0.125 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 Contador09:inst6\|09D0:inst6\|inst3  " "    0.060               0.000 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 InternalCLK50MHz  " "    0.166               0.000 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 Contador09:inst3\|09D0:inst6\|inst3  " "    0.170               0.000 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 Seletora  " "    0.709               0.000 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494376344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1667494376345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.194 InternalCLK50MHz  " "   -3.000             -70.194 InternalCLK50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.147 Seletora  " "   -3.000              -9.147 Seletora " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Contador06:inst\|06D0:inst\|inst3  " "   -1.000              -5.000 Contador06:inst\|06D0:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Contador09:inst2\|09D0:inst6\|inst3  " "   -1.000              -5.000 Contador09:inst2\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Contador09:inst5\|09D0:inst6\|inst3  " "   -1.000              -5.000 Contador09:inst5\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 Contador09:inst6\|09D0:inst6\|inst3  " "   -1.000              -5.000 Contador09:inst6\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Contador09:inst3\|09D0:inst6\|inst3  " "   -1.000              -4.000 Contador09:inst3\|09D0:inst6\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667494376345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667494376345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667494377012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667494377012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "988 " "Peak virtual memory: 988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667494377035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 13:52:57 2022 " "Processing ended: Thu Nov  3 13:52:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667494377035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667494377035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667494377035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667494377035 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667494377174 ""}
