

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Aug 10 12:02:46 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1717|  1717|  1717|  1717|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_1d_fu_209  |dct_dct_1d  |   97|   97|   97|   97|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     100|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      1|     111|     122|
|Memory           |        3|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      98|
|Register         |        -|      -|      77|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        3|      1|     188|     320|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_1d_fu_209  |dct_dct_1d  |        0|      1|  111|  122|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      1|  111|  122|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |         Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |row_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                       |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_230_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_340_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_303_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_413_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next2_fu_352_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_242_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_372_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_262_p2                   |     +    |      0|  0|   4|           4|           1|
    |p_addr4_fu_433_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_292_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr7_fu_323_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr9_fu_402_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_254_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_364_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_378_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_268_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_358_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_334_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_224_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten2_fu_346_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_236_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_248_p2              |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   4|          9|    1|          9|
    |col_inbuf_address0            |   6|          3|    6|         18|
    |col_inbuf_ce0                 |   1|          3|    1|          3|
    |col_outbuf_address0           |   6|          3|    6|         18|
    |col_outbuf_ce0                |   1|          3|    1|          3|
    |col_outbuf_we0                |   1|          2|    1|          2|
    |grp_dct_dct_1d_fu_209_src_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_209_tmp_1   |   4|          3|    4|         12|
    |grp_dct_dct_1d_fu_209_tmp_11  |   4|          3|    4|         12|
    |i_1_reg_153                   |   4|          2|    4|          8|
    |i_2_reg_164                   |   4|          2|    4|          8|
    |i_3_reg_198                   |   4|          2|    4|          8|
    |i_reg_119                     |   4|          2|    4|          8|
    |in_block_ce0                  |   1|          2|    1|          2|
    |indvar_flatten2_reg_176       |   7|          2|    7|         14|
    |indvar_flatten_reg_131        |   7|          2|    7|         14|
    |j_1_phi_fu_191_p4             |   4|          2|    4|          8|
    |j_1_reg_187                   |   4|          2|    4|          8|
    |j_phi_fu_146_p4               |   4|          2|    4|          8|
    |j_reg_142                     |   4|          2|    4|          8|
    |row_outbuf_address0           |   6|          3|    6|         18|
    |row_outbuf_ce0                |   1|          3|    1|          3|
    |row_outbuf_we0                |   1|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  98|         62|   95|        242|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |exitcond_flatten2_reg_492                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_453                     |  1|   0|    1|          0|
    |grp_dct_dct_1d_fu_209_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |i_1_mid2_reg_462                             |  4|   0|    4|          0|
    |i_1_reg_153                                  |  4|   0|    4|          0|
    |i_2_reg_164                                  |  4|   0|    4|          0|
    |i_3_mid2_reg_501                             |  4|   0|    4|          0|
    |i_3_reg_198                                  |  4|   0|    4|          0|
    |i_4_reg_448                                  |  4|   0|    4|          0|
    |i_5_reg_487                                  |  4|   0|    4|          0|
    |i_reg_119                                    |  4|   0|    4|          0|
    |indvar_flatten2_reg_176                      |  7|   0|    7|          0|
    |indvar_flatten_reg_131                       |  7|   0|    7|          0|
    |j_1_mid2_reg_506                             |  4|   0|    4|          0|
    |j_1_reg_187                                  |  4|   0|    4|          0|
    |j_mid2_reg_467                               |  4|   0|    4|          0|
    |j_reg_142                                    |  4|   0|    4|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 77|   0|   77|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten2)
	9  / (!exitcond_flatten2)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.33ns
ST_1: row_outbuf [1/1] 2.33ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.33ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.33ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.09ns
:3  br label %1


 <State 2>: 2.32ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.24ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.48ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.09ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_20 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_22 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %in_block, i4 %i, [64 x i16]* nocapture %row_outbuf, i4 %i)

ST_3: stg_23 [1/1] 0.00ns
:2  br label %1


 <State 4>: 5.75ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader7 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %j_mid2, %.preheader7 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader7 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.35ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.34ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_29 [1/1] 1.09ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: exitcond [1/1] 1.24ns
.preheader7:2  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 0.84ns
.preheader7:3  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: j_s [1/1] 0.48ns
.preheader7:4  %j_s = add i4 %j, 1

ST_4: j_mid2 [1/1] 0.84ns
.preheader7:5  %j_mid2 = select i1 %exitcond, i4 %j_s, i4 %j

ST_4: tmp_trn_cast [1/1] 0.00ns
.preheader7:10  %tmp_trn_cast = zext i4 %j_mid2 to i8

ST_4: tmp [1/1] 0.00ns
.preheader7:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.preheader7:12  %p_addr_cast = zext i7 %tmp to i8

ST_4: p_addr5 [1/1] 1.34ns
.preheader7:13  %p_addr5 = add i8 %tmp_trn_cast, %p_addr_cast

ST_4: tmp_6 [1/1] 0.00ns
.preheader7:14  %tmp_6 = zext i8 %p_addr5 to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:15  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_6

ST_4: row_outbuf_load [2/2] 2.33ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: i_6 [1/1] 0.48ns
.preheader7:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 4.66ns
ST_5: stg_42 [1/1] 0.00ns
.preheader7:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_8 [1/1] 0.00ns
.preheader7:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: stg_44 [1/1] 0.00ns
.preheader7:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_5: tmp_9 [1/1] 0.00ns
.preheader7:7  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_5: stg_46 [1/1] 0.00ns
.preheader7:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_5: tmp_2_trn_cast [1/1] 0.00ns
.preheader7:9  %tmp_2_trn_cast = zext i4 %i_1_mid2 to i8

ST_5: row_outbuf_load [1/2] 2.33ns
.preheader7:16  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: tmp_7 [1/1] 0.00ns
.preheader7:17  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_mid2, i3 0)

ST_5: p_addr6_cast [1/1] 0.00ns
.preheader7:18  %p_addr6_cast = zext i7 %tmp_7 to i8

ST_5: p_addr7 [1/1] 1.34ns
.preheader7:19  %p_addr7 = add i8 %tmp_2_trn_cast, %p_addr6_cast

ST_5: tmp_8 [1/1] 0.00ns
.preheader7:20  %tmp_8 = zext i8 %p_addr7 to i64

ST_5: col_inbuf_addr [1/1] 0.00ns
.preheader7:21  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_8

ST_5: stg_54 [1/1] 2.33ns
.preheader7:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_5: empty_9 [1/1] 0.00ns
.preheader7:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_9)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:25  br label %.preheader7.preheader


 <State 6>: 2.32ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.24ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_10 [1/1] 0.00ns
.preheader6:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.48ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_61 [1/1] 1.09ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_62 [2/2] 0.72ns
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_7: stg_64 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d([64 x i16]* nocapture %col_inbuf, i4 %i_2, [64 x i16]* nocapture %col_outbuf, i4 %i_2)

ST_7: stg_65 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 5.75ns
ST_8: indvar_flatten2 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten2 = phi i7 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %j_1_mid2, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten2 [1/1] 1.35ns
.preheader.preheader:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_8: indvar_flatten_next2 [1/1] 1.34ns
.preheader.preheader:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_8: stg_71 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten2, label %4, label %.preheader

ST_8: exitcond1 [1/1] 1.24ns
.preheader:2  %exitcond1 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 0.84ns
.preheader:3  %i_3_mid2 = select i1 %exitcond1, i4 0, i4 %i_3

ST_8: j_2 [1/1] 0.48ns
.preheader:4  %j_2 = add i4 %j_1, 1

ST_8: j_1_mid2 [1/1] 0.84ns
.preheader:5  %j_1_mid2 = select i1 %exitcond1, i4 %j_2, i4 %j_1

ST_8: tmp_3_trn_cast [1/1] 0.00ns
.preheader:10  %tmp_3_trn_cast = zext i4 %j_1_mid2 to i8

ST_8: tmp_s [1/1] 0.00ns
.preheader:11  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: p_addr8_cast [1/1] 0.00ns
.preheader:12  %p_addr8_cast = zext i7 %tmp_s to i8

ST_8: p_addr9 [1/1] 1.34ns
.preheader:13  %p_addr9 = add i8 %tmp_3_trn_cast, %p_addr8_cast

ST_8: tmp_1 [1/1] 0.00ns
.preheader:14  %tmp_1 = zext i8 %p_addr9 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_1

ST_8: col_outbuf_load [2/2] 2.33ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.48ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 4.66ns
ST_9: stg_84 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_11 [1/1] 0.00ns
.preheader:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: stg_86 [1/1] 0.00ns
.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_9: tmp_5 [1/1] 0.00ns
.preheader:7  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_9: stg_88 [1/1] 0.00ns
.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: tmp_4_trn_cast [1/1] 0.00ns
.preheader:9  %tmp_4_trn_cast = zext i4 %i_3_mid2 to i8

ST_9: col_outbuf_load [1/2] 2.33ns
.preheader:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: tmp_2 [1/1] 0.00ns
.preheader:17  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_mid2, i3 0)

ST_9: p_addr3_cast [1/1] 0.00ns
.preheader:18  %p_addr3_cast = zext i7 %tmp_2 to i8

ST_9: p_addr4 [1/1] 1.34ns
.preheader:19  %p_addr4 = add i8 %tmp_4_trn_cast, %p_addr3_cast

ST_9: tmp_3 [1/1] 0.00ns
.preheader:20  %tmp_3 = zext i8 %p_addr4 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:21  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_3

ST_9: stg_96 [1/1] 2.33ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_12 [1/1] 0.00ns
.preheader:23  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_5)

ST_9: stg_98 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_99 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x177e179a00; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x177e1793d0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x177e17ac00; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf            (alloca           ) [ 00111111000]
stg_14               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_19               (br               ) [ 00111100000]
stg_21               (specloopname     ) [ 00000000000]
stg_22               (call             ) [ 00000000000]
stg_23               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_29               (br               ) [ 00001111000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00001100000]
j_s                  (add              ) [ 00000000000]
j_mid2               (select           ) [ 00101100000]
tmp_trn_cast         (zext             ) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
p_addr_cast          (zext             ) [ 00000000000]
p_addr5              (add              ) [ 00000000000]
tmp_6                (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
i_6                  (add              ) [ 00101100000]
stg_42               (specloopname     ) [ 00000000000]
empty_8              (speclooptripcount) [ 00000000000]
stg_44               (specloopname     ) [ 00000000000]
tmp_9                (specregionbegin  ) [ 00000000000]
stg_46               (specpipeline     ) [ 00000000000]
tmp_2_trn_cast       (zext             ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
tmp_7                (bitconcatenate   ) [ 00000000000]
p_addr6_cast         (zext             ) [ 00000000000]
p_addr7              (add              ) [ 00000000000]
tmp_8                (zext             ) [ 00000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000]
stg_54               (store            ) [ 00000000000]
empty_9              (specregionend    ) [ 00000000000]
stg_56               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_10             (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_61               (br               ) [ 00000011110]
stg_63               (specloopname     ) [ 00000000000]
stg_64               (call             ) [ 00000000000]
stg_65               (br               ) [ 00001011000]
indvar_flatten2      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten2    (icmp             ) [ 00000000110]
indvar_flatten_next2 (add              ) [ 00000010110]
stg_71               (br               ) [ 00000000000]
exitcond1            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
j_2                  (add              ) [ 00000000000]
j_1_mid2             (select           ) [ 00000010110]
tmp_3_trn_cast       (zext             ) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
p_addr8_cast         (zext             ) [ 00000000000]
p_addr9              (add              ) [ 00000000000]
tmp_1                (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_84               (specloopname     ) [ 00000000000]
empty_11             (speclooptripcount) [ 00000000000]
stg_86               (specloopname     ) [ 00000000000]
tmp_5                (specregionbegin  ) [ 00000000000]
stg_88               (specpipeline     ) [ 00000000000]
tmp_4_trn_cast       (zext             ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
tmp_2                (bitconcatenate   ) [ 00000000000]
p_addr3_cast         (zext             ) [ 00000000000]
p_addr4              (add              ) [ 00000000000]
tmp_3                (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
stg_96               (store            ) [ 00000000000]
empty_12             (specregionend    ) [ 00000000000]
stg_98               (br               ) [ 00000010110]
stg_99               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="row_outbuf_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="col_outbuf_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="col_inbuf_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="row_outbuf_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="col_inbuf_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="stg_54_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="0"/>
<pin id="92" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="col_outbuf_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_block_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="stg_96_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/9 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="indvar_flatten_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="142" class="1005" name="j_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="indvar_flatten2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="1"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten2_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/8 "/>
</bind>
</comp>

<comp id="187" class="1005" name="j_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="j_1_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_3_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_3_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_dct_dct_1d_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="4" bw="4" slack="0"/>
<pin id="215" dir="0" index="5" bw="15" slack="0"/>
<pin id="216" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/2 stg_62/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="exitcond5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_flatten_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_next_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="exitcond_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_1_mid2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="j_mid2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_trn_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_addr_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_addr5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_2_trn_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_trn_cast/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="1"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_addr6_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr6_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_addr7_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr7/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_flatten2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten_next2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="exitcond1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_3_mid2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="j_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="j_1_mid2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="0" index="2" bw="4" slack="0"/>
<pin id="382" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_3_trn_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_trn_cast/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_addr8_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="7" slack="0"/>
<pin id="400" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr8_cast/8 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_addr9_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_4_trn_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="4" slack="1"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_addr3_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr3_cast/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_addr4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="7" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="444" class="1005" name="exitcond5_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_4_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="453" class="1005" name="exitcond_flatten_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="457" class="1005" name="indvar_flatten_next_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="7" slack="0"/>
<pin id="459" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_1_mid2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="j_mid2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="473" class="1005" name="row_outbuf_addr_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="1"/>
<pin id="475" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_6_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="exitcond2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_5_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="492" class="1005" name="exitcond_flatten2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="indvar_flatten_next2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="0"/>
<pin id="498" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="i_3_mid2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="1"/>
<pin id="503" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="j_1_mid2_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="col_outbuf_addr_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="1"/>
<pin id="514" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_7_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="78" pin="2"/><net_sink comp="89" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="101" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="123" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="123" pin="4"/><net_sink comp="209" pin=4"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="222"><net_src comp="168" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="223"><net_src comp="168" pin="4"/><net_sink comp="209" pin=4"/></net>

<net id="228"><net_src comp="123" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="123" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="135" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="135" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="157" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="157" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="146" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="248" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="146" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="254" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="276" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="307"><net_src comp="254" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="309" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="338"><net_src comp="168" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="168" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="180" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="180" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="28" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="202" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="8" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="202" pin="4"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="191" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="358" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="191" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="30" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="364" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="386" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="417"><net_src comp="364" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="16" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="419" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="447"><net_src comp="224" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="230" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="456"><net_src comp="236" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="242" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="465"><net_src comp="254" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="470"><net_src comp="268" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="476"><net_src comp="72" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="481"><net_src comp="303" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="486"><net_src comp="334" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="340" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="495"><net_src comp="346" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="352" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="504"><net_src comp="364" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="509"><net_src comp="378" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="515"><net_src comp="95" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="520"><net_src comp="413" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dct_coeff_table | {}
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_19 : 2
		stg_20 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_29 : 2
		exitcond : 1
		i_1_mid2 : 2
		j_s : 1
		j_mid2 : 2
		tmp_trn_cast : 3
		tmp : 3
		p_addr_cast : 4
		p_addr5 : 5
		tmp_6 : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		i_6 : 3
	State 5
		p_addr6_cast : 1
		p_addr7 : 2
		tmp_8 : 3
		col_inbuf_addr : 4
		stg_54 : 5
		empty_9 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_61 : 2
		stg_62 : 1
	State 7
	State 8
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		stg_71 : 2
		exitcond1 : 1
		i_3_mid2 : 2
		j_2 : 1
		j_1_mid2 : 2
		tmp_3_trn_cast : 3
		tmp_s : 3
		p_addr8_cast : 4
		p_addr9 : 5
		tmp_1 : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		p_addr3_cast : 1
		p_addr4 : 2
		tmp_3 : 3
		out_block_addr : 4
		stg_96 : 5
		empty_12 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d_fu_209    |    1    |   4.34  |   149   |   110   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_230         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_242 |    0    |    0    |    0    |    7    |
|          |          j_s_fu_262         |    0    |    0    |    0    |    4    |
|          |        p_addr5_fu_292       |    0    |    0    |    0    |    7    |
|          |          i_6_fu_303         |    0    |    0    |    0    |    4    |
|    add   |        p_addr7_fu_323       |    0    |    0    |    0    |    7    |
|          |          i_5_fu_340         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next2_fu_352 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_372         |    0    |    0    |    0    |    4    |
|          |        p_addr9_fu_402       |    0    |    0    |    0    |    7    |
|          |          i_7_fu_413         |    0    |    0    |    0    |    4    |
|          |        p_addr4_fu_433       |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_254       |    0    |    0    |    0    |    4    |
|  select  |        j_mid2_fu_268        |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_364       |    0    |    0    |    0    |    4    |
|          |       j_1_mid2_fu_378       |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_224      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_236   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_248       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_334      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_346  |    0    |    0    |    0    |    3    |
|          |       exitcond1_fu_358      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_trn_cast_fu_276     |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_288     |    0    |    0    |    0    |    0    |
|          |         tmp_6_fu_298        |    0    |    0    |    0    |    0    |
|          |    tmp_2_trn_cast_fu_309    |    0    |    0    |    0    |    0    |
|          |     p_addr6_cast_fu_319     |    0    |    0    |    0    |    0    |
|   zext   |         tmp_8_fu_329        |    0    |    0    |    0    |    0    |
|          |    tmp_3_trn_cast_fu_386    |    0    |    0    |    0    |    0    |
|          |     p_addr8_cast_fu_398     |    0    |    0    |    0    |    0    |
|          |         tmp_1_fu_408        |    0    |    0    |    0    |    0    |
|          |    tmp_4_trn_cast_fu_419    |    0    |    0    |    0    |    0    |
|          |     p_addr3_cast_fu_429     |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_439        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_280         |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_7_fu_312        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_390        |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_422        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    1    |   4.34  |   149   |   206   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_512  |    6   |
|      exitcond2_reg_483     |    1   |
|      exitcond5_reg_444     |    1   |
|  exitcond_flatten2_reg_492 |    1   |
|  exitcond_flatten_reg_453  |    1   |
|      i_1_mid2_reg_462      |    4   |
|         i_1_reg_153        |    4   |
|         i_2_reg_164        |    4   |
|      i_3_mid2_reg_501      |    4   |
|         i_3_reg_198        |    4   |
|         i_4_reg_448        |    4   |
|         i_5_reg_487        |    4   |
|         i_6_reg_478        |    4   |
|         i_7_reg_517        |    4   |
|          i_reg_119         |    4   |
|   indvar_flatten2_reg_176  |    7   |
|indvar_flatten_next2_reg_496|    7   |
| indvar_flatten_next_reg_457|    7   |
|   indvar_flatten_reg_131   |    7   |
|      j_1_mid2_reg_506      |    4   |
|         j_1_reg_187        |    4   |
|       j_mid2_reg_467       |    4   |
|          j_reg_142         |    4   |
|   row_outbuf_addr_reg_473  |    6   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_78   |  p0  |   2  |   6  |   12   ||    6    |
|   grp_access_fu_101   |  p0  |   2  |   6  |   12   ||    6    |
|       i_reg_119       |  p0  |   2  |   4  |    8   ||    4    |
|      i_2_reg_164      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_209 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d_fu_209 |  p4  |   2  |   4  |    8   ||    4    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   56   ||   6.51  ||    28   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    4   |   149  |   206  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   28   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   10   |   249  |   234  |
+-----------+--------+--------+--------+--------+--------+
