// Seed: 3922752008
module module_0 (
    input  tri0  id_0,
    output tri   id_1,
    output uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    input wand id_0
    , id_25,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri id_4,
    input wor id_5
    , id_26,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    input supply1 id_14,
    output uwire id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri id_18,
    input wand id_19,
    input supply1 id_20,
    output wand id_21,
    output wire id_22,
    output wand id_23
);
  module_0(
      id_2, id_1, id_4
  );
  assign id_25[1] = 1;
endmodule
