{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655079375421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655079375446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 18:16:15 2022 " "Processing started: Sun Jun 12 18:16:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655079375446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079375446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079375446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655079377212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655079377212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655079397755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079397755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder16 " "Elaborating entity \"adder16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655079397823 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 376 632 920 393 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 520 632 920 537 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 640 632 920 657 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[4\] b4 " "Converted element name(s) from \"b\[4\]\" to \"b4\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 792 632 864 809 "b\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[5\] b5 " "Converted element name(s) from \"b\[5\]\" to \"b5\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 888 632 928 905 "b\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[6\] b6 " "Converted element name(s) from \"b\[6\]\" to \"b6\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1032 632 928 1049 "b\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7\] b7 " "Converted element name(s) from \"b\[7\]\" to \"b7\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1152 632 928 1169 "b\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[8\] b8 " "Converted element name(s) from \"b\[8\]\" to \"b8\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1336 632 856 1353 "b\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[9\] b9 " "Converted element name(s) from \"b\[9\]\" to \"b9\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1472 632 848 1489 "b\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[10\] b10 " "Converted element name(s) from \"b\[10\]\" to \"b10\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1576 640 657 1624 "b\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[11\] b11 " "Converted element name(s) from \"b\[11\]\" to \"b11\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1680 632 928 1697 "b\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[12\] b12 " "Converted element name(s) from \"b\[12\]\" to \"b12\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1816 632 864 1833 "b\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[13\] b13 " "Converted element name(s) from \"b\[13\]\" to \"b13\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1912 632 936 1929 "b\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[14\] b14 " "Converted element name(s) from \"b\[14\]\" to \"b14\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2056 632 936 2073 "b\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[15\] b15 " "Converted element name(s) from \"b\[15\]\" to \"b15\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""}  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } { 376 632 920 393 "b\[1\]" "" } { 520 632 920 537 "b\[2\]" "" } { 640 632 920 657 "b\[3\]" "" } { 792 632 864 809 "b\[4\]" "" } { 888 632 928 905 "b\[5\]" "" } { 1032 632 928 1049 "b\[6\]" "" } { 1152 632 928 1169 "b\[7\]" "" } { 1336 632 856 1353 "b\[8\]" "" } { 1472 632 848 1489 "b\[9\]" "" } { 1576 640 657 1624 "b\[10\]" "" } { 1680 632 928 1697 "b\[11\]" "" } { 1816 632 864 1833 "b\[12\]" "" } { 1912 632 936 1929 "b\[13\]" "" } { 2056 632 936 2073 "b\[14\]" "" } { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1655079397872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b1 " "Converted elements in bus name \"b1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b1\[15..0\] b115..0 " "Converted element name(s) from \"b1\[15..0\]\" to \"b115..0\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""}  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1655079397872 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 264 856 920 264 "" "" } { 264 856 856 312 "" "" } { 240 632 632 312 "" "" } { 312 632 632 392 "" "" } { 392 632 632 536 "" "" } { 536 632 632 656 "" "" } { 776 864 928 776 "" "" } { 776 864 864 808 "" "" } { 656 632 632 808 "" "" } { 808 632 632 904 "" "" } { 904 632 632 1048 "" "" } { 1048 632 632 1168 "" "" } { 1304 856 928 1304 "" "" } { 1304 856 856 1352 "" "" } { 1168 632 632 1352 "" "" } { 1432 848 928 1432 "" "" } { 1432 848 848 1488 "" "" } { 1352 632 632 1488 "" "" } { 1576 656 928 1576 "" "" } { 1624 632 656 1624 "" "" } { 1488 632 632 1624 "" "" } { 1624 632 632 1696 "" "" } { 1800 864 936 1800 "" "" } { 1800 864 864 1832 "" "" } { 1696 632 632 1832 "" "" } { 1832 632 632 1928 "" "" } { 1928 632 632 2072 "" "" } { 296 632 856 313 "b\[0\]" "" } { 376 632 920 393 "b\[1\]" "" } { 520 632 920 537 "b\[2\]" "" } { 640 632 920 657 "b\[3\]" "" } { 792 632 864 809 "b\[4\]" "" } { 888 632 928 905 "b\[5\]" "" } { 1032 632 928 1049 "b\[6\]" "" } { 1152 632 928 1169 "b\[7\]" "" } { 1336 632 856 1353 "b\[8\]" "" } { 1472 632 848 1489 "b\[9\]" "" } { 1576 640 657 1624 "b\[10\]" "" } { 1680 632 928 1697 "b\[11\]" "" } { 1816 632 864 1833 "b\[12\]" "" } { 1912 632 936 1929 "b\[13\]" "" } { 2056 632 936 2073 "b\[14\]" "" } { 2072 632 632 2192 "" "" } { 2192 632 632 2528 "" "" } { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b115 " "Pin \"b115\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b114 " "Pin \"b114\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b113 " "Pin \"b113\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b112 " "Pin \"b112\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b111 " "Pin \"b111\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b110 " "Pin \"b110\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b19 " "Pin \"b19\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b18 " "Pin \"b18\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b17 " "Pin \"b17\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b16 " "Pin \"b16\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655079397956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1655079397956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655079397956 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b0 " "Node \"b0\" is missing source" {  } { { "adder16.bdf" "b0" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398096 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b1 " "Node \"b1\" is missing source" {  } { { "adder16.bdf" "b1" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 376 632 920 393 "b\[1\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b2 " "Node \"b2\" is missing source" {  } { { "adder16.bdf" "b2" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 520 632 920 537 "b\[2\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b3 " "Node \"b3\" is missing source" {  } { { "adder16.bdf" "b3" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 640 632 920 657 "b\[3\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b4 " "Node \"b4\" is missing source" {  } { { "adder16.bdf" "b4" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 792 632 864 809 "b\[4\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b5 " "Node \"b5\" is missing source" {  } { { "adder16.bdf" "b5" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 888 632 928 905 "b\[5\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b6 " "Node \"b6\" is missing source" {  } { { "adder16.bdf" "b6" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1032 632 928 1049 "b\[6\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b7 " "Node \"b7\" is missing source" {  } { { "adder16.bdf" "b7" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1152 632 928 1169 "b\[7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b8 " "Node \"b8\" is missing source" {  } { { "adder16.bdf" "b8" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1336 632 856 1353 "b\[8\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b9 " "Node \"b9\" is missing source" {  } { { "adder16.bdf" "b9" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1472 632 848 1489 "b\[9\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 18:16:38 2022 " "Processing ended: Sun Jun 12 18:16:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079398224 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079398963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655079375421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655079375446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 18:16:15 2022 " "Processing started: Sun Jun 12 18:16:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655079375446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079375446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder16 -c adder16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079375446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655079377212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655079377212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655079397755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079397755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder16 " "Elaborating entity \"adder16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655079397823 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 376 632 920 393 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 520 632 920 537 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 640 632 920 657 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[4\] b4 " "Converted element name(s) from \"b\[4\]\" to \"b4\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 792 632 864 809 "b\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[5\] b5 " "Converted element name(s) from \"b\[5\]\" to \"b5\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 888 632 928 905 "b\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[6\] b6 " "Converted element name(s) from \"b\[6\]\" to \"b6\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1032 632 928 1049 "b\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[7\] b7 " "Converted element name(s) from \"b\[7\]\" to \"b7\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1152 632 928 1169 "b\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[8\] b8 " "Converted element name(s) from \"b\[8\]\" to \"b8\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1336 632 856 1353 "b\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[9\] b9 " "Converted element name(s) from \"b\[9\]\" to \"b9\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1472 632 848 1489 "b\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[10\] b10 " "Converted element name(s) from \"b\[10\]\" to \"b10\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1576 640 657 1624 "b\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[11\] b11 " "Converted element name(s) from \"b\[11\]\" to \"b11\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1680 632 928 1697 "b\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[12\] b12 " "Converted element name(s) from \"b\[12\]\" to \"b12\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1816 632 864 1833 "b\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[13\] b13 " "Converted element name(s) from \"b\[13\]\" to \"b13\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1912 632 936 1929 "b\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[14\] b14 " "Converted element name(s) from \"b\[14\]\" to \"b14\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2056 632 936 2073 "b\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[15\] b15 " "Converted element name(s) from \"b\[15\]\" to \"b15\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""}  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } { 376 632 920 393 "b\[1\]" "" } { 520 632 920 537 "b\[2\]" "" } { 640 632 920 657 "b\[3\]" "" } { 792 632 864 809 "b\[4\]" "" } { 888 632 928 905 "b\[5\]" "" } { 1032 632 928 1049 "b\[6\]" "" } { 1152 632 928 1169 "b\[7\]" "" } { 1336 632 856 1353 "b\[8\]" "" } { 1472 632 848 1489 "b\[9\]" "" } { 1576 640 657 1624 "b\[10\]" "" } { 1680 632 928 1697 "b\[11\]" "" } { 1816 632 864 1833 "b\[12\]" "" } { 1912 632 936 1929 "b\[13\]" "" } { 2056 632 936 2073 "b\[14\]" "" } { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1655079397872 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b1 " "Converted elements in bus name \"b1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b1\[15..0\] b115..0 " "Converted element name(s) from \"b1\[15..0\]\" to \"b115..0\"" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1655079397872 ""}  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1655079397872 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 264 856 920 264 "" "" } { 264 856 856 312 "" "" } { 240 632 632 312 "" "" } { 312 632 632 392 "" "" } { 392 632 632 536 "" "" } { 536 632 632 656 "" "" } { 776 864 928 776 "" "" } { 776 864 864 808 "" "" } { 656 632 632 808 "" "" } { 808 632 632 904 "" "" } { 904 632 632 1048 "" "" } { 1048 632 632 1168 "" "" } { 1304 856 928 1304 "" "" } { 1304 856 856 1352 "" "" } { 1168 632 632 1352 "" "" } { 1432 848 928 1432 "" "" } { 1432 848 848 1488 "" "" } { 1352 632 632 1488 "" "" } { 1576 656 928 1576 "" "" } { 1624 632 656 1624 "" "" } { 1488 632 632 1624 "" "" } { 1624 632 632 1696 "" "" } { 1800 864 936 1800 "" "" } { 1800 864 864 1832 "" "" } { 1696 632 632 1832 "" "" } { 1832 632 632 1928 "" "" } { 1928 632 632 2072 "" "" } { 296 632 856 313 "b\[0\]" "" } { 376 632 920 393 "b\[1\]" "" } { 520 632 920 537 "b\[2\]" "" } { 640 632 920 657 "b\[3\]" "" } { 792 632 864 809 "b\[4\]" "" } { 888 632 928 905 "b\[5\]" "" } { 1032 632 928 1049 "b\[6\]" "" } { 1152 632 928 1169 "b\[7\]" "" } { 1336 632 856 1353 "b\[8\]" "" } { 1472 632 848 1489 "b\[9\]" "" } { 1576 640 657 1624 "b\[10\]" "" } { 1680 632 928 1697 "b\[11\]" "" } { 1816 632 864 1833 "b\[12\]" "" } { 1912 632 936 1929 "b\[13\]" "" } { 2056 632 936 2073 "b\[14\]" "" } { 2072 632 632 2192 "" "" } { 2192 632 632 2528 "" "" } { 2176 632 944 2193 "b\[15\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b115 " "Pin \"b115\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b114 " "Pin \"b114\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b113 " "Pin \"b113\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b112 " "Pin \"b112\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b111 " "Pin \"b111\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397876 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b110 " "Pin \"b110\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b19 " "Pin \"b19\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b18 " "Pin \"b18\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b17 " "Pin \"b17\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "b16 " "Pin \"b16\" not connected" {  } { { "adder16.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 72 624 640 240 "b1\[15..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1655079397880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655079397956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1655079397956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655079397956 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1655079397960 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b0 " "Node \"b0\" is missing source" {  } { { "adder16.bdf" "b0" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 296 632 856 313 "b\[0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398096 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b1 " "Node \"b1\" is missing source" {  } { { "adder16.bdf" "b1" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 376 632 920 393 "b\[1\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b2 " "Node \"b2\" is missing source" {  } { { "adder16.bdf" "b2" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 520 632 920 537 "b\[2\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b3 " "Node \"b3\" is missing source" {  } { { "adder16.bdf" "b3" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 640 632 920 657 "b\[3\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b4 " "Node \"b4\" is missing source" {  } { { "adder16.bdf" "b4" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 792 632 864 809 "b\[4\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b5 " "Node \"b5\" is missing source" {  } { { "adder16.bdf" "b5" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 888 632 928 905 "b\[5\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b6 " "Node \"b6\" is missing source" {  } { { "adder16.bdf" "b6" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1032 632 928 1049 "b\[6\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b7 " "Node \"b7\" is missing source" {  } { { "adder16.bdf" "b7" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1152 632 928 1169 "b\[7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b8 " "Node \"b8\" is missing source" {  } { { "adder16.bdf" "b8" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1336 632 856 1353 "b\[8\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b9 " "Node \"b9\" is missing source" {  } { { "adder16.bdf" "b9" { Schematic "C:/Users/inksd/Desktop/const desktop files- do not remove/16 bit computer/Fpga implementation/alu/adder16.bdf" { { 1472 632 848 1489 "b\[9\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1655079398100 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 12 18:16:38 2022 " "Processing ended: Sun Jun 12 18:16:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655079398224 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655079398224 ""}
