

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Fri Jun 22 22:10:09 2018

* Version:        2017.4_AR70530_AR70530 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cvt_colour
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|   1002|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     483|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      2|     483|   1267|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_hbi_U52  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U53  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U54  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U55  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U56  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U57  |image_filter_mux_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |image_filter_mac_pcA_U58  |image_filter_mac_pcA  | i0 + i1 * i2 |
    |image_filter_mac_qcK_U59  |image_filter_mac_qcK  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_1_2_fu_1077_p2               |     *    |      0|  0|  41|           4|           8|
    |r_V_8_1_fu_1052_p2                 |     *    |      0|  0|  41|           3|           8|
    |r_V_8_2_1_fu_1109_p2               |     *    |      0|  0|  41|           3|           8|
    |r_V_8_2_fu_1096_p2                 |     *    |      0|  0|  41|           2|           8|
    |ImagLoc_x_fu_690_p2                |     +    |      0|  0|  19|           2|          12|
    |i_V_fu_374_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_668_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_2_fu_1197_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_4_fu_1179_p2                |     +    |      0|  0|   8|          12|          12|
    |p_Val2_84_1_1_fu_1068_p2           |     +    |      0|  0|  19|          12|          12|
    |p_assign_6_1_fu_508_p2             |     +    |      0|  0|  18|           3|          11|
    |p_assign_6_2_fu_534_p2             |     +    |      0|  0|  18|           3|          11|
    |tmp3_fu_1172_p2                    |     +    |      0|  0|   8|          12|          12|
    |tmp4_fu_1131_p2                    |     +    |      0|  0|  18|          11|          11|
    |tmp5_fu_1121_p2                    |     +    |      0|  0|  17|          10|          10|
    |tmp6_fu_1137_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp7_fu_1193_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp8_fu_1143_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_30_fu_620_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_37_fu_1086_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_6_fu_426_p2                    |     +    |      0|  0|  18|           2|          11|
    |p_assign_1_fu_734_p2               |     -    |      0|  0|  19|           1|          12|
    |p_assign_2_fu_758_p2               |     -    |      0|  0|  19|          12|          12|
    |p_assign_7_fu_470_p2               |     -    |      0|  0|  18|           1|          11|
    |p_assign_8_fu_498_p2               |     -    |      0|  0|  12|           3|           2|
    |r_V_8_fu_1006_p2                   |     -    |      0|  0|  16|           1|           9|
    |tmp_66_fu_588_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_359                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_365                   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op161_read_state5     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op172_read_state5     |    and   |      0|  0|   8|           1|           1|
    |or_cond_i424_i_fu_456_p2           |    and   |      0|  0|   8|           1|           1|
    |or_cond_i_fu_811_p2                |    and   |      0|  0|   8|           1|           1|
    |or_cond_i_i_fu_720_p2              |    and   |      0|  0|   8|           1|           1|
    |overflow_fu_1224_p2                |    and   |      0|  0|   8|           1|           1|
    |sel_tmp8_fu_788_p2                 |    and   |      0|  0|   8|           1|           1|
    |exitcond388_i_fu_662_p2            |   icmp   |      0|  0|  13|          11|          11|
    |exitcond389_i_fu_368_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp2_fu_684_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_402_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |not_i_i_i_fu_1218_p2               |   icmp   |      0|  0|   9|           4|           1|
    |tmp_12_fu_492_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_17_fu_714_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_19_fu_752_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_408_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_3_fu_420_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |tmp_458_not_fu_386_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_502_1_fu_414_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_9_fu_450_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_s_fu_380_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_806_p2                  |    or    |      0|  0|   8|           1|           1|
    |sel_tmp7_fu_782_p2                 |    or    |      0|  0|   8|           1|           1|
    |tmp_i_i_91_fu_1238_p2              |    or    |      0|  0|   8|           1|           1|
    |col_buf_0_val_0_0_fu_861_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_880_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_899_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_s_fu_1244_p3                |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i_cast_fu_1230_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i425_i_cast_cast_4_fu_560_p3  |  select  |      0|  0|   2|           1|           2|
    |p_p2_i425_i_fu_476_p3              |  select  |      0|  0|  11|           1|          11|
    |p_p2_i_i_fu_740_p3                 |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_768_p3                  |  select  |      0|  0|  13|           1|          13|
    |src_kernel_win_0_va_23_fu_953_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_971_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_989_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_28_fu_606_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_32_fu_644_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_36_fu_598_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_38_fu_636_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_794_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_1_fu_568_p3                      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |col_assign_3_t_fu_844_p2           |    xor   |      0|  0|   8|           2|           2|
    |rev2_fu_708_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev_fu_444_p2                      |    xor   |      0|  0|   8|           1|           2|
    |row_assign_10_1_t_fu_614_p2        |    xor   |      0|  0|   8|           2|           2|
    |row_assign_10_2_t_fu_652_p2        |    xor   |      0|  0|   8|           2|           2|
    |row_assign_s_fu_576_p2             |    xor   |      0|  0|   8|           2|           2|
    |tmp_17_not_fu_776_p2               |    xor   |      0|  0|   8|           1|           2|
    |tmp_26_fu_582_p2                   |    xor   |      0|  0|  10|           2|           3|
    |tmp_68_fu_626_p2                   |    xor   |      0|  0|   8|           2|           2|
    |tmp_i_i_fu_1212_p2                 |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1002|         352|         481|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_329              |   9|          2|   11|         22|
    |t_V_reg_318                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   42|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |OP2_V_0_1_cast_reg_1343                |  10|   0|   10|          0|
    |OP2_V_0_2_cast_reg_1348                |  10|   0|   10|          0|
    |OP2_V_1_2_cast_reg_1358                |   4|   0|   12|          8|
    |OP2_V_1_cast_reg_1353                  |  11|   0|   11|          0|
    |OP2_V_2_1_cast_reg_1368                |   3|   0|   11|          8|
    |OP2_V_2_cast_reg_1363                  |  10|   0|   10|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_brmerge_reg_1449      |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_or_cond_i_i_reg_1435  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_73_reg_1444       |   2|   0|    2|          0|
    |brmerge_reg_1449                       |   1|   0|    1|          0|
    |exitcond388_i_reg_1426                 |   1|   0|    1|          0|
    |i_V_reg_1377                           |  10|   0|   10|          0|
    |icmp_reg_1391                          |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1460            |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1466            |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1472            |  11|   0|   11|          0|
    |or_cond_i_i_reg_1435                   |   1|   0|    1|          0|
    |or_cond_i_reg_1456                     |   1|   0|    1|          0|
    |p_Val2_84_0_1_reg_1496                 |  11|   0|   11|          0|
    |p_Val2_84_1_1_reg_1501                 |  12|   0|   12|          0|
    |p_Val2_s_reg_1531                      |   8|   0|    8|          0|
    |r_V_8_1_2_reg_1506                     |  12|   0|   12|          0|
    |right_border_buf_0_14_fu_190           |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_194           |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_198           |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_202           |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_206           |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_186            |   8|   0|    8|          0|
    |row_assign_10_1_t_reg_1416             |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1421             |   2|   0|    2|          0|
    |row_assign_s_reg_1411                  |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_166          |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_170          |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_174          |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_178          |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_182          |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1478        |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1485        |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1491        |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_162             |   8|   0|    8|          0|
    |t_V_2_reg_329                          |  11|   0|   11|          0|
    |t_V_reg_318                            |  10|   0|   10|          0|
    |tmp4_reg_1516                          |  11|   0|   11|          0|
    |tmp6_reg_1521                          |   8|   0|    8|          0|
    |tmp8_reg_1526                          |   8|   0|    8|          0|
    |tmp_2_reg_1396                         |   1|   0|    1|          0|
    |tmp_3_reg_1404                         |   1|   0|    1|          0|
    |tmp_458_not_reg_1386                   |   1|   0|    1|          0|
    |tmp_502_1_reg_1400                     |   1|   0|    1|          0|
    |tmp_73_reg_1444                        |   2|   0|    2|          0|
    |tmp_79_reg_1511                        |   8|   0|    8|          0|
    |tmp_s_reg_1382                         |   1|   0|    1|          0|
    |x_reg_1439                             |  13|   0|   13|          0|
    |exitcond388_i_reg_1426                 |  64|  32|    1|          0|
    |or_cond_i_reg_1456                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 483|  64|  373|         16|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond389_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond388_i)
	6  / (!exitcond388_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%OP2_V_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%OP2_V_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 2> : 6.58ns
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_cast = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%exitcond389_i = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 722)"
ST_2 : Operation 46 [1/1] (1.95ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %"filter<0, 0, ap_int<8>, int, 720, 1280, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%tmp_s = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:490->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.77ns)   --->   "%tmp_458_not = icmp ugt i10 %t_V, -305" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_53, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "%tmp_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.77ns)   --->   "%tmp_502_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.95ns)   --->   "%tmp_6 = add i11 -1, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_54 = trunc i11 %tmp_6 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_6, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%rev = xor i1 %tmp_55, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.88ns)   --->   "%tmp_9 = icmp slt i11 %tmp_6, 720" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%or_cond_i424_i = and i1 %tmp_9, %rev" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_6, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 64 [1/1] (1.95ns)   --->   "%p_assign_7 = sub i11 1, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.37ns)   --->   "%p_p2_i425_i = select i1 %tmp_56, i11 %p_assign_7, i11 %tmp_6" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%tmp_57 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i11 %p_p2_i425_i to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 68 [1/1] (1.88ns)   --->   "%tmp_12 = icmp slt i11 %p_p2_i425_i, 720" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.56ns)   --->   "%p_assign_8 = sub i2 -2, %tmp_58" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 71 [1/1] (1.95ns)   --->   "%p_assign_6_1 = add i11 -2, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 75 [1/1] (1.95ns)   --->   "%p_assign_6_2 = add i11 -3, %t_V_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_65 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%p_p2_i425_i_cast_cast_4 = select i1 %tmp_12, i2 %tmp_57, i2 %p_assign_8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node row_assign_s)   --->   "%y_1 = select i1 %or_cond_i424_i, i2 %tmp_54, i2 %p_p2_i425_i_cast_cast_4" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_s = xor i2 %y_1, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_26 = xor i2 %tmp_59, -2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.56ns)   --->   "%tmp_66 = sub i2 -2, %tmp_62" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_67 = trunc i11 %p_assign_6_1 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_36 = select i1 %tmp_61, i2 %tmp_66, i2 %tmp_67" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_28 = select i1 %tmp_60, i2 %tmp_36, i2 %tmp_26" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_10_1_t = xor i2 %tmp_28, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.56ns)   --->   "%tmp_30 = add i2 1, %tmp_59" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_68 = xor i2 %tmp_65, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_69 = trunc i11 %p_assign_6_2 to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_38 = select i1 %tmp_64, i2 %tmp_68, i2 %tmp_69" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_32 = select i1 %tmp_63, i2 %tmp_38, i2 %tmp_30" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.37ns) (out node of the LUT)   --->   "%row_assign_10_2_t = xor i2 %tmp_32, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1278]

 <State 3> : 7.64ns
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge413.i ]"
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 98 [1/1] (1.88ns)   --->   "%exitcond388_i = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.97ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 101 [1/1] (1.77ns)   --->   "%icmp2 = icmp ne i10 %tmp_70, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.97ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast_cast_s = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev2 = xor i1 %tmp_71, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.99ns)   --->   "%tmp_17 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_17, %rev2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 109 [1/1] (1.97ns)   --->   "%p_assign_1 = sub i12 1, %t_V_3_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.37ns)   --->   "%p_p2_i_i = select i1 %tmp_72, i12 %p_assign_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast8_cast_c = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 112 [1/1] (1.99ns)   --->   "%tmp_19 = icmp slt i12 %p_p2_i_i, 1280" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.99ns)   --->   "%p_assign_2 = sub i12 -1538, %p_p2_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_2_cast = zext i12 %p_assign_2 to i13" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast_cast_s, i13 %p_assign_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_17_not = xor i1 %tmp_17, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_71, %tmp_17_not" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.93ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_19, %sel_tmp7" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.37ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast8_cast_c, i13 %sel_tmp" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 121 [1/1] (0.93ns)   --->   "%brmerge = or i1 %tmp_458_not, %tmp_17" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit423.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.0", label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_502_1, label %"operator().exit466.i.1", label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit466.i.2", label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv"
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader390.i.preheader.0, label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_3 : Operation 129 [1/1] (0.93ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader, label %._crit_edge413.i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 4> : 3.25ns
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond388_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%col_assign_cast7 = sext i13 %x to i32" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:634->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %col_assign_cast7 to i64" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 135 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 137 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_4 : Operation 139 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

 <State 5> : 7.77ns
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 1282)"
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s"
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14"
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15"
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16"
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17"
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:446->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str36) nounwind" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 152 [1/1] (0.93ns)   --->   "%col_assign_3_t = xor i2 %tmp_73, -1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.77ns)   --->   "%tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (1.37ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_22" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 156 [1/1] (1.77ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (1.37ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_23" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 159 [1/1] (1.77ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (1.37ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_24" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (3.63ns)   --->   "%tmp_83 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %tmp_83, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge408.i.2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 172 [1/1] (3.63ns)   --->   "%tmp_75 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_5 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %tmp_75, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %._crit_edge406.i_ifconv" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 181 [1/1] (1.77ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_s)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_3, i8 %tmp_25, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_3, i8 %tmp_29, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (1.77ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (1.37ns)   --->   "%src_kernel_win_0_va_25 = select i1 %tmp_3, i8 %tmp_33, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%OP1_V_0_cast = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 190 [1/1] (1.91ns)   --->   "%r_V_8 = sub i9 0, %OP1_V_0_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_546_0_cast = sext i9 %r_V_8 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 193 [1/1] (3.36ns)   --->   "%r_V_8_0_1 = mul i10 %OP2_V_0_1_cast, %OP1_V_0_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_546_0_1_cast = sext i10 %r_V_8_0_1 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 195 [1/1] (3.02ns)   --->   "%p_Val2_84_0_1 = add i11 %tmp_546_0_cast, %tmp_546_0_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 6> : 10.05ns
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 203 [1/1] (3.36ns)   --->   "%r_V_8_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_546_0_2_cast_cas = sext i10 %r_V_8_0_2 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 205 [1/1] (3.02ns)   --->   "%p_Val2_84_0_2 = add i11 %tmp_546_0_2_cast_cas, %p_Val2_84_0_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%p_Val2_84_0_2_cast = sext i11 %p_Val2_84_0_2 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%OP1_V_1_cast = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 208 [1/1] (4.17ns)   --->   "%r_V_8_1 = mul i11 %OP2_V_1_cast, %OP1_V_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_546_1_cast_cast = sext i11 %r_V_8_1 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i11 %r_V_8_1 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i11 %p_Val2_84_0_2 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 212 [1/1] (1.97ns)   --->   "%p_Val2_84_1_1 = add i12 %tmp_546_1_cast_cast, %p_Val2_84_0_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 214 [1/1] (4.17ns)   --->   "%r_V_8_1_2 = mul i12 %OP2_V_1_2_cast, %OP1_V_1_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i12 %r_V_8_1_2 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_37 = add i8 %tmp_77, %tmp_76" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 218 [1/1] (4.17ns)   --->   "%r_V_8_2 = mul i10 %OP2_V_2_cast, %OP1_V_2_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i10 %r_V_8_2 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 221 [1/1] (4.17ns)   --->   "%r_V_8_2_1 = mul i11 %OP2_V_2_1_cast, %OP1_V_2_1_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i11 %r_V_8_2_1 to i8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_546_2_2_cast_cas = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 224 [1/1] (1.95ns)   --->   "%tmp5 = add i10 %tmp_546_2_2_cast_cas, %r_V_8_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5 to i11" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 226 [1/1] (1.97ns)   --->   "%tmp4 = add i11 %r_V_8_2_1, %tmp5_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp_37, %tmp_78" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 228 [1/1] (1.91ns)   --->   "%tmp8 = add i8 %src_kernel_win_0_va_23, %tmp_80" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 7> : 6.46ns
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i12 %r_V_8_1_2, %p_Val2_84_1_1" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i12" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 239 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_4 = add i12 %tmp3, %tmp4_cast" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_4, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_79, %tmp8" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = add i8 %tmp6, %tmp7" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_39 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_4, i32 8, i32 11)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_7 : Operation 244 [1/1] (0.93ns)   --->   "%tmp_i_i = xor i1 %isneg, true" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (1.30ns)   --->   "%not_i_i_i = icmp ne i4 %tmp_39, 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%tmp_i_i_91 = or i1 %isneg, %overflow" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %tmp_i_i_91, i8 %p_mux_i_i_cast, i8 %p_Val2_2" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 8> : 3.63ns
ST_8 : Operation 250 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_s)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "br label %._crit_edge413.i" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]

 <State 9> : 0.00ns
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:517->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_imgproc.h:1277]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va     (alloca           ) [ 0011111111]
src_kernel_win_0_va_18  (alloca           ) [ 0011111111]
src_kernel_win_0_va_19  (alloca           ) [ 0011111111]
src_kernel_win_0_va_20  (alloca           ) [ 0011111111]
src_kernel_win_0_va_21  (alloca           ) [ 0011111111]
src_kernel_win_0_va_22  (alloca           ) [ 0011111111]
right_border_buf_0_s    (alloca           ) [ 0011111111]
right_border_buf_0_14   (alloca           ) [ 0011111111]
right_border_buf_0_15   (alloca           ) [ 0011111111]
right_border_buf_0_16   (alloca           ) [ 0011111111]
right_border_buf_0_17   (alloca           ) [ 0011111111]
right_border_buf_0_18   (alloca           ) [ 0011111111]
StgValue_22             (specinterface    ) [ 0000000000]
StgValue_23             (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s    (read             ) [ 0000000000]
p_kernel_val_2_V_0_s    (read             ) [ 0000000000]
p_kernel_val_1_V_2_s    (read             ) [ 0000000000]
p_kernel_val_1_V_0_s    (read             ) [ 0000000000]
p_kernel_val_0_V_2_s    (read             ) [ 0000000000]
p_kernel_val_0_V_1_s    (read             ) [ 0000000000]
k_buf_0_val_3           (alloca           ) [ 0011111111]
k_buf_0_val_4           (alloca           ) [ 0011111111]
k_buf_0_val_5           (alloca           ) [ 0011111111]
rbegin_i_i              (specregionbegin  ) [ 0000000000]
rend_i_i_0              (specregionend    ) [ 0000000000]
OP2_V_0_1_cast          (sext             ) [ 0011111111]
OP2_V_0_2_cast          (sext             ) [ 0011111111]
OP2_V_1_cast            (sext             ) [ 0011111111]
OP2_V_1_2_cast          (zext             ) [ 0011111111]
OP2_V_2_cast            (sext             ) [ 0011111111]
OP2_V_2_1_cast          (zext             ) [ 0011111111]
StgValue_41             (br               ) [ 0111111111]
t_V                     (phi              ) [ 0010000000]
t_V_cast                (zext             ) [ 0000000000]
exitcond389_i           (icmp             ) [ 0011111111]
StgValue_45             (speclooptripcount) [ 0000000000]
i_V                     (add              ) [ 0111111111]
StgValue_47             (br               ) [ 0000000000]
StgValue_48             (specloopname     ) [ 0000000000]
tmp                     (specregionbegin  ) [ 0001111111]
tmp_s                   (icmp             ) [ 0001111110]
tmp_458_not             (icmp             ) [ 0001111110]
tmp_53                  (partselect       ) [ 0000000000]
icmp                    (icmp             ) [ 0001111110]
tmp_2                   (icmp             ) [ 0001111110]
tmp_502_1               (icmp             ) [ 0001111110]
tmp_3                   (icmp             ) [ 0001111110]
tmp_6                   (add              ) [ 0000000000]
tmp_54                  (trunc            ) [ 0000000000]
tmp_55                  (bitselect        ) [ 0000000000]
rev                     (xor              ) [ 0000000000]
tmp_9                   (icmp             ) [ 0000000000]
or_cond_i424_i          (and              ) [ 0000000000]
tmp_56                  (bitselect        ) [ 0000000000]
p_assign_7              (sub              ) [ 0000000000]
p_p2_i425_i             (select           ) [ 0000000000]
tmp_57                  (trunc            ) [ 0000000000]
tmp_58                  (trunc            ) [ 0000000000]
tmp_12                  (icmp             ) [ 0000000000]
p_assign_8              (sub              ) [ 0000000000]
tmp_59                  (trunc            ) [ 0000000000]
p_assign_6_1            (add              ) [ 0000000000]
tmp_60                  (bitselect        ) [ 0000000000]
tmp_61                  (bitselect        ) [ 0000000000]
tmp_62                  (trunc            ) [ 0000000000]
p_assign_6_2            (add              ) [ 0000000000]
tmp_63                  (bitselect        ) [ 0000000000]
tmp_64                  (bitselect        ) [ 0000000000]
tmp_65                  (trunc            ) [ 0000000000]
p_p2_i425_i_cast_cast_4 (select           ) [ 0000000000]
y_1                     (select           ) [ 0000000000]
row_assign_s            (xor              ) [ 0001111110]
tmp_26                  (xor              ) [ 0000000000]
tmp_66                  (sub              ) [ 0000000000]
tmp_67                  (trunc            ) [ 0000000000]
tmp_36                  (select           ) [ 0000000000]
tmp_28                  (select           ) [ 0000000000]
row_assign_10_1_t       (xor              ) [ 0001111110]
tmp_30                  (add              ) [ 0000000000]
tmp_68                  (xor              ) [ 0000000000]
tmp_69                  (trunc            ) [ 0000000000]
tmp_38                  (select           ) [ 0000000000]
tmp_32                  (select           ) [ 0000000000]
row_assign_10_2_t       (xor              ) [ 0001111110]
StgValue_94             (br               ) [ 0011111111]
StgValue_95             (ret              ) [ 0000000000]
t_V_2                   (phi              ) [ 0001000110]
t_V_3_cast              (zext             ) [ 0000000000]
exitcond388_i           (icmp             ) [ 0011111111]
j_V                     (add              ) [ 0011111111]
tmp_70                  (partselect       ) [ 0000000000]
icmp2                   (icmp             ) [ 0000000000]
ImagLoc_x               (add              ) [ 0000000000]
ImagLoc_x_cast_cast_s   (sext             ) [ 0000000000]
tmp_71                  (bitselect        ) [ 0000000000]
rev2                    (xor              ) [ 0000000000]
tmp_17                  (icmp             ) [ 0000000000]
or_cond_i_i             (and              ) [ 0011111111]
tmp_72                  (bitselect        ) [ 0000000000]
p_assign_1              (sub              ) [ 0000000000]
p_p2_i_i                (select           ) [ 0000000000]
p_p2_i_i_cast8_cast_c   (sext             ) [ 0000000000]
tmp_19                  (icmp             ) [ 0000000000]
p_assign_2              (sub              ) [ 0000000000]
p_assign_2_cast         (zext             ) [ 0000000000]
sel_tmp                 (select           ) [ 0000000000]
tmp_17_not              (xor              ) [ 0000000000]
sel_tmp7                (or               ) [ 0000000000]
sel_tmp8                (and              ) [ 0000000000]
x                       (select           ) [ 0001100000]
tmp_73                  (trunc            ) [ 0001110000]
brmerge                 (or               ) [ 0001110000]
StgValue_122            (br               ) [ 0000000000]
StgValue_123            (br               ) [ 0000000000]
StgValue_124            (br               ) [ 0000000000]
StgValue_125            (br               ) [ 0000000000]
StgValue_126            (br               ) [ 0000000000]
StgValue_127            (br               ) [ 0000000000]
StgValue_128            (br               ) [ 0000000000]
or_cond_i               (and              ) [ 0001111110]
StgValue_130            (br               ) [ 0000000000]
StgValue_131            (br               ) [ 0000000000]
col_assign_cast7        (sext             ) [ 0000000000]
tmp_21                  (zext             ) [ 0000000000]
k_buf_0_val_3_addr      (getelementptr    ) [ 0001010000]
k_buf_0_val_4_addr      (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr      (getelementptr    ) [ 0001010000]
right_border_buf_0_19   (load             ) [ 0000000000]
StgValue_141            (speclooptripcount) [ 0000000000]
right_border_buf_0_20   (load             ) [ 0000000000]
right_border_buf_0_21   (load             ) [ 0000000000]
right_border_buf_0_22   (load             ) [ 0000000000]
right_border_buf_0_23   (load             ) [ 0000000000]
right_border_buf_0_24   (load             ) [ 0000000000]
StgValue_147            (specloopname     ) [ 0000000000]
tmp_11                  (specregionbegin  ) [ 0001001000]
StgValue_149            (specpipeline     ) [ 0000000000]
StgValue_150            (specloopname     ) [ 0000000000]
k_buf_0_val_3_load      (load             ) [ 0000000000]
col_assign_3_t          (xor              ) [ 0000000000]
tmp_22                  (mux              ) [ 0000000000]
col_buf_0_val_0_0       (select           ) [ 0000000000]
k_buf_0_val_4_load      (load             ) [ 0000000000]
tmp_23                  (mux              ) [ 0000000000]
col_buf_0_val_1_0       (select           ) [ 0000000000]
k_buf_0_val_5_load      (load             ) [ 0000000000]
tmp_24                  (mux              ) [ 0000000000]
col_buf_0_val_2_0       (select           ) [ 0000000000]
tmp_83                  (read             ) [ 0000000000]
StgValue_162            (store            ) [ 0000000000]
StgValue_163            (br               ) [ 0000000000]
StgValue_164            (store            ) [ 0000000000]
StgValue_165            (br               ) [ 0000000000]
StgValue_166            (store            ) [ 0000000000]
StgValue_167            (br               ) [ 0000000000]
right_border_buf_0_25   (load             ) [ 0000000000]
right_border_buf_0_26   (load             ) [ 0000000000]
StgValue_170            (store            ) [ 0000000000]
StgValue_171            (store            ) [ 0000000000]
tmp_75                  (read             ) [ 0000000000]
StgValue_173            (store            ) [ 0000000000]
StgValue_174            (store            ) [ 0000000000]
StgValue_175            (store            ) [ 0000000000]
StgValue_176            (store            ) [ 0000000000]
StgValue_177            (store            ) [ 0000000000]
StgValue_178            (store            ) [ 0000000000]
StgValue_179            (store            ) [ 0000000000]
StgValue_180            (br               ) [ 0000000000]
tmp_25                  (mux              ) [ 0000000000]
src_kernel_win_0_va_23  (select           ) [ 0001001000]
tmp_29                  (mux              ) [ 0000000000]
src_kernel_win_0_va_24  (select           ) [ 0001001000]
tmp_33                  (mux              ) [ 0000000000]
src_kernel_win_0_va_25  (select           ) [ 0001001000]
src_kernel_win_0_va_29  (load             ) [ 0000000000]
src_kernel_win_0_va_30  (load             ) [ 0000000000]
OP1_V_0_cast            (zext             ) [ 0000000000]
r_V_8                   (sub              ) [ 0000000000]
tmp_546_0_cast          (sext             ) [ 0000000000]
OP1_V_0_1_cast          (zext             ) [ 0000000000]
r_V_8_0_1               (mul              ) [ 0000000000]
tmp_546_0_1_cast        (sext             ) [ 0000000000]
p_Val2_84_0_1           (add              ) [ 0001001000]
src_kernel_win_0_va_33  (load             ) [ 0000000000]
StgValue_197            (store            ) [ 0000000000]
StgValue_198            (store            ) [ 0000000000]
src_kernel_win_0_va_26  (load             ) [ 0000000000]
src_kernel_win_0_va_27  (load             ) [ 0000000000]
src_kernel_win_0_va_28  (load             ) [ 0000000000]
OP1_V_0_2_cast          (zext             ) [ 0000000000]
r_V_8_0_2               (mul              ) [ 0000000000]
tmp_546_0_2_cast_cas    (sext             ) [ 0000000000]
p_Val2_84_0_2           (add              ) [ 0000000000]
p_Val2_84_0_2_cast      (sext             ) [ 0000000000]
OP1_V_1_cast            (zext             ) [ 0000000000]
r_V_8_1                 (mul              ) [ 0000000000]
tmp_546_1_cast_cast     (sext             ) [ 0000000000]
tmp_76                  (trunc            ) [ 0000000000]
tmp_77                  (trunc            ) [ 0000000000]
p_Val2_84_1_1           (add              ) [ 0001000100]
OP1_V_1_2_cast          (zext             ) [ 0000000000]
r_V_8_1_2               (mul              ) [ 0001000100]
tmp_78                  (trunc            ) [ 0000000000]
tmp_37                  (add              ) [ 0000000000]
OP1_V_2_cast            (zext             ) [ 0000000000]
r_V_8_2                 (mul              ) [ 0000000000]
tmp_79                  (trunc            ) [ 0001000100]
OP1_V_2_1_cast          (zext             ) [ 0000000000]
r_V_8_2_1               (mul              ) [ 0000000000]
tmp_80                  (trunc            ) [ 0000000000]
tmp_546_2_2_cast_cas    (zext             ) [ 0000000000]
tmp5                    (add              ) [ 0000000000]
tmp5_cast               (sext             ) [ 0000000000]
tmp4                    (add              ) [ 0001000100]
tmp6                    (add              ) [ 0001000100]
tmp8                    (add              ) [ 0001000100]
src_kernel_win_0_va_31  (load             ) [ 0000000000]
src_kernel_win_0_va_32  (load             ) [ 0000000000]
empty                   (specregionend    ) [ 0000000000]
StgValue_232            (store            ) [ 0000000000]
StgValue_233            (store            ) [ 0000000000]
StgValue_234            (store            ) [ 0000000000]
StgValue_235            (store            ) [ 0000000000]
StgValue_236            (br               ) [ 0011111111]
tmp3                    (add              ) [ 0000000000]
tmp4_cast               (sext             ) [ 0000000000]
p_Val2_4                (add              ) [ 0000000000]
isneg                   (bitselect        ) [ 0000000000]
tmp7                    (add              ) [ 0000000000]
p_Val2_2                (add              ) [ 0000000000]
tmp_39                  (partselect       ) [ 0000000000]
tmp_i_i                 (xor              ) [ 0000000000]
not_i_i_i               (icmp             ) [ 0000000000]
overflow                (and              ) [ 0000000000]
p_mux_i_i_cast          (select           ) [ 0000000000]
tmp_i_i_91              (or               ) [ 0000000000]
p_Val2_s                (select           ) [ 0001000010]
StgValue_250            (write            ) [ 0000000000]
StgValue_251            (br               ) [ 0000000000]
empty_92                (specregionend    ) [ 0000000000]
StgValue_253            (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str482"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str483"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str484"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str485"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str486"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str487"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_18_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_19_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_20_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_kernel_win_0_va_21_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="src_kernel_win_0_va_22_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_s_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_14_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_15_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_16_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="right_border_buf_0_17_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="right_border_buf_0_18_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_0_val_3_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="k_buf_0_val_4_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="k_buf_0_val_5_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="p_kernel_val_2_V_1_s_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_kernel_val_2_V_0_s_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_kernel_val_1_V_2_s_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_kernel_val_1_V_0_s_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_kernel_val_0_V_2_s_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_kernel_val_0_V_1_s_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_83/5 tmp_75/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_250_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="1"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_250/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="k_buf_0_val_3_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="3" bw="11" slack="1"/>
<pin id="313" dir="0" index="4" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_166/5 StgValue_173/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="k_buf_0_val_4_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="32" slack="0"/>
<pin id="286" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="3" bw="11" slack="1"/>
<pin id="309" dir="0" index="4" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_164/5 StgValue_171/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_buf_0_val_5_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="0" index="3" bw="11" slack="1"/>
<pin id="305" dir="0" index="4" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_162/5 StgValue_170/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="t_V_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="1"/>
<pin id="320" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="t_V_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="10" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="t_V_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="1"/>
<pin id="331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="t_V_2_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="OP2_V_0_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="OP2_V_0_2_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="OP2_V_1_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="OP2_V_1_2_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_2_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="OP2_V_2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="OP2_V_2_1_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2_1_cast/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="t_V_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="exitcond389_i_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_458_not_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_458_not/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_53_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="0"/>
<pin id="397" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_502_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_502_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_54_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_55_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="11" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="rev_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_cond_i424_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i424_i/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_56_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="11" slack="0"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_assign_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_p2_i425_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="11" slack="0"/>
<pin id="479" dir="0" index="2" bw="11" slack="0"/>
<pin id="480" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_57_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="11" slack="0"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_58_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_12_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="11" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_assign_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_59_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_assign_6_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_60_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_61_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="11" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_62_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_assign_6_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_63_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_64_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="11" slack="0"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_65_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="10" slack="0"/>
<pin id="558" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_p2_i425_i_cast_cast_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="2" slack="0"/>
<pin id="563" dir="0" index="2" bw="2" slack="0"/>
<pin id="564" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i425_i_cast_cast_4/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="y_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="2" slack="0"/>
<pin id="571" dir="0" index="2" bw="2" slack="0"/>
<pin id="572" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="row_assign_s_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_s/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_26_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_66_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_67_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_36_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="2" slack="0"/>
<pin id="601" dir="0" index="2" bw="2" slack="0"/>
<pin id="602" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_28_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="2" slack="0"/>
<pin id="609" dir="0" index="2" bw="2" slack="0"/>
<pin id="610" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="row_assign_10_1_t_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="0" index="1" bw="2" slack="0"/>
<pin id="617" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_30_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="2" slack="0"/>
<pin id="623" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_68_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_69_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="0"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_38_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="2" slack="0"/>
<pin id="639" dir="0" index="2" bw="2" slack="0"/>
<pin id="640" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_32_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="row_assign_10_2_t_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="2" slack="0"/>
<pin id="654" dir="0" index="1" bw="2" slack="0"/>
<pin id="655" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="t_V_3_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="exitcond388_i_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="11" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond388_i/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="j_V_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="11" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_70_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="0"/>
<pin id="676" dir="0" index="1" bw="11" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="0" index="3" bw="5" slack="0"/>
<pin id="679" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="icmp2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="ImagLoc_x_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="11" slack="0"/>
<pin id="693" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="ImagLoc_x_cast_cast_s_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="12" slack="0"/>
<pin id="698" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast_cast_s/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_71_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="12" slack="0"/>
<pin id="703" dir="0" index="2" bw="5" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="rev2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_17_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="0"/>
<pin id="716" dir="0" index="1" bw="12" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_cond_i_i_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_72_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="12" slack="0"/>
<pin id="729" dir="0" index="2" bw="5" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="p_assign_1_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_p2_i_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="0" index="2" bw="12" slack="0"/>
<pin id="744" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_p2_i_i_cast8_cast_c_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="0"/>
<pin id="750" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast8_cast_c/3 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_19_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="12" slack="0"/>
<pin id="754" dir="0" index="1" bw="12" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_assign_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="0"/>
<pin id="761" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="p_assign_2_cast_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="12" slack="0"/>
<pin id="766" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_assign_2_cast/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="sel_tmp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="13" slack="0"/>
<pin id="771" dir="0" index="2" bw="13" slack="0"/>
<pin id="772" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_17_not_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_17_not/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="sel_tmp7_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sel_tmp8_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="x_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="13" slack="0"/>
<pin id="797" dir="0" index="2" bw="13" slack="0"/>
<pin id="798" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_73_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="13" slack="0"/>
<pin id="804" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="brmerge_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_cond_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="816" class="1004" name="col_assign_cast7_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="13" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast7/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_21_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="13" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="right_border_buf_0_19_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="4"/>
<pin id="828" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="right_border_buf_0_20_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="right_border_buf_0_21_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="4"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="right_border_buf_0_22_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="4"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="right_border_buf_0_23_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="4"/>
<pin id="840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="right_border_buf_0_24_load_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="4"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="col_assign_3_t_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="2"/>
<pin id="846" dir="0" index="1" bw="2" slack="0"/>
<pin id="847" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_t/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_22_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="0" index="2" bw="8" slack="0"/>
<pin id="853" dir="0" index="3" bw="1" slack="0"/>
<pin id="854" dir="0" index="4" bw="2" slack="0"/>
<pin id="855" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="col_buf_0_val_0_0_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="2"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="0" index="2" bw="8" slack="0"/>
<pin id="865" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_23_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="0" index="2" bw="8" slack="0"/>
<pin id="872" dir="0" index="3" bw="1" slack="0"/>
<pin id="873" dir="0" index="4" bw="2" slack="0"/>
<pin id="874" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="col_buf_0_val_1_0_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="2"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="0" index="2" bw="8" slack="0"/>
<pin id="884" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_24_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="8" slack="0"/>
<pin id="890" dir="0" index="2" bw="8" slack="0"/>
<pin id="891" dir="0" index="3" bw="1" slack="0"/>
<pin id="892" dir="0" index="4" bw="2" slack="0"/>
<pin id="893" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="col_buf_0_val_2_0_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="2"/>
<pin id="901" dir="0" index="1" bw="8" slack="0"/>
<pin id="902" dir="0" index="2" bw="8" slack="0"/>
<pin id="903" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="right_border_buf_0_25_load_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="4"/>
<pin id="908" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="right_border_buf_0_26_load_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="4"/>
<pin id="911" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="StgValue_174_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="4"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="StgValue_175_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="4"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="StgValue_176_store_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="4"/>
<pin id="925" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="StgValue_177_store_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="4"/>
<pin id="930" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="StgValue_178_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="4"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="StgValue_179_store_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="4"/>
<pin id="940" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_25_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="0"/>
<pin id="946" dir="0" index="3" bw="8" slack="0"/>
<pin id="947" dir="0" index="4" bw="2" slack="3"/>
<pin id="948" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="src_kernel_win_0_va_23_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="3"/>
<pin id="955" dir="0" index="1" bw="8" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_29_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="8" slack="0"/>
<pin id="964" dir="0" index="3" bw="8" slack="0"/>
<pin id="965" dir="0" index="4" bw="2" slack="3"/>
<pin id="966" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="src_kernel_win_0_va_24_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="3"/>
<pin id="973" dir="0" index="1" bw="8" slack="0"/>
<pin id="974" dir="0" index="2" bw="8" slack="0"/>
<pin id="975" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_33_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="0" index="2" bw="8" slack="0"/>
<pin id="982" dir="0" index="3" bw="8" slack="0"/>
<pin id="983" dir="0" index="4" bw="2" slack="3"/>
<pin id="984" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="src_kernel_win_0_va_25_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="3"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="0" index="2" bw="8" slack="0"/>
<pin id="993" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="src_kernel_win_0_va_29_load_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="4"/>
<pin id="998" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="999" class="1004" name="src_kernel_win_0_va_30_load_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="4"/>
<pin id="1001" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="OP1_V_0_cast_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_cast/5 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="r_V_8_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_546_0_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="0"/>
<pin id="1014" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_546_0_cast/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="OP1_V_0_1_cast_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="src_kernel_win_0_va_33_load_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="4"/>
<pin id="1022" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="StgValue_197_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="8" slack="4"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="StgValue_198_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="0"/>
<pin id="1030" dir="0" index="1" bw="8" slack="4"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="src_kernel_win_0_va_26_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="5"/>
<pin id="1035" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="src_kernel_win_0_va_27_load_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="5"/>
<pin id="1038" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="src_kernel_win_0_va_28_load_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="5"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="OP1_V_0_2_cast_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_Val2_84_0_2_cast_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="11" slack="0"/>
<pin id="1047" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_84_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="OP1_V_1_cast_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_cast/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="r_V_8_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="3" slack="5"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_546_1_cast_cast_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="11" slack="0"/>
<pin id="1059" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_546_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_76_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="11" slack="0"/>
<pin id="1063" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_77_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="11" slack="0"/>
<pin id="1067" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_Val2_84_1_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="11" slack="0"/>
<pin id="1070" dir="0" index="1" bw="11" slack="0"/>
<pin id="1071" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_84_1_1/6 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="OP1_V_1_2_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="r_V_8_1_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="5"/>
<pin id="1079" dir="0" index="1" bw="8" slack="0"/>
<pin id="1080" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_2/6 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_78_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="12" slack="0"/>
<pin id="1084" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_37_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="8" slack="0"/>
<pin id="1088" dir="0" index="1" bw="8" slack="0"/>
<pin id="1089" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="OP1_V_2_cast_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="0"/>
<pin id="1094" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="r_V_8_2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="2" slack="5"/>
<pin id="1098" dir="0" index="1" bw="8" slack="0"/>
<pin id="1099" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_79_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="OP1_V_2_1_cast_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="0"/>
<pin id="1107" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="r_V_8_2_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="3" slack="5"/>
<pin id="1111" dir="0" index="1" bw="8" slack="0"/>
<pin id="1112" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_1/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="tmp_80_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="11" slack="0"/>
<pin id="1116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_546_2_2_cast_cas_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="1"/>
<pin id="1120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_546_2_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="tmp5_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="10" slack="0"/>
<pin id="1124" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp5_cast_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="0"/>
<pin id="1129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp4_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="11" slack="0"/>
<pin id="1133" dir="0" index="1" bw="10" slack="0"/>
<pin id="1134" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp6_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="0" index="1" bw="8" slack="0"/>
<pin id="1140" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="tmp8_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="1"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="src_kernel_win_0_va_31_load_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="8" slack="5"/>
<pin id="1150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="src_kernel_win_0_va_32_load_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="5"/>
<pin id="1153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="StgValue_232_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="5"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/6 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="StgValue_233_store_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="0" index="1" bw="8" slack="5"/>
<pin id="1162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/6 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="StgValue_234_store_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="0"/>
<pin id="1165" dir="0" index="1" bw="8" slack="5"/>
<pin id="1166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_234/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="StgValue_235_store_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="1"/>
<pin id="1170" dir="0" index="1" bw="8" slack="5"/>
<pin id="1171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/6 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="1"/>
<pin id="1174" dir="0" index="1" bw="12" slack="1"/>
<pin id="1175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp4_cast_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="11" slack="1"/>
<pin id="1178" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="p_Val2_4_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="12" slack="0"/>
<pin id="1181" dir="0" index="1" bw="11" slack="0"/>
<pin id="1182" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="isneg_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="12" slack="0"/>
<pin id="1188" dir="0" index="2" bw="5" slack="0"/>
<pin id="1189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp7_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="1"/>
<pin id="1195" dir="0" index="1" bw="8" slack="1"/>
<pin id="1196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="p_Val2_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="1"/>
<pin id="1199" dir="0" index="1" bw="8" slack="0"/>
<pin id="1200" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_39_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="4" slack="0"/>
<pin id="1204" dir="0" index="1" bw="12" slack="0"/>
<pin id="1205" dir="0" index="2" bw="5" slack="0"/>
<pin id="1206" dir="0" index="3" bw="5" slack="0"/>
<pin id="1207" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp_i_i_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="0"/>
<pin id="1214" dir="0" index="1" bw="1" slack="0"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="not_i_i_i_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="4" slack="0"/>
<pin id="1220" dir="0" index="1" bw="4" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/7 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="overflow_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="p_mux_i_i_cast_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="0"/>
<pin id="1232" dir="0" index="1" bw="8" slack="0"/>
<pin id="1233" dir="0" index="2" bw="8" slack="0"/>
<pin id="1234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_i_i_91_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_91/7 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="p_Val2_s_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="8" slack="0"/>
<pin id="1247" dir="0" index="2" bw="8" slack="0"/>
<pin id="1248" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1252" class="1007" name="grp_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="2" slack="4"/>
<pin id="1254" dir="0" index="1" bw="8" slack="0"/>
<pin id="1255" dir="0" index="2" bw="9" slack="0"/>
<pin id="1256" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_1/5 tmp_546_0_1_cast/5 p_Val2_84_0_1/5 "/>
</bind>
</comp>

<comp id="1259" class="1007" name="grp_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="2" slack="5"/>
<pin id="1261" dir="0" index="1" bw="8" slack="0"/>
<pin id="1262" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_2/6 tmp_546_0_2_cast_cas/6 p_Val2_84_0_2/6 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="src_kernel_win_0_va_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="5"/>
<pin id="1269" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1274" class="1005" name="src_kernel_win_0_va_18_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="5"/>
<pin id="1276" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="src_kernel_win_0_va_19_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="5"/>
<pin id="1282" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="src_kernel_win_0_va_20_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="5"/>
<pin id="1288" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="src_kernel_win_0_va_21_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="4"/>
<pin id="1294" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="src_kernel_win_0_va_22_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="4"/>
<pin id="1301" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="right_border_buf_0_s_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="4"/>
<pin id="1307" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1312" class="1005" name="right_border_buf_0_14_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="4"/>
<pin id="1314" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="right_border_buf_0_15_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="4"/>
<pin id="1320" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="right_border_buf_0_16_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="4"/>
<pin id="1326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="right_border_buf_0_17_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="4"/>
<pin id="1333" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="right_border_buf_0_18_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="8" slack="4"/>
<pin id="1339" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="OP2_V_0_1_cast_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="4"/>
<pin id="1345" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="1348" class="1005" name="OP2_V_0_2_cast_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="10" slack="5"/>
<pin id="1350" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="1353" class="1005" name="OP2_V_1_cast_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="11" slack="5"/>
<pin id="1355" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1358" class="1005" name="OP2_V_1_2_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="12" slack="5"/>
<pin id="1360" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_1_2_cast "/>
</bind>
</comp>

<comp id="1363" class="1005" name="OP2_V_2_cast_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="10" slack="5"/>
<pin id="1365" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_cast "/>
</bind>
</comp>

<comp id="1368" class="1005" name="OP2_V_2_1_cast_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="11" slack="5"/>
<pin id="1370" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_2_1_cast "/>
</bind>
</comp>

<comp id="1373" class="1005" name="exitcond389_i_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="1"/>
<pin id="1375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="1377" class="1005" name="i_V_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="10" slack="0"/>
<pin id="1379" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_s_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_458_not_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_458_not "/>
</bind>
</comp>

<comp id="1391" class="1005" name="icmp_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_2_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="tmp_502_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="1"/>
<pin id="1402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_502_1 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_3_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="3"/>
<pin id="1406" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="row_assign_s_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="2" slack="3"/>
<pin id="1413" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_s "/>
</bind>
</comp>

<comp id="1416" class="1005" name="row_assign_10_1_t_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="2" slack="3"/>
<pin id="1418" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1421" class="1005" name="row_assign_10_2_t_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="2" slack="3"/>
<pin id="1423" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1426" class="1005" name="exitcond388_i_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="1"/>
<pin id="1428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond388_i "/>
</bind>
</comp>

<comp id="1430" class="1005" name="j_V_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="11" slack="0"/>
<pin id="1432" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1435" class="1005" name="or_cond_i_i_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="2"/>
<pin id="1437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1439" class="1005" name="x_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="13" slack="1"/>
<pin id="1441" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_73_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="2" slack="2"/>
<pin id="1446" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="brmerge_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="1"/>
<pin id="1451" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1456" class="1005" name="or_cond_i_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="2"/>
<pin id="1458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1460" class="1005" name="k_buf_0_val_3_addr_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="11" slack="1"/>
<pin id="1462" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1466" class="1005" name="k_buf_0_val_4_addr_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="11" slack="1"/>
<pin id="1468" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1472" class="1005" name="k_buf_0_val_5_addr_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="11" slack="1"/>
<pin id="1474" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1478" class="1005" name="src_kernel_win_0_va_23_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="8" slack="1"/>
<pin id="1480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="src_kernel_win_0_va_24_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="src_kernel_win_0_va_25_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="1"/>
<pin id="1493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="p_Val2_84_0_1_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="11" slack="1"/>
<pin id="1498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_84_0_1 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="p_Val2_84_1_1_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="12" slack="1"/>
<pin id="1503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_84_1_1 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="r_V_8_1_2_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="12" slack="1"/>
<pin id="1508" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_1_2 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="tmp_79_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="1"/>
<pin id="1513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="tmp4_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="11" slack="1"/>
<pin id="1518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp6_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="8" slack="1"/>
<pin id="1523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp8_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="1"/>
<pin id="1528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_Val2_s_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="1"/>
<pin id="1533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="148" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="160" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="130" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="130" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="258" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="311"><net_src comp="258" pin="2"/><net_sink comp="288" pin=4"/></net>

<net id="315"><net_src comp="258" pin="2"/><net_sink comp="277" pin=4"/></net>

<net id="316"><net_src comp="288" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="317"><net_src comp="277" pin="2"/><net_sink comp="288" pin=4"/></net>

<net id="321"><net_src comp="66" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="112" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="252" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="246" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="240" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="234" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="228" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="222" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="322" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="322" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="322" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="322" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="80" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="322" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="82" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="322" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="16" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="86" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="322" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="322" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="322" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="80" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="364" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="426" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="94" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="96" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="426" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="426" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="364" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="426" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="476" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="476" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="98" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="102" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="488" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="322" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="364" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="92" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="92" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="508" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="94" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="322" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="106" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="364" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="94" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="553"><net_src comp="92" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="534" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="322" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="492" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="484" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="498" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="573"><net_src comp="456" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="432" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="560" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="568" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="504" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="102" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="102" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="530" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="508" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="522" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="594" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="514" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="598" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="582" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="108" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="110" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="504" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="556" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="108" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="534" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="548" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="626" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="540" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="636" pin="3"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="620" pin="2"/><net_sink comp="644" pin=2"/></net>

<net id="656"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="108" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="333" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="333" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="114" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="333" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="680"><net_src comp="116" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="333" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="16" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="94" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="688"><net_src comp="674" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="66" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="118" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="658" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="690" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="122" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="96" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="690" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="124" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="708" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="120" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="690" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="122" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="738"><net_src comp="126" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="658" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="726" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="690" pin="2"/><net_sink comp="740" pin=2"/></net>

<net id="751"><net_src comp="740" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="740" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="124" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="128" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="740" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="720" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="696" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="764" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="714" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="96" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="700" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="752" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="748" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="768" pin="3"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="714" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="684" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="848"><net_src comp="108" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="856"><net_src comp="144" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="829" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="858"><net_src comp="832" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="859"><net_src comp="146" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="860"><net_src comp="844" pin="2"/><net_sink comp="849" pin=4"/></net>

<net id="866"><net_src comp="277" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="867"><net_src comp="849" pin="5"/><net_sink comp="861" pin=2"/></net>

<net id="875"><net_src comp="144" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="838" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="877"><net_src comp="841" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="878"><net_src comp="146" pin="0"/><net_sink comp="868" pin=3"/></net>

<net id="879"><net_src comp="844" pin="2"/><net_sink comp="868" pin=4"/></net>

<net id="885"><net_src comp="288" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="868" pin="5"/><net_sink comp="880" pin=2"/></net>

<net id="894"><net_src comp="144" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="826" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="896"><net_src comp="835" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="897"><net_src comp="146" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="898"><net_src comp="844" pin="2"/><net_sink comp="887" pin=4"/></net>

<net id="904"><net_src comp="299" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="905"><net_src comp="887" pin="5"/><net_sink comp="899" pin=2"/></net>

<net id="916"><net_src comp="899" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="909" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="880" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="826" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="906" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="861" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="949"><net_src comp="144" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="950"><net_src comp="861" pin="3"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="880" pin="3"/><net_sink comp="942" pin=2"/></net>

<net id="952"><net_src comp="899" pin="3"/><net_sink comp="942" pin=3"/></net>

<net id="958"><net_src comp="942" pin="5"/><net_sink comp="953" pin=1"/></net>

<net id="959"><net_src comp="861" pin="3"/><net_sink comp="953" pin=2"/></net>

<net id="967"><net_src comp="144" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="861" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="880" pin="3"/><net_sink comp="960" pin=2"/></net>

<net id="970"><net_src comp="899" pin="3"/><net_sink comp="960" pin=3"/></net>

<net id="976"><net_src comp="960" pin="5"/><net_sink comp="971" pin=1"/></net>

<net id="977"><net_src comp="880" pin="3"/><net_sink comp="971" pin=2"/></net>

<net id="985"><net_src comp="144" pin="0"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="861" pin="3"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="880" pin="3"/><net_sink comp="978" pin=2"/></net>

<net id="988"><net_src comp="899" pin="3"/><net_sink comp="978" pin=3"/></net>

<net id="994"><net_src comp="978" pin="5"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="899" pin="3"/><net_sink comp="989" pin=2"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="88" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="996" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1027"><net_src comp="1020" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1032"><net_src comp="989" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1051"><net_src comp="1039" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1060"><net_src comp="1052" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="1052" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1072"><net_src comp="1057" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1045" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1085"><net_src comp="1077" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1065" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1061" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1036" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1100"><net_src comp="1092" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1104"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="1033" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1117"><net_src comp="1109" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1096" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1109" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1086" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1082" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1114" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1167"><net_src comp="1148" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1183"><net_src comp="1172" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1176" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1190"><net_src comp="120" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1191"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1192"><net_src comp="122" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1201"><net_src comp="1193" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1208"><net_src comp="150" pin="0"/><net_sink comp="1202" pin=0"/></net>

<net id="1209"><net_src comp="1179" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1210"><net_src comp="152" pin="0"/><net_sink comp="1202" pin=2"/></net>

<net id="1211"><net_src comp="122" pin="0"/><net_sink comp="1202" pin=3"/></net>

<net id="1216"><net_src comp="1185" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1217"><net_src comp="96" pin="0"/><net_sink comp="1212" pin=1"/></net>

<net id="1222"><net_src comp="1202" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="154" pin="0"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="1218" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1212" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1235"><net_src comp="1212" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1236"><net_src comp="156" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1237"><net_src comp="158" pin="0"/><net_sink comp="1230" pin=2"/></net>

<net id="1242"><net_src comp="1185" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1224" pin="2"/><net_sink comp="1238" pin=1"/></net>

<net id="1249"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="1230" pin="3"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="1197" pin="2"/><net_sink comp="1244" pin=2"/></net>

<net id="1257"><net_src comp="1016" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1258"><net_src comp="1012" pin="1"/><net_sink comp="1252" pin=2"/></net>

<net id="1264"><net_src comp="1042" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1265"><net_src comp="1259" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1270"><net_src comp="162" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1273"><net_src comp="1267" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1277"><net_src comp="166" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1279"><net_src comp="1274" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1283"><net_src comp="170" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1289"><net_src comp="174" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1295"><net_src comp="178" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1302"><net_src comp="182" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1308"><net_src comp="186" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1311"><net_src comp="1305" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1315"><net_src comp="190" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1321"><net_src comp="194" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1327"><net_src comp="198" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1334"><net_src comp="202" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1336"><net_src comp="1331" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1340"><net_src comp="206" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1346"><net_src comp="340" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1351"><net_src comp="344" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1356"><net_src comp="348" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1361"><net_src comp="352" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1366"><net_src comp="356" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1371"><net_src comp="360" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1376"><net_src comp="368" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1380"><net_src comp="374" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1385"><net_src comp="380" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1389"><net_src comp="386" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1394"><net_src comp="402" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1399"><net_src comp="408" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="414" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1407"><net_src comp="420" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1409"><net_src comp="1404" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1410"><net_src comp="1404" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1414"><net_src comp="576" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="942" pin=4"/></net>

<net id="1419"><net_src comp="614" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="960" pin=4"/></net>

<net id="1424"><net_src comp="652" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="978" pin=4"/></net>

<net id="1429"><net_src comp="662" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1433"><net_src comp="668" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1438"><net_src comp="720" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1442"><net_src comp="794" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1447"><net_src comp="802" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1452"><net_src comp="806" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1459"><net_src comp="811" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1463"><net_src comp="271" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="1469"><net_src comp="282" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="288" pin=3"/></net>

<net id="1475"><net_src comp="293" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="299" pin=3"/></net>

<net id="1481"><net_src comp="953" pin="3"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1488"><net_src comp="971" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1494"><net_src comp="989" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1499"><net_src comp="1252" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1504"><net_src comp="1068" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1509"><net_src comp="1077" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1514"><net_src comp="1101" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1519"><net_src comp="1131" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1524"><net_src comp="1137" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1529"><net_src comp="1143" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1534"><net_src comp="1244" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="264" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {5 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond389_i : 1
		i_V : 1
		StgValue_47 : 2
		tmp_s : 1
		tmp_458_not : 1
		tmp_53 : 1
		icmp : 2
		tmp_2 : 1
		tmp_502_1 : 1
		tmp_3 : 1
		tmp_6 : 2
		tmp_54 : 3
		tmp_55 : 3
		rev : 4
		tmp_9 : 3
		or_cond_i424_i : 4
		tmp_56 : 3
		p_assign_7 : 2
		p_p2_i425_i : 4
		tmp_57 : 5
		tmp_58 : 5
		tmp_12 : 5
		p_assign_8 : 6
		tmp_59 : 1
		p_assign_6_1 : 2
		tmp_60 : 3
		tmp_61 : 3
		tmp_62 : 1
		p_assign_6_2 : 2
		tmp_63 : 3
		tmp_64 : 3
		tmp_65 : 1
		p_p2_i425_i_cast_cast_4 : 7
		y_1 : 8
		row_assign_s : 9
		tmp_26 : 2
		tmp_66 : 2
		tmp_67 : 3
		tmp_36 : 4
		tmp_28 : 5
		row_assign_10_1_t : 6
		tmp_30 : 2
		tmp_68 : 2
		tmp_69 : 3
		tmp_38 : 4
		tmp_32 : 5
		row_assign_10_2_t : 6
	State 3
		t_V_3_cast : 1
		exitcond388_i : 1
		j_V : 1
		tmp_70 : 1
		icmp2 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast_cast_s : 3
		tmp_71 : 3
		rev2 : 4
		tmp_17 : 3
		or_cond_i_i : 4
		tmp_72 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast8_cast_c : 5
		tmp_19 : 5
		p_assign_2 : 5
		p_assign_2_cast : 6
		sel_tmp : 7
		tmp_17_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 8
		tmp_73 : 9
		brmerge : 4
		StgValue_122 : 4
		or_cond_i : 3
		StgValue_130 : 3
	State 4
		tmp_21 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_170 : 1
		StgValue_171 : 1
		StgValue_174 : 2
		StgValue_175 : 1
		StgValue_176 : 2
		StgValue_177 : 1
		StgValue_178 : 1
		StgValue_179 : 2
		tmp_25 : 2
		src_kernel_win_0_va_23 : 3
		tmp_29 : 2
		src_kernel_win_0_va_24 : 3
		tmp_33 : 2
		src_kernel_win_0_va_25 : 3
		OP1_V_0_cast : 1
		r_V_8 : 2
		tmp_546_0_cast : 3
		OP1_V_0_1_cast : 1
		r_V_8_0_1 : 2
		tmp_546_0_1_cast : 3
		p_Val2_84_0_1 : 4
		StgValue_197 : 1
		StgValue_198 : 4
	State 6
		r_V_8_0_2 : 1
		tmp_546_0_2_cast_cas : 2
		p_Val2_84_0_2 : 3
		p_Val2_84_0_2_cast : 4
		OP1_V_1_cast : 1
		r_V_8_1 : 2
		tmp_546_1_cast_cast : 3
		tmp_76 : 3
		tmp_77 : 4
		p_Val2_84_1_1 : 5
		r_V_8_1_2 : 1
		tmp_78 : 2
		tmp_37 : 5
		OP1_V_2_cast : 1
		r_V_8_2 : 2
		tmp_79 : 3
		OP1_V_2_1_cast : 1
		r_V_8_2_1 : 2
		tmp_80 : 3
		tmp5 : 3
		tmp5_cast : 4
		tmp4 : 5
		tmp6 : 6
		tmp8 : 4
		StgValue_232 : 1
		StgValue_234 : 1
	State 7
		p_Val2_4 : 1
		isneg : 2
		p_Val2_2 : 1
		tmp_39 : 2
		tmp_i_i : 3
		not_i_i_i : 3
		overflow : 4
		p_mux_i_i_cast : 3
		tmp_i_i_91 : 4
		p_Val2_s : 4
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_374            |    0    |    0    |    17   |
|          |           tmp_6_fu_426           |    0    |    0    |    17   |
|          |        p_assign_6_1_fu_508       |    0    |    0    |    17   |
|          |        p_assign_6_2_fu_534       |    0    |    0    |    17   |
|          |           tmp_30_fu_620          |    0    |    0    |    10   |
|          |            j_V_fu_668            |    0    |    0    |    18   |
|          |         ImagLoc_x_fu_690         |    0    |    0    |    18   |
|          |       p_Val2_84_1_1_fu_1068      |    0    |    0    |    18   |
|    add   |          tmp_37_fu_1086          |    0    |    0    |    8    |
|          |           tmp5_fu_1121           |    0    |    0    |    17   |
|          |           tmp4_fu_1131           |    0    |    0    |    18   |
|          |           tmp6_fu_1137           |    0    |    0    |    8    |
|          |           tmp8_fu_1143           |    0    |    0    |    15   |
|          |           tmp3_fu_1172           |    0    |    0    |    8    |
|          |         p_Val2_4_fu_1179         |    0    |    0    |    8    |
|          |           tmp7_fu_1193           |    0    |    0    |    8    |
|          |         p_Val2_2_fu_1197         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond389_i_fu_368       |    0    |    0    |    13   |
|          |           tmp_s_fu_380           |    0    |    0    |    13   |
|          |        tmp_458_not_fu_386        |    0    |    0    |    13   |
|          |            icmp_fu_402           |    0    |    0    |    13   |
|          |           tmp_2_fu_408           |    0    |    0    |    13   |
|          |         tmp_502_1_fu_414         |    0    |    0    |    13   |
|   icmp   |           tmp_3_fu_420           |    0    |    0    |    13   |
|          |           tmp_9_fu_450           |    0    |    0    |    13   |
|          |           tmp_12_fu_492          |    0    |    0    |    13   |
|          |       exitcond388_i_fu_662       |    0    |    0    |    13   |
|          |           icmp2_fu_684           |    0    |    0    |    13   |
|          |           tmp_17_fu_714          |    0    |    0    |    13   |
|          |           tmp_19_fu_752          |    0    |    0    |    13   |
|          |         not_i_i_i_fu_1218        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |          r_V_8_1_fu_1052         |    0    |    0    |    41   |
|    mul   |         r_V_8_1_2_fu_1077        |    0    |    0    |    41   |
|          |          r_V_8_2_fu_1096         |    0    |    0    |    41   |
|          |         r_V_8_2_1_fu_1109        |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i425_i_fu_476        |    0    |    0    |    11   |
|          |  p_p2_i425_i_cast_cast_4_fu_560  |    0    |    0    |    2    |
|          |            y_1_fu_568            |    0    |    0    |    2    |
|          |           tmp_36_fu_598          |    0    |    0    |    2    |
|          |           tmp_28_fu_606          |    0    |    0    |    2    |
|          |           tmp_38_fu_636          |    0    |    0    |    2    |
|          |           tmp_32_fu_644          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_740         |    0    |    0    |    12   |
|  select  |          sel_tmp_fu_768          |    0    |    0    |    13   |
|          |             x_fu_794             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_861     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_880     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_899     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_953  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_971  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_989  |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1230      |    0    |    0    |    8    |
|          |         p_Val2_s_fu_1244         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_22_fu_849          |    0    |    0    |    15   |
|          |           tmp_23_fu_868          |    0    |    0    |    15   |
|    mux   |           tmp_24_fu_887          |    0    |    0    |    15   |
|          |           tmp_25_fu_942          |    0    |    0    |    15   |
|          |           tmp_29_fu_960          |    0    |    0    |    15   |
|          |           tmp_33_fu_978          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_470        |    0    |    0    |    17   |
|          |         p_assign_8_fu_498        |    0    |    0    |    10   |
|    sub   |           tmp_66_fu_588          |    0    |    0    |    10   |
|          |         p_assign_1_fu_734        |    0    |    0    |    18   |
|          |         p_assign_2_fu_758        |    0    |    0    |    19   |
|          |           r_V_8_fu_1006          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |            rev_fu_444            |    0    |    0    |    8    |
|          |        row_assign_s_fu_576       |    0    |    0    |    8    |
|          |           tmp_26_fu_582          |    0    |    0    |    8    |
|          |     row_assign_10_1_t_fu_614     |    0    |    0    |    8    |
|    xor   |           tmp_68_fu_626          |    0    |    0    |    8    |
|          |     row_assign_10_2_t_fu_652     |    0    |    0    |    8    |
|          |            rev2_fu_708           |    0    |    0    |    8    |
|          |         tmp_17_not_fu_776        |    0    |    0    |    8    |
|          |       col_assign_3_t_fu_844      |    0    |    0    |    8    |
|          |          tmp_i_i_fu_1212         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i424_i_fu_456      |    0    |    0    |    8    |
|          |        or_cond_i_i_fu_720        |    0    |    0    |    8    |
|    and   |          sel_tmp8_fu_788         |    0    |    0    |    8    |
|          |         or_cond_i_fu_811         |    0    |    0    |    8    |
|          |         overflow_fu_1224         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_782         |    0    |    0    |    8    |
|    or    |          brmerge_fu_806          |    0    |    0    |    8    |
|          |        tmp_i_i_91_fu_1238        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1252           |    1    |    0    |    0    |
|          |            grp_fu_1259           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_222 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_228 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_234 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_240 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_246 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_252 |    0    |    0    |    0    |
|          |          grp_read_fu_258         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_250_write_fu_264    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_0_1_cast_fu_340      |    0    |    0    |    0    |
|          |       OP2_V_0_2_cast_fu_344      |    0    |    0    |    0    |
|          |        OP2_V_1_cast_fu_348       |    0    |    0    |    0    |
|          |        OP2_V_2_cast_fu_356       |    0    |    0    |    0    |
|          |   ImagLoc_x_cast_cast_s_fu_696   |    0    |    0    |    0    |
|   sext   |   p_p2_i_i_cast8_cast_c_fu_748   |    0    |    0    |    0    |
|          |      col_assign_cast7_fu_816     |    0    |    0    |    0    |
|          |      tmp_546_0_cast_fu_1012      |    0    |    0    |    0    |
|          |    p_Val2_84_0_2_cast_fu_1045    |    0    |    0    |    0    |
|          |    tmp_546_1_cast_cast_fu_1057   |    0    |    0    |    0    |
|          |         tmp5_cast_fu_1127        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_1176        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       OP2_V_1_2_cast_fu_352      |    0    |    0    |    0    |
|          |       OP2_V_2_1_cast_fu_360      |    0    |    0    |    0    |
|          |          t_V_cast_fu_364         |    0    |    0    |    0    |
|          |         t_V_3_cast_fu_658        |    0    |    0    |    0    |
|          |      p_assign_2_cast_fu_764      |    0    |    0    |    0    |
|          |           tmp_21_fu_819          |    0    |    0    |    0    |
|   zext   |       OP1_V_0_cast_fu_1002       |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1016      |    0    |    0    |    0    |
|          |      OP1_V_0_2_cast_fu_1042      |    0    |    0    |    0    |
|          |       OP1_V_1_cast_fu_1048       |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1074      |    0    |    0    |    0    |
|          |       OP1_V_2_cast_fu_1092       |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1105      |    0    |    0    |    0    |
|          |   tmp_546_2_2_cast_cas_fu_1118   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_53_fu_392          |    0    |    0    |    0    |
|partselect|           tmp_70_fu_674          |    0    |    0    |    0    |
|          |          tmp_39_fu_1202          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_54_fu_432          |    0    |    0    |    0    |
|          |           tmp_57_fu_484          |    0    |    0    |    0    |
|          |           tmp_58_fu_488          |    0    |    0    |    0    |
|          |           tmp_59_fu_504          |    0    |    0    |    0    |
|          |           tmp_62_fu_530          |    0    |    0    |    0    |
|          |           tmp_65_fu_556          |    0    |    0    |    0    |
|   trunc  |           tmp_67_fu_594          |    0    |    0    |    0    |
|          |           tmp_69_fu_632          |    0    |    0    |    0    |
|          |           tmp_73_fu_802          |    0    |    0    |    0    |
|          |          tmp_76_fu_1061          |    0    |    0    |    0    |
|          |          tmp_77_fu_1065          |    0    |    0    |    0    |
|          |          tmp_78_fu_1082          |    0    |    0    |    0    |
|          |          tmp_79_fu_1101          |    0    |    0    |    0    |
|          |          tmp_80_fu_1114          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_55_fu_436          |    0    |    0    |    0    |
|          |           tmp_56_fu_462          |    0    |    0    |    0    |
|          |           tmp_60_fu_514          |    0    |    0    |    0    |
|          |           tmp_61_fu_522          |    0    |    0    |    0    |
| bitselect|           tmp_63_fu_540          |    0    |    0    |    0    |
|          |           tmp_64_fu_548          |    0    |    0    |    0    |
|          |           tmp_71_fu_700          |    0    |    0    |    0    |
|          |           tmp_72_fu_726          |    0    |    0    |    0    |
|          |           isneg_fu_1185          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   1020  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    OP2_V_0_1_cast_reg_1343    |   10   |
|    OP2_V_0_2_cast_reg_1348    |   10   |
|    OP2_V_1_2_cast_reg_1358    |   12   |
|     OP2_V_1_cast_reg_1353     |   11   |
|    OP2_V_2_1_cast_reg_1368    |   11   |
|     OP2_V_2_cast_reg_1363     |   10   |
|        brmerge_reg_1449       |    1   |
|     exitcond388_i_reg_1426    |    1   |
|     exitcond389_i_reg_1373    |    1   |
|          i_V_reg_1377         |   10   |
|         icmp_reg_1391         |    1   |
|          j_V_reg_1430         |   11   |
|  k_buf_0_val_3_addr_reg_1460  |   11   |
|  k_buf_0_val_4_addr_reg_1466  |   11   |
|  k_buf_0_val_5_addr_reg_1472  |   11   |
|      or_cond_i_i_reg_1435     |    1   |
|       or_cond_i_reg_1456      |    1   |
|     p_Val2_84_0_1_reg_1496    |   11   |
|     p_Val2_84_1_1_reg_1501    |   12   |
|       p_Val2_s_reg_1531       |    8   |
|       r_V_8_1_2_reg_1506      |   12   |
| right_border_buf_0_14_reg_1312|    8   |
| right_border_buf_0_15_reg_1318|    8   |
| right_border_buf_0_16_reg_1324|    8   |
| right_border_buf_0_17_reg_1331|    8   |
| right_border_buf_0_18_reg_1337|    8   |
| right_border_buf_0_s_reg_1305 |    8   |
|   row_assign_10_1_t_reg_1416  |    2   |
|   row_assign_10_2_t_reg_1421  |    2   |
|     row_assign_s_reg_1411     |    2   |
|src_kernel_win_0_va_18_reg_1274|    8   |
|src_kernel_win_0_va_19_reg_1280|    8   |
|src_kernel_win_0_va_20_reg_1286|    8   |
|src_kernel_win_0_va_21_reg_1292|    8   |
|src_kernel_win_0_va_22_reg_1299|    8   |
|src_kernel_win_0_va_23_reg_1478|    8   |
|src_kernel_win_0_va_24_reg_1485|    8   |
|src_kernel_win_0_va_25_reg_1491|    8   |
|  src_kernel_win_0_va_reg_1267 |    8   |
|         t_V_2_reg_329         |   11   |
|          t_V_reg_318          |   10   |
|         tmp4_reg_1516         |   11   |
|         tmp6_reg_1521         |    8   |
|         tmp8_reg_1526         |    8   |
|         tmp_2_reg_1396        |    1   |
|         tmp_3_reg_1404        |    1   |
|      tmp_458_not_reg_1386     |    1   |
|       tmp_502_1_reg_1400      |    1   |
|        tmp_73_reg_1444        |    2   |
|        tmp_79_reg_1511        |    8   |
|         tmp_s_reg_1382        |    1   |
|           x_reg_1439          |   13   |
+-------------------------------+--------+
|             Total             |   369  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_277 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_288 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_288 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p4  |   2  |   8  |   16   ||    9    |
|    grp_fu_1259    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   114  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |  1020  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   369  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   10   |   369  |  1074  |
+-----------+--------+--------+--------+--------+--------+
