// Seed: 1765487344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    id_5 = id_2 & 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    output uwire id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    output supply1 id_16
);
  wire id_18;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18
  ); id_19(
      .id_0(1), .id_1((1 ? id_5 : 1))
  );
endmodule
