#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Mar 30 18:27:02 2016
# Process ID: 2068
# Log file: D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1/planAhead.log
# Journal file: D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Git/DIG_Assignment1/Projeckt/Assemble/pa.fromNetlist.tcl
# create_project -name Assemble -dir "D:/Git/DIG_Assignment1/Projeckt/Assemble/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 441.797 ; gain = 43.496
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Git/DIG_Assignment1/Projeckt/Assemble/Assemble.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Git/DIG_Assignment1/Projeckt/Assemble} }
# set_property target_constrs_file "PINS.ucf" [current_fileset -constrset]
Adding file 'D:/Git/DIG_Assignment1/Projeckt/Assemble/PINS.ucf' to fileset 'constrs_1'
# add_files [list {PINS.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Assemble.ngc ...
WARNING:NetListWriters:298 - No output is written to Assemble.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_12/Mcompar_output_cmp_lt0000_lut<9
   : 1> on block Assemble is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus XLXN_57<2 : 0> on block Assemble is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Assemble.edif ...
ngc2edif: Total memory usage is 83896 kilobytes

Parsing EDIF File [./planAhead_run_1/Assemble.data/cache/Assemble_ngc_zx.edif]
