# Reading C:/Dev/VsCode_VHDL/data/modelsim_ase/tcl/vsim/pref.tcl
# do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ./RS485_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RS485_uart
# -- Compiling architecture RTL of RS485_uart
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/instructionbusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instructionbusmux
# -- Compiling architecture RTL of instructionbusmux
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/databusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity databusmux
# -- Compiling architecture RTL of databusmux
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:59 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iodatabusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity iodatabusmux
# -- Compiling architecture RTL of iodatabusmux
# End time: 21:30:59 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/division_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package division_functions
# -- Compiling package body division_functions
# -- Loading package division_functions
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/quick_naive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package division_functions
# -- Compiling entity quick_naive
# -- Compiling architecture behave of quick_naive
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# -- Loading package division_functions
# -- Loading entity quick_naive
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:00 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 21:31:00 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/gpio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gpio
# -- Compiling architecture RTL of gpio
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/led_displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity led_displays
# -- Compiling architecture rtl of led_displays
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture RTL of Timer
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../core/csr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity csr
# -- Compiling architecture RTL of csr
# ** Warning: ../../core/csr.vhd(202): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../../core/csr.vhd(203): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(206): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(209): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(211): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(213): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(215): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(218): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(221): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 21:31:01 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:01 on Feb 20,2025
# vcom -reportprogress 300 ../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity csr
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 21:31:02 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Feb 20,2025
# vcom -reportprogress 300 ../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 21:31:02 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Feb 20,2025
# vcom -reportprogress 300 ../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 21:31:02 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:02 on Feb 20,2025
# vcom -reportprogress 300 coretestbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity RS485_uart_coretestbench
# -- Compiling architecture RTL of RS485_uart_coretestbench
# -- Loading entity instructionbusmux
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading entity databusmux
# -- Loading entity iodatabusmux
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading entity gpio
# -- Loading entity led_displays
# -- Loading entity RS485_uart
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 21:31:02 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t ns work.RS485_uart_coretestbench 
# Start time: 21:31:02 on Feb 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.rs485_uart_coretestbench(rtl)
# Loading work.instructionbusmux(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.databusmux(rtl)
# Loading work.iodatabusmux(rtl)
# Loading work.core(rtl)
# Loading work.csr(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.division_functions(body)
# Loading work.m(rtl)
# Loading work.quick_naive(behave)
# Loading work.gpio(rtl)
# Loading work.led_displays(rtl)
# Loading work.rs485_uart(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: Design size of 11080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /rs485_uart_coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /rs485_uart_coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/dmem
# ** Warning: [Line     1025]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1026]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1027]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1028]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1029]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1030]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1031]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1032]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1033]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1034]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1035]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1036]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1037]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1038]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1039]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1040]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1041]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1042]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1043]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1044]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1045]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1046]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1047]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1048]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1049]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1050]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1051]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1052]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1053]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1054]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1055]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1056]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1057]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1058]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1059]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1060]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1061]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1062]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1063]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1064]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1065]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1066]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1067]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1068]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1069]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1070]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1071]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1072]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1073]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1074]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1075]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1076]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1077]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1078]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 123500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 125500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# 0 ns
# 21 ms
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:46 on Feb 20,2025
# vcom -reportprogress 300 ./RS485_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RS485_uart
# -- Compiling architecture RTL of RS485_uart
# End time: 21:35:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:46 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 21:35:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:46 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 21:35:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:46 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/instructionbusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instructionbusmux
# -- Compiling architecture RTL of instructionbusmux
# End time: 21:35:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:46 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/databusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity databusmux
# -- Compiling architecture RTL of databusmux
# End time: 21:35:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iodatabusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity iodatabusmux
# -- Compiling architecture RTL of iodatabusmux
# End time: 21:35:47 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 21:35:47 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 21:35:47 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/division_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package division_functions
# -- Compiling package body division_functions
# -- Loading package division_functions
# End time: 21:35:47 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/quick_naive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package division_functions
# -- Compiling entity quick_naive
# -- Compiling architecture behave of quick_naive
# End time: 21:35:47 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:47 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 21:35:48 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:48 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# -- Loading package division_functions
# -- Loading entity quick_naive
# End time: 21:35:48 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:48 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 21:35:48 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:48 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 21:35:48 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:48 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 21:35:48 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:48 on Feb 20,2025
# vcom -reportprogress 300 ../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/gpio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gpio
# -- Compiling architecture RTL of gpio
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/led_displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity led_displays
# -- Compiling architecture rtl of led_displays
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture RTL of Timer
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../core/csr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity csr
# -- Compiling architecture RTL of csr
# ** Warning: ../../core/csr.vhd(202): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../../core/csr.vhd(203): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(206): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(209): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(211): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(213): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(215): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(218): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(221): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity csr
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 21:35:49 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:49 on Feb 20,2025
# vcom -reportprogress 300 ../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 21:35:50 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:50 on Feb 20,2025
# vcom -reportprogress 300 ../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 21:35:50 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:50 on Feb 20,2025
# vcom -reportprogress 300 coretestbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity RS485_uart_coretestbench
# -- Compiling architecture RTL of RS485_uart_coretestbench
# -- Loading entity instructionbusmux
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading entity databusmux
# -- Loading entity iodatabusmux
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading entity gpio
# -- Loading entity led_displays
# -- Loading entity RS485_uart
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 21:35:50 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:35:52 on Feb 20,2025, Elapsed time: 0:04:50
# Errors: 0, Warnings: 147
# vsim -t ns work.RS485_uart_coretestbench 
# Start time: 21:35:52 on Feb 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.rs485_uart_coretestbench(rtl)
# Loading work.instructionbusmux(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.databusmux(rtl)
# Loading work.iodatabusmux(rtl)
# Loading work.core(rtl)
# Loading work.csr(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.division_functions(body)
# Loading work.m(rtl)
# Loading work.quick_naive(behave)
# Loading work.gpio(rtl)
# Loading work.led_displays(rtl)
# Loading work.rs485_uart(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: Design size of 11080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /rs485_uart_coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /rs485_uart_coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/dmem
# ** Warning: [Line     1025]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1026]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1027]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1028]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1029]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1030]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1031]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1032]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1033]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1034]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1035]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1036]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1037]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1038]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1039]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1040]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1041]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1042]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1043]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1044]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1045]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1046]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1047]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1048]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1049]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1050]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1051]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1052]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1053]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1054]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1055]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1056]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1057]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1058]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1059]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1060]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1061]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1062]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1063]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1064]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1065]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1066]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1067]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1068]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1069]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1070]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1071]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1072]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1073]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1074]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1075]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1076]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1077]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 123500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 125500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# 0 ns
# 21 ms
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ./RS485_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RS485_uart
# -- Compiling architecture RTL of RS485_uart
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/instructionbusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instructionbusmux
# -- Compiling architecture RTL of instructionbusmux
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/databusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity databusmux
# -- Compiling architecture RTL of databusmux
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iodatabusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity iodatabusmux
# -- Compiling architecture RTL of iodatabusmux
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 23:21:15 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:15 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/division_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package division_functions
# -- Compiling package body division_functions
# -- Loading package division_functions
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/quick_naive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package division_functions
# -- Compiling entity quick_naive
# -- Compiling architecture behave of quick_naive
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# -- Loading package division_functions
# -- Loading entity quick_naive
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 23:21:16 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:16 on Feb 20,2025
# vcom -reportprogress 300 ../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/gpio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gpio
# -- Compiling architecture RTL of gpio
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/led_displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity led_displays
# -- Compiling architecture rtl of led_displays
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture RTL of Timer
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../core/csr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity csr
# -- Compiling architecture RTL of csr
# ** Warning: ../../core/csr.vhd(202): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../../core/csr.vhd(203): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(206): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(209): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(211): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(213): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(215): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(218): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(221): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity csr
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 ../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 23:21:17 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:17 on Feb 20,2025
# vcom -reportprogress 300 coretestbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity RS485_uart_coretestbench
# -- Compiling architecture RTL of RS485_uart_coretestbench
# -- Loading entity instructionbusmux
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading entity databusmux
# -- Loading entity iodatabusmux
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading entity gpio
# -- Loading entity led_displays
# -- Loading entity RS485_uart
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 23:21:18 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:21:19 on Feb 20,2025, Elapsed time: 1:45:27
# Errors: 0, Warnings: 146
# vsim -t ns work.RS485_uart_coretestbench 
# Start time: 23:21:19 on Feb 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.rs485_uart_coretestbench(rtl)
# Loading work.instructionbusmux(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.databusmux(rtl)
# Loading work.iodatabusmux(rtl)
# Loading work.core(rtl)
# Loading work.csr(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.division_functions(body)
# Loading work.m(rtl)
# Loading work.quick_naive(behave)
# Loading work.gpio(rtl)
# Loading work.led_displays(rtl)
# Loading work.rs485_uart(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: Design size of 11080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /rs485_uart_coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /rs485_uart_coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: Bad -radix option "char". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
# Error in macro ./testbench.do line 156
# Bad -radix option "char". Use binary, octal, decimal, signed, unsigned, hexadecimal, ascii or default.
#     while executing
# "add wave -label tx_register -radix char /generic_RS485_uart/tx_register"
do testbench.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:43 on Feb 20,2025
# vcom -reportprogress 300 ./RS485_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RS485_uart
# -- Compiling architecture RTL of RS485_uart
# End time: 23:21:43 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iram_quartus.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity iram_quartus
# -- Compiling architecture SYN of iram_quartus
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/dmemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dmemory
# -- Compiling architecture RTL of dmemory
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/instructionbusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instructionbusmux
# -- Compiling architecture RTL of instructionbusmux
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/databusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity databusmux
# -- Compiling architecture RTL of databusmux
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../memory/iodatabusmux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity iodatabusmux
# -- Compiling architecture RTL of iodatabusmux
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package alu_types
# -- Compiling package body alu_types
# -- Loading package alu_types
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Compiling entity ULA
# -- Compiling architecture RTL of ULA
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:44 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/division_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package division_functions
# -- Compiling package body division_functions
# -- Loading package division_functions
# End time: 23:21:44 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/quick_naive.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package division_functions
# -- Compiling entity quick_naive
# -- Compiling architecture behave of quick_naive
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package M_types
# -- Compiling package body M_types
# -- Loading package M_types
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../alu/m/M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package M_types
# -- Compiling entity M
# -- Compiling architecture RTL of M
# -- Loading package division_functions
# -- Loading entity quick_naive
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package decoder_types
# -- Compiling package body decoder_types
# -- Loading package decoder_types
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/iregister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity iregister
# -- Compiling architecture RTL of iregister
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package alu_types
# -- Loading package decoder_types
# -- Loading package M_types
# -- Compiling entity decoder
# -- Compiling architecture RTL of decoder
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../registers/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture RTL of register_file
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/gpio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gpio
# -- Compiling architecture RTL of gpio
# End time: 23:21:45 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:45 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/gpio/led_displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity led_displays
# -- Compiling architecture rtl of led_displays
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 ../../peripherals/timer/Timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Timer
# -- Compiling architecture RTL of Timer
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 ../../core/csr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity csr
# -- Compiling architecture RTL of csr
# ** Warning: ../../core/csr.vhd(202): (vcom-1186) Array type case expression must be of a locally static subtype.
# ** Warning: ../../core/csr.vhd(203): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(206): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(209): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(211): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(213): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(215): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(218): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: ../../core/csr.vhd(221): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 9
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 ../../core/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package alu_types
# -- Loading package M_types
# -- Compiling entity core
# -- Compiling architecture RTL of core
# -- Loading entity csr
# -- Loading entity iregister
# -- Loading entity register_file
# -- Loading entity decoder
# -- Loading entity ULA
# -- Loading entity M
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 ../../core/txt_util.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 ../../core/trace_debug.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Loading package txt_util
# -- Compiling entity trace_debug
# -- Compiling architecture RTL of trace_debug
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:21:46 on Feb 20,2025
# vcom -reportprogress 300 coretestbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package decoder_types
# -- Compiling entity RS485_uart_coretestbench
# -- Compiling architecture RTL of RS485_uart_coretestbench
# -- Loading entity instructionbusmux
# -- Loading package altera_mf_components
# -- Loading entity iram_quartus
# -- Loading entity dmemory
# -- Loading entity databusmux
# -- Loading entity iodatabusmux
# -- Loading package alu_types
# -- Loading package M_types
# -- Loading entity core
# -- Loading entity gpio
# -- Loading entity led_displays
# -- Loading entity RS485_uart
# -- Loading package txt_util
# -- Loading entity trace_debug
# End time: 23:21:46 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:21:48 on Feb 20,2025, Elapsed time: 0:00:29
# Errors: 3, Warnings: 11
# vsim -t ns work.RS485_uart_coretestbench 
# Start time: 23:21:48 on Feb 20,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.decoder_types(body)
# Loading altera_mf.altera_mf_components
# Loading work.alu_types(body)
# Loading work.m_types(body)
# Loading work.txt_util(body)
# Loading work.rs485_uart_coretestbench(rtl)
# Loading work.instructionbusmux(rtl)
# Loading work.iram_quartus(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.dmemory(rtl)
# Loading work.databusmux(rtl)
# Loading work.iodatabusmux(rtl)
# Loading work.core(rtl)
# Loading work.csr(rtl)
# Loading work.iregister(rtl)
# Loading work.register_file(rtl)
# Loading work.decoder(rtl)
# Loading work.ula(rtl)
# Loading work.division_functions(body)
# Loading work.m(rtl)
# Loading work.quick_naive(behave)
# Loading work.gpio(rtl)
# Loading work.led_displays(rtl)
# Loading work.rs485_uart(rtl)
# Loading work.trace_debug(rtl)
# ** Warning: Design size of 11080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /rs485_uart_coretestbench/myRiscv/decoder0/dmemory.bus_lag, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /rs485_uart_coretestbench/myRiscv/dmemory.bus_lag.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/debug
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/dmem
# ** Warning: [Line     1025]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1026]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1027]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1028]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1029]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1030]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1031]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1032]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1033]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1034]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1035]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1036]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1037]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1038]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1039]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1040]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1041]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1042]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1043]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1044]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1045]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1046]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1047]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1048]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1049]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1050]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1051]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1052]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1053]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1054]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1055]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1056]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1057]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1058]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1059]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1060]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1061]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1062]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1063]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1064]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1065]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1066]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1067]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1068]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1069]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1070]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1071]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1072]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1073]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1074]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1075]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1076]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: [Line     1077]: Unable to initialized memory with this data record since the specified address is out of valid address range!
#    Time: 0 ns  Iteration: 0  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/registers
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/alu_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/myRiscv/M_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/memAddrTypeSBlock
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/pc_blk
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 150 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 170 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 190 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 210 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 230 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 250 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 270 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 290 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 310 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 330 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 350 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 370 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 390 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 410 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 430 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 450 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 470 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 490 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 ns  Iteration: 2  Instance: /rs485_uart_coretestbench/iram_quartus_inst/altsyncram_component
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_signed
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 510 ns  Iteration: 1  Instance: /rs485_uart_coretestbench/myRiscv/M_0/quick_div_unsigned
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 123500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -8388608 is not in bounds of subtype NATURAL.
#    Time: 125500 ns  Iteration: 2  Region: /rs485_uart_coretestbench/myRiscv/branch_unit
# Break key hit
# Break in ForLoop loop at ../../alu/m/division_functions.vhd line 75
# End time: 23:23:22 on Feb 20,2025, Elapsed time: 0:01:34
# Errors: 0, Warnings: 137
