

================================================================
== Vitis HLS Report for 'led_winkle'
================================================================
* Date:           Sat Nov 29 23:14:06 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        led_twinkle_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  50000002|  50000002|  0.500 sec|  0.500 sec|  50000003|  50000003|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_7_1  |  50000000|  50000000|         1|          1|          1|  50000000|       yes|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     68|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     29|    -|
|Register         |        -|   -|     29|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     29|     97|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |i_1_fu_64_p2       |         +|   0|  0|  33|          26|           1|
    |icmp_ln7_fu_70_p2  |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln8_fu_76_p2  |      icmp|   0|  0|  16|          26|          25|
    |led                |    select|   0|  0|   3|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  68|          79|          53|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |i_reg_53   |   9|          2|   26|         52|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|   27|         56|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   3|   0|    3|          0|
    |i_reg_53   |  26|   0|   26|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  29|   0|   29|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    led_winkle|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    led_winkle|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    led_winkle|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    led_winkle|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    led_winkle|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    led_winkle|  return value|
|led         |  out|    2|      ap_vld|           led|       pointer|
|led_ap_vld  |  out|    1|      ap_vld|           led|       pointer|
+------------+-----+-----+------------+--------------+--------------+

