
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Common 17-1223] The version limit for your license is '2017.11' and will expire in -10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 282.934 ; gain = 110.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_BCD2SEG7_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_BCD2SEG7_0_0/synth/design_1_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'BCD2SEG7' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:43]
INFO: [Synth 8-256] done synthesizing module 'BCD2SEG7' (1#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_BCD2SEG7_0_0' (2#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_BCD2SEG7_0_0/synth/design_1_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_div_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_0/synth/design_1_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_div' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
	Parameter N bound to: 999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (3#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_div_0_0' (4#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_0/synth/design_1_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_div_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_1/synth/design_1_clk_div_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
	Parameter N bound to: 99999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (4#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_div_0_1' (5#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_clk_div_0_1/synth/design_1_clk_div_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_decimal_counter_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_0_0/synth/design_1_decimal_counter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decimal_counter' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/decimal_counter_v1_0/decimal_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'decimal_counter' (6#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/decimal_counter_v1_0/decimal_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_decimal_counter_0_0' (7#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decimal_counter_0_0/synth/design_1_decimal_counter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_decode138_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decode138_0_0/synth/design_1_decode138_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decode138' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode138' (8#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_decode138_0_0' (9#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decode138_0_0/synth/design_1_decode138_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_decode138_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decode138_0_1/synth/design_1_decode138_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_decode138_0_1' (10#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_decode138_0_1/synth/design_1_decode138_0_1.v:57]
WARNING: [Synth 8-350] instance 'decode138_1' of module 'design_1_decode138_0_1' requires 14 connections, but only 10 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:179]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (11#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_0' (12#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_0/synth/design_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_1/synth/design_1_four_2_input_and_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_1' (13#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_1/synth/design_1_four_2_input_and_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_1' of module 'design_1_four_2_input_and_gate_0_1' requires 12 connections, but only 10 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:203]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_and_gate_0_2' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_2/synth/design_1_four_2_input_and_gate_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_and_gate_0_2' (14#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_and_gate_0_2/synth/design_1_four_2_input_and_gate_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_nand_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_0/synth/design_1_four_2_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_nand_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_nand_gate_v1_0/four_2_input_nand_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_nand_gate' (15#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_nand_gate_v1_0/four_2_input_nand_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_nand_gate_0_0' (16#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_0/synth/design_1_four_2_input_nand_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_nand_gate_0' of module 'design_1_four_2_input_nand_gate_0_0' requires 12 connections, but only 11 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:227]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_nand_gate_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_1/synth/design_1_four_2_input_nand_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_nand_gate_0_1' (17#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_1/synth/design_1_four_2_input_nand_gate_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_nand_gate_0_2' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_2/synth/design_1_four_2_input_nand_gate_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_nand_gate_0_2' (18#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_nand_gate_0_2/synth/design_1_four_2_input_nand_gate_0_2.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_nand_gate_2' of module 'design_1_four_2_input_nand_gate_0_2' requires 12 connections, but only 9 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:252]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_or_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_or_gate_0_0/synth/design_1_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_or_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_or_gate' (19#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_or_gate_0_0' (20#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_or_gate_0_0/synth/design_1_four_2_input_or_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_or_gate_0' of module 'design_1_four_2_input_or_gate_0_0' requires 12 connections, but only 11 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:262]
INFO: [Synth 8-638] synthesizing module 'design_1_four_2_input_or_gate_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_or_gate_0_1/synth/design_1_four_2_input_or_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_four_2_input_or_gate_0_1' (21#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_four_2_input_or_gate_0_1/synth/design_1_four_2_input_or_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_or_gate_1' of module 'design_1_four_2_input_or_gate_0_1' requires 12 connections, but only 9 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:274]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_0/synth/design_1_mux_8_to_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_8_to_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_8_to_1' (22#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_0' (23#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_0/synth/design_1_mux_8_to_1_0_0.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_0' of module 'design_1_mux_8_to_1_0_0' requires 14 connections, but only 13 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:284]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_1/synth/design_1_mux_8_to_1_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_1' (24#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_1/synth/design_1_mux_8_to_1_0_1.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_1' of module 'design_1_mux_8_to_1_0_1' requires 14 connections, but only 13 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:298]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_2' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_2/synth/design_1_mux_8_to_1_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_2' (25#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_2/synth/design_1_mux_8_to_1_0_2.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_2' of module 'design_1_mux_8_to_1_0_2' requires 14 connections, but only 13 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:312]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_8_to_1_0_3' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_3/synth/design_1_mux_8_to_1_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_mux_8_to_1_0_3' (26#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_mux_8_to_1_0_3/synth/design_1_mux_8_to_1_0_3.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_3' of module 'design_1_mux_8_to_1_0_3' requires 14 connections, but only 13 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:326]
INFO: [Synth 8-638] synthesizing module 'design_1_six_not_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (27#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_six_not_gate_0_0' (28#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_six_not_gate_0_0/synth/design_1_six_not_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'design_1_six_not_gate_0_0' requires 12 connections, but only 8 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:340]
INFO: [Synth 8-638] synthesizing module 'design_1_tri_3_input_nand_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_nand_gate_0_0/synth/design_1_tri_3_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tri_3_input_nand_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/tri_3_input_nand_gate_v1_0/tri_3_input_nand_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_3_input_nand_gate' (29#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/tri_3_input_nand_gate_v1_0/tri_3_input_nand_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_tri_3_input_nand_gate_0_0' (30#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_nand_gate_0_0/synth/design_1_tri_3_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_tri_3_input_nand_gate_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_nand_gate_0_1/synth/design_1_tri_3_input_nand_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_tri_3_input_nand_gate_0_1' (31#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_tri_3_input_nand_gate_0_1/synth/design_1_tri_3_input_nand_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'tri_3_input_nand_gate_1' of module 'design_1_tri_3_input_nand_gate_0_1' requires 12 connections, but only 10 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:362]
INFO: [Synth 8-638] synthesizing module 'design_1_two_4_input_and_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_two_4_input_and_gate_0_0/synth/design_1_two_4_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_4_input_and_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/two_4_input_and_gate_v1_0/two_4_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'two_4_input_and_gate' (32#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/two_4_input_and_gate_v1_0/two_4_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_two_4_input_and_gate_0_0' (33#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_two_4_input_and_gate_0_0/synth/design_1_two_4_input_and_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'two_4_input_and_gate_0' of module 'design_1_two_4_input_and_gate_0_0' requires 10 connections, but only 9 given [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:373]
INFO: [Synth 8-638] synthesizing module 'design_1_two_4_input_nand_gate_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_two_4_input_nand_gate_0_0/synth/design_1_two_4_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'two_4_input_nand_gate' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/two_4_input_nand_gate_v1_0/two_4_input_nand_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'two_4_input_nand_gate' (34#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/two_4_input_nand_gate_v1_0/two_4_input_nand_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_two_4_input_nand_gate_0_0' (35#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_two_4_input_nand_gate_0_0/synth/design_1_two_4_input_nand_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_jk_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/synth/design_1_xup_jk_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xup_jk' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/sysu/xup_jk_v1_0/src/xup_jk.v:13]
INFO: [Synth 8-638] synthesizing module 'xup_jk_D_FlipFlop_Set_Reset_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_D_FlipFlop_Set_Reset_0_0/synth/xup_jk_D_FlipFlop_Set_Reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'D_FlipFlop_Set_Reset' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/d_flipflop_set_reset_v1_0/D_FlipFlop_Set_Reset.v:23]
INFO: [Synth 8-256] done synthesizing module 'D_FlipFlop_Set_Reset' (36#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/d_flipflop_set_reset_v1_0/D_FlipFlop_Set_Reset.v:23]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_D_FlipFlop_Set_Reset_0_0' (37#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_D_FlipFlop_Set_Reset_0_0/synth/xup_jk_D_FlipFlop_Set_Reset_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_and2_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_0_0/synth/xup_jk_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and2' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and2' (38#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_and2_v1_0/xup_and2.srcs/sources_1/new/xup_and2.v:5]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_and2_0_0' (39#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_0_0/synth/xup_jk_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_and2_1_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_1_0/synth/xup_jk_xup_and2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_and2_1_0' (40#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_1_0/synth/xup_jk_xup_and2_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_and2_2_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_2_0/synth/xup_jk_xup_and2_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_and2_2_0' (41#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_2_0/synth/xup_jk_xup_and2_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_and2_3_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_3_0/synth/xup_jk_xup_and2_3_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_and2_3_0' (42#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_and2_3_0/synth/xup_jk_xup_and2_3_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_inv_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_inv_0_0/synth/xup_jk_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (43#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_inv_0_0' (44#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_inv_0_0/synth/xup_jk_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_inv_1_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_inv_1_0/synth/xup_jk_xup_inv_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_inv_1_0' (45#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_inv_1_0/synth/xup_jk_xup_inv_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_or2_0_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_or2_0_0/synth/xup_jk_xup_or2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or2' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_or2_v1_0/xup_or2.srcs/sources_1/new/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or2' (46#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/ipshared/xilinx.com/xup_or2_v1_0/xup_or2.srcs/sources_1/new/xup_or2.v:5]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_or2_0_0' (47#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_or2_0_0/synth/xup_jk_xup_or2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_jk_xup_or2_1_0' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_or2_1_0/synth/xup_jk_xup_or2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk_xup_or2_1_0' (48#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/src/xup_jk_xup_or2_1_0/synth/xup_jk_xup_or2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'xup_jk' (49#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/sysu/xup_jk_v1_0/src/xup_jk.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_jk_0_0' (50#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_0/synth/design_1_xup_jk_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_jk_0_1' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_1/synth/design_1_xup_jk_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_xup_jk_0_1' (51#1) [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ip/design_1_xup_jk_0_1/synth/design_1_xup_jk_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'design_1' (52#1) [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (53#1) [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 320.402 ; gain = 148.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 320.402 ; gain = 148.156
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/constrs_1/new/test_con.xdc]
WARNING: [Vivado 12-507] No nets matched 'GND_IBUF'. [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/constrs_1/new/test_con.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/constrs_1/new/test_con.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/constrs_1/new/test_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/constrs_1/new/test_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/digital/Digital-Experiment/12counter-again/12counter-again.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter-again/12counter-again.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 598.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/BCD2SEG7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_div_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/decimal_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_nand_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_nand_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_nand_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/four_2_input_or_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_8_to_1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_8_to_1_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tri_3_input_nand_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tri_3_input_nand_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/two_4_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/two_4_input_nand_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/D_FlipFlop_Set_Reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_and2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_and2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_0/inst/xup_or2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/D_FlipFlop_Set_Reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_and2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_and2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_and2_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_and2_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_jk_1/inst/xup_or2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "count1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'a_to_g_reg' [d:/digital/Digital-Experiment/12counter-again/12counter-again.srcs/sources_1/bd/design_1/ipshared/xilinx.com/bcd2seg7_v1_0/BCD2SEG7.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	  19 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD2SEG7 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module decimal_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module decode138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module D_FlipFlop_Set_Reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.770 ; gain = 426.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.770 ; gain = 426.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    81|
|4     |LUT2   |    54|
|5     |LUT3   |    19|
|6     |LUT4   |    19|
|7     |LUT5   |    12|
|8     |LUT6   |    45|
|9     |FDCE   |     8|
|10    |FDPE   |     6|
|11    |FDRE   |    66|
|12    |LD     |     7|
|13    |LDC    |     6|
|14    |IBUF   |     3|
|15    |IOBUF  |     1|
|16    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------------+------+
|      |Instance                       |Module                              |Cells |
+------+-------------------------------+------------------------------------+------+
|1     |top                            |                                    |   356|
|2     |  design_1_i                   |design_1                            |   340|
|3     |    BCD2SEG7_0                 |design_1_BCD2SEG7_0_0               |    28|
|4     |      inst                     |BCD2SEG7                            |    24|
|5     |    clk_div_0                  |design_1_clk_div_0_0                |    82|
|6     |      inst                     |clk_div                             |    82|
|7     |    clk_div_1                  |design_1_clk_div_0_1                |    86|
|8     |      inst                     |clk_div__parameterized0             |    86|
|9     |    decimal_counter_0          |design_1_decimal_counter_0_0        |    20|
|10    |      inst                     |decimal_counter                     |    20|
|11    |    decode138_0                |design_1_decode138_0_0              |     8|
|12    |      inst                     |decode138_2                         |     8|
|13    |    decode138_1                |design_1_decode138_0_1              |     8|
|14    |      inst                     |decode138                           |     8|
|15    |    four_2_input_and_gate_0    |design_1_four_2_input_and_gate_0_0  |     4|
|16    |    four_2_input_and_gate_1    |design_1_four_2_input_and_gate_0_1  |     4|
|17    |    four_2_input_and_gate_2    |design_1_four_2_input_and_gate_0_2  |     4|
|18    |    four_2_input_nand_gate_0   |design_1_four_2_input_nand_gate_0_0 |     4|
|19    |    four_2_input_nand_gate_1   |design_1_four_2_input_nand_gate_0_1 |     4|
|20    |    four_2_input_nand_gate_2   |design_1_four_2_input_nand_gate_0_2 |     4|
|21    |    four_2_input_or_gate_0     |design_1_four_2_input_or_gate_0_0   |     4|
|22    |    four_2_input_or_gate_1     |design_1_four_2_input_or_gate_0_1   |     4|
|23    |    mux_8_to_1_0               |design_1_mux_8_to_1_0_0             |     4|
|24    |    mux_8_to_1_1               |design_1_mux_8_to_1_0_1             |     4|
|25    |    mux_8_to_1_2               |design_1_mux_8_to_1_0_2             |     4|
|26    |    mux_8_to_1_3               |design_1_mux_8_to_1_0_3             |     4|
|27    |    six_not_gate_0             |design_1_six_not_gate_0_0           |     6|
|28    |    tri_3_input_nand_gate_0    |design_1_tri_3_input_nand_gate_0_0  |     3|
|29    |      inst                     |tri_3_input_nand_gate_1             |     3|
|30    |    tri_3_input_nand_gate_1    |design_1_tri_3_input_nand_gate_0_1  |     3|
|31    |      inst                     |tri_3_input_nand_gate               |     3|
|32    |    two_4_input_and_gate_0     |design_1_two_4_input_and_gate_0_0   |     2|
|33    |      inst                     |two_4_input_and_gate                |     2|
|34    |    two_4_input_nand_gate_0    |design_1_two_4_input_nand_gate_0_0  |     2|
|35    |      inst                     |two_4_input_nand_gate               |     2|
|36    |    xup_jk_0                   |design_1_xup_jk_0_0                 |    22|
|37    |      inst                     |xup_jk__xdcDup__1                   |    22|
|38    |        D_FlipFlop_Set_Reset_0 |xup_jk_D_FlipFlop_Set_Reset_0_0__2  |    14|
|39    |          inst                 |D_FlipFlop_Set_Reset_0              |    14|
|40    |        xup_and2_0             |xup_jk_xup_and2_0_0__2              |     1|
|41    |        xup_and2_1             |xup_jk_xup_and2_1_0__2              |     1|
|42    |        xup_and2_2             |xup_jk_xup_and2_2_0__2              |     1|
|43    |        xup_and2_3             |xup_jk_xup_and2_3_0__2              |     1|
|44    |        xup_inv_0              |xup_jk_xup_inv_0_0__2               |     1|
|45    |        xup_inv_1              |xup_jk_xup_inv_1_0__2               |     1|
|46    |        xup_or2_0              |xup_jk_xup_or2_0_0__2               |     1|
|47    |        xup_or2_1              |xup_jk_xup_or2_1_0__2               |     1|
|48    |    xup_jk_1                   |design_1_xup_jk_0_1                 |    22|
|49    |      inst                     |xup_jk                              |    22|
|50    |        D_FlipFlop_Set_Reset_0 |xup_jk_D_FlipFlop_Set_Reset_0_0     |    14|
|51    |          inst                 |D_FlipFlop_Set_Reset                |    14|
|52    |        xup_and2_0             |xup_jk_xup_and2_0_0                 |     1|
|53    |        xup_and2_1             |xup_jk_xup_and2_1_0                 |     1|
|54    |        xup_and2_2             |xup_jk_xup_and2_2_0                 |     1|
|55    |        xup_and2_3             |xup_jk_xup_and2_3_0                 |     1|
|56    |        xup_inv_0              |xup_jk_xup_inv_0_0                  |     1|
|57    |        xup_inv_1              |xup_jk_xup_inv_1_0                  |     1|
|58    |        xup_or2_0              |xup_jk_xup_or2_0_0                  |     1|
|59    |        xup_or2_1              |xup_jk_xup_or2_1_0                  |     1|
+------+-------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 598.770 ; gain = 108.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 598.770 ; gain = 426.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 7 inverter(s) to 14 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 7 instances
  LDC => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 598.770 ; gain = 397.156
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 598.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 12:23:19 2017...
