Analysis & Synthesis report for SAR_test
Sat Apr 13 17:44:55 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |SAR_test|SAR_ADC:ADC|SAR_CU:control_unit|curr_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: SAR_ADC:ADC
 14. Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar
 15. Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask
 16. Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg
 17. Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|counter:count
 18. Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+---------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 13 17:44:55 2024              ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Standard Edition ;
; Revision Name                   ; SAR_test                                           ;
; Top-level Entity Name           ; SAR_test                                           ;
; Family                          ; Cyclone V                                          ;
; Logic utilization (in ALMs)     ; N/A                                                ;
; Total registers                 ; 96                                                 ;
; Total pins                      ; 144                                                ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 0                                                  ;
; Total DSP Blocks                ; 0                                                  ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 0                                                  ;
; Total DLLs                      ; 0                                                  ;
+---------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SAR_test           ; SAR_test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+
; clk_div.vhd                      ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd       ;         ;
; SAR_test.vhd                     ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd      ;         ;
; SAR_DP.vhd                       ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd        ;         ;
; SAR_CU.vhd                       ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd        ;         ;
; SAR_ADC.vhd                      ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd       ;         ;
; register_Nbit.vhd                ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd ;         ;
; mask_reg.vhd                     ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd      ;         ;
; hexdisp7seg.vhd                  ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/hexdisp7seg.vhd   ;         ;
; final_reg.vhd                    ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd     ;         ;
; counter.vhd                      ; yes             ; User VHDL File  ; D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd       ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 76                           ;
;                                             ;                              ;
; Combinational ALUT usage for logic          ; 142                          ;
;     -- 7 input functions                    ; 0                            ;
;     -- 6 input functions                    ; 9                            ;
;     -- 5 input functions                    ; 4                            ;
;     -- 4 input functions                    ; 46                           ;
;     -- <=3 input functions                  ; 83                           ;
;                                             ;                              ;
; Dedicated logic registers                   ; 96                           ;
;                                             ;                              ;
; I/O pins                                    ; 144                          ;
;                                             ;                              ;
; Total DSP Blocks                            ; 0                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; clk_div:clk_divisor|internal ;
; Maximum fan-out                             ; 57                           ;
; Total fan-out                               ; 1042                         ;
; Average fan-out                             ; 1.74                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                     ; Entity Name   ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------+--------------+
; |SAR_test                         ; 142 (2)             ; 96 (10)                   ; 0                 ; 0          ; 144  ; 0            ; |SAR_test                                               ; SAR_test      ; work         ;
;    |SAR_ADC:ADC|                  ; 72 (0)              ; 53 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC                                   ; SAR_ADC       ; work         ;
;       |SAR_CU:control_unit|       ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_CU:control_unit               ; SAR_CU        ; work         ;
;       |SAR_DP:sar|                ; 67 (8)              ; 49 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_DP:sar                        ; SAR_DP        ; work         ;
;          |counter:count|          ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_DP:sar|counter:count          ; counter       ; work         ;
;          |final_reg:final_val|    ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val    ; final_reg     ; work         ;
;          |mask_reg:mask|          ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask          ; mask_reg      ; work         ;
;          |register_Nbit:data_reg| ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg ; register_Nbit ; work         ;
;    |clk_div:clk_divisor|          ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|clk_div:clk_divisor                           ; clk_div       ; work         ;
;    |hexdisp7seg:h0|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|hexdisp7seg:h0                                ; hexdisp7seg   ; work         ;
;    |hexdisp7seg:h1|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|hexdisp7seg:h1                                ; hexdisp7seg   ; work         ;
;    |hexdisp7seg:h2|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|hexdisp7seg:h2                                ; hexdisp7seg   ; work         ;
;    |hexdisp7seg:h3|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SAR_test|hexdisp7seg:h3                                ; hexdisp7seg   ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |SAR_test|SAR_ADC:ADC|SAR_CU:control_unit|curr_state                               ;
+---------------------+-------------------+---------------------+-----------------+------------------+
; Name                ; curr_state.UPDATE ; curr_state.SAMPLING ; curr_state.IDLE ; curr_state.RESET ;
+---------------------+-------------------+---------------------+-----------------+------------------+
; curr_state.RESET    ; 0                 ; 0                   ; 0               ; 0                ;
; curr_state.IDLE     ; 0                 ; 0                   ; 1               ; 1                ;
; curr_state.SAMPLING ; 0                 ; 1                   ; 0               ; 1                ;
; curr_state.UPDATE   ; 1                 ; 0                   ; 0               ; 1                ;
+---------------------+-------------------+---------------------+-----------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                             ;
+----------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                               ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------------------------------------+------------------------+
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[0] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_CU:control_unit|done               ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.IDLE   ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[1] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[2] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[3] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[4] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[5] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[6] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val|outp[7] ; SAR_ADC:ADC|SAR_CU:control_unit|curr_state.UPDATE ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                                                   ;                        ;
+----------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+---------------------------------------+----------------------+
; Register name                         ; Reason for Removal   ;
+---------------------------------------+----------------------+
; start_f2                              ; Merged with start_f1 ;
; Total Number of Removed Registers = 1 ;                      ;
+---------------------------------------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 96    ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask|value[7] ; 3       ;
; SAR_ADC:ADC|SAR_DP:sar|counter:count|value[3] ; 2       ;
; Total number of inverted registers = 2        ;         ;
+-----------------------------------------------+---------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; nbit           ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; nbit           ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; nbit           ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; nbit           ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|counter:count ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; nbit           ; 8     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; nbit           ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     CLR               ; 18                          ;
;     CLR SCLR          ; 30                          ;
;     ENA CLR           ; 40                          ;
;     plain             ; 8                           ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 148                         ;
;     arith             ; 64                          ;
;         1 data inputs ; 64                          ;
;     normal            ; 84                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 46                          ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 9                           ;
; boundary_port         ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition
    Info: Processing started: Sat Apr 13 17:44:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SAR_test -c SAR_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-beh File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 15
    Info (12023): Found entity 1: clk_div File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sar_test.vhd
    Info (12022): Found design unit 1: SAR_test-test File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 37
    Info (12023): Found entity 1: SAR_test File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sar_dp.vhd
    Info (12022): Found design unit 1: SAR_DP-struct File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 26
    Info (12023): Found entity 1: SAR_DP File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sar_cu.vhd
    Info (12022): Found design unit 1: SAR_CU-fsm File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd Line: 24
    Info (12023): Found entity 1: SAR_CU File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sar_adc.vhd
    Info (12022): Found design unit 1: SAR_ADC-struct File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd Line: 21
    Info (12023): Found entity 1: SAR_ADC File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file register_nbit.vhd
    Info (12022): Found design unit 1: register_Nbit-beh File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd Line: 21
    Info (12023): Found entity 1: register_Nbit File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mask_reg.vhd
    Info (12022): Found design unit 1: mask_reg-beh File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd Line: 19
    Info (12023): Found entity 1: mask_reg File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd
    Info (12022): Found design unit 1: hexdisp7seg-rtl File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/hexdisp7seg.vhd Line: 11
    Info (12023): Found entity 1: hexdisp7seg File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/hexdisp7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file final_reg.vhd
    Info (12022): Found design unit 1: final_reg-beh File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 21
    Info (12023): Found entity 1: final_reg File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-beh File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 19
    Info (12023): Found entity 1: counter File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc_test.vhd
    Info (12022): Found design unit 1: adc_test-test File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/adc_test.vhd Line: 10
    Info (12023): Found entity 1: adc_test File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/adc_test.vhd Line: 6
Info (12127): Elaborating entity "SAR_test" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at SAR_test.vhd(18): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clk_divisor" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 110
Warning (10631): VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable "DIV", which holds its previous value in one or more paths through the process File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[0]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[1]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[2]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[3]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[4]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[5]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[6]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[7]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[8]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[9]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[10]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[11]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[12]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[13]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[14]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[15]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[16]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[17]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[18]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[19]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[20]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[21]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[22]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[23]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[24]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[25]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[26]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[27]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[28]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[29]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[30]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (10041): Inferred latch for "DIV[31]" at clk_div.vhd(23) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 23
Info (12128): Elaborating entity "SAR_ADC" for hierarchy "SAR_ADC:ADC" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 116
Info (12128): Elaborating entity "SAR_DP" for hierarchy "SAR_ADC:ADC|SAR_DP:sar" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd Line: 77
Info (12128): Elaborating entity "mask_reg" for hierarchy "SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 87
Warning (10492): VHDL Process Statement warning at mask_reg.vhd(30): signal "shift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/mask_reg.vhd Line: 30
Info (12128): Elaborating entity "register_Nbit" for hierarchy "SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 95
Warning (10492): VHDL Process Statement warning at register_Nbit.vhd(28): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/register_Nbit.vhd Line: 28
Info (12128): Elaborating entity "counter" for hierarchy "SAR_ADC:ADC|SAR_DP:sar|counter:count" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 104
Warning (10492): VHDL Process Statement warning at counter.vhd(30): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 30
Info (12128): Elaborating entity "final_reg" for hierarchy "SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_DP.vhd Line: 120
Warning (10492): VHDL Process Statement warning at final_reg.vhd(28): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 28
Warning (10492): VHDL Process Statement warning at final_reg.vhd(29): signal "inp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 29
Warning (10631): VHDL Process Statement warning at final_reg.vhd(24): inferring latch(es) for signal or variable "outp", which holds its previous value in one or more paths through the process File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[0]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[1]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[2]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[3]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[4]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[5]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[6]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (10041): Inferred latch for "outp[7]" at final_reg.vhd(24) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/final_reg.vhd Line: 24
Info (12128): Elaborating entity "SAR_CU" for hierarchy "SAR_ADC:ADC|SAR_CU:control_unit" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_ADC.vhd Line: 92
Warning (10631): VHDL Process Statement warning at SAR_CU.vhd(42): inferring latch(es) for signal or variable "done", which holds its previous value in one or more paths through the process File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd Line: 42
Info (10041): Inferred latch for "done" at SAR_CU.vhd(42) File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_CU.vhd Line: 42
Info (12128): Elaborating entity "hexdisp7seg" for hierarchy "hexdisp7seg:h0" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 127
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[29]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[34]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[35]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[32]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[33]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[34]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver. File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[29]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13010): Node "GPIO_0[34]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13010): Node "GPIO_0[35]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 22
    Warning (13010): Node "GPIO_1[28]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[29]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[30]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[31]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[32]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[33]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[34]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
    Warning (13010): Node "GPIO_1[35]~synth" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 18
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 26
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 32
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register clk_div:clk_divisor|count[31] will power up to Low File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 25
    Critical Warning (18010): Register clk_div:clk_divisor|count[0] will power up to Low File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/clk_div.vhd Line: 25
    Critical Warning (18010): Register SAR_ADC:ADC|SAR_DP:sar|counter:count|value[0] will power up to Low File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 27
    Critical Warning (18010): Register SAR_ADC:ADC|SAR_DP:sar|counter:count|value[3] will power up to High File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 27
    Critical Warning (18010): Register SAR_ADC:ADC|SAR_DP:sar|counter:count|value[31] will power up to Low File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/counter.vhd Line: 27
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 20
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Documenti/GitHub/EFES_project/tests/SAR_test_3/SAR_test.vhd Line: 20
Info (21057): Implemented 302 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 158 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Sat Apr 13 17:44:55 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:07


