// Seed: 1107464141
module module_0 (
    output logic id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4
);
  id_6(
      .id_0(id_3), .id_1(1), .id_2(id_7)
  );
  always @(1 == 1'b0) id_0 = #1 1;
  assign id_0 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    input wand id_9,
    output tri1 id_10,
    output wand id_11,
    input tri0 id_12,
    output tri0 id_13,
    output supply0 id_14,
    input tri1 id_15
    , id_19,
    output wor id_16,
    output logic id_17
);
  assign id_19 = id_3;
  module_0 modCall_1 (
      id_17,
      id_19,
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.type_3 = 0;
  always @(id_9 or negedge 1) begin : LABEL_0
    id_17 <= id_15 ^ "";
  end
endmodule
