============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 10:10:39 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(72)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.517128s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (98.9%)

RUN-1004 : used memory is 290 MB, reserved memory is 265 MB, peak memory is 296 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109560320753664"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5513 instances
RUN-0007 : 2361 luts, 512 seqs, 1700 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8025 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5509 nets have 2 pins
RUN-1001 : 2331 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     394     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 17
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5511 instances, 2361 luts, 512 seqs, 2584 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.674431s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.06522e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5511.
PHY-3001 : End clustering;  0.000066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.27387e+06, overlap = 231.312
PHY-3002 : Step(2): len = 1.16887e+06, overlap = 295.062
PHY-3002 : Step(3): len = 612615, overlap = 499.25
PHY-3002 : Step(4): len = 552482, overlap = 563.344
PHY-3002 : Step(5): len = 411990, overlap = 613.906
PHY-3002 : Step(6): len = 343949, overlap = 665.594
PHY-3002 : Step(7): len = 300614, overlap = 719.906
PHY-3002 : Step(8): len = 279225, overlap = 747.062
PHY-3002 : Step(9): len = 243231, overlap = 771.938
PHY-3002 : Step(10): len = 220446, overlap = 804.062
PHY-3002 : Step(11): len = 188516, overlap = 847.719
PHY-3002 : Step(12): len = 178939, overlap = 882.719
PHY-3002 : Step(13): len = 170479, overlap = 918.781
PHY-3002 : Step(14): len = 164508, overlap = 944.062
PHY-3002 : Step(15): len = 151313, overlap = 1009.75
PHY-3002 : Step(16): len = 144524, overlap = 1039
PHY-3002 : Step(17): len = 136408, overlap = 1042.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.95428e-06
PHY-3002 : Step(18): len = 189288, overlap = 834.781
PHY-3002 : Step(19): len = 206591, overlap = 795.062
PHY-3002 : Step(20): len = 185713, overlap = 776.656
PHY-3002 : Step(21): len = 186725, overlap = 769.062
PHY-3002 : Step(22): len = 184488, overlap = 743.75
PHY-3002 : Step(23): len = 190154, overlap = 663.469
PHY-3002 : Step(24): len = 190196, overlap = 570.156
PHY-3002 : Step(25): len = 193510, overlap = 522.688
PHY-3002 : Step(26): len = 188860, overlap = 505.5
PHY-3002 : Step(27): len = 187784, overlap = 507.719
PHY-3002 : Step(28): len = 183655, overlap = 492.5
PHY-3002 : Step(29): len = 183253, overlap = 470.5
PHY-3002 : Step(30): len = 184460, overlap = 461.906
PHY-3002 : Step(31): len = 181636, overlap = 445.938
PHY-3002 : Step(32): len = 181100, overlap = 440.188
PHY-3002 : Step(33): len = 181148, overlap = 435.062
PHY-3002 : Step(34): len = 177772, overlap = 416.312
PHY-3002 : Step(35): len = 175897, overlap = 402.531
PHY-3002 : Step(36): len = 173464, overlap = 366.156
PHY-3002 : Step(37): len = 172959, overlap = 365
PHY-3002 : Step(38): len = 171704, overlap = 358.469
PHY-3002 : Step(39): len = 172525, overlap = 345
PHY-3002 : Step(40): len = 171950, overlap = 331.031
PHY-3002 : Step(41): len = 170188, overlap = 288
PHY-3002 : Step(42): len = 170817, overlap = 268.281
PHY-3002 : Step(43): len = 169401, overlap = 264.344
PHY-3002 : Step(44): len = 168409, overlap = 267.906
PHY-3002 : Step(45): len = 168994, overlap = 262.031
PHY-3002 : Step(46): len = 168285, overlap = 250.5
PHY-3002 : Step(47): len = 167897, overlap = 252.25
PHY-3002 : Step(48): len = 166373, overlap = 247.906
PHY-3002 : Step(49): len = 165367, overlap = 251.719
PHY-3002 : Step(50): len = 165046, overlap = 248.406
PHY-3002 : Step(51): len = 164169, overlap = 246.062
PHY-3002 : Step(52): len = 164083, overlap = 238.281
PHY-3002 : Step(53): len = 163335, overlap = 231.875
PHY-3002 : Step(54): len = 162742, overlap = 239.156
PHY-3002 : Step(55): len = 162695, overlap = 233.031
PHY-3002 : Step(56): len = 162309, overlap = 224.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.90855e-06
PHY-3002 : Step(57): len = 161633, overlap = 221.781
PHY-3002 : Step(58): len = 161861, overlap = 221.625
PHY-3002 : Step(59): len = 162059, overlap = 221.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.81711e-06
PHY-3002 : Step(60): len = 171075, overlap = 212.344
PHY-3002 : Step(61): len = 171665, overlap = 211.688
PHY-3002 : Step(62): len = 171233, overlap = 198.469
PHY-3002 : Step(63): len = 171990, overlap = 198.062
PHY-3002 : Step(64): len = 176314, overlap = 186.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36157e-05
PHY-3002 : Step(65): len = 178886, overlap = 189.156
PHY-3002 : Step(66): len = 181199, overlap = 187.094
PHY-3002 : Step(67): len = 215231, overlap = 105.969
PHY-3002 : Step(68): len = 233673, overlap = 83.9062
PHY-3002 : Step(69): len = 217081, overlap = 92.2188
PHY-3002 : Step(70): len = 215310, overlap = 97.5312
PHY-3002 : Step(71): len = 212787, overlap = 77.75
PHY-3002 : Step(72): len = 209731, overlap = 63.5312
PHY-3002 : Step(73): len = 210079, overlap = 54.7188
PHY-3002 : Step(74): len = 207312, overlap = 56.5
PHY-3002 : Step(75): len = 208546, overlap = 43.1875
PHY-3002 : Step(76): len = 210799, overlap = 33.4688
PHY-3002 : Step(77): len = 210121, overlap = 35.5312
PHY-3002 : Step(78): len = 211938, overlap = 33.1875
PHY-3002 : Step(79): len = 212633, overlap = 36.6562
PHY-3002 : Step(80): len = 212827, overlap = 40.0938
PHY-3002 : Step(81): len = 213153, overlap = 42.4688
PHY-3002 : Step(82): len = 214013, overlap = 35.75
PHY-3002 : Step(83): len = 214849, overlap = 33.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.72314e-05
PHY-3002 : Step(84): len = 214458, overlap = 32.125
PHY-3002 : Step(85): len = 214543, overlap = 32.4688
PHY-3002 : Step(86): len = 218177, overlap = 31.4375
PHY-3002 : Step(87): len = 220391, overlap = 33.3125
PHY-3002 : Step(88): len = 230592, overlap = 35.7188
PHY-3002 : Step(89): len = 241232, overlap = 31.25
PHY-3002 : Step(90): len = 238090, overlap = 25.7812
PHY-3002 : Step(91): len = 237926, overlap = 25.2812
PHY-3002 : Step(92): len = 235793, overlap = 27.4688
PHY-3002 : Step(93): len = 235720, overlap = 27.5938
PHY-3002 : Step(94): len = 232523, overlap = 20.0938
PHY-3002 : Step(95): len = 231737, overlap = 19.375
PHY-3002 : Step(96): len = 230303, overlap = 18.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.44627e-05
PHY-3002 : Step(97): len = 232157, overlap = 21.4062
PHY-3002 : Step(98): len = 232990, overlap = 21.3438
PHY-3002 : Step(99): len = 241696, overlap = 22.5312
PHY-3002 : Step(100): len = 248356, overlap = 18.0312
PHY-3002 : Step(101): len = 245791, overlap = 18.1562
PHY-3002 : Step(102): len = 246315, overlap = 18.1562
PHY-3002 : Step(103): len = 248549, overlap = 20.2812
PHY-3002 : Step(104): len = 250265, overlap = 22.2812
PHY-3002 : Step(105): len = 256666, overlap = 24.0625
PHY-3002 : Step(106): len = 254452, overlap = 15.0625
PHY-3002 : Step(107): len = 257268, overlap = 21.6875
PHY-3002 : Step(108): len = 256095, overlap = 23.5
PHY-3002 : Step(109): len = 256074, overlap = 23.375
PHY-3002 : Step(110): len = 254044, overlap = 18.875
PHY-3002 : Step(111): len = 253959, overlap = 16.625
PHY-3002 : Step(112): len = 254096, overlap = 20.875
PHY-3002 : Step(113): len = 254166, overlap = 20.75
PHY-3002 : Step(114): len = 253267, overlap = 15.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108925
PHY-3002 : Step(115): len = 252498, overlap = 15.75
PHY-3002 : Step(116): len = 252603, overlap = 15.75
PHY-3002 : Step(117): len = 253253, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010338s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 437080, over cnt = 1839(5%), over = 8010, worst = 32
PHY-1001 : End global iterations;  0.673917s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (132.2%)

PHY-1001 : Congestion index: top1 = 74.29, top5 = 58.44, top10 = 49.81, top15 = 44.82.
PHY-3001 : End congestion estimation;  0.805606s wall, 0.953125s user + 0.062500s system = 1.015625s CPU (126.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163585s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7801e-06
PHY-3002 : Step(118): len = 236752, overlap = 15.8438
PHY-3002 : Step(119): len = 237058, overlap = 12.6875
PHY-3002 : Step(120): len = 224770, overlap = 30.4688
PHY-3002 : Step(121): len = 225177, overlap = 41.0625
PHY-3002 : Step(122): len = 222305, overlap = 46.9688
PHY-3002 : Step(123): len = 222097, overlap = 46.9062
PHY-3002 : Step(124): len = 216928, overlap = 73.25
PHY-3002 : Step(125): len = 216146, overlap = 72.3438
PHY-3002 : Step(126): len = 213216, overlap = 74.375
PHY-3002 : Step(127): len = 213216, overlap = 74.375
PHY-3002 : Step(128): len = 211726, overlap = 77.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.5602e-06
PHY-3002 : Step(129): len = 212330, overlap = 77.1562
PHY-3002 : Step(130): len = 212330, overlap = 77.1562
PHY-3002 : Step(131): len = 212462, overlap = 75.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.91204e-05
PHY-3002 : Step(132): len = 231869, overlap = 29.125
PHY-3002 : Step(133): len = 231869, overlap = 29.125
PHY-3002 : Step(134): len = 228631, overlap = 34.125
PHY-3002 : Step(135): len = 228207, overlap = 34.0938
PHY-3002 : Step(136): len = 226955, overlap = 34.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.82408e-05
PHY-3002 : Step(137): len = 240593, overlap = 26.6562
PHY-3002 : Step(138): len = 241549, overlap = 26.25
PHY-3002 : Step(139): len = 244972, overlap = 13.9375
PHY-3002 : Step(140): len = 245781, overlap = 13.6875
PHY-3002 : Step(141): len = 264215, overlap = 11.1875
PHY-3002 : Step(142): len = 271643, overlap = 13.6562
PHY-3002 : Step(143): len = 266442, overlap = 13.5938
PHY-3002 : Step(144): len = 265990, overlap = 14.125
PHY-3002 : Step(145): len = 261074, overlap = 12.375
PHY-3002 : Step(146): len = 260626, overlap = 12.2188
PHY-3002 : Step(147): len = 258656, overlap = 15.5
PHY-3002 : Step(148): len = 259697, overlap = 13.7188
PHY-3002 : Step(149): len = 260763, overlap = 21.5
PHY-3002 : Step(150): len = 261628, overlap = 20.5312
PHY-3002 : Step(151): len = 262676, overlap = 17.5312
PHY-3002 : Step(152): len = 265992, overlap = 15.0938
PHY-3002 : Step(153): len = 266405, overlap = 13.25
PHY-3002 : Step(154): len = 266044, overlap = 12.4062
PHY-3002 : Step(155): len = 265761, overlap = 6.125
PHY-3002 : Step(156): len = 265242, overlap = 8.125
PHY-3002 : Step(157): len = 264374, overlap = 8.375
PHY-3002 : Step(158): len = 263462, overlap = 7.1875
PHY-3002 : Step(159): len = 262145, overlap = 7.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.64816e-05
PHY-3002 : Step(160): len = 265509, overlap = 7.03125
PHY-3002 : Step(161): len = 265894, overlap = 7.03125
PHY-3002 : Step(162): len = 269420, overlap = 7.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000152963
PHY-3002 : Step(163): len = 276618, overlap = 5.59375
PHY-3002 : Step(164): len = 278226, overlap = 5.4375
PHY-3002 : Step(165): len = 291290, overlap = 6.65625
PHY-3002 : Step(166): len = 293569, overlap = 6.28125
PHY-3002 : Step(167): len = 293839, overlap = 6.28125
PHY-3002 : Step(168): len = 289551, overlap = 6.71875
PHY-3002 : Step(169): len = 288952, overlap = 6.59375
PHY-3002 : Step(170): len = 286592, overlap = 6.90625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000305926
PHY-3002 : Step(171): len = 292532, overlap = 6.53125
PHY-3002 : Step(172): len = 298247, overlap = 6.40625
PHY-3002 : Step(173): len = 299130, overlap = 6.15625
PHY-3002 : Step(174): len = 299739, overlap = 6.34375
PHY-3002 : Step(175): len = 301552, overlap = 6
PHY-3002 : Step(176): len = 302072, overlap = 5.75
PHY-3002 : Step(177): len = 303662, overlap = 5.9375
PHY-3002 : Step(178): len = 303348, overlap = 6.125
PHY-3002 : Step(179): len = 302319, overlap = 4.125
PHY-3002 : Step(180): len = 302177, overlap = 4
PHY-3002 : Step(181): len = 302031, overlap = 1.1875
PHY-3002 : Step(182): len = 302001, overlap = 1.1875
PHY-3002 : Step(183): len = 301947, overlap = 1.0625
PHY-3002 : Step(184): len = 301391, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 88/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 529448, over cnt = 1742(4%), over = 7254, worst = 22
PHY-1001 : End global iterations;  0.654550s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (126.5%)

PHY-1001 : Congestion index: top1 = 64.12, top5 = 52.38, top10 = 45.56, top15 = 41.19.
PHY-3001 : End congestion estimation;  0.787876s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (121.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.163311s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000112782
PHY-3002 : Step(185): len = 299654, overlap = 42.5938
PHY-3002 : Step(186): len = 298962, overlap = 38.2188
PHY-3002 : Step(187): len = 292600, overlap = 41.9062
PHY-3002 : Step(188): len = 289247, overlap = 41.4688
PHY-3002 : Step(189): len = 284744, overlap = 48.4062
PHY-3002 : Step(190): len = 282044, overlap = 38.125
PHY-3002 : Step(191): len = 279258, overlap = 43.9688
PHY-3002 : Step(192): len = 278891, overlap = 47.6875
PHY-3002 : Step(193): len = 278702, overlap = 44.0625
PHY-3002 : Step(194): len = 278308, overlap = 48.8438
PHY-3002 : Step(195): len = 276243, overlap = 52.1875
PHY-3002 : Step(196): len = 274066, overlap = 50.875
PHY-3002 : Step(197): len = 272010, overlap = 47.6562
PHY-3002 : Step(198): len = 271031, overlap = 47.8438
PHY-3002 : Step(199): len = 270439, overlap = 48.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000225564
PHY-3002 : Step(200): len = 274909, overlap = 47.7812
PHY-3002 : Step(201): len = 279224, overlap = 43.6562
PHY-3002 : Step(202): len = 281725, overlap = 40.7812
PHY-3002 : Step(203): len = 282544, overlap = 40
PHY-3002 : Step(204): len = 282468, overlap = 40.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000451129
PHY-3002 : Step(205): len = 284840, overlap = 39.9375
PHY-3002 : Step(206): len = 289024, overlap = 40.3438
PHY-3002 : Step(207): len = 294541, overlap = 40
PHY-3002 : Step(208): len = 297247, overlap = 39.2188
PHY-3002 : Step(209): len = 297790, overlap = 34.8438
PHY-3002 : Step(210): len = 298124, overlap = 36.9688
PHY-3002 : Step(211): len = 298375, overlap = 34.75
PHY-3002 : Step(212): len = 298328, overlap = 33.625
PHY-3002 : Step(213): len = 298255, overlap = 33.2812
PHY-3002 : Step(214): len = 298370, overlap = 37.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000902257
PHY-3002 : Step(215): len = 300425, overlap = 38.0938
PHY-3002 : Step(216): len = 302629, overlap = 37.7812
PHY-3002 : Step(217): len = 305029, overlap = 34.875
PHY-3002 : Step(218): len = 307544, overlap = 37.3438
PHY-3002 : Step(219): len = 308684, overlap = 35.5625
PHY-3002 : Step(220): len = 309830, overlap = 36.0625
PHY-3002 : Step(221): len = 310482, overlap = 36
PHY-3002 : Step(222): len = 310265, overlap = 36.3125
PHY-3002 : Step(223): len = 310447, overlap = 35.0625
PHY-3002 : Step(224): len = 310872, overlap = 33.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0017361
PHY-3002 : Step(225): len = 312031, overlap = 34.75
PHY-3002 : Step(226): len = 313461, overlap = 34.75
PHY-3002 : Step(227): len = 315573, overlap = 34.875
PHY-3002 : Step(228): len = 317744, overlap = 35.1562
PHY-3002 : Step(229): len = 320088, overlap = 35.2188
PHY-3002 : Step(230): len = 321238, overlap = 34.1875
PHY-3002 : Step(231): len = 321159, overlap = 35.4688
PHY-3002 : Step(232): len = 320970, overlap = 35.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00327508
PHY-3002 : Step(233): len = 321255, overlap = 35.7188
PHY-3002 : Step(234): len = 322323, overlap = 34.6562
PHY-3002 : Step(235): len = 322764, overlap = 34.5312
PHY-3002 : Step(236): len = 323652, overlap = 34.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30683, tnet num: 8023, tinst num: 5511, tnode num: 32708, tedge num: 54075.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 255.09 peak overflow 2.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 361/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 573984, over cnt = 1843(5%), over = 6742, worst = 20
PHY-1001 : End global iterations;  0.752996s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (130.7%)

PHY-1001 : Congestion index: top1 = 62.56, top5 = 50.92, top10 = 44.41, top15 = 40.41.
PHY-1001 : End incremental global routing;  0.894104s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (125.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182463s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (102.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.196508s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (118.8%)

OPT-1001 : Current memory(MB): used = 425, reserve = 405, peak = 429.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6451/8025.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 573984, over cnt = 1843(5%), over = 6742, worst = 20
PHY-1002 : len = 597448, over cnt = 1230(3%), over = 3594, worst = 16
PHY-1002 : len = 609880, over cnt = 689(1%), over = 2099, worst = 15
PHY-1002 : len = 616856, over cnt = 299(0%), over = 1009, worst = 13
PHY-1002 : len = 621032, over cnt = 4(0%), over = 11, worst = 5
PHY-1001 : End global iterations;  0.919475s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (134.2%)

PHY-1001 : Congestion index: top1 = 45.75, top5 = 40.06, top10 = 36.54, top15 = 34.19.
OPT-1001 : End congestion update;  1.064235s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (129.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124548s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.188908s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (126.2%)

OPT-1001 : Current memory(MB): used = 428, reserve = 408, peak = 429.
OPT-1001 : End physical optimization;  3.119829s wall, 3.703125s user + 0.093750s system = 3.796875s CPU (121.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2361 LUT to BLE ...
SYN-4008 : Packed 2361 LUT and 267 SEQ to BLE.
SYN-4003 : Packing 245 remaining SEQ's ...
SYN-4005 : Packed 123 SEQ with LUT/SLICE
SYN-4006 : 1985 single LUT's are left
SYN-4006 : 122 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2483/5215 primitive instances ...
PHY-3001 : End packing;  0.144210s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.5%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3927 instances
RUN-1001 : 1936 mslices, 1935 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7777 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5279 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3925 instances, 3871 slices, 147 macros(2584 instances: 1700 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 324166, Over = 54.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5277/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 613080, over cnt = 409(1%), over = 486, worst = 4
PHY-1002 : len = 613344, over cnt = 257(0%), over = 290, worst = 3
PHY-1002 : len = 614800, over cnt = 104(0%), over = 115, worst = 3
PHY-1002 : len = 615856, over cnt = 30(0%), over = 32, worst = 2
PHY-1002 : len = 616272, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.551668s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (127.5%)

PHY-1001 : Congestion index: top1 = 45.26, top5 = 39.85, top10 = 36.35, top15 = 33.99.
PHY-3001 : End congestion estimation;  0.726876s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (120.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29734, tnet num: 7775, tinst num: 3925, tnode num: 31325, tedge num: 52914.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.890784s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.6901e-05
PHY-3002 : Step(237): len = 298534, overlap = 46.25
PHY-3002 : Step(238): len = 293016, overlap = 46
PHY-3002 : Step(239): len = 286429, overlap = 47
PHY-3002 : Step(240): len = 285333, overlap = 47.25
PHY-3002 : Step(241): len = 284829, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000133802
PHY-3002 : Step(242): len = 289152, overlap = 45.25
PHY-3002 : Step(243): len = 291606, overlap = 44.25
PHY-3002 : Step(244): len = 293798, overlap = 43.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000267604
PHY-3002 : Step(245): len = 299022, overlap = 43.25
PHY-3002 : Step(246): len = 301799, overlap = 43.25
PHY-3002 : Step(247): len = 307187, overlap = 42.25
PHY-3002 : Step(248): len = 306248, overlap = 42.5
PHY-3002 : Step(249): len = 306248, overlap = 42.5
PHY-3002 : Step(250): len = 304878, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000535208
PHY-3002 : Step(251): len = 310497, overlap = 41.75
PHY-3002 : Step(252): len = 316942, overlap = 40.5
PHY-3002 : Step(253): len = 320930, overlap = 41.25
PHY-3002 : Step(254): len = 321516, overlap = 39.5
PHY-3002 : Step(255): len = 319626, overlap = 37.75
PHY-3002 : Step(256): len = 317714, overlap = 36.25
PHY-3002 : Step(257): len = 316572, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.513725s wall, 0.484375s user + 0.953125s system = 1.437500s CPU (279.8%)

PHY-3001 : Trial Legalized: Len = 337210
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 569/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 561048, over cnt = 1055(2%), over = 1898, worst = 7
PHY-1002 : len = 568912, over cnt = 654(1%), over = 955, worst = 6
PHY-1002 : len = 576784, over cnt = 143(0%), over = 198, worst = 5
PHY-1002 : len = 579056, over cnt = 35(0%), over = 44, worst = 3
PHY-1002 : len = 579624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.252171s wall, 1.640625s user + 0.078125s system = 1.718750s CPU (137.3%)

PHY-1001 : Congestion index: top1 = 43.66, top5 = 37.50, top10 = 34.44, top15 = 32.46.
PHY-3001 : End congestion estimation;  1.415738s wall, 1.796875s user + 0.078125s system = 1.875000s CPU (132.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.176146s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109563
PHY-3002 : Step(258): len = 319235, overlap = 5.5
PHY-3002 : Step(259): len = 312942, overlap = 10
PHY-3002 : Step(260): len = 311026, overlap = 10.25
PHY-3002 : Step(261): len = 310574, overlap = 10.5
PHY-3002 : Step(262): len = 310138, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 316029, Over = 0
PHY-3001 : Spreading special nets. 16 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013589s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 20 instances has been re-located, deltaX = 8, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 316185, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29734, tnet num: 7775, tinst num: 3925, tnode num: 31325, tedge num: 52914.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2881/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 548392, over cnt = 845(2%), over = 1376, worst = 6
PHY-1002 : len = 553928, over cnt = 507(1%), over = 696, worst = 6
PHY-1002 : len = 558016, over cnt = 266(0%), over = 353, worst = 5
PHY-1002 : len = 559440, over cnt = 175(0%), over = 229, worst = 4
PHY-1002 : len = 561968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.810767s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (142.6%)

PHY-1001 : Congestion index: top1 = 43.23, top5 = 37.10, top10 = 33.98, top15 = 31.98.
PHY-1001 : End incremental global routing;  0.977442s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (135.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189732s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.288706s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (127.3%)

OPT-1001 : Current memory(MB): used = 443, reserve = 425, peak = 449.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6226/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 561968, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 561992, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 562008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.195960s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.7%)

PHY-1001 : Congestion index: top1 = 43.21, top5 = 37.10, top10 = 33.98, top15 = 31.98.
OPT-1001 : End congestion update;  0.351382s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119971s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.2%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.471458s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.4%)

OPT-1001 : Current memory(MB): used = 445, reserve = 427, peak = 449.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110009s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6226/7777.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 562008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046667s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 43.21, top5 = 37.10, top10 = 33.98, top15 = 31.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109939s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 42.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.973927s wall, 3.234375s user + 0.062500s system = 3.296875s CPU (110.9%)

RUN-1003 : finish command "place" in  20.812488s wall, 43.546875s user + 9.453125s system = 53.000000s CPU (254.7%)

RUN-1004 : used memory is 418 MB, reserved memory is 398 MB, peak memory is 449 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.384041s wall, 2.312500s user + 0.015625s system = 2.328125s CPU (168.2%)

RUN-1004 : used memory is 431 MB, reserved memory is 415 MB, peak memory is 490 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3927 instances
RUN-1001 : 1936 mslices, 1935 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7777 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5279 nets have 2 pins
RUN-1001 : 2315 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29734, tnet num: 7775, tinst num: 3925, tnode num: 31325, tedge num: 52914.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1936 mslices, 1935 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 530104, over cnt = 1091(3%), over = 2077, worst = 8
PHY-1002 : len = 539680, over cnt = 715(2%), over = 1098, worst = 8
PHY-1002 : len = 546768, over cnt = 372(1%), over = 539, worst = 5
PHY-1002 : len = 553728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.138361s wall, 1.546875s user + 0.125000s system = 1.671875s CPU (146.9%)

PHY-1001 : Congestion index: top1 = 43.15, top5 = 36.98, top10 = 33.86, top15 = 31.74.
PHY-1001 : End global routing;  1.286349s wall, 1.703125s user + 0.125000s system = 1.828125s CPU (142.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 465, reserve = 450, peak = 490.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 714, reserve = 699, peak = 714.
PHY-1001 : End build detailed router design. 3.743128s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (98.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 33936, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.139136s wall, 3.109375s user + 0.015625s system = 3.125000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 747, reserve = 733, peak = 747.
PHY-1001 : End phase 1; 3.144178s wall, 3.125000s user + 0.015625s system = 3.140625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 1.79627e+06, over cnt = 509(0%), over = 511, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 752, reserve = 737, peak = 752.
PHY-1001 : End initial routed; 27.338136s wall, 35.531250s user + 0.359375s system = 35.890625s CPU (131.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.670    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.075366s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 759, reserve = 745, peak = 759.
PHY-1001 : End phase 2; 28.413574s wall, 36.609375s user + 0.359375s system = 36.968750s CPU (130.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.79627e+06, over cnt = 509(0%), over = 511, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.022371s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.76482e+06, over cnt = 139(0%), over = 139, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 3.694618s wall, 3.718750s user + 0.000000s system = 3.718750s CPU (100.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.75776e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.268830s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (101.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.75722e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.138827s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (112.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.670    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.083845s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (98.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 142 feed throughs used by 53 nets
PHY-1001 : End commit to database; 1.234082s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 805, reserve = 791, peak = 805.
PHY-1001 : End phase 3; 7.618018s wall, 7.609375s user + 0.015625s system = 7.625000s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 1.75722e+06
PHY-1001 : Current memory(MB): used = 806, reserve = 793, peak = 806.
PHY-1001 : End export database. 0.024924s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-1001 : End detail routing;  43.208804s wall, 51.265625s user + 0.453125s system = 51.718750s CPU (119.7%)

RUN-1003 : finish command "route" in  45.458053s wall, 53.921875s user + 0.578125s system = 54.500000s CPU (119.9%)

RUN-1004 : used memory is 761 MB, reserved memory is 748 MB, peak memory is 806 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7529   out of  19600   38.41%
#reg                      598   out of  19600    3.05%
#le                      7651
  #lut only              7053   out of   7651   92.18%
  #reg only               122   out of   7651    1.59%
  #lut&reg                476   out of   7651    6.22%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      137
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      90
#3        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_14.f1                           55
#4        csget/mcu_write_start_n         GCLK               mslice             spi_slave/tx_flag_n_syn_23.f0               49
#5        PULSE_G_dup_1                   GCLK               lslice             PULSE_G_syn_9.f1                            48
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7651   |4945    |2584    |609     |9       |7       |
|  ad_delay                |ad_delay_module                        |56     |37      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |2      |2       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6571   |4315    |2184    |293     |0       |7       |
|  fifo                    |fifo_module                            |206    |124     |32      |167     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |143    |91      |32      |104     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |31     |19      |0       |31      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |43     |35      |0       |43      |0       |0       |
|  mux                     |mux2_module                            |69     |63      |6       |61      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |18     |9       |9       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |61     |53      |8       |16      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5245  
    #2          2       142   
    #3          3       2088  
    #4          4        83   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.78            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.600866s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (162.0%)

RUN-1004 : used memory is 763 MB, reserved memory is 750 MB, peak memory is 818 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29734, tnet num: 7775, tinst num: 3925, tnode num: 31325, tedge num: 52914.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7775 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_7
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3925
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7777, pip num: 87424
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 142
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3147 valid insts, and 274625 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.310480s wall, 112.843750s user + 0.156250s system = 113.000000s CPU (1213.7%)

RUN-1004 : used memory is 818 MB, reserved memory is 811 MB, peak memory is 978 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240709_101038.log"
