Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Mar 31 11:02:58 2023
| Host         : DESKTOP-ORRMO2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               84          
TIMING-18  Warning           Missing input or output delay                       30          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.582     -775.896                     84                 7376        0.029        0.000                      0                 7362        1.845        0.000                       0                  3564  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
adc_clk                                        {0.000 4.000}        8.000           125.000         
clk_fpga_0                                     {0.000 4.000}        8.000           125.000         
rx_clk                                         {0.000 2.000}        4.000           250.000         
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                  {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                            -10.582     -775.896                     84                 3200        0.035        0.000                      0                 3186        3.500        0.000                       0                  1608  
clk_fpga_0                                           1.288        0.000                      0                 4086        0.029        0.000                      0                 4086        3.020        0.000                       0                  1948  
system_i/DAC_Interface/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                    1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.101        0.000                      0                  588        0.140        0.000                      0                  588  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        adc_clk       clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           84  Failing Endpoints,  Worst Slack      -10.582ns,  Total Violation     -775.896ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.582ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.082ns  (logic 10.722ns (59.297%)  route 7.360ns (40.703%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.241 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.773    23.013    system_i/Custom_System_0/inst/Loop_Controller/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.192    12.431    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -23.013    
  -------------------------------------------------------------------
                         slack                                -10.582    

Slack (VIOLATED) :        -10.571ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.983ns  (logic 10.725ns (59.641%)  route 7.258ns (40.359%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.021 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.021    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.244 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.671    22.914    system_i/Custom_System_0/inst/Loop_Controller/inner_product[24]
    SLICE_X13Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.280    12.343    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -22.914    
  -------------------------------------------------------------------
                         slack                                -10.571    

Slack (VIOLATED) :        -10.557ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.002ns  (logic 10.627ns (59.032%)  route 7.375ns (40.968%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.146 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.788    22.934    system_i/Custom_System_0/inst/Loop_Controller/inner_product[22]
    SLICE_X19Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.491    12.403    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X19Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.240    12.376    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -22.934    
  -------------------------------------------------------------------
                         slack                                -10.557    

Slack (VIOLATED) :        -10.515ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.088ns  (logic 10.487ns (57.978%)  route 7.601ns (42.022%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605    12.065    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150    12.215 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859    13.074    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    13.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000    13.422    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.802 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009    13.811    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.928 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.928    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195    15.362    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330    15.692 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708    16.400    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331    16.731 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000    16.731    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.107 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.107    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.346 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    18.462    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    18.792 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    19.500    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    19.831 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    19.831    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.207 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.207    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.426 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    20.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    20.976 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    21.445    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    21.771 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    21.771    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.351 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.668    23.020    system_i/Custom_System_0/inst/Loop_Controller/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508    12.420    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.244    12.505    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                         -23.020    
  -------------------------------------------------------------------
                         slack                                -10.515    

Slack (VIOLATED) :        -10.508ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.985ns  (logic 10.722ns (59.618%)  route 7.263ns (40.382%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.241 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.675    22.916    system_i/Custom_System_0/inst/Loop_Filter/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.215    12.408    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                -10.508    

Slack (VIOLATED) :        -10.503ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.088ns  (logic 10.487ns (57.978%)  route 7.601ns (42.022%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605    12.065    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150    12.215 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859    13.074    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    13.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000    13.422    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.802 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009    13.811    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.928 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.928    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195    15.362    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330    15.692 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708    16.400    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331    16.731 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000    16.731    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.107 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.107    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.346 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    18.462    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    18.792 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    19.500    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    19.831 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    19.831    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.207 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.207    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.426 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    20.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    20.976 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    21.445    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    21.771 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    21.771    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.351 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.668    23.020    system_i/Custom_System_0/inst/Loop_Controller/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508    12.420    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.232    12.517    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12
  -------------------------------------------------------------------
                         required time                         12.517    
                         arrival time                         -23.020    
  -------------------------------------------------------------------
                         slack                                -10.503    

Slack (VIOLATED) :        -10.485ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.985ns  (logic 10.722ns (59.618%)  route 7.263ns (40.382%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.241 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.675    22.916    system_i/Custom_System_0/inst/Loop_Controller/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.192    12.431    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                -10.485    

Slack (VIOLATED) :        -10.482ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 10.701ns (59.530%)  route 7.275ns (40.470%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.220 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.688    22.907    system_i/Custom_System_0/inst/Loop_Controller/inner_product[23]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.198    12.425    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -22.907    
  -------------------------------------------------------------------
                         slack                                -10.482    

Slack (VIOLATED) :        -10.474ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.021ns  (logic 10.487ns (58.195%)  route 7.534ns (41.805%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 12.420 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605    12.065    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150    12.215 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859    13.074    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348    13.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000    13.422    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.802 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009    13.811    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.928 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.928    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.167 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195    15.362    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330    15.692 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708    16.400    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331    16.731 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000    16.731    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.107 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    17.107    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.346 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    18.462    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    18.792 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    19.500    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    19.831 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    19.831    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.207 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    20.207    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.426 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    20.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    20.976 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    21.445    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    21.771 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    21.771    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.351 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.601    22.952    system_i/Custom_System_0/inst/Loop_Filter/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508    12.420    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/C
                         clock pessimism              0.364    12.784    
                         clock uncertainty           -0.035    12.749    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.271    12.478    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -22.952    
  -------------------------------------------------------------------
                         slack                                -10.474    

Slack (VIOLATED) :        -10.469ns  (required time - arrival time)
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.939ns  (logic 10.611ns (59.151%)  route 7.328ns (40.849%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.771     4.932    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    DSP48_X0Y2           DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.008     8.940 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/PCOUT[47]
                         net (fo=1, routed)           0.002     8.942    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    10.460 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540    12.000    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153    12.153 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708    12.861    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331    13.192 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000    13.192    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.568 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000    13.568    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.883 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100    14.983    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333    15.316 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647    15.963    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781    16.744 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    16.744    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    17.773    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    18.103 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    18.783    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    19.114 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    19.114    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.490 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.490    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.729 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    20.159    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    20.489 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    21.179    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    21.506 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    21.506    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.907 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.907    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.130 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.741    22.871    system_i/Custom_System_0/inst/Loop_Filter/inner_product[20]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498    12.410    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[20]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.222    12.401    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[20]
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -22.871    
  -------------------------------------------------------------------
                         slack                                -10.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.249ns (61.585%)  route 0.155ns (38.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[3]/Q
                         net (fo=3, routed)           0.155     1.910    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[3]
    SLICE_X23Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  system_i/Custom_System_0/inst/PLL_NCO/phase[0]_i_2__0/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/PLL_NCO/phase[0]_i_2__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.018    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]_i_1__0_n_4
    SLICE_X23Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[3]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.249ns (61.585%)  route 0.155ns (38.415%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[7]/Q
                         net (fo=3, routed)           0.155     1.910    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[7]
    SLICE_X23Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  system_i/Custom_System_0/inst/PLL_NCO/phase[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/PLL_NCO/phase[4]_i_2__0_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.018 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.018    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]_i_1__0_n_4
    SLICE_X23Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[7]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Freq_Measured_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.760%)  route 0.232ns (62.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.557     1.612    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y57         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/Custom_System_0/inst/PLL_Freq_reg[19]/Q
                         net (fo=3, routed)           0.232     1.986    system_i/Custom_System_0/inst/in[19]
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.825     1.971    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[19]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.075     1.951    system_i/Custom_System_0/inst/Freq_Measured_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.387%)  route 0.157ns (38.613%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.556     1.611    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Custom_System_0/inst/PLL_Freq_reg[31]/Q
                         net (fo=2, routed)           0.157     1.909    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[31]
    SLICE_X23Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  system_i/Custom_System_0/inst/PLL_NCO/phase[28]_i_2__0/O
                         net (fo=1, routed)           0.000     1.954    system_i/Custom_System_0/inst/PLL_NCO/phase[28]_i_2__0_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.017 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.017    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]_i_1__0_n_4
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.825     1.971    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.105     1.981    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.353%)  route 0.155ns (37.647%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y55         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[8]/Q
                         net (fo=3, routed)           0.155     1.909    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[8]
    SLICE_X23Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  system_i/Custom_System_0/inst/PLL_NCO/phase[8]_i_5__0/O
                         net (fo=1, routed)           0.000     1.954    system_i/Custom_System_0/inst/PLL_NCO/phase[8]_i_5__0_n_0
    SLICE_X23Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.024 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.024    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]_i_1__0_n_7
    SLICE_X23Y55         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y55         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y55         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.239%)  route 0.155ns (37.761%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[0]/Q
                         net (fo=3, routed)           0.155     1.910    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[0]
    SLICE_X23Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  system_i/Custom_System_0/inst/PLL_NCO/phase[0]_i_5__0/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/PLL_NCO/phase[0]_i_5__0_n_0
    SLICE_X23Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.025    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]_i_1__0_n_7
    SLICE_X23Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y53         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y53         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.239%)  route 0.155ns (37.761%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[4]/Q
                         net (fo=3, routed)           0.155     1.910    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[4]
    SLICE_X23Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  system_i/Custom_System_0/inst/PLL_NCO/phase[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/PLL_NCO/phase[4]_i_5__0_n_0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.025    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]_i_1__0_n_7
    SLICE_X23Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y54         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.071%)  route 0.156ns (37.929%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.557     1.612    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y58         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y58         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/Custom_System_0/inst/PLL_Freq_reg[20]/Q
                         net (fo=3, routed)           0.156     1.910    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[20]
    SLICE_X23Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.955 r  system_i/Custom_System_0/inst/PLL_NCO/phase[20]_i_5__0/O
                         net (fo=1, routed)           0.000     1.955    system_i/Custom_System_0/inst/PLL_NCO/phase[20]_i_5__0_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.025 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.025    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]_i_1__0_n_7
    SLICE_X23Y58         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.826     1.972    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y58         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]/C
                         clock pessimism             -0.095     1.877    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.105     1.982    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.042%)  route 0.157ns (37.958%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.556     1.611    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Custom_System_0/inst/PLL_Freq_reg[28]/Q
                         net (fo=3, routed)           0.157     1.909    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[28]
    SLICE_X23Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.954 r  system_i/Custom_System_0/inst/PLL_NCO/phase[28]_i_5__0/O
                         net (fo=1, routed)           0.000     1.954    system_i/Custom_System_0/inst/PLL_NCO/phase[28]_i_5__0_n_0
    SLICE_X23Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.024 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.024    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]_i_1__0_n_7
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.825     1.971    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]/C
                         clock pessimism             -0.095     1.876    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.105     1.981    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/Custom_System_0/inst/PLL_Freq_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/PLL_NCO/phase_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.249ns (60.338%)  route 0.164ns (39.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y56         FDRE                                         r  system_i/Custom_System_0/inst/PLL_Freq_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  system_i/Custom_System_0/inst/PLL_Freq_reg[15]/Q
                         net (fo=3, routed)           0.164     1.918    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[31]_0[15]
    SLICE_X23Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  system_i/Custom_System_0/inst/PLL_NCO/phase[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.963    system_i/Custom_System_0/inst/PLL_NCO/phase[12]_i_2__0_n_0
    SLICE_X23Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.026 r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.026    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[12]_i_1__0_n_4
    SLICE_X23Y56         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.827     1.973    system_i/Custom_System_0/inst/PLL_NCO/AD_CLK_in
    SLICE_X23Y56         FDRE                                         r  system_i/Custom_System_0/inst/PLL_NCO/phase_reg[15]/C
                         clock pessimism             -0.095     1.878    
    SLICE_X23Y56         FDRE (Hold_fdre_C_D)         0.105     1.983    system_i/Custom_System_0/inst/PLL_NCO/phase_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y27    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y23    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y22    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y24    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y11    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y25    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y21    system_i/Custom_System_0/inst/Loop_Controller/P_pipeline_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y16    system_i/Custom_System_0/inst/Loop_Filter/inner_product1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y4     system_i/Custom_System_0/inst/Loop_Filter/inner_product10/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y53   system_i/Custom_System_0/inst/Freq_Measured_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y53   system_i/Custom_System_0/inst/Freq_Measured_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y53   system_i/Custom_System_0/inst/Freq_Measured_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y53   system_i/Custom_System_0/inst/Freq_Measured_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X23Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X26Y56   system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 2.600ns (40.715%)  route 3.786ns (59.285%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.729     3.037    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.835     4.291    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.324     4.615 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.597     5.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.326     5.538 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.739     6.276    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.400 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.831     7.231    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.355    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.905 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.332 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.785     9.117    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.306     9.423 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.423    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.031    10.711    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.534ns  (logic 1.763ns (26.984%)  route 4.771ns (73.016%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.716     3.024    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y57          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     3.480 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.538     5.018    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[1]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.152     5.170 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.891     6.062    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_2
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.348     6.410 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.991     7.401    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.152     7.553 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.917     8.470    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.328     8.798 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.433     9.231    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.327     9.558 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.558    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.542    10.734    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.031    10.907    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.351ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.763ns (27.000%)  route 4.767ns (73.000%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.716     3.024    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X5Y57          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     3.480 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.538     5.018    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[1]
    SLICE_X8Y66          LUT5 (Prop_lut5_I3_O)        0.152     5.170 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.891     6.062    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_2
    SLICE_X3Y66          LUT6 (Prop_lut6_I4_O)        0.348     6.410 f  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.991     7.401    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X2Y63          LUT2 (Prop_lut2_I1_O)        0.152     7.553 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.917     8.470    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.328     8.798 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.429     9.227    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.327     9.554 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000     9.554    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.542    10.734    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.267    11.001    
                         clock uncertainty           -0.125    10.876    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.029    10.905    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  1.351    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.511ns (39.670%)  route 3.819ns (60.330%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.729     3.037    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.835     4.291    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.324     4.615 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.597     5.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.326     5.538 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.739     6.276    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.400 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.831     7.231    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.355    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.905 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.218 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.818     9.036    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.331     9.367 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.367    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.075    10.755    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 2.613ns (41.393%)  route 3.700ns (58.607%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.729     3.037    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.835     4.291    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.324     4.615 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.597     5.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.326     5.538 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.739     6.276    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.124     6.400 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.831     7.231    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y47          LUT4 (Prop_lut4_I3_O)        0.124     7.355 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.355    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.905 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.905    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.019 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.019    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.353 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.699     9.052    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X7Y50          LUT3 (Prop_lut3_I0_O)        0.298     9.350 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.350    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.497    10.689    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X7Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X7Y50          FDRE (Setup_fdre_C_D)        0.075    10.755    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.755    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.861ns (32.334%)  route 3.895ns (67.666%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.206     6.613    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.150     6.763 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.183     7.946    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.377     8.323 r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.505     8.828    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.492    10.684    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X9Y64          FDRE (Setup_fdre_C_CE)      -0.412    10.263    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.861ns (32.334%)  route 3.895ns (67.666%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.206     6.613    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.150     6.763 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.183     7.946    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.377     8.323 r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.505     8.828    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.492    10.684    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X9Y64          FDRE (Setup_fdre_C_CE)      -0.412    10.263    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.861ns (32.334%)  route 3.895ns (67.666%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.206     6.613    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.150     6.763 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.183     7.946    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.377     8.323 r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.505     8.828    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.492    10.684    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X9Y64          FDRE (Setup_fdre_C_CE)      -0.412    10.263    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.861ns (32.334%)  route 3.895ns (67.666%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=10, routed)          2.206     6.613    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.150     6.763 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           1.183     7.946    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X8Y65          LUT5 (Prop_lut5_I2_O)        0.377     8.323 r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1/O
                         net (fo=4, routed)           0.505     8.828    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.492    10.684    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y64          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X9Y64          FDRE (Setup_fdre_C_CE)      -0.412    10.263    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.317ns (22.693%)  route 4.486ns (77.307%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.729     3.037    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.419     3.456 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.835     4.291    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X5Y49          LUT3 (Prop_lut3_I1_O)        0.324     4.615 f  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.597     5.212    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.326     5.538 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.336     6.874    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X17Y47         LUT4 (Prop_lut4_I3_O)        0.124     6.998 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[3]_i_1__0/O
                         net (fo=28, routed)          1.097     8.095    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.124     8.219 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.621     8.840    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]_1
    SLICE_X8Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.506    10.698    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y42          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X8Y42          FDRE (Setup_fdre_C_R)       -0.524    10.280    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.280    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  1.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.121%)  route 0.202ns (58.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X9Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.202     1.250    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X9Y52          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.834     1.204    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.046     1.221    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.936%)  route 0.257ns (61.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.257     1.327    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.524%)  route 0.262ns (61.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.565     0.906    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y51         FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.262     1.331    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.148ns (33.604%)  route 0.292ns (66.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y52          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.292     1.365    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X4Y46          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y46          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.324    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.629%)  route 0.255ns (64.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.585     0.926    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y44          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.255     1.321    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[17]
    SLICE_X5Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.853     1.223    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.078     1.272    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.318%)  route 0.224ns (54.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.557     0.898    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y59         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg[4]/Q
                         net (fo=1, routed)           0.224     1.263    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[4].reg1_reg
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.308 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.308    system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data[4]
    SLICE_X17Y59         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.829     1.199    system_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y59         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.566     0.907    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.112     1.160    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.835     1.205    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.566     0.907    system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.113     1.161    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y45          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.834     1.204    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.826%)  route 0.253ns (64.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/s_axi_aclk
    SLICE_X9Y49          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.253     1.301    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[6]
    SLICE_X9Y52          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.834     1.204    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y52          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.071     1.246    system_i/GPIO_Interface/GPIO_Ki/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.824%)  route 0.233ns (61.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.584     0.925    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.233     1.306    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.854     1.224    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.250    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y69    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y69    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X1Y69    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y68    system_i/GPIO_Interface/GPIO_ADC_Override/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X2Y70    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y70    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y70    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y70    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y69    system_i/GPIO_Interface/GPIO_ADC_Override/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/PS7/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC_Interface/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.608ns (11.421%)  route 4.715ns (88.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.978     7.446    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y52         LUT3 (Prop_lut3_I1_O)        0.152     7.598 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_20/O
                         net (fo=1, routed)           0.738     8.335    system_i/Custom_System_0/inst/Quadrature_Mixer/A[7]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.930     8.436    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.606ns (11.445%)  route 4.689ns (88.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.948     7.416    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.150     7.566 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_19/O
                         net (fo=1, routed)           0.740     8.307    system_i/Custom_System_0/inst/Quadrature_Mixer/A[8]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.926     8.440    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.608ns (11.568%)  route 4.648ns (88.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.395     6.863    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.152     7.015 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_14/O
                         net (fo=17, routed)          1.253     8.268    system_i/Custom_System_0/inst/Quadrature_Mixer/A[13]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.608ns (11.568%)  route 4.648ns (88.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.395     6.863    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.152     7.015 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_14/O
                         net (fo=17, routed)          1.253     8.268    system_i/Custom_System_0/inst/Quadrature_Mixer/A[13]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.608ns (11.568%)  route 4.648ns (88.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.395     6.863    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.152     7.015 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_14/O
                         net (fo=17, routed)          1.253     8.268    system_i/Custom_System_0/inst/Quadrature_Mixer/A[13]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 0.608ns (11.568%)  route 4.648ns (88.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.395     6.863    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.152     7.015 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_14/O
                         net (fo=17, routed)          1.253     8.268    system_i/Custom_System_0/inst/Quadrature_Mixer/A[13]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.330ns (15.279%)  route 7.375ns (84.721%))
  Logic Levels:           5  (LUT1=3 LUT6=2)
  Clock Path Skew:        1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          1.428     4.896    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/gpio_io_o[0]
    SLICE_X0Y45          LUT1 (Prop_lut1_I0_O)        0.124     5.020 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/gpio_io_o[0]_hold_fix/O
                         net (fo=2, routed)           2.395     7.414    system_i/Custom_System_0/inst/ADC_Debug_NCO/gpio_io_o[0]_hold_fix_1_alias_1
    SLICE_X30Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  system_i/Custom_System_0/inst/ADC_Debug_NCO/DAC_Stream_out[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.500    system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]_0
    SLICE_X25Y53         LUT1 (Prop_lut1_I0_O)        0.150     8.650 f  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg[0]_0_hold_fix/O
                         net (fo=1, routed)           0.824     9.475    system_i/Custom_System_0/inst/PLL_NCO/Dout_reg[0]_0_hold_fix_1_alias
    SLICE_X30Y53         LUT6 (Prop_lut6_I4_O)        0.326     9.801 r  system_i/Custom_System_0/inst/PLL_NCO/DAC_Stream_out[16]_INST_0/O
                         net (fo=1, routed)           0.913    10.714    system_i/Custom_System_0/inst/PLL_NCO/DAC_Stream_out[13]
    SLICE_X24Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.864 r  system_i/Custom_System_0/inst/PLL_NCO/DAC_Stream_out[13]_hold_fix/O
                         net (fo=1, routed)           0.853    11.717    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_Stream_out[13]_hold_fix_1_alias
    SLICE_X30Y53         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.489    12.401    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    SLICE_X30Y53         FDRE                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]/C
                         clock pessimism              0.000    12.401    
                         clock uncertainty           -0.125    12.276    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)       -0.259    12.017    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/int_dat_b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.717    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.606ns (11.878%)  route 4.496ns (88.122%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.761     7.229    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y51         LUT3 (Prop_lut3_I1_O)        0.150     7.379 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_21/O
                         net (fo=1, routed)           0.734     8.114    system_i/Custom_System_0/inst/Quadrature_Mixer/A[6]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 0.602ns (11.807%)  route 4.497ns (88.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.794     7.262    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X30Y52         LUT3 (Prop_lut3_I1_O)        0.146     7.408 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_22/O
                         net (fo=1, routed)           0.702     8.111    system_i/Custom_System_0/inst/Quadrature_Mixer/A[5]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.926     8.440    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.608ns (11.948%)  route 4.481ns (88.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 12.491 - 8.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.704     3.012    system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/s_axi_aclk
    SLICE_X1Y66          FDRE                                         r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.456     3.468 r  system_i/GPIO_Interface/GPIO_ADC_Override/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=30, routed)          3.395     6.863    system_i/Custom_System_0/inst/ADC_Debug_NCO/ADC_Override
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.152     7.015 r  system_i/Custom_System_0/inst/ADC_Debug_NCO/Dout_reg_i_14/O
                         net (fo=17, routed)          1.086     8.101    system_i/Custom_System_0/inst/Quadrature_Mixer/A[13]
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.579    12.491    system_i/Custom_System_0/inst/Quadrature_Mixer/AD_CLK_in
    DSP48_X1Y22          DSP48E1                                      r  system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg/CLK
                         clock pessimism              0.000    12.491    
                         clock uncertainty           -0.125    12.366    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.924     8.442    system_i/Custom_System_0/inst/Quadrature_Mixer/Dout_reg
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[0])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_153
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[10])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_143
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[11])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_142
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[12])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_141
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[13])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_140
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[14])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_139
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[15])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_138
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[16])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_137
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[17])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_136
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.772ns (58.336%)  route 0.551ns (41.664%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.567     0.908    system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y48          FDRE                                         r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/GPIO_Interface/GPIO_Ki/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.549     1.598    system_i/Custom_System_0/inst/Loop_Controller/Control_Ki[2]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[2]_PCOUT[18])
                                                      0.631     2.229 r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.231    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline0__0_n_135
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.912     2.057    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y11          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0/CLK
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.125     2.182    
    DSP48_X0Y11          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.090    system_i/Custom_System_0/inst/Loop_Controller/I_pipeline_reg__0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.140    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.872ns  (logic 0.124ns (6.625%)  route 1.748ns (93.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.748     1.748    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.872    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y39         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.497     2.689    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.045ns (5.592%)  route 0.760ns (94.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.760     0.760    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.805 r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.805    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X20Y39         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.828     1.198    system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X20Y39         FDRE                                         r  system_i/PS7/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.658     4.819    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X24Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.518     5.337 r  system_i/Custom_System_0/inst/Freq_Measured_reg[8]/Q
                         net (fo=1, routed)           0.631     5.968    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X24Y55         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.485     2.677    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y55         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.419ns (39.567%)  route 0.640ns (60.433%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.662     4.823    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y54         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.419     5.242 r  system_i/Custom_System_0/inst/Freq_Measured_reg[5]/Q
                         net (fo=1, routed)           0.640     5.882    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X19Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.491     2.683    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.140%)  route 0.601ns (56.860%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.656     4.817    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X22Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     5.273 r  system_i/Custom_System_0/inst/Freq_Measured_reg[26]/Q
                         net (fo=1, routed)           0.601     5.874    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X20Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.485     2.677    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.050ns  (logic 0.456ns (43.435%)  route 0.594ns (56.565%))
  Logic Levels:           0  
  Clock Path Skew:        -2.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    4.817ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.656     4.817    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X22Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     5.273 r  system_i/Custom_System_0/inst/Freq_Measured_reg[25]/Q
                         net (fo=1, routed)           0.594     5.867    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[25]
    SLICE_X19Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.486     2.678    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.031ns  (logic 0.419ns (40.658%)  route 0.612ns (59.342%))
  Logic Levels:           0  
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.660     4.821    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.419     5.240 r  system_i/Custom_System_0/inst/Freq_Measured_reg[30]/Q
                         net (fo=1, routed)           0.612     5.852    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X18Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.486     2.678    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X18Y62         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.419ns (41.126%)  route 0.600ns (58.874%))
  Logic Levels:           0  
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.662     4.823    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y56         FDRE (Prop_fdre_C_Q)         0.419     5.242 r  system_i/Custom_System_0/inst/Freq_Measured_reg[11]/Q
                         net (fo=1, routed)           0.600     5.842    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X20Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.489     2.681    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.273%)  route 0.596ns (58.727%))
  Logic Levels:           0  
  Clock Path Skew:        -2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.658     4.819    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.419     5.238 r  system_i/Custom_System_0/inst/Freq_Measured_reg[10]/Q
                         net (fo=1, routed)           0.596     5.834    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X22Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.485     2.677    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.581%)  route 0.589ns (58.419%))
  Logic Levels:           0  
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.662     4.823    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y53         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.419     5.242 r  system_i/Custom_System_0/inst/Freq_Measured_reg[1]/Q
                         net (fo=1, routed)           0.589     5.831    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X21Y51         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.490     2.682    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y51         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.791%)  route 0.584ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        -2.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.662     4.823    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y53         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.419     5.242 r  system_i/Custom_System_0/inst/Freq_Measured_reg[2]/Q
                         net (fo=1, routed)           0.584     5.826    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X19Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.491     2.683    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X19Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.518ns (53.843%)  route 0.444ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        -2.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    4.824ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.663     4.824    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X28Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.518     5.342 r  system_i/Custom_System_0/inst/Freq_Measured_reg[18]/Q
                         net (fo=1, routed)           0.444     5.786    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[18]
    SLICE_X28Y57         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        1.488     2.680    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.407%)  route 0.099ns (43.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y56         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/Custom_System_0/inst/Freq_Measured_reg[12]/Q
                         net (fo=1, routed)           0.099     1.840    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X25Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.827     1.197    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X25Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.430%)  route 0.103ns (44.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.556     1.611    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  system_i/Custom_System_0/inst/Freq_Measured_reg[23]/Q
                         net (fo=1, routed)           0.103     1.842    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X24Y60         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.825     1.195    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y60         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.830%)  route 0.110ns (46.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.556     1.611    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y60         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  system_i/Custom_System_0/inst/Freq_Measured_reg[19]/Q
                         net (fo=1, routed)           0.110     1.849    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[19]
    SLICE_X23Y61         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.825     1.195    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X23Y61         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.655%)  route 0.111ns (46.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y53         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/Custom_System_0/inst/Freq_Measured_reg[3]/Q
                         net (fo=1, routed)           0.111     1.852    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X21Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.830     1.200    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X21Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.498%)  route 0.116ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X21Y54         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/Custom_System_0/inst/Freq_Measured_reg[7]/Q
                         net (fo=1, routed)           0.116     1.857    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X20Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.830     1.200    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X20Y52         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.210%)  route 0.117ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.557     1.612    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y58         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.128     1.740 r  system_i/Custom_System_0/inst/Freq_Measured_reg[22]/Q
                         net (fo=1, routed)           0.117     1.857    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X22Y59         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.826     1.196    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y59         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.318%)  route 0.121ns (48.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.558     1.613    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X23Y55         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  system_i/Custom_System_0/inst/Freq_Measured_reg[9]/Q
                         net (fo=1, routed)           0.121     1.863    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X22Y57         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.826     1.196    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.561     1.616    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X26Y56         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/Custom_System_0/inst/Freq_Measured_reg[13]/Q
                         net (fo=1, routed)           0.108     1.865    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X27Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.830     1.200    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y56         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.725%)  route 0.111ns (40.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.560     1.615    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X28Y58         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  system_i/Custom_System_0/inst/Freq_Measured_reg[16]/Q
                         net (fo=1, routed)           0.111     1.890    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[16]
    SLICE_X27Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.829     1.199    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Freq_Measured_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.358%)  route 0.117ns (41.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.560     1.615    system_i/Custom_System_0/inst/AD_CLK_in
    SLICE_X28Y58         FDRE                                         r  system_i/Custom_System_0/inst/Freq_Measured_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  system_i/Custom_System_0/inst/Freq_Measured_reg[17]/Q
                         net (fo=1, routed)           0.117     1.896    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[17]
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1949, routed)        0.829     1.199    system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y58         FDRE                                         r  system_i/GPIO_Interface/GPIO_FreqMeasure/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     8.921    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.755     8.917    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.751     8.913    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.763     8.925    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.574     1.629    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.578     1.633    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.580     1.635    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.677     3.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC_Interface/axis_red_pitaya_dac_1/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC_Interface/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC_Interface/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC_Interface/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/Daisy_Controller/util_ds_buf_0/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/Daisy_Controller/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/Daisy_Controller/util_ds_buf_1/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.201ns  (logic 8.600ns (53.083%)  route 7.601ns (46.917%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605     5.246    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150     5.396 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859     6.255    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348     6.603 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000     6.603    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009     6.992    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.348 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195     8.543    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330     8.873 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708     9.581    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331     9.912 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000     9.912    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.288 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.288    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.527 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    11.644    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    11.974 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    12.681    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    13.012 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    13.012    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.388 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.607 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    13.869    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    14.158 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    14.626    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    14.952 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    14.952    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.532 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.668    16.201    system_i/Custom_System_0/inst/Loop_Controller/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508     4.420    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_1/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.201ns  (logic 8.600ns (53.083%)  route 7.601ns (46.917%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605     5.246    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150     5.396 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859     6.255    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348     6.603 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000     6.603    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009     6.992    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.348 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195     8.543    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330     8.873 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708     9.581    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331     9.912 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000     9.912    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.288 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.288    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.527 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    11.644    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    11.974 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    12.681    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    13.012 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    13.012    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.388 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.607 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    13.869    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    14.158 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    14.626    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    14.952 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    14.952    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.532 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.668    16.201    system_i/Custom_System_0/inst/Loop_Controller/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508     4.420    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_12/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.195ns  (logic 8.835ns (54.555%)  route 7.360ns (45.445%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.773    16.195    system_i/Custom_System_0/inst/Loop_Controller/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498     4.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_6/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.134ns  (logic 8.600ns (53.305%)  route 7.534ns (46.695%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[20])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[20]
                         net (fo=2, routed)           1.605     5.246    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_85
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.150     5.396 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122/O
                         net (fo=2, routed)           0.859     6.255    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_122_n_0
    SLICE_X10Y24         LUT4 (Prop_lut4_I3_O)        0.348     6.603 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126/O
                         net (fo=1, routed)           0.000     6.603    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[23]_i_126_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.983 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118/CO[3]
                         net (fo=1, routed)           0.009     6.992    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_118_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.109 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249/CO[3]
                         net (fo=1, routed)           0.000     7.109    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_249_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.348 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246/O[2]
                         net (fo=2, routed)           1.195     8.543    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_246_n_5
    SLICE_X10Y40         LUT3 (Prop_lut3_I0_O)        0.330     8.873 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171/O
                         net (fo=2, routed)           0.708     9.581    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_171_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.331     9.912 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175/O
                         net (fo=1, routed)           0.000     9.912    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_175_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.288 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.288    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_76_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.527 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63/O[2]
                         net (fo=2, routed)           1.116    11.644    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_63_n_5
    SLICE_X10Y48         LUT3 (Prop_lut3_I1_O)        0.330    11.974 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36/O
                         net (fo=2, routed)           0.708    12.681    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_36_n_0
    SLICE_X10Y48         LUT4 (Prop_lut4_I3_O)        0.331    13.012 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40/O
                         net (fo=1, routed)           0.000    13.012    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_40_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.388 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.388    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_12_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.607 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9/O[0]
                         net (fo=2, routed)           0.261    13.869    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_9_n_7
    SLICE_X11Y49         LUT3 (Prop_lut3_I0_O)        0.289    14.158 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3/O
                         net (fo=2, routed)           0.469    14.626    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_3_n_0
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.326    14.952 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7/O
                         net (fo=1, routed)           0.000    14.952    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[27]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.532 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.601    16.134    system_i/Custom_System_0/inst/Loop_Filter/inner_product[26]
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508     4.420    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X13Y49         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[26]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.115ns  (logic 8.740ns (54.235%)  route 7.375ns (45.765%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.327 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.788    16.115    system_i/Custom_System_0/inst/Loop_Controller/inner_product[22]
    SLICE_X19Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.491     4.403    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X19Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_5/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.098ns  (logic 8.835ns (54.884%)  route 7.263ns (45.116%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.675    16.098    system_i/Custom_System_0/inst/Loop_Controller/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498     4.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_17/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.098ns  (logic 8.835ns (54.884%)  route 7.263ns (45.116%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.422 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.675    16.098    system_i/Custom_System_0/inst/Loop_Filter/inner_product[21]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498     4.410    system_i/Custom_System_0/inst/Loop_Filter/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[21]/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.096ns  (logic 8.838ns (54.909%)  route 7.258ns (45.091%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.425 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.671    16.096    system_i/Custom_System_0/inst/Loop_Controller/inner_product[24]
    SLICE_X13Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498     4.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_14/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_13/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.092ns  (logic 8.949ns (55.610%)  route 7.143ns (44.390%))
  Logic Levels:           17  (CARRY4=9 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.202 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.202    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.536 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.556    16.092    system_i/Custom_System_0/inst/Loop_Controller/inner_product[25]
    SLICE_X13Y48         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_13/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.508     4.420    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X13Y48         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_13/C

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.089ns  (logic 8.814ns (54.783%)  route 7.275ns (45.217%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=4 LUT4=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Filter/inner_product5_n_24
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_ACIN[29]_P[13])
                                                      3.639     3.641 r  system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0/P[13]
                         net (fo=2, routed)           1.540     5.181    system_i/Custom_System_0/inst/Loop_Filter/inner_product5__0_n_92
    SLICE_X10Y22         LUT3 (Prop_lut3_I2_O)        0.153     5.334 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121/O
                         net (fo=2, routed)           0.708     6.042    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_121_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     6.373 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124/O
                         net (fo=1, routed)           0.000     6.373    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[15]_i_124_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.749 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118/CO[3]
                         net (fo=1, routed)           0.000     6.749    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[15]_i_118_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.064 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118/O[3]
                         net (fo=2, routed)           1.100     8.164    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_118_n_4
    SLICE_X10Y37         LUT3 (Prop_lut3_I0_O)        0.333     8.497 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49/O
                         net (fo=2, routed)           0.647     9.144    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_49_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     9.925 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.925    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_37_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.164 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37/O[2]
                         net (fo=2, routed)           0.791    10.955    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_37_n_5
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.330    11.285 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13/O
                         net (fo=2, routed)           0.679    11.964    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_13_n_0
    SLICE_X10Y46         LUT4 (Prop_lut4_I3_O)        0.331    12.295 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17/O
                         net (fo=1, routed)           0.000    12.295    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_17_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.671 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.671    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_10_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.910 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.430    13.340    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_10_n_5
    SLICE_X11Y47         LUT3 (Prop_lut3_I0_O)        0.330    13.670 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2/O
                         net (fo=2, routed)           0.690    14.360    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_2_n_0
    SLICE_X11Y47         LUT4 (Prop_lut4_I3_O)        0.327    14.687 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6/O
                         net (fo=1, routed)           0.000    14.687    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output[19]_i_6_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.088 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.088    system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[19]_i_1_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.401 r  system_i/Custom_System_0/inst/Loop_Filter/Signal_Output_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.688    16.089    system_i/Custom_System_0/inst/Loop_Controller/inner_product[23]
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.498     4.410    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    SLICE_X10Y50         FDRE                                         r  system_i/Custom_System_0/inst/Loop_Controller/P_pipeline0_carry__10_i_1_psdsp_4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_53
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_43
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_42
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_41
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_40
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_39
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_38
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_37
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_36
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK

Slack:                    inf
  Source:                 system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                            (internal pin)
  Destination:            system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1                      0.000     0.000 r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    system_i/Custom_System_0/inst/Loop_Controller/D_pipeline0__0_n_35
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1614, routed)        1.759     4.920    system_i/Custom_System_0/inst/Loop_Controller/AD_CLK_in
    DSP48_X0Y23          DSP48E1                                      r  system_i/Custom_System_0/inst/Loop_Controller/D_pipeline_reg__0/CLK





