<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › boards › mach-microdev › fdc37c93xapm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>fdc37c93xapm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * Setup for the SMSC FDC37C93xAPM</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003 Sean McGoogan (Sean.McGoogan@superh.com)</span>
<span class="cm"> * Copyright (C) 2003, 2004 SuperH, Inc.</span>
<span class="cm"> * Copyright (C) 2004, 2005 Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * SuperH SH4-202 MicroDev board support.</span>
<span class="cm"> *</span>
<span class="cm"> * May be copied or modified under the terms of the GNU General Public</span>
<span class="cm"> * License.  See linux/COPYING for more information.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;mach/microdev.h&gt;</span>

<span class="cp">#define SMSC_CONFIG_PORT_ADDR	 (0x3F0)</span>
<span class="cp">#define SMSC_INDEX_PORT_ADDR	 SMSC_CONFIG_PORT_ADDR</span>
<span class="cp">#define SMSC_DATA_PORT_ADDR	 (SMSC_INDEX_PORT_ADDR + 1)</span>

<span class="cp">#define SMSC_ENTER_CONFIG_KEY	 0x55</span>
<span class="cp">#define SMSC_EXIT_CONFIG_KEY	 0xaa</span>

<span class="cp">#define SMCS_LOGICAL_DEV_INDEX	 0x07	</span><span class="cm">/* Logical Device Number */</span><span class="cp"></span>
<span class="cp">#define SMSC_DEVICE_ID_INDEX	 0x20	</span><span class="cm">/* Device ID */</span><span class="cp"></span>
<span class="cp">#define SMSC_DEVICE_REV_INDEX	 0x21	</span><span class="cm">/* Device Revision */</span><span class="cp"></span>
<span class="cp">#define SMSC_ACTIVATE_INDEX	 0x30	</span><span class="cm">/* Activate */</span><span class="cp"></span>
<span class="cp">#define SMSC_PRIMARY_BASE_INDEX	 0x60	</span><span class="cm">/* Primary Base Address */</span><span class="cp"></span>
<span class="cp">#define SMSC_SECONDARY_BASE_INDEX 0x62	</span><span class="cm">/* Secondary Base Address */</span><span class="cp"></span>
<span class="cp">#define SMSC_PRIMARY_INT_INDEX	 0x70	</span><span class="cm">/* Primary Interrupt Select */</span><span class="cp"></span>
<span class="cp">#define SMSC_SECONDARY_INT_INDEX 0x72	</span><span class="cm">/* Secondary Interrupt Select */</span><span class="cp"></span>
<span class="cp">#define SMSC_HDCS0_INDEX	 0xf0	</span><span class="cm">/* HDCS0 Address Decoder */</span><span class="cp"></span>
<span class="cp">#define SMSC_HDCS1_INDEX	 0xf1	</span><span class="cm">/* HDCS1 Address Decoder */</span><span class="cp"></span>

<span class="cp">#define SMSC_IDE1_DEVICE	1	</span><span class="cm">/* IDE #1 logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_IDE2_DEVICE	2	</span><span class="cm">/* IDE #2 logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_PARALLEL_DEVICE	3	</span><span class="cm">/* Parallel Port logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_SERIAL1_DEVICE	4	</span><span class="cm">/* Serial #1 logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_SERIAL2_DEVICE	5	</span><span class="cm">/* Serial #2 logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_KEYBOARD_DEVICE	7	</span><span class="cm">/* Keyboard logical device */</span><span class="cp"></span>
<span class="cp">#define SMSC_CONFIG_REGISTERS	8	</span><span class="cm">/* Configuration Registers (Aux I/O) */</span><span class="cp"></span>

<span class="cp">#define SMSC_READ_INDEXED(index) ({ \</span>
<span class="cp">	outb((index), SMSC_INDEX_PORT_ADDR); \</span>
<span class="cp">	inb(SMSC_DATA_PORT_ADDR); })</span>
<span class="cp">#define SMSC_WRITE_INDEXED(val, index) ({ \</span>
<span class="cp">	outb((index), SMSC_INDEX_PORT_ADDR); \</span>
<span class="cp">	outb((val),   SMSC_DATA_PORT_ADDR); })</span>

<span class="cp">#define	IDE1_PRIMARY_BASE	0x01f0	</span><span class="cm">/* Task File Registe base for IDE #1 */</span><span class="cp"></span>
<span class="cp">#define	IDE1_SECONDARY_BASE	0x03f6	</span><span class="cm">/* Miscellaneous AT registers for IDE #1 */</span><span class="cp"></span>
<span class="cp">#define	IDE2_PRIMARY_BASE	0x0170	</span><span class="cm">/* Task File Registe base for IDE #2 */</span><span class="cp"></span>
<span class="cp">#define	IDE2_SECONDARY_BASE	0x0376	</span><span class="cm">/* Miscellaneous AT registers for IDE #2 */</span><span class="cp"></span>

<span class="cp">#define SERIAL1_PRIMARY_BASE	0x03f8</span>
<span class="cp">#define SERIAL2_PRIMARY_BASE	0x02f8</span>

<span class="cp">#define	MSB(x)		( (x) &gt;&gt; 8 )</span>
<span class="cp">#define	LSB(x)		( (x) &amp; 0xff )</span>

	<span class="cm">/* General-Purpose base address on CPU-board FPGA */</span>
<span class="cp">#define	MICRODEV_FPGA_GP_BASE		0xa6100000ul</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">smsc_superio_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">devid</span><span class="p">,</span> <span class="n">devrev</span><span class="p">;</span>

		<span class="cm">/* Initially the chip is in run state */</span>
		<span class="cm">/* Put it into configuration state */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">SMSC_ENTER_CONFIG_KEY</span><span class="p">,</span> <span class="n">SMSC_CONFIG_PORT_ADDR</span><span class="p">);</span>

		<span class="cm">/* Read device ID info */</span>
	<span class="n">devid</span>  <span class="o">=</span> <span class="n">SMSC_READ_INDEXED</span><span class="p">(</span><span class="n">SMSC_DEVICE_ID_INDEX</span><span class="p">);</span>
	<span class="n">devrev</span> <span class="o">=</span> <span class="n">SMSC_READ_INDEXED</span><span class="p">(</span><span class="n">SMSC_DEVICE_REV_INDEX</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">devid</span> <span class="o">==</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">devrev</span> <span class="o">==</span> <span class="mh">0x01</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;SMSC FDC37C93xAPM SuperIO device detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

		<span class="cm">/* Select the keyboard device */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_KEYBOARD_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable it */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable the interrupts */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_KEYBOARD</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_MOUSE</span><span class="p">,</span> <span class="n">SMSC_SECONDARY_INT_INDEX</span><span class="p">);</span>

		<span class="cm">/* Select the Serial #1 device */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_SERIAL1_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable it */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>
		<span class="cm">/* program with port addresses */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">SERIAL1_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">SERIAL1_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">SMSC_HDCS0_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable the interrupts */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_SERIAL1</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>

		<span class="cm">/* Select the Serial #2 device */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_SERIAL2_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable it */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>
		<span class="cm">/* program with port addresses */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">SERIAL2_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">SERIAL2_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">SMSC_HDCS0_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable the interrupts */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_SERIAL2</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>

		<span class="cm">/* Select the IDE#1 device */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_IDE1_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable it */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>
		<span class="cm">/* program with port addresses */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">IDE1_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">IDE1_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">IDE1_SECONDARY_BASE</span><span class="p">),</span> <span class="n">SMSC_SECONDARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">IDE1_SECONDARY_BASE</span><span class="p">),</span> <span class="n">SMSC_SECONDARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x0c</span><span class="p">,</span> <span class="n">SMSC_HDCS0_INDEX</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">SMSC_HDCS1_INDEX</span><span class="p">);</span>
		<span class="cm">/* select the interrupt */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_IDE1</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>

		<span class="cm">/* Select the IDE#2 device */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_IDE2_DEVICE</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable it */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">SMSC_ACTIVATE_INDEX</span><span class="p">);</span>
		<span class="cm">/* program with port addresses */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">IDE2_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">IDE2_PRIMARY_BASE</span><span class="p">),</span> <span class="n">SMSC_PRIMARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MSB</span><span class="p">(</span><span class="n">IDE2_SECONDARY_BASE</span><span class="p">),</span> <span class="n">SMSC_SECONDARY_BASE_INDEX</span><span class="o">+</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">LSB</span><span class="p">(</span><span class="n">IDE2_SECONDARY_BASE</span><span class="p">),</span> <span class="n">SMSC_SECONDARY_BASE_INDEX</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* select the interrupt */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">MICRODEV_FPGA_IRQ_IDE2</span><span class="p">,</span> <span class="n">SMSC_PRIMARY_INT_INDEX</span><span class="p">);</span>

		<span class="cm">/* Select the configuration registers */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="n">SMSC_CONFIG_REGISTERS</span><span class="p">,</span> <span class="n">SMCS_LOGICAL_DEV_INDEX</span><span class="p">);</span>
		<span class="cm">/* enable the appropriate GPIO pins for IDE functionality:</span>
<span class="cm">		 * bit[0]   In/Out		1==input;  0==output</span>
<span class="cm">		 * bit[1]   Polarity		1==invert; 0==no invert</span>
<span class="cm">		 * bit[2]   Int Enb #1		1==Enable Combined IRQ #1; 0==disable</span>
<span class="cm">		 * bit[3:4] Function Select	00==original; 01==Alternate Function #1</span>
<span class="cm">		 */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc2</span><span class="p">);</span>	<span class="cm">/* GP42 = nIDE1_OE */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x01</span><span class="p">,</span> <span class="mh">0xc5</span><span class="p">);</span>	<span class="cm">/* GP45 = IDE1_IRQ */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc6</span><span class="p">);</span>	<span class="cm">/* GP46 = nIOROP */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xc7</span><span class="p">);</span>	<span class="cm">/* GP47 = nIOWOP */</span>
	<span class="n">SMSC_WRITE_INDEXED</span><span class="p">(</span><span class="mh">0x08</span><span class="p">,</span> <span class="mh">0xe8</span><span class="p">);</span>	<span class="cm">/* GP20 = nIDE2_OE */</span>

		<span class="cm">/* Exit the configuration state */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">SMSC_EXIT_CONFIG_KEY</span><span class="p">,</span> <span class="n">SMSC_CONFIG_PORT_ADDR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">device_initcall</span><span class="p">(</span><span class="n">smsc_superio_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
