# RTL_Design with Test Bench to test the code at EDA PLAYground

AXI4 Slave Interface for RAM : https://www.edaplayground.com/x/K4kY

Multistage Counter : https://www.edaplayground.com/x/jMJr

Simple Cache Controller for Write Back Direct Mapped cache : https://www.edaplayground.com/x/8VvH

Asynchronous FIFO : https://www.edaplayground.com/x/HHZ8

Simple FIFO : https://www.edaplayground.com/x/HcWF

CRC gen/check Serial : https://www.edaplayground.com/x/Rxxq

CRC gen/check parallel bus : https://www.edaplayground.com/x/eSKC

Generic Priority Encoder: https://www.edaplayground.com/x/XMjg
