#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008d5850 .scope module, "test" "test" 2 8;
 .timescale 0 0;
v000000000091b9a0_0 .net "ALUCtl", 3 0, v0000000002946f60_0;  1 drivers
v000000000091bcc0_0 .net "ALUOp", 1 0, v00000000029470a0_0;  1 drivers
v000000000091bd60_0 .net "ALUResult", 31 0, v00000000029462e0_0;  1 drivers
v000000000091d200_0 .net "ALUResultAdd", 31 0, v00000000008c90c0_0;  1 drivers
v000000000091d2a0_0 .net "ALUSrc", 0 0, v0000000002946600_0;  1 drivers
v000000000091d3e0_0 .net "Branch", 0 0, v0000000002947140_0;  1 drivers
v000000000091bae0_0 .net "DataMemory", 31 0, L_000000000294aee0;  1 drivers
v000000000294be80_0 .net "FuncCode", 5 0, v000000000091cd00_0;  1 drivers
v000000000294bac0_0 .net "InstructionOut", 31 0, v000000000091d020_0;  1 drivers
v000000000294ba20_0 .net "Jump", 0 0, v00000000029476e0_0;  1 drivers
v000000000294abc0_0 .net "MemRead", 0 0, v0000000002946420_0;  1 drivers
v000000000294a3a0_0 .net "MemWrite", 0 0, v00000000029467e0_0;  1 drivers
v000000000294b200_0 .net "MemtoReg", 0 0, v0000000002947f00_0;  1 drivers
v000000000294a260_0 .net "ProxInstruction", 31 0, v000000000091c6c0_0;  1 drivers
v000000000294b160_0 .net "RegDst", 0 0, v0000000002947000_0;  1 drivers
v000000000294bc00_0 .net "RegMUXOut", 4 0, v000000000091c260_0;  1 drivers
v000000000294a1c0_0 .net "RegMUXoutULA", 31 0, v000000000091c940_0;  1 drivers
v000000000294a300_0 .net "RegWrite", 0 0, v00000000029471e0_0;  1 drivers
v000000000294aa80_0 .net "Zero", 0 0, v0000000002946380_0;  1 drivers
v000000000294ada0_0 .net "address", 15 0, v000000000091ce40_0;  1 drivers
v000000000294bb60_0 .net "address32", 31 0, L_000000000294a9e0;  1 drivers
v000000000294bca0_0 .net "addressFin", 31 0, v0000000002946a60_0;  1 drivers
v000000000294bd40_0 .net "addressFinal", 31 0, v000000000091cbc0_0;  1 drivers
v000000000294b2a0_0 .var "addressIn", 31 0;
v000000000294b0c0_0 .net "addressJ", 31 0, v000000000091c1c0_0;  1 drivers
v000000000294b520_0 .net "addressOut", 31 0, v000000000091b860_0;  1 drivers
v000000000294ab20_0 .net "addressShift", 31 0, v00000000029466a0_0;  1 drivers
v000000000294bde0_0 .net "addressShiftJ", 27 0, v000000000091c080_0;  1 drivers
v000000000294a8a0_0 .var "clk", 0 0;
v000000000294a620_0 .net "controland", 0 0, v000000000091d160_0;  1 drivers
v000000000294a440_0 .net "opcode", 5 0, L_000000000294b3e0;  1 drivers
v000000000294b020_0 .net "pc4", 3 0, v000000000091cee0_0;  1 drivers
v000000000294b8e0_0 .net "rd", 4 0, v000000000091cda0_0;  1 drivers
v000000000294ac60_0 .net "readData1", 31 0, L_000000000089df50;  1 drivers
v000000000294b340_0 .net "readData2", 31 0, L_000000000089eab0;  1 drivers
v000000000294b660_0 .net "rs", 4 0, v000000000091c120_0;  1 drivers
v000000000294b5c0_0 .net "rt", 4 0, v000000000091bc20_0;  1 drivers
v000000000294a760_0 .net "target", 25 0, L_000000000294b480;  1 drivers
v000000000294ad00_0 .net "writeData", 31 0, v0000000002947dc0_0;  1 drivers
S_000000000089ec00 .scope module, "addula" "ULAAdd" 2 161, 3 115 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressSomador";
    .port_info 1 /INPUT 32 "addressShift";
    .port_info 2 /OUTPUT 32 "ALUResult";
v00000000008c90c0_0 .var "ALUResult", 31 0;
v0000000002946060_0 .net "addressShift", 31 0, v00000000029466a0_0;  alias, 1 drivers
v0000000002947820_0 .net "addressSomador", 31 0, v000000000091c6c0_0;  alias, 1 drivers
E_00000000008c3a60 .event edge, v0000000002947820_0, v0000000002946060_0;
S_000000000089ed90 .scope module, "alu" "ULA" 2 142, 3 66 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "value1";
    .port_info 1 /INPUT 32 "value2";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
v00000000029473c0_0 .net "ALUControl", 3 0, v0000000002946f60_0;  alias, 1 drivers
v00000000029462e0_0 .var "ALUResult", 31 0;
v0000000002947c80_0 .net "value1", 31 0, L_000000000089df50;  alias, 1 drivers
v0000000002946880_0 .net "value2", 31 0, v000000000091c940_0;  alias, 1 drivers
v0000000002946380_0 .var "zero", 0 0;
E_00000000008c4e60 .event edge, v00000000029462e0_0;
E_00000000008c4620 .event edge, v0000000002946880_0, v0000000002947c80_0, v00000000029473c0_0;
S_000000000089b7c0 .scope module, "alucontrol" "ULAControl" 2 136, 3 25 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "FuncCode";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUCtl";
v0000000002946f60_0 .var "ALUCtl", 3 0;
v0000000002946240_0 .net "ALUOp", 1 0, v00000000029470a0_0;  alias, 1 drivers
v0000000002946b00_0 .net "FuncCode", 5 0, v000000000091cd00_0;  alias, 1 drivers
E_00000000008c41a0 .event edge, v0000000002946b00_0, v0000000002946240_0;
S_000000000089b950 .scope module, "controlador" "control" 2 94, 4 29 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 2 "ALUOp";
v00000000029470a0_0 .var "ALUOp", 1 0;
v0000000002946600_0 .var "ALUSrc", 0 0;
v0000000002947140_0 .var "Branch", 0 0;
v00000000029476e0_0 .var "Jump", 0 0;
v0000000002946420_0 .var "MemRead", 0 0;
v00000000029467e0_0 .var "MemWrite", 0 0;
v0000000002947f00_0 .var "MemtoReg", 0 0;
v0000000002947000_0 .var "RegDst", 0 0;
v00000000029471e0_0 .var "RegWrite", 0 0;
v0000000002946920_0 .net "opcode", 5 0, L_000000000294b3e0;  alias, 1 drivers
E_00000000008c40e0 .event edge, v0000000002946920_0;
S_00000000008972a0 .scope module, "datamu" "muxdata" 2 182, 5 1 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemtoReg";
    .port_info 1 /INPUT 32 "readDataMemory";
    .port_info 2 /INPUT 32 "ALURst";
    .port_info 3 /OUTPUT 32 "writeData";
v0000000002946740_0 .net "ALURst", 31 0, v00000000029462e0_0;  alias, 1 drivers
v0000000002946ba0_0 .net "MemtoReg", 0 0, v0000000002947f00_0;  alias, 1 drivers
v00000000029464c0_0 .net "readDataMemory", 31 0, L_000000000294aee0;  alias, 1 drivers
v0000000002947dc0_0 .var "writeData", 31 0;
E_00000000008c4360 .event edge, v0000000002947f00_0;
S_0000000000897430 .scope module, "dbreg" "registers" 2 114, 4 124 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "WriteRegister";
    .port_info 2 /INPUT 5 "rs";
    .port_info 3 /INPUT 5 "rt";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
L_000000000089df50 .functor BUFZ 32, L_000000000294a800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000089eab0 .functor BUFZ 32, L_000000000294a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000029469c0 .array "BancoReg", 0 31, 31 0;
v0000000002946c40_0 .net "RegWrite", 0 0, v00000000029471e0_0;  alias, 1 drivers
v0000000002946100_0 .net "WriteRegister", 4 0, v000000000091c260_0;  alias, 1 drivers
v00000000029461a0_0 .net *"_s0", 31 0, L_000000000294a800;  1 drivers
v0000000002946ce0_0 .net *"_s10", 6 0, L_000000000294bf20;  1 drivers
L_000000000294c090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002947280_0 .net *"_s13", 1 0, L_000000000294c090;  1 drivers
v0000000002947b40_0 .net *"_s2", 6 0, L_000000000294ae40;  1 drivers
L_000000000294c048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002947960_0 .net *"_s5", 1 0, L_000000000294c048;  1 drivers
v0000000002947a00_0 .net *"_s8", 31 0, L_000000000294a120;  1 drivers
v0000000002946d80_0 .net "rd", 4 0, v000000000091cda0_0;  alias, 1 drivers
v0000000002947780_0 .net "readData1", 31 0, L_000000000089df50;  alias, 1 drivers
v0000000002946560_0 .net "readData2", 31 0, L_000000000089eab0;  alias, 1 drivers
v0000000002947e60_0 .net "rs", 4 0, v000000000091c120_0;  alias, 1 drivers
v0000000002947500_0 .net "rt", 4 0, v000000000091bc20_0;  alias, 1 drivers
E_00000000008c4720 .event edge, v0000000002946100_0;
L_000000000294a800 .array/port v00000000029469c0, L_000000000294ae40;
L_000000000294ae40 .concat [ 5 2 0 0], v000000000091c120_0, L_000000000294c048;
L_000000000294a120 .array/port v00000000029469c0, L_000000000294bf20;
L_000000000294bf20 .concat [ 5 2 0 0], v000000000091bc20_0, L_000000000294c090;
S_00000000008657c0 .scope module, "deslocamento" "shift" 2 156, 3 106 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressExtendido";
    .port_info 1 /OUTPUT 32 "addressShift";
v0000000002947320_0 .net "addressExtendido", 31 0, L_000000000294a9e0;  alias, 1 drivers
v00000000029466a0_0 .var "addressShift", 31 0;
E_00000000008c42a0 .event edge, v0000000002947320_0;
S_0000000000865950 .scope module, "desvio" "muxDesvio" 2 167, 3 126 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "controland";
    .port_info 3 /OUTPUT 32 "addressDesvio";
v0000000002946a60_0 .var "addressDesvio", 31 0;
v00000000029478c0_0 .net "controland", 0 0, v000000000091d160_0;  alias, 1 drivers
v0000000002946e20_0 .net "in0", 31 0, v000000000091c6c0_0;  alias, 1 drivers
v0000000002946ec0_0 .net "in1", 31 0, v00000000008c90c0_0;  alias, 1 drivers
E_00000000008c4a20 .event edge, v00000000029478c0_0;
S_000000000118e400 .scope module, "dm" "datamemory" 2 174, 6 1 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "WriteData";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /OUTPUT 32 "DataMemory";
v0000000002947d20_0 .net "DataMemory", 31 0, L_000000000294aee0;  alias, 1 drivers
v0000000002947460_0 .net "MemRead", 0 0, v0000000002946420_0;  alias, 1 drivers
v00000000029475a0_0 .net "MemWrite", 0 0, v00000000029467e0_0;  alias, 1 drivers
v0000000002947aa0_0 .net "WriteData", 31 0, L_000000000089eab0;  alias, 1 drivers
v0000000002947640_0 .net *"_s0", 31 0, L_000000000294a580;  1 drivers
v0000000002947be0_0 .net "address", 31 0, v00000000029462e0_0;  alias, 1 drivers
v000000000091ba40 .array "mem", 0 127, 31 0;
E_00000000008c3fa0 .event edge, v0000000002946420_0, v00000000029467e0_0;
L_000000000294a580 .array/port v000000000091ba40, v00000000029462e0_0;
L_000000000294aee0 .functor MUXZ 32, L_000000000294a580, L_000000000089eab0, v00000000029467e0_0, C4<>;
S_000000000118e590 .scope module, "extends" "extensor" 2 124, 4 180 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "entrada";
    .port_info 1 /OUTPUT 32 "saida";
L_000000000089de70 .functor BUFZ 16, v000000000091ce40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000000000294c0d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000091bb80_0 .net *"_s12", 14 0, L_000000000294c0d8;  1 drivers
v000000000091d700_0 .net *"_s3", 15 0, L_000000000089de70;  1 drivers
v000000000091c580_0 .net *"_s8", 0 0, L_000000000294a080;  1 drivers
v000000000091d5c0_0 .net *"_s9", 15 0, L_000000000294a4e0;  1 drivers
v000000000091cb20_0 .net "entrada", 15 0, v000000000091ce40_0;  alias, 1 drivers
v000000000091cc60_0 .net "saida", 31 0, L_000000000294a9e0;  alias, 1 drivers
L_000000000294a9e0 .concat8 [ 16 16 0 0], L_000000000089de70, L_000000000294a4e0;
L_000000000294a080 .part v000000000091ce40_0, 15, 1;
L_000000000294a4e0 .concat [ 1 15 0 0], L_000000000294a080, L_000000000294c0d8;
S_0000000000881a30 .scope module, "im" "instruction_memory" 2 78, 7 33 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressIn";
    .port_info 1 /OUTPUT 32 "InstructionOut";
    .port_info 2 /OUTPUT 32 "ProxInstruction";
v000000000091d0c0 .array "InstructionEnd", 0 8, 31 0;
v000000000091d020_0 .var "InstructionOut", 31 0;
v000000000091c6c0_0 .var "ProxInstruction", 31 0;
v000000000091d480_0 .net "addressIn", 31 0, v000000000091b860_0;  alias, 1 drivers
E_00000000008c3f60 .event edge, v000000000091d480_0;
S_0000000000881bc0 .scope module, "inst" "instruction" 2 84, 4 9 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressIn";
    .port_info 1 /OUTPUT 6 "opcode";
    .port_info 2 /OUTPUT 5 "rs";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 6 "FuncCode";
    .port_info 6 /OUTPUT 16 "address";
v000000000091cd00_0 .var "FuncCode", 5 0;
v000000000091ce40_0 .var "address", 15 0;
v000000000091d520_0 .net "addressIn", 31 0, v000000000091d020_0;  alias, 1 drivers
v000000000091bfe0_0 .net "opcode", 5 0, L_000000000294b3e0;  alias, 1 drivers
v000000000091cda0_0 .var "rd", 4 0;
v000000000091c120_0 .var "rs", 4 0;
v000000000091bc20_0 .var "rt", 4 0;
E_00000000008c43a0 .event edge, v000000000091d020_0;
L_000000000294b3e0 .part v000000000091d020_0, 26, 6;
S_0000000000899ae0 .scope module, "jumpaddress" "addressJump" 2 195, 8 12 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "addressShiftJ";
    .port_info 1 /INPUT 32 "somador";
    .port_info 2 /OUTPUT 4 "pc4";
    .port_info 3 /OUTPUT 32 "addressJ";
v000000000091c1c0_0 .var "addressJ", 31 0;
v000000000091c620_0 .net "addressShiftJ", 27 0, v000000000091c080_0;  alias, 1 drivers
v000000000091cee0_0 .var "pc4", 3 0;
v000000000091c9e0_0 .net "somador", 31 0, v000000000091c6c0_0;  alias, 1 drivers
E_00000000008c4ea0 .event edge, v000000000091c620_0;
S_0000000000899c70 .scope module, "jumpmux" "muxjump" 2 202, 8 25 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressJ";
    .port_info 1 /INPUT 32 "addressFin";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /OUTPUT 32 "addressFinal";
v000000000091d340_0 .net "Jump", 0 0, v00000000029476e0_0;  alias, 1 drivers
v000000000091d660_0 .net "addressFin", 31 0, v0000000002946a60_0;  alias, 1 drivers
v000000000091cbc0_0 .var "addressFinal", 31 0;
v000000000091cf80_0 .net "addressJ", 31 0, v000000000091c1c0_0;  alias, 1 drivers
E_00000000008c43e0 .event edge, v00000000029476e0_0;
S_000000000086b810 .scope module, "multplexador" "MUX" 2 107, 4 108 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "RegMUXOut";
v000000000091c4e0_0 .net "RegDst", 0 0, v0000000002947000_0;  alias, 1 drivers
v000000000091c260_0 .var "RegMUXOut", 4 0;
v000000000091bf40_0 .net "rd", 4 0, v000000000091cda0_0;  alias, 1 drivers
v000000000091c760_0 .net "rt", 4 0, v000000000091bc20_0;  alias, 1 drivers
E_00000000008c4060 .event edge, v0000000002947000_0;
S_000000000086b9a0 .scope module, "muxula" "MuxULA" 2 129, 3 50 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "valueMux0";
    .port_info 1 /INPUT 32 "valueMux1";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "RegMUXoutULA";
v000000000091c300_0 .net "ALUSrc", 0 0, v0000000002946600_0;  alias, 1 drivers
v000000000091c940_0 .var "RegMUXoutULA", 31 0;
v000000000091be00_0 .net "valueMux0", 31 0, L_000000000089eab0;  alias, 1 drivers
v000000000091bea0_0 .net "valueMux1", 31 0, L_000000000294a9e0;  alias, 1 drivers
E_00000000008c48a0 .event edge, v0000000002946600_0;
S_000000000091deb0 .scope module, "pc" "process_count" 2 72, 7 16 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addressInPC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "addressOut";
v000000000091ca80_0 .net "addressInPC", 31 0, v000000000294b2a0_0;  1 drivers
v000000000091b860_0 .var "addressOut", 31 0;
v000000000091c440_0 .net "clk", 0 0, v000000000294a8a0_0;  1 drivers
E_00000000008c4b20 .event edge, v000000000091c440_0;
S_000000000091e1d0 .scope module, "portand" "controleand" 2 150, 3 95 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "controland";
v000000000091b900_0 .net "Branch", 0 0, v0000000002947140_0;  alias, 1 drivers
v000000000091c3a0_0 .net "Zero", 0 0, v0000000002946380_0;  alias, 1 drivers
v000000000091d160_0 .var "controland", 0 0;
E_00000000008c4ae0 .event edge, v0000000002946380_0, v0000000002947140_0;
S_000000000091dd20 .scope module, "shtj" "shiftjump" 2 189, 8 1 0, S_00000000008d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 26 "target";
    .port_info 2 /OUTPUT 28 "addressShiftJ";
v000000000091c080_0 .var "addressShiftJ", 27 0;
v000000000091c800_0 .net "inst", 31 0, v000000000091d020_0;  alias, 1 drivers
v000000000091c8a0_0 .net "target", 25 0, L_000000000294b480;  alias, 1 drivers
L_000000000294b480 .part v000000000091d020_0, 0, 26;
    .scope S_000000000091deb0;
T_0 ;
    %load/vec4 v000000000091ca80_0;
    %store/vec4 v000000000091b860_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000091deb0;
T_1 ;
    %wait E_00000000008c4b20;
    %load/vec4 v000000000091ca80_0;
    %store/vec4 v000000000091b860_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000881a30;
T_2 ;
    %pushi/vec4 36847648, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 17399842, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 2389180424, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 2926051376, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 305201153, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %pushi/vec4 41173034, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000091d0c0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0000000000881a30;
T_3 ;
    %wait E_00000000008c3f60;
    %load/vec4 v000000000091d480_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v000000000091d0c0, 4;
    %store/vec4 v000000000091d020_0, 0, 32;
    %vpi_call 7 53 "$display", "Instrucao: %b", v000000000091d020_0 {0 0 0};
    %load/vec4 v000000000091d480_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %pushi/vec4 4, 0, 33;
    %div;
    %ix/vec4 4;
    %load/vec4a v000000000091d0c0, 4;
    %store/vec4 v000000000091c6c0_0, 0, 32;
    %vpi_call 7 55 "$display", "Prox Instrucao: %b", v000000000091c6c0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000881bc0;
T_4 ;
    %wait E_00000000008c43a0;
    %load/vec4 v000000000091d520_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000000000091c120_0, 0, 5;
    %load/vec4 v000000000091d520_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000000000091bc20_0, 0, 5;
    %load/vec4 v000000000091d520_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000000000091cda0_0, 0, 5;
    %load/vec4 v000000000091d520_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000000000091cd00_0, 0, 6;
    %load/vec4 v000000000091d520_0;
    %parti/s 16, 0, 2;
    %store/vec4 v000000000091ce40_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000089b950;
T_5 ;
    %wait E_00000000008c40e0;
    %load/vec4 v0000000002946920_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002947000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029476e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029471e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000029470a0_0, 0, 2;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002946920_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002946420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002947f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029476e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002946600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029471e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029470a0_0, 0, 2;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000002946920_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029476e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002946600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029471e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029470a0_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000000002946920_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002947140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029467e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029476e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029471e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029470a0_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0000000002946920_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002947f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029467e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029476e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029471e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029470a0_0, 0, 2;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000086b810;
T_6 ;
    %wait E_00000000008c4060;
    %load/vec4 v000000000091c4e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000000000091bf40_0;
    %store/vec4 v000000000091c260_0, 0, 5;
T_6.0 ;
    %load/vec4 v000000000091c4e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000000000091c760_0;
    %store/vec4 v000000000091c260_0, 0, 5;
T_6.2 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000897430;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 26, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 27, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 28, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %pushi/vec4 31, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000029469c0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0000000000897430;
T_8 ;
    %wait E_00000000008c4720;
    %load/vec4 v0000000002946c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002946100_0;
    %pad/u 32;
    %load/vec4 v0000000002946d80_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000029469c0, 4, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000086b9a0;
T_9 ;
    %wait E_00000000008c48a0;
    %load/vec4 v000000000091c300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000091bea0_0;
    %store/vec4 v000000000091c940_0, 0, 32;
T_9.0 ;
    %load/vec4 v000000000091c300_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000000000091be00_0;
    %store/vec4 v000000000091c940_0, 0, 32;
T_9.2 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000089b7c0;
T_10 ;
    %wait E_00000000008c41a0;
    %load/vec4 v0000000002946240_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000002946b00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000002946240_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000000002946240_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000002946f60_0, 0, 4;
T_10.10 ;
T_10.9 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000089ed90;
T_11 ;
    %wait E_00000000008c4620;
    %load/vec4 v00000000029473c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %and;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %or;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %add;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %sub;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0000000002947c80_0;
    %load/vec4 v0000000002946880_0;
    %or;
    %inv;
    %store/vec4 v00000000029462e0_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000089ed90;
T_12 ;
    %wait E_00000000008c4e60;
    %load/vec4 v00000000029462e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002946380_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002946380_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000091e1d0;
T_13 ;
    %wait E_00000000008c4ae0;
    %load/vec4 v000000000091b900_0;
    %load/vec4 v000000000091c3a0_0;
    %and;
    %store/vec4 v000000000091d160_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008657c0;
T_14 ;
    %wait E_00000000008c42a0;
    %load/vec4 v0000000002947320_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029466a0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000089ec00;
T_15 ;
    %wait E_00000000008c3a60;
    %load/vec4 v0000000002947820_0;
    %load/vec4 v0000000002946060_0;
    %add;
    %store/vec4 v00000000008c90c0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000865950;
T_16 ;
    %wait E_00000000008c4a20;
    %load/vec4 v00000000029478c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000000002946ec0_0;
    %store/vec4 v0000000002946a60_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000002946e20_0;
    %store/vec4 v0000000002946a60_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000118e400;
T_17 ;
    %wait E_00000000008c3fa0;
    %load/vec4 v00000000029475a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0000000002947aa0_0;
    %ix/getv 4, v0000000002947be0_0;
    %store/vec4a v000000000091ba40, 4, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000008972a0;
T_18 ;
    %wait E_00000000008c4360;
    %load/vec4 v0000000002946ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0000000002946740_0;
    %store/vec4 v0000000002947dc0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000000002946ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v00000000029464c0_0;
    %store/vec4 v0000000002947dc0_0, 0, 32;
T_18.2 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000091dd20;
T_19 ;
    %wait E_00000000008c43a0;
    %load/vec4 v000000000091c8a0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000091c080_0, 0, 28;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000899ae0;
T_20 ;
    %wait E_00000000008c4ea0;
    %load/vec4 v000000000091c9e0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v000000000091cee0_0, 0, 4;
    %load/vec4 v000000000091c620_0;
    %pad/u 32;
    %load/vec4 v000000000091cee0_0;
    %pad/u 32;
    %add;
    %store/vec4 v000000000091c1c0_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000899c70;
T_21 ;
    %wait E_00000000008c43e0;
    %load/vec4 v000000000091d340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v000000000091d660_0;
    %store/vec4 v000000000091cbc0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000000000091d340_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v000000000091cf80_0;
    %store/vec4 v000000000091cbc0_0, 0, 32;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008d5850;
T_22 ;
    %vpi_call 2 210 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 211 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 214 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 216 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 218 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 220 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 222 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 224 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 28, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 226 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v000000000294b2a0_0, 0, 32;
    %vpi_call 2 228 "$display", "Saida ALU: %b", v000000000091bd60_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000000000294a8a0_0;
    %nor/r;
    %store/vec4 v000000000294a8a0_0, 0, 1;
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "teste.v";
    "./unidade_logica_aritmetica.v";
    "./leitura_dos_registradores.v";
    "./escrita_de_dados.v";
    "./memoria_de_dados.v";
    "./busca_de_instrucao.v";
    "./jump.v";
