\hypertarget{group___s_p_i___master___inter_data___idleness}{}\doxysection{SPI Master Inter-\/\+Data Idleness}
\label{group___s_p_i___master___inter_data___idleness}\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga4853acf2ce1d0d05c1c24cc8fded40f1}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+00\+CYCLE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga9a7722df8332f6577cfd9b62122b6dba}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+01\+CYCLE}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gac5584efbd235b7e5b51fdefdbcae9726}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+02\+CYCLE}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga1dbbbaeb1a4f4f2552986ef8a007e542}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+03\+CYCLE}}~(0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gada3ca38ef15650b0751970b95df97fff}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+04\+CYCLE}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gadac5c3d4e15cefabb3e3157b05539d73}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+05\+CYCLE}}~(0x00000050\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gaf878b5baff1f6f5e77e939908b08d8b0}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+06\+CYCLE}}~(0x00000060\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga79489f8c8e7c26d3dc9938feb9a7fc06}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+07\+CYCLE}}~(0x00000070\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga9944e2e6ec91bf019a75eabacad10b13}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+08\+CYCLE}}~(0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga6b0a1aae31aa185a16a8c9b82fcab832}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+09\+CYCLE}}~(0x00000090\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gaa8d7ef1738423c941ce170773adef684}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+10\+CYCLE}}~(0x000000\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga9919558b939858382990caae904d3333}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+11\+CYCLE}}~(0x000000\+B0\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga35e94b1a9d874b18e7e9e7ba6f56dbec}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+12\+CYCLE}}~(0x000000\+C0\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga5737924e39436d92b2bd2aafeaa39ded}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+13\+CYCLE}}~(0x000000\+D0\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_ga9984eea55812f477cf919460fd222ff3}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+14\+CYCLE}}~(0x000000\+E0\+UL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___master___inter_data___idleness_gad46552fc29844cfa12319a7d6fc21d0d}{SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+15\+CYCLE}}~(0x000000\+F0\+UL)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga4853acf2ce1d0d05c1c24cc8fded40f1}\label{group___s_p_i___master___inter_data___idleness_ga4853acf2ce1d0d05c1c24cc8fded40f1}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_00CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+00\+CYCLE~(0x00000000\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00543}{543}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga9a7722df8332f6577cfd9b62122b6dba}\label{group___s_p_i___master___inter_data___idleness_ga9a7722df8332f6577cfd9b62122b6dba}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_01CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+01\+CYCLE~(0x00000010\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00544}{544}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gac5584efbd235b7e5b51fdefdbcae9726}\label{group___s_p_i___master___inter_data___idleness_gac5584efbd235b7e5b51fdefdbcae9726}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_02CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+02\+CYCLE~(0x00000020\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00545}{545}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga1dbbbaeb1a4f4f2552986ef8a007e542}\label{group___s_p_i___master___inter_data___idleness_ga1dbbbaeb1a4f4f2552986ef8a007e542}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_03CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+03\+CYCLE~(0x00000030\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00546}{546}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gada3ca38ef15650b0751970b95df97fff}\label{group___s_p_i___master___inter_data___idleness_gada3ca38ef15650b0751970b95df97fff}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_04CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+04\+CYCLE~(0x00000040\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00547}{547}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gadac5c3d4e15cefabb3e3157b05539d73}\label{group___s_p_i___master___inter_data___idleness_gadac5c3d4e15cefabb3e3157b05539d73}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_05CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+05\+CYCLE~(0x00000050\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00548}{548}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gaf878b5baff1f6f5e77e939908b08d8b0}\label{group___s_p_i___master___inter_data___idleness_gaf878b5baff1f6f5e77e939908b08d8b0}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_06CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+06\+CYCLE~(0x00000060\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00549}{549}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga79489f8c8e7c26d3dc9938feb9a7fc06}\label{group___s_p_i___master___inter_data___idleness_ga79489f8c8e7c26d3dc9938feb9a7fc06}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_07CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+07\+CYCLE~(0x00000070\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00550}{550}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga9944e2e6ec91bf019a75eabacad10b13}\label{group___s_p_i___master___inter_data___idleness_ga9944e2e6ec91bf019a75eabacad10b13}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_08CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+08\+CYCLE~(0x00000080\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00551}{551}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga6b0a1aae31aa185a16a8c9b82fcab832}\label{group___s_p_i___master___inter_data___idleness_ga6b0a1aae31aa185a16a8c9b82fcab832}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_09CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+09\+CYCLE~(0x00000090\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00552}{552}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gaa8d7ef1738423c941ce170773adef684}\label{group___s_p_i___master___inter_data___idleness_gaa8d7ef1738423c941ce170773adef684}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_10CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+10\+CYCLE~(0x000000\+A0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00553}{553}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga9919558b939858382990caae904d3333}\label{group___s_p_i___master___inter_data___idleness_ga9919558b939858382990caae904d3333}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_11CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+11\+CYCLE~(0x000000\+B0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00554}{554}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga35e94b1a9d874b18e7e9e7ba6f56dbec}\label{group___s_p_i___master___inter_data___idleness_ga35e94b1a9d874b18e7e9e7ba6f56dbec}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_12CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+12\+CYCLE~(0x000000\+C0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00555}{555}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga5737924e39436d92b2bd2aafeaa39ded}\label{group___s_p_i___master___inter_data___idleness_ga5737924e39436d92b2bd2aafeaa39ded}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_13CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+13\+CYCLE~(0x000000\+D0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00556}{556}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_ga9984eea55812f477cf919460fd222ff3}\label{group___s_p_i___master___inter_data___idleness_ga9984eea55812f477cf919460fd222ff3}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_14CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+14\+CYCLE~(0x000000\+E0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00557}{557}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___master___inter_data___idleness_gad46552fc29844cfa12319a7d6fc21d0d}\label{group___s_p_i___master___inter_data___idleness_gad46552fc29844cfa12319a7d6fc21d0d}} 
\index{SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}!SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE}}
\index{SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE@{SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE}!SPI Master Inter-\/Data Idleness@{SPI Master Inter-\/Data Idleness}}
\doxysubsubsection{\texorpdfstring{SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE}{SPI\_MASTER\_INTERDATA\_IDLENESS\_15CYCLE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+MASTER\+\_\+\+INTERDATA\+\_\+\+IDLENESS\+\_\+15\+CYCLE~(0x000000\+F0\+UL)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source_l00558}{558}} of file \mbox{\hyperlink{stm32h7xx__hal__spi_8h_source}{stm32h7xx\+\_\+hal\+\_\+spi.\+h}}.

