Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 13 20:47:14 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.161        0.000                      0                 1029        0.034        0.000                      0                 1029        3.750        0.000                       0                   401  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.161        0.000                      0                 1025        0.034        0.000                      0                 1025        3.750        0.000                       0                   401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.936        0.000                      0                    4        1.273        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.235ns  (logic 2.685ns (29.074%)  route 6.550ns (70.926%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.321    13.674    display/ram_reg_10
    SLICE_X48Y70         LUT5 (Prop_lut5_I2_O)        0.124    13.798 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.575    14.373    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.473    14.878    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.534    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 2.685ns (29.108%)  route 6.539ns (70.892%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.452    13.805    sm/ram_reg_i_56
    SLICE_X49Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.929 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.433    14.362    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.473    14.878    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.534    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.534    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.685ns (28.586%)  route 6.708ns (71.414%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    13.667    sm/ram_reg_i_56
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.124    13.791 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.740    14.531    L_reg/D[12]
    SLICE_X47Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.427    14.831    L_reg/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X47Y70         FDRE (Setup_fdre_C_D)       -0.067    14.987    L_reg/D_registers_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 1.510ns (16.060%)  route 7.892ns (83.940%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.861     9.203    sm/out_sig0_carry_i_40_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.327 f  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.936    10.263    sm/D_states_q[7]_i_77_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.124    11.510    sm/D_registers_q_reg[7][9]
    SLICE_X49Y66         LUT6 (Prop_lut6_I3_O)        0.124    11.634 r  sm/D_states_q[7]_i_62/O
                         net (fo=6, routed)           0.854    12.488    sm/D_states_q[7]_i_62_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    12.612 r  sm/D_states_q[7]_i_32/O
                         net (fo=3, routed)           0.475    13.087    sm/D_states_q[7]_i_32_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  sm/D_states_q[2]_i_5/O
                         net (fo=3, routed)           0.683    13.894    sm/D_states_q[2]_i_5_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.018 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.522    14.540    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X54Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.431    14.835    sm/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)       -0.045    15.027    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 1.510ns (16.066%)  route 7.889ns (83.934%))
  Logic Levels:           8  (LUT3=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.861     9.203    sm/out_sig0_carry_i_40_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.327 f  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.936    10.263    sm/D_states_q[7]_i_77_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.387 r  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.124    11.510    sm/D_registers_q_reg[7][9]
    SLICE_X49Y66         LUT6 (Prop_lut6_I3_O)        0.124    11.634 r  sm/D_states_q[7]_i_62/O
                         net (fo=6, routed)           0.854    12.488    sm/D_states_q[7]_i_62_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    12.612 r  sm/D_states_q[7]_i_32/O
                         net (fo=3, routed)           0.475    13.087    sm/D_states_q[7]_i_32_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I0_O)        0.124    13.211 r  sm/D_states_q[2]_i_5/O
                         net (fo=3, routed)           0.673    13.884    sm/D_states_q[2]_i_5_n_0
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.008 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.529    14.537    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)       -0.031    15.044    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.685ns (28.791%)  route 6.641ns (71.209%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    13.667    sm/ram_reg_i_56
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.124    13.791 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.673    14.464    L_reg/D[12]
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.432    14.836    L_reg/clk_IBUF_BUFG
    SLICE_X51Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X51Y68         FDRE (Setup_fdre_C_D)       -0.081    14.978    L_reg/D_registers_q_reg[6][12]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 2.685ns (28.699%)  route 6.671ns (71.301%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    13.667    sm/ram_reg_i_56
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.124    13.791 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.703    14.494    L_reg/D[12]
    SLICE_X50Y68         FDRE                                         r  L_reg/D_registers_q_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.432    14.836    L_reg/clk_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  L_reg/D_registers_q_reg[5][12]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X50Y68         FDRE (Setup_fdre_C_D)       -0.031    15.028    L_reg/D_registers_q_reg[5][12]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 2.685ns (28.906%)  route 6.604ns (71.094%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.540    alum/out_sig0_carry__1_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.762 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.570    12.332    alum/p_1_in
    SLICE_X50Y73         LUT3 (Prop_lut3_I2_O)        0.299    12.631 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.598    13.229    sm/ram_reg_6
    SLICE_X49Y71         LUT6 (Prop_lut6_I5_O)        0.124    13.353 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    13.667    sm/ram_reg_i_56
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.124    13.791 r  sm/D_registers_q[7][12]_i_1/O
                         net (fo=8, routed)           0.636    14.427    L_reg/D[12]
    SLICE_X49Y70         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.430    14.834    L_reg/clk_IBUF_BUFG
    SLICE_X49Y70         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)       -0.081    14.976    L_reg/D_registers_q_reg[2][12]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.085ns  (logic 2.473ns (27.222%)  route 6.612ns (72.778%))
  Logic Levels:           10  (CARRY4=3 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.528     8.870    sm/out_sig0_carry_i_40_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     8.994 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.656     9.650    L_reg/M_sm_ra1[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.774 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=13, routed)          0.864    10.638    L_reg/D_registers_q_reg[3][1]_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I0_O)        0.124    10.762 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.762    alum/ram_reg_i_41_0[1]
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.312 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.312    alum/out_sig0_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.426    alum/out_sig0_carry__0_n_0
    SLICE_X51Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.648 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.587    12.235    sm/data0[8]
    SLICE_X49Y72         LUT6 (Prop_lut6_I2_O)        0.299    12.534 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.587    13.121    sm/ram_reg_i_53_6
    SLICE_X49Y72         LUT4 (Prop_lut4_I3_O)        0.150    13.271 r  sm/D_registers_q[7][8]_i_1/O
                         net (fo=8, routed)           0.952    14.223    L_reg/D[8]
    SLICE_X48Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.433    14.837    L_reg/clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)       -0.283    14.777    L_reg/D_registers_q_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.510ns (16.211%)  route 7.805ns (83.789%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=97, routed)          1.477     7.133    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.257 f  sm/out_sig0_carry_i_62/O
                         net (fo=1, routed)           0.961     8.218    sm/out_sig0_carry_i_62_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.342 r  sm/out_sig0_carry_i_40/O
                         net (fo=49, routed)          0.861     9.203    sm/out_sig0_carry_i_40_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.327 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.936    10.263    sm/D_states_q[7]_i_77_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.387 f  sm/D_states_q[7]_i_67/O
                         net (fo=2, routed)           1.124    11.510    sm/D_registers_q_reg[7][9]
    SLICE_X49Y66         LUT6 (Prop_lut6_I3_O)        0.124    11.634 f  sm/D_states_q[7]_i_62/O
                         net (fo=6, routed)           0.854    12.488    sm/D_states_q[7]_i_62_n_0
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.124    12.612 f  sm/D_states_q[7]_i_32/O
                         net (fo=3, routed)           0.522    13.134    sm/D_states_q[7]_i_32_n_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I1_O)        0.124    13.258 r  sm/D_states_q[7]_i_11/O
                         net (fo=4, routed)           0.447    13.705    sm/D_states_q[7]_i_11_n_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I3_O)        0.124    13.829 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.624    14.453    sm/D_states_d__0[7]
    SLICE_X57Y60         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X57Y60         FDSE (Setup_fdse_C_D)       -0.058    15.010    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                  0.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr2/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.864    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y52         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.400%)  route 0.224ns (63.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.224     1.857    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y50         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.519    
    SLICE_X38Y50         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y26   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y27   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y66   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y69   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y72   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y52   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]/Q
                         net (fo=279, routed)         1.814     7.405    sm/D_states_q[3]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152     7.557 r  sm/D_stage_q[3]_i_3/O
                         net (fo=5, routed)           1.235     8.791    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.332     9.123 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     9.767    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y53         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]/Q
                         net (fo=279, routed)         1.814     7.405    sm/D_states_q[3]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152     7.557 r  sm/D_stage_q[3]_i_3/O
                         net (fo=5, routed)           1.235     8.791    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.332     9.123 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     9.767    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y53         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]/Q
                         net (fo=279, routed)         1.814     7.405    sm/D_states_q[3]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152     7.557 r  sm/D_stage_q[3]_i_3/O
                         net (fo=5, routed)           1.235     8.791    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.332     9.123 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     9.767    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y53         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.940ns (20.293%)  route 3.692ns (79.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X55Y66         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[3]/Q
                         net (fo=279, routed)         1.814     7.405    sm/D_states_q[3]
    SLICE_X48Y54         LUT2 (Prop_lut2_I1_O)        0.152     7.557 r  sm/D_stage_q[3]_i_3/O
                         net (fo=5, routed)           1.235     8.791    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I4_O)        0.332     9.123 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     9.767    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X42Y53         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.014%)  route 1.053ns (84.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[0]/Q
                         net (fo=253, routed)         0.833     2.478    sm/Q[0]
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.523 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.743    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.831     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.014%)  route 1.053ns (84.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[0]/Q
                         net (fo=253, routed)         0.833     2.478    sm/Q[0]
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.523 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.743    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.831     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.014%)  route 1.053ns (84.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[0]/Q
                         net (fo=253, routed)         0.833     2.478    sm/Q[0]
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.523 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.743    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.831     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.186ns (15.014%)  route 1.053ns (84.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  sm/D_states_q_reg[0]/Q
                         net (fo=253, routed)         0.833     2.478    sm/Q[0]
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.045     2.523 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.743    fifo_reset_cond/AS[0]
    SLICE_X42Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.831     2.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.541    
    SLICE_X42Y53         FDPE (Remov_fdpe_C_PRE)     -0.071     1.470    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  1.273    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.140ns  (logic 11.149ns (32.657%)  route 22.991ns (67.343%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=18, routed)          1.456     7.037    L_reg/D_registers_q_reg[3][11]_0[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.146     7.183 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           1.079     8.262    L_reg/L_0c3f50d2_remainder0__0_carry_i_20_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.590 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.684     9.274    L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.118     9.392 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.776    10.168    L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I0_O)        0.352    10.520 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    11.360    L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.332    11.692 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.692    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.658    13.239    L_reg/L_0c3f50d2_remainder0_1[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.301    13.540 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          0.866    14.406    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    14.530 f  L_reg/i__carry_i_24__2/O
                         net (fo=4, routed)           0.669    15.199    L_reg/i__carry_i_24__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.323 f  L_reg/i__carry_i_17__4/O
                         net (fo=4, routed)           0.972    16.295    L_reg/i__carry_i_17__4_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.419 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           1.250    17.669    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.793 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.909    18.702    L_reg/i__carry_i_12__4_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.149    18.851 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    19.044    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.755    19.799 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/O[2]
                         net (fo=8, routed)           1.087    20.886    L_reg/bseg_OBUF[10]_inst_i_40_0[2]
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.327    21.213 r  L_reg/i__carry_i_16__1/O
                         net (fo=15, routed)          1.536    22.749    L_reg/i__carry_i_16__1_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.326    23.075 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.876    23.951    L_reg/i__carry_i_17__1_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    24.075 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    24.582    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.124    24.706 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.962    25.668    L_reg/i__carry_i_12__0_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.124    25.792 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.456    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.570    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.792 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    27.454    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.299    27.753 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.815    28.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.124    28.692 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.982    29.674    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.152    29.826 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.549    30.375    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.326    30.701 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.183    31.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.154    32.038 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.480    35.518    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.747    39.265 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.265    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.021ns  (logic 10.916ns (32.085%)  route 23.105ns (67.915%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=18, routed)          1.456     7.037    L_reg/D_registers_q_reg[3][11]_0[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.146     7.183 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           1.079     8.262    L_reg/L_0c3f50d2_remainder0__0_carry_i_20_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.590 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.684     9.274    L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.118     9.392 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.776    10.168    L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I0_O)        0.352    10.520 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    11.360    L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.332    11.692 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.692    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.658    13.239    L_reg/L_0c3f50d2_remainder0_1[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.301    13.540 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          0.866    14.406    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    14.530 f  L_reg/i__carry_i_24__2/O
                         net (fo=4, routed)           0.669    15.199    L_reg/i__carry_i_24__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.323 f  L_reg/i__carry_i_17__4/O
                         net (fo=4, routed)           0.972    16.295    L_reg/i__carry_i_17__4_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.419 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           1.250    17.669    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.793 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.909    18.702    L_reg/i__carry_i_12__4_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.149    18.851 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    19.044    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.755    19.799 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/O[2]
                         net (fo=8, routed)           1.087    20.886    L_reg/bseg_OBUF[10]_inst_i_40_0[2]
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.327    21.213 r  L_reg/i__carry_i_16__1/O
                         net (fo=15, routed)          1.536    22.749    L_reg/i__carry_i_16__1_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.326    23.075 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.876    23.951    L_reg/i__carry_i_17__1_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    24.075 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    24.582    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.124    24.706 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.962    25.668    L_reg/i__carry_i_12__0_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.124    25.792 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.456    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.570    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.792 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    27.454    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.299    27.753 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.815    28.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.124    28.692 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.982    29.674    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.152    29.826 r  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.549    30.375    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.326    30.701 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.178    31.879    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y67         LUT3 (Prop_lut3_I0_O)        0.124    32.003 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.600    35.602    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.146 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.146    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.987ns  (logic 10.057ns (29.590%)  route 23.930ns (70.410%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=9 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.748     7.332    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.320     8.777    L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.691     9.591    L_reg/L_0c3f50d2_remainder0__0_carry_i_11_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.715 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.046    10.761    L_reg/L_0c3f50d2_remainder0__0_carry_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.859    11.744    L_reg/L_0c3f50d2_remainder0__0_carry_i_10_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.894 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.277    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    13.058 f  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.975    14.033    L_reg/L_0c3f50d2_remainder0[10]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.301    14.334 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           1.161    15.495    L_reg/i__carry__1_i_14_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.647 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          0.837    16.484    L_reg/i__carry_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.810 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           1.180    17.990    L_reg/i__carry_i_16_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.114 f  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.590    18.704    L_reg/i__carry_i_10__3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.150    18.854 r  L_reg/i__carry_i_2/O
                         net (fo=2, routed)           0.972    19.826    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.326    20.152 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.152    aseg_driver/decimal_renderer/i__carry_i_14_0[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.550 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.772 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    21.463    L_reg/L_0c3f50d2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.762 f  L_reg/i__carry__0_i_13/O
                         net (fo=16, routed)          1.475    23.236    L_reg/i__carry__0_i_13_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=10, routed)          0.627    23.988    L_reg/i__carry__0_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.150    24.138 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.861    24.999    L_reg/i__carry_i_13_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.326    25.325 f  L_reg/i__carry_i_16__0/O
                         net (fo=3, routed)           0.801    26.126    L_reg/i__carry_i_16__0_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.250 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    26.819    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.339 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.339    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.662 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    28.474    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.165    28.945    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.069 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.958    30.027    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    30.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.872    31.023    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.147 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.155    32.302    L_reg/aseg[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    32.426 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.182    35.608    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.115 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.115    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.834ns  (logic 10.303ns (30.452%)  route 23.531ns (69.548%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=9 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.748     7.332    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.320     8.777    L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.691     9.591    L_reg/L_0c3f50d2_remainder0__0_carry_i_11_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.715 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.046    10.761    L_reg/L_0c3f50d2_remainder0__0_carry_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.859    11.744    L_reg/L_0c3f50d2_remainder0__0_carry_i_10_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.894 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.277    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    13.058 f  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.975    14.033    L_reg/L_0c3f50d2_remainder0[10]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.301    14.334 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           1.161    15.495    L_reg/i__carry__1_i_14_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.647 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          0.837    16.484    L_reg/i__carry_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.810 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           1.180    17.990    L_reg/i__carry_i_16_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.114 f  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.590    18.704    L_reg/i__carry_i_10__3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.150    18.854 r  L_reg/i__carry_i_2/O
                         net (fo=2, routed)           0.972    19.826    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.326    20.152 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.152    aseg_driver/decimal_renderer/i__carry_i_14_0[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.550 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.772 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    21.463    L_reg/L_0c3f50d2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.762 f  L_reg/i__carry__0_i_13/O
                         net (fo=16, routed)          1.475    23.236    L_reg/i__carry__0_i_13_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=10, routed)          0.627    23.988    L_reg/i__carry__0_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.150    24.138 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.861    24.999    L_reg/i__carry_i_13_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.326    25.325 f  L_reg/i__carry_i_16__0/O
                         net (fo=3, routed)           0.801    26.126    L_reg/i__carry_i_16__0_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.250 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    26.819    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.339 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.339    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.662 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    28.474    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.165    28.945    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.069 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.958    30.027    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    30.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.872    31.023    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.147 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           1.155    32.302    L_reg/aseg[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.152    32.454 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.783    35.237    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    38.962 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.962    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.774ns  (logic 10.280ns (30.439%)  route 23.493ns (69.561%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=9 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.748     7.332    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.320     8.777    L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.691     9.591    L_reg/L_0c3f50d2_remainder0__0_carry_i_11_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.715 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.046    10.761    L_reg/L_0c3f50d2_remainder0__0_carry_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.859    11.744    L_reg/L_0c3f50d2_remainder0__0_carry_i_10_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.894 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.277    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    13.058 f  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.975    14.033    L_reg/L_0c3f50d2_remainder0[10]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.301    14.334 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           1.161    15.495    L_reg/i__carry__1_i_14_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.647 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          0.837    16.484    L_reg/i__carry_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.810 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           1.180    17.990    L_reg/i__carry_i_16_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.114 f  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.590    18.704    L_reg/i__carry_i_10__3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.150    18.854 r  L_reg/i__carry_i_2/O
                         net (fo=2, routed)           0.972    19.826    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.326    20.152 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.152    aseg_driver/decimal_renderer/i__carry_i_14_0[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.550 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.772 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    21.463    L_reg/L_0c3f50d2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.762 f  L_reg/i__carry__0_i_13/O
                         net (fo=16, routed)          1.475    23.236    L_reg/i__carry__0_i_13_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=10, routed)          0.627    23.988    L_reg/i__carry__0_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.150    24.138 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.861    24.999    L_reg/i__carry_i_13_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.326    25.325 f  L_reg/i__carry_i_16__0/O
                         net (fo=3, routed)           0.801    26.126    L_reg/i__carry_i_16__0_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.250 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    26.819    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.339 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.339    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.662 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    28.474    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.165    28.945    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.069 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.958    30.027    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    30.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.872    31.023    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.147 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.976    32.123    L_reg/aseg[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.152    32.275 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.924    35.199    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    38.902 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.902    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.761ns  (logic 10.914ns (32.328%)  route 22.847ns (67.672%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=18, routed)          1.456     7.037    L_reg/D_registers_q_reg[3][11]_0[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.146     7.183 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           1.079     8.262    L_reg/L_0c3f50d2_remainder0__0_carry_i_20_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.590 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.684     9.274    L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.118     9.392 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.776    10.168    L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I0_O)        0.352    10.520 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    11.360    L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.332    11.692 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.692    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.658    13.239    L_reg/L_0c3f50d2_remainder0_1[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.301    13.540 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          0.866    14.406    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    14.530 f  L_reg/i__carry_i_24__2/O
                         net (fo=4, routed)           0.669    15.199    L_reg/i__carry_i_24__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.323 f  L_reg/i__carry_i_17__4/O
                         net (fo=4, routed)           0.972    16.295    L_reg/i__carry_i_17__4_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.419 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           1.250    17.669    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.793 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.909    18.702    L_reg/i__carry_i_12__4_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.149    18.851 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    19.044    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.755    19.799 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/O[2]
                         net (fo=8, routed)           1.087    20.886    L_reg/bseg_OBUF[10]_inst_i_40_0[2]
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.327    21.213 r  L_reg/i__carry_i_16__1/O
                         net (fo=15, routed)          1.536    22.749    L_reg/i__carry_i_16__1_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.326    23.075 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.876    23.951    L_reg/i__carry_i_17__1_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    24.075 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    24.582    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.124    24.706 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.962    25.668    L_reg/i__carry_i_12__0_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.124    25.792 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.456    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.570    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.792 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    27.454    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.299    27.753 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.815    28.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.124    28.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.985    29.677    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I1_O)        0.124    29.801 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.810    30.611    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I2_O)        0.124    30.735 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.978    31.712    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.152    31.864 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.277    35.142    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    38.886 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.886    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.695ns  (logic 10.906ns (32.366%)  route 22.789ns (67.634%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=18, routed)          1.456     7.037    L_reg/D_registers_q_reg[3][11]_0[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.146     7.183 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           1.079     8.262    L_reg/L_0c3f50d2_remainder0__0_carry_i_20_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.590 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.684     9.274    L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.118     9.392 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.776    10.168    L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I0_O)        0.352    10.520 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    11.360    L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.332    11.692 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.692    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.658    13.239    L_reg/L_0c3f50d2_remainder0_1[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.301    13.540 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          0.866    14.406    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    14.530 f  L_reg/i__carry_i_24__2/O
                         net (fo=4, routed)           0.669    15.199    L_reg/i__carry_i_24__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.323 f  L_reg/i__carry_i_17__4/O
                         net (fo=4, routed)           0.972    16.295    L_reg/i__carry_i_17__4_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.419 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           1.250    17.669    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.793 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.909    18.702    L_reg/i__carry_i_12__4_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.149    18.851 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    19.044    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.755    19.799 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/O[2]
                         net (fo=8, routed)           1.087    20.886    L_reg/bseg_OBUF[10]_inst_i_40_0[2]
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.327    21.213 r  L_reg/i__carry_i_16__1/O
                         net (fo=15, routed)          1.536    22.749    L_reg/i__carry_i_16__1_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.326    23.075 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.876    23.951    L_reg/i__carry_i_17__1_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    24.075 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    24.582    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.124    24.706 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.962    25.668    L_reg/i__carry_i_12__0_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.124    25.792 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.456    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.570    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.792 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    27.454    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.299    27.753 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.815    28.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.124    28.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.985    29.677    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I1_O)        0.124    29.801 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.806    30.607    L_reg/bseg_OBUF[3]_inst_i_1_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.124    30.731 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.984    31.715    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I1_O)        0.152    31.867 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.218    35.084    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    38.820 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.820    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.665ns  (logic 10.074ns (29.924%)  route 23.591ns (70.076%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=9 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.748     7.332    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.320     8.777    L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.691     9.591    L_reg/L_0c3f50d2_remainder0__0_carry_i_11_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.715 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.046    10.761    L_reg/L_0c3f50d2_remainder0__0_carry_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.859    11.744    L_reg/L_0c3f50d2_remainder0__0_carry_i_10_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.894 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.277    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    13.058 f  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.975    14.033    L_reg/L_0c3f50d2_remainder0[10]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.301    14.334 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           1.161    15.495    L_reg/i__carry__1_i_14_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.647 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          0.837    16.484    L_reg/i__carry_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.810 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           1.180    17.990    L_reg/i__carry_i_16_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.114 f  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.590    18.704    L_reg/i__carry_i_10__3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.150    18.854 r  L_reg/i__carry_i_2/O
                         net (fo=2, routed)           0.972    19.826    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.326    20.152 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.152    aseg_driver/decimal_renderer/i__carry_i_14_0[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.550 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.772 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    21.463    L_reg/L_0c3f50d2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.762 f  L_reg/i__carry__0_i_13/O
                         net (fo=16, routed)          1.475    23.236    L_reg/i__carry__0_i_13_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=10, routed)          0.627    23.988    L_reg/i__carry__0_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.150    24.138 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.861    24.999    L_reg/i__carry_i_13_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.326    25.325 f  L_reg/i__carry_i_16__0/O
                         net (fo=3, routed)           0.801    26.126    L_reg/i__carry_i_16__0_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.250 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    26.819    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.339 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.339    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.662 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    28.474    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.165    28.945    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.069 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.958    30.027    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    30.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.872    31.023    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.147 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.976    32.123    L_reg/aseg[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.124    32.247 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.022    35.269    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    38.793 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.793    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.616ns  (logic 10.304ns (30.652%)  route 23.312ns (69.348%))
  Logic Levels:           27  (CARRY4=5 LUT2=2 LUT4=3 LUT5=9 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=16, routed)          1.748     7.332    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X40Y66         LUT5 (Prop_lut5_I1_O)        0.124     7.456 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8/O
                         net (fo=5, routed)           1.320     8.777    L_reg/L_0c3f50d2_remainder0__0_carry__1_i_8_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.901 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.691     9.591    L_reg/L_0c3f50d2_remainder0__0_carry_i_11_n_0
    SLICE_X39Y65         LUT2 (Prop_lut2_I1_O)        0.124     9.715 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           1.046    10.761    L_reg/L_0c3f50d2_remainder0__0_carry_i_14_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.885 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.859    11.744    L_reg/L_0c3f50d2_remainder0__0_carry_i_10_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.150    11.894 r  L_reg/L_0c3f50d2_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.382    12.277    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X38Y66         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.781    13.058 f  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=5, routed)           0.975    14.033    L_reg/L_0c3f50d2_remainder0[10]
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.301    14.334 f  L_reg/i__carry__1_i_14/O
                         net (fo=3, routed)           1.161    15.495    L_reg/i__carry__1_i_14_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    15.647 f  L_reg/i__carry_i_15/O
                         net (fo=10, routed)          0.837    16.484    L_reg/i__carry_i_15_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I0_O)        0.326    16.810 r  L_reg/i__carry_i_16/O
                         net (fo=3, routed)           1.180    17.990    L_reg/i__carry_i_16_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.124    18.114 f  L_reg/i__carry_i_10__3/O
                         net (fo=2, routed)           0.590    18.704    L_reg/i__carry_i_10__3_n_0
    SLICE_X37Y64         LUT4 (Prop_lut4_I3_O)        0.150    18.854 r  L_reg/i__carry_i_2/O
                         net (fo=2, routed)           0.972    19.826    L_reg/D_registers_q_reg[2][4]_0[1]
    SLICE_X36Y62         LUT5 (Prop_lut5_I0_O)        0.326    20.152 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    20.152    aseg_driver/decimal_renderer/i__carry_i_14_0[2]
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.550 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.550    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.772 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.691    21.463    L_reg/L_0c3f50d2_remainder0_inferred__1/i__carry__1[0]
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.299    21.762 f  L_reg/i__carry__0_i_13/O
                         net (fo=16, routed)          1.475    23.236    L_reg/i__carry__0_i_13_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.360 r  L_reg/i__carry__0_i_15/O
                         net (fo=10, routed)          0.627    23.988    L_reg/i__carry__0_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.150    24.138 f  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.861    24.999    L_reg/i__carry_i_13_n_0
    SLICE_X33Y61         LUT5 (Prop_lut5_I0_O)        0.326    25.325 f  L_reg/i__carry_i_16__0/O
                         net (fo=3, routed)           0.801    26.126    L_reg/i__carry_i_16__0_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I1_O)        0.124    26.250 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    26.819    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_12[0]
    SLICE_X34Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.339 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.339    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.662 r  aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.812    28.474    aseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.306    28.780 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.165    28.945    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_26_n_0
    SLICE_X35Y62         LUT5 (Prop_lut5_I4_O)        0.124    29.069 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.958    30.027    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y62         LUT4 (Prop_lut4_I2_O)        0.124    30.151 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=1, routed)           0.872    31.023    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    31.147 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.739    31.886    L_reg/aseg[1]
    SLICE_X39Y59         LUT5 (Prop_lut5_I2_O)        0.153    32.039 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.980    35.019    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.725    38.744 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.744    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.589ns  (logic 10.910ns (32.482%)  route 22.679ns (67.518%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=8 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  L_reg/D_registers_q_reg[3][10]/Q
                         net (fo=18, routed)          1.456     7.037    L_reg/D_registers_q_reg[3][11]_0[10]
    SLICE_X46Y71         LUT3 (Prop_lut3_I0_O)        0.146     7.183 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           1.079     8.262    L_reg/L_0c3f50d2_remainder0__0_carry_i_20_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I5_O)        0.328     8.590 f  L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.684     9.274    L_reg/L_0c3f50d2_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y72         LUT2 (Prop_lut2_I1_O)        0.118     9.392 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.776    10.168    L_reg/L_0c3f50d2_remainder0__0_carry_i_11__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I0_O)        0.352    10.520 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           0.840    11.360    L_reg/L_0c3f50d2_remainder0__0_carry_i_9__0_n_0
    SLICE_X42Y70         LUT4 (Prop_lut4_I2_O)        0.332    11.692 r  L_reg/L_0c3f50d2_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.692    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.225 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.225    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__0_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.581 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.658    13.239    L_reg/L_0c3f50d2_remainder0_1[10]
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.301    13.540 r  L_reg/i__carry__0_i_19__1/O
                         net (fo=15, routed)          0.866    14.406    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I3_O)        0.124    14.530 f  L_reg/i__carry_i_24__2/O
                         net (fo=4, routed)           0.669    15.199    L_reg/i__carry_i_24__2_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.124    15.323 f  L_reg/i__carry_i_17__4/O
                         net (fo=4, routed)           0.972    16.295    L_reg/i__carry_i_17__4_n_0
    SLICE_X39Y72         LUT5 (Prop_lut5_I3_O)        0.124    16.419 r  L_reg/i__carry_i_14__2/O
                         net (fo=6, routed)           1.250    17.669    L_reg/i__carry_i_14__2_n_0
    SLICE_X39Y71         LUT5 (Prop_lut5_I4_O)        0.124    17.793 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.909    18.702    L_reg/i__carry_i_12__4_n_0
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.149    18.851 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.193    19.044    bseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X38Y71         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.755    19.799 f  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__0/i__carry/O[2]
                         net (fo=8, routed)           1.087    20.886    L_reg/bseg_OBUF[10]_inst_i_40_0[2]
    SLICE_X37Y69         LUT3 (Prop_lut3_I2_O)        0.327    21.213 r  L_reg/i__carry_i_16__1/O
                         net (fo=15, routed)          1.536    22.749    L_reg/i__carry_i_16__1_n_0
    SLICE_X34Y69         LUT6 (Prop_lut6_I3_O)        0.326    23.075 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.876    23.951    L_reg/i__carry_i_17__1_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    24.075 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.507    24.582    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I3_O)        0.124    24.706 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.962    25.668    L_reg/i__carry_i_12__0_n_0
    SLICE_X35Y67         LUT4 (Prop_lut4_I0_O)        0.124    25.792 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.342 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.342    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.456 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.456    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.570 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.570    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.792 r  bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.662    27.454    bseg_driver/decimal_renderer/L_0c3f50d2_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.299    27.753 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.815    28.568    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_38_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I4_O)        0.124    28.692 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.982    29.674    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y67         LUT4 (Prop_lut4_I2_O)        0.152    29.826 f  L_reg/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.549    30.375    L_reg/bseg_OBUF[10]_inst_i_18_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.326    30.701 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.183    31.884    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.124    32.008 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.168    35.176    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    38.714 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.714    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.433ns (75.702%)  route 0.460ns (24.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.148     1.683 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.460     2.143    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.428 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.428    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.416ns (71.099%)  route 0.576ns (28.901%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.170     1.847    cond_butt_next_play/D_ctr_q_reg[10]
    SLICE_X62Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.892 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.406     2.298    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.528 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.528    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1187962170[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.455ns (72.911%)  route 0.541ns (27.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.592     1.536    forLoop_idx_0_1187962170[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.778    forLoop_idx_0_1187962170[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y58         LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=9, routed)           0.426     2.303    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.532 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.532    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.492ns (72.920%)  route 0.554ns (27.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.587     1.531    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.121     1.793    timerseg_driver/ctr/S[0]
    SLICE_X62Y67         LUT2 (Prop_lut2_I1_O)        0.048     1.841 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.274    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.303     3.577 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.577    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.437ns (70.164%)  route 0.611ns (29.836%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.587     1.531    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=12, routed)          0.121     1.793    timerseg_driver/ctr/S[0]
    SLICE_X62Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.838 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.490     2.328    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     3.579 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.579    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.383ns (66.397%)  route 0.700ns (33.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.700     2.346    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.588 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.588    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.042ns  (logic 1.617ns (40.018%)  route 2.424ns (59.982%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.889     3.382    forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.506 r  forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.536     4.042    forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.504     4.908    forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_1586010606[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.024ns  (logic 1.622ns (40.324%)  route 2.401ns (59.676%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.833     3.331    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.455 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.568     4.024    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.628ns (41.253%)  route 2.318ns (58.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.946    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.628ns (41.253%)  route 2.318ns (58.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.946    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.628ns (41.253%)  route 2.318ns (58.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.946    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.628ns (41.253%)  route 2.318ns (58.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.946    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.628ns (41.253%)  route 2.318ns (58.747%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.189    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.313 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     3.946    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.619ns (41.193%)  route 2.311ns (58.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.524     3.018    forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.142 r  forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.787     3.929    forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.497     4.901    forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.834ns  (logic 1.615ns (42.120%)  route 2.219ns (57.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.889     3.380    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.504 r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.330     3.834    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.497     4.901    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.714ns  (logic 1.625ns (43.749%)  route 2.089ns (56.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.554     3.055    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.179 r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.535     3.714    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         1.494     4.898    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.307ns (32.164%)  route 0.648ns (67.836%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.404     0.666    forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.711 r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.243     0.955    forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.860     2.050    forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_1187962170[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.300ns (28.198%)  route 0.763ns (71.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.520     0.775    forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.820 r  forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.243     1.063    forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.860     2.050    forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y57         SRLC32E                                      r  forLoop_idx_0_1187962170[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.313ns (28.121%)  route 0.801ns (71.879%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.606     0.875    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.920 r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.195     1.114    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.848     2.038    forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y76         SRLC32E                                      r  forLoop_idx_0_1586010606[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.304ns (25.937%)  route 0.867ns (74.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.758     1.017    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.062 r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.109     1.171    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.851     2.041    forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  forLoop_idx_0_1586010606[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.311ns (25.561%)  route 0.906ns (74.439%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.730     0.996    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.041 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.176     1.217    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.316ns (25.424%)  route 0.928ns (74.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.244    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.316ns (25.424%)  route 0.928ns (74.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.244    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.316ns (25.424%)  route 0.928ns (74.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.244    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.316ns (25.424%)  route 0.928ns (74.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.244    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.316ns (25.424%)  route 0.928ns (74.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.699     0.971    reset_cond/butt_reset_IBUF
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.016 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.244    reset_cond/M_reset_cond_in
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=400, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





