/// Auto-generated register definitions for RTC_CNTL
/// Device: ESP32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::esp32::rtc_cntl {

// ============================================================================
// RTC_CNTL - Real-Time Clock Control
// Base Address: 0x3FF48000
// ============================================================================

/// RTC_CNTL Register Structure
struct RTC_CNTL_Registers {

    /// OPTIONS0
    /// Offset: 0x0000
    /// Reset value: 0x1C492000
    volatile uint32_t OPTIONS0;

    /// SLP_TIMER0
    /// Offset: 0x0004
    volatile uint32_t SLP_TIMER0;

    /// SLP_TIMER1
    /// Offset: 0x0008
    volatile uint32_t SLP_TIMER1;

    /// TIME_UPDATE
    /// Offset: 0x000C
    volatile uint32_t TIME_UPDATE;

    /// TIME0
    /// Offset: 0x0010
    volatile uint32_t TIME0;

    /// TIME1
    /// Offset: 0x0014
    volatile uint32_t TIME1;

    /// STATE0
    /// Offset: 0x0018
    /// Reset value: 0x00300000
    volatile uint32_t STATE0;

    /// TIMER1
    /// Offset: 0x001C
    /// Reset value: 0x28140403
    volatile uint32_t TIMER1;

    /// TIMER2
    /// Offset: 0x0020
    /// Reset value: 0x01080000
    volatile uint32_t TIMER2;

    /// TIMER3
    /// Offset: 0x0024
    /// Reset value: 0x14160A08
    volatile uint32_t TIMER3;

    /// TIMER4
    /// Offset: 0x0028
    /// Reset value: 0x10200A08
    volatile uint32_t TIMER4;

    /// TIMER5
    /// Offset: 0x002C
    /// Reset value: 0x12148001
    volatile uint32_t TIMER5;

    /// ANA_CONF
    /// Offset: 0x0030
    /// Reset value: 0x00800000
    volatile uint32_t ANA_CONF;

    /// RESET_STATE
    /// Offset: 0x0034
    /// Reset value: 0x00003000
    volatile uint32_t RESET_STATE;

    /// WAKEUP_STATE
    /// Offset: 0x0038
    /// Reset value: 0x00006000
    volatile uint32_t WAKEUP_STATE;

    /// INT_ENA
    /// Offset: 0x003C
    volatile uint32_t INT_ENA;

    /// INT_RAW
    /// Offset: 0x0040
    volatile uint32_t INT_RAW;

    /// INT_ST
    /// Offset: 0x0044
    volatile uint32_t INT_ST;

    /// INT_CLR
    /// Offset: 0x0048
    volatile uint32_t INT_CLR;

    /// STORE0
    /// Offset: 0x004C
    volatile uint32_t STORE0;

    /// STORE1
    /// Offset: 0x0050
    volatile uint32_t STORE1;

    /// STORE2
    /// Offset: 0x0054
    volatile uint32_t STORE2;

    /// STORE3
    /// Offset: 0x0058
    volatile uint32_t STORE3;

    /// EXT_XTL_CONF
    /// Offset: 0x005C
    volatile uint32_t EXT_XTL_CONF;

    /// EXT_WAKEUP_CONF
    /// Offset: 0x0060
    volatile uint32_t EXT_WAKEUP_CONF;

    /// SLP_REJECT_CONF
    /// Offset: 0x0064
    volatile uint32_t SLP_REJECT_CONF;

    /// CPU_PERIOD_CONF
    /// Offset: 0x0068
    volatile uint32_t CPU_PERIOD_CONF;

    /// SDIO_ACT_CONF
    /// Offset: 0x006C
    volatile uint32_t SDIO_ACT_CONF;

    /// CLK_CONF
    /// Offset: 0x0070
    /// Reset value: 0x00002210
    volatile uint32_t CLK_CONF;

    /// SDIO_CONF
    /// Offset: 0x0074
    /// Reset value: 0x02A00000
    volatile uint32_t SDIO_CONF;

    /// BIAS_CONF
    /// Offset: 0x0078
    volatile uint32_t BIAS_CONF;

    /// REG
    /// Offset: 0x007C
    /// Reset value: 0x29002400
    volatile uint32_t REG;

    /// PWC
    /// Offset: 0x0080
    /// Reset value: 0x00012925
    volatile uint32_t PWC;

    /// DIG_PWC
    /// Offset: 0x0084
    /// Reset value: 0x00155550
    volatile uint32_t DIG_PWC;

    /// DIG_ISO
    /// Offset: 0x0088
    /// Reset value: 0xAAAA5000
    volatile uint32_t DIG_ISO;

    /// WDTCONFIG0
    /// Offset: 0x008C
    /// Reset value: 0x00004C80
    volatile uint32_t WDTCONFIG0;

    /// WDTCONFIG1
    /// Offset: 0x0090
    /// Reset value: 0x0001F400
    volatile uint32_t WDTCONFIG1;

    /// WDTCONFIG2
    /// Offset: 0x0094
    /// Reset value: 0x00013880
    volatile uint32_t WDTCONFIG2;

    /// WDTCONFIG3
    /// Offset: 0x0098
    /// Reset value: 0x00000FFF
    volatile uint32_t WDTCONFIG3;

    /// WDTCONFIG4
    /// Offset: 0x009C
    /// Reset value: 0x00000FFF
    volatile uint32_t WDTCONFIG4;

    /// WDTFEED
    /// Offset: 0x00A0
    volatile uint32_t WDTFEED;

    /// WDTWPROTECT
    /// Offset: 0x00A4
    /// Reset value: 0x50D83AA1
    volatile uint32_t WDTWPROTECT;

    /// TEST_MUX
    /// Offset: 0x00A8
    volatile uint32_t TEST_MUX;

    /// SW_CPU_STALL
    /// Offset: 0x00AC
    volatile uint32_t SW_CPU_STALL;

    /// STORE4
    /// Offset: 0x00B0
    volatile uint32_t STORE4;

    /// STORE5
    /// Offset: 0x00B4
    volatile uint32_t STORE5;

    /// STORE6
    /// Offset: 0x00B8
    volatile uint32_t STORE6;

    /// STORE7
    /// Offset: 0x00BC
    volatile uint32_t STORE7;

    /// LOW_POWER_ST
    /// Offset: 0x00C0
    volatile uint32_t LOW_POWER_ST;

    /// DIAG1
    /// Offset: 0x00C4
    volatile uint32_t DIAG1;

    /// HOLD_FORCE
    /// Offset: 0x00C8
    volatile uint32_t HOLD_FORCE;

    /// EXT_WAKEUP1
    /// Offset: 0x00CC
    volatile uint32_t EXT_WAKEUP1;

    /// EXT_WAKEUP1_STATUS
    /// Offset: 0x00D0
    volatile uint32_t EXT_WAKEUP1_STATUS;

    /// BROWN_OUT
    /// Offset: 0x00D4
    /// Reset value: 0x13FF0000
    volatile uint32_t BROWN_OUT;
    uint8_t RESERVED_00D8[100]; ///< Reserved

    /// DATE
    /// Offset: 0x013C
    /// Reset value: 0x01604280
    volatile uint32_t DATE;
};

static_assert(sizeof(RTC_CNTL_Registers) >= 320, "RTC_CNTL_Registers size mismatch");

/// RTC_CNTL peripheral instance
inline RTC_CNTL_Registers* RTC_CNTL() {
    return reinterpret_cast<RTC_CNTL_Registers*>(0x3FF48000);
}

}  // namespace alloy::hal::espressif::esp32::esp32::rtc_cntl
