// Seed: 3610846494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_3;
endmodule
module module_1;
  always id_1 = @(1) id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3
  );
  wire id_4, id_5, id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(1), .id_4(1'b0)
  );
endmodule
