# Hard PCI logic

## `CLKL`

{{tile virtex CLKL}}


## `CLKR`

{{tile virtex CLKR}}
