/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [6:0] _05_;
  wire [6:0] _06_;
  wire [19:0] _07_;
  reg [13:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  reg [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  reg [2:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_49z;
  wire [12:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_56z;
  wire [6:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_61z;
  wire [21:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [19:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [21:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[66] ? _02_ : _00_;
  assign celloutsig_0_27z = celloutsig_0_16z[3] ? celloutsig_0_19z : celloutsig_0_8z;
  assign celloutsig_1_3z = celloutsig_1_0z[6] ? celloutsig_1_0z[1] : celloutsig_1_0z[4];
  assign celloutsig_1_6z = in_data[116] ? celloutsig_1_2z[6] : celloutsig_1_2z[10];
  assign celloutsig_0_8z = celloutsig_0_5z ? celloutsig_0_0z[12] : celloutsig_0_6z[8];
  assign celloutsig_0_12z = celloutsig_0_9z[5] ? celloutsig_0_6z[6] : in_data[11];
  assign celloutsig_0_19z = celloutsig_0_12z ? celloutsig_0_7z : celloutsig_0_0z[7];
  reg [6:0] _15_;
  always_ff @(negedge clkin_data[64], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _15_ <= 7'h00;
    else _15_ <= _04_;
  assign { _05_[6:4], _01_, _05_[2:0] } = _15_;
  reg [19:0] _16_;
  always_ff @(negedge clkin_data[96], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 20'h00000;
    else _16_ <= { celloutsig_0_0z[10:5], celloutsig_0_0z };
  assign { _07_[19:13], _02_, _00_, _07_[10:8], _04_, _07_[0] } = _16_;
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[96], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_4z[11:6], celloutsig_0_8z };
  assign { _03_, _06_[5:0] } = _17_;
  assign celloutsig_0_34z = celloutsig_0_33z[2:0] * { celloutsig_0_23z[5:4], celloutsig_0_19z };
  assign celloutsig_0_39z = celloutsig_0_20z[8:6] * { celloutsig_0_18z[9:8], celloutsig_0_7z };
  assign celloutsig_0_4z = celloutsig_0_0z[13:1] * { in_data[23:12], celloutsig_0_2z };
  assign celloutsig_0_56z = { celloutsig_0_29z[6:4], celloutsig_0_49z, celloutsig_0_22z } * { celloutsig_0_6z[16:10], celloutsig_0_23z };
  assign celloutsig_1_0z = in_data[168:160] * in_data[134:126];
  assign celloutsig_1_4z = { in_data[128:110], celloutsig_1_0z } * in_data[174:147];
  assign celloutsig_1_9z = celloutsig_1_8z[17:7] * celloutsig_1_4z[25:15];
  assign celloutsig_1_13z = in_data[139:133] * { celloutsig_1_8z[8:6], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = celloutsig_1_14z[10:5] * celloutsig_1_17z[15:10];
  assign celloutsig_1_19z = { celloutsig_1_2z[0], celloutsig_1_13z } * { celloutsig_1_9z[8:6], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_6z[12:5], _05_[6:4], _01_, _05_[2:0], celloutsig_0_7z } * in_data[17:2];
  assign celloutsig_0_16z = { celloutsig_0_6z[17:15], celloutsig_0_7z, celloutsig_0_5z } * { _03_, _06_[5:3], celloutsig_0_8z };
  assign celloutsig_0_18z = celloutsig_0_0z[12:2] * { _07_[16:13], _02_, _00_, _07_[10:8], _04_[6:5] };
  assign celloutsig_0_23z = { _05_[6:4], _01_, _05_[2:0] } * in_data[95:89];
  assign celloutsig_0_33z = ~ celloutsig_0_20z[4:1];
  assign celloutsig_1_5z = ~ celloutsig_1_4z[27:25];
  assign celloutsig_1_11z = ~ celloutsig_1_4z[22:3];
  assign celloutsig_0_13z = ~ { celloutsig_0_9z[5:3], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_11z[5:1], celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_26z } ^ celloutsig_0_10z[13:3];
  assign celloutsig_0_35z = { celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_13z } ^ celloutsig_0_6z[16:11];
  assign celloutsig_0_40z = celloutsig_0_23z[6:4] ^ celloutsig_0_20z[5:3];
  assign celloutsig_0_41z = { celloutsig_0_10z[8:5], celloutsig_0_8z } ^ _06_[4:0];
  assign celloutsig_0_43z = { celloutsig_0_40z[2], celloutsig_0_23z } ^ { celloutsig_0_35z[0], celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_28z };
  assign celloutsig_0_49z = { celloutsig_0_4z[12:7], celloutsig_0_12z, celloutsig_0_34z } ^ { celloutsig_0_43z[5:0], celloutsig_0_13z };
  assign celloutsig_0_57z = celloutsig_0_10z[15:9] ^ { celloutsig_0_56z[7:2], celloutsig_0_2z };
  assign celloutsig_0_60z = { celloutsig_0_37z[2:1], celloutsig_0_41z } ^ { celloutsig_0_9z[4:1], celloutsig_0_39z };
  assign celloutsig_0_61z = celloutsig_0_57z[5:0] ^ { celloutsig_0_56z[4:0], celloutsig_0_42z };
  assign celloutsig_1_2z = in_data[183:171] ^ in_data[184:172];
  assign celloutsig_0_6z = { in_data[48:29], celloutsig_0_5z, celloutsig_0_5z } ^ in_data[55:34];
  assign celloutsig_1_14z = { celloutsig_1_13z[0], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_6z } ^ { celloutsig_1_11z[17:8], celloutsig_1_10z };
  assign celloutsig_1_17z = { celloutsig_1_4z[23:3], celloutsig_1_6z } ^ { celloutsig_1_13z[3:2], celloutsig_1_11z };
  assign celloutsig_0_9z = { _07_[15:13], _02_, _00_, celloutsig_0_8z } ^ celloutsig_0_6z[10:5];
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_5z } ^ in_data[81:65];
  assign celloutsig_0_17z = { celloutsig_0_4z[9:7], celloutsig_0_8z, celloutsig_0_2z } ^ { celloutsig_0_11z[14:11], celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_10z[15:6] ^ { celloutsig_0_4z[10], _05_[6:4], _01_, _05_[2:0], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_28z = ~((celloutsig_0_6z[0] & celloutsig_0_13z[3]) | celloutsig_0_13z[1]);
  assign celloutsig_0_31z = ~((_05_[2] & celloutsig_0_17z[3]) | celloutsig_0_17z[3]);
  assign celloutsig_0_42z = ~((celloutsig_0_31z & celloutsig_0_40z[1]) | _05_[0]);
  assign celloutsig_0_5z = ~((in_data[24] & celloutsig_0_2z) | _05_[0]);
  assign celloutsig_1_7z = ~((in_data[188] & celloutsig_1_6z) | in_data[124]);
  assign celloutsig_1_10z = ~((celloutsig_1_5z[1] & celloutsig_1_2z[7]) | celloutsig_1_8z[7]);
  assign celloutsig_0_7z = ~((_04_[2] & celloutsig_0_4z[4]) | celloutsig_0_4z[0]);
  assign celloutsig_0_22z = ~((celloutsig_0_12z & _04_[4]) | celloutsig_0_11z[8]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[94:81];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_37z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_37z = { celloutsig_0_33z[1:0], celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_26z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_26z = celloutsig_0_20z[8:5];
  assign { celloutsig_1_8z[10], celloutsig_1_8z[5], celloutsig_1_8z[8:6], celloutsig_1_8z[18:11], celloutsig_1_8z[9] } = ~ { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z[18:11], celloutsig_1_3z };
  assign _05_[3] = _01_;
  assign _06_[6] = _03_;
  assign { _07_[12:11], _07_[7:1] } = { _02_, _00_, _04_ };
  assign celloutsig_1_8z[4:0] = { celloutsig_1_8z[10], celloutsig_1_8z[8:6], celloutsig_1_8z[10] };
  assign { out_data[133:128], out_data[103:96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
