Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jul  7 17:04:16 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7v2000t-flg1925
| Speed File   : -1  PRODUCTION 1.10 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 241 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 242 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.240       -5.240                      1                37515        0.055        0.000                      0                37431        0.267        0.000                       0                 18207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                           ------------         ----------      --------------
CLK_IN1_D_clk_p                                                                                                                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  clk_out1_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                                            {0.000 3.333}        6.667           150.000         
  clkfbout_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                                            {0.000 10.000}       20.000          50.000          
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
INIT_DIFF_CLK_clk_p                                                                                                                                                                                                                                             {0.000 5.000}        10.000          100.000         
b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                                                                                      {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                                                                                    {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                                                                                    {0.000 5.120}        10.240          97.656          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                         {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_D_clk_p                                                                                                                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                                                  0.565        0.000                      0                28878        0.055        0.000                      0                28878        0.267        0.000                       0                 15043  
  clkfbout_b2000t_c2c_bram_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                             18.400        0.000                       0                     3  
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                                                                                 6.819        0.000                      0                   12        0.172        0.000                      0                   12        3.220        0.000                       0                    18  
INIT_DIFF_CLK_clk_p                                                                                                                                                                                                                                                   6.166        0.000                      0                  524        0.085        0.000                      0                  524        4.220        0.000                       0                   302  
b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK        1.510        0.000                      0                 1177        0.070        0.000                      0                 1177        1.120        0.000                       0                   607  
b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                                                                                        3.871        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                                                                                          2.387        0.000                      0                   64        0.114        0.000                      0                   64        1.120        0.000                       0                    36  
  user_clk_i                                                                                                                                                                                                                                                          5.302        0.000                      0                 3451        0.071        0.000                      0                 3451        2.240        0.000                       0                  1797  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                              28.893        0.000                      0                  707        0.074        0.000                      0                  707       15.590        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
user_clk_i                          clk_out1_b2000t_c2c_bram_clk_wiz_0        5.800        0.000                      0                   42                                                                        
clk_out1_b2000t_c2c_bram_clk_wiz_0  INIT_DIFF_CLK_clk_p                      -5.240       -5.240                      1                    1        2.044        0.000                      0                    1  
clk_out1_b2000t_c2c_bram_clk_wiz_0  user_clk_i                                8.937        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        INIT_DIFF_CLK_clk_p                                                      INIT_DIFF_CLK_clk_p                                                            6.489        0.000                      0                   49        0.670        0.000                      0                   49  
**async_default**                                                        clk_out1_b2000t_c2c_bram_clk_wiz_0                                       clk_out1_b2000t_c2c_bram_clk_wiz_0                                             1.414        0.000                      0                 2265        0.251        0.000                      0                 2265  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.119        0.000                      0                  100        0.246        0.000                      0                  100  
**async_default**                                                        user_clk_i                                                               user_clk_i                                                                     7.795        0.000                      0                  203        0.342        0.000                      0                  203  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_D_clk_p
  To Clock:  CLK_IN1_D_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_D_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN1_D_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.361ns (6.160%)  route 5.499ns (93.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 6.405 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.077    -0.637    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X428Y172       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y172       FDRE (Prop_fdre_C_Q)         0.308    -0.329 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=67, routed)          5.499     5.171    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/s_di_o[10]
    SLICE_X467Y200       LUT6 (Prop_lut6_I1_O)        0.053     5.224 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow[10]_i_1__33/O
                         net (fo=1, routed)           0.000     5.224    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow[10]_i_1__33_n_0
    SLICE_X467Y200       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.810     6.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X467Y200       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism             -0.570     5.835    
                         clock uncertainty           -0.080     5.755    
    SLICE_X467Y200       FDRE (Setup_fdre_C_D)        0.034     5.789    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.361ns (5.940%)  route 5.717ns (94.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.079ns = ( 6.588 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.075    -0.639    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X432Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X432Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.331 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=67, routed)          5.717     5.386    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_di_o[12]
    SLICE_X470Y198       LUT6 (Prop_lut6_I1_O)        0.053     5.439 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow[12]_i_1__29/O
                         net (fo=1, routed)           0.000     5.439    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow[12]_i_1__29_n_0
    SLICE_X470Y198       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.993     6.588    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X470Y198       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.489     6.099    
                         clock uncertainty           -0.080     6.019    
    SLICE_X470Y198       FDRE (Setup_fdre_C_D)        0.034     6.053    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.361ns (6.260%)  route 5.406ns (93.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.266ns = ( 6.401 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.077    -0.637    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X428Y172       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y172       FDRE (Prop_fdre_C_Q)         0.308    -0.329 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]/Q
                         net (fo=67, routed)          5.406     5.077    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/s_di_o[10]
    SLICE_X467Y212       LUT6 (Prop_lut6_I1_O)        0.053     5.130 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow[10]_i_1__30/O
                         net (fo=1, routed)           0.000     5.130    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow[10]_i_1__30_n_0
    SLICE_X467Y212       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.806     6.401    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X467Y212       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[10]/C
                         clock pessimism             -0.570     5.831    
                         clock uncertainty           -0.080     5.751    
    SLICE_X467Y212       FDRE (Setup_fdre_C_D)        0.035     5.786    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[10]
  -------------------------------------------------------------------
                         required time                          5.786    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 0.361ns (6.225%)  route 5.438ns (93.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.261ns = ( 6.406 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.075    -0.639    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X432Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X432Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.331 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=67, routed)          5.438     5.108    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_di_o[12]
    SLICE_X472Y203       LUT6 (Prop_lut6_I1_O)        0.053     5.161 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[12]_i_1__31/O
                         net (fo=1, routed)           0.000     5.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[12]_i_1__31_n_0
    SLICE_X472Y203       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.811     6.406    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X472Y203       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.570     5.836    
                         clock uncertainty           -0.080     5.756    
    SLICE_X472Y203       FDRE (Setup_fdre_C_D)        0.072     5.828    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          5.828    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 0.404ns (7.021%)  route 5.350ns (92.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 6.405 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.076    -0.638    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X427Y173       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y173       FDRE (Prop_fdre_C_Q)         0.246    -0.392 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=67, routed)          5.350     4.958    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_di_o[5]
    SLICE_X469Y201       LUT6 (Prop_lut6_I1_O)        0.158     5.116 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[5]_i_1__44/O
                         net (fo=1, routed)           0.000     5.116    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[5]_i_1__44_n_0
    SLICE_X469Y201       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.810     6.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X469Y201       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism             -0.570     5.835    
                         clock uncertainty           -0.080     5.755    
    SLICE_X469Y201       FDRE (Setup_fdre_C_D)        0.035     5.790    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -5.116    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.361ns (6.270%)  route 5.396ns (93.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.260ns = ( 6.407 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.074    -0.640    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X428Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.332 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=67, routed)          5.396     5.065    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_di_o[0]
    SLICE_X470Y201       LUT6 (Prop_lut6_I1_O)        0.053     5.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[0]_i_1__44/O
                         net (fo=1, routed)           0.000     5.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow[0]_i_1__44_n_0
    SLICE_X470Y201       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.812     6.407    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X470Y201       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.570     5.837    
                         clock uncertainty           -0.080     5.757    
    SLICE_X470Y201       FDRE (Setup_fdre_C_D)        0.035     5.792    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          5.792    
                         arrival time                          -5.118    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.361ns (6.243%)  route 5.421ns (93.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 6.405 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.074    -0.640    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X428Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.332 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=67, routed)          5.421     5.090    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_di_o[0]
    SLICE_X468Y202       LUT6 (Prop_lut6_I1_O)        0.053     5.143 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[0]_i_1__31/O
                         net (fo=1, routed)           0.000     5.143    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow[0]_i_1__31_n_0
    SLICE_X468Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.810     6.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X468Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.570     5.835    
                         clock uncertainty           -0.080     5.755    
    SLICE_X468Y202       FDRE (Setup_fdre_C_D)        0.071     5.826    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          5.826    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.361ns (6.310%)  route 5.360ns (93.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 6.405 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.077    -0.637    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X428Y172       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y172       FDRE (Prop_fdre_C_Q)         0.308    -0.329 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=67, routed)          5.360     5.031    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_di_o[11]
    SLICE_X466Y202       LUT6 (Prop_lut6_I1_O)        0.053     5.084 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[11]_i_1__41/O
                         net (fo=1, routed)           0.000     5.084    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[11]_i_1__41_n_0
    SLICE_X466Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.810     6.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X466Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.570     5.835    
                         clock uncertainty           -0.080     5.755    
    SLICE_X466Y202       FDRE (Setup_fdre_C_D)        0.034     5.789    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          5.789    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 0.361ns (6.318%)  route 5.353ns (93.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.262ns = ( 6.405 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.075    -0.639    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X432Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X432Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.331 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=67, routed)          5.353     5.022    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_di_o[12]
    SLICE_X466Y202       LUT6 (Prop_lut6_I1_O)        0.053     5.075 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[12]_i_1__41/O
                         net (fo=1, routed)           0.000     5.075    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow[12]_i_1__41_n_0
    SLICE_X466Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.810     6.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X466Y202       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.570     5.835    
                         clock uncertainty           -0.080     5.755    
    SLICE_X466Y202       FDRE (Setup_fdre_C_D)        0.035     5.790    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          5.790    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.361ns (6.327%)  route 5.344ns (93.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.264ns = ( 6.403 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.570ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.075    -0.639    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLR Crossing[3->1]   
    SLICE_X432Y174       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X432Y174       FDRE (Prop_fdre_C_Q)         0.308    -0.331 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=67, routed)          5.344     5.014    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_di_o[12]
    SLICE_X462Y205       LUT6 (Prop_lut6_I1_O)        0.053     5.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[12]_i_1__40/O
                         net (fo=1, routed)           0.000     5.067    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow[12]_i_1__40_n_0
    SLICE_X462Y205       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.808     6.403    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/s_dclk_o
    SLR Crossing[3->1]   
    SLICE_X462Y205       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.570     5.833    
                         clock uncertainty           -0.080     5.753    
    SLICE_X462Y205       FDRE (Setup_fdre_C_D)        0.035     5.788    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          5.788    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  0.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.166     0.031    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[3->1]   
    SLICE_X435Y167       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y167       FDRE (Prop_fdre_C_Q)         0.100     0.131 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.099     0.230    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X436Y167       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.511     0.159    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLR Crossing[3->1]   
    SLICE_X436Y167       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.116     0.043    
    SLICE_X436Y167       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.722%)  route 0.101ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.160ns
    Source Clock Delay      (SCD):    0.031ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.166     0.031    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLR Crossing[3->1]   
    SLICE_X435Y167       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X435Y167       FDRE (Prop_fdre_C_Q)         0.100     0.131 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.101     0.232    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X436Y166       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.512     0.160    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLR Crossing[3->1]   
    SLICE_X436Y166       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.116     0.044    
    SLICE_X436Y166       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.175    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.825%)  route 0.145ns (55.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.045ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.090    -0.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X374Y186       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X374Y186       FDRE (Prop_fdre_C_Q)         0.118     0.073 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][114]/Q
                         net (fo=1, routed)           0.145     0.218    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][6]
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.472     0.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.005    
    RAMB36_X6Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     0.160    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.107ns (46.762%)  route 0.122ns (53.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.045ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.090    -0.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X374Y186       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X374Y186       FDRE (Prop_fdre_C_Q)         0.107     0.062 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][116]/Q
                         net (fo=1, routed)           0.122     0.184    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][143][0]
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.472     0.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.005    
    RAMB36_X6Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.119     0.124    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.655%)  route 0.146ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.044ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.091    -0.044    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X374Y187       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X374Y187       FDRE (Prop_fdre_C_Q)         0.118     0.074 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][123]/Q
                         net (fo=1, routed)           0.146     0.220    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][14]
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.472     0.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.005    
    RAMB36_X6Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.160    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][112]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.487%)  route 0.147ns (55.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.045ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.090    -0.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X374Y186       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X374Y186       FDRE (Prop_fdre_C_Q)         0.118     0.073 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][112]/Q
                         net (fo=1, routed)           0.147     0.220    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][4]
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.472     0.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.005    
    RAMB36_X6Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     0.160    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.655%)  route 0.146ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.036ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.099    -0.036    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X396Y196       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y196       FDRE (Prop_fdre_C_Q)         0.118     0.082 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][56]/Q
                         net (fo=1, routed)           0.146     0.228    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][18]
    RAMB36_X7Y39         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.480     0.128    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X7Y39         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.013    
    RAMB36_X7Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.155     0.168    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.573%)  route 0.106ns (51.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.162ns
    Source Clock Delay      (SCD):    0.033ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.168     0.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLR Crossing[3->1]   
    SLICE_X431Y187       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y187       FDRE (Prop_fdre_C_Q)         0.100     0.133 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[7]/Q
                         net (fo=4, routed)           0.106     0.239    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/DIB
    SLICE_X432Y187       RAMD64E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.514     0.162    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/WCLK
    SLR Crossing[3->1]   
    SLICE_X432Y187       RAMD64E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.116     0.046    
    SLICE_X432Y187       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     0.178    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.655%)  route 0.146ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.035ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.100    -0.035    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X396Y197       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X396Y197       FDRE (Prop_fdre_C_Q)         0.118     0.083 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][51]/Q
                         net (fo=1, routed)           0.146     0.229    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][14]
    RAMB36_X7Y39         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.480     0.128    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X7Y39         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.013    
    RAMB36_X7Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     0.168    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.242%)  route 0.149ns (55.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.120ns
    Source Clock Delay      (SCD):    -0.045ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.090    -0.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/out
    SLR Crossing[3->1]   
    SLICE_X374Y186       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X374Y186       FDRE (Prop_fdre_C_Q)         0.118     0.073 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.149     0.222    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][5]
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.472     0.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    SLR Crossing[3->1]   
    RAMB36_X6Y37         RAMB36E1                                     r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.115     0.005    
    RAMB36_X6Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     0.160    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_b2000t_c2c_bram_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            6.400         6.667       0.267      GTXE2_COMMON_X0Y2   b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         6.667       0.267      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y39        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X7Y39        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X6Y36        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X6Y36        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB36_X6Y37        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB36_X6Y37        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.495         6.667       4.172      RAMB18_X7Y64        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.495         6.667       4.172      RAMB18_X7Y64        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y10    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X440Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X440Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X440Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X440Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X428Y187      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X428Y187      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X428Y187      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X428Y187      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X436Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X436Y184      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/system_ila1/inst/ila_lib/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X468Y173      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X468Y173      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X468Y173      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X468Y173      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            0.910         3.333       2.423      SLICE_X460Y180      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clkfbout_b2000t_c2c_bram_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_b2000t_c2c_bram_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period  n/a     BUFG/I               n/a            1.600         20.000      18.400     BUFGCTRL_X0Y101   b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y10  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GT_DIFF_REFCLK1_clk_p
  To Clock:  GT_DIFF_REFCLK1_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.282ns (26.509%)  route 0.782ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.840     5.524    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.282     5.806 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           0.782     6.588    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync5
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.669    12.285    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.239    13.524    
                         clock uncertainty           -0.035    13.489    
    SLICE_X424Y99        FDRE (Setup_fdre_C_D)       -0.082    13.407    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.308ns (26.861%)  route 0.839ns (73.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.840     5.524    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.308     5.832 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.839     6.671    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.669    12.285    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism              1.239    13.524    
                         clock uncertainty           -0.035    13.489    
    SLICE_X424Y99        FDRE (Setup_fdre_C_D)        0.004    13.493    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 12.286 - 8.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.842     5.526    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.734 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.734    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X428Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.670    12.286    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.240    13.526    
                         clock uncertainty           -0.035    13.491    
    SLICE_X428Y99        FDRE (Setup_fdre_C_D)        0.071    13.562    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                          -6.734    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.970     5.654    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     6.862 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.862    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X516Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.802    12.418    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X516Y99        FDRE (Setup_fdre_C_D)        0.071    13.690    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.690    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.308ns (27.622%)  route 0.807ns (72.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.840     5.524    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.308     5.832 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.807     6.639    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync2
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.669    12.285    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.239    13.524    
                         clock uncertainty           -0.035    13.489    
    SLICE_X424Y99        FDRE (Setup_fdre_C_D)       -0.006    13.483    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         13.483    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.282ns (27.746%)  route 0.734ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.840     5.524    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.282     5.806 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/Q
                         net (fo=1, routed)           0.734     6.540    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync1
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.669    12.285    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                         clock pessimism              1.239    13.524    
                         clock uncertainty           -0.035    13.489    
    SLICE_X424Y99        FDRE (Setup_fdre_C_D)       -0.082    13.407    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.870ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.282ns (27.920%)  route 0.728ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 12.285 - 8.000 ) 
    Source Clock Delay      (SCD):    5.524ns
    Clock Pessimism Removal (CPR):    1.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.840     5.524    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.282     5.806 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.728     6.534    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync3
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.669    12.285    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                         clock pessimism              1.239    13.524    
                         clock uncertainty           -0.035    13.489    
    SLICE_X424Y99        FDRE (Setup_fdre_C_D)       -0.085    13.404    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         13.404    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  6.870    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 12.286 - 8.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.842     5.526    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     6.422 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.422    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.670    12.286    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.240    13.526    
                         clock uncertainty           -0.035    13.491    
    SLICE_X428Y99        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.447    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         13.447    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 12.286 - 8.000 ) 
    Source Clock Delay      (SCD):    5.526ns
    Clock Pessimism Removal (CPR):    1.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.842     5.526    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.431 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     6.431    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.670    12.286    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.240    13.526    
                         clock uncertainty           -0.035    13.491    
    SLICE_X428Y99        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.465    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -6.431    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.418ns = ( 12.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    1.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.970     5.654    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     6.559 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     6.559    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    BA8                                               0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     9.616 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          2.802    12.418    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.236    13.654    
                         clock uncertainty           -0.035    13.619    
    SLICE_X516Y99        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    13.593    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  7.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.056     1.497    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.768 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.313     2.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.548     1.497    
    SLICE_X428Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.596    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.131     1.572    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.843 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.843    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.390     2.122    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.671    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.056     1.497    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.773 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.773    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.313     2.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.548     1.497    
    SLICE_X428Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.599    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.131     1.572    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.848 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.390     2.122    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.674    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.056     1.497    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.773 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.773    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.313     2.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.548     1.497    
    SLICE_X428Y99        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.591    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.056     1.497    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y99        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.895 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.895    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X428Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.313     2.045    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X428Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.548     1.497    
    SLICE_X428Y99        FDRE (Hold_fdre_C_D)         0.087     1.584    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.131     1.572    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X516Y99        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.970 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.970    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X516Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.390     2.122    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X516Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.550     1.572    
    SLICE_X516Y99        FDRE (Hold_fdre_C_D)         0.087     1.659    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.107ns (25.038%)  route 0.320ns (74.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.055     1.496    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.107     1.603 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/Q
                         net (fo=1, routed)           0.320     1.923    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync1
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.312     2.044    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                         clock pessimism             -0.548     1.496    
    SLICE_X424Y99        FDRE (Hold_fdre_C_D)         0.023     1.519    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.107ns (24.939%)  route 0.322ns (75.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.055     1.496    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.107     1.603 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.322     1.925    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync3
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.312     2.044    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                         clock pessimism             -0.548     1.496    
    SLICE_X424Y99        FDRE (Hold_fdre_C_D)         0.021     1.517    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (25.020%)  route 0.354ns (74.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.055     1.496    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y99        FDRE (Prop_fdre_C_Q)         0.118     1.614 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.354     1.968    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    BA8                                               0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    BA8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=17, routed)          1.312     2.044    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X424Y99        FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism             -0.548     1.496    
    SLICE_X424Y99        FDRE (Hold_fdre_C_D)         0.045     1.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_DIFF_REFCLK1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GT_DIFF_REFCLK1_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         8.000       6.462      IBUFDS_GTE2_X0Y3    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y2   b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X424Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X424Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X424Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X424Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X424Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X428Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         4.000       3.220      SLICE_X516Y99       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/D
                            (rising edge-triggered cell FDPE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.520ns (13.640%)  route 3.292ns (86.360%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.784     9.241    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X416Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.294 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_i_4__0/O
                         net (fo=1, routed)           0.561     9.855    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/reset_time_out
    SLICE_X417Y150       LUT6 (Prop_lut6_I4_O)        0.053     9.908 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/reset_time_out_i_1__0/O
                         net (fo=1, routed)           0.000     9.908    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock_n_0
    SLICE_X417Y150       FDPE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X417Y150       FDPE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.365    16.075    
                         clock uncertainty           -0.035    16.039    
    SLICE_X417Y150       FDPE (Setup_fdpe_C_D)        0.035    16.074    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.467ns (13.224%)  route 3.065ns (86.776%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.575     9.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X415Y151       LUT5 (Prop_lut5_I4_O)        0.053     9.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.542     9.627    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X414Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X414Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/C
                         clock pessimism              0.365    16.075    
                         clock uncertainty           -0.035    16.039    
    SLICE_X414Y152       FDCE (Setup_fdce_C_CE)      -0.244    15.795    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.481ns (13.914%)  route 2.976ns (86.086%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 15.714 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.095     6.102    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X431Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y151       FDCE (Prop_fdce_C_Q)         0.269     6.371 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.191     7.562    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X433Y150       LUT4 (Prop_lut4_I3_O)        0.053     7.615 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.586     8.202    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I0_O)        0.053     8.255 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.142     8.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.458     8.908    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X435Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.961 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.598     9.559    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X433Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.916    15.714    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X433Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/C
                         clock pessimism              0.365    16.080    
                         clock uncertainty           -0.035    16.044    
    SLICE_X433Y152       FDCE (Setup_fdce_C_CE)      -0.244    15.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.467ns (13.714%)  route 2.938ns (86.286%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.575     9.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X415Y151       LUT5 (Prop_lut5_I4_O)        0.053     9.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.415     9.501    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X414Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X414Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/C
                         clock pessimism              0.365    16.074    
                         clock uncertainty           -0.035    16.038    
    SLICE_X414Y153       FDCE (Setup_fdce_C_CE)      -0.244    15.794    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.311ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.481ns (14.199%)  route 2.906ns (85.801%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.714ns = ( 15.714 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.095     6.102    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X431Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y151       FDCE (Prop_fdce_C_Q)         0.269     6.371 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.191     7.562    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X433Y150       LUT4 (Prop_lut4_I3_O)        0.053     7.615 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.586     8.202    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I0_O)        0.053     8.255 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.142     8.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.458     8.908    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X435Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.961 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.528     9.489    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X433Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.916    15.714    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X433Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism              0.365    16.080    
                         clock uncertainty           -0.035    16.044    
    SLICE_X433Y151       FDCE (Setup_fdce_C_CE)      -0.244    15.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.800    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  6.311    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 0.467ns (13.784%)  route 2.921ns (86.216%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.575     9.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X415Y151       LUT5 (Prop_lut5_I4_O)        0.053     9.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.398     9.484    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X415Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X415Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/C
                         clock pessimism              0.365    16.075    
                         clock uncertainty           -0.035    16.039    
    SLICE_X415Y152       FDCE (Setup_fdce_C_CE)      -0.244    15.795    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.467ns (13.726%)  route 2.935ns (86.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.575     9.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X415Y151       LUT5 (Prop_lut5_I4_O)        0.053     9.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.412     9.498    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X416Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                         clock pessimism              0.365    16.075    
                         clock uncertainty           -0.035    16.039    
    SLICE_X416Y151       FDCE (Setup_fdce_C_CE)      -0.219    15.820    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.820    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.481ns (14.349%)  route 2.871ns (85.651%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 15.715 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.095     6.102    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X431Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y151       FDCE (Prop_fdce_C_Q)         0.269     6.371 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.191     7.562    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X433Y150       LUT4 (Prop_lut4_I3_O)        0.053     7.615 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.586     8.202    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I0_O)        0.053     8.255 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.142     8.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.458     8.908    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X435Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.961 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.493     9.454    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X434Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.917    15.715    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X434Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/C
                         clock pessimism              0.361    16.077    
                         clock uncertainty           -0.035    16.041    
    SLICE_X434Y152       FDCE (Setup_fdce_C_CE)      -0.244    15.797    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.467ns (13.753%)  route 2.929ns (86.247%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.089     6.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X416Y153       FDCE (Prop_fdce_C_Q)         0.308     6.404 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/Q
                         net (fo=12, routed)          1.124     7.528    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[5]
    SLICE_X416Y150       LUT4 (Prop_lut4_I1_O)        0.053     7.581 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2/O
                         net (fo=8, routed)           0.824     8.405    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[4]_i_2_n_0
    SLICE_X415Y153       LUT6 (Prop_lut6_I5_O)        0.053     8.458 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4/O
                         net (fo=2, routed)           0.575     9.033    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_4_n_0
    SLICE_X415Y151       LUT5 (Prop_lut5_I4_O)        0.053     9.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state[7]_i_1/O
                         net (fo=8, routed)           0.406     9.491    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state__0
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                         clock pessimism              0.387    16.096    
                         clock uncertainty           -0.035    16.060    
    SLICE_X416Y153       FDCE (Setup_fdce_C_CE)      -0.219    15.841    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.841    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.481ns (14.665%)  route 2.799ns (85.335%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 15.715 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.095     6.102    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X431Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y151       FDCE (Prop_fdce_C_Q)         0.269     6.371 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[4]/Q
                         net (fo=19, routed)          1.191     7.562    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[4]
    SLICE_X433Y150       LUT4 (Prop_lut4_I3_O)        0.053     7.615 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3/O
                         net (fo=8, routed)           0.586     8.202    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[3]_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I0_O)        0.053     8.255 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3/O
                         net (fo=2, routed)           0.142     8.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_i_3_n_0
    SLICE_X434Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8/O
                         net (fo=2, routed)           0.458     8.908    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_8_n_0
    SLICE_X435Y150       LUT6 (Prop_lut6_I5_O)        0.053     8.961 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state[7]_i_1/O
                         net (fo=8, routed)           0.421     9.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state__0
    SLICE_X434Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.917    15.715    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X434Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/C
                         clock pessimism              0.361    16.077    
                         clock uncertainty           -0.035    16.041    
    SLICE_X434Y151       FDCE (Setup_fdce_C_CE)      -0.244    15.797    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.797    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  6.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.169     2.349    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X421Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y151       FDRE (Prop_fdre_C_Q)         0.100     2.449 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg4_reg/Q
                         net (fo=1, routed)           0.055     2.505    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg4_reg_n_0
    SLICE_X420Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.516     2.850    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X420Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg5_reg/C
                         clock pessimism             -0.489     2.360    
    SLICE_X420Y151       FDRE (Hold_fdre_C_D)         0.059     2.419    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.217     2.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X489Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y150       FDRE (Prop_fdre_C_Q)         0.100     2.497 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.553    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X489Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.565     2.899    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X489Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg/C
                         clock pessimism             -0.501     2.397    
    SLICE_X489Y150       FDRE (Hold_fdre_C_D)         0.047     2.444    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.170     2.350    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X425Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y151       FDRE (Prop_fdre_C_Q)         0.100     2.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X425Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.517     2.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X425Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.500     2.350    
    SLICE_X425Y151       FDRE (Hold_fdre_C_D)         0.047     2.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.170     2.350    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X425Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X425Y150       FDRE (Prop_fdre_C_Q)         0.100     2.450 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X425Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.517     2.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X425Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.500     2.350    
    SLICE_X425Y150       FDRE (Hold_fdre_C_D)         0.047     2.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.813%)  route 0.099ns (52.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.217     2.397    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X489Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y150       FDRE (Prop_fdre_C_Q)         0.091     2.488 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg3_reg/Q
                         net (fo=1, routed)           0.099     2.588    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg3
    SLICE_X488Y150       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.565     2.899    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X488Y150       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
                         clock pessimism             -0.490     2.408    
    SLICE_X488Y150       SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     2.474    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.214     2.394    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X474Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X474Y150       FDRE (Prop_fdre_C_Q)         0.100     2.494 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     2.555    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X474Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.563     2.897    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X474Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg2_reg/C
                         clock pessimism             -0.502     2.394    
    SLICE_X474Y150       FDRE (Hold_fdre_C_D)         0.047     2.441    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.173     2.353    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X438Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y153       FDRE (Prop_fdre_C_Q)         0.100     2.453 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     2.514    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X438Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.520     2.854    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X438Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/C
                         clock pessimism             -0.500     2.353    
    SLICE_X438Y153       FDRE (Hold_fdre_C_D)         0.047     2.400    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    2.391ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.211     2.391    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/out
    SLR Crossing[3->1]   
    SLICE_X462Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X462Y151       FDRE (Prop_fdre_C_Q)         0.100     2.491 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     2.552    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X462Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.559     2.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/out
    SLR Crossing[3->1]   
    SLICE_X462Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/C
                         clock pessimism             -0.501     2.391    
    SLICE_X462Y151       FDRE (Hold_fdre_C_D)         0.047     2.438    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.100ns (58.032%)  route 0.072ns (41.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X466Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y151       FDRE (Prop_fdre_C_Q)         0.100     2.492 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/Q
                         net (fo=2, routed)           0.072     2.565    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r[0]
    SLICE_X466Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.560     2.894    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X466Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
                         clock pessimism             -0.501     2.392    
    SLICE_X466Y151       FDRE (Hold_fdre_C_D)         0.047     2.439    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.169     2.349    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X420Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X420Y151       FDRE (Prop_fdre_C_Q)         0.118     2.467 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.523    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X420Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.516     2.850    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X420Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/C
                         clock pessimism             -0.500     2.349    
    SLICE_X420Y151       FDRE (Hold_fdre_C_D)         0.042     2.391    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_DIFF_CLK_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INIT_DIFF_CLK_clk_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                        n/a            1.600         10.000      8.400      BUFGCTRL_X0Y97      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/I
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y2   b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X462Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X462Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/gt_reset_sync/stg3_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X466Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X466Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[2]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X424Y100      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg1/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X424Y100      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg3/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X424Y100      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/ack_sync_reg5/C
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X468Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X468Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.780         5.000       4.220      SLICE_X488Y150      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.780         5.000       4.220      SLICE_X488Y150      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X468Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X468Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.780         5.000       4.220      SLICE_X444Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.510ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 1.117ns (35.025%)  route 2.072ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 9.000 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.880ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           2.072     7.268    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxheadervalid_i
    SLR Crossing[0->1]   
    SLICE_X512Y152       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.882     9.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X512Y152       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
                         clock pessimism              0.104     9.104    
                         inter-SLR compensation      -0.265     8.839    
                         clock uncertainty           -0.035     8.804    
    SLICE_X512Y152       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     8.778    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  1.510    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 1.117ns (35.576%)  route 2.023ns (64.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.880ns = ( 9.000 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.880ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[0])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXHEADER[0]
                         net (fo=1, routed)           2.023     7.219    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxheader_from_gtx_i[0]
    SLR Crossing[0->1]   
    SLICE_X512Y152       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.882     9.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X512Y152       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
                         clock pessimism              0.104     9.104    
                         inter-SLR compensation      -0.265     8.839    
                         clock uncertainty           -0.035     8.804    
    SLICE_X512Y152       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.038     8.766    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 1.117ns (37.007%)  route 1.901ns (62.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[10])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[10]
                         net (fo=1, routed)           1.901     7.097    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[10]
    SLR Crossing[0->1]   
    SLICE_X516Y155       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y155       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y155       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056     8.747    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.117ns (37.071%)  route 1.896ns (62.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[19])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[19]
                         net (fo=1, routed)           1.896     7.092    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[19]
    SLR Crossing[0->1]   
    SLICE_X516Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y154       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.041     8.762    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.117ns (38.051%)  route 1.819ns (61.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[3]
                         net (fo=1, routed)           1.819     7.014    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[3]
    SLR Crossing[0->1]   
    SLICE_X516Y156       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y156       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y156       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.041     8.762    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -7.014    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.117ns (39.105%)  route 1.739ns (60.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[26])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[26]
                         net (fo=1, routed)           1.739     6.935    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[26]
    SLR Crossing[0->1]   
    SLICE_X516Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y153       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056     8.747    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.117ns (39.426%)  route 1.716ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[18]
                         net (fo=1, routed)           1.716     6.912    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[18]
    SLR Crossing[0->1]   
    SLICE_X516Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y154       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.056     8.747    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4
  -------------------------------------------------------------------
                         required time                          8.747    
                         arrival time                          -6.912    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.117ns (37.618%)  route 1.852ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[7])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[7]
                         net (fo=1, routed)           1.852     7.048    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[7]
    SLR Crossing[0->1]   
    SLICE_X516Y156       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y156       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y156       SRL16E (Setup_srl16e_CLK_D)
                                                      0.083     8.886    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 1.117ns (39.537%)  route 1.708ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[11]
                         net (fo=1, routed)           1.708     6.904    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[11]
    SLR Crossing[0->1]   
    SLICE_X516Y155       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y155       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y155       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.041     8.762    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.117ns (39.828%)  route 1.688ns (60.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 8.999 - 5.120 ) 
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.265ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.879ns
    Common Clock Delay      (CCD):    2.115ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.987     4.079    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.117     5.196 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[27]
                         net (fo=1, routed)           1.688     6.883    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[27]
    SLR Crossing[0->1]   
    SLICE_X516Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.881     8.999    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X516Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4/CLK
                         clock pessimism              0.104     9.103    
                         inter-SLR compensation      -0.265     8.838    
                         clock uncertainty           -0.035     8.803    
    SLICE_X516Y153       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.041     8.762    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  1.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.519%)  route 0.134ns (59.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.891     1.692    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X511Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X511Y153       FDRE (Prop_fdre_C_Q)         0.091     1.783 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[6]/Q
                         net (fo=1, routed)           0.134     1.917    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[6]
    SLICE_X508Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.120     2.011    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X508Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1/CLK
                         clock pessimism             -0.282     1.729    
    SLICE_X508Y153       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.847    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.890     1.691    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X509Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y153       FDRE (Prop_fdre_C_Q)         0.100     1.791 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[13]/Q
                         net (fo=1, routed)           0.101     1.892    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[13]
    SLICE_X508Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.120     2.011    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X508Y154       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
                         clock pessimism             -0.306     1.705    
    SLICE_X508Y154       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.807    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.308ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.866     1.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X497Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y151       FDRE (Prop_fdre_C_Q)         0.100     1.767 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.823    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r[0]
    SLICE_X496Y151       LUT5 (Prop_lut5_I1_O)        0.028     1.851 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20/O
                         net (fo=1, routed)           0.000     1.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20_n_0
    SLICE_X496Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.095     1.986    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X496Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/C
                         clock pessimism             -0.308     1.678    
    SLICE_X496Y151       FDRE (Hold_fdre_C_D)         0.087     1.765    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXPOLARITY
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.091ns (14.725%)  route 0.527ns (85.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.098ns
  Inter-SLR Compensation: 0.166ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.063ns
    Common Clock Delay      (CCD):    0.959ns
    Derating Factor          (DF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.892     1.693    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLR Crossing[0->1]   
    SLICE_X514Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X514Y155       FDRE (Prop_fdre_C_Q)         0.091     1.784 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.527     2.311    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/out
    SLR Crossing[1->0]   
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXPOLARITY
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.172     2.063    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                         clock pessimism             -0.098     1.965    
                         inter-SLR compensation       0.166     2.130    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Hold_gtxe2_channel_RXUSRCLK2_RXPOLARITY)
                                                      0.083     2.213    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.330%)  route 0.111ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.891     1.692    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLR Crossing[0->1]   
    SLICE_X509Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X509Y152       FDRE (Prop_fdre_C_Q)         0.100     1.792 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/Q
                         net (fo=2, routed)           0.111     1.903    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/Q[0]
    SLICE_X508Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.120     2.011    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X508Y153       SRL16E                                       r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK
                         clock pessimism             -0.306     1.705    
    SLICE_X508Y153       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.803    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.889     1.690    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y156       FDRE (Prop_fdre_C_Q)         0.100     1.790 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[39]/Q
                         net (fo=1, routed)           0.055     1.845    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[39]
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.119     2.010    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]/C
                         clock pessimism             -0.320     1.690    
    SLICE_X505Y156       FDRE (Hold_fdre_C_D)         0.049     1.739    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.865     1.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/rx_cdrlocked_reg
    SLR Crossing[0->1]   
    SLICE_X493Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X493Y152       FDRE (Prop_fdre_C_Q)         0.100     1.766 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.821    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X493Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.094     1.985    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/rx_cdrlocked_reg
    SLR Crossing[0->1]   
    SLICE_X493Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.319     1.666    
    SLICE_X493Y152       FDRE (Hold_fdre_C_D)         0.047     1.713    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.865     1.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLR Crossing[0->1]   
    SLICE_X491Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X491Y152       FDRE (Prop_fdre_C_Q)         0.100     1.766 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.821    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X491Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.094     1.985    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/rx_cdrlocked_reg
    SLR Crossing[0->1]   
    SLICE_X491Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg/C
                         clock pessimism             -0.319     1.666    
    SLICE_X491Y152       FDRE (Hold_fdre_C_D)         0.047     1.713    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_r_sync3/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.889     1.690    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y156       FDRE (Prop_fdre_C_Q)         0.100     1.790 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/Q
                         net (fo=1, routed)           0.055     1.845    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[32]
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.119     2.010    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/C
                         clock pessimism             -0.320     1.690    
    SLICE_X505Y156       FDRE (Hold_fdre_C_D)         0.047     1.737    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.320ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.889     1.690    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X505Y156       FDRE (Prop_fdre_C_Q)         0.100     1.790 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[37]/Q
                         net (fo=1, routed)           0.055     1.845    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[37]
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.119     2.010    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLR Crossing[0->1]   
    SLICE_X505Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]/C
                         clock pessimism             -0.320     1.690    
    SLICE_X505Y156       FDRE (Hold_fdre_C_D)         0.047     1.737    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            3.200         5.120       1.920      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            2.183         5.120       2.937      RAMB36_X9Y31        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.600         5.120       3.520      BUFGCTRL_X0Y16      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y153      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y153      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y153      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y153      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X504Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X498Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X498Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X494Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         2.560       1.780      SLICE_X498Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X494Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X512Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y155      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X516Y113      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y155      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y155      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         2.560       1.780      SLICE_X508Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            3.200         5.120       1.920      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.600         5.120       3.520      BUFGCTRL_X0Y17      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y1  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y1  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.481ns (19.969%)  route 1.928ns (80.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 12.291 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.521    10.053    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.750    12.291    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.451    12.742    
                         clock uncertainty           -0.059    12.683    
    SLICE_X423Y154       FDRE (Setup_fdre_C_CE)      -0.244    12.439    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.481ns (20.117%)  route 1.910ns (79.883%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 12.291 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.503    10.035    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.750    12.291    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.473    12.764    
                         clock uncertainty           -0.059    12.705    
    SLICE_X423Y153       FDRE (Setup_fdre_C_CE)      -0.244    12.461    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.481ns (20.117%)  route 1.910ns (79.883%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 12.291 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.503    10.035    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.750    12.291    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.473    12.764    
                         clock uncertainty           -0.059    12.705    
    SLICE_X423Y153       FDRE (Setup_fdre_C_CE)      -0.244    12.461    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.481ns (20.117%)  route 1.910ns (79.883%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 12.291 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.503    10.035    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.750    12.291    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.473    12.764    
                         clock uncertainty           -0.059    12.705    
    SLICE_X423Y153       FDRE (Setup_fdre_C_CE)      -0.244    12.461    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.481ns (20.117%)  route 1.910ns (79.883%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.171ns = ( 12.291 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.503    10.035    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.750    12.291    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.473    12.764    
                         clock uncertainty           -0.059    12.705    
    SLICE_X423Y153       FDRE (Setup_fdre_C_CE)      -0.244    12.461    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.481ns (20.971%)  route 1.813ns (79.029%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 12.292 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.406     9.938    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.751    12.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.451    12.743    
                         clock uncertainty           -0.059    12.684    
    SLICE_X423Y152       FDRE (Setup_fdre_C_CE)      -0.244    12.440    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.481ns (20.971%)  route 1.813ns (79.029%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 12.292 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.406     9.938    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.751    12.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.451    12.743    
                         clock uncertainty           -0.059    12.684    
    SLICE_X423Y152       FDRE (Setup_fdre_C_CE)      -0.244    12.440    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.481ns (20.971%)  route 1.813ns (79.029%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 12.292 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.406     9.938    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.751    12.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.451    12.743    
                         clock uncertainty           -0.059    12.684    
    SLICE_X423Y152       FDRE (Setup_fdre_C_CE)      -0.244    12.440    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.481ns (20.971%)  route 1.813ns (79.029%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 12.292 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.406     9.938    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.751    12.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.451    12.743    
                         clock uncertainty           -0.059    12.684    
    SLICE_X423Y152       FDRE (Setup_fdre_C_CE)      -0.244    12.440    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.481ns (21.234%)  route 1.784ns (78.766%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.172ns = ( 12.292 - 5.120 ) 
    Source Clock Delay      (SCD):    7.644ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.094ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.903     7.644    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.269     7.913 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.454     8.367    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X422Y153       LUT4 (Prop_lut4_I1_O)        0.053     8.420 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.236     8.656    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X422Y152       LUT5 (Prop_lut5_I4_O)        0.053     8.709 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.408     9.118    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X422Y151       LUT6 (Prop_lut6_I5_O)        0.053     9.171 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.309     9.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X422Y151       LUT2 (Prop_lut2_I0_O)        0.053     9.532 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.377     9.909    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X423Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     5.120 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885     7.005    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113     7.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580     8.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.781 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.647    10.428    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    10.541 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.751    12.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.451    12.743    
                         clock uncertainty           -0.059    12.684    
    SLICE_X423Y151       FDRE (Setup_fdre_C_CE)      -0.244    12.440    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  2.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.180%)  route 0.061ns (37.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.823     2.983    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y152       FDRE (Prop_fdre_C_Q)         0.100     3.083 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.061     3.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.051     3.587    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.604     2.983    
    SLICE_X438Y152       FDRE (Hold_fdre_C_D)         0.047     3.030    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -3.030    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.584ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.820     2.980    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X428Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X428Y151       FDRE (Prop_fdre_C_Q)         0.118     3.098 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.153    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X428Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.048     3.584    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X428Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.604     2.980    
    SLICE_X428Y151       FDRE (Hold_fdre_C_D)         0.042     3.022    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.819     2.979    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y151       FDRE (Prop_fdre_C_Q)         0.118     3.097 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.152    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.047     3.583    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.604     2.979    
    SLICE_X424Y151       FDRE (Hold_fdre_C_D)         0.042     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.823     2.983    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X438Y152       FDRE (Prop_fdre_C_Q)         0.091     3.074 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.109     3.183    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.051     3.587    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.604     2.983    
    SLICE_X438Y152       FDRE (Hold_fdre_C_D)         0.006     2.989    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.183    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.129ns (46.293%)  route 0.150ns (53.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.819     2.979    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X422Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X422Y151       FDRE (Prop_fdre_C_Q)         0.100     3.079 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.150     3.229    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/in0
    SLICE_X422Y151       LUT4 (Prop_lut4_I0_O)        0.029     3.258 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.258    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X422Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.047     3.583    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X422Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.604     2.979    
    SLICE_X422Y151       FDRE (Hold_fdre_C_D)         0.070     3.049    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.121%)  route 0.156ns (60.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.823     2.983    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X439Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X439Y152       FDRE (Prop_fdre_C_Q)         0.100     3.083 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/Q
                         net (fo=1, routed)           0.156     3.239    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg_n_0
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.051     3.587    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X438Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg/C
                         clock pessimism             -0.593     2.994    
    SLICE_X438Y152       FDRE (Hold_fdre_C_D)         0.032     3.026    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg5_reg
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.839%)  route 0.108ns (50.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.819     2.979    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y151       FDRE (Prop_fdre_C_Q)         0.107     3.086 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/Q
                         net (fo=1, routed)           0.108     3.194    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.047     3.583    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X424Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
                         clock pessimism             -0.604     2.979    
    SLICE_X424Y151       FDRE (Hold_fdre_C_D)         0.002     2.981    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.981    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.177ns (62.033%)  route 0.108ns (37.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.819     2.979    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y150       FDRE (Prop_fdre_C_Q)         0.100     3.079 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/Q
                         net (fo=2, routed)           0.108     3.187    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
    SLICE_X423Y150       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     3.264 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     3.264    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_6
    SLICE_X423Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.047     3.583    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y150       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism             -0.604     2.979    
    SLICE_X423Y150       FDRE (Hold_fdre_C_D)         0.071     3.050    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.264    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.707%)  route 0.110ns (38.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.582ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.818     2.978    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y153       FDRE (Prop_fdre_C_Q)         0.100     3.078 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.110     3.188    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X423Y153       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.265 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.265    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.046     3.582    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y153       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.604     2.978    
    SLICE_X423Y153       FDRE (Hold_fdre_C_D)         0.071     3.049    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          0.819     2.979    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y152       FDRE (Prop_fdre_C_Q)         0.100     3.079 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.110     3.189    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X423Y152       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.266 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.266    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_4
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=34, routed)          1.047     3.583    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLR Crossing[0->1]   
    SLICE_X423Y152       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.604     2.979    
    SLICE_X423Y152       FDRE (Hold_fdre_C_D)         0.071     3.050    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.266    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         5.120       1.120      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         5.120       3.520      BUFGCTRL_X0Y3       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         5.120       3.871      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.700         5.120       4.420      SLICE_X422Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X438Y152      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X422Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X428Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X424Y151      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.510ns (11.378%)  route 3.972ns (88.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.346    12.256    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X510Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X510Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X510Y162       FDRE (Setup_fdre_C_R)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[42]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.510ns (11.378%)  route 3.972ns (88.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.346    12.256    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X510Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X510Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X510Y162       FDRE (Setup_fdre_C_R)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.510ns (11.782%)  route 3.819ns (88.218%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.303ns = ( 17.543 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.193    12.103    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.882    17.543    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/C
                         clock pessimism              0.448    17.991    
                         clock uncertainty           -0.064    17.927    
    SLICE_X514Y160       FDRE (Setup_fdre_C_R)       -0.367    17.560    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]
  -------------------------------------------------------------------
                         required time                         17.560    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.510ns (11.782%)  route 3.819ns (88.218%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.303ns = ( 17.543 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.193    12.103    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.882    17.543    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[31]/C
                         clock pessimism              0.448    17.991    
                         clock uncertainty           -0.064    17.927    
    SLICE_X514Y160       FDRE (Setup_fdre_C_R)       -0.367    17.560    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[31]
  -------------------------------------------------------------------
                         required time                         17.560    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.510ns (11.800%)  route 3.812ns (88.200%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.186    12.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X514Y162       FDRE (Setup_fdre_C_R)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.510ns (11.800%)  route 3.812ns (88.200%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.186    12.096    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y162       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X514Y162       FDRE (Setup_fdre_C_R)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.096    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[61]/S
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.510ns (12.063%)  route 3.718ns (87.937%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.092    12.002    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X513Y162       FDSE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[61]/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X513Y162       FDSE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[61]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X513Y162       FDSE (Setup_fdse_C_S)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[61]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.510ns (12.063%)  route 3.718ns (87.937%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.301ns = ( 17.541 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.092    12.002    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X513Y162       FDSE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.880    17.541    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X513Y162       FDSE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[62]/C
                         clock pessimism              0.448    17.989    
                         clock uncertainty           -0.064    17.925    
    SLICE_X513Y162       FDSE (Setup_fdse_C_S)       -0.367    17.558    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[62]
  -------------------------------------------------------------------
                         required time                         17.558    
                         arrival time                         -12.002    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.510ns (12.067%)  route 3.716ns (87.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 17.542 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.091    12.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.881    17.542    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]/C
                         clock pessimism              0.448    17.990    
                         clock uncertainty           -0.064    17.926    
    SLICE_X514Y161       FDRE (Setup_fdre_C_R)       -0.367    17.559    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[44]
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 0.510ns (12.067%)  route 3.716ns (87.933%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.302ns = ( 17.542 - 10.240 ) 
    Source Clock Delay      (SCD):    7.774ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        2.033     7.774    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/out
    SLR Crossing[0->1]   
    SLICE_X517Y155       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X517Y155       FDRE (Prop_fdre_C_Q)         0.246     8.020 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[3]/Q
                         net (fo=6, routed)           0.836     8.856    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg_n_0_[3]
    SLICE_X517Y156       LUT5 (Prop_lut5_I2_O)        0.158     9.014 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3/O
                         net (fo=5, routed)           0.670     9.684    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/scrambler[57]_i_3_n_0
    SLICE_X513Y156       LUT3 (Prop_lut3_I0_O)        0.053     9.737 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/TX_DATA[55]_i_1/O
                         net (fo=66, routed)          1.120    10.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/txdatavalid_symgen_i
    SLICE_X511Y158       LUT5 (Prop_lut5_I0_O)        0.053    10.910 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          1.091    12.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X514Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.881    17.542    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLR Crossing[0->1]   
    SLICE_X514Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/C
                         clock pessimism              0.448    17.990    
                         clock uncertainty           -0.064    17.926    
    SLICE_X514Y161       FDRE (Setup_fdre_C_R)       -0.367    17.559    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  5.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/D
                            (rising edge-triggered cell SRLC32E clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.668%)  route 0.054ns (37.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.867     3.027    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/out
    SLR Crossing[0->1]   
    SLICE_X499Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y154       FDRE (Prop_fdre_C_Q)         0.091     3.118 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg3_reg/Q
                         net (fo=1, routed)           0.054     3.172    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg3
    SLICE_X498Y154       SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.096     3.632    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/out
    SLR Crossing[0->1]   
    SLICE_X498Y154       SRLC32E                                      r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
                         clock pessimism             -0.594     3.038    
    SLICE_X498Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.063     3.101    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.863     3.023    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X497Y164       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X497Y164       FDRE (Prop_fdre_C_Q)         0.100     3.123 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[19]/Q
                         net (fo=1, routed)           0.055     3.178    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[19]
    SLICE_X496Y164       LUT3 (Prop_lut3_I0_O)        0.028     3.206 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[19]_i_1/O
                         net (fo=1, routed)           0.000     3.206    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[19]_i_1_n_0
    SLICE_X496Y164       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.091     3.627    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X496Y164       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[19]/C
                         clock pessimism             -0.593     3.034    
    SLICE_X496Y164       FDRE (Hold_fdre_C_D)         0.087     3.121    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.138%)  route 0.066ns (39.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.889     3.049    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X501Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X501Y161       FDRE (Prop_fdre_C_Q)         0.100     3.149 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg0_reg[9]/Q
                         net (fo=2, routed)           0.066     3.215    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/pack_data_out[35]
    SLICE_X500Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.119     3.655    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X500Y161       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg1_reg[9]/C
                         clock pessimism             -0.595     3.060    
    SLICE_X500Y161       FDRE (Hold_fdre_C_D)         0.059     3.119    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_packer_inst/mux_by_4.pack_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.853     3.013    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X491Y175       FDCE (Prop_fdce_C_Q)         0.100     3.113 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     3.168    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]_0[8]
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.079     3.615    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.602     3.013    
    SLICE_X491Y175       FDCE (Hold_fdce_C_D)         0.047     3.060    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.853     3.013    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X489Y173       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X489Y173       FDRE (Prop_fdre_C_Q)         0.100     3.113 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     3.168    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/out
    SLICE_X489Y173       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.079     3.615    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X489Y173       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.602     3.013    
    SLICE_X489Y173       FDRE (Hold_fdre_C_D)         0.047     3.060    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.891     3.051    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X503Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y154       FDRE (Prop_fdre_C_Q)         0.100     3.151 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.206    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X503Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.121     3.657    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X503Y154       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/C
                         clock pessimism             -0.606     3.051    
    SLICE_X503Y154       FDRE (Hold_fdre_C_D)         0.047     3.098    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.657ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.891     3.051    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X501Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X501Y156       FDRE (Prop_fdre_C_Q)         0.100     3.151 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.206    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X501Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.121     3.657    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLR Crossing[0->1]   
    SLICE_X501Y156       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/C
                         clock pessimism             -0.606     3.051    
    SLICE_X501Y156       FDRE (Hold_fdre_C_D)         0.047     3.098    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.206    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.864     3.024    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/out
    SLR Crossing[0->1]   
    SLICE_X479Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X479Y151       FDRE (Prop_fdre_C_Q)         0.100     3.124 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     3.179    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg1_b2000t_c2c_bram_aurora_64b66b_0_0_cdc_to
    SLICE_X479Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.094     3.630    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/out
    SLR Crossing[0->1]   
    SLICE_X479Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg2_reg/C
                         clock pessimism             -0.606     3.024    
    SLICE_X479Y151       FDRE (Hold_fdre_C_D)         0.047     3.071    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/core_reset_logic_i/u_rst_done_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.647ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.883     3.043    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X501Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X501Y169       FDCE (Prop_fdce_C_Q)         0.100     3.143 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.198    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]_0[1]
    SLICE_X501Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.111     3.647    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X501Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.604     3.043    
    SLICE_X501Y169       FDCE (Hold_fdce_C_D)         0.047     3.090    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.622ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.859     3.019    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X499Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y169       FDCE (Prop_fdce_C_Q)         0.100     3.119 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     3.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]_0[2]
    SLICE_X499Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.086     3.622    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X499Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.603     3.019    
    SLICE_X499Y169       FDCE (Hold_fdce_C_D)         0.047     3.066    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         10.240      2.240      GTXE2_CHANNEL_X0Y8  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y36        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y34        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            2.183         10.240      8.057      RAMB36_X9Y31        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.183         10.240      8.057      RAMB36_X8Y32        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.183         10.240      8.057      RAMB36_X9Y32        b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.600         10.240      8.640      BUFGCTRL_X0Y2       b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         10.240      8.991      MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X503Y157      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         10.240      9.490      SLICE_X485Y153      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/standard_cc_module_i/cc_count_r_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y1     b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y156      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y156      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.120       4.720      SLICE_X512Y162      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.120       4.720      SLICE_X512Y162      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.120       4.720      SLICE_X512Y162      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         5.120       4.720      SLICE_X510Y162      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[43]/C
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y156      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         5.120       4.340      SLICE_X498Y156      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         5.120       4.340      SLICE_X498Y154      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.120       4.770      SLICE_X503Y156      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/align_r_reg/C
High Pulse Width  Slow    FDSE/C                   n/a            0.350         5.120       4.770      SLICE_X502Y155      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/begin_r_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         5.120       4.770      SLICE_X503Y155      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/check_polarity_r_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         5.120       4.770      SLICE_X496Y179      b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 0.481ns (12.992%)  route 3.221ns (87.008%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.123ns = ( 37.123 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.512     8.790    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y158       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.752    37.123    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y158       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.963    38.086    
                         clock uncertainty           -0.035    38.050    
    SLICE_X431Y158       FDRE (Setup_fdre_C_R)       -0.367    37.683    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.683    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 28.893    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.481ns (13.350%)  route 3.122ns (86.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.413     8.691    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y159       FDRE (Setup_fdre_C_R)       -0.367    37.682    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.682    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.481ns (13.350%)  route 3.122ns (86.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.413     8.691    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y159       FDRE (Setup_fdre_C_R)       -0.367    37.682    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.682    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.481ns (13.350%)  route 3.122ns (86.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.413     8.691    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y159       FDRE (Setup_fdre_C_R)       -0.367    37.682    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.682    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.481ns (13.350%)  route 3.122ns (86.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.413     8.691    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y159       FDRE (Setup_fdre_C_R)       -0.367    37.682    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.682    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             28.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.481ns (13.350%)  route 3.122ns (86.650%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT4 (Prop_lut4_I1_O)        0.053     7.931 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.293     8.224    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X431Y160       LUT6 (Prop_lut6_I5_O)        0.053     8.277 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.413     8.691    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y159       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y159       FDRE (Setup_fdre_C_R)       -0.367    37.682    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.682    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 28.992    

Slack (MET) :             29.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.438ns (13.120%)  route 2.900ns (86.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT5 (Prop_lut5_I2_O)        0.063     7.941 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.485     8.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y160       FDRE (Setup_fdre_C_R)       -0.484    37.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 29.139    

Slack (MET) :             29.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.438ns (13.120%)  route 2.900ns (86.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT5 (Prop_lut5_I2_O)        0.063     7.941 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.485     8.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y160       FDRE (Setup_fdre_C_R)       -0.484    37.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 29.139    

Slack (MET) :             29.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.438ns (13.120%)  route 2.900ns (86.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT5 (Prop_lut5_I2_O)        0.063     7.941 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.485     8.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y160       FDRE (Setup_fdre_C_R)       -0.484    37.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 29.139    

Slack (MET) :             29.139ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.438ns (13.120%)  route 2.900ns (86.880%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.672     6.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X411Y170       LUT5 (Prop_lut5_I3_O)        0.053     6.739 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.139     7.878    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X431Y160       LUT5 (Prop_lut5_I2_O)        0.063     7.941 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.485     8.426    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y160       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X431Y160       FDRE (Setup_fdre_C_R)       -0.484    37.565    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         37.565    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 29.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.201%)  route 0.116ns (53.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.817     1.993    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X434Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X434Y164       FDCE (Prop_fdce_C_Q)         0.100     2.093 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.116     2.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.616     2.027    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.135    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.100ns (25.510%)  route 0.292ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y164       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y164       FDCE (Prop_fdce_C_Q)         0.100     2.092 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.292     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD0
    SLICE_X432Y164       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y164       RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.638     2.005    
    SLICE_X432Y164       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.297     2.302    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.563%)  route 0.100ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X433Y163       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X433Y163       FDCE (Prop_fdce_C_Q)         0.091     2.083 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     2.183    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X432Y163       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.043     2.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X432Y163       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.640     2.003    
    SLICE_X432Y163       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y4   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X437Y161  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X437Y161  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X437Y161  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X436Y161  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X435Y160  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X438Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X437Y160  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X436Y160  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X432Y159  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X428Y163  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.846ns  (logic 0.269ns (31.805%)  route 0.577ns (68.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X465Y158                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X465Y158       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     0.846    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X466Y157       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X466Y157       FDCE (Setup_fdce_C_D)       -0.021     6.646    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.728ns  (logic 0.282ns (38.749%)  route 0.446ns (61.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X504Y179                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X504Y179       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.446     0.728    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X505Y179       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X505Y179       FDCE (Setup_fdce_C_D)       -0.129     6.538    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.751ns  (logic 0.269ns (35.828%)  route 0.482ns (64.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X502Y170                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X502Y170       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.482     0.751    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X503Y171       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X503Y171       FDCE (Setup_fdce_C_D)       -0.019     6.648    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.744ns  (logic 0.269ns (36.147%)  route 0.475ns (63.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X486Y159                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X486Y159       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.475     0.744    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X481Y159       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X481Y159       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.744ns  (logic 0.269ns (36.147%)  route 0.475ns (63.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X486Y158                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X486Y158       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.475     0.744    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X481Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X481Y158       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.766ns  (logic 0.308ns (40.217%)  route 0.458ns (59.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X496Y179                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X496Y179       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.458     0.766    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X496Y178       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X496Y178       FDCE (Setup_fdce_C_D)        0.012     6.679    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.068%)  route 0.384ns (60.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X503Y170                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X503Y170       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.384     0.630    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X501Y170       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X501Y170       FDCE (Setup_fdce_C_D)       -0.124     6.543    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.734ns  (logic 0.269ns (36.628%)  route 0.465ns (63.372%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X467Y159                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X467Y159       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.465     0.734    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X466Y159       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X466Y159       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.728ns  (logic 0.269ns (36.955%)  route 0.459ns (63.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X467Y159                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X467Y159       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.728    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X467Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X467Y158       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_b2000t_c2c_bram_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.724ns  (logic 0.269ns (37.160%)  route 0.455ns (62.840%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X501Y169                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X501Y169       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.455     0.724    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X503Y171       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X503Y171       FDCE (Setup_fdce_C_D)       -0.018     6.649    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  5.925    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -5.240ns,  Total Violation       -5.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.240ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        14.666ns  (logic 0.269ns (1.834%)  route 14.397ns (98.166%))
  Logic Levels:           0  
  Clock Path Skew:        6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 15.705 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.635ns = ( 6.032 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     7.627 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     8.857    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757     1.100 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     2.833    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120     2.953 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.079     6.032    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->1]   
    SLICE_X442Y176       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y176       FDRE (Prop_fdre_C_Q)         0.269     6.301 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)          14.397    20.698    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X444Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.907    15.705    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->1]   
    SLICE_X444Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000    15.705    
                         clock uncertainty           -0.238    15.468    
    SLICE_X444Y171       FDRE (Setup_fdre_C_D)       -0.009    15.459    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.459    
                         arrival time                         -20.698    
  -------------------------------------------------------------------
                         slack                                 -5.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 0.100ns (1.948%)  route 5.034ns (98.052%))
  Logic Levels:           0  
  Clock Path Skew:        2.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    0.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.157ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.162     0.027    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLR Crossing[3->1]   
    SLICE_X442Y176       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X442Y176       FDRE (Prop_fdre_C_Q)         0.100     0.127 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           5.034     5.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_pma_init_in
    SLICE_X444Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.509     2.843    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLR Crossing[3->1]   
    SLICE_X444Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                         clock pessimism              0.000     2.843    
                         clock uncertainty            0.238     3.080    
    SLICE_X444Y171       FDRE (Hold_fdre_C_D)         0.037     3.117    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.117    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  2.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        8.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.937ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.975ns  (logic 0.282ns (28.931%)  route 0.693ns (71.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X498Y172                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X498Y172       FDCE (Prop_fdce_C_Q)         0.282     0.282 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.693     0.975    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X498Y170       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X498Y170       FDCE (Setup_fdce_C_D)       -0.088     9.912    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                  8.937    

Slack (MET) :             9.096ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.886ns  (logic 0.269ns (30.357%)  route 0.617ns (69.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y178                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X499Y178       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.617     0.886    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X491Y176       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X491Y176       FDCE (Setup_fdce_C_D)       -0.018     9.982    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  9.096    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.871ns  (logic 0.269ns (30.874%)  route 0.602ns (69.126%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X502Y180                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X502Y180       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.602     0.871    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X502Y178       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X502Y178       FDCE (Setup_fdce_C_D)       -0.024     9.976    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.976    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.109ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.269ns (30.843%)  route 0.603ns (69.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y177                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X499Y177       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.603     0.872    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X490Y175       FDCE (Setup_fdce_C_D)       -0.019     9.981    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  9.109    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.783%)  route 0.504ns (67.217%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y177                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X499Y177       FDCE (Prop_fdce_C_Q)         0.246     0.246 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.504     0.750    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X491Y175       FDCE (Setup_fdce_C_D)       -0.123     9.877    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.161ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.851ns  (logic 0.308ns (36.208%)  route 0.543ns (63.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X498Y172                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X498Y172       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.543     0.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X498Y168       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X498Y168       FDCE (Setup_fdce_C_D)        0.012    10.012    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.012    
                         arrival time                          -0.851    
  -------------------------------------------------------------------
                         slack                                  9.161    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.816ns  (logic 0.308ns (37.738%)  route 0.508ns (62.262%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X498Y172                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X498Y172       FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.508     0.816    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X499Y169       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X499Y169       FDCE (Setup_fdce_C_D)       -0.019     9.981    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                          -0.816    
  -------------------------------------------------------------------
                         slack                                  9.165    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.796ns  (logic 0.269ns (33.807%)  route 0.527ns (66.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y179                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X499Y179       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.527     0.796    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X495Y173       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X495Y173       FDCE (Setup_fdce_C_D)       -0.018     9.982    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.190ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.792ns  (logic 0.269ns (33.949%)  route 0.523ns (66.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y180                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X499Y180       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.523     0.792    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X501Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X501Y177       FDCE (Setup_fdce_C_D)       -0.018     9.982    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -0.792    
  -------------------------------------------------------------------
                         slack                                  9.190    

Slack (MET) :             9.203ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.779ns  (logic 0.269ns (34.538%)  route 0.510ns (65.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X499Y177                                    0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X499Y177       FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.510     0.779    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X490Y175       FDCE (Setup_fdce_C_D)       -0.018     9.982    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.982    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  9.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        6.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.118ns  (logic 0.361ns (11.578%)  route 2.757ns (88.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          2.084     9.292    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X414Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X414Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]/C
                         clock pessimism              0.361    16.071    
                         clock uncertainty           -0.035    16.035    
    SLICE_X414Y152       FDCE (Recov_fdce_C_CLR)     -0.255    15.780    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.361ns (11.587%)  route 2.755ns (88.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 15.709 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          2.081     9.289    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X415Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.911    15.709    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X415Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]/C
                         clock pessimism              0.361    16.071    
                         clock uncertainty           -0.035    16.035    
    SLICE_X415Y152       FDCE (Recov_fdce_C_CLR)     -0.255    15.780    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.780    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.361ns (11.792%)  route 2.700ns (88.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          2.027     9.235    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X417Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X417Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.361    16.070    
                         clock uncertainty           -0.035    16.034    
    SLICE_X417Y153       FDCE (Recov_fdce_C_CLR)     -0.255    15.779    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.361ns (11.992%)  route 2.649ns (88.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.976     9.184    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X414Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X414Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/C
                         clock pessimism              0.361    16.070    
                         clock uncertainty           -0.035    16.034    
    SLICE_X414Y153       FDCE (Recov_fdce_C_CLR)     -0.255    15.779    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.361ns (12.008%)  route 2.645ns (87.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.972     9.180    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X413Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X413Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.361    16.070    
                         clock uncertainty           -0.035    16.034    
    SLICE_X413Y152       FDCE (Recov_fdce_C_CLR)     -0.255    15.779    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.607ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.361ns (11.792%)  route 2.700ns (88.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          2.027     9.235    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X416Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X416Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]/C
                         clock pessimism              0.361    16.070    
                         clock uncertainty           -0.035    16.034    
    SLICE_X416Y153       FDCE (Recov_fdce_C_CLR)     -0.192    15.842    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.842    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  6.607    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.308ns (10.414%)  route 2.650ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 15.715 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.650     9.131    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X434Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.917    15.715    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X434Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]/C
                         clock pessimism              0.361    16.077    
                         clock uncertainty           -0.035    16.041    
    SLICE_X434Y151       FDCE (Recov_fdce_C_CLR)     -0.255    15.786    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.655ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.308ns (10.414%)  route 2.650ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 15.715 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.650     9.131    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X434Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.917    15.715    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X434Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism              0.361    16.077    
                         clock uncertainty           -0.035    16.041    
    SLICE_X434Y151       FDCE (Recov_fdce_C_CLR)     -0.255    15.786    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  6.655    

Slack (MET) :             6.657ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.308ns (10.422%)  route 2.647ns (89.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.715ns = ( 15.715 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          2.647     9.129    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X435Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.917    15.715    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X435Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.361    16.077    
                         clock uncertainty           -0.035    16.041    
    SLICE_X435Y151       FDCE (Recov_fdce_C_CLR)     -0.255    15.786    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         15.786    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.713ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.361ns (12.478%)  route 2.532ns (87.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.708ns = ( 15.708 - 10.000 ) 
    Source Clock Delay      (SCD):    6.174ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.964     0.964 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.923     2.887    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.120     3.007 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         3.167     6.174    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.308     6.482 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.673     7.155    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/dly_gt_rst_r_reg[18]
    SLICE_X473Y150       LUT3 (Prop_lut3_I1_O)        0.053     7.208 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.859     9.067    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X413Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    M42                                               0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.853    10.853 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.832    12.685    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.113    12.798 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         2.910    15.708    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X413Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.361    16.070    
                         clock uncertainty           -0.035    16.034    
    SLICE_X413Y151       FDCE (Recov_fdce_C_CLR)     -0.255    15.779    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.779    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  6.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/PRE
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.118ns (19.199%)  route 0.497ns (80.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.497     3.007    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X436Y152       FDPE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.520     2.854    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X436Y152       FDPE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg/C
                         clock pessimism             -0.464     2.389    
    SLICE_X436Y152       FDPE (Remov_fdpe_C_PRE)     -0.052     2.337    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_seq_scramb_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.118ns (16.212%)  route 0.610ns (83.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.610     3.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X432Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.519     2.853    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X432Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]/C
                         clock pessimism             -0.464     2.388    
    SLICE_X432Y151       FDCE (Remov_fdce_C_CLR)     -0.050     2.338    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.118ns (16.568%)  route 0.594ns (83.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.594     3.105    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X434Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.520     2.854    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X434Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]/C
                         clock pessimism             -0.464     2.389    
    SLICE_X434Y152       FDCE (Remov_fdce_C_CLR)     -0.069     2.320    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/PRE
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.118ns (16.623%)  route 0.592ns (83.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.592     3.102    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X435Y152       FDPE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.520     2.854    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X435Y152       FDPE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism             -0.464     2.389    
    SLICE_X435Y152       FDPE (Remov_fdpe_C_PRE)     -0.072     2.317    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.118ns (16.212%)  route 0.610ns (83.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.610     3.120    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X433Y151       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.519     2.853    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X433Y151       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]/C
                         clock pessimism             -0.464     2.388    
    SLICE_X433Y151       FDCE (Remov_fdce_C_CLR)     -0.069     2.319    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.118ns (15.290%)  route 0.654ns (84.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.654     3.164    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X431Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.518     2.852    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X431Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism             -0.464     2.387    
    SLICE_X431Y153       FDCE (Remov_fdce_C_CLR)     -0.069     2.318    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/pll_reset_asserted_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.118ns (14.878%)  route 0.675ns (85.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.675     3.185    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X432Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/pll_reset_asserted_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.519     2.853    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X432Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism             -0.464     2.388    
    SLICE_X432Y152       FDCE (Remov_fdce_C_CLR)     -0.050     2.338    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.118ns (14.878%)  route 0.675ns (85.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.675     3.185    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X433Y152       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.519     2.853    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X433Y152       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]/C
                         clock pessimism             -0.464     2.388    
    SLICE_X433Y152       FDCE (Remov_fdce_C_CLR)     -0.069     2.319    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.118ns (13.483%)  route 0.757ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.757     3.268    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X427Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.517     2.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X427Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.464     2.386    
    SLICE_X427Y153       FDCE (Remov_fdce_C_CLR)     -0.069     2.317    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.118ns (13.483%)  route 0.757ns (86.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.851ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.393     0.393 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.761     1.154    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.026     1.180 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.212     2.392    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLR Crossing[3->1]   
    SLICE_X468Y151       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X468Y151       FDRE (Prop_fdre_C_Q)         0.118     2.510 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[18]/Q
                         net (fo=29, routed)          0.757     3.268    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/dly_gt_rst_r_reg[18]
    SLICE_X427Y153       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    M42                                               0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    M42                  IBUFDS (Prop_ibufds_I_O)     0.472     0.472 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           0.832     1.304    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y97       BUFG (Prop_bufg_I_O)         0.030     1.334 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=301, routed)         1.517     2.851    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_clk_n
    SLR Crossing[3->1]   
    SLICE_X427Y153       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.464     2.386    
    SLICE_X427Y153       FDCE (Remov_fdce_C_CLR)     -0.069     2.317    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  0.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0
  To Clock:  clk_out1_b2000t_c2c_bram_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[37]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.322ns (6.705%)  route 4.480ns (93.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 6.491 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.930     4.253    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y178       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.896     6.491    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y178       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[37]/C
                         clock pessimism             -0.489     6.002    
                         clock uncertainty           -0.080     5.922    
    SLICE_X409Y178       FDCE (Recov_fdce_C_CLR)     -0.255     5.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[37]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.322ns (6.705%)  route 4.480ns (93.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 6.491 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.930     4.253    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y178       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.896     6.491    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y178       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[5]/C
                         clock pessimism             -0.489     6.002    
                         clock uncertainty           -0.080     5.922    
    SLICE_X409Y178       FDCE (Recov_fdce_C_CLR)     -0.255     5.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_0_reg[5]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_out_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.322ns (6.705%)  route 4.480ns (93.295%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 6.491 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.930     4.253    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X408Y178       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_out_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.896     6.491    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X408Y178       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_out_reg[24]/C
                         clock pessimism             -0.489     6.002    
                         clock uncertainty           -0.080     5.922    
    SLICE_X408Y178       FDCE (Recov_fdce_C_CLR)     -0.192     5.730    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[28]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[28]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[29]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[29]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[31]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[31]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[37]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[37]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[37]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[39]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[39]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 0.322ns (6.860%)  route 4.372ns (93.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.177ns = ( 6.490 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.821     4.144    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X409Y177       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.895     6.490    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X409Y177       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[7]/C
                         clock pessimism             -0.489     6.001    
                         clock uncertainty           -0.080     5.921    
    SLICE_X409Y177       FDCE (Recov_fdce_C_CLR)     -0.255     5.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_ain_a_reg[7]
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_bin_a_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@6.667ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.322ns (6.862%)  route 4.371ns (93.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.166ns = ( 6.501 - 6.667 ) 
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.489ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.190    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.757    -5.567 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733    -3.834    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.120    -3.714 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       3.164    -0.550    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLR Crossing[3->1]   
    SLICE_X466Y189       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X466Y189       FDRE (Prop_fdre_C_Q)         0.269    -0.281 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=132, routed)         0.551     0.270    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/s_axi_aresetn
    SLICE_X456Y188       LUT1 (Prop_lut1_I0_O)        0.053     0.323 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_bram_ctrl_5/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/bram_rst_a_INST_0/O
                         net (fo=759, routed)         3.820     4.143    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/rst
    SLICE_X406Y190       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_bin_a_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    K41                                               0.000     6.667 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     6.667    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.850     7.517 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.666    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.831     1.835 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647     3.482    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.113     3.595 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       2.906     6.501    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/clk
    SLR Crossing[3->1]   
    SLICE_X406Y190       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_bin_a_reg[19]/C
                         clock pessimism             -0.489     6.012    
                         clock uncertainty           -0.080     5.932    
    SLICE_X406Y190       FDCE (Recov_fdce_C_CLR)     -0.255     5.677    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/dut_120_0/inst/data_bin_a_reg[19]
  -------------------------------------------------------------------
                         required time                          5.677    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.435%)  route 0.115ns (53.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     0.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X432Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.516     0.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLR Crossing[3->1]   
    SLICE_X432Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.116     0.048    
    SLICE_X432Y161       FDCE (Remov_fdce_C_CLR)     -0.050    -0.002    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.435%)  route 0.115ns (53.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     0.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X432Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.516     0.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLR Crossing[3->1]   
    SLICE_X432Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.116     0.048    
    SLICE_X432Y161       FDCE (Remov_fdce_C_CLR)     -0.050    -0.002    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.435%)  route 0.115ns (53.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     0.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X432Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.516     0.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLR Crossing[3->1]   
    SLICE_X432Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.116     0.048    
    SLICE_X432Y161       FDCE (Remov_fdce_C_CLR)     -0.050    -0.002    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.435%)  route 0.115ns (53.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     0.249    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X432Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.516     0.164    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLR Crossing[3->1]   
    SLICE_X432Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.116     0.048    
    SLICE_X432Y161       FDCE (Remov_fdce_C_CLR)     -0.050    -0.002    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.800%)  route 0.158ns (61.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.168ns
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.172     0.037    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[3->1]   
    SLICE_X437Y156       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X437Y156       FDCE (Prop_fdce_C_Q)         0.100     0.137 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.158     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X438Y156       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.520     0.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLR Crossing[3->1]   
    SLICE_X438Y156       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.094     0.074    
    SLICE_X438Y156       FDCE (Remov_fdce_C_CLR)     -0.069     0.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.335%)  route 0.161ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X434Y162       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.515     0.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLR Crossing[3->1]   
    SLICE_X434Y162       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.094     0.069    
    SLICE_X434Y162       FDCE (Remov_fdce_C_CLR)     -0.069     0.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.335%)  route 0.161ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X434Y162       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.515     0.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLR Crossing[3->1]   
    SLICE_X434Y162       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.094     0.069    
    SLICE_X434Y162       FDCE (Remov_fdce_C_CLR)     -0.069     0.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.335%)  route 0.161ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X434Y162       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.515     0.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLR Crossing[3->1]   
    SLICE_X434Y162       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.094     0.069    
    SLICE_X434Y162       FDCE (Remov_fdce_C_CLR)     -0.069     0.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.335%)  route 0.161ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X434Y162       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.515     0.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLR Crossing[3->1]   
    SLICE_X434Y162       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.094     0.069    
    SLICE_X434Y162       FDCE (Remov_fdce_C_CLR)     -0.069     0.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_b2000t_c2c_bram_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns - clk_out1_b2000t_c2c_bram_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.335%)  route 0.161ns (61.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.163ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.672    -1.779 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618    -1.161    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.026    -1.135 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.169     0.034    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLR Crossing[3->1]   
    SLICE_X430Y161       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y161       FDPE (Prop_fdpe_C_Q)         0.100     0.134 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     0.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X434Y162       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_b2000t_c2c_bram_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K41                                               0.000     0.000 r  CLK_IN1_D_clk_p (IN)
                         net (fo=0)                   0.000     0.000    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_p
    K41                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_in1_b2000t_c2c_bram_clk_wiz_0
    MMCME2_ADV_X0Y10     MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.088    -2.067 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685    -1.382    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clk_out1_b2000t_c2c_bram_clk_wiz_0
    BUFGCTRL_X0Y96       BUFG (Prop_bufg_I_O)         0.030    -1.352 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=15041, routed)       1.515     0.163    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLR Crossing[3->1]   
    SLICE_X434Y162       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.094     0.069    
    SLICE_X434Y162       FDCE (Remov_fdce_C_CLR)     -0.069     0.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.428ns (11.933%)  route 3.159ns (88.067%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 37.121 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.801     8.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X431Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.750    37.121    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.963    38.084    
                         clock uncertainty           -0.035    38.048    
    SLICE_X431Y161       FDCE (Recov_fdce_C_CLR)     -0.255    37.793    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.428ns (11.933%)  route 3.159ns (88.067%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 37.121 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.801     8.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X431Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.750    37.121    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.963    38.084    
                         clock uncertainty           -0.035    38.048    
    SLICE_X431Y161       FDCE (Recov_fdce_C_CLR)     -0.255    37.793    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.428ns (11.933%)  route 3.159ns (88.067%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 37.121 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.801     8.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X431Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.750    37.121    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.963    38.084    
                         clock uncertainty           -0.035    38.048    
    SLICE_X431Y161       FDCE (Recov_fdce_C_CLR)     -0.255    37.793    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.428ns (11.933%)  route 3.159ns (88.067%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 37.121 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.801     8.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X431Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.750    37.121    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.963    38.084    
                         clock uncertainty           -0.035    38.048    
    SLICE_X431Y161       FDCE (Recov_fdce_C_CLR)     -0.255    37.793    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.119ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.428ns (11.933%)  route 3.159ns (88.067%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 37.121 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.801     8.674    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X431Y161       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.750    37.121    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y161       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.963    38.084    
                         clock uncertainty           -0.035    38.048    
    SLICE_X431Y161       FDCE (Recov_fdce_C_CLR)     -0.255    37.793    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.793    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                 29.119    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.428ns (12.279%)  route 3.058ns (87.721%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.700     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y160       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X430Y160       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X430Y160       FDCE (Recov_fdce_C_CLR)     -0.255    37.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.428ns (12.279%)  route 3.058ns (87.721%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.700     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y160       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X430Y160       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X430Y160       FDCE (Recov_fdce_C_CLR)     -0.255    37.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.428ns (12.279%)  route 3.058ns (87.721%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.700     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y160       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X430Y160       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X430Y160       FDCE (Recov_fdce_C_CLR)     -0.255    37.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.428ns (12.279%)  route 3.058ns (87.721%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.700     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y160       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X430Y160       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X430Y160       FDCE (Recov_fdce_C_CLR)     -0.255    37.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 29.221    

Slack (MET) :             29.221ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.428ns (12.279%)  route 3.058ns (87.721%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.122ns = ( 37.122 - 33.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.963ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.086     3.086    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120     3.206 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.882     5.088    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLR Crossing[0->1]   
    SLICE_X410Y173       FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y173       FDRE (Prop_fdre_C_Q)         0.269     5.357 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.604     5.961    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X410Y173       LUT6 (Prop_lut6_I3_O)        0.053     6.014 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.786     6.800    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X412Y170       LUT4 (Prop_lut4_I3_O)        0.053     6.853 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.967     7.820    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X426Y164       LUT1 (Prop_lut1_I0_O)        0.053     7.873 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.700     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X430Y160       FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.258    35.258    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    35.371 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.751    37.122    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X430Y160       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.963    38.085    
                         clock uncertainty           -0.035    38.049    
    SLICE_X430Y160       FDCE (Recov_fdce_C_CLR)     -0.255    37.794    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 29.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDCE (Remov_fdce_C_CLR)     -0.069     1.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDPE (Remov_fdpe_C_PRE)     -0.072     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.068%)  route 0.112ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.815     1.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X429Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X429Y165       FDPE (Prop_fdpe_C_Q)         0.100     2.091 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X431Y165       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.042     2.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X431Y165       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.616     2.026    
    SLICE_X431Y165       FDPE (Remov_fdpe_C_PRE)     -0.072     1.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.328%)  route 0.116ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X441Y167       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y167       FDPE (Prop_fdpe_C_Q)         0.100     2.092 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.116     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X441Y168       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.041     2.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X441Y168       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.638     2.003    
    SLICE_X441Y168       FDCE (Remov_fdce_C_CLR)     -0.069     1.934    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.328%)  route 0.116ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.150     1.150    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.176 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         0.816     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X441Y167       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X441Y167       FDPE (Prop_fdpe_C_Q)         0.100     2.092 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.116     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X441Y168       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y4           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.570     1.570    dbg_hub/inst/tck_bs
    SLR Crossing[1->0]   
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.600 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=394, routed)         1.041     2.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLR Crossing[0->1]   
    SLICE_X441Y168       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.638     2.003    
    SLICE_X441Y168       FDCE (Remov_fdce_C_CLR)     -0.069     1.934    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.795ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.269ns (12.802%)  route 1.832ns (87.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.832     9.813    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X490Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X490Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  7.795    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.269ns (12.817%)  route 1.830ns (87.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.830     9.811    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X491Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X491Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  7.797    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.269ns (12.817%)  route 1.830ns (87.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.239ns = ( 17.479 - 10.240 ) 
    Source Clock Delay      (SCD):    7.712ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.972     1.972    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     2.092 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.708     3.800    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.888 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.733     5.621    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     5.741 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.971     7.712    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X490Y171       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X490Y171       FDRE (Prop_fdre_C_Q)         0.269     7.981 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          1.830     9.811    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X491Y175       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000    10.240 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.885    12.125    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    12.238 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.580    13.818    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.901 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.647    15.548    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    15.661 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.818    17.479    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X491Y175       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.448    17.927    
                         clock uncertainty           -0.064    17.863    
    SLICE_X491Y175       FDCE (Recov_fdce_C_CLR)     -0.255    17.608    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.608    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  7.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.061%)  route 0.212ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.212     3.333    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X483Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X483Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X483Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.061%)  route 0.212ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.212     3.333    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X483Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X483Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X483Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.061%)  route 0.212ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.212     3.333    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X483Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X483Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X483Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.061%)  route 0.212ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.212     3.333    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X483Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X483Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X483Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.061%)  route 0.212ns (67.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.212     3.333    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X483Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X483Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X483Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.820%)  route 0.214ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.214     3.335    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X482Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X482Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X482Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.820%)  route 0.214ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.214     3.335    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X482Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X482Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X482Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.820%)  route 0.214ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.214     3.335    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X482Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X482Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X482Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.820%)  route 0.214ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.214     3.335    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X482Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X482Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X482Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.820%)  route 0.214ns (68.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.775     0.775    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.801 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.665     1.466    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.516 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.134    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.160 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        0.861     3.021    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X481Y160       FDRE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X481Y160       FDRE (Prop_fdre_C_Q)         0.100     3.121 f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=67, routed)          0.214     3.335    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X482Y158       FDCE                                         f  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                0.000     0.000 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/b2000t_c2c_bram_aurora_64b66b_0_0_core_i/b2000t_c2c_bram_aurora_64b66b_0_0_wrapper_i/b2000t_c2c_bram_aurora_64b66b_0_0_multi_gt_i/b2000t_c2c_bram_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.861     0.861    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.891 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.877     1.768    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.821 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.685     2.506    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.536 r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1795, routed)        1.092     3.628    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLR Crossing[0->1]   
    SLICE_X482Y158       FDCE                                         r  b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.568     3.060    
    SLICE_X482Y158       FDCE (Remov_fdce_C_CLR)     -0.069     2.991    b2000t_c2c_bram_wrapper_i/b2000t_c2c_bram_i/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  0.344    





