
---------- Begin Simulation Statistics ----------
final_tick                               2542118421500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   236646                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.73                       # Real time elapsed on the host
host_tick_rate                              682942163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195733                       # Number of instructions simulated
sim_ops                                       4195733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012109                       # Number of seconds simulated
sim_ticks                                 12108576500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.320111                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  361735                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               665932                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2659                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            108952                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            970986                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26957                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          154558                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           127601                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1173766                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71086                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27683                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195733                       # Number of instructions committed
system.cpu.committedOps                       4195733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.768564                       # CPI: cycles per instruction
system.cpu.discardedOps                        309383                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   616109                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1475091                       # DTB hits
system.cpu.dtb.data_misses                       8374                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414635                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       871426                       # DTB read hits
system.cpu.dtb.read_misses                       7515                       # DTB read misses
system.cpu.dtb.write_accesses                  201474                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      603665                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18255                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3684491                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1148671                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           684808                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17033802                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173353                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977001                       # ITB accesses
system.cpu.itb.fetch_acv                          349                       # ITB acv
system.cpu.itb.fetch_hits                      971963                       # ITB hits
system.cpu.itb.fetch_misses                      5038                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4239     69.43%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6105                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14449                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2698     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5154                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11164079500     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9074500      0.07%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19666500      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               919725500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12112546000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944509                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8176990000     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3935556000     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24203353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85385      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541368     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839211     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592470     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104960      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195733                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7169551                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317429                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22883455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22883455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22883455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22883455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117351.051282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117351.051282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117351.051282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117351.051282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13122480                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13122480                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13122480                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13122480                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67294.769231                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67294.769231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67294.769231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67294.769231                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22533958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22533958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117364.364583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117364.364583                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12922983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12922983                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67307.203125                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67307.203125                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.285039                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539631272000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.285039                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205315                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205315                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130467                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34910                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88463                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34518                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28970                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28970                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89053                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41308                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11356992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11356992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18089145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159746                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052291                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159308     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159746                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           834245028                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378089000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          472231250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5695360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10192832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5695360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5695360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470357519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371428632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841786151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470357519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470357519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184517148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184517148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184517148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470357519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371428632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026303298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211026750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413159                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113747                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123152                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10383                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2024                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2037361750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4828861750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13684.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32434.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81722                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123152                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.521536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.295887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.725231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35119     42.38%     42.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24538     29.61%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10282     12.41%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4675      5.64%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2407      2.90%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.78%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.14%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      0.72%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2827      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82863                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.967409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.363297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.671874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1328     17.81%     17.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5640     75.64%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.02%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.50%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243026                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.227470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6645     89.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              106      1.42%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              483      6.48%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.03%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.91%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9528320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7750912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10192832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7881728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12108571500                       # Total gap between requests
system.mem_ctrls.avgGap                      42875.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5064320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7750912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418242392.076393067837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368664309.962446868420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640117523.310853242874                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70273                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2573753750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255108000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297007783500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28921.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32090.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411717.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318279780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169154535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567572880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          313915140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5281170840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202392000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7808250375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.852876                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473930750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11230345750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273397740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145310550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495430320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318268620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955765200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5245667250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232289760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7666129440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.115663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    548916250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11155360250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1004455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12101376500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686201                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686201                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686201                       # number of overall hits
system.cpu.icache.overall_hits::total         1686201                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89054                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89054                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89054                       # number of overall misses
system.cpu.icache.overall_misses::total         89054                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5488019500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5488019500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5488019500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5488019500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1775255                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1775255                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1775255                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1775255                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050164                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050164                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050164                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050164                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61625.749545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61625.749545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61625.749545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61625.749545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88463                       # number of writebacks
system.cpu.icache.writebacks::total             88463                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5398966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5398966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5398966500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5398966500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050164                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050164                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050164                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050164                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60625.760774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60625.760774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60625.760774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60625.760774                       # average overall mshr miss latency
system.cpu.icache.replacements                  88463                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686201                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686201                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89054                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89054                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5488019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5488019500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1775255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1775255                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050164                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61625.749545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61625.749545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5398966500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5398966500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60625.760774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60625.760774                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848493                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1744635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88541                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.704261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848493                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995798                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3639563                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3639563                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1332459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1332459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1332459                       # number of overall hits
system.cpu.dcache.overall_hits::total         1332459                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105969                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105969                       # number of overall misses
system.cpu.dcache.overall_misses::total        105969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6787178000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6787178000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6787178000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6787178000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1438428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1438428                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1438428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1438428                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64048.712359                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64048.712359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64048.712359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64048.712359                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34734                       # number of writebacks
system.cpu.dcache.writebacks::total             34734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4416406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4416406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4416406000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4416406000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048245                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048245                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048245                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048245                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63639.725060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63639.725060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63639.725060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63639.725060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103867.788462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69249                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       801652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          801652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49545                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3323743500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3323743500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       851197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       851197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67085.346655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67085.346655                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9131                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700983000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66832.854951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66832.854951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530807                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3463434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3463434500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587231                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61382.292996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61382.292996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28983                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715423000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715423000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049355                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59187.213194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59187.213194                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          893                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62971500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62971500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079818                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70516.797312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70516.797312                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          893                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62078500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69516.797312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69516.797312                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542118421500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.357685                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1393916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69249                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.129042                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.357685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2991749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2991749                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552553554500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 673462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745860                       # Number of bytes of host memory used
host_op_rate                                   673455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.48                       # Real time elapsed on the host
host_tick_rate                              709552165                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7728764                       # Number of instructions simulated
sim_ops                                       7728764                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008143                       # Number of seconds simulated
sim_ticks                                  8143044000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.852158                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181365                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               395543                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              12374                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             69088                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            512533                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16695                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          106776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            90081                       # Number of indirect misses.
system.cpu.branchPred.lookups                  682173                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   81536                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        18613                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2793598                       # Number of instructions committed
system.cpu.committedOps                       2793598                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.392974                       # CPI: cycles per instruction
system.cpu.discardedOps                        275102                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   352570                       # DTB accesses
system.cpu.dtb.data_acv                            44                       # DTB access violations
system.cpu.dtb.data_hits                       878919                       # DTB hits
system.cpu.dtb.data_misses                       2225                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   235437                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                       546399                       # DTB read hits
system.cpu.dtb.read_misses                       1770                       # DTB read misses
system.cpu.dtb.write_accesses                  117133                       # DTB write accesses
system.cpu.dtb.write_acv                           30                       # DTB write access violations
system.cpu.dtb.write_hits                      332520                       # DTB write hits
system.cpu.dtb.write_misses                       455                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              205003                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2406700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            718430                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           384389                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10534026                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.185426                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  586503                       # ITB accesses
system.cpu.itb.fetch_acv                          134                       # ITB acv
system.cpu.itb.fetch_hits                      585144                       # ITB hits
system.cpu.itb.fetch_misses                      1359                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   187      3.54%      3.54% # number of callpals executed
system.cpu.kern.callpal::tbi                       11      0.21%      3.75% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4348     82.35%     86.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     192      3.64%     89.73% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.02%     89.75% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.02%     89.77% # number of callpals executed
system.cpu.kern.callpal::rti                      307      5.81%     95.59% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      1.14%     96.72% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.08%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdunique                 168      3.18%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   5280                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       7341                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       97                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1826     38.83%     38.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.85%     39.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.17%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2829     60.15%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4703                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1823     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      1.08%     50.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.22%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1823     49.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3694                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5668363500     69.59%     69.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                72132500      0.89%     70.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 8852500      0.11%     70.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2396135500     29.42%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8145484000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998357                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.644397                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.785456                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 266                      
system.cpu.kern.mode_good::user                   261                      
system.cpu.kern.mode_good::idle                     5                      
system.cpu.kern.mode_switch::kernel               482                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 261                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  12                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.551867                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.416667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704636                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5894005500     72.36%     72.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1488567500     18.27%     90.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            762911000      9.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      187                       # number of times the context was actually changed
system.cpu.numCycles                         15065800                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        97                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              108406      3.88%      3.88% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1700713     60.88%     64.76% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4401      0.16%     64.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 57927      2.07%     66.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   208      0.01%     67.00% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 33641      1.20%     68.20% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  460      0.02%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 11163      0.40%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                 470489     16.84%     85.46% # Class of committed instruction
system.cpu.op_class_0::MemWrite                295724     10.59%     96.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             35318      1.26%     97.31% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            34936      1.25%     98.56% # Class of committed instruction
system.cpu.op_class_0::IprAccess                40212      1.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2793598                       # Class of committed instruction
system.cpu.quiesceCycles                      1220288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4531774                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          171                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        232249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25218                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25218                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25218                       # number of overall misses
system.iocache.overall_misses::total            25218                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2974727618                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2974727618                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2974727618                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2974727618                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25218                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117960.489254                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117960.489254                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117960.489254                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117960.489254                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           173                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    34.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25218                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1712373258                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1712373258                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1712373258                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1712373258                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67902.817749                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67902.817749                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67902.817749                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67902.817749                       # average overall mshr miss latency
system.iocache.replacements                     25218                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      7625967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7625967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115544.954545                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115544.954545                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4325967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4325967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65544.954545                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65544.954545                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2967101651                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2967101651                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117966.827727                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117966.827727                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1708047291                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1708047291                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67909.004890                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67909.004890                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 730                       # Transaction distribution
system.membus.trans_dist::ReadResp              81258                       # Transaction distribution
system.membus.trans_dist::WriteReq                730                       # Transaction distribution
system.membus.trans_dist::WriteResp               730                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        38961                       # Transaction distribution
system.membus.trans_dist::WritebackClean        67730                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10388                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10388                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          67731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12797                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       203180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       203180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        69364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        72284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 325900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      8668736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      8668736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2363392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2365984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12644448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            117539                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001421                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037667                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  117372     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     167      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117539                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2543000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           669515416                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             362967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          127134750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          360077000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4334016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5813632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4334016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4334016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2493504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2493504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           67719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           23119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        38961                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38961                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         532235366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         181703058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             713938424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    532235366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        532235366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      306212763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            306212763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      306212763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        532235366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        181703058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020151187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     64253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     23022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001087291250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6502                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6502                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              251092                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99795                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106628                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3563                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   924                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5203                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1343342000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  436375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2979748250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15392.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34142.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       107                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    62688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74022                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               106628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    349                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.503963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.988786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.255011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22739     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16940     30.10%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7212     12.82%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3173      5.64%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1756      3.12%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          979      1.74%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          620      1.10%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          402      0.71%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2449      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56270                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.422332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      8.648161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.935444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1584     24.36%     24.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              40      0.62%     24.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            109      1.68%     26.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           667     10.26%     36.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3427     52.71%     89.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           425      6.54%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           114      1.75%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            58      0.89%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            34      0.52%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.22%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            12      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6502                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          5997     92.23%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           455      7.00%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            35      0.54%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6502                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5585600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  228032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6764928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5813632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6824192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       685.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       830.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    713.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    838.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8143044000                       # Total gap between requests
system.mem_ctrls.avgGap                      41237.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4112192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1473408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6764928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 504994446.794098079205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 180940689.992587536573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 830761567.787181258202                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        67719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        23119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2160400000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    819348250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208579698500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31902.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35440.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1956143.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223182120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118601340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           333609360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          288942660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     642913440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3101090130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        516873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5225212170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        641.677998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1316607000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    271960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6558092500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178835580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95038185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           289884000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          263155860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     642913440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3211768170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        423670560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5105265795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.948079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1073188250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    271960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6801511250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25882                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25882                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               209000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2190000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           131411618                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.6                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1479000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              745500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               60500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 194                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     6339324.742268                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    54556754.890933                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           97    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    538114500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              97                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9820218500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    614914500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1030982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1030982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1030982                       # number of overall hits
system.cpu.icache.overall_hits::total         1030982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        67731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        67731                       # number of overall misses
system.cpu.icache.overall_misses::total         67731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4438047500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4438047500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4438047500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4438047500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1098713                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1098713                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1098713                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1098713                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061646                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061646                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061646                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061646                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65524.612068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65524.612068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65524.612068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65524.612068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        67730                       # number of writebacks
system.cpu.icache.writebacks::total             67730                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        67731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        67731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        67731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        67731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4370316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4370316500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4370316500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4370316500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061646                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061646                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061646                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061646                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64524.612068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64524.612068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64524.612068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64524.612068                       # average overall mshr miss latency
system.cpu.icache.replacements                  67730                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1030982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1030982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        67731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4438047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4438047500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1098713                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1098713                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061646                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65524.612068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65524.612068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        67731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        67731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4370316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4370316500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061646                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061646                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64524.612068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64524.612068                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.998580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1142229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             67730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.864447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.998580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2265157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2265157                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       814169                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           814169                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       814169                       # number of overall hits
system.cpu.dcache.overall_hits::total          814169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        33974                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33974                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        33974                       # number of overall misses
system.cpu.dcache.overall_misses::total         33974                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2249529500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2249529500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2249529500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2249529500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       848143                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       848143                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       848143                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       848143                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040057                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040057                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040057                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040057                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66213.266027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66213.266027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66213.266027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66213.266027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13809                       # number of writebacks
system.cpu.dcache.writebacks::total             13809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11267                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11267                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11267                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        22707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        22707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1460                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1522474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1522474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1522474000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1522474000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    138745000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    138745000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026773                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67048.663408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67048.663408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67048.663408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67048.663408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 95030.821918                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 95030.821918                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  23115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       512437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          512437                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1017898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1017898000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71971.858870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71971.858870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1831                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    892045500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    892045500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    138745000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    138745000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72453.338207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72453.338207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 190061.643836                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190061.643836                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       301732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1231631500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1231631500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       321563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       321563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.061671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.061671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62106.373859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62106.373859                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          730                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    630428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    630428500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032326                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60647.282347                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60647.282347                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6627                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6627                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          424                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     33650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33650500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060133                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060133                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79364.386792                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79364.386792                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          423                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     33166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     33166000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059991                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059991                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78406.619385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78406.619385                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6918                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6918                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10435133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.884946                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              831281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.956616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.884946                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1747343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1747343                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3200130439500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 444479                       # Simulator instruction rate (inst/s)
host_mem_usage                                 754052                       # Number of bytes of host memory used
host_op_rate                                   444479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.56                       # Real time elapsed on the host
host_tick_rate                              366782092                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   784755649                       # Number of instructions simulated
sim_ops                                     784755649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.647577                       # Number of seconds simulated
sim_ticks                                647576885000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.539446                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19639628                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             22694423                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2280                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5447458                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          23078822                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             727277                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1660258                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           932981                       # Number of indirect misses.
system.cpu.branchPred.lookups                33329520                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 4156124                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       336697                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   777026885                       # Number of instructions committed
system.cpu.committedOps                     777026885                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.665997                       # CPI: cycles per instruction
system.cpu.discardedOps                      15347458                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                174173963                       # DTB accesses
system.cpu.dtb.data_acv                             2                       # DTB access violations
system.cpu.dtb.data_hits                    175729755                       # DTB hits
system.cpu.dtb.data_misses                       4807                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124738382                       # DTB read accesses
system.cpu.dtb.read_acv                             2                       # DTB read access violations
system.cpu.dtb.read_hits                    125454391                       # DTB read hits
system.cpu.dtb.read_misses                       4131                       # DTB read misses
system.cpu.dtb.write_accesses                49435581                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    50275364                       # DTB write hits
system.cpu.dtb.write_misses                       676                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              514392                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          596983796                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         135256420                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         52970479                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       606155288                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.600241                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               118092577                       # ITB accesses
system.cpu.itb.fetch_acv                          175                       # ITB acv
system.cpu.itb.fetch_hits                   118062575                       # ITB hits
system.cpu.itb.fetch_misses                     30002                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    61      0.36%      0.36% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13958     82.40%     82.76% # number of callpals executed
system.cpu.kern.callpal::rdps                    1466      8.65%     91.41% # number of callpals executed
system.cpu.kern.callpal::rti                     1224      7.23%     98.64% # number of callpals executed
system.cpu.kern.callpal::callsys                   22      0.13%     98.77% # number of callpals executed
system.cpu.kern.callpal::rdunique                 209      1.23%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  16940                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      47619                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      331                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     4415     27.84%     27.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      15      0.09%     27.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     663      4.18%     32.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10767     67.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                15860                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4376     46.41%     46.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       15      0.16%     46.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      663      7.03%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4376     46.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9430                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             635827101500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29409000      0.00%     98.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               914895500      0.14%     98.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10669664000      1.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         647441070000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.991166                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.406427                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.594578                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1161                      
system.cpu.kern.mode_good::user                  1159                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              1281                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1159                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.906323                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.950082                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        20706497000      3.20%      3.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         626653782000     96.79%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             80688000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       61                       # number of times the context was actually changed
system.cpu.numCycles                       1294524541                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       331                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            48980574      6.30%      6.30% # Class of committed instruction
system.cpu.op_class_0::IntAlu               550025479     70.79%     77.09% # Class of committed instruction
system.cpu.op_class_0::IntMult                5228107      0.67%     77.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     77.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                508812      0.07%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     3      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   261      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    88      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.83% # Class of committed instruction
system.cpu.op_class_0::MemRead              121978503     15.70%     93.53% # Class of committed instruction
system.cpu.op_class_0::MemWrite              50039801      6.44%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             12385      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             9129      0.00%     99.97% # Class of committed instruction
system.cpu.op_class_0::IprAccess               243743      0.03%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                777026885                       # Class of committed instruction
system.cpu.quiesceCycles                       629229                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       688369253                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1101824                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 134                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        135                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         7793                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5522095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11044117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        17255                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17255                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        17255                       # number of overall misses
system.iocache.overall_misses::total            17255                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2038433211                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2038433211                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2038433211                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2038433211                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        17255                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17255                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        17255                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17255                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118135.798957                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118135.798957                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118135.798957                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118135.798957                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           226                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          17216                       # number of writebacks
system.iocache.writebacks::total                17216                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        17255                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17255                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        17255                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17255                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1174694159                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1174694159                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1174694159                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1174694159                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68078.479223                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68078.479223                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68078.479223                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68078.479223                       # average overall mshr miss latency
system.iocache.replacements                     17255                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           39                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               39                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850485                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850485                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             39                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124371.410256                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124371.410256                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2900485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2900485                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74371.410256                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74371.410256                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17216                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2033582726                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2033582726                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17216                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118121.673211                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118121.673211                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17216                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1171793674                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1171793674                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68064.223629                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68064.223629                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  17271                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17271                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               155295                       # Number of tag accesses
system.iocache.tags.data_accesses              155295                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 445                       # Transaction distribution
system.membus.trans_dist::ReadResp            5369254                       # Transaction distribution
system.membus.trans_dist::WriteReq               1213                       # Transaction distribution
system.membus.trans_dist::WriteResp              1213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       227183                       # Transaction distribution
system.membus.trans_dist::WritebackClean      5089793                       # Transaction distribution
system.membus.trans_dist::CleanEvict           205047                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135998                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135998                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5089793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        279016                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17216                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        34512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     15263079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     15263079                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1244929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1248245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16545836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1101952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    651090304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    651090304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6729                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39996288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     40003017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               692195273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6337                       # Total snoops (count)
system.membus.snoopTraffic                     405568                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5523685                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001411                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037537                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5515891     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                    7794      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5523685                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3459000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32748251713                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             211485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2246398000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        26873658500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      325343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26558400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          351902080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    325343552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     325343552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14539712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14539712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         5083493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          414975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5498470                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       227183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             227183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         502401428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41011964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             543413590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    502401428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        502401428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22452488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22452488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22452488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        502401428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41011964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            565866078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5270904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   4923037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    412418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000631519750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       325474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       325474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15780199                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4949512                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5498470                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5309367                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5498470                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5309367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 163013                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38463                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            872874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            193128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            154910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            536645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            223059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            277447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            299957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            100056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           227537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           306708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           386336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           253311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           746810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            851115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            186955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            160699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            540046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            287405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            333091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           215003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           357602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           418318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           243967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           740565                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56669267750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26677285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156709086500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10621.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29371.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        67                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4527231                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4283490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5498470                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5309367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5163569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 313638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 325849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 326173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 325764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 325898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 326269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 325933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 325852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 325668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 325451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 325659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    198                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1795643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.030600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.609944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.211094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       434030     24.17%     24.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       415788     23.16%     47.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       243189     13.54%     60.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157090      8.75%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       112607      6.27%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        92650      5.16%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61940      3.45%     84.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        46609      2.60%     87.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       231740     12.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1795643                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       325474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.392846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.205331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2555      0.79%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          28574      8.78%      9.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        290295     89.19%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2819      0.87%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           605      0.19%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           259      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           113      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            66      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            44      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            34      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            19      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            28      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           10      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        325474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       325474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        298335     91.66%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         25487      7.83%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1605      0.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        325474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              341469248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10432832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               337337536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               351902080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            339799488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       527.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       520.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    543.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    524.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  647576618500                       # Total gap between requests
system.mem_ctrls.avgGap                      59917.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    315074368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26394752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    337337536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 486543567.718603789806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40759255.945338442922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 197.659927284156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 520922756.531064271927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      5083493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       414975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5309367                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 142025407500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14683359500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       319500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15753403093250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27938.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35383.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    159750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2967096.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6309532320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3353611140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19582135440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14124150720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51118994160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     231833890110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      53440984800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       379763298690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.437391                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 136662333000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21623940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 489290612000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6511301580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3460854045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18513027540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13389942060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51118994160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     228514799490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      56236008480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       377744927355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.320585                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 144112494250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21623940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 481840450750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  484                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 484                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18429                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18429                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        34510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37826                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1102136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1108865                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1740500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17294000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2103000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            89956211                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              685000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1016000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 662                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     972809.667674                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124988.326838                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          331    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             331                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    647254885000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    322000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    114332252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        114332252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    114332252                       # number of overall hits
system.cpu.icache.overall_hits::total       114332252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      5089792                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5089792                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      5089792                       # number of overall misses
system.cpu.icache.overall_misses::total       5089792                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 316551191500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 316551191500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 316551191500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 316551191500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119422044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119422044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119422044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119422044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.042620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.042620                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.042620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.042620                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62193.345327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62193.345327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62193.345327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62193.345327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      5089793                       # number of writebacks
system.cpu.icache.writebacks::total           5089793                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      5089792                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5089792                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      5089792                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5089792                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 311461398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 311461398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 311461398500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 311461398500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042620                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042620                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042620                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042620                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61193.345131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61193.345131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61193.345131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61193.345131                       # average overall mshr miss latency
system.cpu.icache.replacements                5089793                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    114332252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       114332252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      5089792                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5089792                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 316551191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 316551191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119422044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119422044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.042620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.042620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62193.345327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62193.345327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      5089792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5089792                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 311461398500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 311461398500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042620                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61193.345131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61193.345131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119429981                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5090305                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.462245                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243933881                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243933881                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    169911316                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        169911316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    169911316                       # number of overall hits
system.cpu.dcache.overall_hits::total       169911316                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       556798                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         556798                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       556798                       # number of overall misses
system.cpu.dcache.overall_misses::total        556798                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37236988000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37236988000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37236988000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37236988000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    170468114                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    170468114                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    170468114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    170468114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003266                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003266                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66877.014644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66877.014644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66877.014644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66877.014644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       209967                       # number of writebacks
system.cpu.dcache.writebacks::total            209967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       143320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       143320                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       143320                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       143320                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       413478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       413478                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       413478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       413478                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1658                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27780188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27780188000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27780188000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27780188000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     87646000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002426                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002426                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002426                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002426                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67186.616942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67186.616942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67186.616942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67186.616942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 52862.484922                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 52862.484922                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 414975                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    120123798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       120123798                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       312746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        312746                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21663719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21663719500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    120436544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    120436544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69269.373549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69269.373549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       277477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       277477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          445                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19021951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19021951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     87646000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68553.254864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68553.254864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196957.303371                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49787518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49787518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       244052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       244052                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15573268500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15573268500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50031570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50031570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63811.271778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63811.271778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       108051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       108051                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       136001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       136001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1213                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8758236500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8758236500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64398.324277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64398.324277                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1502                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1502                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    111188000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    111188000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        12253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.122582                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.122582                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74026.631158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74026.631158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1501                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1501                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    109611500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    109611500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.122501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.122501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73025.649567                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73025.649567                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12231                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12231                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12231                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12231                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 647576885000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           170401165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            415999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            409.619170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         341400171                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        341400171                       # Number of data accesses

---------- End Simulation Statistics   ----------
