/*
 * BMP581_def.h
 *
 *  Created on: May 4, 2024
 *      Author: eyalk
 */

#ifndef BMP581_INC_BMP581_DEF_H_
#define BMP581_INC_BMP581_DEF_H_

#include "stm32f4xx_hal.h"

// General Defines
#define TRUE 255
#define FALSE 0
#define bool uint8_t
#define dummyByteVal 255

// Registers Addresses

#define BMP581_ADR_CHIP_ID						0x01
#define BMP581_ADR_REV_ID							0x02
#define BMP581_ADR_CHIP_STATUS				0x11
#define BMP581_ADR_DRIVE_CONFIG				0x13
#define BMP581_ADR_INT_CONFIG					0x14
#define BMP581_ADR_INT_SOURCE					0x15
#define BMP581_ADR_FIFO_CONFIG				0x16
#define BMP581_ADR_FIFO_COUNT					0x17
#define BMP581_ADR_FIFO_SEL						0x18
#define BMP581_ADR_RESERVED_REG_0			0x1C
#define BMP581_ADR_TEMP_DATA_LSB			0x1D
#define BMP581_ADR_TEMP_DATA_XLSB			0x1E
#define BMP581_ADR_TEMP_DATA_MSB			0x1F
#define BMP581_ADR_PRESS_DATA_LSB			0x20
#define BMP581_ADR_PRESS_DATA_XLSB		0x21
#define BMP581_ADR_PRESS_DATA_MSB			0x22
#define BMP581_ADR_STATUS							0x27
#define BMP581_ADR_INT_STATUS					0x28
#define BMP581_ADR_FIFO_DATA					0x29
#define BMP581_ADR_NVM_ADDR					0x2B
#define BMP581_ADR_NVM_DATA_LSB			0x2C
#define BMP581_ADR_NVM_DATA_MSB 			0x2D
#define BMP581_ADR_DSP_CONFIG					0x30
#define BMP581_ADR_DSP_IIR							0x31
#define BMP581_ADR_ODR_THR_P_LSB			0x32
#define BMP581_ADR_ODR_THR_P_MSB			0x33
#define BMP581_ADR_OOR_RANGE					0x34
#define BMP581_ADR_OOR_CONFIG				0x35
#define BMP581_ADR_OSR_CONFIG				0x36
#define BMP581_ADR_ODR_CONFIG				0x37
#define BMP581_ADR_OSR_EFF						0x38
#define BMP581_ADR_CMD								0x7E

// Chip ID  value - Read Only
#define BMP581_CHIP_ID									0x50
// REV ID value - Read Only
#define BMP581_REV_ID									0x32

// CHIP_STATUS Register - Read Only
#define BMP581_CHIP_STATUS_HIF_MODE_POS						0x00
#define BMP581_CHIP_STATUS_HIF_MODE_I2C						(0x00 << BMP581_CHIP_STATUS_HIF_MODE_POS)
#define BMP581_CHIP_STATUS_HIF_MODE_SPI_1_2					(0x01 << BMP581_CHIP_STATUS_HIF_MODE_POS)
#define BMP581_CHIP_STATUS_HIF_MODE_I2C_0_3					(0x02 << BMP581_CHIP_STATUS_HIF_MODE_POS)
#define BMP581_CHIP_STATUS_HIF_MODE_I2C_SPI					(0x03 << BMP581_CHIP_STATUS_HIF_MODE_POS)

#define BMP581_CHIP_STATUS_I3C_ERR_0_POS						(0x02)
#define BMP581_CHIP_STATUS_I3C_ERR_3_POS						(0x03)

// DRIVE_CONFIG register - R/W
#define BMP581_DRIVE_CONFIG_I2C_CSB_PUP_EN_POS			(0x00)
#define BMP581_DRIVE_CONFIG_I2C_CSB_PUP_EN_ENABLE		(0x01 << BMP581_DRIVE_CONFIG_I2C_CSB_PUP_EN_POS)
#define BMP581_DRIVE_CONFIG_I2C_CSB_PUP_EN_DISABLE	(0x00 << BMP581_DRIVE_CONFIG_I2C_CSB_PUP_EN_POS)

#define BMP581_DRIVE_CONFIG_SPI3_EN_POS						(0x01)
#define BMP581_DRIVE_CONFIG_SPI3_EN_4WIRE						(0x00 << BMP581_DRIVE_CONFIG_SPI3_EN_POS)
#define BMP581_DRIVE_CONFIG_SPI3_EN_3WIRE						(0x01 << BMP581_DRIVE_CONFIG_SPI3_EN_POS)

#define BMP581_DRIVE_CONFIG_PAD_IF_DIV							(0x04)

// INT_CONFIG register - R/W
#define BMP581_INT_CONFIG_INT_MODE_POS						(0x00)
#define BMP581_INT_CONFIG_INT_MODE_PULSED					(0x00 << BMP581_INT_CONFIG_INT_MODE_POS)
#define BMP581_INT_CONFIG_INT_MODE_LATCHED				(0x01 << BMP581_INT_CONFIG_INT_MODE_POS)

#define BMP581_INT_CONFIG_INT_POL_POS							(0x01)
#define BMP581_INT_CONFIG_INT_POL_ACTIVE_LOW				(0x00 << BMP581_INT_CONFIG_INT_POL_POS)
#define BMP581_INT_CONFIG_INT_POL_ACTIVE_HIGH				(0x01 << BMP581_INT_CONFIG_INT_POL_POS)

#define BMP581_INT_CONFIG_INT_OD_POS							(0x02)
#define BMP581_INT_CONFIG_INT_POL_OD_PUSHPULL			(0x00 << BMP581_INT_CONFIG_INT_OD_POS)
#define BMP581_INT_CONFIG_INT_POL_OD_OPEN_DRAIN		(0x01 << BMP581_INT_CONFIG_INT_OD_POS)

#define BMP581_INT_CONFIG_INT_IT_EN									(0x03)
#define BMP581_INT_CONFIG_INT_POL_IT_EN_DISABLE			(0x00 << BMP581_INT_CONFIG_INT_IT_EN)
#define BMP581_INT_CONFIG_INT_POLIT_EN_ENABLE				(0x01 << BMP581_INT_CONFIG_INT_IT_EN)

#define BMP581_INT_CONFIG_PAD_INT_DRV_POS					(0x04)

// INT_SOURCE register - R/W
#define BMP581_INT_SOURCE_DRDY_DATA_REG_EN_POS			(0x00)
#define BMP581_INT_SOURCE_DRDY_DATA_REG_EN_DISABLE		(0x00 << BMP581_INT_SOURCE_DRDY_DATA_REG_EN_POS)
#define BMP581_INT_SOURCE_DRDY_DATA_REG_EN_ENABLE		(0x01 << BMP581_INT_SOURCE_DRDY_DATA_REG_EN_POS)

#define BMP581_INT_SOURCE_FIFO_FULL_EN_POS						(0x01)
#define BMP581_INT_SOURCE_FIFO_FULL_EN_DISABLE				(0x00 << BMP581_INT_SOURCE_DRDY_DATA_FIFO_FULL_EN_POS)
#define BMP581_INT_SOURCE_FIFO_FULL_EN_ENABLE					(0x01 << BMP581_INT_SOURCE_DRDY_DATA_FIFO_FULL_EN_POS)

#define BMP581_INT_SOURCE_FIFO_THS_EN_POS						(0x02)
#define BMP581_INT_SOURCE_FIFO_THS_EN_DISABLE					(0x00 << BMP581_INT_SOURCE_DRDY_DATA_FIFO_THS_EN_POS)
#define BMP581_INT_SOURCE_FIFO_THS_EN_ENABLE					(0x01 << BMP581_INT_SOURCE_DRDY_DATA_FIFO_THS_EN_POS)

#define BMP581_INT_SOURCE_OOR_P_EN_POS							(0x03)
#define BMP581_INT_SOURCE_OOR_P_EN_DISABLE						(0x00 << BMP581_INT_SOURCE_OOR_P_EN_POS)
#define BMP581_INT_SOURCE_OOR_P_EN_ENABLE						(0x01 << BMP581_INT_SOURCE_OOR_P_EN_POS)

// FIFO_CONFIG register - R/W
#define BMP581_FIFO_CONFIG_FIFO_THRESHOLD_5BITS_POS				(0x00)

#define BMP581_FIFO_CONFIG_FIFO_MODE_POS								(0x05)
#define BMP581_FIFO_CONFIG_FIFO_MODE_STREAM_TO_FIFO			(0x00 << BMP581_FIFO_CONFIG_FIFO_MODE_POS )
#define BMP581_FIFO_CONFIG_FIFO_MODE_STOP_ON_FULL				(0x01 << BMP581_FIFO_CONFIG_FIFO_MODE_POS )

// FIFO_COUNT register - Read Only
#define BMP581_FIFO_COUNT_FIFO_COUNT_6BITS_POS						(0x00)

// FIFO_SEL register - R/W
#define BMP581_FIFO_SEL_FIFO_FRAME_SEL_POS														(0x00)
#define BMP581_FIFO_SEL_FIFO_FRAME_SEL_FIFO_DISABLE											(0x00 << BMP581_FIFO_SEL_FIFO_FRAME_SEL_POS)
#define BMP581_FIFO_SEL_FIFO_FRAME_SEL_TEMP_DATA											(0x01 << BMP581_FIFO_SEL_FIFO_FRAME_SEL_POS)
#define BMP581_FIFO_SEL_FIFO_FRAME_SEL_PRESSURE_DATA									(0x02 << BMP581_FIFO_SEL_FIFO_FRAME_SEL_POS)
#define BMP581_FIFO_SEL_FIFO_FRAME_SEL_TEMP_AND_PRESSURE_DATA					(0x03 << BMP581_FIFO_SEL_FIFO_FRAME_SEL_POS)

#define BMP581_FIFO_SEL_FIFO_DEC_SEL_3BITS_POS													(0x02)

// INT_STATUS register - Read Only (Clear on read)
#define BMP581_INT_STATUS_DRDY_DATA_REG_POS									(0x00)
#define BMP581_INT_STATUS_FIFO_FULL	_POS											(0x01)
#define BMP581_INT_STATUS_FIFO_THS_POS												(0x02)
#define BMP581_INT_STATUS_OOR_P_POS													(0x03)
#define BMP581_INT_STATUS_POR_POS														(0x04)

// STATUS register - Read Only
#define BMP581_STATUS_STATUS_CORE_READY_POS									(0x01)
#define BMP581_STATUS_STATUS_NVM_READY_POS									(0x02)
#define BMP581_STATUS_STATUS_NVM_ERR_POS										(0x03)

// NVM_ADDR register - R/W
#define BMP581_NVM_ADDR_NVM_ROW_ADDRESS_6BITS_POS					(0x00)

#define BMP581_NVM_ADDR_NVM_PROG_EN_POS										(0x06)
#define BMP581_NVM_ADDR_NVM_PROG_EN_DISABLE								(0x00 << BMP581_NVM_ADDR_NVM_PROG_EN_POS)
#define BMP581_NVM_ADDR_NVM_PROG_EN_ENABLE								(0x01 << BMP581_NVM_ADDR_NVM_PROG_EN_POS)

// DSP_CONFIG register - R/W
#define BMP581_DSP_CONFIG_IIR_FLUSHED_FORCED_EN_POS					(0x02)
#define BMP581_DSP_CONFIG_IIR_FLUSHED_FORCED_EN_DISABLE				(0x00 << BMP581_DSP_CONFIG_IIR_FLUSHED_FORCED_EN_POS)
#define BMP581_DSP_CONFIG_IIR_FLUSHED_FORCED_EN_ENABLE				(0x01 << BMP581_DSP_CONFIG_IIR_FLUSHED_FORCED_EN_POS)

#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_T_POS									(0x03)
#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_T_BEFORE							(0x00 << BMP581_DSP_CONFIG_SHDW_SEL_IIR_T_POS)
#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_T_AFTER								(0x01 << BMP581_DSP_CONFIG_SHDW_SEL_IIR_T_POS)

#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_T_POS										(0x04)
#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_T_BEFORE								(0x00 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_T_POS)
#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_T_AFTER									(0x01 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_T_POS)

#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_P_POS									(0x05)
#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_P_BEFORE							(0x00 << BMP581_DSP_CONFIG_SHDW_SEL_IIR_P_POS)
#define BMP581_DSP_CONFIG_SHDW_SEL_IIR_P_AFTER								(0x01 << BMP581_DSP_CONFIG_SHDW_SEL_IIR_P_POS)

#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_POS										(0x06)
#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_BEFORE								(0x00 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_POS)
#define BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_AFTER									(0x01 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_POS)

#define BMP581_DSP_CONFIG_OOR_SEL_IIR_P_POS									(0x07)
#define BMP581_DSP_CONFIG_OOR_SEL_IIR_P_BEFORE								(0x00 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_POS)
#define BMP581_DSP_CONFIG_OOR_SEL_IIR_P_AFTER									(0x01 << BMP581_DSP_CONFIG_FIFO_SEL_IIR_P_POS)

// DSP_IIR register - R/W
#define BMP581_DSP_IIR_SET_IIR_T_POS														(0x00)
#define BMP581_DSP_IIR_SET_IIR_T_BYPASS												(0x00 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_1_COEF													(0x01 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_3_COEF													(0x02 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_7_COEF													(0x03 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_15_COEF												(0x04 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_31_COEF												(0x05 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_63_COEF												(0x06 << BMP581_DSP_IIR_SET_IIR_T_POS)
#define BMP581_DSP_IIR_SET_IIR_T_127_COEF												(0x07 << BMP581_DSP_IIR_SET_IIR_T_POS)

#define BMP581_DSP_IIR_SET_IIR_P_POS														(0x03)
#define BMP581_DSP_IIR_SET_IIR_P_BYPASS												(0x00 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_1_COEF												(0x01 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_3_COEF												(0x02 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_7_COEF												(0x03 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_15_COEF												(0x04 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_31_COEF												(0x05 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_63_COEF												(0x06 << BMP581_DSP_IIR_SET_IIR_P_POS)
#define BMP581_DSP_IIR_SET_IIR_P_127_COEF												(0x07 << BMP581_DSP_IIR_SET_IIR_P_POS)

// OOR_CONFIG register - R/W
#define BMP581_OOR_CONFIG_OOR_THR_P_POS										(0x00)
#define BMP581_OOR_CONFIG_OOR_THR_P_DISABLE									(0x00 << BMP581_OOR_CONFIG_OOR_THR_P_POS)
#define BMP581_OOR_CONFIG_OOR_THR_P_ENABLE									(0x01 << BMP581_OOR_CONFIG_OOR_THR_P_POS)

#define BMP581_OOR_CONFIG_CNT_LIMIT_POS											(0x06)
#define BMP581_OOR_CONFIG_CNT_LIMIT_1												(0x00 << BMP581_OOR_CONFIG_CNT_LIMIT_POS)
#define BMP581_OOR_CONFIG_CNT_LIMIT_3												(0x01 << BMP581_OOR_CONFIG_CNT_LIMIT_POS)
#define BMP581_OOR_CONFIG_CNT_LIMIT_7												(0x02 << BMP581_OOR_CONFIG_CNT_LIMIT_POS)
#define BMP581_OOR_CONFIG_CNT_LIMIT_15												(0x03 << BMP581_OOR_CONFIG_CNT_LIMIT_POS)

// OSR_CONFIG register - R/W
#define BMP581_OSR_CONFIG_OSR_T_POS													(0x00)
#define BMP581_OSR_CONFIG_OSR_T_1X													(0x00 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_2X													(0x01<< BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_4X													(0x02 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_8X													(0x03 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_16X													(0x04 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_32X													(0x05 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_64X													(0x06 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_T_128X												(0x07 << BMP581_OSR_CONFIG_OSR_T_POS)

#define BMP581_OSR_CONFIG_OSR_P_POS													(0x03)
#define BMP581_OSR_CONFIG_OSR_P_1X													(0x00 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_2X													(0x01<< BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_4X													(0x02 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_8X													(0x03 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_16X													(0x04 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_32X													(0x05 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_64X													(0x06 << BMP581_OSR_CONFIG_OSR_T_POS)
#define BMP581_OSR_CONFIG_OSR_P_128X												(0x07 << BMP581_OSR_CONFIG_OSR_T_POS)

#define BMP581_OSR_CONFIG_PRESS_EN													(0x06)
#define BMP581_OSR_CONFIG_PRESS_EN_DISABLE										(0x00 << BMP581_OSR_CONFIG_PRESS_EN)
#define BMP581_OSR_CONFIG_PRESS_EN_ENABLE										(0x00 << BMP581_OSR_CONFIG_PRESS_EN)

// ODR_CONFIG register - R/W
#define BMP581_ODR_CONFIG_PWR_MODE_POS										(0x00)
#define BMP581_ODR_CONFIG_PWR_MODE_STANDYBY								(0x00 << BMP581_ODR_CONFIG_PWR_MODE_POS)
#define BMP581_ODR_CONFIG_PWR_MODE_NORMAL								(0x01 << BMP581_ODR_CONFIG_PWR_MODE_POS)
#define BMP581_ODR_CONFIG_PWR_MODE_FORCED									(0x02 << BMP581_ODR_CONFIG_PWR_MODE_POS)
#define BMP581_ODR_CONFIG_PWR_MODE_NONSTOP								(0x03 << BMP581_ODR_CONFIG_PWR_MODE_POS)

#define BMP581_ODR_CONFIG_ODR_POS													(0x02)
#define BMP581_ODR_CONFIG_ODR_240_HZ												(0x00 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_218_HZ												(0x01 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_199_HZ												(0x02 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_179_HZ												(0x03 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_160_HZ												(0x04 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_149_HZ												(0x05 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_140_HZ												(0x06 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_129_HZ												(0x07 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_120_HZ												(0x08 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_110_HZ												(0x09 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_100_HZ												(0x0A << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_89_HZ												(0x0B << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_80_HZ												(0x0C << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_70_HZ												(0x0D << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_60_HZ												(0x0E << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_50_HZ												(0x0F << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_45_HZ												(0x10 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_40_HZ												(0x11 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_35_HZ												(0x12 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_30_HZ												(0x13 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_25_HZ												(0x14 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_20_HZ												(0x15 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_15_HZ												(0x16 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_10_HZ												(0x17 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_5_HZ													(0x18 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_4_HZ													(0x19 << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_3_HZ													(0x1A << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_2_HZ													(0x1B << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_1_HZ													(0x1C << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_0_5_HZ												(0x1D << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_0_25_HZ												(0x1E << BMP581_ODR_CONFIG_ODR_POS)
#define BMP581_ODR_CONFIG_ODR_0_125_HZ											(0x1F << BMP581_ODR_CONFIG_ODR_POS)

// OSR_EFF register -  Read Only
#define BMP581_OSR_EFF_OSR_T_EFF_POS													(0x00)
#define BMP581_OSR_EFF_OSR_P_EFF_POS													(0x03)
#define BMP581_OSR_EFF_ODR_IS_VALID_POS											(0x07)

// CMD register commands
#define BMP581_CMD_COMMAND_ENABLE_RW_NVM								(0x5D)
#define BMP581_CMD_COMMAND_RESET													(0xB6)

// Structs Definitions
typedef  struct {
	// SPI CS Configuration settings
	GPIO_TypeDef * pSPI_GPIO_PORT;
	uint8_t pSPI_GPIO_PIN;
	uint8_t dummyByte;
	// Communication protocols pointers
	SPI_HandleTypeDef *pHSPI;
	I2C_HandleTypeDef *pHI2C;

	bool bSPI_p;
	bool bInitSuccess;

	uint32_t pressureRegs[3];

} BMP581_t;

#endif /* BMP581_INC_BMP581_DEF_H_ */
