# Day 3: Digital Logic with TL-Verilog and Makerchip

Day 3 of the workshop included the following:
    1. Combinational logic in TL-Verilog using Makerchip
    2. Sequential and pipelined logic
    3. Validity
    4. Hierarchy
