
---------- Begin Simulation Statistics ----------
final_tick                               1312326687549                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158150                       # Simulator instruction rate (inst/s)
host_mem_usage                                4532708                       # Number of bytes of host memory used
host_op_rate                                   298962                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   530.84                       # Real time elapsed on the host
host_tick_rate                               35744897                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    83952949                       # Number of instructions simulated
sim_ops                                     158702096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018975                       # Number of seconds simulated
sim_ticks                                 18974979933                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            3                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               4                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         4                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    3                       # Number of integer alu accesses
system.cpu0.num_int_insts                           3                       # number of integer instructions
system.cpu0.num_int_register_reads                  8                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          1                       # Number of load instructions
system.cpu0.num_mem_refs                            1                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        2     66.67%     66.67% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       1     33.33%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         3                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         5889                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       447218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests       895484                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests         1215                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        36532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          327                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests        73862                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          327                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        15873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        36163                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                10935                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   175117                       # Number of branches fetched
system.switch_cpus0.committedInsts             988177                       # Number of instructions committed
system.switch_cpus0.committedOps              1781529                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             363376                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 1801                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses             162448                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                  343                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1330583                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                   37                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5842644                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5842643.229602                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads       790759                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       379726                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       109527                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        366445                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               366445                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       554840                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       315364                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              54808                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.770398                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1571488                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1571488                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3365602                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1103752                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             363087                       # Number of load instructions
system.switch_cpus0.num_mem_refs               525535                       # number of memory refs
system.switch_cpus0.num_store_insts            162448                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         9395      0.53%      0.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1064985     59.78%     60.31% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4188      0.24%     60.54% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.54% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           3712      0.21%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           10994      0.62%     61.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.37% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc            292      0.02%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.38% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd        66110      3.71%     65.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     65.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp          224      0.01%     65.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt        28362      1.59%     66.70% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv         2455      0.14%     66.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult        65019      3.65%     70.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     70.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt          258      0.01%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     70.50% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          224484     12.60%     83.10% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         135512      7.61%     90.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead       138603      7.78%     98.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        26936      1.51%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1781529                       # Class of executed instruction
system.switch_cpus1.Branches                   224834                       # Number of branches fetched
system.switch_cpus1.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus1.committedOps              2024684                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             291888                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             213202                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1267697                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5842644                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5842643.229602                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       839766                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       449805                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts       102459                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         16406                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                16406                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        27540                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14430                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             106054                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.770398                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2003876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2003876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4247890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1572123                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291886                       # Number of load instructions
system.switch_cpus1.num_mem_refs               505086                       # number of memory refs
system.switch_cpus1.num_store_insts            213200                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6797      0.34%      0.34% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1497763     73.98%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             941      0.05%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2289      0.11%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            654      0.03%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2624      0.13%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2630      0.13%     74.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5900      0.29%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          289904     14.32%     89.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         212546     10.50%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1982      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          654      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2024684                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups      8539751                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect          819                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect       658975                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted      8070046                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      4345160                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups      8539751                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      4194591                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups     11457932                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS      1561615                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted       548992                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       41445577                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      20359989                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts       658990                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         8861321                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      4081218                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitSquashedInsts     15001026                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     50000004                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     90128580                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     37393188                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     2.410294                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.693458                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     13741903     36.75%     36.75% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      5428680     14.52%     51.27% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2965211      7.93%     59.20% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      5341580     14.28%     73.48% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      2050414      5.48%     78.97% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5      1733635      4.64%     83.60% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      1128666      3.02%     86.62% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       921881      2.47%     89.09% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      4081218     10.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     37393188                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts        18590553                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls      1386337                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       79437856                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads           18367532                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass       478999      0.53%      0.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     53847520     59.75%     60.28% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult       208982      0.23%     60.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv            0      0.00%     60.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd       191658      0.21%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     60.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu       561676      0.62%     61.34% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt            0      0.00%     61.34% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc        15079      0.02%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd      3361611      3.73%     65.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp        11561      0.01%     65.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt      1445202      1.60%     66.71% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv       123081      0.14%     66.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult      3307967      3.67%     70.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt        11773      0.01%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     70.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     11351629     12.59%     83.12% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      6846440      7.60%     90.72% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead      7015903      7.78%     98.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite      1349499      1.50%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     90128580                       # Class of committed instruction
system.switch_cpus_10.commit.refs            26563471                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         50000004                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           90128580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    0.793218                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              0.793218                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles      2203261                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts    113302210                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles      18921570                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       17729787                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles       660692                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       143859                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         20249908                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses             111510                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          9107717                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses              19092                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches         11457932                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines        9328590                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           19484713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes       295295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          671                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts            64417975                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles          136                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.SquashCycles      1321384                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.288897                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     19512913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      5906775                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             1.624219                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     39659174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.936861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.506563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      21153482     53.34%     53.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1        759568      1.92%     55.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       1222206      3.08%     58.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3        841013      2.12%     60.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       2204711      5.56%     66.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5        634197      1.60%     67.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       1640886      4.14%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7        713587      1.80%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      10489524     26.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     39659174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads       29302922                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes      16881022                       # number of floating regfile writes
system.switch_cpus_10.idleCycles                 1725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts       764392                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       9354808                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          2.506261                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          29347256                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         9107717                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      1614979                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     21224094                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       559198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      9743773                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts    105124484                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     20239539                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts      1305324                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts     99400575                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents         3732                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents        11932                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles       660692                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles        16674                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked         2930                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads      2871632                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses        19795                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         2104                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads         7528                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      2856553                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores      1547832                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents         2104                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect       595429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect       168963                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      110567491                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count           98405030                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.611175                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       67576074                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            2.481160                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent            98583992                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads     137654063                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     61770023                       # number of integer regfile writes
system.switch_cpus_10.ipc                    1.260688                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              1.260688                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       617764      0.61%      0.61% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     60532207     60.11%     60.72% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult       215017      0.21%     60.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd       292615      0.29%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     61.23% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu       628963      0.62%     61.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     61.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt            0      0.00%     61.85% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc        19212      0.02%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     61.87% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd      3455033      3.43%     65.30% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.30% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp        11561      0.01%     65.31% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt      1499684      1.49%     66.80% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv       129752      0.13%     66.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.93% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult      3461264      3.44%     70.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt        14287      0.01%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     70.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     12671332     12.58%     82.96% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      7839033      7.78%     90.75% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead      7902918      7.85%     98.59% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      1415258      1.41%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    100705900                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses     20742764                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads     40814652                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses     19484276                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes     23150326                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          1140370                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.011324                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       185324     16.25%     16.25% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     16.25% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd         2818      0.25%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu         4051      0.36%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc           10      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     16.85% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd        59066      5.18%     22.03% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     22.03% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     22.03% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt         8755      0.77%     22.80% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult        28114      2.47%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     25.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       230567     20.22%     45.49% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite        41997      3.68%     49.17% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead       464969     40.77%     89.94% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite       114699     10.06%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses     80485742                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    201434880                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     78920754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes     96972141                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded       105124484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued      100705900                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined     14995879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued        38189                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedOperandsExamined     21417280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     39659174                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     2.539284                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.183194                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     10400799     26.23%     26.23% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      5074318     12.79%     39.02% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      5110930     12.89%     51.91% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      5808207     14.65%     66.55% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      5346237     13.48%     80.03% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      3361146      8.48%     88.51% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      2847586      7.18%     95.69% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7       970701      2.45%     98.14% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       739250      1.86%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     39659174                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                2.539173                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses          9328618                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses                 82                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads       602586                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       741766                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     21224094                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      9743773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     49166565                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_10.numCycles              39660899                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      1713842                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps     91010736                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents       188183                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles      19375415                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents          230                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents        25985                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    290508480                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts    110377292                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands    111408579                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       17374357                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents       324285                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles       660692                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles       534864                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps      20397801                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups     32426412                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    154331132                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts         949001                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         138441576                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        212541943                       # The number of ROB writes
system.switch_cpus_10.timesIdled                 1354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups      7057482                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect       752380                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      5759592                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      3420566                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups      7057482                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      3636916                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     10592844                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      2363481                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       540343                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       28819370                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      15960606                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts       762370                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches         7179479                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      2761378                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        10607                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     15930849                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     31964764                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps     64767295                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     37196288                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.741230                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.449373                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     18056455     48.54%     48.54% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      5105583     13.73%     62.27% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      4602352     12.37%     74.64% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      3342356      8.99%     83.63% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4       906506      2.44%     86.07% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5       772368      2.08%     88.14% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6       693978      1.87%     90.01% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7       955312      2.57%     92.58% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      2761378      7.42%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     37196288                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          531552                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      1689870                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts       64088525                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads            9316203                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       224198      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     47930755     74.00%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        30957      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv        74249      0.11%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        21240      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu        84960      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt        85112      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       191312      0.30%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead      9252207     14.29%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite      6787097     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead        63996      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        21212      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total     64767295                       # Class of committed instruction
system.switch_cpus_11.commit.refs            16124512                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         31964764                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps           64767295                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.240769                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.240769                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles      8230300                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts     89266924                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      16445112                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       14106875                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles       765536                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       109027                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         10579200                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               4221                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses          7421843                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         10592844                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines        8455256                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           21570186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       256655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            44857716                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        12305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles        85375                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      1531072                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.267085                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     17223240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      5784047                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.131031                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     39656858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.338237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.327827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      24715984     62.32%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1108946      2.80%     65.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        496763      1.25%     66.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1094473      2.76%     69.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4        789596      1.99%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1092953      2.76%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1188134      3.00%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       1770790      4.47%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8       7399219     18.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     39656858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads         903277                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        476457                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 4041                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1007651                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches       8022204                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.862802                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          17999369                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores         7421789                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      5268367                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     11691907                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        29611                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       489564                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts      7989530                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts     80698098                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     10577580                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1255582                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts     73880414                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        15036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents         6440                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles       765536                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        26139                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      3687326                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses         8862                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         4167                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads         9518                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      2375702                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1181217                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         4167                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect       868186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       139465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers       86594729                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count           73179903                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576190                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       49894996                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.845140                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent            73411668                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     118560306                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     57219037                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.805952                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.805952                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       417644      0.56%      0.56% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     55912926     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        30957      0.04%     75.01% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv        75171      0.10%     75.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        21254      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu        84989      0.11%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.25% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt        86679      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       192271      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     10631906     14.15%     89.78% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite      7502458      9.99%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       150941      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        28801      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total     75135997                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       631815                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1262667                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       542720                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes       826154                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           332565                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004426                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       273933     82.37%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.37% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        32461      9.76%     92.13% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        23023      6.92%     99.05% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          394      0.12%     99.17% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         2754      0.83%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses     74419103                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    189044805                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses     72637183                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes     95806262                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded        80643854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued       75135997                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        54244                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     15930783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        46056                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        43637                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     21967563                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     39656858                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.894653                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.005453                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     15141985     38.18%     38.18% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      4923615     12.42%     50.60% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      6268427     15.81%     66.40% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      4311171     10.87%     77.28% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      4023572     10.15%     87.42% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      2545073      6.42%     93.84% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      1510895      3.81%     97.65% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       599968      1.51%     99.16% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       332152      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     39656858                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.894460                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses          8476883                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              21653                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      1990342                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       423148                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     11691907                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores      7989530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     32827513                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              39660899                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles      7572071                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps     65201871                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       149164                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      16897947                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       206762                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents        94571                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    216028573                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts     86277445                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands     86744992                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       13725714                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        17653                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles       765536                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       424841                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      21543105                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1069480                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    140546913                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       270741                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        17276                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts         729339                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        17276                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         115133054                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        163883761                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21360                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21360                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port         2430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total         2430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        40564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        40564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port        77760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total        77760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1298048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1298048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1375808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21497                       # Request fanout histogram
system.membus.reqLayer4.occupancy             8962581                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2784004                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           46498052                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  18974979933                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   18974977431                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst          349                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data          541                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst          197                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data          126                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total         1215                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst          349                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data          541                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst          197                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data          126                       # number of overall misses
system.cpu0.l3cache.overall_misses::total         1215                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     26597511                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data     42239181                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst     17964777                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data     10198569                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total     97000038                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     26597511                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data     42239181                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst     17964777                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data     10198569                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total     97000038                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst          349                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data          541                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst          197                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data          126                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total         1215                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst          349                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data          541                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst          197                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data          126                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total         1215                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 76210.633238                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 78076.120148                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 91191.761421                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 80941.023810                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 79835.422222                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 76210.633238                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 78076.120148                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 91191.761421                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 80941.023810                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 79835.422222                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst          349                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data          541                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst          197                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data          126                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total         1213                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst          349                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data          541                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst          197                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data          126                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total         1213                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     26451978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     42013584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst     17882628                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data     10146027                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total     96494217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     26451978                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     42013584                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst     17882628                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data     10146027                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total     96494217                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.998354                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.998354                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75793.633238                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 77659.120148                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 90774.761421                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 80524.023810                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 79550.055235                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75793.633238                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 77659.120148                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 90774.761421                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 80524.023810                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 79550.055235                       # average overall mshr miss latency
system.cpu0.l3cache.replacements                    0                       # number of replacements
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data           65                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data           48                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total          113                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      5228763                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data      3788862                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total      9017625                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data           65                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data           48                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total          113                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 80442.507692                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 78934.625000                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 79801.991150                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           65                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data           48                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total          113                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5201658                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      3768846                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total      8970504                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 80025.507692                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 78517.625000                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 79384.991150                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          349                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data          476                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst          197                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total         1102                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     26597511                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     37010418                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst     17964777                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      6409707                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total     87982413                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          349                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          476                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst          197                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total         1102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 76210.633238                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 77752.978992                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 91191.761421                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 82175.730769                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 79838.850272                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          349                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          476                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          197                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total         1100                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     26451978                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     36811926                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     17882628                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      6377181                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total     87523713                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.998185                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75793.633238                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 77335.978992                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 90774.761421                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 81758.730769                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 79567.011818                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse          16.375092                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs              1215                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs            1215                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.014459                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.data     0.014459                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     5.018121                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data     7.794118                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst     2.329961                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data     1.203974                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000238                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000071                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.000037                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.000500                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1024         1215                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.037079                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses           20655                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses          20655                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            2                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1330234                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst      9265104                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10595340                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            2                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1330234                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst      9265104                       # number of overall hits
system.cpu0.icache.overall_hits::total       10595340                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          349                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        63486                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         63836                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          349                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        63486                       # number of overall misses
system.cpu0.icache.overall_misses::total        63836                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     29509005                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst    486021422                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    515530427                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     29509005                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst    486021422                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    515530427                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1330583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst      9328590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10659176                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1330583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst      9328590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10659176                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.333333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000262                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.006806                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.333333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000262                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.006806                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 84553.022923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  7655.568503                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  8075.857306                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 84553.022923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  7655.568503                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  8075.857306                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2249                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.851064                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        59402                       # number of writebacks
system.cpu0.icache.writebacks::total            59402                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         3845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         3845                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3845                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          349                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        59641                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        59990                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          349                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        59641                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        59990                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     29363472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    444969440                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    474332912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     29363472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    444969440                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    474332912                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.006393                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005628                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.006393                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005628                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 84136.022923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  7460.797773                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  7906.866344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 84136.022923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  7460.797773                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  7906.866344                       # average overall mshr miss latency
system.cpu0.icache.replacements                 59402                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            2                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1330234                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst      9265104                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10595340                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          349                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        63486                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        63836                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     29509005                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst    486021422                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    515530427                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1330583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst      9328590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10659176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.006806                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005989                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 84553.022923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  7655.568503                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  8075.857306                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         3845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          349                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        59641                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        59990                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     29363472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    444969440                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    474332912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005628                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 84136.022923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  7460.797773                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  7906.866344                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse            6.737032                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10655331                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            59991                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.615492                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.014459                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     3.641535                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst     3.081038                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000028                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.007112                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.006018                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.013158                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         85333399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        85333399                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp         1102                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq          113                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp          113                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq         1102                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side         2430                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side        77760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples         1215                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0              1215    100.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total          1215                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy        505821                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy      1517463                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       518954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     24828343                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25347297                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       519035                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     24832678                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25351713                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         6786                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data       720691                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        727478                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         6789                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       720691                       # number of overall misses
system.cpu0.dcache.overall_misses::total       727481                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     93455121                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data   5194200372                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5287655493                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     93455121                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data   5194200372                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5287655493                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       525740                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     25549034                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     26074775                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       525824                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     25553369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     26079194                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012908                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.028208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012911                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.028203                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.027895                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 13771.753758                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data  7207.250225                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7268.474776                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 13765.668140                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data  7207.250225                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7268.444802                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        10987                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3639                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     3.019236                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       103973                       # number of writebacks
system.cpu0.dcache.writebacks::total           103973                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data       339167                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       339167                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data       339167                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       339167                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         6786                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       381524                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       388310                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         6787                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       381524                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       388311                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     90625359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data   2746424133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2837049492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     90803835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data   2746424133                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2837227968                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012908                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.014933                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014892                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012907                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.014930                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014890                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13354.753758                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data  7198.561907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7306.145842                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13379.082805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data  7198.561907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7306.586648                       # average overall mshr miss latency
system.cpu0.dcache.replacements                387779                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       357890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     16703560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17061450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         5402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data       649539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       654942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     77783844                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data   4657114797                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4734898641                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       363292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     17353099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17716392                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.014870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.037431                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 14399.082562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data  7169.877093                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7229.493056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data       337761                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       337761                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         5402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data       311778                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       317180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     75531210                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data   2243321556                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2318852766                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.014870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.017967                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017903                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 13982.082562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data  7195.252891                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7310.841686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       161064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      8124783                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8285847                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         1384                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data        71152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        72536                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     15671277                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data    537085575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    552756852                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       162448                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      8195935                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8358383                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008520                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.008681                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 11323.177023                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data  7548.425554                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  7620.448495                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data         1406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         1384                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data        69746                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        71130                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     15094149                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data    503102577                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    518196726                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008520                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.008510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 10906.177023                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data  7213.353841                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7285.206326                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           81                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data         4335                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         4416                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data           84                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data         4335                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4419                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.035714                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.000679                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       178476                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       178476                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.011905                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data       178476                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total       178476                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.179213                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           25740030                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           388285                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            66.291590                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000063                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     3.807541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     3.371609                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.007437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.006585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.014022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          263                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        209021837                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       209021837                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.switch_cpus0.data         6246                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        59359                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data       381370                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         446975                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data         6246                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        59359                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data       381370                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        446975                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          349                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          541                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          197                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data          127                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1216                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          349                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          541                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          197                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data          127                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1216                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     28780506                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     45623136                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     19197012                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data     11021727                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    104622381                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     28780506                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     45623136                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     19197012                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data     11021727                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    104622381                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          349                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data         6787                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        59556                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       381497                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       448191                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          349                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data         6787                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        59556                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       381497                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       448191                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.079711                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.003308                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.000333                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.002713                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.079711                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.003308                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.000333                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.002713                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 82465.633238                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 84331.120148                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 97446.761421                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 86785.251969                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 86038.142270                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 82465.633238                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 84331.120148                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 97446.761421                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 86785.251969                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 86038.142270                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          349                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          541                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          197                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data          126                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1213                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          349                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          541                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          197                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data          126                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1213                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     28634973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     45397539                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     19114863                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data     10934157                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    104081532                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     28634973                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     45397539                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     19114863                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data     10934157                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    104081532                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.079711                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.003308                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.000330                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.002706                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.079711                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.003308                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.000330                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.002706                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 82048.633238                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 83914.120148                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 97029.761421                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 86779.023810                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 85805.055235                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 82048.633238                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 83914.120148                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 97029.761421                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 86779.023810                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 85805.055235                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data         1866                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data       102107                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       103973                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data         1866                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data       102107                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       103973                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus0.inst          137                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus_10.inst        59247                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        59384                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus0.inst          137                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus_10.inst        59247                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        59384                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data           27                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           27                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data           27                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data         1319                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data        69710                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        71029                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data           65                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data           48                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          113                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data      5635338                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data      4089102                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total      9724440                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data         1384                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data        69758                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        71142                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.046965                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.000688                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001588                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 86697.507692                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 85189.625000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 86056.991150                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data           65                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data           48                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          113                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      5608233                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data      4069086                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total      9677319                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.046965                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.000688                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001588                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 86280.507692                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 84772.625000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 85639.991150                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        59359                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        59359                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst          349                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          197                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          547                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst     28780506                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     19197012                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     47977518                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst          349                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        59556                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        59906                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.003308                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.009131                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82465.633238                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 97446.761421                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 87710.270567                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst          349                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          197                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          546                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     28634973                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     19114863                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     47749836                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.003308                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.009114                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 82048.633238                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 97029.761421                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 87453.912088                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data         4927                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data       311660                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       316587                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          476                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data           79                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          556                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     39987798                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data      6932625                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     46920423                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data         5403                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data       311739                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       317143                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.088099                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.000253                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001753                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84007.978992                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 87754.746835                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 84389.250000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          476                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data           78                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          554                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     39789306                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data      6865071                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     46654377                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.088099                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.000250                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001747                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83590.978992                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 88013.730769                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84213.676895                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          16.375092                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            890995                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1215                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs          733.329218                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.014459                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.014459                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     5.018120                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     7.794118                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     2.329961                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data     1.203974                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.001225                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001903                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000569                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.000294                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.003998                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1215                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1169                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.296631                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        14257151                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       14257151                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       377134                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       103973                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        59402                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict       283806                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq           27                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp           27                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq        71142                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp        71142                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        59991                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq       317143                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       179299                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      1164403                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          1343702                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      7635712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     31504512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          39140224                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                         85                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                 5440                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       448303                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.013159                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.113953                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            442404     98.68%     98.68% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              5899      1.32%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        448303                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     509670744                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    485756207                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          2.6                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     75181026                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   18974977431                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           10                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             10                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           10                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            10                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        18764                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        20282                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        18764                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        20282                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     22972530                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    184813983                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     17681634                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   2806840761                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   3032308908                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     22972530                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    184813983                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     17681634                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   2806840761                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   3032308908                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1231                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        18774                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        20292                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1231                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        18774                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        20292                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999467                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999507                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999467                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999507                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 116022.878788                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 150133.211210                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 203237.172414                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 149586.482680                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 149507.391184                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 116022.878788                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 150133.211210                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 203237.172414                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 149586.482680                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 149507.391184                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        18764                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        20280                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        18764                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        20280                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     22889964                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    184300656                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     17645355                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   2799016173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   3023852148                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     22889964                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    184300656                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     17645355                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   2799016173                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   3023852148                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999467                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999409                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999467                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999409                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 115605.878788                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 149716.211210                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 202820.172414                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 149169.482680                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 149105.135503                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 115605.878788                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 149716.211210                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 202820.172414                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 149169.482680                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 149105.135503                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                    0                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            2                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           24                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      2188416                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data       220593                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2409009                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           24                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 104210.285714                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 110296.500000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 100375.375000                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            2                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2179659                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       219759                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2399418                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 103793.285714                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 109879.500000                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 104322.521739                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           10                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        18762                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        20258                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     22972530                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    182625567                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     17681634                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   2806620168                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   3029899899                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        18772                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        20268                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999467                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999507                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 116022.878788                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 150930.220661                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 203237.172414                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 149590.670931                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 149565.598726                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        18762                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        20257                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     22889964                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    182120997                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     17645355                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   2798796414                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   3021452730                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999467                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999457                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 115605.878788                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 150513.220661                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 202820.172414                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 149173.670931                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 149155.982130                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         137.318926                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             36163                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           20282                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.783010                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.014459                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.014459                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     2.858933                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    16.741497                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.016750                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   116.672828                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000087                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000511                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000031                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.003561                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.004191                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        20282                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2         1257                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3        10272                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4         8606                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.618958                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          598890                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         598890                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1267499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst      8455149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9722649                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1267499                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst      8455149                       # number of overall hits
system.cpu1.icache.overall_hits::total        9722649                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          104                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           303                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          104                       # number of overall misses
system.cpu1.icache.overall_misses::total          303                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     24623850                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     22140198                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46764048                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     24623850                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     22140198                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46764048                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1267697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst      8455253                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9722952                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1267697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst      8455253                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9722952                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 124362.878788                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 212886.519231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154336.792079                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 124362.878788                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 212886.519231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154336.792079                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3852                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   202.736842                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          285                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          285                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     24541284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     18370935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42912219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     24541284                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     18370935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42912219                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 123945.878788                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 211160.172414                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 150569.189474                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 123945.878788                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 211160.172414                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 150569.189474                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1267499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst      8455149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9722649                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          104                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          303                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     24623850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     22140198                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46764048                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1267697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst      8455253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9722952                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 124362.878788                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 212886.519231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154336.792079                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          285                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     24541284                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     18370935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42912219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 123945.878788                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 211160.172414                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 150569.189474                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            3.890142                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9722935                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              286                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         33996.276224                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.014459                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     2.858932                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.016750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000028                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.005584                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.001986                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.007598                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          286                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         77783902                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        77783902                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        20268                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        15864                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           24                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           24                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        20268                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        56455                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1299136                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                          0                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        20292                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean              0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev             0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             20292    100.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         20292                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      15084975                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     25382790                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       503772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     13629331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14133103                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       503772                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     13629331                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14133103                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        57693                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         59012                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        57693                       # number of overall misses
system.cpu1.dcache.overall_misses::total        59012                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    195733545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data   5933583489                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6129317034                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    195733545                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data   5933583489                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6129317034                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       505090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     13687024                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14192115                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       505090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     13687024                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14192115                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004158                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004158                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 148508.000759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 102847.546305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103865.604182                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 148508.000759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 102847.546305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103865.604182                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          300                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          300                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          117                       # number of writebacks
system.cpu1.dcache.writebacks::total              117                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        21968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        21968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        21968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        21968                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        35725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37043                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        35725                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37043                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    195183939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   3076000917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3271184856                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    195183939                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   3076000917                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3271184856                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002610                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002610                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002610                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002610                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 148091.000759                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 86102.195017                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88307.773560                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 148091.000759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 86102.195017                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88307.773560                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 36532                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       290591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data      6821050                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7111641                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        57612                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        58909                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    193369989                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data   5932753242                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6126123231                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       291888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data      6878662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7170550                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008375                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008215                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 149090.199692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 102977.734534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103992.993108                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        21968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        21968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        35644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    192829140                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   3075204447                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3268033587                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005182                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 148673.199692                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 86275.514729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88466.299965                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       213181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data      6808281                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7021462                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data           81                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2363556                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data       830247                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3193803                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       213202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data      6808362                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7021565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 112550.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 10249.962963                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31007.796117                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data           81                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2354799                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data       796470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3151269                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 112133.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  9832.962963                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30894.794118                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.212109                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14170147                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            37044                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           382.522055                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000509                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.295575                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     5.916025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.002530                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.011555                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.014086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        113573964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       113573964                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           87                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        16951                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          17038                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           87                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        16951                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         17038                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        18774                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        20292                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           87                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        18774                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        20292                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     24211020                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    192513888                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     18225819                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   2924449773                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3159400500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     24211020                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    192513888                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     18225819                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   2924449773                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3159400500                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1318                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           87                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        35725                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        37330                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1318                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           87                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        35725                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        37330                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.525514                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.543584                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.525514                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.543584                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 122277.878788                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 156388.211210                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 209492.172414                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 155771.267338                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 155696.850976                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 122277.878788                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 156388.211210                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 209492.172414                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 155771.267338                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 155696.850976                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            7                       # number of writebacks
system.cpu1.l2cache.writebacks::total               7                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        18774                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        20290                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           87                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        18774                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        20290                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     24128454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    192000561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     18189540                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   2916621015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3150939570                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     24128454                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    192000561                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     18189540                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   2916621015                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3150939570                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.525514                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.543531                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.525514                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.543531                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 121860.878788                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 155971.211210                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 209075.172414                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 155354.267338                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 155295.198127                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 121860.878788                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 155971.211210                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 209075.172414                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 155354.267338                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 155295.198127                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                16196                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          108                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          117                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          108                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          117                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data           79                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total           79                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           24                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2319771                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data       233103                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2552874                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data           81                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          103                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.024691                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.233010                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 110465.285714                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 116551.500000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 106369.750000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            2                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           23                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2311014                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data       232269                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2543283                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.024691                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.223301                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 110048.285714                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 116134.500000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 110577.521739                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          286                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     24211020                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     18225819                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     42436839                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          286                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 122277.878788                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 209492.172414                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 148380.555944                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           87                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          285                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     24128454                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     18189540                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     42317994                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996503                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 121860.878788                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 209075.172414                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 148484.189474                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           87                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        16872                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        16959                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        18772                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        19982                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    190194117                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   2924216670                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3114410787                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        35644                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        36941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.932922                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.526652                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.540917                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 157185.220661                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 155775.445877                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 155860.814083                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        18772                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        19982                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    189689547                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   2916388746                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3106078293                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.932922                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.526652                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.540917                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 156768.220661                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 155358.445877                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 155443.814083                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          51.045682                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             73833                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           20292                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.638527                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003887                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.014459                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.721500                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data     8.653956                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.192412                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    41.459468                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000176                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002113                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.010122                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.012462                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1257                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2184                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1201652                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1201652                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        37227                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          124                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        52604                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          103                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          103                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          286                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        36941                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          572                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       110620                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           111192                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      2378304                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           2396608                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      16196                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  448                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        53526                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006614                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.081055                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             53172     99.34%     99.34% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               354      0.66%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         53526                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      30897198                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     46340793                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       356535                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  18974979933                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  18974979933                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  18974979933                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1312326687549                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        34624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst        12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1200896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1375808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst          197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        18764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21497                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      1177129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1824719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       667827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      4151994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst       664454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data       424981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       293439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     63288394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              72506427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      1177129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       667827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst       664454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       293439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2809595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      1177129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1824719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       667827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      4151994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst       664454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data       424981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       293439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     63288394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             72506427                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
