$date
	Thu Dec 16 22:46:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vector100r $end
$scope module U0 $end
$var wire 100 ! in [99:0] $end
$upscope $end
$upscope $end
$scope module tb_vector100r $end
$scope module U0 $end
$var reg 100 " out [99:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 "
b10000000000 !
$end
#5
b1111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 "
b11111111 !
#10
b1100011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 "
b1100011 !
#15
b1110101110001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 "
b1000111010111 !
#20
b1100001101000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 "
b10001011000011 !
#25
