/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  reg [14:0] _05_;
  wire [3:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[21] ^ celloutsig_0_1z;
  assign celloutsig_0_51z = celloutsig_0_36z[0] ^ celloutsig_0_7z[0];
  assign celloutsig_1_0z = in_data[105] ^ in_data[115];
  assign celloutsig_1_8z = celloutsig_1_0z ^ celloutsig_1_14z;
  assign celloutsig_1_10z = celloutsig_1_2z ^ _01_;
  assign celloutsig_1_15z = celloutsig_1_4z[6] ^ _02_;
  assign celloutsig_0_8z = celloutsig_0_1z ^ celloutsig_0_7z[8];
  assign celloutsig_0_12z = celloutsig_0_10z ^ celloutsig_0_11z[3];
  assign celloutsig_0_1z = in_data[30] ^ celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_5z ^ celloutsig_0_8z;
  assign celloutsig_0_19z = celloutsig_0_10z ^ _03_;
  assign celloutsig_0_25z = celloutsig_0_5z ^ celloutsig_0_4z;
  reg [5:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 6'h00;
    else _19_ <= { celloutsig_0_15z[9:5], celloutsig_0_1z };
  assign out_data[5:0] = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_0z };
  assign { _02_, _04_[1], _01_ } = _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 15'h0000;
    else _05_ <= in_data[150:136];
  reg [3:0] _22_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _22_ <= 4'h0;
    else _22_ <= celloutsig_0_7z[3:0];
  assign { _00_, _03_, _06_[1:0] } = _22_;
  assign celloutsig_0_0z = in_data[89:84] >= in_data[71:66];
  assign celloutsig_0_4z = { in_data[87:85], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } >= in_data[19:13];
  assign celloutsig_0_5z = { in_data[10:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } >= { in_data[49:42], celloutsig_0_1z, 1'h0, celloutsig_0_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[4], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[176:175], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_1z[7:6], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_1z[7:5], celloutsig_1_0z };
  assign celloutsig_1_14z = celloutsig_1_1z[5:2] >= celloutsig_1_4z[5:2];
  assign celloutsig_1_6z = in_data[139:129] >= in_data[135:125];
  assign celloutsig_1_11z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, _02_, _04_[1], _01_, celloutsig_1_0z, 1'h0, celloutsig_1_8z, celloutsig_1_6z } >= { in_data[126:119], celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_1_19z = { in_data[111:108], _02_, _04_[1], _01_, celloutsig_1_13z, celloutsig_1_15z } >= { _05_[14:2], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[3:0], celloutsig_0_7z } >= { in_data[72:60], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[33:26], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_9z } >= { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[42:38], 1'h0, celloutsig_0_4z } >= { in_data[30:25], celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z } >= { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_36z = { in_data[7], celloutsig_0_17z, celloutsig_0_25z } % { 1'h1, celloutsig_0_19z, in_data[0] };
  assign celloutsig_1_1z = in_data[107:99] % { 1'h1, in_data[137:130] };
  assign celloutsig_1_4z = { celloutsig_1_1z[5:0], celloutsig_1_0z } % { 1'h1, in_data[102:98], in_data[96] };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_1z[5], 1'h0, celloutsig_1_11z, 1'h0, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_8z } % { 1'h1, in_data[121:115] };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_18z = { in_data[114:109], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_8z } % { 1'h1, _05_[12:7], _02_, _04_[1], _01_ };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_7z, 1'h0, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z } % { 1'h1, in_data[89:64], in_data[0] };
  assign celloutsig_0_15z = { in_data[14:7], celloutsig_0_13z, celloutsig_0_14z } % { 1'h1, celloutsig_0_11z[12], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z };
  assign { _04_[2], _04_[0] } = { _02_, _01_ };
  assign _06_[3:2] = { _00_, _03_ };
  assign { out_data[137:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z };
endmodule
