<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-3" LaunchTime="1490625417">
  <File Type="RDS-PROPCONSTRS" Name="Ex1_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="Ex1.tcl"/>
  <File Type="RDS-RDS" Name="Ex1.vds"/>
  <File Type="RDS-UTIL" Name="Ex1_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Ex1_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Ex1.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Ex1_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Ex1_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/exercicio55/exercicio55.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/segment_decoder.vhd"/>
        <Attr Name="ImportTime" Val="1426329790"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/aula5/exemplos/Códigos VHDL/VHDL/Clock_divider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/exercicio55/exercicio55.srcs/sources_1/imports/aula5/exemplos/Códigos VHDL/VHDL/Clock_divider.vhd"/>
        <Attr Name="ImportTime" Val="1426450833"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/exercicio55/exercicio55.srcs/sources_1/imports/aula5/exercicio53/exercicio53.srcs/sources_1/imports/new/disp.vhd"/>
        <Attr Name="ImportTime" Val="1426450017"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Ex56_aula5.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/Aula05/ex56/exercicio56.srcs/sources_1/new/Ex56_aula5.vhd"/>
        <Attr Name="ImportTime" Val="1490608189"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/coe_from_java.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Ex1"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/xdc/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../CR/reconfigurable-computation-master/xdc/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1421968531"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/xdc/Nexys4_Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_gen_0"/>
</GenRun>
