Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version W-2024.09-SP4-1 for linux64 - Mar 20, 2025 

                    Copyright (c) 1988 - 2025 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue May 13 09:23:44 2025
Hostname:           xunil-03.coe.drexel.edu
CPU Model:          AMD Opteron(tm) Processor 6344
CPU Details:        Cores = 24 : Sockets = 2 : Cache Size = 2048 KB : Freq = 2.60 GHz
OS:                 Linux 3.10.0-1160.119.1.el7.x86_64
RAM:                125 GB (Free 113 GB)
Swap:                15 GB (Free  15 GB)
Work Filesystem:    /home mounted to ozark.coe.drexel.edu:/volume2/XunilNFS2/home
Tmp Filesystem:     / mounted to /dev/mapper/vg_xunil03-lv_root
Work Disk:          8034 GB (Free 4315 GB)
Tmp Disk:           442 GB (Free 136 GB)

CPU Load: 137%, Ram Free: 113 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
# Auto-generated synthesis script for aes
# Source files from: systemcaes
lappend search_path ../src/
. /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/syn_ver /mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/dw/sim_ver ../src/
define_design_lib WORK -path "work"
1
# Library setup
set link_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db
set target_library [ list /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db ]
/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
# Analyze all Verilog files
analyze -library WORK -format verilog ../rtl/systemcaes/aes.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/aes.v
Error:  Unable to open file `../rtl/systemcaes/aes.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Error occured in ccs delay calculation, results may not be accurate.
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db'
Loading db file '/mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db'
0
analyze -library WORK -format verilog ../rtl/systemcaes/byte_mixcolum.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/byte_mixcolum.v
Error:  Unable to open file `../rtl/systemcaes/byte_mixcolum.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/keysched.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/keysched.v
Error:  Unable to open file `../rtl/systemcaes/keysched.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/mixcolum.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/mixcolum.v
Error:  Unable to open file `../rtl/systemcaes/mixcolum.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/sbox.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/sbox.v
Error:  Unable to open file `../rtl/systemcaes/sbox.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/subbytes.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/subbytes.v
Error:  Unable to open file `../rtl/systemcaes/subbytes.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/timescale.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/timescale.v
Error:  Unable to open file `../rtl/systemcaes/timescale.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/systemcaes/word_mixcolum.v
Running PRESTO HDLC
Compiling source file ../rtl/systemcaes/word_mixcolum.v
Error:  Unable to open file `../rtl/systemcaes/word_mixcolum.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
# Elaborate the top design
elaborate aes
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/gtech.db'
Loading db file '/mnt/class_data/ecec574-w2019/tools/synopsys/syn/W-2024.09-SP4-1/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p95v125c'
  Loading link library 'saed32rvt_ss0p95v25c'
  Loading link library 'saed32rvt_ss0p95vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/aes.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/sbox.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/subbytes.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/mixcolum.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/keysched.v not found  (ELAB-2084)

Statistics for case statements in always block in file
	'../rtl/systemcaes/aes.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    198     |    auto/auto     | always block at line 156 |
============================================================

Inferred memory devices in process in routine 'aes' in file
	 ../rtl/systemcaes/aes.v'.
=======================================================================================
|      Register Name       |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=======================================================================================
| addroundkey_start_i_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
|   first_round_reg_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
|        state_reg         | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
|       ready_o_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
|        round_reg         | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 122  |
|  addroundkey_round_reg   | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 122  |
| addroundkey_data_reg_reg | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 122  |
| addroundkey_ready_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 122  |
=======================================================================================
Presto compilation completed successfully. (aes)
Module: aes, Ports: 389, Input: 260, Output: 129, Inout: 0
Module: aes, Registers: 141, Async set/reset: 141, Sync set/reset: 0
Information: Module aes report end. (ELAB-965)
Elaborated 1 design.
Current design is now 'aes'.
Information: Building the design 'sbox'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/sbox.v not found  (ELAB-2084)

Statistics for case statements in always block in file
	'../rtl/systemcaes/sbox.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    116     |    auto/auto     | always block at line 108 |
|    173     |    auto/auto     | always block at line 164 |
============================================================

Inferred memory devices in process in routine 'sbox' in file
	 ../rtl/systemcaes/sbox.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ah_reg_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  79  |
|      alph_reg       | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  79  |
|    to_invert_reg    | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  79  |
==================================================================================
Presto compilation completed successfully. (sbox)
Module: sbox, Ports: 19, Input: 11, Output: 8, Inout: 0
Module: sbox, Registers: 12, Async set/reset: 12, Sync set/reset: 0
Information: Module sbox report end. (ELAB-965)
Information: Building the design 'subbytes'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/subbytes.v not found  (ELAB-2084)

Statistics for case statements in always block in file
	'../rtl/systemcaes/subbytes.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    208     |    auto/auto     | always block at line 158 |
|    225     |    auto/auto     | always block at line 158 |
============================================================

Inferred memory devices in process in routine 'subbytes' in file
	 ../rtl/systemcaes/subbytes.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      state_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 131  |
|     ready_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 131  |
|    data_reg_reg     | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 131  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   subbytes/242   |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (subbytes)
Module: subbytes, Ports: 278, Input: 140, Output: 138, Inout: 0
Module: subbytes, Registers: 134, Async set/reset: 134, Sync set/reset: 0
Information: Module subbytes report end. (ELAB-965)
Information: Building the design 'mixcolum'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/mixcolum.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/word_mixcolum.v not found  (ELAB-2084)

Statistics for case statements in always block in file
	'../rtl/systemcaes/mixcolum.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    139     |    auto/auto     | always block at line 124 |
============================================================

Inferred memory devices in process in routine 'mixcolum' in file
	 ../rtl/systemcaes/mixcolum.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     ready_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  98  |
|   data_o_reg_reg    | Flip-flop |  128  |  Y  | N  | None  | Async | N  |  98  |
|    data_reg_reg     | Flip-flop |  96   |  Y  | N  | None  | Async | N  |  98  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  98  |
==================================================================================
Presto compilation completed successfully. (mixcolum)
Module: mixcolum, Ports: 261, Input: 132, Output: 129, Inout: 0
Module: mixcolum, Registers: 227, Async set/reset: 227, Sync set/reset: 0
Information: Module mixcolum report end. (ELAB-965)
Information: Building the design 'keysched'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/keysched.v not found  (ELAB-2084)

Statistics for case statements in always block in file
	'../rtl/systemcaes/keysched.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     87     |    auto/auto     | always block at line 82  |
|    185     |    auto/auto     | always block at line 163 |
============================================================

Inferred memory devices in process in routine 'keysched' in file
	 ../rtl/systemcaes/keysched.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     key_reg_reg     | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 137  |
|     ready_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 137  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 137  |
|       col_reg       | Flip-flop |  24   |  Y  | N  | None  | Async | N  | 137  |
==================================================================================
Presto compilation completed successfully. (keysched)
Module: keysched, Ports: 282, Input: 143, Output: 139, Inout: 0
Module: keysched, Registers: 156, Async set/reset: 156, Sync set/reset: 0
Information: Module keysched report end. (ELAB-965)
Information: Building the design 'word_mixcolum'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/word_mixcolum.v not found  (ELAB-2084)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/byte_mixcolum.v not found  (ELAB-2084)
Warning:  ../rtl/systemcaes/word_mixcolum.v:81: Net outx connected to instance bm1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:81: Net outy connected to instance bm1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:82: Net outx connected to instance bm2 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:82: Net outy connected to instance bm2 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:83: Net outx connected to instance bm3 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:83: Net outy connected to instance bm3 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:84: Net outx connected to instance bm4 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  ../rtl/systemcaes/word_mixcolum.v:84: Net outy connected to instance bm4 is declared as reg data type but is not driven by an always block. (VER-1004)
Presto compilation completed successfully. (word_mixcolum)
Module: word_mixcolum, Ports: 96, Input: 32, Output: 64, Inout: 0
Module: word_mixcolum, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module word_mixcolum report end. (ELAB-965)
Information: Building the design 'byte_mixcolum'. (HDL-193)
Warning:  For svf checksum calculation , the original file ../rtl/systemcaes/byte_mixcolum.v not found  (ELAB-2084)
Presto compilation completed successfully. (byte_mixcolum)
Module: byte_mixcolum, Ports: 48, Input: 32, Output: 16, Inout: 0
Module: byte_mixcolum, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Module byte_mixcolum report end. (ELAB-965)
1
link

  Linking design 'aes'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p95v125c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v125c.db
  saed32rvt_ss0p95v25c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95v25c.db
  saed32rvt_ss0p95vn40c (library) /mnt/class_data/ecec574-w2019/PDKs/_archived/SAED32nm_new/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ss0p95vn40c.db

1
# Output files
write -hier -f ddc -output ./outputs/systemcaes/aes.ddc
Writing ddc file './outputs/systemcaes/aes.ddc'.
1
# Clock and constraints
create_clock -name "clk" -period 10 [get_ports clk] 
1
set_input_delay 0.01 -clock clk [all_inputs] 
1
set_output_delay 0.01 -clock clk [all_outputs] 
1
set_clock_uncertainty 0.2 clk
1
set_max_area 0.0 
1
# Checks and compilation
check_design  > ./reports/systemcaes/aes_check_design.rpt 
uniquify 
Information: Uniquified 4 instances of design 'byte_mixcolum'. (OPT-1056)
1
check_timing 
Information: Changed wire load model for 'keysched' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'byte_mixcolum_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'byte_mixcolum_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'byte_mixcolum_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'byte_mixcolum_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'word_mixcolum' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'mixcolum' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'subbytes' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'sbox' from '(none)' to 'ForQA'. (OPT-170)
Module: DW01_inc_width4, Ports: 8, Input: 4, Output: 4, Inout: 0
Module: DW01_inc_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_dec_width4, Ports: 8, Input: 4, Output: 4, Inout: 0
Module: DW01_dec_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_cmp6_width4, Ports: 15, Input: 9, Output: 6, Inout: 0
Module: DW01_cmp6_width4, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Module: DW01_inc_width5, Ports: 10, Input: 5, Output: 5, Inout: 0
Module: DW01_inc_width5, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_dec_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_UNS_OP_4_1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*EQ_UNS_OP_4_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_cmp6_width4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*NE_UNS_OP_4_4_1' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_inc_width5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_UNS_OP_5_1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'aes' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
compile -area_effort medium -map_effort medium 
CPU Load: 137%, Ram Free: 112 GB, Swap Free: 15 GB, Work Disk Free: 4315 GB, Tmp Disk Free: 136 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2042                                   |
| Number of User Hierarchies                              | 9                                      |
| Sequential Cell Count                                   | 670                                    |
| Macro Count                                             | 0                                      |
| Pad Count                                               | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 192                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with Target Library Subset (with clock_path)     | false  (false )                        |
| Design with UPF Data                                    | false                                  |
====================================================================================================
