#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jan 09 21:29:28 2019
# Process ID: 9928
# Log file: C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/MIPSfpga_axi4_ddr/vivado.log
# Journal file: C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/MIPSfpga_axi4_ddr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/84397/Desktop/system_ability_20181227/MIPSfpga_axi4_ddr' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/84397/Desktop/系统能力培养/ram_init_os.coe'; using path 'C:/Users/84397/Desktop/ram_init_os.coe' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/84397/Desktop/系统能力培养/ram_init_os.coe'; using path 'C:/Users/84397/Desktop/ram_init_os.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/84397/Desktop/系统能力培养/ram_init_os.coe'; using path 'C:/Users/84397/Desktop/ram_init_os.coe' instead.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/ip_repo/RGB565_1.0', nor could it be found using path 'C:/Users/84397/Desktop/system_ability_20181227/ip_repo/RGB565_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/84397/Desktop/系统能力培养/system_ability_20181227/ip_repo/RGB565_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/84397/Desktop/系统能力培养/system_ability_20181227/ip_repo/car_by_li'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/84397/Desktop/系统能力培养/system_ability_20181227/ip_repo/PWM_w_Int_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/84397/Desktop/系统能力培养/system_ability_20181227/ip_repo/my_mips_packaged'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1010.527 ; gain = 429.027
open_bd_design {C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
Adding component instance block -- imgtec.org:user:MIPS_MicroAptiv_UP:1.3.1 - MIPS_MicroAptiv_UP_0
Adding component instance block -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:user:Motor_driver:1.0 - Motor_driver_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:ila:5.1 - ila_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <MIPSfpga_system> from BD file <C:/Users/84397/Desktop/系统能力培养/system_ability_20181227/MIPSfpga_axi4_ddr/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.273 ; gain = 106.746
set_property location {4493 742} [get_bd_intf_ports sencer]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 09 22:05:38 2019...
