# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ALU.srcs/sources_1/imports/Processor/ALU.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/Decoder.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/EX_MEM.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/EX_MEM_Complete.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/Extend.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/Forwarding_Unit.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/Hazard_Detection_Unit.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/ID_EX.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/ID_EX_Complete.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/IF_ID.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/IF_ID_Complete.v" \
"../../../../ALU.srcs/sources_1/imports/CG3207-Lab3/MCycle.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/MEM_WB.v" \
"../../../../ALU.srcs/sources_1/imports/Processor_Complete/MEM_WB_Complete.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/PC_Logic.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/Pipeline_RV.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/ProgramCounter.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/RegFile.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/Shifter.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/Wrapper.v" \
"../../../../ALU.srcs/sources_1/imports/Processor/test_Wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
