#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaab20949bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaab2093f3d0 .scope autofunction.vec4.s64, "pow10" "pow10" 3 6, 3 6 0, S_0xaaab20949bf0;
 .timescale 0 0;
v0xaaab20946ab0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaab2093f3d0
TD_$unit.pow10 ;
    %load/vec4 v0xaaab20946ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaab2091fa90 .scope module, "aoc4_tb" "aoc4_tb" 4 4;
 .timescale 0 0;
v0xaaab209698b0_0 .var/2s "c", 31 0;
v0xaaab209699b0_0 .var "clock", 0 0;
v0xaaab20969a70_0 .var/2s "col_i", 31 0;
v0xaaab20969b40_0 .net "done", 0 0, v0xaaab20967a40_0;  1 drivers
v0xaaab20969c10_0 .var/2s "fd", 31 0;
v0xaaab20969cd0_0 .net "mem_ack_out", 0 0, L_0xaaab2097d480;  1 drivers
v0xaaab20969d70_0 .net "mem_busy_out", 0 0, L_0xaaab2097d5d0;  1 drivers
v0xaaab20969e40_0 .var "pad_en", 0 0;
v0xaaab20969f30_0 .var "partial_row_vec", 3 0;
v0xaaab20969fd0_0 .var "reset", 0 0;
v0xaaab2096a070_0 .var/2s "row_i", 31 0;
v0xaaab2096a150_0 .var "run", 0 0;
v0xaaab2096a1f0_0 .net "tb_col_addr_dbg", 3 0, L_0xaaab2096a940;  1 drivers
v0xaaab2096a2b0_0 .var "tb_packet", 14 0;
v0xaaab2096a3a0_0 .net "tb_partial_vec_dbg", 3 0, L_0xaaab2096a9e0;  1 drivers
v0xaaab2096a460_0 .net "tb_read_en_dbg", 0 0, L_0xaaab2096abb0;  1 drivers
v0xaaab2096a520_0 .net "tb_row_addr_dbg", 3 0, L_0xaaab2096a870;  1 drivers
v0xaaab2096a600_0 .net "tb_staging_dbg", 0 0, L_0xaaab2096ac80;  1 drivers
v0xaaab2096a6c0_0 .net "tb_write_en_dbg", 0 0, L_0xaaab2096aab0;  1 drivers
v0xaaab2096a780_0 .net/2s "updates", 31 0, v0xaaab20968d40_0;  1 drivers
E_0xaaab208d1230 .event posedge, v0xaaab20967a40_0;
L_0xaaab2096a870 .part v0xaaab2096a2b0_0, 11, 4;
L_0xaaab2096a940 .part v0xaaab2096a2b0_0, 3, 4;
L_0xaaab2096a9e0 .part v0xaaab2096a2b0_0, 7, 4;
L_0xaaab2096aab0 .part v0xaaab2096a2b0_0, 2, 1;
L_0xaaab2096abb0 .part v0xaaab2096a2b0_0, 1, 1;
L_0xaaab2096ac80 .part v0xaaab2096a2b0_0, 0, 1;
S_0xaaab20940490 .scope module, "dut" "top" 4 27, 5 4 0, S_0xaaab2091fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 15 "tb_packet_in";
    .port_info 3 /INPUT 1 "run_in";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /OUTPUT 1 "mem_ack_out";
    .port_info 6 /OUTPUT 1 "mem_busy_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 32 "updates_out";
L_0xaaab2097d480 .functor BUFZ 1, L_0xaaab2097d0d0, C4<0>, C4<0>, C4<0>;
L_0xaaab2097d5d0 .functor BUFZ 1, L_0xaaab2097cf10, C4<0>, C4<0>, C4<0>;
v0xaaab20966db0_0 .net *"_ivl_13", 0 0, L_0xaaab2097d910;  1 drivers
v0xaaab20966eb0_0 .net *"_ivl_15", 3 0, L_0xaaab2097d9b0;  1 drivers
v0xaaab20966f90_0 .net *"_ivl_20", 0 0, L_0xaaab2097dc10;  1 drivers
v0xaaab20967080_0 .net *"_ivl_22", 3 0, L_0xaaab2097dd00;  1 drivers
v0xaaab20967160_0 .net *"_ivl_27", 0 0, L_0xaaab2097df40;  1 drivers
v0xaaab20967290_0 .net *"_ivl_29", 0 0, L_0xaaab2097dfe0;  1 drivers
v0xaaab20967370_0 .net *"_ivl_33", 0 0, L_0xaaab2097e440;  1 drivers
v0xaaab20967450_0 .net *"_ivl_35", 0 0, L_0xaaab2097e560;  1 drivers
v0xaaab20967530_0 .net *"_ivl_6", 0 0, L_0xaaab2097d640;  1 drivers
v0xaaab20967610_0 .net *"_ivl_8", 3 0, L_0xaaab2097d6e0;  1 drivers
v0xaaab209676f0_0 .net "ack", 0 0, L_0xaaab2097d0d0;  1 drivers
v0xaaab20967790_0 .net "bank_partial_vec_out", 3 0, L_0xaaab2097d340;  1 drivers
v0xaaab20967830_0 .net "busy", 0 0, L_0xaaab2097cf10;  1 drivers
v0xaaab209678d0_0 .net "clock", 0 0, v0xaaab209699b0_0;  1 drivers
v0xaaab20967970_0 .net "col_addr_in", 3 0, L_0xaaab2097dda0;  1 drivers
v0xaaab20967a40_0 .var "done_out", 0 0;
v0xaaab20967ae0_0 .net "mach_changed_out", 0 0, v0xaaab20962ed0_0;  1 drivers
v0xaaab20967ce0 .array "mach_col_addr_out", 0 0;
v0xaaab20967ce0_0 .net v0xaaab20967ce0 0, 3 0, v0xaaab20963050_0; 1 drivers
v0xaaab20967db0_0 .net "mach_done_out", 0 0, L_0xaaab209493d0;  1 drivers
v0xaaab20967e80 .array "mach_partial_vec_out", 0 0;
v0xaaab20967e80_0 .net v0xaaab20967e80 0, 3 0, L_0xaaab2097ba00; 1 drivers
v0xaaab20967f50_0 .net "mach_read_en", 0 0, L_0xaaab2097b2f0;  1 drivers
v0xaaab20968020 .array "mach_row_addr_out", 0 0;
v0xaaab20968020_0 .net v0xaaab20968020 0, 3 0, L_0xaaab2097c2d0; 1 drivers
v0xaaab209680f0_0 .net "mach_write_en", 0 0, L_0xaaab209306b0;  1 drivers
v0xaaab209681c0_0 .net "mem_ack_out", 0 0, L_0xaaab2097d480;  alias, 1 drivers
v0xaaab20968260_0 .net "mem_busy_out", 0 0, L_0xaaab2097d5d0;  alias, 1 drivers
v0xaaab20968320_0 .net "pad_en", 0 0, v0xaaab20969e40_0;  1 drivers
v0xaaab209683f0_0 .net "partial_vec_in", 3 0, L_0xaaab2097d780;  1 drivers
v0xaaab209684c0_0 .var "re_run", 0 0;
v0xaaab20968560_0 .net "read_en", 0 0, L_0xaaab2097e300;  1 drivers
v0xaaab20968630_0 .net "reset", 0 0, v0xaaab20969fd0_0;  1 drivers
v0xaaab20968720_0 .net "row_addr_in", 3 0, L_0xaaab2097da90;  1 drivers
v0xaaab20968810_0 .net "run_in", 0 0, v0xaaab2096a150_0;  1 drivers
v0xaaab209688d0_0 .var "run_started", 0 0;
v0xaaab20968ba0_0 .net "tb_packet_in", 14 0, v0xaaab2096a2b0_0;  1 drivers
v0xaaab20968c80 .array "updates", 0 0;
v0xaaab20968c80_0 .net/2s v0xaaab20968c80 0, 31 0, v0xaaab20964570_0; 1 drivers
v0xaaab20968d40_0 .var/2s "updates_out", 31 0;
v0xaaab20968e00_0 .net "write_en", 0 0, L_0xaaab2097e600;  1 drivers
L_0xaaab2097c4f0 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097d640 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097d6e0 .part v0xaaab2096a2b0_0, 7, 4;
L_0xaaab2097d780 .functor MUXZ 4, L_0xaaab2097ba00, L_0xaaab2097d6e0, L_0xaaab2097d640, C4<>;
L_0xaaab2097d910 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097d9b0 .part v0xaaab2096a2b0_0, 11, 4;
L_0xaaab2097da90 .functor MUXZ 4, L_0xaaab2097c2d0, L_0xaaab2097d9b0, L_0xaaab2097d910, C4<>;
L_0xaaab2097dc10 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097dd00 .part v0xaaab2096a2b0_0, 3, 4;
L_0xaaab2097dda0 .functor MUXZ 4, v0xaaab20963050_0, L_0xaaab2097dd00, L_0xaaab2097dc10, C4<>;
L_0xaaab2097df40 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097dfe0 .part v0xaaab2096a2b0_0, 1, 1;
L_0xaaab2097e300 .functor MUXZ 1, L_0xaaab2097b2f0, L_0xaaab2097dfe0, L_0xaaab2097df40, C4<>;
L_0xaaab2097e440 .part v0xaaab2096a2b0_0, 0, 1;
L_0xaaab2097e560 .part v0xaaab2096a2b0_0, 2, 1;
L_0xaaab2097e600 .functor MUXZ 1, L_0xaaab209306b0, L_0xaaab2097e560, L_0xaaab2097e440, C4<>;
S_0xaaab2093d760 .scope generate, "mach_gen[0]" "mach_gen[0]" 5 43, 5 43 0, S_0xaaab20940490;
 .timescale 0 0;
P_0xaaab20961be0 .param/l "mach_i" 0 5 43, +C4<00>;
L_0xaaab2097be20 .functor OR 1, v0xaaab2096a150_0, v0xaaab209684c0_0, C4<0>, C4<0>;
L_0xaaab208e4b70 .functor AND 1, L_0xaaab2097d0d0, L_0xaaab2097c6a0, C4<1>, C4<1>;
v0xaaab209648b0_0 .net *"_ivl_2", 0 0, L_0xaaab2097c4f0;  1 drivers
v0xaaab209649b0_0 .net *"_ivl_4", 0 0, L_0xaaab2097c6a0;  1 drivers
L_0xaaab2097c6a0 .reduce/nor L_0xaaab2097c4f0;
S_0xaaab2093e310 .scope module, "mach" "freemachine" 5 46, 6 1 0, S_0xaaab2093d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "partial_vec_in";
    .port_info 3 /INPUT 1 "run";
    .port_info 4 /INPUT 1 "ack_in";
    .port_info 5 /OUTPUT 32 "updates_out";
    .port_info 6 /OUTPUT 1 "changed_out";
    .port_info 7 /OUTPUT 1 "done_out";
    .port_info 8 /OUTPUT 1 "write_en_out";
    .port_info 9 /OUTPUT 1 "read_en_out";
    .port_info 10 /OUTPUT 4 "row_addr_out";
    .port_info 11 /OUTPUT 4 "col_addr_out";
    .port_info 12 /OUTPUT 4 "partial_vec_out";
P_0xaaab20961d10 .param/l "end_row" 0 6 3, +C4<00000000000000000000000000001010>;
P_0xaaab20961d50 .param/l "log2_mod" 1 6 16, +C4<00000000000000000000000000000010>;
P_0xaaab20961d90 .param/l "start_row" 0 6 2, +C4<00000000000000000000000000000000>;
L_0xaaab209493d0 .functor AND 1, v0xaaab209633b0_0, L_0xaaab2096ad90, C4<1>, C4<1>;
v0xaaab20963cb0_0 .array/port v0xaaab20963cb0, 0;
L_0xaaab20943780 .functor BUFZ 12, v0xaaab20963cb0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaab20963cb0_1 .array/port v0xaaab20963cb0, 1;
L_0xaaab2093d0c0 .functor BUFZ 12, v0xaaab20963cb0_1, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0xaaab20963cb0_2 .array/port v0xaaab20963cb0, 2;
L_0xaaab20937920 .functor BUFZ 12, v0xaaab20963cb0_2, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0xaaab209306b0 .functor XOR 1, L_0xaaab2097b460, L_0xaaab2097b530, C4<0>, C4<0>;
v0xaaab209497d0_0 .net *"_ivl_1", 0 0, L_0xaaab2096ad90;  1 drivers
v0xaaab209438e0_0 .net *"_ivl_13", 31 0, L_0xaaab2096afc0;  1 drivers
L_0xffffa4c9b018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab2093d1e0_0 .net *"_ivl_16", 27 0, L_0xffffa4c9b018;  1 drivers
L_0xffffa4c9b060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0xaaab20937a40_0 .net/2u *"_ivl_17", 31 0, L_0xffffa4c9b060;  1 drivers
L_0xffffa4c9b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaab2092db80_0 .net/2u *"_ivl_21", 0 0, L_0xffffa4c9b0a8;  1 drivers
v0xaaab20962230_0 .net *"_ivl_26", 0 0, L_0xaaab2097b460;  1 drivers
v0xaaab20962310_0 .net *"_ivl_28", 0 0, L_0xaaab2097b530;  1 drivers
L_0xffffa4c9b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab209623f0_0 .net/2u *"_ivl_31", 31 0, L_0xffffa4c9b0f0;  1 drivers
v0xaaab209624d0_0 .net *"_ivl_33", 0 0, L_0xaaab2097b6e0;  1 drivers
v0xaaab20962590_0 .net *"_ivl_37", 3 0, L_0xaaab2097b7d0;  1 drivers
v0xaaab20962670_0 .net *"_ivl_40", 3 0, L_0xaaab2097b910;  1 drivers
v0xaaab20962750_0 .net *"_ivl_44", 0 0, L_0xaaab2097bbf0;  1 drivers
L_0xffffa4c9b138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab20962810_0 .net/2u *"_ivl_45", 31 0, L_0xffffa4c9b138;  1 drivers
v0xaaab209628f0_0 .net *"_ivl_47", 0 0, L_0xaaab2097bce0;  1 drivers
L_0xffffa4c9b180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0xaaab209629b0_0 .net/2u *"_ivl_49", 3 0, L_0xffffa4c9b180;  1 drivers
v0xaaab20962a90_0 .net *"_ivl_51", 3 0, L_0xaaab2097be90;  1 drivers
L_0xffffa4c9b1c8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0xaaab20962b70_0 .net/2u *"_ivl_53", 3 0, L_0xffffa4c9b1c8;  1 drivers
v0xaaab20962c50_0 .net *"_ivl_55", 3 0, L_0xaaab2097bfd0;  1 drivers
v0xaaab20962d30_0 .net *"_ivl_57", 3 0, L_0xaaab2097c140;  1 drivers
v0xaaab20962e10_0 .net "ack_in", 0 0, L_0xaaab208e4b70;  1 drivers
v0xaaab20962ed0_0 .var "changed_out", 0 0;
v0xaaab20962f90_0 .net "clock", 0 0, v0xaaab209699b0_0;  alias, 1 drivers
v0xaaab20963050_0 .var "col_addr_out", 3 0;
v0xaaab20963130_0 .var/2s "col_i", 31 0;
v0xaaab20963210_0 .var "degree", 3 0;
v0xaaab209632f0_0 .net "done_out", 0 0, L_0xaaab209493d0;  alias, 1 drivers
v0xaaab209633b0_0 .var "done_out_buf", 0 0;
v0xaaab20963470_0 .var "insert_reg", 1 0;
v0xaaab20963550_0 .net "last_row", 0 0, L_0xaaab2097b180;  1 drivers
v0xaaab20963610_0 .var "next_regs_0", 11 0;
v0xaaab209636f0_0 .var "next_regs_1", 11 0;
v0xaaab209637d0_0 .var "next_regs_2", 11 0;
v0xaaab209638b0_0 .net "partial_vec_in", 3 0, L_0xaaab2097d340;  alias, 1 drivers
v0xaaab20963990_0 .net "partial_vec_out", 3 0, L_0xaaab2097ba00;  alias, 1 drivers
v0xaaab20963a70_0 .var "prune", 0 0;
v0xaaab20963b30_0 .var "read_en_buf", 0 0;
v0xaaab20963bf0_0 .net "read_en_out", 0 0, L_0xaaab2097b2f0;  alias, 1 drivers
v0xaaab20963cb0 .array "regs", 0 2, 11 0;
v0xaaab20963df0_0 .net "regs_dbg_0", 11 0, L_0xaaab20943780;  1 drivers
v0xaaab20963ed0_0 .net "regs_dbg_1", 11 0, L_0xaaab2093d0c0;  1 drivers
v0xaaab20963fb0_0 .net "regs_dbg_2", 11 0, L_0xaaab20937920;  1 drivers
v0xaaab20964090_0 .var "regs_valid", 0 0;
v0xaaab20964150_0 .net "reset", 0 0, v0xaaab20969fd0_0;  alias, 1 drivers
v0xaaab20964210_0 .net "row_addr_out", 3 0, L_0xaaab2097c2d0;  alias, 1 drivers
v0xaaab209642f0_0 .var "row_addr_out_buf", 3 0;
v0xaaab209643d0_0 .net "run", 0 0, L_0xaaab2097be20;  1 drivers
v0xaaab20964490_0 .var "store_parity", 1 0;
v0xaaab20964570_0 .var/2s "updates_out", 31 0;
v0xaaab20964650_0 .net "write_en_out", 0 0, L_0xaaab209306b0;  alias, 1 drivers
E_0xaaab208d2170 .event posedge, v0xaaab20962f90_0;
E_0xaaab208a5fb0/0 .event edge, v0xaaab20963cb0_0, v0xaaab20963cb0_0, v0xaaab20963cb0_0, v0xaaab20963cb0_1;
E_0xaaab208a5fb0/1 .event edge, v0xaaab20963cb0_1, v0xaaab20963cb0_2, v0xaaab20963cb0_2, v0xaaab20963cb0_2;
E_0xaaab208a5fb0/2 .event edge, v0xaaab20963cb0_1, v0xaaab20963cb0_0, v0xaaab20963cb0_1, v0xaaab20963cb0_2;
E_0xaaab208a5fb0/3 .event edge, v0xaaab20963130_0;
E_0xaaab208a5fb0 .event/or E_0xaaab208a5fb0/0, E_0xaaab208a5fb0/1, E_0xaaab208a5fb0/2, E_0xaaab208a5fb0/3;
L_0xaaab2096ad90 .reduce/nor L_0xaaab209306b0;
L_0xaaab2096afc0 .concat [ 4 28 0 0], v0xaaab209642f0_0, L_0xffffa4c9b018;
L_0xaaab2097b180 .cmp/eq 32, L_0xaaab2096afc0, L_0xffffa4c9b060;
L_0xaaab2097b2f0 .functor MUXZ 1, v0xaaab20963b30_0, L_0xffffa4c9b0a8, L_0xaaab209306b0, C4<>;
L_0xaaab2097b460 .part v0xaaab20964490_0, 0, 1;
L_0xaaab2097b530 .part v0xaaab20964490_0, 1, 1;
L_0xaaab2097b6e0 .cmp/eq 32, v0xaaab20963130_0, L_0xffffa4c9b0f0;
L_0xaaab2097b7d0 .part v0xaaab20963cb0_0, 8, 4;
L_0xaaab2097b910 .part v0xaaab20963cb0_1, 8, 4;
L_0xaaab2097ba00 .functor MUXZ 4, L_0xaaab2097b910, L_0xaaab2097b7d0, L_0xaaab2097b6e0, C4<>;
L_0xaaab2097bbf0 .reduce/nor L_0xaaab209306b0;
L_0xaaab2097bce0 .cmp/eq 32, v0xaaab20963130_0, L_0xffffa4c9b138;
L_0xaaab2097be90 .arith/sub 4, v0xaaab209642f0_0, L_0xffffa4c9b180;
L_0xaaab2097bfd0 .arith/sub 4, v0xaaab209642f0_0, L_0xffffa4c9b1c8;
L_0xaaab2097c140 .functor MUXZ 4, L_0xaaab2097bfd0, L_0xaaab2097be90, L_0xaaab2097bce0, C4<>;
L_0xaaab2097c2d0 .functor MUXZ 4, L_0xaaab2097c140, v0xaaab209642f0_0, L_0xaaab2097bbf0, C4<>;
S_0xaaab2091e7b0 .scope module, "main_mem" "mem" 5 27, 7 5 0, S_0xaaab20940490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 1 "pad_en";
    .port_info 5 /INPUT 4 "row_addr_in";
    .port_info 6 /INPUT 4 "partial_vec_in";
    .port_info 7 /INPUT 4 "col_addr_in";
    .port_info 8 /OUTPUT 1 "ack";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 4 "partial_vec_out";
enum0xaaab208bcdc0 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH_SAVE" 2'b01,
   "WRITEBACK" 2'b10
 ;
L_0xaaab2097c8d0 .functor AND 1, v0xaaab20966460_0, L_0xaaab2097c830, C4<1>, C4<1>;
L_0xaaab2097c990 .functor OR 1, L_0xaaab2097e300, L_0xaaab2097e600, C4<0>, C4<0>;
L_0xaaab2097cb90 .functor AND 1, L_0xaaab2097c990, L_0xaaab2097caa0, C4<1>, C4<1>;
L_0xaaab2097cde0 .functor OR 1, L_0xaaab2097cb90, L_0xaaab2097cca0, C4<0>, C4<0>;
L_0xaaab2097cea0 .functor OR 1, L_0xaaab2097e300, L_0xaaab2097e600, C4<0>, C4<0>;
L_0xaaab2097cf10 .functor OR 1, L_0xaaab2097cea0, L_0xaaab2097cca0, C4<0>, C4<0>;
L_0xaaab2097d060 .functor AND 1, L_0xaaab2097c8d0, L_0xaaab2097e300, C4<1>, C4<1>;
L_0xaaab2097d0d0 .functor OR 1, L_0xaaab2097d060, L_0xaaab2097cca0, C4<0>, C4<0>;
L_0xffffa4c9b2a0 .functor BUFT 1, C4<11111111111111111111111111111100>, C4<0>, C4<0>, C4<0>;
L_0xaaab2097d280 .functor AND 32, L_0xaaab2097d190, L_0xffffa4c9b2a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0xaaab20965360_0 .net *"_ivl_0", 0 0, L_0xaaab2097c830;  1 drivers
L_0xffffa4c9b210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0xaaab20965440_0 .net/2u *"_ivl_10", 1 0, L_0xffffa4c9b210;  1 drivers
v0xaaab20965520_0 .net *"_ivl_17", 0 0, L_0xaaab2097cea0;  1 drivers
v0xaaab209655c0_0 .net *"_ivl_21", 0 0, L_0xaaab2097d060;  1 drivers
v0xaaab20965680_0 .net *"_ivl_24", 31 0, L_0xaaab2097d190;  1 drivers
L_0xffffa4c9b258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaab209657b0_0 .net *"_ivl_27", 27 0, L_0xffffa4c9b258;  1 drivers
v0xaaab20965890_0 .net/2u *"_ivl_28", 31 0, L_0xffffa4c9b2a0;  1 drivers
v0xaaab20965970_0 .net *"_ivl_30", 31 0, L_0xaaab2097d280;  1 drivers
v0xaaab20965a50_0 .net *"_ivl_5", 0 0, L_0xaaab2097c990;  1 drivers
v0xaaab20965b10_0 .net *"_ivl_7", 0 0, L_0xaaab2097caa0;  1 drivers
v0xaaab20965bd0_0 .net "ack", 0 0, L_0xaaab2097d0d0;  alias, 1 drivers
v0xaaab20965c90_0 .net "addr_saved", 0 0, L_0xaaab2097c8d0;  1 drivers
v0xaaab20965d50_0 .net "bank_read_data", 11 0, v0xaaab20964ff0_0;  1 drivers
v0xaaab20965e10_0 .var "bank_vec_addr_saved", 3 0;
v0xaaab20965ed0_0 .var "bank_vec_stable", 11 0;
v0xaaab20965fc0_0 .net "busy", 0 0, L_0xaaab2097cf10;  alias, 1 drivers
v0xaaab20966060_0 .net "clock", 0 0, v0xaaab209699b0_0;  alias, 1 drivers
v0xaaab20966100_0 .net "col_addr_in", 3 0, L_0xaaab2097dda0;  alias, 1 drivers
v0xaaab209661e0_0 .var "dirty_list", 9 0;
v0xaaab209662c0_0 .net "fetch_en", 0 0, L_0xaaab2097cb90;  1 drivers
v0xaaab20966380_0 .var "fetch_state", 1 0;
v0xaaab20966460_0 .var "mem_init", 0 0;
v0xaaab20966520_0 .var "next_fetch_state", 1 0;
v0xaaab20966600_0 .net "pad_en", 0 0, v0xaaab20969e40_0;  alias, 1 drivers
v0xaaab209666c0_0 .net "partial_vec_in", 3 0, L_0xaaab2097d780;  alias, 1 drivers
v0xaaab209667a0_0 .net "partial_vec_out", 3 0, L_0xaaab2097d340;  alias, 1 drivers
v0xaaab20966860_0 .net "read_en", 0 0, L_0xaaab2097e300;  alias, 1 drivers
v0xaaab20966900_0 .net "reset", 0 0, v0xaaab20969fd0_0;  alias, 1 drivers
v0xaaab209669d0_0 .net "row_addr_in", 3 0, L_0xaaab2097da90;  alias, 1 drivers
v0xaaab20966aa0_0 .net "write_en", 0 0, L_0xaaab2097e600;  alias, 1 drivers
v0xaaab20966b40_0 .net "writeback_commit", 0 0, L_0xaaab2097cca0;  1 drivers
E_0xaaab20949a20 .event edge, v0xaaab20966380_0, v0xaaab209662c0_0, v0xaaab20965c90_0, v0xaaab20966aa0_0;
L_0xaaab2097c830 .cmp/eq 4, L_0xaaab2097da90, v0xaaab20965e10_0;
L_0xaaab2097caa0 .reduce/nor L_0xaaab2097c8d0;
L_0xaaab2097cca0 .cmp/eq 2, v0xaaab20966380_0, L_0xffffa4c9b210;
L_0xaaab2097d190 .concat [ 4 28 0 0], L_0xaaab2097dda0, L_0xffffa4c9b258;
L_0xaaab2097d340 .part/v v0xaaab20965ed0_0, L_0xaaab2097d280, 4;
S_0xaaab2091ff90 .scope module, "data" "single_port_sync_ram" 7 31, 8 3 0, S_0xaaab2091e7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "addr";
    .port_info 2 /INPUT 12 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 12 "read_data";
P_0xaaab20948fa0 .param/l "ADDR_WIDTH" 0 8 4, +C4<00000000000000000000000000000100>;
P_0xaaab20948fe0 .param/l "DEPTH" 0 8 5, +C4<00000000000000000000000000001010>;
v0xaaab20964c90_0 .net "addr", 3 0, L_0xaaab2097da90;  alias, 1 drivers
v0xaaab20964d90_0 .net "bank_en", 0 0, L_0xaaab2097cde0;  1 drivers
v0xaaab20964e50_0 .net "clock", 0 0, v0xaaab209699b0_0;  alias, 1 drivers
v0xaaab20964f50 .array "mem", 0 9, 11 0;
v0xaaab20964ff0_0 .var "read_data", 11 0;
v0xaaab20965100_0 .net "write_data", 11 0, v0xaaab20965ed0_0;  1 drivers
v0xaaab209651e0_0 .net "write_en", 0 0, L_0xaaab2097cca0;  alias, 1 drivers
S_0xaaab2091f090 .scope task, "print_mem" "print_mem" 4 43, 4 43 0, S_0xaaab2091fa90;
 .timescale 0 0;
TD_aoc4_tb.print_mem ;
    %fork t_1, S_0xaaab20969010;
    %jmp t_0;
    .scope S_0xaaab20969010;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab209691f0_0, 0, 32;
T_1.13 ;
    %load/vec4 v0xaaab209691f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_1.14, 5;
    %vpi_call/w 4 45 "$display", "%0d: %1b", v0xaaab209691f0_0, &A<v0xaaab20964f50, v0xaaab209691f0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab209691f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab209691f0_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0xaaab2091f090;
t_0 %join;
    %end;
S_0xaaab20969010 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0xaaab2091f090;
 .timescale 0 0;
v0xaaab209691f0_0 .var/2s "i", 31 0;
S_0xaaab209692f0 .scope task, "write_mem" "write_mem" 4 49, 4 49 0, S_0xaaab2091fa90;
 .timescale 0 0;
v0xaaab209695e0_0 .var "col_i", 3 0;
v0xaaab209696e0_0 .var "partial_vec", 3 0;
v0xaaab209697c0_0 .var "row_i", 3 0;
E_0xaaab20949f10 .event negedge, v0xaaab209681c0_0;
E_0xaaab20969520 .event posedge, v0xaaab209681c0_0;
E_0xaaab20969580 .event negedge, v0xaaab20962f90_0;
TD_aoc4_tb.write_mem ;
    %wait E_0xaaab20969580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab20969e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %load/vec4 v0xaaab209696e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %load/vec4 v0xaaab209697c0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %load/vec4 v0xaaab209695e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %load/vec4 v0xaaab20969cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %wait E_0xaaab20969520;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab20969e40_0, 0, 1;
    %load/vec4 v0xaaab20969d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %wait E_0xaaab20949f10;
T_2.17 ;
    %end;
    .scope S_0xaaab2093e310;
T_3 ;
Ewait_0 .event/or E_0xaaab208a5fb0, E_0x0;
    %wait Ewait_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %add;
    %store/vec4 v0xaaab20963210_0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 1, 2;
    %load/vec4 v0xaaab20963210_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %store/vec4 v0xaaab20963a70_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab20963610_0, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab209636f0_0, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 1, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20963cb0, 4;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaab209637d0_0, 0, 12;
    %load/vec4 v0xaaab20963a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab209636f0_0, 4, 1;
T_3.0 ;
    %load/vec4 v0xaaab20963130_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0xaaab209636f0_0;
    %store/vec4 v0xaaab20963610_0, 0, 12;
    %load/vec4 v0xaaab209637d0_0;
    %store/vec4 v0xaaab209636f0_0, 0, 12;
    %pushi/vec4 4095, 0, 12;
    %store/vec4 v0xaaab209637d0_0, 0, 12;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaab2093e310;
T_4 ;
    %wait E_0xaaab208d2170;
    %load/vec4 v0xaaab20964150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 36;
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20964090_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaab209643d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20964090_0, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xaaab20963470_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xaaab20964650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xaaab20962e10_0;
    %load/vec4 v0xaaab20964090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0xaaab209638b0_0;
    %load/vec4 v0xaaab20963470_0;
    %pad/u 4;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0xaaab20963050_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %ix/vec4 5;
    %flag_or 8, 4;
    %ix/load 6, 0, 0; Constant delay
    %ix/mov 3, 4;
    %flag_mov 4, 8;
    %assign/vec4/a/d v0xaaab20963cb0, 5, 6;
    %load/vec4 v0xaaab20963050_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %load/vec4 v0xaaab20963550_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.8, 9;
    %load/vec4 v0xaaab20963470_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab20963550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0xaaab20963470_0;
    %addi 1, 0, 2;
    %assign/vec4 v0xaaab20963470_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20964090_0, 0;
    %load/vec4 v0xaaab20963550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
T_4.12 ;
T_4.11 ;
T_4.8 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xaaab20964090_0;
    %load/vec4 v0xaaab209633b0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab20964650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0xaaab20963610_0;
    %load/vec4 v0xaaab209636f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaab209637d0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 12;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %split/vec4 12;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20963cb0, 0, 4;
    %load/vec4 v0xaaab20963130_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20964090_0, 0;
T_4.16 ;
T_4.14 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaab2093e310;
T_5 ;
    %wait E_0xaaab208d2170;
    %load/vec4 v0xaaab20964150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab209633b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab20964570_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab20964490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20962ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20963b30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaab209643d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab20963050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20963b30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab20964490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab209633b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20962ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab209642f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xaaab20964650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0xaaab20962e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0xaaab20964490_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab20964490_0, 4, 5;
    %load/vec4 v0xaaab20963130_0;
    %pad/s 4;
    %assign/vec4 v0xaaab20963050_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0xaaab20962e10_0;
    %load/vec4 v0xaaab20964090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0xaaab20963050_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %cmpi/u 12, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0xaaab20963550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0xaaab20963050_0;
    %addi 4, 0, 4;
    %assign/vec4 v0xaaab20963050_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0xaaab20963470_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab20963550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xaaab209642f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaab209642f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab20963050_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab20963130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20963b30_0, 0;
T_5.13 ;
T_5.11 ;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xaaab20964090_0;
    %load/vec4 v0xaaab209633b0_0;
    %nor/r;
    %and;
    %load/vec4 v0xaaab20964650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0xaaab20963a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %load/vec4 v0xaaab20964570_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab20964570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20962ed0_0, 0;
T_5.16 ;
    %load/vec4 v0xaaab20963130_0;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v0xaaab20963550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab209633b0_0, 0;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20963b30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab20963130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaab20963050_0, 0;
    %load/vec4 v0xaaab209642f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0xaaab209642f0_0, 0;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0xaaab20963130_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaab20963130_0, 0;
T_5.19 ;
    %load/vec4 v0xaaab20963130_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v0xaaab20964490_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaab20964490_0, 4, 5;
    %load/vec4 v0xaaab20963130_0;
    %pad/s 4;
    %assign/vec4 v0xaaab20963050_0, 0;
T_5.22 ;
T_5.14 ;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaab2091ff90;
T_6 ;
    %wait E_0xaaab208d2170;
    %load/vec4 v0xaaab20964d90_0;
    %load/vec4 v0xaaab209651e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaab20965100_0;
    %load/vec4 v0xaaab20964c90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaab20964f50, 0, 4;
T_6.0 ;
    %load/vec4 v0xaaab20964d90_0;
    %load/vec4 v0xaaab209651e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaab20964c90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0xaaab20964f50, 4;
    %assign/vec4 v0xaaab20964ff0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaab2091e7b0;
T_7 ;
Ewait_1 .event/or E_0xaaab20949a20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xaaab20966380_0;
    %store/vec4 v0xaaab20966520_0, 0, 2;
    %load/vec4 v0xaaab20966380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0xaaab209662c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaab20966520_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0xaaab20965c90_0;
    %load/vec4 v0xaaab20966aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaab20966520_0, 0, 2;
T_7.6 ;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0xaaab20966aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaab20966520_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab20966520_0, 0, 2;
T_7.9 ;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaab20966520_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xaaab2091e7b0;
T_8 ;
    %wait E_0xaaab208d2170;
    %load/vec4 v0xaaab20966900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaab20966380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20966460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0xaaab209661e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaab20966520_0;
    %assign/vec4 v0xaaab20966380_0, 0;
    %load/vec4 v0xaaab20966380_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0xaaab209661e0_0;
    %load/vec4 v0xaaab209669d0_0;
    %part/u 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0xaaab20965d50_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0xaaab20965ed0_0, 0;
    %load/vec4 v0xaaab209669d0_0;
    %assign/vec4 v0xaaab20965e10_0, 0;
    %load/vec4 v0xaaab20966aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0xaaab209666c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab20966100_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaab20966600_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaab20965ed0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0xaaab209669d0_0;
    %assign/vec4/off/d v0xaaab209661e0_0, 4, 5;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20966460_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0xaaab20965c90_0;
    %load/vec4 v0xaaab20966aa0_0;
    %and;
    %load/vec4 v0xaaab20966380_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0xaaab209666c0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaab20966100_0;
    %pad/u 32;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %load/vec4 v0xaaab20966600_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0xaaab20965ed0_0, 4, 5;
T_8.8 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaab20940490;
T_9 ;
    %wait E_0xaaab208d2170;
    %load/vec4 v0xaaab20968630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab209684c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab209688d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab20967a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaab20968d40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xaaab209688d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaab209684c0_0, 0;
    %load/vec4 v0xaaab20967db0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0xaaab20967ae0_0;
    %or/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaab20968c80, 4;
    %assign/vec4 v0xaaab20968d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab20967a40_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab209684c0_0, 0;
T_9.7 ;
T_9.4 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0xaaab20968810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaab209688d0_0, 0;
T_9.8 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xaaab2091fa90;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaab209699b0_0;
    %inv;
    %store/vec4 v0xaaab209699b0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0xaaab2091fa90;
T_11 ;
    %vpi_call/w 4 39 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaab2091fa90 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xaaab2091fa90;
T_12 ;
    %vpi_func 4 73 "$fopen" 32, "input4.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaab20969c10_0, 0, 32;
    %load/vec4 v0xaaab20969c10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call/w 4 74 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input4.txt" {0 0 0};
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab209699b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab20969fd0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab2096a070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab20969a70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab20969f30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab2096a150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %pushi/vec4 3, 0, 32;
T_12.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.3, 5;
    %jmp/1 T_12.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaab20969580;
    %jmp T_12.2;
T_12.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab20969fd0_0, 0, 1;
    %wait E_0xaaab20969580;
T_12.4 ;
    %load/vec4 v0xaaab2096a2b0_0;
    %parti/u 1, 0, 32;
    %flag_set/vec4 8;
    %jmp/0xz T_12.5, 8;
    %vpi_func 4 96 "$fgetc" 32, v0xaaab20969c10_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaab209698b0_0, 0, 32;
    %load/vec4 v0xaaab209698b0_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaab2096a2b0_0, 4, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0xaaab209698b0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0xaaab20969f30_0;
    %store/vec4 v0xaaab209696e0_0, 0, 4;
    %load/vec4 v0xaaab2096a070_0;
    %pad/s 4;
    %store/vec4 v0xaaab209697c0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaab209695e0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaab209692f0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaab20969a70_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab2096a070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab2096a070_0, 0, 32;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0xaaab20969a70_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0xaaab20969a70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0xaaab20969f30_0;
    %store/vec4 v0xaaab209696e0_0, 0, 4;
    %load/vec4 v0xaaab2096a070_0;
    %pad/s 4;
    %store/vec4 v0xaaab209697c0_0, 0, 4;
    %load/vec4 v0xaaab20969a70_0;
    %subi 4, 0, 32;
    %pad/s 4;
    %store/vec4 v0xaaab209695e0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaab209692f0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaab20969f30_0, 0, 4;
T_12.10 ;
    %load/vec4 v0xaaab209698b0_0;
    %pushi/vec4 64, 0, 32; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaab20969a70_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %store/vec4 v0xaaab20969f30_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaab20969a70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaab20969a70_0, 0, 32;
T_12.9 ;
T_12.7 ;
    %jmp T_12.4;
T_12.5 ;
    %load/vec4 v0xaaab20969a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0xaaab20969f30_0;
    %store/vec4 v0xaaab209696e0_0, 0, 4;
    %load/vec4 v0xaaab2096a070_0;
    %pad/s 4;
    %store/vec4 v0xaaab209697c0_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xaaab209695e0_0, 0, 4;
    %fork TD_aoc4_tb.write_mem, S_0xaaab209692f0;
    %join;
T_12.12 ;
    %wait E_0xaaab20969580;
    %fork TD_aoc4_tb.print_mem, S_0xaaab2091f090;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaab2096a150_0, 0, 1;
    %wait E_0xaaab20969580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaab2096a150_0, 0, 1;
    %wait E_0xaaab208d1230;
    %vpi_call/w 4 125 "$display" {0 0 0};
    %fork TD_aoc4_tb.print_mem, S_0xaaab2091f090;
    %join;
    %vpi_call/w 4 127 "$display", "Updates: %0d", v0xaaab2096a780_0 {0 0 0};
    %vpi_call/w 4 129 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc4_tb.sv";
    "rtl/src/aoc4.sv";
    "rtl/src/aoc4_freemachine.sv";
    "rtl/src/aoc4_mem.sv";
    "rtl/src/single_port_ram.sv";
