
loraf303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c450  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001800  0800c5f0  0800c5f0  0001c5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddf0  0800ddf0  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ddf0  0800ddf0  0001ddf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ddf8  0800ddf8  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ddf8  0800ddf8  0001ddf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ddfc  0800ddfc  0001ddfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800de00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200c4  2**0
                  CONTENTS
 10 .bss          0000052c  200000c4  200000c4  000200c4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200005f0  200005f0  000200c4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001919a  00000000  00000000  00020137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003979  00000000  00000000  000392d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000016b8  00000000  00000000  0003cc50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011af  00000000  00000000  0003e308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002434e  00000000  00000000  0003f4b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b3e1  00000000  00000000  00063805  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d324f  00000000  00000000  0007ebe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000685c  00000000  00000000  00151e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  00158694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c4 	.word	0x200000c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c5d8 	.word	0x0800c5d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c8 	.word	0x200000c8
 80001dc:	0800c5d8 	.word	0x0800c5d8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <os_getArtEui>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void os_getArtEui (uint8_t* buf) {
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    memcpy(buf, APPEUI, 8);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4906      	ldr	r1, [pc, #24]	; (80005b0 <os_getArtEui+0x24>)
 8000598:	461a      	mov	r2, r3
 800059a:	460b      	mov	r3, r1
 800059c:	cb03      	ldmia	r3!, {r0, r1}
 800059e:	6010      	str	r0, [r2, #0]
 80005a0:	6051      	str	r1, [r2, #4]
}
 80005a2:	bf00      	nop
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	0800cbb4 	.word	0x0800cbb4

080005b4 <os_getDevEui>:

// provide device ID (8 bytes, LSBF)
void os_getDevEui (uint8_t* buf) {
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
    memcpy(buf, DEVEUI, 8);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4906      	ldr	r1, [pc, #24]	; (80005d8 <os_getDevEui+0x24>)
 80005c0:	461a      	mov	r2, r3
 80005c2:	460b      	mov	r3, r1
 80005c4:	cb03      	ldmia	r3!, {r0, r1}
 80005c6:	6010      	str	r0, [r2, #0]
 80005c8:	6051      	str	r1, [r2, #4]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	0800cbbc 	.word	0x0800cbbc

080005dc <os_getDevKey>:

// provide device key (16 bytes)
void os_getDevKey (uint8_t* buf) {
 80005dc:	b4b0      	push	{r4, r5, r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
    memcpy(buf, DEVKEY, 16);
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a06      	ldr	r2, [pc, #24]	; (8000600 <os_getDevKey+0x24>)
 80005e8:	461c      	mov	r4, r3
 80005ea:	4615      	mov	r5, r2
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	6020      	str	r0, [r4, #0]
 80005f0:	6061      	str	r1, [r4, #4]
 80005f2:	60a2      	str	r2, [r4, #8]
 80005f4:	60e3      	str	r3, [r4, #12]
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bcb0      	pop	{r4, r5, r7}
 80005fe:	4770      	bx	lr
 8000600:	0800cbc4 	.word	0x0800cbc4

08000604 <do_send>:
//    debug_str(buf);
//  }
//  // Next TX is scheduled after TX_COMPLETE event.
//}

void do_send(osjob_t* j){
 8000604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000608:	b084      	sub	sp, #16
 800060a:	af00      	add	r7, sp, #0
 800060c:	6078      	str	r0, [r7, #4]
	ostime_t tm = os_getTime();
 800060e:	f009 fd39 	bl	800a084 <os_getTime>
 8000612:	60f8      	str	r0, [r7, #12]
		printf("Call %s %lums\n", __func__, (unsigned long)osticks2ms(tm));
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	2200      	movs	r2, #0
 8000618:	4698      	mov	r8, r3
 800061a:	4691      	mov	r9, r2
 800061c:	4642      	mov	r2, r8
 800061e:	464b      	mov	r3, r9
 8000620:	f04f 0000 	mov.w	r0, #0
 8000624:	f04f 0100 	mov.w	r1, #0
 8000628:	0159      	lsls	r1, r3, #5
 800062a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800062e:	0150      	lsls	r0, r2, #5
 8000630:	4602      	mov	r2, r0
 8000632:	460b      	mov	r3, r1
 8000634:	ebb2 0408 	subs.w	r4, r2, r8
 8000638:	eb63 0509 	sbc.w	r5, r3, r9
 800063c:	f04f 0200 	mov.w	r2, #0
 8000640:	f04f 0300 	mov.w	r3, #0
 8000644:	00ab      	lsls	r3, r5, #2
 8000646:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800064a:	00a2      	lsls	r2, r4, #2
 800064c:	4614      	mov	r4, r2
 800064e:	461d      	mov	r5, r3
 8000650:	eb14 0a08 	adds.w	sl, r4, r8
 8000654:	eb45 0b09 	adc.w	fp, r5, r9
 8000658:	f04f 0200 	mov.w	r2, #0
 800065c:	f04f 0300 	mov.w	r3, #0
 8000660:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000664:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000668:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800066c:	4692      	mov	sl, r2
 800066e:	469b      	mov	fp, r3
 8000670:	4650      	mov	r0, sl
 8000672:	4659      	mov	r1, fp
 8000674:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000678:	f04f 0300 	mov.w	r3, #0
 800067c:	f7ff fe08 	bl	8000290 <__aeabi_uldivmod>
 8000680:	4602      	mov	r2, r0
 8000682:	460b      	mov	r3, r1
 8000684:	4613      	mov	r3, r2
 8000686:	461a      	mov	r2, r3
 8000688:	490f      	ldr	r1, [pc, #60]	; (80006c8 <do_send+0xc4>)
 800068a:	4810      	ldr	r0, [pc, #64]	; (80006cc <do_send+0xc8>)
 800068c:	f00a fcd0 	bl	800b030 <printf>

		if (!(LMIC.opmode & OP_TXRXPEND)) {
 8000690:	4b0f      	ldr	r3, [pc, #60]	; (80006d0 <do_send+0xcc>)
 8000692:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800069a:	2b00      	cmp	r3, #0
 800069c:	d105      	bne.n	80006aa <do_send+0xa6>
			//unsigned char txt[5] = "LoRa";
			LMIC_setTxData2(1, mydata, sizeof(mydata), 0);
 800069e:	2300      	movs	r3, #0
 80006a0:	2213      	movs	r2, #19
 80006a2:	490c      	ldr	r1, [pc, #48]	; (80006d4 <do_send+0xd0>)
 80006a4:	2001      	movs	r0, #1
 80006a6:	f009 fc47 	bl	8009f38 <LMIC_setTxData2>
		}
		os_setTimedCallback(j, tm+sec2osticks(TX_TIMEOUT), do_send);
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	f503 13ea 	add.w	r3, r3, #1916928	; 0x1d4000
 80006b0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80006b4:	4a08      	ldr	r2, [pc, #32]	; (80006d8 <do_send+0xd4>)
 80006b6:	4619      	mov	r1, r3
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f009 fd69 	bl	800a190 <os_setTimedCallback>
}
 80006be:	bf00      	nop
 80006c0:	3710      	adds	r7, #16
 80006c2:	46bd      	mov	sp, r7
 80006c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80006c8:	0800cbf4 	.word	0x0800cbf4
 80006cc:	0800c5f0 	.word	0x0800c5f0
 80006d0:	2000033c 	.word	0x2000033c
 80006d4:	20000000 	.word	0x20000000
 80006d8:	08000605 	.word	0x08000605

080006dc <onEvent>:
void onEvent (ev_t ev) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
    debug_event(ev);
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f00a fd91 	bl	800b210 <debug_event>
    debug_str("\n");
 80006ee:	4851      	ldr	r0, [pc, #324]	; (8000834 <onEvent+0x158>)
 80006f0:	f00a fd02 	bl	800b0f8 <debug_str>
    switch(ev) {
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	3b01      	subs	r3, #1
 80006f8:	2b0e      	cmp	r3, #14
 80006fa:	f200 8092 	bhi.w	8000822 <onEvent+0x146>
 80006fe:	a201      	add	r2, pc, #4	; (adr r2, 8000704 <onEvent+0x28>)
 8000700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000704:	08000741 	.word	0x08000741
 8000708:	08000749 	.word	0x08000749
 800070c:	08000751 	.word	0x08000751
 8000710:	08000759 	.word	0x08000759
 8000714:	08000761 	.word	0x08000761
 8000718:	08000769 	.word	0x08000769
 800071c:	08000771 	.word	0x08000771
 8000720:	08000779 	.word	0x08000779
 8000724:	08000781 	.word	0x08000781
 8000728:	080007a1 	.word	0x080007a1
 800072c:	080007fb 	.word	0x080007fb
 8000730:	08000803 	.word	0x08000803
 8000734:	0800080b 	.word	0x0800080b
 8000738:	08000813 	.word	0x08000813
 800073c:	0800081b 	.word	0x0800081b
        case EV_SCAN_TIMEOUT:
            debug_str("EV_SCAN_TIMEOUT\n");
 8000740:	483d      	ldr	r0, [pc, #244]	; (8000838 <onEvent+0x15c>)
 8000742:	f00a fcd9 	bl	800b0f8 <debug_str>
            break;
 8000746:	e070      	b.n	800082a <onEvent+0x14e>
        case EV_BEACON_FOUND:
            debug_str("EV_BEACON_FOUND\n");
 8000748:	483c      	ldr	r0, [pc, #240]	; (800083c <onEvent+0x160>)
 800074a:	f00a fcd5 	bl	800b0f8 <debug_str>
            break;
 800074e:	e06c      	b.n	800082a <onEvent+0x14e>
        case EV_BEACON_MISSED:
            debug_str("EV_BEACON_MISSED\n");
 8000750:	483b      	ldr	r0, [pc, #236]	; (8000840 <onEvent+0x164>)
 8000752:	f00a fcd1 	bl	800b0f8 <debug_str>
            break;
 8000756:	e068      	b.n	800082a <onEvent+0x14e>
        case EV_BEACON_TRACKED:
            debug_str("EV_BEACON_TRACKED\n");
 8000758:	483a      	ldr	r0, [pc, #232]	; (8000844 <onEvent+0x168>)
 800075a:	f00a fccd 	bl	800b0f8 <debug_str>
            break;
 800075e:	e064      	b.n	800082a <onEvent+0x14e>
        case EV_JOINING:
            debug_str("EV_JOINING\n");
 8000760:	4839      	ldr	r0, [pc, #228]	; (8000848 <onEvent+0x16c>)
 8000762:	f00a fcc9 	bl	800b0f8 <debug_str>
            break;
 8000766:	e060      	b.n	800082a <onEvent+0x14e>
        case EV_JOINED:
            debug_str("EV_JOINED\n");
 8000768:	4838      	ldr	r0, [pc, #224]	; (800084c <onEvent+0x170>)
 800076a:	f00a fcc5 	bl	800b0f8 <debug_str>
            break;
 800076e:	e05c      	b.n	800082a <onEvent+0x14e>
        case EV_RFU1:
            debug_str("EV_RFU1\n");
 8000770:	4837      	ldr	r0, [pc, #220]	; (8000850 <onEvent+0x174>)
 8000772:	f00a fcc1 	bl	800b0f8 <debug_str>
            break;
 8000776:	e058      	b.n	800082a <onEvent+0x14e>
        case EV_JOIN_FAILED:
            debug_str("EV_JOIN_FAILED\n");
 8000778:	4836      	ldr	r0, [pc, #216]	; (8000854 <onEvent+0x178>)
 800077a:	f00a fcbd 	bl	800b0f8 <debug_str>
            break;
 800077e:	e054      	b.n	800082a <onEvent+0x14e>
        case EV_REJOIN_FAILED:
            debug_str("EV_REJOIN_FAILED\n");
 8000780:	4835      	ldr	r0, [pc, #212]	; (8000858 <onEvent+0x17c>)
 8000782:	f00a fcb9 	bl	800b0f8 <debug_str>
            os_setTimedCallback(&sendjob, os_getTime()+sec2osticks(TX_INTERVAL), do_send);
 8000786:	f009 fc7d 	bl	800a084 <os_getTime>
 800078a:	4603      	mov	r3, r0
 800078c:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 8000790:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000794:	4a31      	ldr	r2, [pc, #196]	; (800085c <onEvent+0x180>)
 8000796:	4619      	mov	r1, r3
 8000798:	4831      	ldr	r0, [pc, #196]	; (8000860 <onEvent+0x184>)
 800079a:	f009 fcf9 	bl	800a190 <os_setTimedCallback>
            break;
 800079e:	e044      	b.n	800082a <onEvent+0x14e>
        case EV_TXCOMPLETE:
            debug_str("EV_TXCOMPLETE (includes waiting for RX windows)\n");
 80007a0:	4830      	ldr	r0, [pc, #192]	; (8000864 <onEvent+0x188>)
 80007a2:	f00a fca9 	bl	800b0f8 <debug_str>
            if (LMIC.txrxFlags & TXRX_ACK)
 80007a6:	4b30      	ldr	r3, [pc, #192]	; (8000868 <onEvent+0x18c>)
 80007a8:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80007ac:	b25b      	sxtb	r3, r3
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	da02      	bge.n	80007b8 <onEvent+0xdc>
              debug_str("Received ack\n");
 80007b2:	482e      	ldr	r0, [pc, #184]	; (800086c <onEvent+0x190>)
 80007b4:	f00a fca0 	bl	800b0f8 <debug_str>
            if (LMIC.dataLen) {
 80007b8:	4b2b      	ldr	r3, [pc, #172]	; (8000868 <onEvent+0x18c>)
 80007ba:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d00e      	beq.n	80007e0 <onEvent+0x104>
            	a=1;
 80007c2:	4b2b      	ldr	r3, [pc, #172]	; (8000870 <onEvent+0x194>)
 80007c4:	2201      	movs	r2, #1
 80007c6:	601a      	str	r2, [r3, #0]
              debug_str("Received \n");
 80007c8:	482a      	ldr	r0, [pc, #168]	; (8000874 <onEvent+0x198>)
 80007ca:	f00a fc95 	bl	800b0f8 <debug_str>
              debug_int(LMIC.dataLen);
 80007ce:	4b26      	ldr	r3, [pc, #152]	; (8000868 <onEvent+0x18c>)
 80007d0:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 80007d4:	4618      	mov	r0, r3
 80007d6:	f00a fc69 	bl	800b0ac <debug_int>
              debug_str(" bytes of payload\n");
 80007da:	4827      	ldr	r0, [pc, #156]	; (8000878 <onEvent+0x19c>)
 80007dc:	f00a fc8c 	bl	800b0f8 <debug_str>
            }
            // Schedule next transmission
            os_setTimedCallback(&sendjob, os_getTime()+sec2osticks(TX_INTERVAL), do_send);
 80007e0:	f009 fc50 	bl	800a084 <os_getTime>
 80007e4:	4603      	mov	r3, r0
 80007e6:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 80007ea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80007ee:	4a1b      	ldr	r2, [pc, #108]	; (800085c <onEvent+0x180>)
 80007f0:	4619      	mov	r1, r3
 80007f2:	481b      	ldr	r0, [pc, #108]	; (8000860 <onEvent+0x184>)
 80007f4:	f009 fccc 	bl	800a190 <os_setTimedCallback>
            break;
 80007f8:	e017      	b.n	800082a <onEvent+0x14e>
        case EV_LOST_TSYNC:
            debug_str("EV_LOST_TSYNC\n");
 80007fa:	4820      	ldr	r0, [pc, #128]	; (800087c <onEvent+0x1a0>)
 80007fc:	f00a fc7c 	bl	800b0f8 <debug_str>
            break;
 8000800:	e013      	b.n	800082a <onEvent+0x14e>
        case EV_RESET:
            debug_str("EV_RESET\n");
 8000802:	481f      	ldr	r0, [pc, #124]	; (8000880 <onEvent+0x1a4>)
 8000804:	f00a fc78 	bl	800b0f8 <debug_str>
            break;
 8000808:	e00f      	b.n	800082a <onEvent+0x14e>
        case EV_RXCOMPLETE:
            // data received in ping slot
            debug_str("EV_RXCOMPLETE\n");
 800080a:	481e      	ldr	r0, [pc, #120]	; (8000884 <onEvent+0x1a8>)
 800080c:	f00a fc74 	bl	800b0f8 <debug_str>
            break;
 8000810:	e00b      	b.n	800082a <onEvent+0x14e>
        case EV_LINK_DEAD:
            debug_str("EV_LINK_DEAD\n");
 8000812:	481d      	ldr	r0, [pc, #116]	; (8000888 <onEvent+0x1ac>)
 8000814:	f00a fc70 	bl	800b0f8 <debug_str>
            break;
 8000818:	e007      	b.n	800082a <onEvent+0x14e>
        case EV_LINK_ALIVE:
            debug_str("EV_LINK_ALIVE\n");
 800081a:	481c      	ldr	r0, [pc, #112]	; (800088c <onEvent+0x1b0>)
 800081c:	f00a fc6c 	bl	800b0f8 <debug_str>
            break;
 8000820:	e003      	b.n	800082a <onEvent+0x14e>
         default:
            debug_str("Unknown event\n");
 8000822:	481b      	ldr	r0, [pc, #108]	; (8000890 <onEvent+0x1b4>)
 8000824:	f00a fc68 	bl	800b0f8 <debug_str>
            break;
 8000828:	bf00      	nop
    }
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	0800c600 	.word	0x0800c600
 8000838:	0800c604 	.word	0x0800c604
 800083c:	0800c618 	.word	0x0800c618
 8000840:	0800c62c 	.word	0x0800c62c
 8000844:	0800c640 	.word	0x0800c640
 8000848:	0800c654 	.word	0x0800c654
 800084c:	0800c660 	.word	0x0800c660
 8000850:	0800c66c 	.word	0x0800c66c
 8000854:	0800c678 	.word	0x0800c678
 8000858:	0800c688 	.word	0x0800c688
 800085c:	08000605 	.word	0x08000605
 8000860:	20000268 	.word	0x20000268
 8000864:	0800c69c 	.word	0x0800c69c
 8000868:	2000033c 	.word	0x2000033c
 800086c:	0800c6d0 	.word	0x0800c6d0
 8000870:	200000e0 	.word	0x200000e0
 8000874:	0800c6e0 	.word	0x0800c6e0
 8000878:	0800c6ec 	.word	0x0800c6ec
 800087c:	0800c700 	.word	0x0800c700
 8000880:	0800c710 	.word	0x0800c710
 8000884:	0800c71c 	.word	0x0800c71c
 8000888:	0800c72c 	.word	0x0800c72c
 800088c:	0800c73c 	.word	0x0800c73c
 8000890:	0800c74c 	.word	0x0800c74c

08000894 <initfunc>:

void initfunc(osjob_t* j)
{
 8000894:	b590      	push	{r4, r7, lr}
 8000896:	b08b      	sub	sp, #44	; 0x2c
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
	   // Reset the MAC state. Session and pending data transfers will be discarded.
	   LMIC_reset();
 800089c:	f009 fad2 	bl	8009e44 <LMIC_reset>
	   LMIC_startJoining();
 80008a0:	f008 fe30 	bl	8009504 <LMIC_startJoining>
	   // On AVR, these values are stored in flash and only copied to RAM
	   // once. Copy them to a temporary buffer here, LMIC_setSession will
	   // copy them into a buffer of its own again.
	    uint8_t appskey[sizeof(APPSKEY)];
	    uint8_t nwkskey[sizeof(NWKSKEY)];
	    memcpy(appskey, APPSKEY, sizeof(APPSKEY));
 80008a4:	4b16      	ldr	r3, [pc, #88]	; (8000900 <initfunc+0x6c>)
 80008a6:	f107 0418 	add.w	r4, r7, #24
 80008aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    memcpy(nwkskey, NWKSKEY, sizeof(NWKSKEY));
 80008b0:	4b14      	ldr	r3, [pc, #80]	; (8000904 <initfunc+0x70>)
 80008b2:	f107 0408 	add.w	r4, r7, #8
 80008b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	    LMIC_setSession (0x1, DEVADDR, nwkskey, appskey);
 80008bc:	4912      	ldr	r1, [pc, #72]	; (8000908 <initfunc+0x74>)
 80008be:	f107 0318 	add.w	r3, r7, #24
 80008c2:	f107 0208 	add.w	r2, r7, #8
 80008c6:	2001      	movs	r0, #1
 80008c8:	f009 fb68 	bl	8009f9c <LMIC_setSession>
	   #elif defined(CFG_us915)
	   // NA-US channels 0-71 are configured automatically
	   // but only one group of 8 should (a subband) should be active
	   // TTN recommends the second sub band, 1 in a zero based count.
	   // https://github.com/TheThingsNetwork/gateway-conf/blob/master/US-global_conf.json
	   LMIC_selectSubBand(1);
 80008cc:	2001      	movs	r0, #1
 80008ce:	f007 f939 	bl	8007b44 <LMIC_selectSubBand>
	  #endif

	   // Disable link check validation
	   LMIC_setLinkCheckMode(0);
 80008d2:	2000      	movs	r0, #0
 80008d4:	f009 fba8 	bl	800a028 <LMIC_setLinkCheckMode>

	   // TTN uses SF9 for its RX2 window.
	   LMIC.dn2Dr = DR_SF9;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <initfunc+0x78>)
 80008da:	2201      	movs	r2, #1
 80008dc:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7

	   // Set data rate and transmit power for uplink (note: txpow seems to be ignored by the library)
	   LMIC_setDrTxpow(DR_SF9,14);
 80008e0:	210e      	movs	r1, #14
 80008e2:	2001      	movs	r0, #1
 80008e4:	f009 fa9a 	bl	8009e1c <LMIC_setDrTxpow>
	   os_setTimedCallback(&sendjob, os_getTime(), do_send);
 80008e8:	f009 fbcc 	bl	800a084 <os_getTime>
 80008ec:	4603      	mov	r3, r0
 80008ee:	4a08      	ldr	r2, [pc, #32]	; (8000910 <initfunc+0x7c>)
 80008f0:	4619      	mov	r1, r3
 80008f2:	4808      	ldr	r0, [pc, #32]	; (8000914 <initfunc+0x80>)
 80008f4:	f009 fc4c 	bl	800a190 <os_setTimedCallback>
	   // Start job

	  // time= HAL_GetTick();
}
 80008f8:	bf00      	nop
 80008fa:	372c      	adds	r7, #44	; 0x2c
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd90      	pop	{r4, r7, pc}
 8000900:	0800cbe4 	.word	0x0800cbe4
 8000904:	0800cbd4 	.word	0x0800cbd4
 8000908:	27fd1b80 	.word	0x27fd1b80
 800090c:	2000033c 	.word	0x2000033c
 8000910:	08000605 	.word	0x08000605
 8000914:	20000268 	.word	0x20000268

08000918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091e:	f000 fc51 	bl	80011c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000922:	f000 f82d 	bl	8000980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000926:	f000 f98b 	bl	8000c40 <MX_GPIO_Init>
  MX_SPI2_Init();
 800092a:	f000 f88b 	bl	8000a44 <MX_SPI2_Init>
  MX_TIM4_Init();
 800092e:	f000 f8c7 	bl	8000ac0 <MX_TIM4_Init>
  MX_TIM7_Init();
 8000932:	f000 f91d 	bl	8000b70 <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8000936:	f000 f953 	bl	8000be0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);    // <-----------  change to your setup
 800093a:	480d      	ldr	r0, [pc, #52]	; (8000970 <main+0x58>)
 800093c:	f003 fc5c 	bl	80041f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);    // <-----------  change to your setup
 8000940:	480c      	ldr	r0, [pc, #48]	; (8000974 <main+0x5c>)
 8000942:	f003 fc59 	bl	80041f8 <HAL_TIM_Base_Start_IT>
   __HAL_SPI_ENABLE(&hspi2);      	// <-----------  change to your setup
 8000946:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <main+0x60>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	4b0a      	ldr	r3, [pc, #40]	; (8000978 <main+0x60>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000954:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
osjob_t initjob;
os_init();
 8000956:	f009 fb83 	bl	800a060 <os_init>
initfunc(&initjob);
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff ff99 	bl	8000894 <initfunc>
do_send(&sendjob);
 8000962:	4806      	ldr	r0, [pc, #24]	; (800097c <main+0x64>)
 8000964:	f7ff fe4e 	bl	8000604 <do_send>
  while (1)
  {
    /* USER CODE END WHILE */
	  os_runloop_once();
 8000968:	f009 fc54 	bl	800a214 <os_runloop_once>
 800096c:	e7fc      	b.n	8000968 <main+0x50>
 800096e:	bf00      	nop
 8000970:	20000148 	.word	0x20000148
 8000974:	20000194 	.word	0x20000194
 8000978:	200000e4 	.word	0x200000e4
 800097c:	20000268 	.word	0x20000268

08000980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b0a6      	sub	sp, #152	; 0x98
 8000984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000986:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800098a:	2228      	movs	r2, #40	; 0x28
 800098c:	2100      	movs	r1, #0
 800098e:	4618      	mov	r0, r3
 8000990:	f00b f824 	bl	800b9dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000994:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	2258      	movs	r2, #88	; 0x58
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f00b f816 	bl	800b9dc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009b0:	2302      	movs	r3, #2
 80009b2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b4:	2301      	movs	r3, #1
 80009b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009b8:	2310      	movs	r3, #16
 80009ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80009c8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80009cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80009d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 80009d4:	2301      	movs	r3, #1
 80009d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009da:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80009de:	4618      	mov	r0, r3
 80009e0:	f000 ffd4 	bl	800198c <HAL_RCC_OscConfig>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80009ea:	f000 f9a7 	bl	8000d3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ee:	230f      	movs	r3, #15
 80009f0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009f2:	2302      	movs	r3, #2
 80009f4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009f6:	2300      	movs	r3, #0
 80009f8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009fe:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a00:	2300      	movs	r3, #0
 8000a02:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a04:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f002 f812 	bl	8002a34 <HAL_RCC_ClockConfig>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a16:	f000 f991 	bl	8000d3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM34;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <SystemClock_Config+0xc0>)
 8000a1c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8000a22:	2300      	movs	r3, #0
 8000a24:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f002 fa39 	bl	8002ea0 <HAL_RCCEx_PeriphCLKConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000a34:	f000 f982 	bl	8000d3c <Error_Handler>
  }
}
 8000a38:	bf00      	nop
 8000a3a:	3798      	adds	r7, #152	; 0x98
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	00200001 	.word	0x00200001

08000a44 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a4a:	4a1c      	ldr	r2, [pc, #112]	; (8000abc <MX_SPI2_Init+0x78>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a54:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a5e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a62:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a76:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a7a:	2228      	movs	r2, #40	; 0x28
 8000a7c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000a90:	4b09      	ldr	r3, [pc, #36]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a92:	2207      	movs	r2, #7
 8000a94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000a9e:	2208      	movs	r2, #8
 8000aa0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	; (8000ab8 <MX_SPI2_Init+0x74>)
 8000aa4:	f002 fc1a 	bl	80032dc <HAL_SPI_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000aae:	f000 f945 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	200000e4 	.word	0x200000e4
 8000abc:	40003800 	.word	0x40003800

08000ac0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	; 0x28
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac6:	f107 031c 	add.w	r3, r7, #28
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ad2:	463b      	mov	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
 8000ae0:	615a      	str	r2, [r3, #20]
 8000ae2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000ae4:	4b20      	ldr	r3, [pc, #128]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000ae6:	4a21      	ldr	r2, [pc, #132]	; (8000b6c <MX_TIM4_Init+0xac>)
 8000ae8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 244-1;
 8000aea:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000aec:	22f3      	movs	r2, #243	; 0xf3
 8000aee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af0:	4b1d      	ldr	r3, [pc, #116]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 30000-1;
 8000af6:	4b1c      	ldr	r3, [pc, #112]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000af8:	f247 522f 	movw	r2, #29999	; 0x752f
 8000afc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afe:	4b1a      	ldr	r3, [pc, #104]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b04:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8000b0a:	4817      	ldr	r0, [pc, #92]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000b0c:	f003 fbe4 	bl	80042d8 <HAL_TIM_OC_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000b16:	f000 f911 	bl	8000d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b22:	f107 031c 	add.w	r3, r7, #28
 8000b26:	4619      	mov	r1, r3
 8000b28:	480f      	ldr	r0, [pc, #60]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000b2a:	f004 f991 	bl	8004e50 <HAL_TIMEx_MasterConfigSynchronization>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000b34:	f000 f902 	bl	8000d3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b48:	463b      	mov	r3, r7
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4806      	ldr	r0, [pc, #24]	; (8000b68 <MX_TIM4_Init+0xa8>)
 8000b50:	f003 fd38 	bl	80045c4 <HAL_TIM_OC_ConfigChannel>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000b5a:	f000 f8ef 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	3728      	adds	r7, #40	; 0x28
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	20000148 	.word	0x20000148
 8000b6c:	40000800 	.word	0x40000800

08000b70 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b80:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000b82:	4a16      	ldr	r2, [pc, #88]	; (8000bdc <MX_TIM7_Init+0x6c>)
 8000b84:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1221-1;
 8000b86:	4b14      	ldr	r3, [pc, #80]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000b88:	f240 42c4 	movw	r2, #1220	; 0x4c4
 8000b8c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b8e:	4b12      	ldr	r3, [pc, #72]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535-1;
 8000b94:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000b96:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000b9a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ba2:	480d      	ldr	r0, [pc, #52]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000ba4:	f003 fad0 	bl	8004148 <HAL_TIM_Base_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000bae:	f000 f8c5 	bl	8000d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4806      	ldr	r0, [pc, #24]	; (8000bd8 <MX_TIM7_Init+0x68>)
 8000bc0:	f004 f946 	bl	8004e50 <HAL_TIMEx_MasterConfigSynchronization>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8000bca:	f000 f8b7 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000bce:	bf00      	nop
 8000bd0:	3710      	adds	r7, #16
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	20000194 	.word	0x20000194
 8000bdc:	40001400 	.word	0x40001400

08000be0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000be4:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000be6:	4a15      	ldr	r2, [pc, #84]	; (8000c3c <MX_USART1_UART_Init+0x5c>)
 8000be8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bea:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c06:	220c      	movs	r2, #12
 8000c08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c0a:	4b0b      	ldr	r3, [pc, #44]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c10:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c22:	4805      	ldr	r0, [pc, #20]	; (8000c38 <MX_USART1_UART_Init+0x58>)
 8000c24:	f004 f9be 	bl	8004fa4 <HAL_UART_Init>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000c2e:	f000 f885 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200001e0 	.word	0x200001e0
 8000c3c:	40013800 	.word	0x40013800

08000c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c46:	f107 0314 	add.w	r3, r7, #20
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c56:	4b37      	ldr	r3, [pc, #220]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c58:	695b      	ldr	r3, [r3, #20]
 8000c5a:	4a36      	ldr	r2, [pc, #216]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c60:	6153      	str	r3, [r2, #20]
 8000c62:	4b34      	ldr	r3, [pc, #208]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c64:	695b      	ldr	r3, [r3, #20]
 8000c66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c6e:	4b31      	ldr	r3, [pc, #196]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c70:	695b      	ldr	r3, [r3, #20]
 8000c72:	4a30      	ldr	r2, [pc, #192]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c74:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c78:	6153      	str	r3, [r2, #20]
 8000c7a:	4b2e      	ldr	r3, [pc, #184]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c7c:	695b      	ldr	r3, [r3, #20]
 8000c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	4a2a      	ldr	r2, [pc, #168]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c90:	6153      	str	r3, [r2, #20]
 8000c92:	4b28      	ldr	r3, [pc, #160]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9e:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a24      	ldr	r2, [pc, #144]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b22      	ldr	r3, [pc, #136]	; (8000d34 <MX_GPIO_Init+0xf4>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, lora_NSS_PIN_Pin|lora_Reset_PIN_Pin, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000cbc:	481e      	ldr	r0, [pc, #120]	; (8000d38 <MX_GPIO_Init+0xf8>)
 8000cbe:	f000 fe19 	bl	80018f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : lora_DIO1_PIN_Pin lora_DIO2_PIN_Pin lora_DIO0_PIN_Pin */
  GPIO_InitStruct.Pin = lora_DIO1_PIN_Pin|lora_DIO2_PIN_Pin|lora_DIO0_PIN_Pin;
 8000cc2:	2383      	movs	r3, #131	; 0x83
 8000cc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cc6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4818      	ldr	r0, [pc, #96]	; (8000d38 <MX_GPIO_Init+0xf8>)
 8000cd8:	f000 fc82 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : lora_NSS_PIN_Pin lora_Reset_PIN_Pin */
  GPIO_InitStruct.Pin = lora_NSS_PIN_Pin|lora_Reset_PIN_Pin;
 8000cdc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ce0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cea:	2300      	movs	r3, #0
 8000cec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4810      	ldr	r0, [pc, #64]	; (8000d38 <MX_GPIO_Init+0xf8>)
 8000cf6:	f000 fc73 	bl	80015e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2006      	movs	r0, #6
 8000d00:	f000 fbc1 	bl	8001486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000d04:	2006      	movs	r0, #6
 8000d06:	f000 fbda 	bl	80014be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	2007      	movs	r0, #7
 8000d10:	f000 fbb9 	bl	8001486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000d14:	2007      	movs	r0, #7
 8000d16:	f000 fbd2 	bl	80014be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	2017      	movs	r0, #23
 8000d20:	f000 fbb1 	bl	8001486 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000d24:	2017      	movs	r0, #23
 8000d26:	f000 fbca 	bl	80014be <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d2a:	bf00      	nop
 8000d2c:	3728      	adds	r7, #40	; 0x28
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40021000 	.word	0x40021000
 8000d38:	48000800 	.word	0x48000800

08000d3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d40:	b672      	cpsid	i
}
 8000d42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <Error_Handler+0x8>
	...

08000d48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_MspInit+0x44>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <HAL_MspInit+0x44>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <HAL_MspInit+0x44>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <HAL_MspInit+0x44>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_MspInit+0x44>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_MspInit+0x44>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d7e:	2007      	movs	r0, #7
 8000d80:	f000 fb76 	bl	8001470 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	40021000 	.word	0x40021000

08000d90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	; 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a17      	ldr	r2, [pc, #92]	; (8000e0c <HAL_SPI_MspInit+0x7c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d128      	bne.n	8000e04 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000db2:	4b17      	ldr	r3, [pc, #92]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a16      	ldr	r2, [pc, #88]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b14      	ldr	r3, [pc, #80]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dca:	4b11      	ldr	r3, [pc, #68]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000dd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dd4:	6153      	str	r3, [r2, #20]
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	; (8000e10 <HAL_SPI_MspInit+0x80>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000de2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000df4:	2305      	movs	r3, #5
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4805      	ldr	r0, [pc, #20]	; (8000e14 <HAL_SPI_MspInit+0x84>)
 8000e00:	f000 fbee 	bl	80015e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e04:	bf00      	nop
 8000e06:	3728      	adds	r7, #40	; 0x28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40003800 	.word	0x40003800
 8000e10:	40021000 	.word	0x40021000
 8000e14:	48000400 	.word	0x48000400

08000e18 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM4)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0d      	ldr	r2, [pc, #52]	; (8000e5c <HAL_TIM_OC_MspInit+0x44>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d113      	bne.n	8000e52 <HAL_TIM_OC_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000e2a:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <HAL_TIM_OC_MspInit+0x48>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	4a0c      	ldr	r2, [pc, #48]	; (8000e60 <HAL_TIM_OC_MspInit+0x48>)
 8000e30:	f043 0304 	orr.w	r3, r3, #4
 8000e34:	61d3      	str	r3, [r2, #28]
 8000e36:	4b0a      	ldr	r3, [pc, #40]	; (8000e60 <HAL_TIM_OC_MspInit+0x48>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	201e      	movs	r0, #30
 8000e48:	f000 fb1d 	bl	8001486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000e4c:	201e      	movs	r0, #30
 8000e4e:	f000 fb36 	bl	80014be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000e52:	bf00      	nop
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40000800 	.word	0x40000800
 8000e60:	40021000 	.word	0x40021000

08000e64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <HAL_TIM_Base_MspInit+0x44>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d113      	bne.n	8000e9e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000e76:	4b0d      	ldr	r3, [pc, #52]	; (8000eac <HAL_TIM_Base_MspInit+0x48>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	4a0c      	ldr	r2, [pc, #48]	; (8000eac <HAL_TIM_Base_MspInit+0x48>)
 8000e7c:	f043 0320 	orr.w	r3, r3, #32
 8000e80:	61d3      	str	r3, [r2, #28]
 8000e82:	4b0a      	ldr	r3, [pc, #40]	; (8000eac <HAL_TIM_Base_MspInit+0x48>)
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	f003 0320 	and.w	r3, r3, #32
 8000e8a:	60fb      	str	r3, [r7, #12]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	2037      	movs	r0, #55	; 0x37
 8000e94:	f000 faf7 	bl	8001486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000e98:	2037      	movs	r0, #55	; 0x37
 8000e9a:	f000 fb10 	bl	80014be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40001400 	.word	0x40001400
 8000eac:	40021000 	.word	0x40021000

08000eb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08a      	sub	sp, #40	; 0x28
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	605a      	str	r2, [r3, #4]
 8000ec2:	609a      	str	r2, [r3, #8]
 8000ec4:	60da      	str	r2, [r3, #12]
 8000ec6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a1b      	ldr	r2, [pc, #108]	; (8000f3c <HAL_UART_MspInit+0x8c>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d12f      	bne.n	8000f32 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ed2:	4b1b      	ldr	r3, [pc, #108]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	4a1a      	ldr	r2, [pc, #104]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000edc:	6193      	str	r3, [r2, #24]
 8000ede:	4b18      	ldr	r3, [pc, #96]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000ee0:	699b      	ldr	r3, [r3, #24]
 8000ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eea:	4b15      	ldr	r3, [pc, #84]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000eec:	695b      	ldr	r3, [r3, #20]
 8000eee:	4a14      	ldr	r2, [pc, #80]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000ef0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ef4:	6153      	str	r3, [r2, #20]
 8000ef6:	4b12      	ldr	r3, [pc, #72]	; (8000f40 <HAL_UART_MspInit+0x90>)
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f02:	2330      	movs	r3, #48	; 0x30
 8000f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f12:	2307      	movs	r3, #7
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f16:	f107 0314 	add.w	r3, r7, #20
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4809      	ldr	r0, [pc, #36]	; (8000f44 <HAL_UART_MspInit+0x94>)
 8000f1e:	f000 fb5f 	bl	80015e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	2025      	movs	r0, #37	; 0x25
 8000f28:	f000 faad 	bl	8001486 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f2c:	2025      	movs	r0, #37	; 0x25
 8000f2e:	f000 fac6 	bl	80014be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f32:	bf00      	nop
 8000f34:	3728      	adds	r7, #40	; 0x28
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40013800 	.word	0x40013800
 8000f40:	40021000 	.word	0x40021000
 8000f44:	48000800 	.word	0x48000800

08000f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <NMI_Handler+0x4>

08000f4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f52:	e7fe      	b.n	8000f52 <HardFault_Handler+0x4>

08000f54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f58:	e7fe      	b.n	8000f58 <MemManage_Handler+0x4>

08000f5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <BusFault_Handler+0x4>

08000f60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f64:	e7fe      	b.n	8000f64 <UsageFault_Handler+0x4>

08000f66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f6a:	bf00      	nop
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr

08000f82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f94:	f000 f95c 	bl	8001250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(lora_DIO1_PIN_Pin);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fcbf 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(lora_DIO2_PIN_Pin);
 8000fae:	2002      	movs	r0, #2
 8000fb0:	f000 fcb8 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(lora_DIO0_PIN_Pin);
 8000fbc:	2080      	movs	r0, #128	; 0x80
 8000fbe:	f000 fcb1 	bl	8001924 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
	...

08000fc8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000fcc:	4802      	ldr	r0, [pc, #8]	; (8000fd8 <TIM4_IRQHandler+0x10>)
 8000fce:	f003 f9da 	bl	8004386 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000148 	.word	0x20000148

08000fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fe0:	4802      	ldr	r0, [pc, #8]	; (8000fec <USART1_IRQHandler+0x10>)
 8000fe2:	f004 f8b7 	bl	8005154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fe6:	bf00      	nop
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200001e0 	.word	0x200001e0

08000ff0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000ff4:	4802      	ldr	r0, [pc, #8]	; (8001000 <TIM7_IRQHandler+0x10>)
 8000ff6:	f003 f9c6 	bl	8004386 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000194 	.word	0x20000194

08001004 <_read>:
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	e00a      	b.n	800102c <_read+0x28>
 8001016:	f3af 8000 	nop.w
 800101a:	4601      	mov	r1, r0
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	1c5a      	adds	r2, r3, #1
 8001020:	60ba      	str	r2, [r7, #8]
 8001022:	b2ca      	uxtb	r2, r1
 8001024:	701a      	strb	r2, [r3, #0]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	3301      	adds	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697a      	ldr	r2, [r7, #20]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	429a      	cmp	r2, r3
 8001032:	dbf0      	blt.n	8001016 <_read+0x12>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <_write>:
 800103e:	b580      	push	{r7, lr}
 8001040:	b086      	sub	sp, #24
 8001042:	af00      	add	r7, sp, #0
 8001044:	60f8      	str	r0, [r7, #12]
 8001046:	60b9      	str	r1, [r7, #8]
 8001048:	607a      	str	r2, [r7, #4]
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
 800104e:	e009      	b.n	8001064 <_write+0x26>
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f3af 8000 	nop.w
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	697a      	ldr	r2, [r7, #20]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	dbf1      	blt.n	8001050 <_write+0x12>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <_close>:
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	4618      	mov	r0, r3
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr

0800108e <_fstat>:
 800108e:	b480      	push	{r7}
 8001090:	b083      	sub	sp, #12
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
 8001096:	6039      	str	r1, [r7, #0]
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	2300      	movs	r3, #0
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <_isatty>:
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	2301      	movs	r3, #1
 80010b8:	4618      	mov	r0, r3
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <_lseek>:
 80010c4:	b480      	push	{r7}
 80010c6:	b085      	sub	sp, #20
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
 80010d0:	2300      	movs	r3, #0
 80010d2:	4618      	mov	r0, r3
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
	...

080010e0 <_sbrk>:
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	4a14      	ldr	r2, [pc, #80]	; (800113c <_sbrk+0x5c>)
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <_sbrk+0x60>)
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	4b13      	ldr	r3, [pc, #76]	; (8001144 <_sbrk+0x64>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d102      	bne.n	8001102 <_sbrk+0x22>
 80010fc:	4b11      	ldr	r3, [pc, #68]	; (8001144 <_sbrk+0x64>)
 80010fe:	4a12      	ldr	r2, [pc, #72]	; (8001148 <_sbrk+0x68>)
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	4b10      	ldr	r3, [pc, #64]	; (8001144 <_sbrk+0x64>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	693a      	ldr	r2, [r7, #16]
 800110c:	429a      	cmp	r2, r3
 800110e:	d207      	bcs.n	8001120 <_sbrk+0x40>
 8001110:	f00a fcb2 	bl	800ba78 <__errno>
 8001114:	4603      	mov	r3, r0
 8001116:	220c      	movs	r2, #12
 8001118:	601a      	str	r2, [r3, #0]
 800111a:	f04f 33ff 	mov.w	r3, #4294967295
 800111e:	e009      	b.n	8001134 <_sbrk+0x54>
 8001120:	4b08      	ldr	r3, [pc, #32]	; (8001144 <_sbrk+0x64>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	4b07      	ldr	r3, [pc, #28]	; (8001144 <_sbrk+0x64>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4413      	add	r3, r2
 800112e:	4a05      	ldr	r2, [pc, #20]	; (8001144 <_sbrk+0x64>)
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20010000 	.word	0x20010000
 8001140:	00000400 	.word	0x00000400
 8001144:	20000274 	.word	0x20000274
 8001148:	200005f0 	.word	0x200005f0

0800114c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <SystemInit+0x20>)
 8001152:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001156:	4a05      	ldr	r2, [pc, #20]	; (800116c <SystemInit+0x20>)
 8001158:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800115c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	e000ed00 	.word	0xe000ed00

08001170 <Reset_Handler>:
 8001170:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011a8 <LoopForever+0x2>
 8001174:	f7ff ffea 	bl	800114c <SystemInit>
 8001178:	480c      	ldr	r0, [pc, #48]	; (80011ac <LoopForever+0x6>)
 800117a:	490d      	ldr	r1, [pc, #52]	; (80011b0 <LoopForever+0xa>)
 800117c:	4a0d      	ldr	r2, [pc, #52]	; (80011b4 <LoopForever+0xe>)
 800117e:	2300      	movs	r3, #0
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:
 8001182:	58d4      	ldr	r4, [r2, r3]
 8001184:	50c4      	str	r4, [r0, r3]
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:
 8001188:	18c4      	adds	r4, r0, r3
 800118a:	428c      	cmp	r4, r1
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
 800118e:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <LoopForever+0x12>)
 8001190:	4c0a      	ldr	r4, [pc, #40]	; (80011bc <LoopForever+0x16>)
 8001192:	2300      	movs	r3, #0
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:
 8001196:	6013      	str	r3, [r2, #0]
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:
 800119a:	42a2      	cmp	r2, r4
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>
 800119e:	f00a fc71 	bl	800ba84 <__libc_init_array>
 80011a2:	f7ff fbb9 	bl	8000918 <main>

080011a6 <LoopForever>:
 80011a6:	e7fe      	b.n	80011a6 <LoopForever>
 80011a8:	20010000 	.word	0x20010000
 80011ac:	20000000 	.word	0x20000000
 80011b0:	200000c4 	.word	0x200000c4
 80011b4:	0800de00 	.word	0x0800de00
 80011b8:	200000c4 	.word	0x200000c4
 80011bc:	200005f0 	.word	0x200005f0

080011c0 <ADC1_2_IRQHandler>:
 80011c0:	e7fe      	b.n	80011c0 <ADC1_2_IRQHandler>
	...

080011c4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011c8:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HAL_Init+0x28>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a07      	ldr	r2, [pc, #28]	; (80011ec <HAL_Init+0x28>)
 80011ce:	f043 0310 	orr.w	r3, r3, #16
 80011d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011d4:	2003      	movs	r0, #3
 80011d6:	f000 f94b 	bl	8001470 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011da:	2000      	movs	r0, #0
 80011dc:	f000 f808 	bl	80011f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011e0:	f7ff fdb2 	bl	8000d48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40022000 	.word	0x40022000

080011f0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <HAL_InitTick+0x54>)
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	4b12      	ldr	r3, [pc, #72]	; (8001248 <HAL_InitTick+0x58>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	4619      	mov	r1, r3
 8001202:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001206:	fbb3 f3f1 	udiv	r3, r3, r1
 800120a:	fbb2 f3f3 	udiv	r3, r2, r3
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f963 	bl	80014da <HAL_SYSTICK_Config>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e00e      	b.n	800123c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b0f      	cmp	r3, #15
 8001222:	d80a      	bhi.n	800123a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001224:	2200      	movs	r2, #0
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	f04f 30ff 	mov.w	r0, #4294967295
 800122c:	f000 f92b 	bl	8001486 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001230:	4a06      	ldr	r2, [pc, #24]	; (800124c <HAL_InitTick+0x5c>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
 8001238:	e000      	b.n	800123c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
}
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000014 	.word	0x20000014
 8001248:	2000001c 	.word	0x2000001c
 800124c:	20000018 	.word	0x20000018

08001250 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <HAL_IncTick+0x20>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <HAL_IncTick+0x24>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4413      	add	r3, r2
 8001260:	4a04      	ldr	r2, [pc, #16]	; (8001274 <HAL_IncTick+0x24>)
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	2000001c 	.word	0x2000001c
 8001274:	20000278 	.word	0x20000278

08001278 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return uwTick;  
 800127c:	4b03      	ldr	r3, [pc, #12]	; (800128c <HAL_GetTick+0x14>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000278 	.word	0x20000278

08001290 <HAL_SuspendTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8001294:	4b05      	ldr	r3, [pc, #20]	; (80012ac <HAL_SuspendTick+0x1c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a04      	ldr	r2, [pc, #16]	; (80012ac <HAL_SuspendTick+0x1c>)
 800129a:	f023 0302 	bic.w	r3, r3, #2
 800129e:	6013      	str	r3, [r2, #0]
                                                   
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_ResumeTick>:
  *         The function is declared as __Weak  to be overwritten  in case of other
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 80012b4:	4b05      	ldr	r3, [pc, #20]	; (80012cc <HAL_ResumeTick+0x1c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a04      	ldr	r2, [pc, #16]	; (80012cc <HAL_ResumeTick+0x1c>)
 80012ba:	f043 0302 	orr.w	r3, r3, #2
 80012be:	6013      	str	r3, [r2, #0]
  
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	e000e010 	.word	0xe000e010

080012d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001302:	4a04      	ldr	r2, [pc, #16]	; (8001314 <__NVIC_SetPriorityGrouping+0x44>)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	60d3      	str	r3, [r2, #12]
}
 8001308:	bf00      	nop
 800130a:	3714      	adds	r7, #20
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800131c:	4b04      	ldr	r3, [pc, #16]	; (8001330 <__NVIC_GetPriorityGrouping+0x18>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	0a1b      	lsrs	r3, r3, #8
 8001322:	f003 0307 	and.w	r3, r3, #7
}
 8001326:	4618      	mov	r0, r3
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800133e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001342:	2b00      	cmp	r3, #0
 8001344:	db0b      	blt.n	800135e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	f003 021f 	and.w	r2, r3, #31
 800134c:	4907      	ldr	r1, [pc, #28]	; (800136c <__NVIC_EnableIRQ+0x38>)
 800134e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001352:	095b      	lsrs	r3, r3, #5
 8001354:	2001      	movs	r0, #1
 8001356:	fa00 f202 	lsl.w	r2, r0, r2
 800135a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000e100 	.word	0xe000e100

08001370 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	6039      	str	r1, [r7, #0]
 800137a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001380:	2b00      	cmp	r3, #0
 8001382:	db0a      	blt.n	800139a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	b2da      	uxtb	r2, r3
 8001388:	490c      	ldr	r1, [pc, #48]	; (80013bc <__NVIC_SetPriority+0x4c>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	b2d2      	uxtb	r2, r2
 8001392:	440b      	add	r3, r1
 8001394:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001398:	e00a      	b.n	80013b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4908      	ldr	r1, [pc, #32]	; (80013c0 <__NVIC_SetPriority+0x50>)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	f003 030f 	and.w	r3, r3, #15
 80013a6:	3b04      	subs	r3, #4
 80013a8:	0112      	lsls	r2, r2, #4
 80013aa:	b2d2      	uxtb	r2, r2
 80013ac:	440b      	add	r3, r1
 80013ae:	761a      	strb	r2, [r3, #24]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	e000e100 	.word	0xe000e100
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b089      	sub	sp, #36	; 0x24
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60f8      	str	r0, [r7, #12]
 80013cc:	60b9      	str	r1, [r7, #8]
 80013ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013d8:	69fb      	ldr	r3, [r7, #28]
 80013da:	f1c3 0307 	rsb	r3, r3, #7
 80013de:	2b04      	cmp	r3, #4
 80013e0:	bf28      	it	cs
 80013e2:	2304      	movcs	r3, #4
 80013e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	3304      	adds	r3, #4
 80013ea:	2b06      	cmp	r3, #6
 80013ec:	d902      	bls.n	80013f4 <NVIC_EncodePriority+0x30>
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	3b03      	subs	r3, #3
 80013f2:	e000      	b.n	80013f6 <NVIC_EncodePriority+0x32>
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013f8:	f04f 32ff 	mov.w	r2, #4294967295
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001402:	43da      	mvns	r2, r3
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	401a      	ands	r2, r3
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800140c:	f04f 31ff 	mov.w	r1, #4294967295
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	fa01 f303 	lsl.w	r3, r1, r3
 8001416:	43d9      	mvns	r1, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800141c:	4313      	orrs	r3, r2
         );
}
 800141e:	4618      	mov	r0, r3
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
	...

0800142c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3b01      	subs	r3, #1
 8001438:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800143c:	d301      	bcc.n	8001442 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800143e:	2301      	movs	r3, #1
 8001440:	e00f      	b.n	8001462 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001442:	4a0a      	ldr	r2, [pc, #40]	; (800146c <SysTick_Config+0x40>)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3b01      	subs	r3, #1
 8001448:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144a:	210f      	movs	r1, #15
 800144c:	f04f 30ff 	mov.w	r0, #4294967295
 8001450:	f7ff ff8e 	bl	8001370 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <SysTick_Config+0x40>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145a:	4b04      	ldr	r3, [pc, #16]	; (800146c <SysTick_Config+0x40>)
 800145c:	2207      	movs	r2, #7
 800145e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	e000e010 	.word	0xe000e010

08001470 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff ff29 	bl	80012d0 <__NVIC_SetPriorityGrouping>
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	4603      	mov	r3, r0
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	607a      	str	r2, [r7, #4]
 8001492:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001498:	f7ff ff3e 	bl	8001318 <__NVIC_GetPriorityGrouping>
 800149c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	6978      	ldr	r0, [r7, #20]
 80014a4:	f7ff ff8e 	bl	80013c4 <NVIC_EncodePriority>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ae:	4611      	mov	r1, r2
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff5d 	bl	8001370 <__NVIC_SetPriority>
}
 80014b6:	bf00      	nop
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	4603      	mov	r3, r0
 80014c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff31 	bl	8001334 <__NVIC_EnableIRQ>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b082      	sub	sp, #8
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff ffa2 	bl	800142c <SysTick_Config>
 80014e8:	4603      	mov	r3, r0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001500:	2b02      	cmp	r3, #2
 8001502:	d008      	beq.n	8001516 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2204      	movs	r2, #4
 8001508:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e020      	b.n	8001558 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f022 020e 	bic.w	r2, r2, #14
 8001524:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f022 0201 	bic.w	r2, r2, #1
 8001534:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153e:	2101      	movs	r1, #1
 8001540:	fa01 f202 	lsl.w	r2, r1, r2
 8001544:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2201      	movs	r2, #1
 800154a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2200      	movs	r2, #0
 8001552:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800156c:	2300      	movs	r3, #0
 800156e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001576:	2b02      	cmp	r3, #2
 8001578:	d005      	beq.n	8001586 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2204      	movs	r2, #4
 800157e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	73fb      	strb	r3, [r7, #15]
 8001584:	e027      	b.n	80015d6 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f022 020e 	bic.w	r2, r2, #14
 8001594:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f022 0201 	bic.w	r2, r2, #1
 80015a4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ae:	2101      	movs	r1, #1
 80015b0:	fa01 f202 	lsl.w	r2, r1, r2
 80015b4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2201      	movs	r2, #1
 80015ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d003      	beq.n	80015d6 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	4798      	blx	r3
    } 
  }
  return status;
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b087      	sub	sp, #28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ee:	e160      	b.n	80018b2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	2101      	movs	r1, #1
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	4013      	ands	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	f000 8152 	beq.w	80018ac <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	2b01      	cmp	r3, #1
 8001612:	d005      	beq.n	8001620 <HAL_GPIO_Init+0x40>
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d130      	bne.n	8001682 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	4013      	ands	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68da      	ldr	r2, [r3, #12]
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	4313      	orrs	r3, r2
 8001648:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001656:	2201      	movs	r2, #1
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa02 f303 	lsl.w	r3, r2, r3
 800165e:	43db      	mvns	r3, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4013      	ands	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	091b      	lsrs	r3, r3, #4
 800166c:	f003 0201 	and.w	r2, r3, #1
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4313      	orrs	r3, r2
 800167a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f003 0303 	and.w	r3, r3, #3
 800168a:	2b03      	cmp	r3, #3
 800168c:	d017      	beq.n	80016be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	2203      	movs	r2, #3
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43db      	mvns	r3, r3
 80016a0:	693a      	ldr	r2, [r7, #16]
 80016a2:	4013      	ands	r3, r2
 80016a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	689a      	ldr	r2, [r3, #8]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	fa02 f303 	lsl.w	r3, r2, r3
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	4313      	orrs	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d123      	bne.n	8001712 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	08da      	lsrs	r2, r3, #3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3208      	adds	r2, #8
 80016d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	220f      	movs	r2, #15
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4013      	ands	r3, r2
 80016ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	691a      	ldr	r2, [r3, #16]
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	f003 0307 	and.w	r3, r3, #7
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	08da      	lsrs	r2, r3, #3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	3208      	adds	r2, #8
 800170c:	6939      	ldr	r1, [r7, #16]
 800170e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	2203      	movs	r2, #3
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	43db      	mvns	r3, r3
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	4013      	ands	r3, r2
 8001728:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0203 	and.w	r2, r3, #3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	693a      	ldr	r2, [r7, #16]
 800173c:	4313      	orrs	r3, r2
 800173e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80ac 	beq.w	80018ac <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001754:	4b5e      	ldr	r3, [pc, #376]	; (80018d0 <HAL_GPIO_Init+0x2f0>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a5d      	ldr	r2, [pc, #372]	; (80018d0 <HAL_GPIO_Init+0x2f0>)
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b5b      	ldr	r3, [pc, #364]	; (80018d0 <HAL_GPIO_Init+0x2f0>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800176c:	4a59      	ldr	r2, [pc, #356]	; (80018d4 <HAL_GPIO_Init+0x2f4>)
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	089b      	lsrs	r3, r3, #2
 8001772:	3302      	adds	r3, #2
 8001774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	220f      	movs	r2, #15
 8001784:	fa02 f303 	lsl.w	r3, r2, r3
 8001788:	43db      	mvns	r3, r3
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001796:	d025      	beq.n	80017e4 <HAL_GPIO_Init+0x204>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a4f      	ldr	r2, [pc, #316]	; (80018d8 <HAL_GPIO_Init+0x2f8>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d01f      	beq.n	80017e0 <HAL_GPIO_Init+0x200>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a4e      	ldr	r2, [pc, #312]	; (80018dc <HAL_GPIO_Init+0x2fc>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d019      	beq.n	80017dc <HAL_GPIO_Init+0x1fc>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4a4d      	ldr	r2, [pc, #308]	; (80018e0 <HAL_GPIO_Init+0x300>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d013      	beq.n	80017d8 <HAL_GPIO_Init+0x1f8>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4a4c      	ldr	r2, [pc, #304]	; (80018e4 <HAL_GPIO_Init+0x304>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d00d      	beq.n	80017d4 <HAL_GPIO_Init+0x1f4>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4a4b      	ldr	r2, [pc, #300]	; (80018e8 <HAL_GPIO_Init+0x308>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d007      	beq.n	80017d0 <HAL_GPIO_Init+0x1f0>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a4a      	ldr	r2, [pc, #296]	; (80018ec <HAL_GPIO_Init+0x30c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d101      	bne.n	80017cc <HAL_GPIO_Init+0x1ec>
 80017c8:	2306      	movs	r3, #6
 80017ca:	e00c      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017cc:	2307      	movs	r3, #7
 80017ce:	e00a      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017d0:	2305      	movs	r3, #5
 80017d2:	e008      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017d4:	2304      	movs	r3, #4
 80017d6:	e006      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017d8:	2303      	movs	r3, #3
 80017da:	e004      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017dc:	2302      	movs	r3, #2
 80017de:	e002      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <HAL_GPIO_Init+0x206>
 80017e4:	2300      	movs	r3, #0
 80017e6:	697a      	ldr	r2, [r7, #20]
 80017e8:	f002 0203 	and.w	r2, r2, #3
 80017ec:	0092      	lsls	r2, r2, #2
 80017ee:	4093      	lsls	r3, r2
 80017f0:	693a      	ldr	r2, [r7, #16]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80017f6:	4937      	ldr	r1, [pc, #220]	; (80018d4 <HAL_GPIO_Init+0x2f4>)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	089b      	lsrs	r3, r3, #2
 80017fc:	3302      	adds	r3, #2
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001804:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <HAL_GPIO_Init+0x310>)
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	43db      	mvns	r3, r3
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	4013      	ands	r3, r2
 8001812:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d003      	beq.n	8001828 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	4313      	orrs	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001828:	4a31      	ldr	r2, [pc, #196]	; (80018f0 <HAL_GPIO_Init+0x310>)
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800182e:	4b30      	ldr	r3, [pc, #192]	; (80018f0 <HAL_GPIO_Init+0x310>)
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	43db      	mvns	r3, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4013      	ands	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800184a:	693a      	ldr	r2, [r7, #16]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	4313      	orrs	r3, r2
 8001850:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001852:	4a27      	ldr	r2, [pc, #156]	; (80018f0 <HAL_GPIO_Init+0x310>)
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001858:	4b25      	ldr	r3, [pc, #148]	; (80018f0 <HAL_GPIO_Init+0x310>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	43db      	mvns	r3, r3
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	4013      	ands	r3, r2
 8001866:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001870:	2b00      	cmp	r3, #0
 8001872:	d003      	beq.n	800187c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	4313      	orrs	r3, r2
 800187a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800187c:	4a1c      	ldr	r2, [pc, #112]	; (80018f0 <HAL_GPIO_Init+0x310>)
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001882:	4b1b      	ldr	r3, [pc, #108]	; (80018f0 <HAL_GPIO_Init+0x310>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	43db      	mvns	r3, r3
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	4013      	ands	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d003      	beq.n	80018a6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80018a6:	4a12      	ldr	r2, [pc, #72]	; (80018f0 <HAL_GPIO_Init+0x310>)
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	3301      	adds	r3, #1
 80018b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f ae97 	bne.w	80015f0 <HAL_GPIO_Init+0x10>
  }
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	371c      	adds	r7, #28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	40021000 	.word	0x40021000
 80018d4:	40010000 	.word	0x40010000
 80018d8:	48000400 	.word	0x48000400
 80018dc:	48000800 	.word	0x48000800
 80018e0:	48000c00 	.word	0x48000c00
 80018e4:	48001000 	.word	0x48001000
 80018e8:	48001400 	.word	0x48001400
 80018ec:	48001800 	.word	0x48001800
 80018f0:	40010400 	.word	0x40010400

080018f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]
 8001900:	4613      	mov	r3, r2
 8001902:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001904:	787b      	ldrb	r3, [r7, #1]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d003      	beq.n	8001912 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800190a:	887a      	ldrh	r2, [r7, #2]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001910:	e002      	b.n	8001918 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001912:	887a      	ldrh	r2, [r7, #2]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800192e:	4b08      	ldr	r3, [pc, #32]	; (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	88fb      	ldrh	r3, [r7, #6]
 8001934:	4013      	ands	r3, r2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d006      	beq.n	8001948 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800193a:	4a05      	ldr	r2, [pc, #20]	; (8001950 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001940:	88fb      	ldrh	r3, [r7, #6]
 8001942:	4618      	mov	r0, r3
 8001944:	f009 fcb8 	bl	800b2b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001948:	bf00      	nop
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40010400 	.word	0x40010400

08001954 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8001960:	4b09      	ldr	r3, [pc, #36]	; (8001988 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	4a08      	ldr	r2, [pc, #32]	; (8001988 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001966:	f023 0304 	bic.w	r3, r3, #4
 800196a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001972:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001974:	e002      	b.n	800197c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8001976:	bf40      	sev
    __WFE();
 8001978:	bf20      	wfe
    __WFE();
 800197a:	bf20      	wfe
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	e000ed00 	.word	0xe000ed00

0800198c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001992:	af00      	add	r7, sp, #0
 8001994:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001998:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800199c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800199e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d102      	bne.n	80019b2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	f001 b83a 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 816f 	beq.w	8001ca6 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019c8:	4bb5      	ldr	r3, [pc, #724]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d00c      	beq.n	80019ee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019d4:	4bb2      	ldr	r3, [pc, #712]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 030c 	and.w	r3, r3, #12
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d15c      	bne.n	8001a9a <HAL_RCC_OscConfig+0x10e>
 80019e0:	4baf      	ldr	r3, [pc, #700]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80019e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ec:	d155      	bne.n	8001a9a <HAL_RCC_OscConfig+0x10e>
 80019ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019f2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80019fa:	fa93 f3a3 	rbit	r3, r3
 80019fe:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a02:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a06:	fab3 f383 	clz	r3, r3
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	095b      	lsrs	r3, r3, #5
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d102      	bne.n	8001a20 <HAL_RCC_OscConfig+0x94>
 8001a1a:	4ba1      	ldr	r3, [pc, #644]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	e015      	b.n	8001a4c <HAL_RCC_OscConfig+0xc0>
 8001a20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a24:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a28:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001a2c:	fa93 f3a3 	rbit	r3, r3
 8001a30:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001a34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a38:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001a3c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001a40:	fa93 f3a3 	rbit	r3, r3
 8001a44:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001a48:	4b95      	ldr	r3, [pc, #596]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a50:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001a54:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001a58:	fa92 f2a2 	rbit	r2, r2
 8001a5c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001a60:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001a64:	fab2 f282 	clz	r2, r2
 8001a68:	b2d2      	uxtb	r2, r2
 8001a6a:	f042 0220 	orr.w	r2, r2, #32
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	f002 021f 	and.w	r2, r2, #31
 8001a74:	2101      	movs	r1, #1
 8001a76:	fa01 f202 	lsl.w	r2, r1, r2
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 8111 	beq.w	8001ca4 <HAL_RCC_OscConfig+0x318>
 8001a82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a86:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	f040 8108 	bne.w	8001ca4 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	f000 bfc6 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a9e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x12e>
 8001aac:	4b7c      	ldr	r3, [pc, #496]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a7b      	ldr	r2, [pc, #492]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	e036      	b.n	8001b28 <HAL_RCC_OscConfig+0x19c>
 8001aba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001abe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x158>
 8001aca:	4b75      	ldr	r3, [pc, #468]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a74      	ldr	r2, [pc, #464]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001ad0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ad4:	6013      	str	r3, [r2, #0]
 8001ad6:	4b72      	ldr	r3, [pc, #456]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a71      	ldr	r2, [pc, #452]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001adc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ae0:	6013      	str	r3, [r2, #0]
 8001ae2:	e021      	b.n	8001b28 <HAL_RCC_OscConfig+0x19c>
 8001ae4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ae8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001af4:	d10c      	bne.n	8001b10 <HAL_RCC_OscConfig+0x184>
 8001af6:	4b6a      	ldr	r3, [pc, #424]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a69      	ldr	r2, [pc, #420]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001afc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b00:	6013      	str	r3, [r2, #0]
 8001b02:	4b67      	ldr	r3, [pc, #412]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a66      	ldr	r2, [pc, #408]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b0c:	6013      	str	r3, [r2, #0]
 8001b0e:	e00b      	b.n	8001b28 <HAL_RCC_OscConfig+0x19c>
 8001b10:	4b63      	ldr	r3, [pc, #396]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a62      	ldr	r2, [pc, #392]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b1a:	6013      	str	r3, [r2, #0]
 8001b1c:	4b60      	ldr	r3, [pc, #384]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a5f      	ldr	r2, [pc, #380]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b26:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b2c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d059      	beq.n	8001bec <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b38:	f7ff fb9e 	bl	8001278 <HAL_GetTick>
 8001b3c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b40:	e00a      	b.n	8001b58 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b42:	f7ff fb99 	bl	8001278 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	2b64      	cmp	r3, #100	; 0x64
 8001b50:	d902      	bls.n	8001b58 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	f000 bf67 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 8001b58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b5c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001b64:	fa93 f3a3 	rbit	r3, r3
 8001b68:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001b6c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b70:	fab3 f383 	clz	r3, r3
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	095b      	lsrs	r3, r3, #5
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	b2db      	uxtb	r3, r3
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d102      	bne.n	8001b8a <HAL_RCC_OscConfig+0x1fe>
 8001b84:	4b46      	ldr	r3, [pc, #280]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	e015      	b.n	8001bb6 <HAL_RCC_OscConfig+0x22a>
 8001b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b8e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b92:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001b96:	fa93 f3a3 	rbit	r3, r3
 8001b9a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001b9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ba2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001ba6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001baa:	fa93 f3a3 	rbit	r3, r3
 8001bae:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001bb2:	4b3b      	ldr	r3, [pc, #236]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001bba:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001bbe:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001bc2:	fa92 f2a2 	rbit	r2, r2
 8001bc6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001bca:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001bce:	fab2 f282 	clz	r2, r2
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f042 0220 	orr.w	r2, r2, #32
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	f002 021f 	and.w	r2, r2, #31
 8001bde:	2101      	movs	r1, #1
 8001be0:	fa01 f202 	lsl.w	r2, r1, r2
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d0ab      	beq.n	8001b42 <HAL_RCC_OscConfig+0x1b6>
 8001bea:	e05c      	b.n	8001ca6 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff fb44 	bl	8001278 <HAL_GetTick>
 8001bf0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bf6:	f7ff fb3f 	bl	8001278 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b64      	cmp	r3, #100	; 0x64
 8001c04:	d902      	bls.n	8001c0c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	f000 bf0d 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 8001c0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c10:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001c18:	fa93 f3a3 	rbit	r3, r3
 8001c1c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001c20:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c24:	fab3 f383 	clz	r3, r3
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d102      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2b2>
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	e015      	b.n	8001c6a <HAL_RCC_OscConfig+0x2de>
 8001c3e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c42:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c46:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001c4a:	fa93 f3a3 	rbit	r3, r3
 8001c4e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001c52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c56:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001c5a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <HAL_RCC_OscConfig+0x314>)
 8001c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c6e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001c72:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001c76:	fa92 f2a2 	rbit	r2, r2
 8001c7a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001c7e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001c82:	fab2 f282 	clz	r2, r2
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	f042 0220 	orr.w	r2, r2, #32
 8001c8c:	b2d2      	uxtb	r2, r2
 8001c8e:	f002 021f 	and.w	r2, r2, #31
 8001c92:	2101      	movs	r1, #1
 8001c94:	fa01 f202 	lsl.w	r2, r1, r2
 8001c98:	4013      	ands	r3, r2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1ab      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x26a>
 8001c9e:	e002      	b.n	8001ca6 <HAL_RCC_OscConfig+0x31a>
 8001ca0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ca4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ca6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001caa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 817f 	beq.w	8001fba <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cbc:	4ba7      	ldr	r3, [pc, #668]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f003 030c 	and.w	r3, r3, #12
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d00c      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cc8:	4ba4      	ldr	r3, [pc, #656]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f003 030c 	and.w	r3, r3, #12
 8001cd0:	2b08      	cmp	r3, #8
 8001cd2:	d173      	bne.n	8001dbc <HAL_RCC_OscConfig+0x430>
 8001cd4:	4ba1      	ldr	r3, [pc, #644]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001cdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001ce0:	d16c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x430>
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce8:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001cec:	fa93 f3a3 	rbit	r3, r3
 8001cf0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001cf4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf8:	fab3 f383 	clz	r3, r3
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	095b      	lsrs	r3, r3, #5
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	f043 0301 	orr.w	r3, r3, #1
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	2b01      	cmp	r3, #1
 8001d0a:	d102      	bne.n	8001d12 <HAL_RCC_OscConfig+0x386>
 8001d0c:	4b93      	ldr	r3, [pc, #588]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	e013      	b.n	8001d3a <HAL_RCC_OscConfig+0x3ae>
 8001d12:	2302      	movs	r3, #2
 8001d14:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d18:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001d1c:	fa93 f3a3 	rbit	r3, r3
 8001d20:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001d24:	2302      	movs	r3, #2
 8001d26:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001d2a:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001d36:	4b89      	ldr	r3, [pc, #548]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001d40:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001d44:	fa92 f2a2 	rbit	r2, r2
 8001d48:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001d4c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001d50:	fab2 f282 	clz	r2, r2
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	f042 0220 	orr.w	r2, r2, #32
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	f002 021f 	and.w	r2, r2, #31
 8001d60:	2101      	movs	r1, #1
 8001d62:	fa01 f202 	lsl.w	r2, r1, r2
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d00a      	beq.n	8001d82 <HAL_RCC_OscConfig+0x3f6>
 8001d6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d70:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d002      	beq.n	8001d82 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	f000 be52 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d82:	4b76      	ldr	r3, [pc, #472]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d8e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	21f8      	movs	r1, #248	; 0xf8
 8001d98:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9c:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001da0:	fa91 f1a1 	rbit	r1, r1
 8001da4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001da8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001dac:	fab1 f181 	clz	r1, r1
 8001db0:	b2c9      	uxtb	r1, r1
 8001db2:	408b      	lsls	r3, r1
 8001db4:	4969      	ldr	r1, [pc, #420]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dba:	e0fe      	b.n	8001fba <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dc0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	f000 8088 	beq.w	8001ede <HAL_RCC_OscConfig+0x552>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001de0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de4:	fab3 f383 	clz	r3, r3
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001dee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	461a      	mov	r2, r3
 8001df6:	2301      	movs	r3, #1
 8001df8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfa:	f7ff fa3d 	bl	8001278 <HAL_GetTick>
 8001dfe:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e02:	e00a      	b.n	8001e1a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e04:	f7ff fa38 	bl	8001278 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d902      	bls.n	8001e1a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	f000 be06 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e20:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001e2c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d102      	bne.n	8001e4a <HAL_RCC_OscConfig+0x4be>
 8001e44:	4b45      	ldr	r3, [pc, #276]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	e013      	b.n	8001e72 <HAL_RCC_OscConfig+0x4e6>
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e50:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001e54:	fa93 f3a3 	rbit	r3, r3
 8001e58:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001e62:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001e6e:	4b3b      	ldr	r3, [pc, #236]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e72:	2202      	movs	r2, #2
 8001e74:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001e78:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001e7c:	fa92 f2a2 	rbit	r2, r2
 8001e80:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001e84:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001e88:	fab2 f282 	clz	r2, r2
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	f042 0220 	orr.w	r2, r2, #32
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	f002 021f 	and.w	r2, r2, #31
 8001e98:	2101      	movs	r1, #1
 8001e9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0af      	beq.n	8001e04 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eb0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	21f8      	movs	r1, #248	; 0xf8
 8001eba:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ebe:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001ec2:	fa91 f1a1 	rbit	r1, r1
 8001ec6:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001eca:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001ece:	fab1 f181 	clz	r1, r1
 8001ed2:	b2c9      	uxtb	r1, r1
 8001ed4:	408b      	lsls	r3, r1
 8001ed6:	4921      	ldr	r1, [pc, #132]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]
 8001edc:	e06d      	b.n	8001fba <HAL_RCC_OscConfig+0x62e>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001ef0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ef4:	fab3 f383 	clz	r3, r3
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001efe:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	461a      	mov	r2, r3
 8001f06:	2300      	movs	r3, #0
 8001f08:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f0a:	f7ff f9b5 	bl	8001278 <HAL_GetTick>
 8001f0e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f12:	e00a      	b.n	8001f2a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f14:	f7ff f9b0 	bl	8001278 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d902      	bls.n	8001f2a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	f000 bd7e 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001f34:	fa93 f3a3 	rbit	r3, r3
 8001f38:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001f3c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f40:	fab3 f383 	clz	r3, r3
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	095b      	lsrs	r3, r3, #5
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d105      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5d4>
 8001f54:	4b01      	ldr	r3, [pc, #4]	; (8001f5c <HAL_RCC_OscConfig+0x5d0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	e016      	b.n	8001f88 <HAL_RCC_OscConfig+0x5fc>
 8001f5a:	bf00      	nop
 8001f5c:	40021000 	.word	0x40021000
 8001f60:	2302      	movs	r3, #2
 8001f62:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001f6a:	fa93 f3a3 	rbit	r3, r3
 8001f6e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001f72:	2302      	movs	r3, #2
 8001f74:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001f78:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001f7c:	fa93 f3a3 	rbit	r3, r3
 8001f80:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001f84:	4bbf      	ldr	r3, [pc, #764]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f88:	2202      	movs	r2, #2
 8001f8a:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001f8e:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001f92:	fa92 f2a2 	rbit	r2, r2
 8001f96:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001f9a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001f9e:	fab2 f282 	clz	r2, r2
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	f042 0220 	orr.w	r2, r2, #32
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	f002 021f 	and.w	r2, r2, #31
 8001fae:	2101      	movs	r1, #1
 8001fb0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1ac      	bne.n	8001f14 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001fba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fbe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0308 	and.w	r3, r3, #8
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 8113 	beq.w	80021f6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fd4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d07c      	beq.n	80020da <HAL_RCC_OscConfig+0x74e>
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001fea:	fa93 f3a3 	rbit	r3, r3
 8001fee:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001ff2:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ff6:	fab3 f383 	clz	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	4ba2      	ldr	r3, [pc, #648]	; (8002288 <HAL_RCC_OscConfig+0x8fc>)
 8002000:	4413      	add	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	461a      	mov	r2, r3
 8002006:	2301      	movs	r3, #1
 8002008:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800200a:	f7ff f935 	bl	8001278 <HAL_GetTick>
 800200e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002012:	e00a      	b.n	800202a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002014:	f7ff f930 	bl	8001278 <HAL_GetTick>
 8002018:	4602      	mov	r2, r0
 800201a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	2b02      	cmp	r3, #2
 8002022:	d902      	bls.n	800202a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	f000 bcfe 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 800202a:	2302      	movs	r3, #2
 800202c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002034:	fa93 f2a3 	rbit	r2, r3
 8002038:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800203c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002046:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800204a:	2202      	movs	r2, #2
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002052:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	fa93 f2a3 	rbit	r2, r3
 800205c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002060:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002064:	601a      	str	r2, [r3, #0]
 8002066:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800206a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800206e:	2202      	movs	r2, #2
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002076:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	fa93 f2a3 	rbit	r2, r3
 8002080:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002084:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002088:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208a:	4b7e      	ldr	r3, [pc, #504]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 800208c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800208e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002092:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002096:	2102      	movs	r1, #2
 8002098:	6019      	str	r1, [r3, #0]
 800209a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800209e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	fa93 f1a3 	rbit	r1, r3
 80020a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80020b0:	6019      	str	r1, [r3, #0]
  return result;
 80020b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020b6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	fab3 f383 	clz	r3, r3
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	f003 031f 	and.w	r3, r3, #31
 80020cc:	2101      	movs	r1, #1
 80020ce:	fa01 f303 	lsl.w	r3, r1, r3
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d09d      	beq.n	8002014 <HAL_RCC_OscConfig+0x688>
 80020d8:	e08d      	b.n	80021f6 <HAL_RCC_OscConfig+0x86a>
 80020da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020de:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020e2:	2201      	movs	r2, #1
 80020e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ea:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	fa93 f2a3 	rbit	r2, r3
 80020f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80020fc:	601a      	str	r2, [r3, #0]
  return result;
 80020fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002102:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002106:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002108:	fab3 f383 	clz	r3, r3
 800210c:	b2db      	uxtb	r3, r3
 800210e:	461a      	mov	r2, r3
 8002110:	4b5d      	ldr	r3, [pc, #372]	; (8002288 <HAL_RCC_OscConfig+0x8fc>)
 8002112:	4413      	add	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	461a      	mov	r2, r3
 8002118:	2300      	movs	r3, #0
 800211a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211c:	f7ff f8ac 	bl	8001278 <HAL_GetTick>
 8002120:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002124:	e00a      	b.n	800213c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002126:	f7ff f8a7 	bl	8001278 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b02      	cmp	r3, #2
 8002134:	d902      	bls.n	800213c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	f000 bc75 	b.w	8002a26 <HAL_RCC_OscConfig+0x109a>
 800213c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002140:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002144:	2202      	movs	r2, #2
 8002146:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800214c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	fa93 f2a3 	rbit	r2, r3
 8002156:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800215a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002164:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002168:	2202      	movs	r2, #2
 800216a:	601a      	str	r2, [r3, #0]
 800216c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002170:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	fa93 f2a3 	rbit	r2, r3
 800217a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800217e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002182:	601a      	str	r2, [r3, #0]
 8002184:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002188:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800218c:	2202      	movs	r2, #2
 800218e:	601a      	str	r2, [r3, #0]
 8002190:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002194:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	fa93 f2a3 	rbit	r2, r3
 800219e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80021a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021a8:	4b36      	ldr	r3, [pc, #216]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 80021aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021b0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80021b4:	2102      	movs	r1, #2
 80021b6:	6019      	str	r1, [r3, #0]
 80021b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021bc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	fa93 f1a3 	rbit	r1, r3
 80021c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021ca:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021ce:	6019      	str	r1, [r3, #0]
  return result;
 80021d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021d4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	fab3 f383 	clz	r3, r3
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	f003 031f 	and.w	r3, r3, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d197      	bne.n	8002126 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021fa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 81a5 	beq.w	8002556 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800220c:	2300      	movs	r3, #0
 800220e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002212:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d116      	bne.n	800224c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800221e:	4b19      	ldr	r3, [pc, #100]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	4a18      	ldr	r2, [pc, #96]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 8002224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002228:	61d3      	str	r3, [r2, #28]
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <HAL_RCC_OscConfig+0x8f8>)
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002232:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002236:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002240:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002244:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002246:	2301      	movs	r3, #1
 8002248:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <HAL_RCC_OscConfig+0x900>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002254:	2b00      	cmp	r3, #0
 8002256:	d121      	bne.n	800229c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002258:	4b0c      	ldr	r3, [pc, #48]	; (800228c <HAL_RCC_OscConfig+0x900>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a0b      	ldr	r2, [pc, #44]	; (800228c <HAL_RCC_OscConfig+0x900>)
 800225e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002262:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002264:	f7ff f808 	bl	8001278 <HAL_GetTick>
 8002268:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800226c:	e010      	b.n	8002290 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800226e:	f7ff f803 	bl	8001278 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	; 0x64
 800227c:	d908      	bls.n	8002290 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e3d1      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 8002282:	bf00      	nop
 8002284:	40021000 	.word	0x40021000
 8002288:	10908120 	.word	0x10908120
 800228c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002290:	4b8d      	ldr	r3, [pc, #564]	; (80024c8 <HAL_RCC_OscConfig+0xb3c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002298:	2b00      	cmp	r3, #0
 800229a:	d0e8      	beq.n	800226e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d106      	bne.n	80022ba <HAL_RCC_OscConfig+0x92e>
 80022ac:	4b87      	ldr	r3, [pc, #540]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022ae:	6a1b      	ldr	r3, [r3, #32]
 80022b0:	4a86      	ldr	r2, [pc, #536]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022b2:	f043 0301 	orr.w	r3, r3, #1
 80022b6:	6213      	str	r3, [r2, #32]
 80022b8:	e035      	b.n	8002326 <HAL_RCC_OscConfig+0x99a>
 80022ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022be:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d10c      	bne.n	80022e4 <HAL_RCC_OscConfig+0x958>
 80022ca:	4b80      	ldr	r3, [pc, #512]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	4a7f      	ldr	r2, [pc, #508]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	6213      	str	r3, [r2, #32]
 80022d6:	4b7d      	ldr	r3, [pc, #500]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	4a7c      	ldr	r2, [pc, #496]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022dc:	f023 0304 	bic.w	r3, r3, #4
 80022e0:	6213      	str	r3, [r2, #32]
 80022e2:	e020      	b.n	8002326 <HAL_RCC_OscConfig+0x99a>
 80022e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022e8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	2b05      	cmp	r3, #5
 80022f2:	d10c      	bne.n	800230e <HAL_RCC_OscConfig+0x982>
 80022f4:	4b75      	ldr	r3, [pc, #468]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	4a74      	ldr	r2, [pc, #464]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80022fa:	f043 0304 	orr.w	r3, r3, #4
 80022fe:	6213      	str	r3, [r2, #32]
 8002300:	4b72      	ldr	r3, [pc, #456]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a71      	ldr	r2, [pc, #452]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6213      	str	r3, [r2, #32]
 800230c:	e00b      	b.n	8002326 <HAL_RCC_OscConfig+0x99a>
 800230e:	4b6f      	ldr	r3, [pc, #444]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	4a6e      	ldr	r2, [pc, #440]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 8002314:	f023 0301 	bic.w	r3, r3, #1
 8002318:	6213      	str	r3, [r2, #32]
 800231a:	4b6c      	ldr	r3, [pc, #432]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	4a6b      	ldr	r2, [pc, #428]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 8002320:	f023 0304 	bic.w	r3, r3, #4
 8002324:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002326:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800232a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	2b00      	cmp	r3, #0
 8002334:	f000 8081 	beq.w	800243a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002338:	f7fe ff9e 	bl	8001278 <HAL_GetTick>
 800233c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002340:	e00b      	b.n	800235a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002342:	f7fe ff99 	bl	8001278 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e365      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 800235a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800235e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002362:	2202      	movs	r2, #2
 8002364:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002366:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800236a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	fa93 f2a3 	rbit	r2, r3
 8002374:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002378:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002382:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002386:	2202      	movs	r2, #2
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800238e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	fa93 f2a3 	rbit	r2, r3
 8002398:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800239c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80023a0:	601a      	str	r2, [r3, #0]
  return result;
 80023a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023a6:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80023aa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ac:	fab3 f383 	clz	r3, r3
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	095b      	lsrs	r3, r3, #5
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	f043 0302 	orr.w	r3, r3, #2
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d102      	bne.n	80023c6 <HAL_RCC_OscConfig+0xa3a>
 80023c0:	4b42      	ldr	r3, [pc, #264]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	e013      	b.n	80023ee <HAL_RCC_OscConfig+0xa62>
 80023c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023ca:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023ce:	2202      	movs	r2, #2
 80023d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023d6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	fa93 f2a3 	rbit	r2, r3
 80023e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023e4:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	4b38      	ldr	r3, [pc, #224]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80023ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ee:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80023f2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80023f6:	2102      	movs	r1, #2
 80023f8:	6011      	str	r1, [r2, #0]
 80023fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80023fe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002402:	6812      	ldr	r2, [r2, #0]
 8002404:	fa92 f1a2 	rbit	r1, r2
 8002408:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800240c:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002410:	6011      	str	r1, [r2, #0]
  return result;
 8002412:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002416:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	fab2 f282 	clz	r2, r2
 8002420:	b2d2      	uxtb	r2, r2
 8002422:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	f002 021f 	and.w	r2, r2, #31
 800242c:	2101      	movs	r1, #1
 800242e:	fa01 f202 	lsl.w	r2, r1, r2
 8002432:	4013      	ands	r3, r2
 8002434:	2b00      	cmp	r3, #0
 8002436:	d084      	beq.n	8002342 <HAL_RCC_OscConfig+0x9b6>
 8002438:	e083      	b.n	8002542 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243a:	f7fe ff1d 	bl	8001278 <HAL_GetTick>
 800243e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002442:	e00b      	b.n	800245c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002444:	f7fe ff18 	bl	8001278 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f241 3288 	movw	r2, #5000	; 0x1388
 8002454:	4293      	cmp	r3, r2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e2e4      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 800245c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002460:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002464:	2202      	movs	r2, #2
 8002466:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800246c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	fa93 f2a3 	rbit	r2, r3
 8002476:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800247a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002484:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002488:	2202      	movs	r2, #2
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002490:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	fa93 f2a3 	rbit	r2, r3
 800249a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800249e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80024a2:	601a      	str	r2, [r3, #0]
  return result;
 80024a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024a8:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80024ac:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ae:	fab3 f383 	clz	r3, r3
 80024b2:	b2db      	uxtb	r3, r3
 80024b4:	095b      	lsrs	r3, r3, #5
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	f043 0302 	orr.w	r3, r3, #2
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d106      	bne.n	80024d0 <HAL_RCC_OscConfig+0xb44>
 80024c2:	4b02      	ldr	r3, [pc, #8]	; (80024cc <HAL_RCC_OscConfig+0xb40>)
 80024c4:	6a1b      	ldr	r3, [r3, #32]
 80024c6:	e017      	b.n	80024f8 <HAL_RCC_OscConfig+0xb6c>
 80024c8:	40007000 	.word	0x40007000
 80024cc:	40021000 	.word	0x40021000
 80024d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024d4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80024d8:	2202      	movs	r2, #2
 80024da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	fa93 f2a3 	rbit	r2, r3
 80024ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024ee:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	4bb3      	ldr	r3, [pc, #716]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 80024f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80024fc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002500:	2102      	movs	r1, #2
 8002502:	6011      	str	r1, [r2, #0]
 8002504:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002508:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800250c:	6812      	ldr	r2, [r2, #0]
 800250e:	fa92 f1a2 	rbit	r1, r2
 8002512:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002516:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800251a:	6011      	str	r1, [r2, #0]
  return result;
 800251c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002520:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	fab2 f282 	clz	r2, r2
 800252a:	b2d2      	uxtb	r2, r2
 800252c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002530:	b2d2      	uxtb	r2, r2
 8002532:	f002 021f 	and.w	r2, r2, #31
 8002536:	2101      	movs	r1, #1
 8002538:	fa01 f202 	lsl.w	r2, r1, r2
 800253c:	4013      	ands	r3, r2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d180      	bne.n	8002444 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002542:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002546:	2b01      	cmp	r3, #1
 8002548:	d105      	bne.n	8002556 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800254a:	4b9e      	ldr	r3, [pc, #632]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	4a9d      	ldr	r2, [pc, #628]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 8002550:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002554:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002556:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800255a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 825e 	beq.w	8002a24 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002568:	4b96      	ldr	r3, [pc, #600]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f003 030c 	and.w	r3, r3, #12
 8002570:	2b08      	cmp	r3, #8
 8002572:	f000 821f 	beq.w	80029b4 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002576:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800257a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	2b02      	cmp	r3, #2
 8002584:	f040 8170 	bne.w	8002868 <HAL_RCC_OscConfig+0xedc>
 8002588:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800258c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002590:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002594:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002596:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800259a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	fa93 f2a3 	rbit	r2, r3
 80025a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025a8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025ac:	601a      	str	r2, [r3, #0]
  return result;
 80025ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025b2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80025b6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025b8:	fab3 f383 	clz	r3, r3
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	461a      	mov	r2, r3
 80025ca:	2300      	movs	r3, #0
 80025cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ce:	f7fe fe53 	bl	8001278 <HAL_GetTick>
 80025d2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d6:	e009      	b.n	80025ec <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025d8:	f7fe fe4e 	bl	8001278 <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d901      	bls.n	80025ec <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e21c      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 80025ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025f0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80025f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025fe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	fa93 f2a3 	rbit	r2, r3
 8002608:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800260c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002610:	601a      	str	r2, [r3, #0]
  return result;
 8002612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002616:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800261a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261c:	fab3 f383 	clz	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	095b      	lsrs	r3, r3, #5
 8002624:	b2db      	uxtb	r3, r3
 8002626:	f043 0301 	orr.w	r3, r3, #1
 800262a:	b2db      	uxtb	r3, r3
 800262c:	2b01      	cmp	r3, #1
 800262e:	d102      	bne.n	8002636 <HAL_RCC_OscConfig+0xcaa>
 8002630:	4b64      	ldr	r3, [pc, #400]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	e027      	b.n	8002686 <HAL_RCC_OscConfig+0xcfa>
 8002636:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800263a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800263e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002648:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	fa93 f2a3 	rbit	r2, r3
 8002652:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002656:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002660:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002664:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800266e:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	fa93 f2a3 	rbit	r2, r3
 8002678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800267c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	4b50      	ldr	r3, [pc, #320]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 8002684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002686:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800268a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800268e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002692:	6011      	str	r1, [r2, #0]
 8002694:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002698:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	fa92 f1a2 	rbit	r1, r2
 80026a2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80026a6:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80026aa:	6011      	str	r1, [r2, #0]
  return result;
 80026ac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80026b0:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	fab2 f282 	clz	r2, r2
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	f042 0220 	orr.w	r2, r2, #32
 80026c0:	b2d2      	uxtb	r2, r2
 80026c2:	f002 021f 	and.w	r2, r2, #31
 80026c6:	2101      	movs	r1, #1
 80026c8:	fa01 f202 	lsl.w	r2, r1, r2
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d182      	bne.n	80025d8 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026d2:	4b3c      	ldr	r3, [pc, #240]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 80026d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d6:	f023 020f 	bic.w	r2, r3, #15
 80026da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026de:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e6:	4937      	ldr	r1, [pc, #220]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	62cb      	str	r3, [r1, #44]	; 0x2c
 80026ec:	4b35      	ldr	r3, [pc, #212]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80026f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6a19      	ldr	r1, [r3, #32]
 8002700:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002704:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	69db      	ldr	r3, [r3, #28]
 800270c:	430b      	orrs	r3, r1
 800270e:	492d      	ldr	r1, [pc, #180]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 8002710:	4313      	orrs	r3, r2
 8002712:	604b      	str	r3, [r1, #4]
 8002714:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002718:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800271c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002722:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002726:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	fa93 f2a3 	rbit	r2, r3
 8002730:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002734:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002738:	601a      	str	r2, [r3, #0]
  return result;
 800273a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800273e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002742:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002744:	fab3 f383 	clz	r3, r3
 8002748:	b2db      	uxtb	r3, r3
 800274a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800274e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	461a      	mov	r2, r3
 8002756:	2301      	movs	r3, #1
 8002758:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275a:	f7fe fd8d 	bl	8001278 <HAL_GetTick>
 800275e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002762:	e009      	b.n	8002778 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002764:	f7fe fd88 	bl	8001278 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e156      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 8002778:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800277c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002780:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002784:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002786:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800278a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	fa93 f2a3 	rbit	r2, r3
 8002794:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002798:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800279c:	601a      	str	r2, [r3, #0]
  return result;
 800279e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027a2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80027a6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a8:	fab3 f383 	clz	r3, r3
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d105      	bne.n	80027c8 <HAL_RCC_OscConfig+0xe3c>
 80027bc:	4b01      	ldr	r3, [pc, #4]	; (80027c4 <HAL_RCC_OscConfig+0xe38>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	e02a      	b.n	8002818 <HAL_RCC_OscConfig+0xe8c>
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000
 80027c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027cc:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80027d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027da:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	fa93 f2a3 	rbit	r2, r3
 80027e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027e8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027f2:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80027f6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002800:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	fa93 f2a3 	rbit	r2, r3
 800280a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800280e:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	4b86      	ldr	r3, [pc, #536]	; (8002a30 <HAL_RCC_OscConfig+0x10a4>)
 8002816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002818:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800281c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002820:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002824:	6011      	str	r1, [r2, #0]
 8002826:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800282a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	fa92 f1a2 	rbit	r1, r2
 8002834:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002838:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800283c:	6011      	str	r1, [r2, #0]
  return result;
 800283e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002842:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002846:	6812      	ldr	r2, [r2, #0]
 8002848:	fab2 f282 	clz	r2, r2
 800284c:	b2d2      	uxtb	r2, r2
 800284e:	f042 0220 	orr.w	r2, r2, #32
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	f002 021f 	and.w	r2, r2, #31
 8002858:	2101      	movs	r1, #1
 800285a:	fa01 f202 	lsl.w	r2, r1, r2
 800285e:	4013      	ands	r3, r2
 8002860:	2b00      	cmp	r3, #0
 8002862:	f43f af7f 	beq.w	8002764 <HAL_RCC_OscConfig+0xdd8>
 8002866:	e0dd      	b.n	8002a24 <HAL_RCC_OscConfig+0x1098>
 8002868:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800286c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002870:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002874:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800287a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	fa93 f2a3 	rbit	r2, r3
 8002884:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002888:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800288c:	601a      	str	r2, [r3, #0]
  return result;
 800288e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002892:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002896:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002898:	fab3 f383 	clz	r3, r3
 800289c:	b2db      	uxtb	r3, r3
 800289e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	461a      	mov	r2, r3
 80028aa:	2300      	movs	r3, #0
 80028ac:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ae:	f7fe fce3 	bl	8001278 <HAL_GetTick>
 80028b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028b6:	e009      	b.n	80028cc <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b8:	f7fe fcde 	bl	8001278 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e0ac      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
 80028cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028d0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80028d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028de:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	fa93 f2a3 	rbit	r2, r3
 80028e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028ec:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80028f0:	601a      	str	r2, [r3, #0]
  return result;
 80028f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028f6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80028fa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028fc:	fab3 f383 	clz	r3, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	095b      	lsrs	r3, r3, #5
 8002904:	b2db      	uxtb	r3, r3
 8002906:	f043 0301 	orr.w	r3, r3, #1
 800290a:	b2db      	uxtb	r3, r3
 800290c:	2b01      	cmp	r3, #1
 800290e:	d102      	bne.n	8002916 <HAL_RCC_OscConfig+0xf8a>
 8002910:	4b47      	ldr	r3, [pc, #284]	; (8002a30 <HAL_RCC_OscConfig+0x10a4>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	e027      	b.n	8002966 <HAL_RCC_OscConfig+0xfda>
 8002916:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800291a:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800291e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002922:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002924:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002928:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	fa93 f2a3 	rbit	r2, r3
 8002932:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002936:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002940:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002944:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800294e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	fa93 f2a3 	rbit	r2, r3
 8002958:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800295c:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8002960:	601a      	str	r2, [r3, #0]
 8002962:	4b33      	ldr	r3, [pc, #204]	; (8002a30 <HAL_RCC_OscConfig+0x10a4>)
 8002964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002966:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800296a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800296e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002972:	6011      	str	r1, [r2, #0]
 8002974:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002978:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800297c:	6812      	ldr	r2, [r2, #0]
 800297e:	fa92 f1a2 	rbit	r1, r2
 8002982:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002986:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800298a:	6011      	str	r1, [r2, #0]
  return result;
 800298c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002990:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	fab2 f282 	clz	r2, r2
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	f042 0220 	orr.w	r2, r2, #32
 80029a0:	b2d2      	uxtb	r2, r2
 80029a2:	f002 021f 	and.w	r2, r2, #31
 80029a6:	2101      	movs	r1, #1
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d182      	bne.n	80028b8 <HAL_RCC_OscConfig+0xf2c>
 80029b2:	e037      	b.n	8002a24 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e02e      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_RCC_OscConfig+0x10a4>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 80029d0:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <HAL_RCC_OscConfig+0x10a4>)
 80029d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d4:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80029d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80029dc:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80029e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d117      	bne.n	8002a20 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80029f0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80029f4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029fc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d10b      	bne.n	8002a20 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002a08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a0c:	f003 020f 	and.w	r2, r3, #15
 8002a10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a14:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d001      	beq.n	8002a24 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40021000 	.word	0x40021000

08002a34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b09e      	sub	sp, #120	; 0x78
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e162      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a4c:	4b90      	ldr	r3, [pc, #576]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d910      	bls.n	8002a7c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5a:	4b8d      	ldr	r3, [pc, #564]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f023 0207 	bic.w	r2, r3, #7
 8002a62:	498b      	ldr	r1, [pc, #556]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a6a:	4b89      	ldr	r3, [pc, #548]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d001      	beq.n	8002a7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e14a      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f003 0302 	and.w	r3, r3, #2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b82      	ldr	r3, [pc, #520]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	497f      	ldr	r1, [pc, #508]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f000 80dc 	beq.w	8002c60 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d13c      	bne.n	8002b2a <HAL_RCC_ClockConfig+0xf6>
 8002ab0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ab4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ab8:	fa93 f3a3 	rbit	r3, r3
 8002abc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002abe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac0:	fab3 f383 	clz	r3, r3
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	095b      	lsrs	r3, r3, #5
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	f043 0301 	orr.w	r3, r3, #1
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d102      	bne.n	8002ada <HAL_RCC_ClockConfig+0xa6>
 8002ad4:	4b6f      	ldr	r3, [pc, #444]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	e00f      	b.n	8002afa <HAL_RCC_ClockConfig+0xc6>
 8002ada:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ade:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002ae2:	fa93 f3a3 	rbit	r3, r3
 8002ae6:	667b      	str	r3, [r7, #100]	; 0x64
 8002ae8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aec:	663b      	str	r3, [r7, #96]	; 0x60
 8002aee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002af0:	fa93 f3a3 	rbit	r3, r3
 8002af4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002af6:	4b67      	ldr	r3, [pc, #412]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002afe:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b00:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b02:	fa92 f2a2 	rbit	r2, r2
 8002b06:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002b08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b0a:	fab2 f282 	clz	r2, r2
 8002b0e:	b2d2      	uxtb	r2, r2
 8002b10:	f042 0220 	orr.w	r2, r2, #32
 8002b14:	b2d2      	uxtb	r2, r2
 8002b16:	f002 021f 	and.w	r2, r2, #31
 8002b1a:	2101      	movs	r1, #1
 8002b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b20:	4013      	ands	r3, r2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d17b      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e0f3      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d13c      	bne.n	8002bac <HAL_RCC_ClockConfig+0x178>
 8002b32:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b36:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b3a:	fa93 f3a3 	rbit	r3, r3
 8002b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b42:	fab3 f383 	clz	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	095b      	lsrs	r3, r3, #5
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d102      	bne.n	8002b5c <HAL_RCC_ClockConfig+0x128>
 8002b56:	4b4f      	ldr	r3, [pc, #316]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	e00f      	b.n	8002b7c <HAL_RCC_ClockConfig+0x148>
 8002b5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b60:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b64:	fa93 f3a3 	rbit	r3, r3
 8002b68:	647b      	str	r3, [r7, #68]	; 0x44
 8002b6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b6e:	643b      	str	r3, [r7, #64]	; 0x40
 8002b70:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b78:	4b46      	ldr	r3, [pc, #280]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002b80:	63ba      	str	r2, [r7, #56]	; 0x38
 8002b82:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b84:	fa92 f2a2 	rbit	r2, r2
 8002b88:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002b8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b8c:	fab2 f282 	clz	r2, r2
 8002b90:	b2d2      	uxtb	r2, r2
 8002b92:	f042 0220 	orr.w	r2, r2, #32
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	f002 021f 	and.w	r2, r2, #31
 8002b9c:	2101      	movs	r1, #1
 8002b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d13a      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e0b2      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
 8002bac:	2302      	movs	r3, #2
 8002bae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb2:	fa93 f3a3 	rbit	r3, r3
 8002bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bba:	fab3 f383 	clz	r3, r3
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	095b      	lsrs	r3, r3, #5
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d102      	bne.n	8002bd4 <HAL_RCC_ClockConfig+0x1a0>
 8002bce:	4b31      	ldr	r3, [pc, #196]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	e00d      	b.n	8002bf0 <HAL_RCC_ClockConfig+0x1bc>
 8002bd4:	2302      	movs	r3, #2
 8002bd6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bda:	fa93 f3a3 	rbit	r3, r3
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
 8002be0:	2302      	movs	r3, #2
 8002be2:	623b      	str	r3, [r7, #32]
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	fa93 f3a3 	rbit	r3, r3
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	2202      	movs	r2, #2
 8002bf2:	61ba      	str	r2, [r7, #24]
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	fa92 f2a2 	rbit	r2, r2
 8002bfa:	617a      	str	r2, [r7, #20]
  return result;
 8002bfc:	697a      	ldr	r2, [r7, #20]
 8002bfe:	fab2 f282 	clz	r2, r2
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	f042 0220 	orr.w	r2, r2, #32
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	f002 021f 	and.w	r2, r2, #31
 8002c0e:	2101      	movs	r1, #1
 8002c10:	fa01 f202 	lsl.w	r2, r1, r2
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e079      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f023 0203 	bic.w	r2, r3, #3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	491a      	ldr	r1, [pc, #104]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c30:	f7fe fb22 	bl	8001278 <HAL_GetTick>
 8002c34:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c36:	e00a      	b.n	8002c4e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c38:	f7fe fb1e 	bl	8001278 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e061      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4e:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <HAL_RCC_ClockConfig+0x260>)
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 020c 	and.w	r2, r3, #12
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d1eb      	bne.n	8002c38 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c60:	4b0b      	ldr	r3, [pc, #44]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0307 	and.w	r3, r3, #7
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d214      	bcs.n	8002c98 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c6e:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 0207 	bic.w	r2, r3, #7
 8002c76:	4906      	ldr	r1, [pc, #24]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c7e:	4b04      	ldr	r3, [pc, #16]	; (8002c90 <HAL_RCC_ClockConfig+0x25c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d005      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e040      	b.n	8002d12 <HAL_RCC_ClockConfig+0x2de>
 8002c90:	40022000 	.word	0x40022000
 8002c94:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ca4:	4b1d      	ldr	r3, [pc, #116]	; (8002d1c <HAL_RCC_ClockConfig+0x2e8>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	491a      	ldr	r1, [pc, #104]	; (8002d1c <HAL_RCC_ClockConfig+0x2e8>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d009      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cc2:	4b16      	ldr	r3, [pc, #88]	; (8002d1c <HAL_RCC_ClockConfig+0x2e8>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	4912      	ldr	r1, [pc, #72]	; (8002d1c <HAL_RCC_ClockConfig+0x2e8>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cd6:	f000 f829 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8002cda:	4601      	mov	r1, r0
 8002cdc:	4b0f      	ldr	r3, [pc, #60]	; (8002d1c <HAL_RCC_ClockConfig+0x2e8>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ce4:	22f0      	movs	r2, #240	; 0xf0
 8002ce6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	fa92 f2a2 	rbit	r2, r2
 8002cee:	60fa      	str	r2, [r7, #12]
  return result;
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	fab2 f282 	clz	r2, r2
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	40d3      	lsrs	r3, r2
 8002cfa:	4a09      	ldr	r2, [pc, #36]	; (8002d20 <HAL_RCC_ClockConfig+0x2ec>)
 8002cfc:	5cd3      	ldrb	r3, [r2, r3]
 8002cfe:	fa21 f303 	lsr.w	r3, r1, r3
 8002d02:	4a08      	ldr	r2, [pc, #32]	; (8002d24 <HAL_RCC_ClockConfig+0x2f0>)
 8002d04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d06:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <HAL_RCC_ClockConfig+0x2f4>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7fe fa70 	bl	80011f0 <HAL_InitTick>
  
  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3778      	adds	r7, #120	; 0x78
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	0800cbfc 	.word	0x0800cbfc
 8002d24:	20000014 	.word	0x20000014
 8002d28:	20000018 	.word	0x20000018

08002d2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b08b      	sub	sp, #44	; 0x2c
 8002d30:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
 8002d36:	2300      	movs	r3, #0
 8002d38:	61bb      	str	r3, [r7, #24]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d3e:	2300      	movs	r3, #0
 8002d40:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002d46:	4b2a      	ldr	r3, [pc, #168]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f003 030c 	and.w	r3, r3, #12
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d002      	beq.n	8002d5c <HAL_RCC_GetSysClockFreq+0x30>
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d003      	beq.n	8002d62 <HAL_RCC_GetSysClockFreq+0x36>
 8002d5a:	e03f      	b.n	8002ddc <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d5c:	4b25      	ldr	r3, [pc, #148]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002d5e:	623b      	str	r3, [r7, #32]
      break;
 8002d60:	e03f      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002d68:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002d6c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	fa92 f2a2 	rbit	r2, r2
 8002d74:	607a      	str	r2, [r7, #4]
  return result;
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	fab2 f282 	clz	r2, r2
 8002d7c:	b2d2      	uxtb	r2, r2
 8002d7e:	40d3      	lsrs	r3, r2
 8002d80:	4a1d      	ldr	r2, [pc, #116]	; (8002df8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002d82:	5cd3      	ldrb	r3, [r2, r3]
 8002d84:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002d86:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	220f      	movs	r2, #15
 8002d90:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	fa92 f2a2 	rbit	r2, r2
 8002d98:	60fa      	str	r2, [r7, #12]
  return result;
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	fab2 f282 	clz	r2, r2
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	40d3      	lsrs	r3, r2
 8002da4:	4a15      	ldr	r2, [pc, #84]	; (8002dfc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002da6:	5cd3      	ldrb	r3, [r2, r3]
 8002da8:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002daa:	69fb      	ldr	r3, [r7, #28]
 8002dac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002db4:	4a0f      	ldr	r2, [pc, #60]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	fb02 f303 	mul.w	r3, r2, r3
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc4:	e007      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dc6:	4a0b      	ldr	r2, [pc, #44]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	fb02 f303 	mul.w	r3, r2, r3
 8002dd4:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	623b      	str	r3, [r7, #32]
      break;
 8002dda:	e002      	b.n	8002de2 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002dde:	623b      	str	r3, [r7, #32]
      break;
 8002de0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002de2:	6a3b      	ldr	r3, [r7, #32]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	372c      	adds	r7, #44	; 0x2c
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	40021000 	.word	0x40021000
 8002df4:	007a1200 	.word	0x007a1200
 8002df8:	0800cc14 	.word	0x0800cc14
 8002dfc:	0800cc24 	.word	0x0800cc24

08002e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e04:	4b03      	ldr	r3, [pc, #12]	; (8002e14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr
 8002e12:	bf00      	nop
 8002e14:	20000014 	.word	0x20000014

08002e18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e1e:	f7ff ffef 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e22:	4601      	mov	r1, r0
 8002e24:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002e2c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002e30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	fa92 f2a2 	rbit	r2, r2
 8002e38:	603a      	str	r2, [r7, #0]
  return result;
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	fab2 f282 	clz	r2, r2
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	40d3      	lsrs	r3, r2
 8002e44:	4a04      	ldr	r2, [pc, #16]	; (8002e58 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002e46:	5cd3      	ldrb	r3, [r2, r3]
 8002e48:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000
 8002e58:	0800cc0c 	.word	0x0800cc0c

08002e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002e62:	f7ff ffcd 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e66:	4601      	mov	r1, r0
 8002e68:	4b0b      	ldr	r3, [pc, #44]	; (8002e98 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002e70:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002e74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	fa92 f2a2 	rbit	r2, r2
 8002e7c:	603a      	str	r2, [r7, #0]
  return result;
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	fab2 f282 	clz	r2, r2
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	40d3      	lsrs	r3, r2
 8002e88:	4a04      	ldr	r2, [pc, #16]	; (8002e9c <HAL_RCC_GetPCLK2Freq+0x40>)
 8002e8a:	5cd3      	ldrb	r3, [r2, r3]
 8002e8c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	0800cc0c 	.word	0x0800cc0c

08002ea0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b092      	sub	sp, #72	; 0x48
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 80d4 	beq.w	800306c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ec4:	4b4e      	ldr	r3, [pc, #312]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10e      	bne.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed0:	4b4b      	ldr	r3, [pc, #300]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	4a4a      	ldr	r2, [pc, #296]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002eda:	61d3      	str	r3, [r2, #28]
 8002edc:	4b48      	ldr	r3, [pc, #288]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eee:	4b45      	ldr	r3, [pc, #276]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d118      	bne.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002efa:	4b42      	ldr	r3, [pc, #264]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a41      	ldr	r2, [pc, #260]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f04:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f06:	f7fe f9b7 	bl	8001278 <HAL_GetTick>
 8002f0a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f0c:	e008      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0e:	f7fe f9b3 	bl	8001278 <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b64      	cmp	r3, #100	; 0x64
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e1d6      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f20:	4b38      	ldr	r3, [pc, #224]	; (8003004 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d0f0      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f2c:	4b34      	ldr	r3, [pc, #208]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f34:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	f000 8084 	beq.w	8003046 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d07c      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f4c:	4b2c      	ldr	r3, [pc, #176]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f66:	fab3 f383 	clz	r3, r3
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4b26      	ldr	r3, [pc, #152]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f70:	4413      	add	r3, r2
 8002f72:	009b      	lsls	r3, r3, #2
 8002f74:	461a      	mov	r2, r3
 8002f76:	2301      	movs	r3, #1
 8002f78:	6013      	str	r3, [r2, #0]
 8002f7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f7e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f82:	fa93 f3a3 	rbit	r3, r3
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002f88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	461a      	mov	r2, r3
 8002f92:	4b1d      	ldr	r3, [pc, #116]	; (8003008 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f94:	4413      	add	r3, r2
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	461a      	mov	r2, r3
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002f9e:	4a18      	ldr	r2, [pc, #96]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fa4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d04b      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fae:	f7fe f963 	bl	8001278 <HAL_GetTick>
 8002fb2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb4:	e00a      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe f95f 	bl	8001278 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e180      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fd2:	fa93 f3a3 	rbit	r3, r3
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
 8002fd8:	2302      	movs	r3, #2
 8002fda:	623b      	str	r3, [r7, #32]
 8002fdc:	6a3b      	ldr	r3, [r7, #32]
 8002fde:	fa93 f3a3 	rbit	r3, r3
 8002fe2:	61fb      	str	r3, [r7, #28]
  return result;
 8002fe4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe6:	fab3 f383 	clz	r3, r3
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	095b      	lsrs	r3, r3, #5
 8002fee:	b2db      	uxtb	r3, r3
 8002ff0:	f043 0302 	orr.w	r3, r3, #2
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d108      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002ffa:	4b01      	ldr	r3, [pc, #4]	; (8003000 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	e00d      	b.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003000:	40021000 	.word	0x40021000
 8003004:	40007000 	.word	0x40007000
 8003008:	10908100 	.word	0x10908100
 800300c:	2302      	movs	r3, #2
 800300e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	fa93 f3a3 	rbit	r3, r3
 8003016:	617b      	str	r3, [r7, #20]
 8003018:	4b9a      	ldr	r3, [pc, #616]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	2202      	movs	r2, #2
 800301e:	613a      	str	r2, [r7, #16]
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	fa92 f2a2 	rbit	r2, r2
 8003026:	60fa      	str	r2, [r7, #12]
  return result;
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	fab2 f282 	clz	r2, r2
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	f002 021f 	and.w	r2, r2, #31
 800303a:	2101      	movs	r1, #1
 800303c:	fa01 f202 	lsl.w	r2, r1, r2
 8003040:	4013      	ands	r3, r2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0b7      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003046:	4b8f      	ldr	r3, [pc, #572]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	498c      	ldr	r1, [pc, #560]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003054:	4313      	orrs	r3, r2
 8003056:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003058:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800305c:	2b01      	cmp	r3, #1
 800305e:	d105      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003060:	4b88      	ldr	r3, [pc, #544]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	4a87      	ldr	r2, [pc, #540]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003066:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800306a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b00      	cmp	r3, #0
 8003076:	d008      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003078:	4b82      	ldr	r3, [pc, #520]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307c:	f023 0203 	bic.w	r2, r3, #3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	497f      	ldr	r1, [pc, #508]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003086:	4313      	orrs	r3, r2
 8003088:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d008      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003096:	4b7b      	ldr	r3, [pc, #492]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	4978      	ldr	r1, [pc, #480]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030b4:	4b73      	ldr	r3, [pc, #460]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	4970      	ldr	r1, [pc, #448]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0320 	and.w	r3, r3, #32
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d008      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030d2:	4b6c      	ldr	r3, [pc, #432]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d6:	f023 0210 	bic.w	r2, r3, #16
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	4969      	ldr	r1, [pc, #420]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80030f0:	4b64      	ldr	r3, [pc, #400]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fc:	4961      	ldr	r1, [pc, #388]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800310a:	2b00      	cmp	r3, #0
 800310c:	d008      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800310e:	4b5d      	ldr	r3, [pc, #372]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	f023 0220 	bic.w	r2, r3, #32
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	495a      	ldr	r1, [pc, #360]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800311c:	4313      	orrs	r3, r2
 800311e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800312c:	4b55      	ldr	r3, [pc, #340]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800312e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003130:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	4952      	ldr	r1, [pc, #328]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800313a:	4313      	orrs	r3, r2
 800313c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0308 	and.w	r3, r3, #8
 8003146:	2b00      	cmp	r3, #0
 8003148:	d008      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800314a:	4b4e      	ldr	r3, [pc, #312]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	494b      	ldr	r1, [pc, #300]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003158:	4313      	orrs	r3, r2
 800315a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	2b00      	cmp	r3, #0
 8003166:	d008      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003168:	4b46      	ldr	r3, [pc, #280]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	4943      	ldr	r1, [pc, #268]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003176:	4313      	orrs	r3, r2
 8003178:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003182:	2b00      	cmp	r3, #0
 8003184:	d008      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003186:	4b3f      	ldr	r3, [pc, #252]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	493c      	ldr	r1, [pc, #240]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003194:	4313      	orrs	r3, r2
 8003196:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d008      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80031a4:	4b37      	ldr	r3, [pc, #220]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	4934      	ldr	r1, [pc, #208]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d008      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80031c2:	4b30      	ldr	r3, [pc, #192]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031c6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ce:	492d      	ldr	r1, [pc, #180]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d008      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80031e0:	4b28      	ldr	r3, [pc, #160]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031ec:	4925      	ldr	r1, [pc, #148]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d008      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80031fe:	4b21      	ldr	r3, [pc, #132]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320a:	491e      	ldr	r1, [pc, #120]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800320c:	4313      	orrs	r3, r2
 800320e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003218:	2b00      	cmp	r3, #0
 800321a:	d008      	beq.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800321c:	4b19      	ldr	r3, [pc, #100]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800321e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003220:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003228:	4916      	ldr	r1, [pc, #88]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800322a:	4313      	orrs	r3, r2
 800322c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d008      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800323a:	4b12      	ldr	r3, [pc, #72]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003246:	490f      	ldr	r1, [pc, #60]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003248:	4313      	orrs	r3, r2
 800324a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d008      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003258:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800325a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003264:	4907      	ldr	r1, [pc, #28]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003266:	4313      	orrs	r3, r2
 8003268:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00c      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003276:	4b03      	ldr	r3, [pc, #12]	; (8003284 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	e002      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000
 8003288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800328a:	4913      	ldr	r1, [pc, #76]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800328c:	4313      	orrs	r3, r2
 800328e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800329c:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800329e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a8:	490b      	ldr	r1, [pc, #44]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80032ba:	4b07      	ldr	r3, [pc, #28]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032c6:	4904      	ldr	r1, [pc, #16]	; (80032d8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3748      	adds	r7, #72	; 0x48
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000

080032dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e09d      	b.n	800342a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d108      	bne.n	8003308 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032fe:	d009      	beq.n	8003314 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	61da      	str	r2, [r3, #28]
 8003306:	e005      	b.n	8003314 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7fd fd2e 	bl	8000d90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800334a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003354:	d902      	bls.n	800335c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	e002      	b.n	8003362 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800335c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003360:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800336a:	d007      	beq.n	800337c <HAL_SPI_Init+0xa0>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003374:	d002      	beq.n	800337c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800338c:	431a      	orrs	r2, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	431a      	orrs	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	695b      	ldr	r3, [r3, #20]
 800339c:	f003 0301 	and.w	r3, r3, #1
 80033a0:	431a      	orrs	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
 80033b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033b4:	431a      	orrs	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033be:	ea42 0103 	orr.w	r1, r2, r3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	0c1b      	lsrs	r3, r3, #16
 80033d8:	f003 0204 	and.w	r2, r3, #4
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e0:	f003 0310 	and.w	r3, r3, #16
 80033e4:	431a      	orrs	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80033f8:	ea42 0103 	orr.w	r1, r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	69da      	ldr	r2, [r3, #28]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003418:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003432:	b580      	push	{r7, lr}
 8003434:	b088      	sub	sp, #32
 8003436:	af00      	add	r7, sp, #0
 8003438:	60f8      	str	r0, [r7, #12]
 800343a:	60b9      	str	r1, [r7, #8]
 800343c:	603b      	str	r3, [r7, #0]
 800343e:	4613      	mov	r3, r2
 8003440:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <HAL_SPI_Transmit+0x22>
 8003450:	2302      	movs	r3, #2
 8003452:	e15f      	b.n	8003714 <HAL_SPI_Transmit+0x2e2>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800345c:	f7fd ff0c 	bl	8001278 <HAL_GetTick>
 8003460:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003462:	88fb      	ldrh	r3, [r7, #6]
 8003464:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d002      	beq.n	8003478 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003472:	2302      	movs	r3, #2
 8003474:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003476:	e148      	b.n	800370a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d002      	beq.n	8003484 <HAL_SPI_Transmit+0x52>
 800347e:	88fb      	ldrh	r3, [r7, #6]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d102      	bne.n	800348a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003488:	e13f      	b.n	800370a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2203      	movs	r2, #3
 800348e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	88fa      	ldrh	r2, [r7, #6]
 80034a8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2200      	movs	r2, #0
 80034c4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	689b      	ldr	r3, [r3, #8]
 80034d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034d4:	d10f      	bne.n	80034f6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003500:	2b40      	cmp	r3, #64	; 0x40
 8003502:	d007      	beq.n	8003514 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003512:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800351c:	d94f      	bls.n	80035be <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_SPI_Transmit+0xfa>
 8003526:	8afb      	ldrh	r3, [r7, #22]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d142      	bne.n	80035b2 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003530:	881a      	ldrh	r2, [r3, #0]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353c:	1c9a      	adds	r2, r3, #2
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003546:	b29b      	uxth	r3, r3
 8003548:	3b01      	subs	r3, #1
 800354a:	b29a      	uxth	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003550:	e02f      	b.n	80035b2 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b02      	cmp	r3, #2
 800355e:	d112      	bne.n	8003586 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003564:	881a      	ldrh	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003570:	1c9a      	adds	r2, r3, #2
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800357a:	b29b      	uxth	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003584:	e015      	b.n	80035b2 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003586:	f7fd fe77 	bl	8001278 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	69bb      	ldr	r3, [r7, #24]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	429a      	cmp	r2, r3
 8003594:	d803      	bhi.n	800359e <HAL_SPI_Transmit+0x16c>
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359c:	d102      	bne.n	80035a4 <HAL_SPI_Transmit+0x172>
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d106      	bne.n	80035b2 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80035b0:	e0ab      	b.n	800370a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035b6:	b29b      	uxth	r3, r3
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d1ca      	bne.n	8003552 <HAL_SPI_Transmit+0x120>
 80035bc:	e080      	b.n	80036c0 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d002      	beq.n	80035cc <HAL_SPI_Transmit+0x19a>
 80035c6:	8afb      	ldrh	r3, [r7, #22]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d174      	bne.n	80036b6 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d912      	bls.n	80035fc <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035da:	881a      	ldrh	r2, [r3, #0]
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e6:	1c9a      	adds	r2, r3, #2
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	3b02      	subs	r3, #2
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035fa:	e05c      	b.n	80036b6 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	330c      	adds	r3, #12
 8003606:	7812      	ldrb	r2, [r2, #0]
 8003608:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003618:	b29b      	uxth	r3, r3
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003622:	e048      	b.n	80036b6 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0302 	and.w	r3, r3, #2
 800362e:	2b02      	cmp	r3, #2
 8003630:	d12b      	bne.n	800368a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	d912      	bls.n	8003662 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003640:	881a      	ldrh	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364c:	1c9a      	adds	r2, r3, #2
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b02      	subs	r3, #2
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003660:	e029      	b.n	80036b6 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	330c      	adds	r3, #12
 800366c:	7812      	ldrb	r2, [r2, #0]
 800366e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003674:	1c5a      	adds	r2, r3, #1
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800367e:	b29b      	uxth	r3, r3
 8003680:	3b01      	subs	r3, #1
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003688:	e015      	b.n	80036b6 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800368a:	f7fd fdf5 	bl	8001278 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d803      	bhi.n	80036a2 <HAL_SPI_Transmit+0x270>
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a0:	d102      	bne.n	80036a8 <HAL_SPI_Transmit+0x276>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d106      	bne.n	80036b6 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80036b4:	e029      	b.n	800370a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d1b1      	bne.n	8003624 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	6839      	ldr	r1, [r7, #0]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	f000 fcf9 	bl	80040bc <SPI_EndRxTxTransaction>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2220      	movs	r2, #32
 80036d4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10a      	bne.n	80036f4 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036de:	2300      	movs	r3, #0
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	77fb      	strb	r3, [r7, #31]
 8003700:	e003      	b.n	800370a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003712:	7ffb      	ldrb	r3, [r7, #31]
}
 8003714:	4618      	mov	r0, r3
 8003716:	3720      	adds	r7, #32
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af02      	add	r7, sp, #8
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	603b      	str	r3, [r7, #0]
 8003728:	4613      	mov	r3, r2
 800372a:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800372c:	2300      	movs	r3, #0
 800372e:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	d002      	beq.n	8003742 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800373c:	2302      	movs	r3, #2
 800373e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003740:	e11a      	b.n	8003978 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800374a:	d112      	bne.n	8003772 <HAL_SPI_Receive+0x56>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d10e      	bne.n	8003772 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2204      	movs	r2, #4
 8003758:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800375c:	88fa      	ldrh	r2, [r7, #6]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	4613      	mov	r3, r2
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	68b9      	ldr	r1, [r7, #8]
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f90e 	bl	800398a <HAL_SPI_TransmitReceive>
 800376e:	4603      	mov	r3, r0
 8003770:	e107      	b.n	8003982 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_SPI_Receive+0x64>
 800377c:	2302      	movs	r3, #2
 800377e:	e100      	b.n	8003982 <HAL_SPI_Receive+0x266>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003788:	f7fd fd76 	bl	8001278 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <HAL_SPI_Receive+0x7e>
 8003794:	88fb      	ldrh	r3, [r7, #6]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d102      	bne.n	80037a0 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800379e:	e0eb      	b.n	8003978 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2204      	movs	r2, #4
 80037a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	88fa      	ldrh	r2, [r7, #6]
 80037b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	88fa      	ldrh	r2, [r7, #6]
 80037c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037ea:	d908      	bls.n	80037fe <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685a      	ldr	r2, [r3, #4]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037fa:	605a      	str	r2, [r3, #4]
 80037fc:	e007      	b.n	800380e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800380c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003816:	d10f      	bne.n	8003838 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003826:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003836:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003842:	2b40      	cmp	r3, #64	; 0x40
 8003844:	d007      	beq.n	8003856 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003854:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800385e:	d86f      	bhi.n	8003940 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003860:	e034      	b.n	80038cc <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b01      	cmp	r3, #1
 800386e:	d117      	bne.n	80038a0 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f103 020c 	add.w	r2, r3, #12
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	7812      	ldrb	r2, [r2, #0]
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	1c5a      	adds	r2, r3, #1
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800389e:	e015      	b.n	80038cc <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a0:	f7fd fcea 	bl	8001278 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d803      	bhi.n	80038b8 <HAL_SPI_Receive+0x19c>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b6:	d102      	bne.n	80038be <HAL_SPI_Receive+0x1a2>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d106      	bne.n	80038cc <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80038ca:	e055      	b.n	8003978 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1c4      	bne.n	8003862 <HAL_SPI_Receive+0x146>
 80038d8:	e038      	b.n	800394c <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d115      	bne.n	8003914 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f2:	b292      	uxth	r2, r2
 80038f4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	1c9a      	adds	r2, r3, #2
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003912:	e015      	b.n	8003940 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003914:	f7fd fcb0 	bl	8001278 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d803      	bhi.n	800392c <HAL_SPI_Receive+0x210>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800392a:	d102      	bne.n	8003932 <HAL_SPI_Receive+0x216>
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d106      	bne.n	8003940 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800393e:	e01b      	b.n	8003978 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1c6      	bne.n	80038da <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	6839      	ldr	r1, [r7, #0]
 8003950:	68f8      	ldr	r0, [r7, #12]
 8003952:	f000 fb5b 	bl	800400c <SPI_EndRxTransaction>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003966:	2b00      	cmp	r3, #0
 8003968:	d002      	beq.n	8003970 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	75fb      	strb	r3, [r7, #23]
 800396e:	e003      	b.n	8003978 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003980:	7dfb      	ldrb	r3, [r7, #23]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b08a      	sub	sp, #40	; 0x28
 800398e:	af00      	add	r7, sp, #0
 8003990:	60f8      	str	r0, [r7, #12]
 8003992:	60b9      	str	r1, [r7, #8]
 8003994:	607a      	str	r2, [r7, #4]
 8003996:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003998:	2301      	movs	r3, #1
 800399a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_SPI_TransmitReceive+0x26>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e20a      	b.n	8003dc6 <HAL_SPI_TransmitReceive+0x43c>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039b8:	f7fd fc5e 	bl	8001278 <HAL_GetTick>
 80039bc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039c4:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80039cc:	887b      	ldrh	r3, [r7, #2]
 80039ce:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80039d0:	887b      	ldrh	r3, [r7, #2]
 80039d2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80039d4:	7efb      	ldrb	r3, [r7, #27]
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d00e      	beq.n	80039f8 <HAL_SPI_TransmitReceive+0x6e>
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039e0:	d106      	bne.n	80039f0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d102      	bne.n	80039f0 <HAL_SPI_TransmitReceive+0x66>
 80039ea:	7efb      	ldrb	r3, [r7, #27]
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d003      	beq.n	80039f8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80039f0:	2302      	movs	r3, #2
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80039f6:	e1e0      	b.n	8003dba <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d005      	beq.n	8003a0a <HAL_SPI_TransmitReceive+0x80>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d002      	beq.n	8003a0a <HAL_SPI_TransmitReceive+0x80>
 8003a04:	887b      	ldrh	r3, [r7, #2]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d103      	bne.n	8003a12 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003a10:	e1d3      	b.n	8003dba <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d003      	beq.n	8003a26 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2205      	movs	r2, #5
 8003a22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	887a      	ldrh	r2, [r7, #2]
 8003a36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	887a      	ldrh	r2, [r7, #2]
 8003a3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	887a      	ldrh	r2, [r7, #2]
 8003a4c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	887a      	ldrh	r2, [r7, #2]
 8003a52:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a68:	d802      	bhi.n	8003a70 <HAL_SPI_TransmitReceive+0xe6>
 8003a6a:	8a3b      	ldrh	r3, [r7, #16]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d908      	bls.n	8003a82 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	685a      	ldr	r2, [r3, #4]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a7e:	605a      	str	r2, [r3, #4]
 8003a80:	e007      	b.n	8003a92 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a90:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9c:	2b40      	cmp	r3, #64	; 0x40
 8003a9e:	d007      	beq.n	8003ab0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003aae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ab8:	f240 8081 	bls.w	8003bbe <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d002      	beq.n	8003aca <HAL_SPI_TransmitReceive+0x140>
 8003ac4:	8a7b      	ldrh	r3, [r7, #18]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d16d      	bne.n	8003ba6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ace:	881a      	ldrh	r2, [r3, #0]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ada:	1c9a      	adds	r2, r3, #2
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003aee:	e05a      	b.n	8003ba6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d11b      	bne.n	8003b36 <HAL_SPI_TransmitReceive+0x1ac>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d016      	beq.n	8003b36 <HAL_SPI_TransmitReceive+0x1ac>
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d113      	bne.n	8003b36 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	881a      	ldrh	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1e:	1c9a      	adds	r2, r3, #2
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b28:	b29b      	uxth	r3, r3
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	f003 0301 	and.w	r3, r3, #1
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d11c      	bne.n	8003b7e <HAL_SPI_TransmitReceive+0x1f4>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d016      	beq.n	8003b7e <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5a:	b292      	uxth	r2, r2
 8003b5c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	1c9a      	adds	r2, r3, #2
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b7e:	f7fd fb7b 	bl	8001278 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d80b      	bhi.n	8003ba6 <HAL_SPI_TransmitReceive+0x21c>
 8003b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d007      	beq.n	8003ba6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003ba4:	e109      	b.n	8003dba <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d19f      	bne.n	8003af0 <HAL_SPI_TransmitReceive+0x166>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d199      	bne.n	8003af0 <HAL_SPI_TransmitReceive+0x166>
 8003bbc:	e0e3      	b.n	8003d86 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_SPI_TransmitReceive+0x244>
 8003bc6:	8a7b      	ldrh	r3, [r7, #18]
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	f040 80cf 	bne.w	8003d6c <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d912      	bls.n	8003bfe <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bdc:	881a      	ldrh	r2, [r3, #0]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be8:	1c9a      	adds	r2, r3, #2
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	3b02      	subs	r3, #2
 8003bf6:	b29a      	uxth	r2, r3
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bfc:	e0b6      	b.n	8003d6c <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	330c      	adds	r3, #12
 8003c08:	7812      	ldrb	r2, [r2, #0]
 8003c0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c24:	e0a2      	b.n	8003d6c <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d134      	bne.n	8003c9e <HAL_SPI_TransmitReceive+0x314>
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d02f      	beq.n	8003c9e <HAL_SPI_TransmitReceive+0x314>
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d12c      	bne.n	8003c9e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d912      	bls.n	8003c74 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c52:	881a      	ldrh	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c5e:	1c9a      	adds	r2, r3, #2
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	3b02      	subs	r3, #2
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c72:	e012      	b.n	8003c9a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	330c      	adds	r3, #12
 8003c7e:	7812      	ldrb	r2, [r2, #0]
 8003c80:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	1c5a      	adds	r2, r3, #1
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	3b01      	subs	r3, #1
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 0301 	and.w	r3, r3, #1
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d148      	bne.n	8003d3e <HAL_SPI_TransmitReceive+0x3b4>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d042      	beq.n	8003d3e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d923      	bls.n	8003d0c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	b292      	uxth	r2, r2
 8003cd0:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	1c9a      	adds	r2, r3, #2
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	3b02      	subs	r3, #2
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d81f      	bhi.n	8003d3a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	e016      	b.n	8003d3a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f103 020c 	add.w	r2, r3, #12
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	7812      	ldrb	r2, [r2, #0]
 8003d1a:	b2d2      	uxtb	r2, r2
 8003d1c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	1c5a      	adds	r2, r3, #1
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d3e:	f7fd fa9b 	bl	8001278 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d803      	bhi.n	8003d56 <HAL_SPI_TransmitReceive+0x3cc>
 8003d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d54:	d102      	bne.n	8003d5c <HAL_SPI_TransmitReceive+0x3d2>
 8003d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d107      	bne.n	8003d6c <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003d6a:	e026      	b.n	8003dba <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f47f af57 	bne.w	8003c26 <HAL_SPI_TransmitReceive+0x29c>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f47f af50 	bne.w	8003c26 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d86:	69fa      	ldr	r2, [r7, #28]
 8003d88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 f996 	bl	80040bc <SPI_EndRxTxTransaction>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d005      	beq.n	8003da2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003db0:	e003      	b.n	8003dba <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3728      	adds	r7, #40	; 0x28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b088      	sub	sp, #32
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	603b      	str	r3, [r7, #0]
 8003ddc:	4613      	mov	r3, r2
 8003dde:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003de0:	f7fd fa4a 	bl	8001278 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003de8:	1a9b      	subs	r3, r3, r2
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	4413      	add	r3, r2
 8003dee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003df0:	f7fd fa42 	bl	8001278 <HAL_GetTick>
 8003df4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003df6:	4b39      	ldr	r3, [pc, #228]	; (8003edc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	015b      	lsls	r3, r3, #5
 8003dfc:	0d1b      	lsrs	r3, r3, #20
 8003dfe:	69fa      	ldr	r2, [r7, #28]
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e06:	e054      	b.n	8003eb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0e:	d050      	beq.n	8003eb2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e10:	f7fd fa32 	bl	8001278 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	69fa      	ldr	r2, [r7, #28]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d902      	bls.n	8003e26 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d13d      	bne.n	8003ea2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e3e:	d111      	bne.n	8003e64 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e48:	d004      	beq.n	8003e54 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e52:	d107      	bne.n	8003e64 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e6c:	d10f      	bne.n	8003e8e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e7c:	601a      	str	r2, [r3, #0]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2201      	movs	r2, #1
 8003e92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e017      	b.n	8003ed2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	4013      	ands	r3, r2
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	bf0c      	ite	eq
 8003ec2:	2301      	moveq	r3, #1
 8003ec4:	2300      	movne	r3, #0
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	461a      	mov	r2, r3
 8003eca:	79fb      	ldrb	r3, [r7, #7]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d19b      	bne.n	8003e08 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3720      	adds	r7, #32
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	20000014 	.word	0x20000014

08003ee0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08a      	sub	sp, #40	; 0x28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
 8003eec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ef2:	f7fd f9c1 	bl	8001278 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003efa:	1a9b      	subs	r3, r3, r2
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	4413      	add	r3, r2
 8003f00:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003f02:	f7fd f9b9 	bl	8001278 <HAL_GetTick>
 8003f06:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	330c      	adds	r3, #12
 8003f0e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f10:	4b3d      	ldr	r3, [pc, #244]	; (8004008 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	4613      	mov	r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	4413      	add	r3, r2
 8003f1a:	00da      	lsls	r2, r3, #3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	0d1b      	lsrs	r3, r3, #20
 8003f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f22:	fb02 f303 	mul.w	r3, r2, r3
 8003f26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003f28:	e060      	b.n	8003fec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003f30:	d107      	bne.n	8003f42 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d104      	bne.n	8003f42 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f38:	69fb      	ldr	r3, [r7, #28]
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d050      	beq.n	8003fec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f4a:	f7fd f995 	bl	8001278 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	6a3b      	ldr	r3, [r7, #32]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d902      	bls.n	8003f60 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d13d      	bne.n	8003fdc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f78:	d111      	bne.n	8003f9e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f82:	d004      	beq.n	8003f8e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f8c:	d107      	bne.n	8003f9e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fa6:	d10f      	bne.n	8003fc8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003fb6:	601a      	str	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003fc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e010      	b.n	8003ffe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d196      	bne.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003ffc:	2300      	movs	r3, #0
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3728      	adds	r7, #40	; 0x28
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	20000014 	.word	0x20000014

0800400c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b086      	sub	sp, #24
 8004010:	af02      	add	r7, sp, #8
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004020:	d111      	bne.n	8004046 <SPI_EndRxTransaction+0x3a>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800402a:	d004      	beq.n	8004036 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004034:	d107      	bne.n	8004046 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004044:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2200      	movs	r2, #0
 800404e:	2180      	movs	r1, #128	; 0x80
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f7ff febd 	bl	8003dd0 <SPI_WaitFlagStateUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004060:	f043 0220 	orr.w	r2, r3, #32
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004068:	2303      	movs	r3, #3
 800406a:	e023      	b.n	80040b4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004074:	d11d      	bne.n	80040b2 <SPI_EndRxTransaction+0xa6>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800407e:	d004      	beq.n	800408a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004088:	d113      	bne.n	80040b2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	9300      	str	r3, [sp, #0]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	2200      	movs	r2, #0
 8004092:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f7ff ff22 	bl	8003ee0 <SPI_WaitFifoStateUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d007      	beq.n	80040b2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040a6:	f043 0220 	orr.w	r2, r3, #32
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e000      	b.n	80040b4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f7ff ff03 	bl	8003ee0 <SPI_WaitFifoStateUntilTimeout>
 80040da:	4603      	mov	r3, r0
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d007      	beq.n	80040f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040e4:	f043 0220 	orr.w	r2, r3, #32
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e027      	b.n	8004140 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	9300      	str	r3, [sp, #0]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	2200      	movs	r2, #0
 80040f8:	2180      	movs	r1, #128	; 0x80
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f7ff fe68 	bl	8003dd0 <SPI_WaitFlagStateUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d007      	beq.n	8004116 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800410a:	f043 0220 	orr.w	r2, r3, #32
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e014      	b.n	8004140 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	9300      	str	r3, [sp, #0]
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2200      	movs	r2, #0
 800411e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f7ff fedc 	bl	8003ee0 <SPI_WaitFifoStateUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004132:	f043 0220 	orr.w	r2, r3, #32
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e000      	b.n	8004140 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e049      	b.n	80041ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004160:	b2db      	uxtb	r3, r3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d106      	bne.n	8004174 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fc fe78 	bl	8000e64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	3304      	adds	r3, #4
 8004184:	4619      	mov	r1, r3
 8004186:	4610      	mov	r0, r2
 8004188:	f000 fabe 	bl	8004708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
	...

080041f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b085      	sub	sp, #20
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004206:	b2db      	uxtb	r3, r3
 8004208:	2b01      	cmp	r3, #1
 800420a:	d001      	beq.n	8004210 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e04f      	b.n	80042b0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f042 0201 	orr.w	r2, r2, #1
 8004226:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a23      	ldr	r2, [pc, #140]	; (80042bc <HAL_TIM_Base_Start_IT+0xc4>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d01d      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800423a:	d018      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a1f      	ldr	r2, [pc, #124]	; (80042c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d013      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a1e      	ldr	r2, [pc, #120]	; (80042c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d00e      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a1c      	ldr	r2, [pc, #112]	; (80042c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d009      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a1b      	ldr	r2, [pc, #108]	; (80042cc <HAL_TIM_Base_Start_IT+0xd4>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d004      	beq.n	800426e <HAL_TIM_Base_Start_IT+0x76>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a19      	ldr	r2, [pc, #100]	; (80042d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d115      	bne.n	800429a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689a      	ldr	r2, [r3, #8]
 8004274:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004276:	4013      	ands	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b06      	cmp	r3, #6
 800427e:	d015      	beq.n	80042ac <HAL_TIM_Base_Start_IT+0xb4>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004286:	d011      	beq.n	80042ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f042 0201 	orr.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004298:	e008      	b.n	80042ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0201 	orr.w	r2, r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	e000      	b.n	80042ae <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042ac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3714      	adds	r7, #20
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	40012c00 	.word	0x40012c00
 80042c0:	40000400 	.word	0x40000400
 80042c4:	40000800 	.word	0x40000800
 80042c8:	40013400 	.word	0x40013400
 80042cc:	40014000 	.word	0x40014000
 80042d0:	40015000 	.word	0x40015000
 80042d4:	00010007 	.word	0x00010007

080042d8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e049      	b.n	800437e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d106      	bne.n	8004304 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fc fd8a 	bl	8000e18 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3304      	adds	r3, #4
 8004314:	4619      	mov	r1, r3
 8004316:	4610      	mov	r0, r2
 8004318:	f000 f9f6 	bl	8004708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004386:	b580      	push	{r7, lr}
 8004388:	b082      	sub	sp, #8
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b02      	cmp	r3, #2
 800439a:	d122      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b02      	cmp	r3, #2
 80043a8:	d11b      	bne.n	80043e2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f06f 0202 	mvn.w	r2, #2
 80043b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	f003 0303 	and.w	r3, r3, #3
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 f97f 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 80043ce:	e005      	b.n	80043dc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d0:	6878      	ldr	r0, [r7, #4]
 80043d2:	f000 f971 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f982 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d122      	bne.n	8004436 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	f003 0304 	and.w	r3, r3, #4
 80043fa:	2b04      	cmp	r3, #4
 80043fc:	d11b      	bne.n	8004436 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f06f 0204 	mvn.w	r2, #4
 8004406:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004418:	2b00      	cmp	r3, #0
 800441a:	d003      	beq.n	8004424 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f000 f955 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 8004422:	e005      	b.n	8004430 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f000 f947 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f958 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	691b      	ldr	r3, [r3, #16]
 800443c:	f003 0308 	and.w	r3, r3, #8
 8004440:	2b08      	cmp	r3, #8
 8004442:	d122      	bne.n	800448a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	f003 0308 	and.w	r3, r3, #8
 800444e:	2b08      	cmp	r3, #8
 8004450:	d11b      	bne.n	800448a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f06f 0208 	mvn.w	r2, #8
 800445a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2204      	movs	r2, #4
 8004460:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	69db      	ldr	r3, [r3, #28]
 8004468:	f003 0303 	and.w	r3, r3, #3
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f000 f92b 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 8004476:	e005      	b.n	8004484 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f91d 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f92e 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b10      	cmp	r3, #16
 8004496:	d122      	bne.n	80044de <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b10      	cmp	r3, #16
 80044a4:	d11b      	bne.n	80044de <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f06f 0210 	mvn.w	r2, #16
 80044ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2208      	movs	r2, #8
 80044b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c4:	6878      	ldr	r0, [r7, #4]
 80044c6:	f000 f901 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 80044ca:	e005      	b.n	80044d8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f000 f8f3 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 f904 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	f003 0301 	and.w	r3, r3, #1
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d10e      	bne.n	800450a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d107      	bne.n	800450a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f06f 0201 	mvn.w	r2, #1
 8004502:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f006 ffc5 	bl	800b494 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004514:	2b80      	cmp	r3, #128	; 0x80
 8004516:	d10e      	bne.n	8004536 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004522:	2b80      	cmp	r3, #128	; 0x80
 8004524:	d107      	bne.n	8004536 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800452e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 fd23 	bl	8004f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004540:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004544:	d10e      	bne.n	8004564 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004550:	2b80      	cmp	r3, #128	; 0x80
 8004552:	d107      	bne.n	8004564 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800455c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 fd16 	bl	8004f90 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b40      	cmp	r3, #64	; 0x40
 8004570:	d10e      	bne.n	8004590 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d107      	bne.n	8004590 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f8b2 	bl	80046f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691b      	ldr	r3, [r3, #16]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b20      	cmp	r3, #32
 800459c:	d10e      	bne.n	80045bc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d107      	bne.n	80045bc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0220 	mvn.w	r2, #32
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 fcd6 	bl	8004f68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045bc:	bf00      	nop
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d0:	2300      	movs	r3, #0
 80045d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d101      	bne.n	80045e2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80045de:	2302      	movs	r3, #2
 80045e0:	e066      	b.n	80046b0 <HAL_TIM_OC_ConfigChannel+0xec>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2201      	movs	r2, #1
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b14      	cmp	r3, #20
 80045ee:	d857      	bhi.n	80046a0 <HAL_TIM_OC_ConfigChannel+0xdc>
 80045f0:	a201      	add	r2, pc, #4	; (adr r2, 80045f8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80045f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f6:	bf00      	nop
 80045f8:	0800464d 	.word	0x0800464d
 80045fc:	080046a1 	.word	0x080046a1
 8004600:	080046a1 	.word	0x080046a1
 8004604:	080046a1 	.word	0x080046a1
 8004608:	0800465b 	.word	0x0800465b
 800460c:	080046a1 	.word	0x080046a1
 8004610:	080046a1 	.word	0x080046a1
 8004614:	080046a1 	.word	0x080046a1
 8004618:	08004669 	.word	0x08004669
 800461c:	080046a1 	.word	0x080046a1
 8004620:	080046a1 	.word	0x080046a1
 8004624:	080046a1 	.word	0x080046a1
 8004628:	08004677 	.word	0x08004677
 800462c:	080046a1 	.word	0x080046a1
 8004630:	080046a1 	.word	0x080046a1
 8004634:	080046a1 	.word	0x080046a1
 8004638:	08004685 	.word	0x08004685
 800463c:	080046a1 	.word	0x080046a1
 8004640:	080046a1 	.word	0x080046a1
 8004644:	080046a1 	.word	0x080046a1
 8004648:	08004693 	.word	0x08004693
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68b9      	ldr	r1, [r7, #8]
 8004652:	4618      	mov	r0, r3
 8004654:	f000 f8f6 	bl	8004844 <TIM_OC1_SetConfig>
      break;
 8004658:	e025      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	4618      	mov	r0, r3
 8004662:	f000 f989 	bl	8004978 <TIM_OC2_SetConfig>
      break;
 8004666:	e01e      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68b9      	ldr	r1, [r7, #8]
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fa16 	bl	8004aa0 <TIM_OC3_SetConfig>
      break;
 8004674:	e017      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68b9      	ldr	r1, [r7, #8]
 800467c:	4618      	mov	r0, r3
 800467e:	f000 faa1 	bl	8004bc4 <TIM_OC4_SetConfig>
      break;
 8004682:	e010      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	68b9      	ldr	r1, [r7, #8]
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fb0a 	bl	8004ca4 <TIM_OC5_SetConfig>
      break;
 8004690:	e009      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68b9      	ldr	r1, [r7, #8]
 8004698:	4618      	mov	r0, r3
 800469a:	f000 fb6d 	bl	8004d78 <TIM_OC6_SetConfig>
      break;
 800469e:	e002      	b.n	80046a6 <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	75fb      	strb	r3, [r7, #23]
      break;
 80046a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a42      	ldr	r2, [pc, #264]	; (8004824 <TIM_Base_SetConfig+0x11c>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d013      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004726:	d00f      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a3f      	ldr	r2, [pc, #252]	; (8004828 <TIM_Base_SetConfig+0x120>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d00b      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3e      	ldr	r2, [pc, #248]	; (800482c <TIM_Base_SetConfig+0x124>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d007      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a3d      	ldr	r2, [pc, #244]	; (8004830 <TIM_Base_SetConfig+0x128>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d003      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a3c      	ldr	r2, [pc, #240]	; (8004834 <TIM_Base_SetConfig+0x12c>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d108      	bne.n	800475a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800474e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a31      	ldr	r2, [pc, #196]	; (8004824 <TIM_Base_SetConfig+0x11c>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d01f      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004768:	d01b      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2e      	ldr	r2, [pc, #184]	; (8004828 <TIM_Base_SetConfig+0x120>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d017      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a2d      	ldr	r2, [pc, #180]	; (800482c <TIM_Base_SetConfig+0x124>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d013      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2c      	ldr	r2, [pc, #176]	; (8004830 <TIM_Base_SetConfig+0x128>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d00f      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2c      	ldr	r2, [pc, #176]	; (8004838 <TIM_Base_SetConfig+0x130>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d00b      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a2b      	ldr	r2, [pc, #172]	; (800483c <TIM_Base_SetConfig+0x134>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d007      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2a      	ldr	r2, [pc, #168]	; (8004840 <TIM_Base_SetConfig+0x138>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d003      	beq.n	80047a2 <TIM_Base_SetConfig+0x9a>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a25      	ldr	r2, [pc, #148]	; (8004834 <TIM_Base_SetConfig+0x12c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d108      	bne.n	80047b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	68db      	ldr	r3, [r3, #12]
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a12      	ldr	r2, [pc, #72]	; (8004824 <TIM_Base_SetConfig+0x11c>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d013      	beq.n	8004808 <TIM_Base_SetConfig+0x100>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a13      	ldr	r2, [pc, #76]	; (8004830 <TIM_Base_SetConfig+0x128>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d00f      	beq.n	8004808 <TIM_Base_SetConfig+0x100>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a13      	ldr	r2, [pc, #76]	; (8004838 <TIM_Base_SetConfig+0x130>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00b      	beq.n	8004808 <TIM_Base_SetConfig+0x100>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a12      	ldr	r2, [pc, #72]	; (800483c <TIM_Base_SetConfig+0x134>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d007      	beq.n	8004808 <TIM_Base_SetConfig+0x100>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a11      	ldr	r2, [pc, #68]	; (8004840 <TIM_Base_SetConfig+0x138>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d003      	beq.n	8004808 <TIM_Base_SetConfig+0x100>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a0c      	ldr	r2, [pc, #48]	; (8004834 <TIM_Base_SetConfig+0x12c>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d103      	bne.n	8004810 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	691a      	ldr	r2, [r3, #16]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	615a      	str	r2, [r3, #20]
}
 8004816:	bf00      	nop
 8004818:	3714      	adds	r7, #20
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr
 8004822:	bf00      	nop
 8004824:	40012c00 	.word	0x40012c00
 8004828:	40000400 	.word	0x40000400
 800482c:	40000800 	.word	0x40000800
 8004830:	40013400 	.word	0x40013400
 8004834:	40015000 	.word	0x40015000
 8004838:	40014000 	.word	0x40014000
 800483c:	40014400 	.word	0x40014400
 8004840:	40014800 	.word	0x40014800

08004844 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	f023 0201 	bic.w	r2, r3, #1
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	699b      	ldr	r3, [r3, #24]
 800486a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 0303 	bic.w	r3, r3, #3
 800487e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 0302 	bic.w	r3, r3, #2
 8004890:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	4a30      	ldr	r2, [pc, #192]	; (8004960 <TIM_OC1_SetConfig+0x11c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d013      	beq.n	80048cc <TIM_OC1_SetConfig+0x88>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	4a2f      	ldr	r2, [pc, #188]	; (8004964 <TIM_OC1_SetConfig+0x120>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d00f      	beq.n	80048cc <TIM_OC1_SetConfig+0x88>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a2e      	ldr	r2, [pc, #184]	; (8004968 <TIM_OC1_SetConfig+0x124>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00b      	beq.n	80048cc <TIM_OC1_SetConfig+0x88>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	4a2d      	ldr	r2, [pc, #180]	; (800496c <TIM_OC1_SetConfig+0x128>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d007      	beq.n	80048cc <TIM_OC1_SetConfig+0x88>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a2c      	ldr	r2, [pc, #176]	; (8004970 <TIM_OC1_SetConfig+0x12c>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d003      	beq.n	80048cc <TIM_OC1_SetConfig+0x88>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a2b      	ldr	r2, [pc, #172]	; (8004974 <TIM_OC1_SetConfig+0x130>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d10c      	bne.n	80048e6 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	f023 0308 	bic.w	r3, r3, #8
 80048d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f023 0304 	bic.w	r3, r3, #4
 80048e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a1d      	ldr	r2, [pc, #116]	; (8004960 <TIM_OC1_SetConfig+0x11c>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d013      	beq.n	8004916 <TIM_OC1_SetConfig+0xd2>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a1c      	ldr	r2, [pc, #112]	; (8004964 <TIM_OC1_SetConfig+0x120>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d00f      	beq.n	8004916 <TIM_OC1_SetConfig+0xd2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a1b      	ldr	r2, [pc, #108]	; (8004968 <TIM_OC1_SetConfig+0x124>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d00b      	beq.n	8004916 <TIM_OC1_SetConfig+0xd2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a1a      	ldr	r2, [pc, #104]	; (800496c <TIM_OC1_SetConfig+0x128>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d007      	beq.n	8004916 <TIM_OC1_SetConfig+0xd2>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a19      	ldr	r2, [pc, #100]	; (8004970 <TIM_OC1_SetConfig+0x12c>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d003      	beq.n	8004916 <TIM_OC1_SetConfig+0xd2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	4a18      	ldr	r2, [pc, #96]	; (8004974 <TIM_OC1_SetConfig+0x130>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d111      	bne.n	800493a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800491c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	695b      	ldr	r3, [r3, #20]
 800492a:	693a      	ldr	r2, [r7, #16]
 800492c:	4313      	orrs	r3, r2
 800492e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	699b      	ldr	r3, [r3, #24]
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	4313      	orrs	r3, r2
 8004938:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	693a      	ldr	r2, [r7, #16]
 800493e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	685a      	ldr	r2, [r3, #4]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	697a      	ldr	r2, [r7, #20]
 8004952:	621a      	str	r2, [r3, #32]
}
 8004954:	bf00      	nop
 8004956:	371c      	adds	r7, #28
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	40012c00 	.word	0x40012c00
 8004964:	40013400 	.word	0x40013400
 8004968:	40014000 	.word	0x40014000
 800496c:	40014400 	.word	0x40014400
 8004970:	40014800 	.word	0x40014800
 8004974:	40015000 	.word	0x40015000

08004978 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	f023 0210 	bic.w	r2, r3, #16
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	f023 0320 	bic.w	r3, r3, #32
 80049c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a2c      	ldr	r2, [pc, #176]	; (8004a88 <TIM_OC2_SetConfig+0x110>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d007      	beq.n	80049ec <TIM_OC2_SetConfig+0x74>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a2b      	ldr	r2, [pc, #172]	; (8004a8c <TIM_OC2_SetConfig+0x114>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d003      	beq.n	80049ec <TIM_OC2_SetConfig+0x74>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a2a      	ldr	r2, [pc, #168]	; (8004a90 <TIM_OC2_SetConfig+0x118>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d10d      	bne.n	8004a08 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a1f      	ldr	r2, [pc, #124]	; (8004a88 <TIM_OC2_SetConfig+0x110>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d013      	beq.n	8004a38 <TIM_OC2_SetConfig+0xc0>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a1e      	ldr	r2, [pc, #120]	; (8004a8c <TIM_OC2_SetConfig+0x114>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d00f      	beq.n	8004a38 <TIM_OC2_SetConfig+0xc0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a1e      	ldr	r2, [pc, #120]	; (8004a94 <TIM_OC2_SetConfig+0x11c>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d00b      	beq.n	8004a38 <TIM_OC2_SetConfig+0xc0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a1d      	ldr	r2, [pc, #116]	; (8004a98 <TIM_OC2_SetConfig+0x120>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d007      	beq.n	8004a38 <TIM_OC2_SetConfig+0xc0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a1c      	ldr	r2, [pc, #112]	; (8004a9c <TIM_OC2_SetConfig+0x124>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d003      	beq.n	8004a38 <TIM_OC2_SetConfig+0xc0>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a17      	ldr	r2, [pc, #92]	; (8004a90 <TIM_OC2_SetConfig+0x118>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d113      	bne.n	8004a60 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a3e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a46:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	009b      	lsls	r3, r3, #2
 8004a4e:	693a      	ldr	r2, [r7, #16]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40012c00 	.word	0x40012c00
 8004a8c:	40013400 	.word	0x40013400
 8004a90:	40015000 	.word	0x40015000
 8004a94:	40014000 	.word	0x40014000
 8004a98:	40014400 	.word	0x40014400
 8004a9c:	40014800 	.word	0x40014800

08004aa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aa0:	b480      	push	{r7}
 8004aa2:	b087      	sub	sp, #28
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f023 0303 	bic.w	r3, r3, #3
 8004ada:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004aec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	021b      	lsls	r3, r3, #8
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a2b      	ldr	r2, [pc, #172]	; (8004bac <TIM_OC3_SetConfig+0x10c>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d007      	beq.n	8004b12 <TIM_OC3_SetConfig+0x72>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2a      	ldr	r2, [pc, #168]	; (8004bb0 <TIM_OC3_SetConfig+0x110>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d003      	beq.n	8004b12 <TIM_OC3_SetConfig+0x72>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a29      	ldr	r2, [pc, #164]	; (8004bb4 <TIM_OC3_SetConfig+0x114>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10d      	bne.n	8004b2e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b2c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a1e      	ldr	r2, [pc, #120]	; (8004bac <TIM_OC3_SetConfig+0x10c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <TIM_OC3_SetConfig+0xbe>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a1d      	ldr	r2, [pc, #116]	; (8004bb0 <TIM_OC3_SetConfig+0x110>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00f      	beq.n	8004b5e <TIM_OC3_SetConfig+0xbe>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a1d      	ldr	r2, [pc, #116]	; (8004bb8 <TIM_OC3_SetConfig+0x118>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00b      	beq.n	8004b5e <TIM_OC3_SetConfig+0xbe>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a1c      	ldr	r2, [pc, #112]	; (8004bbc <TIM_OC3_SetConfig+0x11c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d007      	beq.n	8004b5e <TIM_OC3_SetConfig+0xbe>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a1b      	ldr	r2, [pc, #108]	; (8004bc0 <TIM_OC3_SetConfig+0x120>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d003      	beq.n	8004b5e <TIM_OC3_SetConfig+0xbe>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a16      	ldr	r2, [pc, #88]	; (8004bb4 <TIM_OC3_SetConfig+0x114>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d113      	bne.n	8004b86 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	685a      	ldr	r2, [r3, #4]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	621a      	str	r2, [r3, #32]
}
 8004ba0:	bf00      	nop
 8004ba2:	371c      	adds	r7, #28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	40012c00 	.word	0x40012c00
 8004bb0:	40013400 	.word	0x40013400
 8004bb4:	40015000 	.word	0x40015000
 8004bb8:	40014000 	.word	0x40014000
 8004bbc:	40014400 	.word	0x40014400
 8004bc0:	40014800 	.word	0x40014800

08004bc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b087      	sub	sp, #28
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	021b      	lsls	r3, r3, #8
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	031b      	lsls	r3, r3, #12
 8004c1a:	693a      	ldr	r2, [r7, #16]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a1a      	ldr	r2, [pc, #104]	; (8004c8c <TIM_OC4_SetConfig+0xc8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d013      	beq.n	8004c50 <TIM_OC4_SetConfig+0x8c>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a19      	ldr	r2, [pc, #100]	; (8004c90 <TIM_OC4_SetConfig+0xcc>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00f      	beq.n	8004c50 <TIM_OC4_SetConfig+0x8c>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a18      	ldr	r2, [pc, #96]	; (8004c94 <TIM_OC4_SetConfig+0xd0>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00b      	beq.n	8004c50 <TIM_OC4_SetConfig+0x8c>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a17      	ldr	r2, [pc, #92]	; (8004c98 <TIM_OC4_SetConfig+0xd4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d007      	beq.n	8004c50 <TIM_OC4_SetConfig+0x8c>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a16      	ldr	r2, [pc, #88]	; (8004c9c <TIM_OC4_SetConfig+0xd8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d003      	beq.n	8004c50 <TIM_OC4_SetConfig+0x8c>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4a15      	ldr	r2, [pc, #84]	; (8004ca0 <TIM_OC4_SetConfig+0xdc>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d109      	bne.n	8004c64 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	019b      	lsls	r3, r3, #6
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	621a      	str	r2, [r3, #32]
}
 8004c7e:	bf00      	nop
 8004c80:	371c      	adds	r7, #28
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop
 8004c8c:	40012c00 	.word	0x40012c00
 8004c90:	40013400 	.word	0x40013400
 8004c94:	40014000 	.word	0x40014000
 8004c98:	40014400 	.word	0x40014400
 8004c9c:	40014800 	.word	0x40014800
 8004ca0:	40015000 	.word	0x40015000

08004ca4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68fa      	ldr	r2, [r7, #12]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004ce8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	689b      	ldr	r3, [r3, #8]
 8004cee:	041b      	lsls	r3, r3, #16
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <TIM_OC5_SetConfig+0xbc>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d013      	beq.n	8004d26 <TIM_OC5_SetConfig+0x82>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a18      	ldr	r2, [pc, #96]	; (8004d64 <TIM_OC5_SetConfig+0xc0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d00f      	beq.n	8004d26 <TIM_OC5_SetConfig+0x82>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <TIM_OC5_SetConfig+0xc4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d00b      	beq.n	8004d26 <TIM_OC5_SetConfig+0x82>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a16      	ldr	r2, [pc, #88]	; (8004d6c <TIM_OC5_SetConfig+0xc8>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d007      	beq.n	8004d26 <TIM_OC5_SetConfig+0x82>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a15      	ldr	r2, [pc, #84]	; (8004d70 <TIM_OC5_SetConfig+0xcc>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d003      	beq.n	8004d26 <TIM_OC5_SetConfig+0x82>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a14      	ldr	r2, [pc, #80]	; (8004d74 <TIM_OC5_SetConfig+0xd0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d109      	bne.n	8004d3a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	021b      	lsls	r3, r3, #8
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	621a      	str	r2, [r3, #32]
}
 8004d54:	bf00      	nop
 8004d56:	371c      	adds	r7, #28
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr
 8004d60:	40012c00 	.word	0x40012c00
 8004d64:	40013400 	.word	0x40013400
 8004d68:	40014000 	.word	0x40014000
 8004d6c:	40014400 	.word	0x40014400
 8004d70:	40014800 	.word	0x40014800
 8004d74:	40015000 	.word	0x40015000

08004d78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b087      	sub	sp, #28
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a1b      	ldr	r3, [r3, #32]
 8004d92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004da6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004daa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	021b      	lsls	r3, r3, #8
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004dbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	051b      	lsls	r3, r3, #20
 8004dc6:	693a      	ldr	r2, [r7, #16]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a1a      	ldr	r2, [pc, #104]	; (8004e38 <TIM_OC6_SetConfig+0xc0>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d013      	beq.n	8004dfc <TIM_OC6_SetConfig+0x84>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a19      	ldr	r2, [pc, #100]	; (8004e3c <TIM_OC6_SetConfig+0xc4>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d00f      	beq.n	8004dfc <TIM_OC6_SetConfig+0x84>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a18      	ldr	r2, [pc, #96]	; (8004e40 <TIM_OC6_SetConfig+0xc8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d00b      	beq.n	8004dfc <TIM_OC6_SetConfig+0x84>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a17      	ldr	r2, [pc, #92]	; (8004e44 <TIM_OC6_SetConfig+0xcc>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d007      	beq.n	8004dfc <TIM_OC6_SetConfig+0x84>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a16      	ldr	r2, [pc, #88]	; (8004e48 <TIM_OC6_SetConfig+0xd0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d003      	beq.n	8004dfc <TIM_OC6_SetConfig+0x84>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a15      	ldr	r2, [pc, #84]	; (8004e4c <TIM_OC6_SetConfig+0xd4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d109      	bne.n	8004e10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	029b      	lsls	r3, r3, #10
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	697a      	ldr	r2, [r7, #20]
 8004e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685a      	ldr	r2, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	693a      	ldr	r2, [r7, #16]
 8004e28:	621a      	str	r2, [r3, #32]
}
 8004e2a:	bf00      	nop
 8004e2c:	371c      	adds	r7, #28
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	40012c00 	.word	0x40012c00
 8004e3c:	40013400 	.word	0x40013400
 8004e40:	40014000 	.word	0x40014000
 8004e44:	40014400 	.word	0x40014400
 8004e48:	40014800 	.word	0x40014800
 8004e4c:	40015000 	.word	0x40015000

08004e50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d101      	bne.n	8004e68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e64:	2302      	movs	r3, #2
 8004e66:	e06d      	b.n	8004f44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a30      	ldr	r2, [pc, #192]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d009      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a2f      	ldr	r2, [pc, #188]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d004      	beq.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a2d      	ldr	r2, [pc, #180]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d108      	bne.n	8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004eac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	68fa      	ldr	r2, [r7, #12]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a1e      	ldr	r2, [pc, #120]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d01d      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee4:	d018      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a1c      	ldr	r2, [pc, #112]	; (8004f5c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d013      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a1a      	ldr	r2, [pc, #104]	; (8004f60 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d00e      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a15      	ldr	r2, [pc, #84]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d009      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a16      	ldr	r2, [pc, #88]	; (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d004      	beq.n	8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a11      	ldr	r2, [pc, #68]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d10c      	bne.n	8004f32 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	40012c00 	.word	0x40012c00
 8004f54:	40013400 	.word	0x40013400
 8004f58:	40015000 	.word	0x40015000
 8004f5c:	40000400 	.word	0x40000400
 8004f60:	40000800 	.word	0x40000800
 8004f64:	40014000 	.word	0x40014000

08004f68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e040      	b.n	8005038 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fb ff72 	bl	8000eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2224      	movs	r2, #36	; 0x24
 8004fd0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0201 	bic.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 fbbc 	bl	8005760 <UART_SetConfig>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e022      	b.n	8005038 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d002      	beq.n	8005000 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 fd84 	bl	8005b08 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685a      	ldr	r2, [r3, #4]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800500e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689a      	ldr	r2, [r3, #8]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800501e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f042 0201 	orr.w	r2, r2, #1
 800502e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 fe0b 	bl	8005c4c <UART_CheckIdleState>
 8005036:	4603      	mov	r3, r0
}
 8005038:	4618      	mov	r0, r3
 800503a:	3708      	adds	r7, #8
 800503c:	46bd      	mov	sp, r7
 800503e:	bd80      	pop	{r7, pc}

08005040 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b08a      	sub	sp, #40	; 0x28
 8005044:	af02      	add	r7, sp, #8
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005054:	2b20      	cmp	r3, #32
 8005056:	d178      	bne.n	800514a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d002      	beq.n	8005064 <HAL_UART_Transmit+0x24>
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e071      	b.n	800514c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2221      	movs	r2, #33	; 0x21
 8005074:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005076:	f7fc f8ff 	bl	8001278 <HAL_GetTick>
 800507a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	88fa      	ldrh	r2, [r7, #6]
 8005080:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88fa      	ldrh	r2, [r7, #6]
 8005088:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005094:	d108      	bne.n	80050a8 <HAL_UART_Transmit+0x68>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d104      	bne.n	80050a8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	61bb      	str	r3, [r7, #24]
 80050a6:	e003      	b.n	80050b0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050ac:	2300      	movs	r3, #0
 80050ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050b0:	e030      	b.n	8005114 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2200      	movs	r2, #0
 80050ba:	2180      	movs	r1, #128	; 0x80
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 fe6d 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d004      	beq.n	80050d2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e03c      	b.n	800514c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	881a      	ldrh	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050e4:	b292      	uxth	r2, r2
 80050e6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050e8:	69bb      	ldr	r3, [r7, #24]
 80050ea:	3302      	adds	r3, #2
 80050ec:	61bb      	str	r3, [r7, #24]
 80050ee:	e008      	b.n	8005102 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	781a      	ldrb	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	b292      	uxth	r2, r2
 80050fa:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	3301      	adds	r3, #1
 8005100:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005108:	b29b      	uxth	r3, r3
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800511a:	b29b      	uxth	r3, r3
 800511c:	2b00      	cmp	r3, #0
 800511e:	d1c8      	bne.n	80050b2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2200      	movs	r2, #0
 8005128:	2140      	movs	r1, #64	; 0x40
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f000 fe36 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d004      	beq.n	8005140 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2220      	movs	r2, #32
 800513a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e005      	b.n	800514c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005146:	2300      	movs	r3, #0
 8005148:	e000      	b.n	800514c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800514a:	2302      	movs	r3, #2
  }
}
 800514c:	4618      	mov	r0, r3
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b0ba      	sub	sp, #232	; 0xe8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800517a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800517e:	f640 030f 	movw	r3, #2063	; 0x80f
 8005182:	4013      	ands	r3, r2
 8005184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005188:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800518c:	2b00      	cmp	r3, #0
 800518e:	d115      	bne.n	80051bc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00f      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800519c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051a0:	f003 0320 	and.w	r3, r3, #32
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d009      	beq.n	80051bc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 82ab 	beq.w	8005708 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	4798      	blx	r3
      }
      return;
 80051ba:	e2a5      	b.n	8005708 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80051bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 8117 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80051c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d106      	bne.n	80051e0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80051d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80051d6:	4b85      	ldr	r3, [pc, #532]	; (80053ec <HAL_UART_IRQHandler+0x298>)
 80051d8:	4013      	ands	r3, r2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 810a 	beq.w	80053f4 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051e4:	f003 0301 	and.w	r3, r3, #1
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d011      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
 80051ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00b      	beq.n	8005210 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2201      	movs	r2, #1
 80051fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005206:	f043 0201 	orr.w	r2, r3, #1
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005214:	f003 0302 	and.w	r3, r3, #2
 8005218:	2b00      	cmp	r3, #0
 800521a:	d011      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
 800521c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00b      	beq.n	8005240 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2202      	movs	r2, #2
 800522e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d011      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
 800524c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005250:	f003 0301 	and.w	r3, r3, #1
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2204      	movs	r2, #4
 800525e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005266:	f043 0202 	orr.w	r2, r3, #2
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d017      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800527c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005280:	f003 0320 	and.w	r3, r3, #32
 8005284:	2b00      	cmp	r3, #0
 8005286:	d105      	bne.n	8005294 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005288:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800528c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005290:	2b00      	cmp	r3, #0
 8005292:	d00b      	beq.n	80052ac <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2208      	movs	r2, #8
 800529a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052a2:	f043 0208 	orr.w	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80052ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d012      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d00c      	beq.n	80052de <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052d4:	f043 0220 	orr.w	r2, r3, #32
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 8211 	beq.w	800570c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80052ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00d      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80052f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052fa:	f003 0320 	and.w	r3, r3, #32
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d007      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005318:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005326:	2b40      	cmp	r3, #64	; 0x40
 8005328:	d005      	beq.n	8005336 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800532a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800532e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005332:	2b00      	cmp	r3, #0
 8005334:	d04f      	beq.n	80053d6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 fd97 	bl	8005e6a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005346:	2b40      	cmp	r3, #64	; 0x40
 8005348:	d141      	bne.n	80053ce <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3308      	adds	r3, #8
 8005350:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005354:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005358:	e853 3f00 	ldrex	r3, [r3]
 800535c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005360:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005364:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005368:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3308      	adds	r3, #8
 8005372:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005376:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800537a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005382:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800538e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d9      	bne.n	800534a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800539a:	2b00      	cmp	r3, #0
 800539c:	d013      	beq.n	80053c6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053a2:	4a13      	ldr	r2, [pc, #76]	; (80053f0 <HAL_UART_IRQHandler+0x29c>)
 80053a4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fc f8da 	bl	8001564 <HAL_DMA_Abort_IT>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d017      	beq.n	80053e6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80053c0:	4610      	mov	r0, r2
 80053c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053c4:	e00f      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f9b4 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053cc:	e00b      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f9b0 	bl	8005734 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d4:	e007      	b.n	80053e6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 f9ac 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80053e4:	e192      	b.n	800570c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e6:	bf00      	nop
    return;
 80053e8:	e190      	b.n	800570c <HAL_UART_IRQHandler+0x5b8>
 80053ea:	bf00      	nop
 80053ec:	04000120 	.word	0x04000120
 80053f0:	08005f33 	.word	0x08005f33

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	f040 814b 	bne.w	8005694 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80053fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005402:	f003 0310 	and.w	r3, r3, #16
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8144 	beq.w	8005694 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800540c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005410:	f003 0310 	and.w	r3, r3, #16
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 813d 	beq.w	8005694 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2210      	movs	r2, #16
 8005420:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542c:	2b40      	cmp	r3, #64	; 0x40
 800542e:	f040 80b5 	bne.w	800559c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800543e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005442:	2b00      	cmp	r3, #0
 8005444:	f000 8164 	beq.w	8005710 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800544e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005452:	429a      	cmp	r2, r3
 8005454:	f080 815c 	bcs.w	8005710 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800545e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005466:	699b      	ldr	r3, [r3, #24]
 8005468:	2b20      	cmp	r3, #32
 800546a:	f000 8086 	beq.w	800557a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005476:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800547a:	e853 3f00 	ldrex	r3, [r3]
 800547e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005482:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005486:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800548a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005498:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800549c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80054a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80054b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1da      	bne.n	800546e <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3308      	adds	r3, #8
 80054be:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054c2:	e853 3f00 	ldrex	r3, [r3]
 80054c6:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80054c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054ca:	f023 0301 	bic.w	r3, r3, #1
 80054ce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3308      	adds	r3, #8
 80054d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80054dc:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80054e0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80054e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80054e8:	e841 2300 	strex	r3, r2, [r1]
 80054ec:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80054ee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1e1      	bne.n	80054b8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	3308      	adds	r3, #8
 80054fa:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054fe:	e853 3f00 	ldrex	r3, [r3]
 8005502:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005504:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005506:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800550a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3308      	adds	r3, #8
 8005514:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005518:	66fa      	str	r2, [r7, #108]	; 0x6c
 800551a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800551e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005520:	e841 2300 	strex	r3, r2, [r1]
 8005524:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005526:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1e3      	bne.n	80054f4 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2220      	movs	r2, #32
 8005530:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005542:	e853 3f00 	ldrex	r3, [r3]
 8005546:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800554a:	f023 0310 	bic.w	r3, r3, #16
 800554e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800555c:	65bb      	str	r3, [r7, #88]	; 0x58
 800555e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005560:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005562:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005564:	e841 2300 	strex	r3, r2, [r1]
 8005568:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800556a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1e4      	bne.n	800553a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005574:	4618      	mov	r0, r3
 8005576:	f7fb ffbc 	bl	80014f2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2202      	movs	r2, #2
 800557e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800558c:	b29b      	uxth	r3, r3
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	b29b      	uxth	r3, r3
 8005592:	4619      	mov	r1, r3
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 f8d7 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800559a:	e0b9      	b.n	8005710 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	1ad3      	subs	r3, r2, r3
 80055ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f000 80ab 	beq.w	8005714 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80055be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f000 80a6 	beq.w	8005714 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80055ea:	647b      	str	r3, [r7, #68]	; 0x44
 80055ec:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80055f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80055f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e4      	bne.n	80055c8 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	3308      	adds	r3, #8
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005608:	e853 3f00 	ldrex	r3, [r3]
 800560c:	623b      	str	r3, [r7, #32]
   return(result);
 800560e:	6a3b      	ldr	r3, [r7, #32]
 8005610:	f023 0301 	bic.w	r3, r3, #1
 8005614:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	3308      	adds	r3, #8
 800561e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005622:	633a      	str	r2, [r7, #48]	; 0x30
 8005624:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005626:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800562a:	e841 2300 	strex	r3, r2, [r1]
 800562e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1e3      	bne.n	80055fe <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2220      	movs	r2, #32
 800563a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	e853 3f00 	ldrex	r3, [r3]
 8005656:	60fb      	str	r3, [r7, #12]
   return(result);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f023 0310 	bic.w	r3, r3, #16
 800565e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	69b9      	ldr	r1, [r7, #24]
 8005672:	69fa      	ldr	r2, [r7, #28]
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	617b      	str	r3, [r7, #20]
   return(result);
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e4      	bne.n	800564a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2202      	movs	r2, #2
 8005684:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005686:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800568a:	4619      	mov	r1, r3
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f85b 	bl	8005748 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005692:	e03f      	b.n	8005714 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00e      	beq.n	80056be <HAL_UART_IRQHandler+0x56a>
 80056a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80056a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d008      	beq.n	80056be <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80056b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fc7b 	bl	8005fb2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80056bc:	e02d      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80056be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00e      	beq.n	80056e8 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80056ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d008      	beq.n	80056e8 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d01c      	beq.n	8005718 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	4798      	blx	r3
    }
    return;
 80056e6:	e017      	b.n	8005718 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80056e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d012      	beq.n	800571a <HAL_UART_IRQHandler+0x5c6>
 80056f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00c      	beq.n	800571a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 fc2c 	bl	8005f5e <UART_EndTransmit_IT>
    return;
 8005706:	e008      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005708:	bf00      	nop
 800570a:	e006      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
    return;
 800570c:	bf00      	nop
 800570e:	e004      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005710:	bf00      	nop
 8005712:	e002      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005714:	bf00      	nop
 8005716:	e000      	b.n	800571a <HAL_UART_IRQHandler+0x5c6>
    return;
 8005718:	bf00      	nop
  }

}
 800571a:	37e8      	adds	r7, #232	; 0xe8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	460b      	mov	r3, r1
 8005752:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005754:	bf00      	nop
 8005756:	370c      	adds	r7, #12
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005768:	2300      	movs	r3, #0
 800576a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	695b      	ldr	r3, [r3, #20]
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	69db      	ldr	r3, [r3, #28]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	4b92      	ldr	r3, [pc, #584]	; (80059d4 <UART_SetConfig+0x274>)
 800578c:	4013      	ands	r3, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	6979      	ldr	r1, [r7, #20]
 8005794:	430b      	orrs	r3, r1
 8005796:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68da      	ldr	r2, [r3, #12]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	430a      	orrs	r2, r1
 80057d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a80      	ldr	r2, [pc, #512]	; (80059d8 <UART_SetConfig+0x278>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d120      	bne.n	800581e <UART_SetConfig+0xbe>
 80057dc:	4b7f      	ldr	r3, [pc, #508]	; (80059dc <UART_SetConfig+0x27c>)
 80057de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e0:	f003 0303 	and.w	r3, r3, #3
 80057e4:	2b03      	cmp	r3, #3
 80057e6:	d817      	bhi.n	8005818 <UART_SetConfig+0xb8>
 80057e8:	a201      	add	r2, pc, #4	; (adr r2, 80057f0 <UART_SetConfig+0x90>)
 80057ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ee:	bf00      	nop
 80057f0:	08005801 	.word	0x08005801
 80057f4:	0800580d 	.word	0x0800580d
 80057f8:	08005813 	.word	0x08005813
 80057fc:	08005807 	.word	0x08005807
 8005800:	2301      	movs	r3, #1
 8005802:	77fb      	strb	r3, [r7, #31]
 8005804:	e0b5      	b.n	8005972 <UART_SetConfig+0x212>
 8005806:	2302      	movs	r3, #2
 8005808:	77fb      	strb	r3, [r7, #31]
 800580a:	e0b2      	b.n	8005972 <UART_SetConfig+0x212>
 800580c:	2304      	movs	r3, #4
 800580e:	77fb      	strb	r3, [r7, #31]
 8005810:	e0af      	b.n	8005972 <UART_SetConfig+0x212>
 8005812:	2308      	movs	r3, #8
 8005814:	77fb      	strb	r3, [r7, #31]
 8005816:	e0ac      	b.n	8005972 <UART_SetConfig+0x212>
 8005818:	2310      	movs	r3, #16
 800581a:	77fb      	strb	r3, [r7, #31]
 800581c:	e0a9      	b.n	8005972 <UART_SetConfig+0x212>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a6f      	ldr	r2, [pc, #444]	; (80059e0 <UART_SetConfig+0x280>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d124      	bne.n	8005872 <UART_SetConfig+0x112>
 8005828:	4b6c      	ldr	r3, [pc, #432]	; (80059dc <UART_SetConfig+0x27c>)
 800582a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005830:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005834:	d011      	beq.n	800585a <UART_SetConfig+0xfa>
 8005836:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800583a:	d817      	bhi.n	800586c <UART_SetConfig+0x10c>
 800583c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005840:	d011      	beq.n	8005866 <UART_SetConfig+0x106>
 8005842:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005846:	d811      	bhi.n	800586c <UART_SetConfig+0x10c>
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <UART_SetConfig+0xf4>
 800584c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005850:	d006      	beq.n	8005860 <UART_SetConfig+0x100>
 8005852:	e00b      	b.n	800586c <UART_SetConfig+0x10c>
 8005854:	2300      	movs	r3, #0
 8005856:	77fb      	strb	r3, [r7, #31]
 8005858:	e08b      	b.n	8005972 <UART_SetConfig+0x212>
 800585a:	2302      	movs	r3, #2
 800585c:	77fb      	strb	r3, [r7, #31]
 800585e:	e088      	b.n	8005972 <UART_SetConfig+0x212>
 8005860:	2304      	movs	r3, #4
 8005862:	77fb      	strb	r3, [r7, #31]
 8005864:	e085      	b.n	8005972 <UART_SetConfig+0x212>
 8005866:	2308      	movs	r3, #8
 8005868:	77fb      	strb	r3, [r7, #31]
 800586a:	e082      	b.n	8005972 <UART_SetConfig+0x212>
 800586c:	2310      	movs	r3, #16
 800586e:	77fb      	strb	r3, [r7, #31]
 8005870:	e07f      	b.n	8005972 <UART_SetConfig+0x212>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a5b      	ldr	r2, [pc, #364]	; (80059e4 <UART_SetConfig+0x284>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d124      	bne.n	80058c6 <UART_SetConfig+0x166>
 800587c:	4b57      	ldr	r3, [pc, #348]	; (80059dc <UART_SetConfig+0x27c>)
 800587e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005880:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005884:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005888:	d011      	beq.n	80058ae <UART_SetConfig+0x14e>
 800588a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800588e:	d817      	bhi.n	80058c0 <UART_SetConfig+0x160>
 8005890:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005894:	d011      	beq.n	80058ba <UART_SetConfig+0x15a>
 8005896:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800589a:	d811      	bhi.n	80058c0 <UART_SetConfig+0x160>
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <UART_SetConfig+0x148>
 80058a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80058a4:	d006      	beq.n	80058b4 <UART_SetConfig+0x154>
 80058a6:	e00b      	b.n	80058c0 <UART_SetConfig+0x160>
 80058a8:	2300      	movs	r3, #0
 80058aa:	77fb      	strb	r3, [r7, #31]
 80058ac:	e061      	b.n	8005972 <UART_SetConfig+0x212>
 80058ae:	2302      	movs	r3, #2
 80058b0:	77fb      	strb	r3, [r7, #31]
 80058b2:	e05e      	b.n	8005972 <UART_SetConfig+0x212>
 80058b4:	2304      	movs	r3, #4
 80058b6:	77fb      	strb	r3, [r7, #31]
 80058b8:	e05b      	b.n	8005972 <UART_SetConfig+0x212>
 80058ba:	2308      	movs	r3, #8
 80058bc:	77fb      	strb	r3, [r7, #31]
 80058be:	e058      	b.n	8005972 <UART_SetConfig+0x212>
 80058c0:	2310      	movs	r3, #16
 80058c2:	77fb      	strb	r3, [r7, #31]
 80058c4:	e055      	b.n	8005972 <UART_SetConfig+0x212>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a47      	ldr	r2, [pc, #284]	; (80059e8 <UART_SetConfig+0x288>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d124      	bne.n	800591a <UART_SetConfig+0x1ba>
 80058d0:	4b42      	ldr	r3, [pc, #264]	; (80059dc <UART_SetConfig+0x27c>)
 80058d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80058d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80058dc:	d011      	beq.n	8005902 <UART_SetConfig+0x1a2>
 80058de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80058e2:	d817      	bhi.n	8005914 <UART_SetConfig+0x1b4>
 80058e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058e8:	d011      	beq.n	800590e <UART_SetConfig+0x1ae>
 80058ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80058ee:	d811      	bhi.n	8005914 <UART_SetConfig+0x1b4>
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d003      	beq.n	80058fc <UART_SetConfig+0x19c>
 80058f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80058f8:	d006      	beq.n	8005908 <UART_SetConfig+0x1a8>
 80058fa:	e00b      	b.n	8005914 <UART_SetConfig+0x1b4>
 80058fc:	2300      	movs	r3, #0
 80058fe:	77fb      	strb	r3, [r7, #31]
 8005900:	e037      	b.n	8005972 <UART_SetConfig+0x212>
 8005902:	2302      	movs	r3, #2
 8005904:	77fb      	strb	r3, [r7, #31]
 8005906:	e034      	b.n	8005972 <UART_SetConfig+0x212>
 8005908:	2304      	movs	r3, #4
 800590a:	77fb      	strb	r3, [r7, #31]
 800590c:	e031      	b.n	8005972 <UART_SetConfig+0x212>
 800590e:	2308      	movs	r3, #8
 8005910:	77fb      	strb	r3, [r7, #31]
 8005912:	e02e      	b.n	8005972 <UART_SetConfig+0x212>
 8005914:	2310      	movs	r3, #16
 8005916:	77fb      	strb	r3, [r7, #31]
 8005918:	e02b      	b.n	8005972 <UART_SetConfig+0x212>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a33      	ldr	r2, [pc, #204]	; (80059ec <UART_SetConfig+0x28c>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d124      	bne.n	800596e <UART_SetConfig+0x20e>
 8005924:	4b2d      	ldr	r3, [pc, #180]	; (80059dc <UART_SetConfig+0x27c>)
 8005926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005928:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800592c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005930:	d011      	beq.n	8005956 <UART_SetConfig+0x1f6>
 8005932:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005936:	d817      	bhi.n	8005968 <UART_SetConfig+0x208>
 8005938:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800593c:	d011      	beq.n	8005962 <UART_SetConfig+0x202>
 800593e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005942:	d811      	bhi.n	8005968 <UART_SetConfig+0x208>
 8005944:	2b00      	cmp	r3, #0
 8005946:	d003      	beq.n	8005950 <UART_SetConfig+0x1f0>
 8005948:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800594c:	d006      	beq.n	800595c <UART_SetConfig+0x1fc>
 800594e:	e00b      	b.n	8005968 <UART_SetConfig+0x208>
 8005950:	2300      	movs	r3, #0
 8005952:	77fb      	strb	r3, [r7, #31]
 8005954:	e00d      	b.n	8005972 <UART_SetConfig+0x212>
 8005956:	2302      	movs	r3, #2
 8005958:	77fb      	strb	r3, [r7, #31]
 800595a:	e00a      	b.n	8005972 <UART_SetConfig+0x212>
 800595c:	2304      	movs	r3, #4
 800595e:	77fb      	strb	r3, [r7, #31]
 8005960:	e007      	b.n	8005972 <UART_SetConfig+0x212>
 8005962:	2308      	movs	r3, #8
 8005964:	77fb      	strb	r3, [r7, #31]
 8005966:	e004      	b.n	8005972 <UART_SetConfig+0x212>
 8005968:	2310      	movs	r3, #16
 800596a:	77fb      	strb	r3, [r7, #31]
 800596c:	e001      	b.n	8005972 <UART_SetConfig+0x212>
 800596e:	2310      	movs	r3, #16
 8005970:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800597a:	d16b      	bne.n	8005a54 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800597c:	7ffb      	ldrb	r3, [r7, #31]
 800597e:	2b08      	cmp	r3, #8
 8005980:	d838      	bhi.n	80059f4 <UART_SetConfig+0x294>
 8005982:	a201      	add	r2, pc, #4	; (adr r2, 8005988 <UART_SetConfig+0x228>)
 8005984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005988:	080059ad 	.word	0x080059ad
 800598c:	080059b5 	.word	0x080059b5
 8005990:	080059bd 	.word	0x080059bd
 8005994:	080059f5 	.word	0x080059f5
 8005998:	080059c3 	.word	0x080059c3
 800599c:	080059f5 	.word	0x080059f5
 80059a0:	080059f5 	.word	0x080059f5
 80059a4:	080059f5 	.word	0x080059f5
 80059a8:	080059cb 	.word	0x080059cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059ac:	f7fd fa34 	bl	8002e18 <HAL_RCC_GetPCLK1Freq>
 80059b0:	61b8      	str	r0, [r7, #24]
        break;
 80059b2:	e024      	b.n	80059fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80059b4:	f7fd fa52 	bl	8002e5c <HAL_RCC_GetPCLK2Freq>
 80059b8:	61b8      	str	r0, [r7, #24]
        break;
 80059ba:	e020      	b.n	80059fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059bc:	4b0c      	ldr	r3, [pc, #48]	; (80059f0 <UART_SetConfig+0x290>)
 80059be:	61bb      	str	r3, [r7, #24]
        break;
 80059c0:	e01d      	b.n	80059fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059c2:	f7fd f9b3 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 80059c6:	61b8      	str	r0, [r7, #24]
        break;
 80059c8:	e019      	b.n	80059fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ce:	61bb      	str	r3, [r7, #24]
        break;
 80059d0:	e015      	b.n	80059fe <UART_SetConfig+0x29e>
 80059d2:	bf00      	nop
 80059d4:	efff69f3 	.word	0xefff69f3
 80059d8:	40013800 	.word	0x40013800
 80059dc:	40021000 	.word	0x40021000
 80059e0:	40004400 	.word	0x40004400
 80059e4:	40004800 	.word	0x40004800
 80059e8:	40004c00 	.word	0x40004c00
 80059ec:	40005000 	.word	0x40005000
 80059f0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	77bb      	strb	r3, [r7, #30]
        break;
 80059fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d073      	beq.n	8005aec <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	005a      	lsls	r2, r3, #1
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	085b      	lsrs	r3, r3, #1
 8005a0e:	441a      	add	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	2b0f      	cmp	r3, #15
 8005a1e:	d916      	bls.n	8005a4e <UART_SetConfig+0x2ee>
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a26:	d212      	bcs.n	8005a4e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	f023 030f 	bic.w	r3, r3, #15
 8005a30:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	085b      	lsrs	r3, r3, #1
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	89fb      	ldrh	r3, [r7, #14]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	89fa      	ldrh	r2, [r7, #14]
 8005a4a:	60da      	str	r2, [r3, #12]
 8005a4c:	e04e      	b.n	8005aec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	77bb      	strb	r3, [r7, #30]
 8005a52:	e04b      	b.n	8005aec <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005a54:	7ffb      	ldrb	r3, [r7, #31]
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d827      	bhi.n	8005aaa <UART_SetConfig+0x34a>
 8005a5a:	a201      	add	r2, pc, #4	; (adr r2, 8005a60 <UART_SetConfig+0x300>)
 8005a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a60:	08005a85 	.word	0x08005a85
 8005a64:	08005a8d 	.word	0x08005a8d
 8005a68:	08005a95 	.word	0x08005a95
 8005a6c:	08005aab 	.word	0x08005aab
 8005a70:	08005a9b 	.word	0x08005a9b
 8005a74:	08005aab 	.word	0x08005aab
 8005a78:	08005aab 	.word	0x08005aab
 8005a7c:	08005aab 	.word	0x08005aab
 8005a80:	08005aa3 	.word	0x08005aa3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a84:	f7fd f9c8 	bl	8002e18 <HAL_RCC_GetPCLK1Freq>
 8005a88:	61b8      	str	r0, [r7, #24]
        break;
 8005a8a:	e013      	b.n	8005ab4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a8c:	f7fd f9e6 	bl	8002e5c <HAL_RCC_GetPCLK2Freq>
 8005a90:	61b8      	str	r0, [r7, #24]
        break;
 8005a92:	e00f      	b.n	8005ab4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a94:	4b1b      	ldr	r3, [pc, #108]	; (8005b04 <UART_SetConfig+0x3a4>)
 8005a96:	61bb      	str	r3, [r7, #24]
        break;
 8005a98:	e00c      	b.n	8005ab4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a9a:	f7fd f947 	bl	8002d2c <HAL_RCC_GetSysClockFreq>
 8005a9e:	61b8      	str	r0, [r7, #24]
        break;
 8005aa0:	e008      	b.n	8005ab4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aa6:	61bb      	str	r3, [r7, #24]
        break;
 8005aa8:	e004      	b.n	8005ab4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	77bb      	strb	r3, [r7, #30]
        break;
 8005ab2:	bf00      	nop
    }

    if (pclk != 0U)
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d018      	beq.n	8005aec <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	085a      	lsrs	r2, r3, #1
 8005ac0:	69bb      	ldr	r3, [r7, #24]
 8005ac2:	441a      	add	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005acc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	2b0f      	cmp	r3, #15
 8005ad2:	d909      	bls.n	8005ae8 <UART_SetConfig+0x388>
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ada:	d205      	bcs.n	8005ae8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	60da      	str	r2, [r3, #12]
 8005ae6:	e001      	b.n	8005aec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005af8:	7fbb      	ldrb	r3, [r7, #30]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3720      	adds	r7, #32
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	007a1200 	.word	0x007a1200

08005b08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b14:	f003 0301 	and.w	r3, r3, #1
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d00a      	beq.n	8005b32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	430a      	orrs	r2, r1
 8005b30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00a      	beq.n	8005b54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	f003 0304 	and.w	r3, r3, #4
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00a      	beq.n	8005b76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	430a      	orrs	r2, r1
 8005b74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b7a:	f003 0308 	and.w	r3, r3, #8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00a      	beq.n	8005b98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9c:	f003 0310 	and.w	r3, r3, #16
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00a      	beq.n	8005bba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbe:	f003 0320 	and.w	r3, r3, #32
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	430a      	orrs	r2, r1
 8005bda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d01a      	beq.n	8005c1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c06:	d10a      	bne.n	8005c1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00a      	beq.n	8005c40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	605a      	str	r2, [r3, #4]
  }
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b098      	sub	sp, #96	; 0x60
 8005c50:	af02      	add	r7, sp, #8
 8005c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c5c:	f7fb fb0c 	bl	8001278 <HAL_GetTick>
 8005c60:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0308 	and.w	r3, r3, #8
 8005c6c:	2b08      	cmp	r3, #8
 8005c6e:	d12e      	bne.n	8005cce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c70:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f88c 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d021      	beq.n	8005cce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c92:	e853 3f00 	ldrex	r3, [r3]
 8005c96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c9e:	653b      	str	r3, [r7, #80]	; 0x50
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ca8:	647b      	str	r3, [r7, #68]	; 0x44
 8005caa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005cb0:	e841 2300 	strex	r3, r2, [r1]
 8005cb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1e6      	bne.n	8005c8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cca:	2303      	movs	r3, #3
 8005ccc:	e062      	b.n	8005d94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0304 	and.w	r3, r3, #4
 8005cd8:	2b04      	cmp	r3, #4
 8005cda:	d149      	bne.n	8005d70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cdc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ce0:	9300      	str	r3, [sp, #0]
 8005ce2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f000 f856 	bl	8005d9c <UART_WaitOnFlagUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d03c      	beq.n	8005d70 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	e853 3f00 	ldrex	r3, [r3]
 8005d02:	623b      	str	r3, [r7, #32]
   return(result);
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d0a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	461a      	mov	r2, r3
 8005d12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d14:	633b      	str	r3, [r7, #48]	; 0x30
 8005d16:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d1c:	e841 2300 	strex	r3, r2, [r1]
 8005d20:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1e6      	bne.n	8005cf6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	e853 3f00 	ldrex	r3, [r3]
 8005d36:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f023 0301 	bic.w	r3, r3, #1
 8005d3e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	3308      	adds	r3, #8
 8005d46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d48:	61fa      	str	r2, [r7, #28]
 8005d4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d4c:	69b9      	ldr	r1, [r7, #24]
 8005d4e:	69fa      	ldr	r2, [r7, #28]
 8005d50:	e841 2300 	strex	r3, r2, [r1]
 8005d54:	617b      	str	r3, [r7, #20]
   return(result);
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e5      	bne.n	8005d28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e011      	b.n	8005d94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3758      	adds	r7, #88	; 0x58
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	603b      	str	r3, [r7, #0]
 8005da8:	4613      	mov	r3, r2
 8005daa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dac:	e049      	b.n	8005e42 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005dae:	69bb      	ldr	r3, [r7, #24]
 8005db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db4:	d045      	beq.n	8005e42 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005db6:	f7fb fa5f 	bl	8001278 <HAL_GetTick>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	1ad3      	subs	r3, r2, r3
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	429a      	cmp	r2, r3
 8005dc4:	d302      	bcc.n	8005dcc <UART_WaitOnFlagUntilTimeout+0x30>
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e048      	b.n	8005e62 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d031      	beq.n	8005e42 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69db      	ldr	r3, [r3, #28]
 8005de4:	f003 0308 	and.w	r3, r3, #8
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d110      	bne.n	8005e0e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	2208      	movs	r2, #8
 8005df2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8005df4:	68f8      	ldr	r0, [r7, #12]
 8005df6:	f000 f838 	bl	8005e6a <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e029      	b.n	8005e62 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e1c:	d111      	bne.n	8005e42 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e28:	68f8      	ldr	r0, [r7, #12]
 8005e2a:	f000 f81e 	bl	8005e6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2220      	movs	r2, #32
 8005e32:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e00f      	b.n	8005e62 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	69da      	ldr	r2, [r3, #28]
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	bf0c      	ite	eq
 8005e52:	2301      	moveq	r3, #1
 8005e54:	2300      	movne	r3, #0
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	461a      	mov	r2, r3
 8005e5a:	79fb      	ldrb	r3, [r7, #7]
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d0a6      	beq.n	8005dae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}

08005e6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	b095      	sub	sp, #84	; 0x54
 8005e6e:	af00      	add	r7, sp, #0
 8005e70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e7a:	e853 3f00 	ldrex	r3, [r3]
 8005e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e90:	643b      	str	r3, [r7, #64]	; 0x40
 8005e92:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e98:	e841 2300 	strex	r3, r2, [r1]
 8005e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d1e6      	bne.n	8005e72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	3308      	adds	r3, #8
 8005eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	e853 3f00 	ldrex	r3, [r3]
 8005eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eb4:	69fb      	ldr	r3, [r7, #28]
 8005eb6:	f023 0301 	bic.w	r3, r3, #1
 8005eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3308      	adds	r3, #8
 8005ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ec4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ecc:	e841 2300 	strex	r3, r2, [r1]
 8005ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1e5      	bne.n	8005ea4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d118      	bne.n	8005f12 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	e853 3f00 	ldrex	r3, [r3]
 8005eec:	60bb      	str	r3, [r7, #8]
   return(result);
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	f023 0310 	bic.w	r3, r3, #16
 8005ef4:	647b      	str	r3, [r7, #68]	; 0x44
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005efe:	61bb      	str	r3, [r7, #24]
 8005f00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f02:	6979      	ldr	r1, [r7, #20]
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	e841 2300 	strex	r3, r2, [r1]
 8005f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1e6      	bne.n	8005ee0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2220      	movs	r2, #32
 8005f16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005f26:	bf00      	nop
 8005f28:	3754      	adds	r7, #84	; 0x54
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b084      	sub	sp, #16
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f7ff fbef 	bl	8005734 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f56:	bf00      	nop
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b088      	sub	sp, #32
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f7a:	61fb      	str	r3, [r7, #28]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	461a      	mov	r2, r3
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	61bb      	str	r3, [r7, #24]
 8005f86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6979      	ldr	r1, [r7, #20]
 8005f8a:	69ba      	ldr	r2, [r7, #24]
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	613b      	str	r3, [r7, #16]
   return(result);
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e6      	bne.n	8005f66 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7ff fbbb 	bl	8005720 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005faa:	bf00      	nop
 8005fac:	3720      	adds	r7, #32
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005fb2:	b480      	push	{r7}
 8005fb4:	b083      	sub	sp, #12
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005fba:	bf00      	nop
 8005fbc:	370c      	adds	r7, #12
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr

08005fc6 <table_get_u1>:

// global area for passing parameters (aux, key) and for storing round keys
uint32_t AESAUX[16/sizeof(uint32_t)];
uint32_t AESKEY[11*16/sizeof(uint32_t)];

uint8_t table_get_u1(const uint8_t *table, size_t index) { return table[index]; }
 8005fc6:	b480      	push	{r7}
 8005fc8:	b083      	sub	sp, #12
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
 8005fce:	6039      	str	r1, [r7, #0]
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	4618      	mov	r0, r3
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <table_get_u2>:
int8_t table_get_s1(const int8_t *table, size_t index) { return table[index]; }
uint16_t table_get_u2(const uint16_t *table, size_t index) { return table[index]; }
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	005b      	lsls	r3, r3, #1
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	881b      	ldrh	r3, [r3, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <table_get_u4>:
int16_t table_get_s2(const int16_t *table, size_t index) { return table[index]; }
uint32_t table_get_u4(const uint32_t *table, size_t index) { return table[index]; }
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	6039      	str	r1, [r7, #0]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	4413      	add	r3, r2
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4618      	mov	r0, r3
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <table_get_ostime>:
int32_t table_get_s4(const int32_t *table, size_t index) { return table[index]; }
ostime_t table_get_ostime(const ostime_t *table, size_t index) { return table[index]; }
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	687a      	ldr	r2, [r7, #4]
 8006034:	4413      	add	r3, r2
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4618      	mov	r0, r3
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006042:	4770      	bx	lr

08006044 <aesroundkeys>:

// generate 1+10 roundkeys for encryption with 128-bit key
// read 128-bit key from AESKEY in MSBF, generate roundkey words in place
static void aesroundkeys () {
 8006044:	b590      	push	{r4, r7, lr}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
    int i;
    uint32_t b;

    for( i=0; i<4; i++) {
 800604a:	2300      	movs	r3, #0
 800604c:	607b      	str	r3, [r7, #4]
 800604e:	e021      	b.n	8006094 <aesroundkeys+0x50>
        AESKEY[i] = swapmsbf(AESKEY[i]);
 8006050:	4a3b      	ldr	r2, [pc, #236]	; (8006140 <aesroundkeys+0xfc>)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006058:	061a      	lsls	r2, r3, #24
 800605a:	4939      	ldr	r1, [pc, #228]	; (8006140 <aesroundkeys+0xfc>)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006062:	021b      	lsls	r3, r3, #8
 8006064:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006068:	431a      	orrs	r2, r3
 800606a:	4935      	ldr	r1, [pc, #212]	; (8006140 <aesroundkeys+0xfc>)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006072:	0a1b      	lsrs	r3, r3, #8
 8006074:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006078:	431a      	orrs	r2, r3
 800607a:	4931      	ldr	r1, [pc, #196]	; (8006140 <aesroundkeys+0xfc>)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006082:	0e1b      	lsrs	r3, r3, #24
 8006084:	431a      	orrs	r2, r3
 8006086:	492e      	ldr	r1, [pc, #184]	; (8006140 <aesroundkeys+0xfc>)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( i=0; i<4; i++) {
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	3301      	adds	r3, #1
 8006092:	607b      	str	r3, [r7, #4]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b03      	cmp	r3, #3
 8006098:	ddda      	ble.n	8006050 <aesroundkeys+0xc>
    }

    b = AESKEY[3];
 800609a:	4b29      	ldr	r3, [pc, #164]	; (8006140 <aesroundkeys+0xfc>)
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	603b      	str	r3, [r7, #0]
    for( ; i<44; i++ ) {
 80060a0:	e045      	b.n	800612e <aesroundkeys+0xea>
        if( i%4==0 ) {
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f003 0303 	and.w	r3, r3, #3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d130      	bne.n	800610e <aesroundkeys+0xca>
            // b = SubWord(RotWord(b)) xor Rcon[i/4]
            b = ((uint32_t)TABLE_GET_U1(AES_S, u1(b >> 16)) << 24) ^
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	0c1b      	lsrs	r3, r3, #16
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	4619      	mov	r1, r3
 80060b4:	4823      	ldr	r0, [pc, #140]	; (8006144 <aesroundkeys+0x100>)
 80060b6:	f7ff ff86 	bl	8005fc6 <table_get_u1>
 80060ba:	4603      	mov	r3, r0
 80060bc:	061c      	lsls	r4, r3, #24
                ((uint32_t)TABLE_GET_U1(AES_S, u1(b >>  8)) << 16) ^
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	0a1b      	lsrs	r3, r3, #8
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	4619      	mov	r1, r3
 80060c6:	481f      	ldr	r0, [pc, #124]	; (8006144 <aesroundkeys+0x100>)
 80060c8:	f7ff ff7d 	bl	8005fc6 <table_get_u1>
 80060cc:	4603      	mov	r3, r0
 80060ce:	041b      	lsls	r3, r3, #16
            b = ((uint32_t)TABLE_GET_U1(AES_S, u1(b >> 16)) << 24) ^
 80060d0:	405c      	eors	r4, r3
                ((uint32_t)TABLE_GET_U1(AES_S, u1(b)      ) <<  8) ^
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	4619      	mov	r1, r3
 80060d8:	481a      	ldr	r0, [pc, #104]	; (8006144 <aesroundkeys+0x100>)
 80060da:	f7ff ff74 	bl	8005fc6 <table_get_u1>
 80060de:	4603      	mov	r3, r0
 80060e0:	021b      	lsls	r3, r3, #8
                ((uint32_t)TABLE_GET_U1(AES_S, u1(b >>  8)) << 16) ^
 80060e2:	405c      	eors	r4, r3
                ((uint32_t)TABLE_GET_U1(AES_S,    b >> 24 )      ) ^
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	0e1b      	lsrs	r3, r3, #24
 80060e8:	4619      	mov	r1, r3
 80060ea:	4816      	ldr	r0, [pc, #88]	; (8006144 <aesroundkeys+0x100>)
 80060ec:	f7ff ff6b 	bl	8005fc6 <table_get_u1>
 80060f0:	4603      	mov	r3, r0
                ((uint32_t)TABLE_GET_U1(AES_S, u1(b)      ) <<  8) ^
 80060f2:	405c      	eors	r4, r3
                 TABLE_GET_U4(AES_RCON, (i-4)/4);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	3b04      	subs	r3, #4
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	da00      	bge.n	80060fe <aesroundkeys+0xba>
 80060fc:	3303      	adds	r3, #3
 80060fe:	109b      	asrs	r3, r3, #2
 8006100:	4619      	mov	r1, r3
 8006102:	4811      	ldr	r0, [pc, #68]	; (8006148 <aesroundkeys+0x104>)
 8006104:	f7ff ff7e 	bl	8006004 <table_get_u4>
 8006108:	4603      	mov	r3, r0
            b = ((uint32_t)TABLE_GET_U1(AES_S, u1(b >> 16)) << 24) ^
 800610a:	4063      	eors	r3, r4
 800610c:	603b      	str	r3, [r7, #0]
        }
        AESKEY[i] = b ^= AESKEY[i-4];
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	3b04      	subs	r3, #4
 8006112:	4a0b      	ldr	r2, [pc, #44]	; (8006140 <aesroundkeys+0xfc>)
 8006114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	4053      	eors	r3, r2
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	4908      	ldr	r1, [pc, #32]	; (8006140 <aesroundkeys+0xfc>)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	683a      	ldr	r2, [r7, #0]
 8006124:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for( ; i<44; i++ ) {
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	3301      	adds	r3, #1
 800612c:	607b      	str	r3, [r7, #4]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2b2b      	cmp	r3, #43	; 0x2b
 8006132:	ddb6      	ble.n	80060a2 <aesroundkeys+0x5e>
    }
}
 8006134:	bf00      	nop
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	bd90      	pop	{r4, r7, pc}
 800613e:	bf00      	nop
 8006140:	2000028c 	.word	0x2000028c
 8006144:	0800cc5c 	.word	0x0800cc5c
 8006148:	0800cc34 	.word	0x0800cc34

0800614c <os_aes>:

uint32_t os_aes (uint8_t mode, uint8_t *buf, uint16_t len) {
 800614c:	b580      	push	{r7, lr}
 800614e:	b08c      	sub	sp, #48	; 0x30
 8006150:	af00      	add	r7, sp, #0
 8006152:	4603      	mov	r3, r0
 8006154:	6039      	str	r1, [r7, #0]
 8006156:	71fb      	strb	r3, [r7, #7]
 8006158:	4613      	mov	r3, r2
 800615a:	80bb      	strh	r3, [r7, #4]

        aesroundkeys();
 800615c:	f7ff ff72 	bl	8006044 <aesroundkeys>

        if( mode & AES_MICNOAUX ) {
 8006160:	79fb      	ldrb	r3, [r7, #7]
 8006162:	f003 0308 	and.w	r3, r3, #8
 8006166:	2b00      	cmp	r3, #0
 8006168:	d010      	beq.n	800618c <os_aes+0x40>
            AESAUX[0] = AESAUX[1] = AESAUX[2] = AESAUX[3] = 0;
 800616a:	4b5a      	ldr	r3, [pc, #360]	; (80062d4 <os_aes+0x188>)
 800616c:	2200      	movs	r2, #0
 800616e:	60da      	str	r2, [r3, #12]
 8006170:	4b58      	ldr	r3, [pc, #352]	; (80062d4 <os_aes+0x188>)
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	4a57      	ldr	r2, [pc, #348]	; (80062d4 <os_aes+0x188>)
 8006176:	6093      	str	r3, [r2, #8]
 8006178:	4b56      	ldr	r3, [pc, #344]	; (80062d4 <os_aes+0x188>)
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4a55      	ldr	r2, [pc, #340]	; (80062d4 <os_aes+0x188>)
 800617e:	6053      	str	r3, [r2, #4]
 8006180:	4b54      	ldr	r3, [pc, #336]	; (80062d4 <os_aes+0x188>)
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a53      	ldr	r2, [pc, #332]	; (80062d4 <os_aes+0x188>)
 8006186:	6013      	str	r3, [r2, #0]
 8006188:	f000 bcf9 	b.w	8006b7e <os_aes+0xa32>
        } else {
            AESAUX[0] = swapmsbf(AESAUX[0]);
 800618c:	4b51      	ldr	r3, [pc, #324]	; (80062d4 <os_aes+0x188>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	061a      	lsls	r2, r3, #24
 8006192:	4b50      	ldr	r3, [pc, #320]	; (80062d4 <os_aes+0x188>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800619c:	431a      	orrs	r2, r3
 800619e:	4b4d      	ldr	r3, [pc, #308]	; (80062d4 <os_aes+0x188>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	0a1b      	lsrs	r3, r3, #8
 80061a4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80061a8:	431a      	orrs	r2, r3
 80061aa:	4b4a      	ldr	r3, [pc, #296]	; (80062d4 <os_aes+0x188>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	0e1b      	lsrs	r3, r3, #24
 80061b0:	4313      	orrs	r3, r2
 80061b2:	4a48      	ldr	r2, [pc, #288]	; (80062d4 <os_aes+0x188>)
 80061b4:	6013      	str	r3, [r2, #0]
            AESAUX[1] = swapmsbf(AESAUX[1]);
 80061b6:	4b47      	ldr	r3, [pc, #284]	; (80062d4 <os_aes+0x188>)
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	061a      	lsls	r2, r3, #24
 80061bc:	4b45      	ldr	r3, [pc, #276]	; (80062d4 <os_aes+0x188>)
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	021b      	lsls	r3, r3, #8
 80061c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80061c6:	431a      	orrs	r2, r3
 80061c8:	4b42      	ldr	r3, [pc, #264]	; (80062d4 <os_aes+0x188>)
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	0a1b      	lsrs	r3, r3, #8
 80061ce:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80061d2:	431a      	orrs	r2, r3
 80061d4:	4b3f      	ldr	r3, [pc, #252]	; (80062d4 <os_aes+0x188>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	0e1b      	lsrs	r3, r3, #24
 80061da:	4313      	orrs	r3, r2
 80061dc:	4a3d      	ldr	r2, [pc, #244]	; (80062d4 <os_aes+0x188>)
 80061de:	6053      	str	r3, [r2, #4]
            AESAUX[2] = swapmsbf(AESAUX[2]);
 80061e0:	4b3c      	ldr	r3, [pc, #240]	; (80062d4 <os_aes+0x188>)
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	061a      	lsls	r2, r3, #24
 80061e6:	4b3b      	ldr	r3, [pc, #236]	; (80062d4 <os_aes+0x188>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	021b      	lsls	r3, r3, #8
 80061ec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80061f0:	431a      	orrs	r2, r3
 80061f2:	4b38      	ldr	r3, [pc, #224]	; (80062d4 <os_aes+0x188>)
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	0a1b      	lsrs	r3, r3, #8
 80061f8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80061fc:	431a      	orrs	r2, r3
 80061fe:	4b35      	ldr	r3, [pc, #212]	; (80062d4 <os_aes+0x188>)
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	0e1b      	lsrs	r3, r3, #24
 8006204:	4313      	orrs	r3, r2
 8006206:	4a33      	ldr	r2, [pc, #204]	; (80062d4 <os_aes+0x188>)
 8006208:	6093      	str	r3, [r2, #8]
            AESAUX[3] = swapmsbf(AESAUX[3]);
 800620a:	4b32      	ldr	r3, [pc, #200]	; (80062d4 <os_aes+0x188>)
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	061a      	lsls	r2, r3, #24
 8006210:	4b30      	ldr	r3, [pc, #192]	; (80062d4 <os_aes+0x188>)
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	021b      	lsls	r3, r3, #8
 8006216:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800621a:	431a      	orrs	r2, r3
 800621c:	4b2d      	ldr	r3, [pc, #180]	; (80062d4 <os_aes+0x188>)
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	0a1b      	lsrs	r3, r3, #8
 8006222:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006226:	431a      	orrs	r2, r3
 8006228:	4b2a      	ldr	r3, [pc, #168]	; (80062d4 <os_aes+0x188>)
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	0e1b      	lsrs	r3, r3, #24
 800622e:	4313      	orrs	r3, r2
 8006230:	4a28      	ldr	r2, [pc, #160]	; (80062d4 <os_aes+0x188>)
 8006232:	60d3      	str	r3, [r2, #12]
        }

        while( (signed char)len > 0 ) {
 8006234:	f000 bca3 	b.w	8006b7e <os_aes+0xa32>
            uint32_t a0, a1, a2, a3;
            uint32_t t0, t1, t2, t3;
            uint32_t *ki, *ke;

            // load input block
            if( (mode & AES_CTR) || ((mode & AES_MIC) && (mode & AES_MICNOAUX)==0) ) { // load CTR block or first MIC block
 8006238:	79fb      	ldrb	r3, [r7, #7]
 800623a:	f003 0304 	and.w	r3, r3, #4
 800623e:	2b00      	cmp	r3, #0
 8006240:	d109      	bne.n	8006256 <os_aes+0x10a>
 8006242:	79fb      	ldrb	r3, [r7, #7]
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d011      	beq.n	8006270 <os_aes+0x124>
 800624c:	79fb      	ldrb	r3, [r7, #7]
 800624e:	f003 0308 	and.w	r3, r3, #8
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10c      	bne.n	8006270 <os_aes+0x124>
                a0 = AESAUX[0];
 8006256:	4b1f      	ldr	r3, [pc, #124]	; (80062d4 <os_aes+0x188>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	62fb      	str	r3, [r7, #44]	; 0x2c
                a1 = AESAUX[1];
 800625c:	4b1d      	ldr	r3, [pc, #116]	; (80062d4 <os_aes+0x188>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	62bb      	str	r3, [r7, #40]	; 0x28
                a2 = AESAUX[2];
 8006262:	4b1c      	ldr	r3, [pc, #112]	; (80062d4 <os_aes+0x188>)
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	627b      	str	r3, [r7, #36]	; 0x24
                a3 = AESAUX[3];
 8006268:	4b1a      	ldr	r3, [pc, #104]	; (80062d4 <os_aes+0x188>)
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	623b      	str	r3, [r7, #32]
 800626e:	e062      	b.n	8006336 <os_aes+0x1ea>
            }
            else if( (mode & AES_MIC) && len <= 16 ) { // last MIC block
 8006270:	79fb      	ldrb	r3, [r7, #7]
 8006272:	f003 0302 	and.w	r3, r3, #2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d016      	beq.n	80062a8 <os_aes+0x15c>
 800627a:	88bb      	ldrh	r3, [r7, #4]
 800627c:	2b10      	cmp	r3, #16
 800627e:	d813      	bhi.n	80062a8 <os_aes+0x15c>
                a0 = a1 = a2 = a3 = 0; // load null block
 8006280:	2300      	movs	r3, #0
 8006282:	623b      	str	r3, [r7, #32]
 8006284:	6a3b      	ldr	r3, [r7, #32]
 8006286:	627b      	str	r3, [r7, #36]	; 0x24
 8006288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628a:	62bb      	str	r3, [r7, #40]	; 0x28
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	62fb      	str	r3, [r7, #44]	; 0x2c
                mode |= ((len == 16) ? 1 : 2) << 4; // set MICSUB: CMAC subkey K1 or K2
 8006290:	88bb      	ldrh	r3, [r7, #4]
 8006292:	2b10      	cmp	r3, #16
 8006294:	d101      	bne.n	800629a <os_aes+0x14e>
 8006296:	2210      	movs	r2, #16
 8006298:	e000      	b.n	800629c <os_aes+0x150>
 800629a:	2220      	movs	r2, #32
 800629c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	b25b      	sxtb	r3, r3
 80062a4:	71fb      	strb	r3, [r7, #7]
 80062a6:	e046      	b.n	8006336 <os_aes+0x1ea>
            } else
        LOADDATA: { // load data block (partially)
 80062a8:	bf00      	nop
                for(t0=0; t0<16; t0++) {
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
 80062ae:	e026      	b.n	80062fe <os_aes+0x1b2>
                    t1 = (t1<<8) | ((t0<len) ? buf[t0] : (t0==len) ? 0x80 : 0x00);
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	021a      	lsls	r2, r3, #8
 80062b4:	88bb      	ldrh	r3, [r7, #4]
 80062b6:	69f9      	ldr	r1, [r7, #28]
 80062b8:	4299      	cmp	r1, r3
 80062ba:	d204      	bcs.n	80062c6 <os_aes+0x17a>
 80062bc:	6839      	ldr	r1, [r7, #0]
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	440b      	add	r3, r1
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	e009      	b.n	80062da <os_aes+0x18e>
 80062c6:	88bb      	ldrh	r3, [r7, #4]
 80062c8:	69f9      	ldr	r1, [r7, #28]
 80062ca:	4299      	cmp	r1, r3
 80062cc:	d104      	bne.n	80062d8 <os_aes+0x18c>
 80062ce:	2380      	movs	r3, #128	; 0x80
 80062d0:	e003      	b.n	80062da <os_aes+0x18e>
 80062d2:	bf00      	nop
 80062d4:	2000027c 	.word	0x2000027c
 80062d8:	2300      	movs	r3, #0
 80062da:	4313      	orrs	r3, r2
 80062dc:	61bb      	str	r3, [r7, #24]
                    if((t0&3)==3) {
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	f003 0303 	and.w	r3, r3, #3
 80062e4:	2b03      	cmp	r3, #3
 80062e6:	d107      	bne.n	80062f8 <os_aes+0x1ac>
                        a0 = a1;
 80062e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ea:	62fb      	str	r3, [r7, #44]	; 0x2c
                        a1 = a2;
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	62bb      	str	r3, [r7, #40]	; 0x28
                        a2 = a3;
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	627b      	str	r3, [r7, #36]	; 0x24
                        a3 = t1;
 80062f4:	69bb      	ldr	r3, [r7, #24]
 80062f6:	623b      	str	r3, [r7, #32]
                for(t0=0; t0<16; t0++) {
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	3301      	adds	r3, #1
 80062fc:	61fb      	str	r3, [r7, #28]
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	2b0f      	cmp	r3, #15
 8006302:	d9d5      	bls.n	80062b0 <os_aes+0x164>
                    }
                }
                if( mode & AES_MIC ) {
 8006304:	79fb      	ldrb	r3, [r7, #7]
 8006306:	f003 0302 	and.w	r3, r3, #2
 800630a:	2b00      	cmp	r3, #0
 800630c:	d013      	beq.n	8006336 <os_aes+0x1ea>
                    a0 ^= AESAUX[0];
 800630e:	4ba6      	ldr	r3, [pc, #664]	; (80065a8 <os_aes+0x45c>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006314:	4053      	eors	r3, r2
 8006316:	62fb      	str	r3, [r7, #44]	; 0x2c
                    a1 ^= AESAUX[1];
 8006318:	4ba3      	ldr	r3, [pc, #652]	; (80065a8 <os_aes+0x45c>)
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800631e:	4053      	eors	r3, r2
 8006320:	62bb      	str	r3, [r7, #40]	; 0x28
                    a2 ^= AESAUX[2];
 8006322:	4ba1      	ldr	r3, [pc, #644]	; (80065a8 <os_aes+0x45c>)
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006328:	4053      	eors	r3, r2
 800632a:	627b      	str	r3, [r7, #36]	; 0x24
                    a3 ^= AESAUX[3];
 800632c:	4b9e      	ldr	r3, [pc, #632]	; (80065a8 <os_aes+0x45c>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	6a3a      	ldr	r2, [r7, #32]
 8006332:	4053      	eors	r3, r2
 8006334:	623b      	str	r3, [r7, #32]
                }
            }

            // perform AES encryption on block in a0-a3
            ki = AESKEY;
 8006336:	4b9d      	ldr	r3, [pc, #628]	; (80065ac <os_aes+0x460>)
 8006338:	617b      	str	r3, [r7, #20]
            ke = ki + 8*4;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	3380      	adds	r3, #128	; 0x80
 800633e:	613b      	str	r3, [r7, #16]
            a0 ^= ki[0];
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006346:	4053      	eors	r3, r2
 8006348:	62fb      	str	r3, [r7, #44]	; 0x2c
            a1 ^= ki[1];
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	3304      	adds	r3, #4
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006352:	4053      	eors	r3, r2
 8006354:	62bb      	str	r3, [r7, #40]	; 0x28
            a2 ^= ki[2];
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	3308      	adds	r3, #8
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800635e:	4053      	eors	r3, r2
 8006360:	627b      	str	r3, [r7, #36]	; 0x24
            a3 ^= ki[3];
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	330c      	adds	r3, #12
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6a3a      	ldr	r2, [r7, #32]
 800636a:	4053      	eors	r3, r2
 800636c:	623b      	str	r3, [r7, #32]
            do {
                AES_key4 (t1,t2,t3,t0,4);
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	61bb      	str	r3, [r7, #24]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	60fb      	str	r3, [r7, #12]
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	69db      	ldr	r3, [r3, #28]
 800637e:	60bb      	str	r3, [r7, #8]
 8006380:	697b      	ldr	r3, [r7, #20]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	61fb      	str	r3, [r7, #28]
                AES_expr4(t1,t2,t3,t0,a0);
 8006386:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006388:	b2db      	uxtb	r3, r3
 800638a:	4619      	mov	r1, r3
 800638c:	4888      	ldr	r0, [pc, #544]	; (80065b0 <os_aes+0x464>)
 800638e:	f7ff fe39 	bl	8006004 <table_get_u4>
 8006392:	4602      	mov	r2, r0
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	4053      	eors	r3, r2
 8006398:	61bb      	str	r3, [r7, #24]
 800639a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800639c:	0a1b      	lsrs	r3, r3, #8
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	4619      	mov	r1, r3
 80063a2:	4884      	ldr	r0, [pc, #528]	; (80065b4 <os_aes+0x468>)
 80063a4:	f7ff fe2e 	bl	8006004 <table_get_u4>
 80063a8:	4602      	mov	r2, r0
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	4053      	eors	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]
 80063b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b2:	0c1b      	lsrs	r3, r3, #16
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	4619      	mov	r1, r3
 80063b8:	487f      	ldr	r0, [pc, #508]	; (80065b8 <os_aes+0x46c>)
 80063ba:	f7ff fe23 	bl	8006004 <table_get_u4>
 80063be:	4602      	mov	r2, r0
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4053      	eors	r3, r2
 80063c4:	60bb      	str	r3, [r7, #8]
 80063c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c8:	0e1b      	lsrs	r3, r3, #24
 80063ca:	4619      	mov	r1, r3
 80063cc:	487b      	ldr	r0, [pc, #492]	; (80065bc <os_aes+0x470>)
 80063ce:	f7ff fe19 	bl	8006004 <table_get_u4>
 80063d2:	4602      	mov	r2, r0
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	4053      	eors	r3, r2
 80063d8:	61fb      	str	r3, [r7, #28]
                AES_expr4(t2,t3,t0,t1,a1);
 80063da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	4619      	mov	r1, r3
 80063e0:	4873      	ldr	r0, [pc, #460]	; (80065b0 <os_aes+0x464>)
 80063e2:	f7ff fe0f 	bl	8006004 <table_get_u4>
 80063e6:	4602      	mov	r2, r0
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	4053      	eors	r3, r2
 80063ec:	60fb      	str	r3, [r7, #12]
 80063ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f0:	0a1b      	lsrs	r3, r3, #8
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	4619      	mov	r1, r3
 80063f6:	486f      	ldr	r0, [pc, #444]	; (80065b4 <os_aes+0x468>)
 80063f8:	f7ff fe04 	bl	8006004 <table_get_u4>
 80063fc:	4602      	mov	r2, r0
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	4053      	eors	r3, r2
 8006402:	60bb      	str	r3, [r7, #8]
 8006404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006406:	0c1b      	lsrs	r3, r3, #16
 8006408:	b2db      	uxtb	r3, r3
 800640a:	4619      	mov	r1, r3
 800640c:	486a      	ldr	r0, [pc, #424]	; (80065b8 <os_aes+0x46c>)
 800640e:	f7ff fdf9 	bl	8006004 <table_get_u4>
 8006412:	4602      	mov	r2, r0
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	4053      	eors	r3, r2
 8006418:	61fb      	str	r3, [r7, #28]
 800641a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641c:	0e1b      	lsrs	r3, r3, #24
 800641e:	4619      	mov	r1, r3
 8006420:	4866      	ldr	r0, [pc, #408]	; (80065bc <os_aes+0x470>)
 8006422:	f7ff fdef 	bl	8006004 <table_get_u4>
 8006426:	4602      	mov	r2, r0
 8006428:	69bb      	ldr	r3, [r7, #24]
 800642a:	4053      	eors	r3, r2
 800642c:	61bb      	str	r3, [r7, #24]
                AES_expr4(t3,t0,t1,t2,a2);
 800642e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006430:	b2db      	uxtb	r3, r3
 8006432:	4619      	mov	r1, r3
 8006434:	485e      	ldr	r0, [pc, #376]	; (80065b0 <os_aes+0x464>)
 8006436:	f7ff fde5 	bl	8006004 <table_get_u4>
 800643a:	4602      	mov	r2, r0
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	4053      	eors	r3, r2
 8006440:	60bb      	str	r3, [r7, #8]
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	0a1b      	lsrs	r3, r3, #8
 8006446:	b2db      	uxtb	r3, r3
 8006448:	4619      	mov	r1, r3
 800644a:	485a      	ldr	r0, [pc, #360]	; (80065b4 <os_aes+0x468>)
 800644c:	f7ff fdda 	bl	8006004 <table_get_u4>
 8006450:	4602      	mov	r2, r0
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	4053      	eors	r3, r2
 8006456:	61fb      	str	r3, [r7, #28]
 8006458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645a:	0c1b      	lsrs	r3, r3, #16
 800645c:	b2db      	uxtb	r3, r3
 800645e:	4619      	mov	r1, r3
 8006460:	4855      	ldr	r0, [pc, #340]	; (80065b8 <os_aes+0x46c>)
 8006462:	f7ff fdcf 	bl	8006004 <table_get_u4>
 8006466:	4602      	mov	r2, r0
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	4053      	eors	r3, r2
 800646c:	61bb      	str	r3, [r7, #24]
 800646e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006470:	0e1b      	lsrs	r3, r3, #24
 8006472:	4619      	mov	r1, r3
 8006474:	4851      	ldr	r0, [pc, #324]	; (80065bc <os_aes+0x470>)
 8006476:	f7ff fdc5 	bl	8006004 <table_get_u4>
 800647a:	4602      	mov	r2, r0
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4053      	eors	r3, r2
 8006480:	60fb      	str	r3, [r7, #12]
                AES_expr4(t0,t1,t2,t3,a3);
 8006482:	6a3b      	ldr	r3, [r7, #32]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	4619      	mov	r1, r3
 8006488:	4849      	ldr	r0, [pc, #292]	; (80065b0 <os_aes+0x464>)
 800648a:	f7ff fdbb 	bl	8006004 <table_get_u4>
 800648e:	4602      	mov	r2, r0
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	4053      	eors	r3, r2
 8006494:	61fb      	str	r3, [r7, #28]
 8006496:	6a3b      	ldr	r3, [r7, #32]
 8006498:	0a1b      	lsrs	r3, r3, #8
 800649a:	b2db      	uxtb	r3, r3
 800649c:	4619      	mov	r1, r3
 800649e:	4845      	ldr	r0, [pc, #276]	; (80065b4 <os_aes+0x468>)
 80064a0:	f7ff fdb0 	bl	8006004 <table_get_u4>
 80064a4:	4602      	mov	r2, r0
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	4053      	eors	r3, r2
 80064aa:	61bb      	str	r3, [r7, #24]
 80064ac:	6a3b      	ldr	r3, [r7, #32]
 80064ae:	0c1b      	lsrs	r3, r3, #16
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	4619      	mov	r1, r3
 80064b4:	4840      	ldr	r0, [pc, #256]	; (80065b8 <os_aes+0x46c>)
 80064b6:	f7ff fda5 	bl	8006004 <table_get_u4>
 80064ba:	4602      	mov	r2, r0
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	4053      	eors	r3, r2
 80064c0:	60fb      	str	r3, [r7, #12]
 80064c2:	6a3b      	ldr	r3, [r7, #32]
 80064c4:	0e1b      	lsrs	r3, r3, #24
 80064c6:	4619      	mov	r1, r3
 80064c8:	483c      	ldr	r0, [pc, #240]	; (80065bc <os_aes+0x470>)
 80064ca:	f7ff fd9b 	bl	8006004 <table_get_u4>
 80064ce:	4602      	mov	r2, r0
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	4053      	eors	r3, r2
 80064d4:	60bb      	str	r3, [r7, #8]

                AES_key4 (a1,a2,a3,a0,8);
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064da:	62bb      	str	r3, [r7, #40]	; 0x28
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e0:	627b      	str	r3, [r7, #36]	; 0x24
 80064e2:	697b      	ldr	r3, [r7, #20]
 80064e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e6:	623b      	str	r3, [r7, #32]
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	6a1b      	ldr	r3, [r3, #32]
 80064ec:	62fb      	str	r3, [r7, #44]	; 0x2c
                AES_expr4(a1,a2,a3,a0,t0);
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	4619      	mov	r1, r3
 80064f4:	482e      	ldr	r0, [pc, #184]	; (80065b0 <os_aes+0x464>)
 80064f6:	f7ff fd85 	bl	8006004 <table_get_u4>
 80064fa:	4602      	mov	r2, r0
 80064fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fe:	4053      	eors	r3, r2
 8006500:	62bb      	str	r3, [r7, #40]	; 0x28
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	0a1b      	lsrs	r3, r3, #8
 8006506:	b2db      	uxtb	r3, r3
 8006508:	4619      	mov	r1, r3
 800650a:	482a      	ldr	r0, [pc, #168]	; (80065b4 <os_aes+0x468>)
 800650c:	f7ff fd7a 	bl	8006004 <table_get_u4>
 8006510:	4602      	mov	r2, r0
 8006512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006514:	4053      	eors	r3, r2
 8006516:	627b      	str	r3, [r7, #36]	; 0x24
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	0c1b      	lsrs	r3, r3, #16
 800651c:	b2db      	uxtb	r3, r3
 800651e:	4619      	mov	r1, r3
 8006520:	4825      	ldr	r0, [pc, #148]	; (80065b8 <os_aes+0x46c>)
 8006522:	f7ff fd6f 	bl	8006004 <table_get_u4>
 8006526:	4602      	mov	r2, r0
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	4053      	eors	r3, r2
 800652c:	623b      	str	r3, [r7, #32]
 800652e:	69fb      	ldr	r3, [r7, #28]
 8006530:	0e1b      	lsrs	r3, r3, #24
 8006532:	4619      	mov	r1, r3
 8006534:	4821      	ldr	r0, [pc, #132]	; (80065bc <os_aes+0x470>)
 8006536:	f7ff fd65 	bl	8006004 <table_get_u4>
 800653a:	4602      	mov	r2, r0
 800653c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653e:	4053      	eors	r3, r2
 8006540:	62fb      	str	r3, [r7, #44]	; 0x2c
                AES_expr4(a2,a3,a0,a1,t1);
 8006542:	69bb      	ldr	r3, [r7, #24]
 8006544:	b2db      	uxtb	r3, r3
 8006546:	4619      	mov	r1, r3
 8006548:	4819      	ldr	r0, [pc, #100]	; (80065b0 <os_aes+0x464>)
 800654a:	f7ff fd5b 	bl	8006004 <table_get_u4>
 800654e:	4602      	mov	r2, r0
 8006550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006552:	4053      	eors	r3, r2
 8006554:	627b      	str	r3, [r7, #36]	; 0x24
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	0a1b      	lsrs	r3, r3, #8
 800655a:	b2db      	uxtb	r3, r3
 800655c:	4619      	mov	r1, r3
 800655e:	4815      	ldr	r0, [pc, #84]	; (80065b4 <os_aes+0x468>)
 8006560:	f7ff fd50 	bl	8006004 <table_get_u4>
 8006564:	4602      	mov	r2, r0
 8006566:	6a3b      	ldr	r3, [r7, #32]
 8006568:	4053      	eors	r3, r2
 800656a:	623b      	str	r3, [r7, #32]
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	0c1b      	lsrs	r3, r3, #16
 8006570:	b2db      	uxtb	r3, r3
 8006572:	4619      	mov	r1, r3
 8006574:	4810      	ldr	r0, [pc, #64]	; (80065b8 <os_aes+0x46c>)
 8006576:	f7ff fd45 	bl	8006004 <table_get_u4>
 800657a:	4602      	mov	r2, r0
 800657c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657e:	4053      	eors	r3, r2
 8006580:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	0e1b      	lsrs	r3, r3, #24
 8006586:	4619      	mov	r1, r3
 8006588:	480c      	ldr	r0, [pc, #48]	; (80065bc <os_aes+0x470>)
 800658a:	f7ff fd3b 	bl	8006004 <table_get_u4>
 800658e:	4602      	mov	r2, r0
 8006590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006592:	4053      	eors	r3, r2
 8006594:	62bb      	str	r3, [r7, #40]	; 0x28
                AES_expr4(a3,a0,a1,a2,t2);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	b2db      	uxtb	r3, r3
 800659a:	4619      	mov	r1, r3
 800659c:	4804      	ldr	r0, [pc, #16]	; (80065b0 <os_aes+0x464>)
 800659e:	f7ff fd31 	bl	8006004 <table_get_u4>
 80065a2:	4602      	mov	r2, r0
 80065a4:	e00c      	b.n	80065c0 <os_aes+0x474>
 80065a6:	bf00      	nop
 80065a8:	2000027c 	.word	0x2000027c
 80065ac:	2000028c 	.word	0x2000028c
 80065b0:	0800d95c 	.word	0x0800d95c
 80065b4:	0800d55c 	.word	0x0800d55c
 80065b8:	0800d15c 	.word	0x0800d15c
 80065bc:	0800cd5c 	.word	0x0800cd5c
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	4053      	eors	r3, r2
 80065c4:	623b      	str	r3, [r7, #32]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	0a1b      	lsrs	r3, r3, #8
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	4619      	mov	r1, r3
 80065ce:	48ad      	ldr	r0, [pc, #692]	; (8006884 <os_aes+0x738>)
 80065d0:	f7ff fd18 	bl	8006004 <table_get_u4>
 80065d4:	4602      	mov	r2, r0
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	4053      	eors	r3, r2
 80065da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	0c1b      	lsrs	r3, r3, #16
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	4619      	mov	r1, r3
 80065e4:	48a8      	ldr	r0, [pc, #672]	; (8006888 <os_aes+0x73c>)
 80065e6:	f7ff fd0d 	bl	8006004 <table_get_u4>
 80065ea:	4602      	mov	r2, r0
 80065ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ee:	4053      	eors	r3, r2
 80065f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	0e1b      	lsrs	r3, r3, #24
 80065f6:	4619      	mov	r1, r3
 80065f8:	48a4      	ldr	r0, [pc, #656]	; (800688c <os_aes+0x740>)
 80065fa:	f7ff fd03 	bl	8006004 <table_get_u4>
 80065fe:	4602      	mov	r2, r0
 8006600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006602:	4053      	eors	r3, r2
 8006604:	627b      	str	r3, [r7, #36]	; 0x24
                AES_expr4(a0,a1,a2,a3,t3);
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	b2db      	uxtb	r3, r3
 800660a:	4619      	mov	r1, r3
 800660c:	48a0      	ldr	r0, [pc, #640]	; (8006890 <os_aes+0x744>)
 800660e:	f7ff fcf9 	bl	8006004 <table_get_u4>
 8006612:	4602      	mov	r2, r0
 8006614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006616:	4053      	eors	r3, r2
 8006618:	62fb      	str	r3, [r7, #44]	; 0x2c
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	0a1b      	lsrs	r3, r3, #8
 800661e:	b2db      	uxtb	r3, r3
 8006620:	4619      	mov	r1, r3
 8006622:	4898      	ldr	r0, [pc, #608]	; (8006884 <os_aes+0x738>)
 8006624:	f7ff fcee 	bl	8006004 <table_get_u4>
 8006628:	4602      	mov	r2, r0
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	4053      	eors	r3, r2
 800662e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	0c1b      	lsrs	r3, r3, #16
 8006634:	b2db      	uxtb	r3, r3
 8006636:	4619      	mov	r1, r3
 8006638:	4893      	ldr	r0, [pc, #588]	; (8006888 <os_aes+0x73c>)
 800663a:	f7ff fce3 	bl	8006004 <table_get_u4>
 800663e:	4602      	mov	r2, r0
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	4053      	eors	r3, r2
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	0e1b      	lsrs	r3, r3, #24
 800664a:	4619      	mov	r1, r3
 800664c:	488f      	ldr	r0, [pc, #572]	; (800688c <os_aes+0x740>)
 800664e:	f7ff fcd9 	bl	8006004 <table_get_u4>
 8006652:	4602      	mov	r2, r0
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	4053      	eors	r3, r2
 8006658:	623b      	str	r3, [r7, #32]
            } while( (ki+=8) < ke );
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	3320      	adds	r3, #32
 800665e:	617b      	str	r3, [r7, #20]
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	429a      	cmp	r2, r3
 8006666:	f4ff ae82 	bcc.w	800636e <os_aes+0x222>

            AES_key4 (t1,t2,t3,t0,4);
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	61bb      	str	r3, [r7, #24]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	60fb      	str	r3, [r7, #12]
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	69db      	ldr	r3, [r3, #28]
 800667a:	60bb      	str	r3, [r7, #8]
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	61fb      	str	r3, [r7, #28]
            AES_expr4(t1,t2,t3,t0,a0);
 8006682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006684:	b2db      	uxtb	r3, r3
 8006686:	4619      	mov	r1, r3
 8006688:	4881      	ldr	r0, [pc, #516]	; (8006890 <os_aes+0x744>)
 800668a:	f7ff fcbb 	bl	8006004 <table_get_u4>
 800668e:	4602      	mov	r2, r0
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	4053      	eors	r3, r2
 8006694:	61bb      	str	r3, [r7, #24]
 8006696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006698:	0a1b      	lsrs	r3, r3, #8
 800669a:	b2db      	uxtb	r3, r3
 800669c:	4619      	mov	r1, r3
 800669e:	4879      	ldr	r0, [pc, #484]	; (8006884 <os_aes+0x738>)
 80066a0:	f7ff fcb0 	bl	8006004 <table_get_u4>
 80066a4:	4602      	mov	r2, r0
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	4053      	eors	r3, r2
 80066aa:	60fb      	str	r3, [r7, #12]
 80066ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066ae:	0c1b      	lsrs	r3, r3, #16
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	4619      	mov	r1, r3
 80066b4:	4874      	ldr	r0, [pc, #464]	; (8006888 <os_aes+0x73c>)
 80066b6:	f7ff fca5 	bl	8006004 <table_get_u4>
 80066ba:	4602      	mov	r2, r0
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	4053      	eors	r3, r2
 80066c0:	60bb      	str	r3, [r7, #8]
 80066c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c4:	0e1b      	lsrs	r3, r3, #24
 80066c6:	4619      	mov	r1, r3
 80066c8:	4870      	ldr	r0, [pc, #448]	; (800688c <os_aes+0x740>)
 80066ca:	f7ff fc9b 	bl	8006004 <table_get_u4>
 80066ce:	4602      	mov	r2, r0
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	4053      	eors	r3, r2
 80066d4:	61fb      	str	r3, [r7, #28]
            AES_expr4(t2,t3,t0,t1,a1);
 80066d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	4619      	mov	r1, r3
 80066dc:	486c      	ldr	r0, [pc, #432]	; (8006890 <os_aes+0x744>)
 80066de:	f7ff fc91 	bl	8006004 <table_get_u4>
 80066e2:	4602      	mov	r2, r0
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	4053      	eors	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ec:	0a1b      	lsrs	r3, r3, #8
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	4619      	mov	r1, r3
 80066f2:	4864      	ldr	r0, [pc, #400]	; (8006884 <os_aes+0x738>)
 80066f4:	f7ff fc86 	bl	8006004 <table_get_u4>
 80066f8:	4602      	mov	r2, r0
 80066fa:	68bb      	ldr	r3, [r7, #8]
 80066fc:	4053      	eors	r3, r2
 80066fe:	60bb      	str	r3, [r7, #8]
 8006700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006702:	0c1b      	lsrs	r3, r3, #16
 8006704:	b2db      	uxtb	r3, r3
 8006706:	4619      	mov	r1, r3
 8006708:	485f      	ldr	r0, [pc, #380]	; (8006888 <os_aes+0x73c>)
 800670a:	f7ff fc7b 	bl	8006004 <table_get_u4>
 800670e:	4602      	mov	r2, r0
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	4053      	eors	r3, r2
 8006714:	61fb      	str	r3, [r7, #28]
 8006716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006718:	0e1b      	lsrs	r3, r3, #24
 800671a:	4619      	mov	r1, r3
 800671c:	485b      	ldr	r0, [pc, #364]	; (800688c <os_aes+0x740>)
 800671e:	f7ff fc71 	bl	8006004 <table_get_u4>
 8006722:	4602      	mov	r2, r0
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	4053      	eors	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
            AES_expr4(t3,t0,t1,t2,a2);
 800672a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672c:	b2db      	uxtb	r3, r3
 800672e:	4619      	mov	r1, r3
 8006730:	4857      	ldr	r0, [pc, #348]	; (8006890 <os_aes+0x744>)
 8006732:	f7ff fc67 	bl	8006004 <table_get_u4>
 8006736:	4602      	mov	r2, r0
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	4053      	eors	r3, r2
 800673c:	60bb      	str	r3, [r7, #8]
 800673e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006740:	0a1b      	lsrs	r3, r3, #8
 8006742:	b2db      	uxtb	r3, r3
 8006744:	4619      	mov	r1, r3
 8006746:	484f      	ldr	r0, [pc, #316]	; (8006884 <os_aes+0x738>)
 8006748:	f7ff fc5c 	bl	8006004 <table_get_u4>
 800674c:	4602      	mov	r2, r0
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	4053      	eors	r3, r2
 8006752:	61fb      	str	r3, [r7, #28]
 8006754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006756:	0c1b      	lsrs	r3, r3, #16
 8006758:	b2db      	uxtb	r3, r3
 800675a:	4619      	mov	r1, r3
 800675c:	484a      	ldr	r0, [pc, #296]	; (8006888 <os_aes+0x73c>)
 800675e:	f7ff fc51 	bl	8006004 <table_get_u4>
 8006762:	4602      	mov	r2, r0
 8006764:	69bb      	ldr	r3, [r7, #24]
 8006766:	4053      	eors	r3, r2
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800676c:	0e1b      	lsrs	r3, r3, #24
 800676e:	4619      	mov	r1, r3
 8006770:	4846      	ldr	r0, [pc, #280]	; (800688c <os_aes+0x740>)
 8006772:	f7ff fc47 	bl	8006004 <table_get_u4>
 8006776:	4602      	mov	r2, r0
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4053      	eors	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
            AES_expr4(t0,t1,t2,t3,a3);
 800677e:	6a3b      	ldr	r3, [r7, #32]
 8006780:	b2db      	uxtb	r3, r3
 8006782:	4619      	mov	r1, r3
 8006784:	4842      	ldr	r0, [pc, #264]	; (8006890 <os_aes+0x744>)
 8006786:	f7ff fc3d 	bl	8006004 <table_get_u4>
 800678a:	4602      	mov	r2, r0
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	4053      	eors	r3, r2
 8006790:	61fb      	str	r3, [r7, #28]
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	0a1b      	lsrs	r3, r3, #8
 8006796:	b2db      	uxtb	r3, r3
 8006798:	4619      	mov	r1, r3
 800679a:	483a      	ldr	r0, [pc, #232]	; (8006884 <os_aes+0x738>)
 800679c:	f7ff fc32 	bl	8006004 <table_get_u4>
 80067a0:	4602      	mov	r2, r0
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	4053      	eors	r3, r2
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	6a3b      	ldr	r3, [r7, #32]
 80067aa:	0c1b      	lsrs	r3, r3, #16
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	4619      	mov	r1, r3
 80067b0:	4835      	ldr	r0, [pc, #212]	; (8006888 <os_aes+0x73c>)
 80067b2:	f7ff fc27 	bl	8006004 <table_get_u4>
 80067b6:	4602      	mov	r2, r0
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	4053      	eors	r3, r2
 80067bc:	60fb      	str	r3, [r7, #12]
 80067be:	6a3b      	ldr	r3, [r7, #32]
 80067c0:	0e1b      	lsrs	r3, r3, #24
 80067c2:	4619      	mov	r1, r3
 80067c4:	4831      	ldr	r0, [pc, #196]	; (800688c <os_aes+0x740>)
 80067c6:	f7ff fc1d 	bl	8006004 <table_get_u4>
 80067ca:	4602      	mov	r2, r0
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	4053      	eors	r3, r2
 80067d0:	60bb      	str	r3, [r7, #8]

            AES_expr(a0,t0,t1,t2,t3,8);
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	0e1b      	lsrs	r3, r3, #24
 80067dc:	4619      	mov	r1, r3
 80067de:	482d      	ldr	r0, [pc, #180]	; (8006894 <os_aes+0x748>)
 80067e0:	f7ff fbf1 	bl	8005fc6 <table_get_u1>
 80067e4:	4603      	mov	r3, r0
 80067e6:	061b      	lsls	r3, r3, #24
 80067e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80067ea:	4053      	eors	r3, r2
 80067ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	0c1b      	lsrs	r3, r3, #16
 80067f2:	b2db      	uxtb	r3, r3
 80067f4:	4619      	mov	r1, r3
 80067f6:	4827      	ldr	r0, [pc, #156]	; (8006894 <os_aes+0x748>)
 80067f8:	f7ff fbe5 	bl	8005fc6 <table_get_u1>
 80067fc:	4603      	mov	r3, r0
 80067fe:	041b      	lsls	r3, r3, #16
 8006800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006802:	4053      	eors	r3, r2
 8006804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	0a1b      	lsrs	r3, r3, #8
 800680a:	b2db      	uxtb	r3, r3
 800680c:	4619      	mov	r1, r3
 800680e:	4821      	ldr	r0, [pc, #132]	; (8006894 <os_aes+0x748>)
 8006810:	f7ff fbd9 	bl	8005fc6 <table_get_u1>
 8006814:	4603      	mov	r3, r0
 8006816:	021b      	lsls	r3, r3, #8
 8006818:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800681a:	4053      	eors	r3, r2
 800681c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	4619      	mov	r1, r3
 8006824:	481b      	ldr	r0, [pc, #108]	; (8006894 <os_aes+0x748>)
 8006826:	f7ff fbce 	bl	8005fc6 <table_get_u1>
 800682a:	4603      	mov	r3, r0
 800682c:	461a      	mov	r2, r3
 800682e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006830:	4053      	eors	r3, r2
 8006832:	62fb      	str	r3, [r7, #44]	; 0x2c
            AES_expr(a1,t1,t2,t3,t0,9);
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006838:	62bb      	str	r3, [r7, #40]	; 0x28
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	0e1b      	lsrs	r3, r3, #24
 800683e:	4619      	mov	r1, r3
 8006840:	4814      	ldr	r0, [pc, #80]	; (8006894 <os_aes+0x748>)
 8006842:	f7ff fbc0 	bl	8005fc6 <table_get_u1>
 8006846:	4603      	mov	r3, r0
 8006848:	061b      	lsls	r3, r3, #24
 800684a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800684c:	4053      	eors	r3, r2
 800684e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	0c1b      	lsrs	r3, r3, #16
 8006854:	b2db      	uxtb	r3, r3
 8006856:	4619      	mov	r1, r3
 8006858:	480e      	ldr	r0, [pc, #56]	; (8006894 <os_aes+0x748>)
 800685a:	f7ff fbb4 	bl	8005fc6 <table_get_u1>
 800685e:	4603      	mov	r3, r0
 8006860:	041b      	lsls	r3, r3, #16
 8006862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006864:	4053      	eors	r3, r2
 8006866:	62bb      	str	r3, [r7, #40]	; 0x28
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	0a1b      	lsrs	r3, r3, #8
 800686c:	b2db      	uxtb	r3, r3
 800686e:	4619      	mov	r1, r3
 8006870:	4808      	ldr	r0, [pc, #32]	; (8006894 <os_aes+0x748>)
 8006872:	f7ff fba8 	bl	8005fc6 <table_get_u1>
 8006876:	4603      	mov	r3, r0
 8006878:	021b      	lsls	r3, r3, #8
 800687a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800687c:	4053      	eors	r3, r2
 800687e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006880:	e00a      	b.n	8006898 <os_aes+0x74c>
 8006882:	bf00      	nop
 8006884:	0800d55c 	.word	0x0800d55c
 8006888:	0800d15c 	.word	0x0800d15c
 800688c:	0800cd5c 	.word	0x0800cd5c
 8006890:	0800d95c 	.word	0x0800d95c
 8006894:	0800cc5c 	.word	0x0800cc5c
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	b2db      	uxtb	r3, r3
 800689c:	4619      	mov	r1, r3
 800689e:	487e      	ldr	r0, [pc, #504]	; (8006a98 <os_aes+0x94c>)
 80068a0:	f7ff fb91 	bl	8005fc6 <table_get_u1>
 80068a4:	4603      	mov	r3, r0
 80068a6:	461a      	mov	r2, r3
 80068a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068aa:	4053      	eors	r3, r2
 80068ac:	62bb      	str	r3, [r7, #40]	; 0x28
            AES_expr(a2,t2,t3,t0,t1,10);
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b2:	627b      	str	r3, [r7, #36]	; 0x24
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	0e1b      	lsrs	r3, r3, #24
 80068b8:	4619      	mov	r1, r3
 80068ba:	4877      	ldr	r0, [pc, #476]	; (8006a98 <os_aes+0x94c>)
 80068bc:	f7ff fb83 	bl	8005fc6 <table_get_u1>
 80068c0:	4603      	mov	r3, r0
 80068c2:	061b      	lsls	r3, r3, #24
 80068c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c6:	4053      	eors	r3, r2
 80068c8:	627b      	str	r3, [r7, #36]	; 0x24
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	0c1b      	lsrs	r3, r3, #16
 80068ce:	b2db      	uxtb	r3, r3
 80068d0:	4619      	mov	r1, r3
 80068d2:	4871      	ldr	r0, [pc, #452]	; (8006a98 <os_aes+0x94c>)
 80068d4:	f7ff fb77 	bl	8005fc6 <table_get_u1>
 80068d8:	4603      	mov	r3, r0
 80068da:	041b      	lsls	r3, r3, #16
 80068dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068de:	4053      	eors	r3, r2
 80068e0:	627b      	str	r3, [r7, #36]	; 0x24
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	0a1b      	lsrs	r3, r3, #8
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	4619      	mov	r1, r3
 80068ea:	486b      	ldr	r0, [pc, #428]	; (8006a98 <os_aes+0x94c>)
 80068ec:	f7ff fb6b 	bl	8005fc6 <table_get_u1>
 80068f0:	4603      	mov	r3, r0
 80068f2:	021b      	lsls	r3, r3, #8
 80068f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068f6:	4053      	eors	r3, r2
 80068f8:	627b      	str	r3, [r7, #36]	; 0x24
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	4619      	mov	r1, r3
 8006900:	4865      	ldr	r0, [pc, #404]	; (8006a98 <os_aes+0x94c>)
 8006902:	f7ff fb60 	bl	8005fc6 <table_get_u1>
 8006906:	4603      	mov	r3, r0
 8006908:	461a      	mov	r2, r3
 800690a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690c:	4053      	eors	r3, r2
 800690e:	627b      	str	r3, [r7, #36]	; 0x24
            AES_expr(a3,t3,t0,t1,t2,11);
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006914:	623b      	str	r3, [r7, #32]
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	0e1b      	lsrs	r3, r3, #24
 800691a:	4619      	mov	r1, r3
 800691c:	485e      	ldr	r0, [pc, #376]	; (8006a98 <os_aes+0x94c>)
 800691e:	f7ff fb52 	bl	8005fc6 <table_get_u1>
 8006922:	4603      	mov	r3, r0
 8006924:	061b      	lsls	r3, r3, #24
 8006926:	6a3a      	ldr	r2, [r7, #32]
 8006928:	4053      	eors	r3, r2
 800692a:	623b      	str	r3, [r7, #32]
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	0c1b      	lsrs	r3, r3, #16
 8006930:	b2db      	uxtb	r3, r3
 8006932:	4619      	mov	r1, r3
 8006934:	4858      	ldr	r0, [pc, #352]	; (8006a98 <os_aes+0x94c>)
 8006936:	f7ff fb46 	bl	8005fc6 <table_get_u1>
 800693a:	4603      	mov	r3, r0
 800693c:	041b      	lsls	r3, r3, #16
 800693e:	6a3a      	ldr	r2, [r7, #32]
 8006940:	4053      	eors	r3, r2
 8006942:	623b      	str	r3, [r7, #32]
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	0a1b      	lsrs	r3, r3, #8
 8006948:	b2db      	uxtb	r3, r3
 800694a:	4619      	mov	r1, r3
 800694c:	4852      	ldr	r0, [pc, #328]	; (8006a98 <os_aes+0x94c>)
 800694e:	f7ff fb3a 	bl	8005fc6 <table_get_u1>
 8006952:	4603      	mov	r3, r0
 8006954:	021b      	lsls	r3, r3, #8
 8006956:	6a3a      	ldr	r2, [r7, #32]
 8006958:	4053      	eors	r3, r2
 800695a:	623b      	str	r3, [r7, #32]
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	b2db      	uxtb	r3, r3
 8006960:	4619      	mov	r1, r3
 8006962:	484d      	ldr	r0, [pc, #308]	; (8006a98 <os_aes+0x94c>)
 8006964:	f7ff fb2f 	bl	8005fc6 <table_get_u1>
 8006968:	4603      	mov	r3, r0
 800696a:	461a      	mov	r2, r3
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	4053      	eors	r3, r2
 8006970:	623b      	str	r3, [r7, #32]
            // result of AES encryption in a0-a3

            if( mode & AES_MIC ) {
 8006972:	79fb      	ldrb	r3, [r7, #7]
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	2b00      	cmp	r3, #0
 800697a:	d056      	beq.n	8006a2a <os_aes+0x8de>
                if( (t1 = (mode & AES_MICSUB) >> 4) != 0 ) { // last block
 800697c:	79fb      	ldrb	r3, [r7, #7]
 800697e:	111b      	asrs	r3, r3, #4
 8006980:	f003 0303 	and.w	r3, r3, #3
 8006984:	61bb      	str	r3, [r7, #24]
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d041      	beq.n	8006a10 <os_aes+0x8c4>
                    do {
                        // compute CMAC subkey K1 and K2
                        t0 = a0 >> 31; // save MSB
 800698c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800698e:	0fdb      	lsrs	r3, r3, #31
 8006990:	61fb      	str	r3, [r7, #28]
                        a0 = (a0 << 1) | (a1 >> 31);
 8006992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006994:	005a      	lsls	r2, r3, #1
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	0fdb      	lsrs	r3, r3, #31
 800699a:	4313      	orrs	r3, r2
 800699c:	62fb      	str	r3, [r7, #44]	; 0x2c
                        a1 = (a1 << 1) | (a2 >> 31);
 800699e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a0:	005a      	lsls	r2, r3, #1
 80069a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a4:	0fdb      	lsrs	r3, r3, #31
 80069a6:	4313      	orrs	r3, r2
 80069a8:	62bb      	str	r3, [r7, #40]	; 0x28
                        a2 = (a2 << 1) | (a3 >> 31);
 80069aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ac:	005a      	lsls	r2, r3, #1
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	0fdb      	lsrs	r3, r3, #31
 80069b2:	4313      	orrs	r3, r2
 80069b4:	627b      	str	r3, [r7, #36]	; 0x24
                        a3 = (a3 << 1);
 80069b6:	6a3b      	ldr	r3, [r7, #32]
 80069b8:	005b      	lsls	r3, r3, #1
 80069ba:	623b      	str	r3, [r7, #32]
                        if( t0 ) a3 ^= 0x87;
 80069bc:	69fb      	ldr	r3, [r7, #28]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <os_aes+0x87e>
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	f083 0387 	eor.w	r3, r3, #135	; 0x87
 80069c8:	623b      	str	r3, [r7, #32]
                    } while( --t1 );
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	3b01      	subs	r3, #1
 80069ce:	61bb      	str	r3, [r7, #24]
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1da      	bne.n	800698c <os_aes+0x840>

                    AESAUX[0] ^= a0;
 80069d6:	4b31      	ldr	r3, [pc, #196]	; (8006a9c <os_aes+0x950>)
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069dc:	4053      	eors	r3, r2
 80069de:	4a2f      	ldr	r2, [pc, #188]	; (8006a9c <os_aes+0x950>)
 80069e0:	6013      	str	r3, [r2, #0]
                    AESAUX[1] ^= a1;
 80069e2:	4b2e      	ldr	r3, [pc, #184]	; (8006a9c <os_aes+0x950>)
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e8:	4053      	eors	r3, r2
 80069ea:	4a2c      	ldr	r2, [pc, #176]	; (8006a9c <os_aes+0x950>)
 80069ec:	6053      	str	r3, [r2, #4]
                    AESAUX[2] ^= a2;
 80069ee:	4b2b      	ldr	r3, [pc, #172]	; (8006a9c <os_aes+0x950>)
 80069f0:	689a      	ldr	r2, [r3, #8]
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	4053      	eors	r3, r2
 80069f6:	4a29      	ldr	r2, [pc, #164]	; (8006a9c <os_aes+0x950>)
 80069f8:	6093      	str	r3, [r2, #8]
                    AESAUX[3] ^= a3;
 80069fa:	4b28      	ldr	r3, [pc, #160]	; (8006a9c <os_aes+0x950>)
 80069fc:	68da      	ldr	r2, [r3, #12]
 80069fe:	6a3b      	ldr	r3, [r7, #32]
 8006a00:	4053      	eors	r3, r2
 8006a02:	4a26      	ldr	r2, [pc, #152]	; (8006a9c <os_aes+0x950>)
 8006a04:	60d3      	str	r3, [r2, #12]
                    mode &= ~AES_MICSUB;
 8006a06:	79fb      	ldrb	r3, [r7, #7]
 8006a08:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006a0c:	71fb      	strb	r3, [r7, #7]
                    goto LOADDATA;
 8006a0e:	e44c      	b.n	80062aa <os_aes+0x15e>
                } else {
                    // save cipher block as new iv
                    AESAUX[0] = a0;
 8006a10:	4a22      	ldr	r2, [pc, #136]	; (8006a9c <os_aes+0x950>)
 8006a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a14:	6013      	str	r3, [r2, #0]
                    AESAUX[1] = a1;
 8006a16:	4a21      	ldr	r2, [pc, #132]	; (8006a9c <os_aes+0x950>)
 8006a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1a:	6053      	str	r3, [r2, #4]
                    AESAUX[2] = a2;
 8006a1c:	4a1f      	ldr	r2, [pc, #124]	; (8006a9c <os_aes+0x950>)
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a20:	6093      	str	r3, [r2, #8]
                    AESAUX[3] = a3;
 8006a22:	4a1e      	ldr	r2, [pc, #120]	; (8006a9c <os_aes+0x950>)
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	60d3      	str	r3, [r2, #12]
 8006a28:	e095      	b.n	8006b56 <os_aes+0xa0a>
                }
            } else { // CIPHER
                if( mode & AES_CTR ) { // xor block (partially)
 8006a2a:	79fb      	ldrb	r3, [r7, #7]
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d035      	beq.n	8006aa0 <os_aes+0x954>
                    t0 = (len > 16) ? 16: len;
 8006a34:	88bb      	ldrh	r3, [r7, #4]
 8006a36:	2b10      	cmp	r3, #16
 8006a38:	bf28      	it	cs
 8006a3a:	2310      	movcs	r3, #16
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	61fb      	str	r3, [r7, #28]
                    for(t1=0; t1<t0; t1++) {
 8006a40:	2300      	movs	r3, #0
 8006a42:	61bb      	str	r3, [r7, #24]
 8006a44:	e01d      	b.n	8006a82 <os_aes+0x936>
                        buf[t1] ^= (a0>>24);
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	7819      	ldrb	r1, [r3, #0]
 8006a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a50:	0e1b      	lsrs	r3, r3, #24
 8006a52:	b2da      	uxtb	r2, r3
 8006a54:	6838      	ldr	r0, [r7, #0]
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	4403      	add	r3, r0
 8006a5a:	404a      	eors	r2, r1
 8006a5c:	b2d2      	uxtb	r2, r2
 8006a5e:	701a      	strb	r2, [r3, #0]
                        a0 <<= 8;
 8006a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a62:	021b      	lsls	r3, r3, #8
 8006a64:	62fb      	str	r3, [r7, #44]	; 0x2c
                        if((t1&3)==3) {
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	f003 0303 	and.w	r3, r3, #3
 8006a6c:	2b03      	cmp	r3, #3
 8006a6e:	d105      	bne.n	8006a7c <os_aes+0x930>
                            a0 = a1;
 8006a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a72:	62fb      	str	r3, [r7, #44]	; 0x2c
                            a1 = a2;
 8006a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a76:	62bb      	str	r3, [r7, #40]	; 0x28
                            a2 = a3;
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	627b      	str	r3, [r7, #36]	; 0x24
                    for(t1=0; t1<t0; t1++) {
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	61bb      	str	r3, [r7, #24]
 8006a82:	69ba      	ldr	r2, [r7, #24]
 8006a84:	69fb      	ldr	r3, [r7, #28]
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d3dd      	bcc.n	8006a46 <os_aes+0x8fa>
                        }
                    }
                    // update counter
                    AESAUX[3]++;
 8006a8a:	4b04      	ldr	r3, [pc, #16]	; (8006a9c <os_aes+0x950>)
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	4a02      	ldr	r2, [pc, #8]	; (8006a9c <os_aes+0x950>)
 8006a92:	60d3      	str	r3, [r2, #12]
 8006a94:	e05f      	b.n	8006b56 <os_aes+0xa0a>
 8006a96:	bf00      	nop
 8006a98:	0800cc5c 	.word	0x0800cc5c
 8006a9c:	2000027c 	.word	0x2000027c
                } else { // ECB
                    // store block
                    msbf4_write(buf+0,  a0);
 8006aa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa2:	0e1b      	lsrs	r3, r3, #24
 8006aa4:	b2da      	uxtb	r2, r3
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	701a      	strb	r2, [r3, #0]
 8006aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aac:	0c1a      	lsrs	r2, r3, #16
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	3301      	adds	r3, #1
 8006ab2:	b2d2      	uxtb	r2, r2
 8006ab4:	701a      	strb	r2, [r3, #0]
 8006ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab8:	0a1a      	lsrs	r2, r3, #8
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	3302      	adds	r3, #2
 8006abe:	b2d2      	uxtb	r2, r2
 8006ac0:	701a      	strb	r2, [r3, #0]
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	3303      	adds	r3, #3
 8006ac6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ac8:	b2d2      	uxtb	r2, r2
 8006aca:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+4,  a1);
 8006acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ace:	0e1a      	lsrs	r2, r3, #24
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	3304      	adds	r3, #4
 8006ad4:	b2d2      	uxtb	r2, r2
 8006ad6:	701a      	strb	r2, [r3, #0]
 8006ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ada:	0c1a      	lsrs	r2, r3, #16
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	3305      	adds	r3, #5
 8006ae0:	b2d2      	uxtb	r2, r2
 8006ae2:	701a      	strb	r2, [r3, #0]
 8006ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae6:	0a1a      	lsrs	r2, r3, #8
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	3306      	adds	r3, #6
 8006aec:	b2d2      	uxtb	r2, r2
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	3307      	adds	r3, #7
 8006af4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006af6:	b2d2      	uxtb	r2, r2
 8006af8:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+8,  a2);
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	0e1a      	lsrs	r2, r3, #24
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	3308      	adds	r3, #8
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	0c1a      	lsrs	r2, r3, #16
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	3309      	adds	r3, #9
 8006b0e:	b2d2      	uxtb	r2, r2
 8006b10:	701a      	strb	r2, [r3, #0]
 8006b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b14:	0a1a      	lsrs	r2, r3, #8
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	330a      	adds	r3, #10
 8006b1a:	b2d2      	uxtb	r2, r2
 8006b1c:	701a      	strb	r2, [r3, #0]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	330b      	adds	r3, #11
 8006b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	701a      	strb	r2, [r3, #0]
                    msbf4_write(buf+12, a3);
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	0e1a      	lsrs	r2, r3, #24
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	330c      	adds	r3, #12
 8006b30:	b2d2      	uxtb	r2, r2
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	0c1a      	lsrs	r2, r3, #16
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	330d      	adds	r3, #13
 8006b3c:	b2d2      	uxtb	r2, r2
 8006b3e:	701a      	strb	r2, [r3, #0]
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	0a1a      	lsrs	r2, r3, #8
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	330e      	adds	r3, #14
 8006b48:	b2d2      	uxtb	r2, r2
 8006b4a:	701a      	strb	r2, [r3, #0]
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	330f      	adds	r3, #15
 8006b50:	6a3a      	ldr	r2, [r7, #32]
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	701a      	strb	r2, [r3, #0]
                }
            }

            // update block state
            if( (mode & AES_MIC)==0 || (mode & AES_MICNOAUX) ) {
 8006b56:	79fb      	ldrb	r3, [r7, #7]
 8006b58:	f003 0302 	and.w	r3, r3, #2
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d004      	beq.n	8006b6a <os_aes+0xa1e>
 8006b60:	79fb      	ldrb	r3, [r7, #7]
 8006b62:	f003 0308 	and.w	r3, r3, #8
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d005      	beq.n	8006b76 <os_aes+0xa2a>
                buf += 16;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	3310      	adds	r3, #16
 8006b6e:	603b      	str	r3, [r7, #0]
                len -= 16;
 8006b70:	88bb      	ldrh	r3, [r7, #4]
 8006b72:	3b10      	subs	r3, #16
 8006b74:	80bb      	strh	r3, [r7, #4]
            }
            mode |= AES_MICNOAUX;
 8006b76:	79fb      	ldrb	r3, [r7, #7]
 8006b78:	f043 0308 	orr.w	r3, r3, #8
 8006b7c:	71fb      	strb	r3, [r7, #7]
        while( (signed char)len > 0 ) {
 8006b7e:	88bb      	ldrh	r3, [r7, #4]
 8006b80:	b25b      	sxtb	r3, r3
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f73f ab58 	bgt.w	8006238 <os_aes+0xec>
        }
        return AESAUX[0];
 8006b88:	4b02      	ldr	r3, [pc, #8]	; (8006b94 <os_aes+0xa48>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3730      	adds	r7, #48	; 0x30
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	2000027c 	.word	0x2000027c

08006b98 <getSf>:
typedef uint32_t devaddr_t;

// RX quality (device)
enum { RSSI_OFF=64, SNR_SCALEUP=4 };

inline sf_t  getSf   (rps_t params)            { return   (sf_t)(params &  0x7); }
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	80fb      	strh	r3, [r7, #6]
 8006ba2:	88fb      	ldrh	r3, [r7, #6]
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	f003 0307 	and.w	r3, r3, #7
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	4618      	mov	r0, r3
 8006bae:	370c      	adds	r7, #12
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <getBw>:
inline rps_t setSf   (rps_t params, sf_t sf)   { return (rps_t)((params & ~0x7) | sf); }
inline bw_t  getBw   (rps_t params)            { return  (bw_t)((params >> 3) & 0x3); }
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	80fb      	strh	r3, [r7, #6]
 8006bc2:	88fb      	ldrh	r3, [r7, #6]
 8006bc4:	08db      	lsrs	r3, r3, #3
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	f003 0303 	and.w	r3, r3, #3
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <getCr>:
inline rps_t setBw   (rps_t params, bw_t cr)   { return (rps_t)((params & ~0x18) | (cr<<3)); }
inline cr_t  getCr   (rps_t params)            { return  (cr_t)((params >> 5) & 0x3); }
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	4603      	mov	r3, r0
 8006be4:	80fb      	strh	r3, [r7, #6]
 8006be6:	88fb      	ldrh	r3, [r7, #6]
 8006be8:	095b      	lsrs	r3, r3, #5
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	f003 0303 	and.w	r3, r3, #3
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <setCr>:
inline rps_t setCr   (rps_t params, cr_t cr)   { return (rps_t)((params & ~0x60) | (cr<<5)); }
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	460a      	mov	r2, r1
 8006c0a:	80fb      	strh	r3, [r7, #6]
 8006c0c:	4613      	mov	r3, r2
 8006c0e:	717b      	strb	r3, [r7, #5]
 8006c10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c14:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006c18:	b21a      	sxth	r2, r3
 8006c1a:	797b      	ldrb	r3, [r7, #5]
 8006c1c:	015b      	lsls	r3, r3, #5
 8006c1e:	b21b      	sxth	r3, r3
 8006c20:	4313      	orrs	r3, r2
 8006c22:	b21b      	sxth	r3, r3
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	4618      	mov	r0, r3
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c30:	4770      	bx	lr

08006c32 <getNocrc>:
inline int   getNocrc(rps_t params)            { return        ((params >> 7) & 0x1); }
 8006c32:	b480      	push	{r7}
 8006c34:	b083      	sub	sp, #12
 8006c36:	af00      	add	r7, sp, #0
 8006c38:	4603      	mov	r3, r0
 8006c3a:	80fb      	strh	r3, [r7, #6]
 8006c3c:	88fb      	ldrh	r3, [r7, #6]
 8006c3e:	09db      	lsrs	r3, r3, #7
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	4618      	mov	r0, r3
 8006c48:	370c      	adds	r7, #12
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr

08006c52 <setNocrc>:
inline rps_t setNocrc(rps_t params, int nocrc) { return (rps_t)((params & ~0x80) | (nocrc<<7)); }
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	4603      	mov	r3, r0
 8006c5a:	6039      	str	r1, [r7, #0]
 8006c5c:	80fb      	strh	r3, [r7, #6]
 8006c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c66:	b21a      	sxth	r2, r3
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	01db      	lsls	r3, r3, #7
 8006c6c:	b21b      	sxth	r3, r3
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	b21b      	sxth	r3, r3
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	4618      	mov	r0, r3
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <getIh>:
inline int   getIh   (rps_t params)            { return        ((params >> 8) & 0xFF); }
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	4603      	mov	r3, r0
 8006c88:	80fb      	strh	r3, [r7, #6]
 8006c8a:	88fb      	ldrh	r3, [r7, #6]
 8006c8c:	0a1b      	lsrs	r3, r3, #8
 8006c8e:	b29b      	uxth	r3, r3
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	4618      	mov	r0, r3
 8006c94:	370c      	adds	r7, #12
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <setIh>:
inline rps_t setIh   (rps_t params, int ih)    { return (rps_t)((params & ~0xFF00) | (ih<<8)); }
 8006c9e:	b480      	push	{r7}
 8006ca0:	b083      	sub	sp, #12
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	6039      	str	r1, [r7, #0]
 8006ca8:	80fb      	strh	r3, [r7, #6]
 8006caa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	b21a      	sxth	r2, r3
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	021b      	lsls	r3, r3, #8
 8006cb6:	b21b      	sxth	r3, r3
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	b21b      	sxth	r3, r3
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	370c      	adds	r7, #12
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr
	...

08006ccc <updr2rps>:
#define MAKERPS(sf,bw,cr,ih,nocrc) ((rps_t)((sf) | ((bw)<<3) | ((cr)<<5) | ((nocrc)?(1<<7):0) | ((ih&0xFF)<<8)))
// Two frames with params r1/r2 would interfere on air: same SFx + BWx
inline int sameSfBw(rps_t r1, rps_t r2) { return ((r1^r2)&0x1F) == 0; }

extern CONST_TABLE(uint8_t, _DR2RPS_CRC)[];
inline rps_t updr2rps (dr_t dr) { return (rps_t)TABLE_GET_U1(_DR2RPS_CRC, dr+1); }
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	71fb      	strb	r3, [r7, #7]
 8006cd6:	79fb      	ldrb	r3, [r7, #7]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	4619      	mov	r1, r3
 8006cdc:	4804      	ldr	r0, [pc, #16]	; (8006cf0 <updr2rps+0x24>)
 8006cde:	f7ff f972 	bl	8005fc6 <table_get_u1>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3708      	adds	r7, #8
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	0800dd5c 	.word	0x0800dd5c

08006cf4 <dndr2rps>:
inline rps_t dndr2rps (dr_t dr) { return setNocrc(updr2rps(dr),1); }
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	71fb      	strb	r3, [r7, #7]
 8006cfe:	79fb      	ldrb	r3, [r7, #7]
 8006d00:	4618      	mov	r0, r3
 8006d02:	f7ff ffe3 	bl	8006ccc <updr2rps>
 8006d06:	4603      	mov	r3, r0
 8006d08:	2101      	movs	r1, #1
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f7ff ffa1 	bl	8006c52 <setNocrc>
 8006d10:	4603      	mov	r3, r0
 8006d12:	4618      	mov	r0, r3
 8006d14:	3708      	adds	r7, #8
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <decDR>:
inline int isFasterDR (dr_t dr1, dr_t dr2) { return dr1 > dr2; }
inline int isSlowerDR (dr_t dr1, dr_t dr2) { return dr1 < dr2; }
inline dr_t  incDR    (dr_t dr) { return TABLE_GET_U1(_DR2RPS_CRC, dr+2)==ILLEGAL_RPS ? dr : (dr_t)(dr+1); } // increase data rate
inline dr_t  decDR    (dr_t dr) { return TABLE_GET_U1(_DR2RPS_CRC, dr  )==ILLEGAL_RPS ? dr : (dr_t)(dr-1); } // decrease data rate
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	4603      	mov	r3, r0
 8006d24:	71fb      	strb	r3, [r7, #7]
 8006d26:	79fb      	ldrb	r3, [r7, #7]
 8006d28:	4619      	mov	r1, r3
 8006d2a:	4807      	ldr	r0, [pc, #28]	; (8006d48 <decDR+0x2c>)
 8006d2c:	f7ff f94b 	bl	8005fc6 <table_get_u1>
 8006d30:	4603      	mov	r3, r0
 8006d32:	2bff      	cmp	r3, #255	; 0xff
 8006d34:	d003      	beq.n	8006d3e <decDR+0x22>
 8006d36:	79fb      	ldrb	r3, [r7, #7]
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	e000      	b.n	8006d40 <decDR+0x24>
 8006d3e:	79fb      	ldrb	r3, [r7, #7]
 8006d40:	4618      	mov	r0, r3
 8006d42:	3708      	adds	r7, #8
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	0800dd5c 	.word	0x0800dd5c

08006d4c <validDR>:
inline dr_t  assertDR (dr_t dr) { return TABLE_GET_U1(_DR2RPS_CRC, dr+1)==ILLEGAL_RPS ? DR_DFLTMIN : dr; }   // force into a valid DR
inline bool validDR  (dr_t dr) { return TABLE_GET_U1(_DR2RPS_CRC, dr+1)!=ILLEGAL_RPS; } // in range
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	4603      	mov	r3, r0
 8006d54:	71fb      	strb	r3, [r7, #7]
 8006d56:	79fb      	ldrb	r3, [r7, #7]
 8006d58:	3301      	adds	r3, #1
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	4806      	ldr	r0, [pc, #24]	; (8006d78 <validDR+0x2c>)
 8006d5e:	f7ff f932 	bl	8005fc6 <table_get_u1>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2bff      	cmp	r3, #255	; 0xff
 8006d66:	bf14      	ite	ne
 8006d68:	2301      	movne	r3, #1
 8006d6a:	2300      	moveq	r3, #0
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3708      	adds	r7, #8
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	0800dd5c 	.word	0x0800dd5c

08006d7c <lowerDR>:
inline dr_t  lowerDR  (dr_t dr, uint8_t n) { while(n--){dr=decDR(dr);} return dr; } // decrease data rate by n steps
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	4603      	mov	r3, r0
 8006d84:	460a      	mov	r2, r1
 8006d86:	71fb      	strb	r3, [r7, #7]
 8006d88:	4613      	mov	r3, r2
 8006d8a:	71bb      	strb	r3, [r7, #6]
 8006d8c:	e005      	b.n	8006d9a <lowerDR+0x1e>
 8006d8e:	79fb      	ldrb	r3, [r7, #7]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff ffc3 	bl	8006d1c <decDR>
 8006d96:	4603      	mov	r3, r0
 8006d98:	71fb      	strb	r3, [r7, #7]
 8006d9a:	79bb      	ldrb	r3, [r7, #6]
 8006d9c:	1e5a      	subs	r2, r3, #1
 8006d9e:	71ba      	strb	r2, [r7, #6]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1f4      	bne.n	8006d8e <lowerDR+0x12>
 8006da4:	79fb      	ldrb	r3, [r7, #7]
 8006da6:	4618      	mov	r0, r3
 8006da8:	3708      	adds	r7, #8
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <os_rlsbf2>:
// BEG OS - default implementations for certain OS suport functions

#if !defined(HAS_os_calls)

#if !defined(os_rlsbf2)
uint16_t os_rlsbf2 (const uint8_t *buf) {
 8006dae:	b480      	push	{r7}
 8006db0:	b083      	sub	sp, #12
 8006db2:	af00      	add	r7, sp, #0
 8006db4:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)buf[0] | ((uint16_t)buf[1]<<8));
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	b21a      	sxth	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	021b      	lsls	r3, r3, #8
 8006dc4:	b21b      	sxth	r3, r3
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	b21b      	sxth	r3, r3
 8006dca:	b29b      	uxth	r3, r3
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <os_rlsbf4>:
#endif

#if !defined(os_rlsbf4)
uint32_t os_rlsbf4 (const uint8_t *buf) {
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
    return (uint32_t)((uint32_t)buf[0] | ((uint32_t)buf[1]<<8) | ((uint32_t)buf[2]<<16) | ((uint32_t)buf[3]<<24));
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	461a      	mov	r2, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	3301      	adds	r3, #1
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	021b      	lsls	r3, r3, #8
 8006dee:	431a      	orrs	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	3302      	adds	r3, #2
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	041b      	lsls	r3, r3, #16
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	3303      	adds	r3, #3
 8006dfe:	781b      	ldrb	r3, [r3, #0]
 8006e00:	061b      	lsls	r3, r3, #24
 8006e02:	4313      	orrs	r3, r2
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr

08006e10 <os_rmsbf4>:
#endif


#if !defined(os_rmsbf4)
uint32_t os_rmsbf4 (const uint8_t *buf) {
 8006e10:	b480      	push	{r7}
 8006e12:	b083      	sub	sp, #12
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
    return (uint32_t)((uint32_t)buf[3] | ((uint32_t)buf[2]<<8) | ((uint32_t)buf[1]<<16) | ((uint32_t)buf[0]<<24));
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	3303      	adds	r3, #3
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	3302      	adds	r3, #2
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	021b      	lsls	r3, r3, #8
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	3301      	adds	r3, #1
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	041b      	lsls	r3, r3, #16
 8006e32:	431a      	orrs	r2, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	781b      	ldrb	r3, [r3, #0]
 8006e38:	061b      	lsls	r3, r3, #24
 8006e3a:	4313      	orrs	r3, r2
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <os_wlsbf2>:
#endif


#if !defined(os_wlsbf2)
void os_wlsbf2 (uint8_t *buf, uint16_t v) {
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	460b      	mov	r3, r1
 8006e52:	807b      	strh	r3, [r7, #2]
    buf[0] = v;
 8006e54:	887b      	ldrh	r3, [r7, #2]
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8006e5c:	887b      	ldrh	r3, [r7, #2]
 8006e5e:	0a1b      	lsrs	r3, r3, #8
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	3301      	adds	r3, #1
 8006e66:	b2d2      	uxtb	r2, r2
 8006e68:	701a      	strb	r2, [r3, #0]
}
 8006e6a:	bf00      	nop
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <os_wlsbf4>:
#endif

#if !defined(os_wlsbf4)
void os_wlsbf4 (uint8_t *buf, uint32_t v) {
 8006e76:	b480      	push	{r7}
 8006e78:	b083      	sub	sp, #12
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
 8006e7e:	6039      	str	r1, [r7, #0]
    buf[0] = v;
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	b2da      	uxtb	r2, r3
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>8;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	0a1a      	lsrs	r2, r3, #8
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	b2d2      	uxtb	r2, r2
 8006e92:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>16;
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	0c1a      	lsrs	r2, r3, #16
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	3302      	adds	r3, #2
 8006e9c:	b2d2      	uxtb	r2, r2
 8006e9e:	701a      	strb	r2, [r3, #0]
    buf[3] = v>>24;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	0e1a      	lsrs	r2, r3, #24
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	3303      	adds	r3, #3
 8006ea8:	b2d2      	uxtb	r2, r2
 8006eaa:	701a      	strb	r2, [r3, #0]
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <os_wmsbf4>:
#endif

#if !defined(os_wmsbf4)
void os_wmsbf4 (uint8_t *buf, uint32_t v) {
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
    buf[3] = v;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	3303      	adds	r3, #3
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	b2d2      	uxtb	r2, r2
 8006eca:	701a      	strb	r2, [r3, #0]
    buf[2] = v>>8;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	0a1a      	lsrs	r2, r3, #8
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3302      	adds	r3, #2
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	701a      	strb	r2, [r3, #0]
    buf[1] = v>>16;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	0c1a      	lsrs	r2, r3, #16
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	b2d2      	uxtb	r2, r2
 8006ee2:	701a      	strb	r2, [r3, #0]
    buf[0] = v>>24;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	0e1b      	lsrs	r3, r3, #24
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	701a      	strb	r2, [r3, #0]
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <os_getBattLevel>:
#endif

#if !defined(os_getBattLevel)
uint8_t os_getBattLevel (void) {
 8006efa:	b480      	push	{r7}
 8006efc:	af00      	add	r7, sp, #0
    return MCMD_DEVS_BATT_NOINFO;
 8006efe:	23ff      	movs	r3, #255	; 0xff
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <os_crc16>:
#endif

#if !defined(os_crc16)
// New CRC-16 CCITT(XMODEM) checksum for beacons:
uint16_t os_crc16 (uint8_t *data, size_t len) {
 8006f0a:	b480      	push	{r7}
 8006f0c:	b087      	sub	sp, #28
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	6039      	str	r1, [r7, #0]
    uint16_t remainder = 0;
 8006f14:	2300      	movs	r3, #0
 8006f16:	82fb      	strh	r3, [r7, #22]
    uint16_t polynomial = 0x1021;
 8006f18:	f241 0321 	movw	r3, #4129	; 0x1021
 8006f1c:	81bb      	strh	r3, [r7, #12]
    for( size_t i = 0; i < len; i++ ) {
 8006f1e:	2300      	movs	r3, #0
 8006f20:	613b      	str	r3, [r7, #16]
 8006f22:	e026      	b.n	8006f72 <os_crc16+0x68>
        remainder ^= data[i] << 8;
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	4413      	add	r3, r2
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	021b      	lsls	r3, r3, #8
 8006f2e:	b21a      	sxth	r2, r3
 8006f30:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006f34:	4053      	eors	r3, r2
 8006f36:	b21b      	sxth	r3, r3
 8006f38:	82fb      	strh	r3, [r7, #22]
        for( uint8_t bit = 8; bit > 0; bit--) {
 8006f3a:	2308      	movs	r3, #8
 8006f3c:	73fb      	strb	r3, [r7, #15]
 8006f3e:	e012      	b.n	8006f66 <os_crc16+0x5c>
            if( (remainder & 0x8000) )
 8006f40:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	da08      	bge.n	8006f5a <os_crc16+0x50>
                remainder = (remainder << 1) ^ polynomial;
 8006f48:	8afb      	ldrh	r3, [r7, #22]
 8006f4a:	005b      	lsls	r3, r3, #1
 8006f4c:	b21a      	sxth	r2, r3
 8006f4e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006f52:	4053      	eors	r3, r2
 8006f54:	b21b      	sxth	r3, r3
 8006f56:	82fb      	strh	r3, [r7, #22]
 8006f58:	e002      	b.n	8006f60 <os_crc16+0x56>
            else
                remainder <<= 1;
 8006f5a:	8afb      	ldrh	r3, [r7, #22]
 8006f5c:	005b      	lsls	r3, r3, #1
 8006f5e:	82fb      	strh	r3, [r7, #22]
        for( uint8_t bit = 8; bit > 0; bit--) {
 8006f60:	7bfb      	ldrb	r3, [r7, #15]
 8006f62:	3b01      	subs	r3, #1
 8006f64:	73fb      	strb	r3, [r7, #15]
 8006f66:	7bfb      	ldrb	r3, [r7, #15]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1e9      	bne.n	8006f40 <os_crc16+0x36>
    for( size_t i = 0; i < len; i++ ) {
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	613b      	str	r3, [r7, #16]
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d3d4      	bcc.n	8006f24 <os_crc16+0x1a>
        }
    }
    return remainder;
 8006f7a:	8afb      	ldrh	r3, [r7, #22]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	371c      	adds	r7, #28
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <micB0>:
// ================================================================================

// ================================================================================
// BEG AES

static void micB0 (uint32_t devaddr, uint32_t seqno, int dndir, int len) {
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b084      	sub	sp, #16
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
 8006f94:	603b      	str	r3, [r7, #0]
    os_clearMem(AESaux,16);
 8006f96:	2210      	movs	r2, #16
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4810      	ldr	r0, [pc, #64]	; (8006fdc <micB0+0x54>)
 8006f9c:	f004 fd1e 	bl	800b9dc <memset>
    AESaux[0]  = 0x49;
 8006fa0:	4b0e      	ldr	r3, [pc, #56]	; (8006fdc <micB0+0x54>)
 8006fa2:	2249      	movs	r2, #73	; 0x49
 8006fa4:	701a      	strb	r2, [r3, #0]
    AESaux[5]  = dndir?1:0;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	bf14      	ite	ne
 8006fac:	2301      	movne	r3, #1
 8006fae:	2300      	moveq	r3, #0
 8006fb0:	b2da      	uxtb	r2, r3
 8006fb2:	4b0b      	ldr	r3, [pc, #44]	; (8006fe0 <micB0+0x58>)
 8006fb4:	701a      	strb	r2, [r3, #0]
    AESaux[15] = len;
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <micB0+0x5c>)
 8006fb8:	683a      	ldr	r2, [r7, #0]
 8006fba:	b2d2      	uxtb	r2, r2
 8006fbc:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 8006fbe:	4b0a      	ldr	r3, [pc, #40]	; (8006fe8 <micB0+0x60>)
 8006fc0:	68f9      	ldr	r1, [r7, #12]
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	f7ff ff57 	bl	8006e76 <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8006fc8:	4b08      	ldr	r3, [pc, #32]	; (8006fec <micB0+0x64>)
 8006fca:	68b9      	ldr	r1, [r7, #8]
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f7ff ff52 	bl	8006e76 <os_wlsbf4>
}
 8006fd2:	bf00      	nop
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	2000027c 	.word	0x2000027c
 8006fe0:	20000281 	.word	0x20000281
 8006fe4:	2000028b 	.word	0x2000028b
 8006fe8:	20000282 	.word	0x20000282
 8006fec:	20000286 	.word	0x20000286

08006ff0 <aes_verifyMic>:


static int aes_verifyMic (const uint8_t *key, uint32_t devaddr, uint32_t seqno, int dndir, uint8_t *pdu, int len) {
 8006ff0:	b590      	push	{r4, r7, lr}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	607a      	str	r2, [r7, #4]
 8006ffc:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8006ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007000:	683a      	ldr	r2, [r7, #0]
 8007002:	6879      	ldr	r1, [r7, #4]
 8007004:	68b8      	ldr	r0, [r7, #8]
 8007006:	f7ff ffbf 	bl	8006f88 <micB0>
    os_copyMem(AESkey,key,16);
 800700a:	2210      	movs	r2, #16
 800700c:	68f9      	ldr	r1, [r7, #12]
 800700e:	480d      	ldr	r0, [pc, #52]	; (8007044 <aes_verifyMic+0x54>)
 8007010:	f004 fd5f 	bl	800bad2 <memcpy>
    return os_aes(AES_MIC, pdu, len) == os_rmsbf4(pdu+len);
 8007014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007016:	b29b      	uxth	r3, r3
 8007018:	461a      	mov	r2, r3
 800701a:	6a39      	ldr	r1, [r7, #32]
 800701c:	2002      	movs	r0, #2
 800701e:	f7ff f895 	bl	800614c <os_aes>
 8007022:	4604      	mov	r4, r0
 8007024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007026:	6a3a      	ldr	r2, [r7, #32]
 8007028:	4413      	add	r3, r2
 800702a:	4618      	mov	r0, r3
 800702c:	f7ff fef0 	bl	8006e10 <os_rmsbf4>
 8007030:	4603      	mov	r3, r0
 8007032:	429c      	cmp	r4, r3
 8007034:	bf0c      	ite	eq
 8007036:	2301      	moveq	r3, #1
 8007038:	2300      	movne	r3, #0
 800703a:	b2db      	uxtb	r3, r3
}
 800703c:	4618      	mov	r0, r3
 800703e:	3714      	adds	r7, #20
 8007040:	46bd      	mov	sp, r7
 8007042:	bd90      	pop	{r4, r7, pc}
 8007044:	2000028c 	.word	0x2000028c

08007048 <aes_appendMic>:


static void aes_appendMic (const uint8_t *key, uint32_t devaddr, uint32_t seqno, int dndir, uint8_t *pdu, int len) {
 8007048:	b590      	push	{r4, r7, lr}
 800704a:	b085      	sub	sp, #20
 800704c:	af00      	add	r7, sp, #0
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
 8007054:	603b      	str	r3, [r7, #0]
    micB0(devaddr, seqno, dndir, len);
 8007056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	6879      	ldr	r1, [r7, #4]
 800705c:	68b8      	ldr	r0, [r7, #8]
 800705e:	f7ff ff93 	bl	8006f88 <micB0>
    os_copyMem(AESkey,key,16);
 8007062:	2210      	movs	r2, #16
 8007064:	68f9      	ldr	r1, [r7, #12]
 8007066:	480b      	ldr	r0, [pc, #44]	; (8007094 <aes_appendMic+0x4c>)
 8007068:	f004 fd33 	bl	800bad2 <memcpy>
    // MSB because of internal structure of AES
    os_wmsbf4(pdu+len, os_aes(AES_MIC, pdu, len));
 800706c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800706e:	6a3a      	ldr	r2, [r7, #32]
 8007070:	18d4      	adds	r4, r2, r3
 8007072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007074:	b29b      	uxth	r3, r3
 8007076:	461a      	mov	r2, r3
 8007078:	6a39      	ldr	r1, [r7, #32]
 800707a:	2002      	movs	r0, #2
 800707c:	f7ff f866 	bl	800614c <os_aes>
 8007080:	4603      	mov	r3, r0
 8007082:	4619      	mov	r1, r3
 8007084:	4620      	mov	r0, r4
 8007086:	f7ff ff17 	bl	8006eb8 <os_wmsbf4>
}
 800708a:	bf00      	nop
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bd90      	pop	{r4, r7, pc}
 8007092:	bf00      	nop
 8007094:	2000028c 	.word	0x2000028c

08007098 <aes_appendMic0>:


static void aes_appendMic0 (uint8_t *pdu, int len) {
 8007098:	b590      	push	{r4, r7, lr}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
 80070a0:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 80070a2:	480b      	ldr	r0, [pc, #44]	; (80070d0 <aes_appendMic0+0x38>)
 80070a4:	f7f9 fa9a 	bl	80005dc <os_getDevKey>
    os_wmsbf4(pdu+len, os_aes(AES_MIC|AES_MICNOAUX, pdu, len));  // MSB because of internal structure of AES
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	18d4      	adds	r4, r2, r3
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	b29b      	uxth	r3, r3
 80070b2:	461a      	mov	r2, r3
 80070b4:	6879      	ldr	r1, [r7, #4]
 80070b6:	200a      	movs	r0, #10
 80070b8:	f7ff f848 	bl	800614c <os_aes>
 80070bc:	4603      	mov	r3, r0
 80070be:	4619      	mov	r1, r3
 80070c0:	4620      	mov	r0, r4
 80070c2:	f7ff fef9 	bl	8006eb8 <os_wmsbf4>
}
 80070c6:	bf00      	nop
 80070c8:	370c      	adds	r7, #12
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd90      	pop	{r4, r7, pc}
 80070ce:	bf00      	nop
 80070d0:	2000028c 	.word	0x2000028c

080070d4 <aes_verifyMic0>:


static int aes_verifyMic0 (uint8_t *pdu, int len) {
 80070d4:	b590      	push	{r4, r7, lr}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 80070de:	480d      	ldr	r0, [pc, #52]	; (8007114 <aes_verifyMic0+0x40>)
 80070e0:	f7f9 fa7c 	bl	80005dc <os_getDevKey>
    return os_aes(AES_MIC|AES_MICNOAUX, pdu, len) == os_rmsbf4(pdu+len);
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	461a      	mov	r2, r3
 80070ea:	6879      	ldr	r1, [r7, #4]
 80070ec:	200a      	movs	r0, #10
 80070ee:	f7ff f82d 	bl	800614c <os_aes>
 80070f2:	4604      	mov	r4, r0
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	4413      	add	r3, r2
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff fe88 	bl	8006e10 <os_rmsbf4>
 8007100:	4603      	mov	r3, r0
 8007102:	429c      	cmp	r4, r3
 8007104:	bf0c      	ite	eq
 8007106:	2301      	moveq	r3, #1
 8007108:	2300      	movne	r3, #0
 800710a:	b2db      	uxtb	r3, r3
}
 800710c:	4618      	mov	r0, r3
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	bd90      	pop	{r4, r7, pc}
 8007114:	2000028c 	.word	0x2000028c

08007118 <aes_encrypt>:


static void aes_encrypt (uint8_t *pdu, int len) {
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
    os_getDevKey(AESkey);
 8007122:	4807      	ldr	r0, [pc, #28]	; (8007140 <aes_encrypt+0x28>)
 8007124:	f7f9 fa5a 	bl	80005dc <os_getDevKey>
    os_aes(AES_ENC, pdu, len);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	b29b      	uxth	r3, r3
 800712c:	461a      	mov	r2, r3
 800712e:	6879      	ldr	r1, [r7, #4]
 8007130:	2000      	movs	r0, #0
 8007132:	f7ff f80b 	bl	800614c <os_aes>
}
 8007136:	bf00      	nop
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	2000028c 	.word	0x2000028c

08007144 <aes_cipher>:


static void aes_cipher (const uint8_t *key, uint32_t devaddr, uint32_t seqno, int dndir, uint8_t *payload, int len) {
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	607a      	str	r2, [r7, #4]
 8007150:	603b      	str	r3, [r7, #0]
    if( len <= 0 )
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	2b00      	cmp	r3, #0
 8007156:	dd29      	ble.n	80071ac <aes_cipher+0x68>
        return;
    os_clearMem(AESaux, 16);
 8007158:	2210      	movs	r2, #16
 800715a:	2100      	movs	r1, #0
 800715c:	4815      	ldr	r0, [pc, #84]	; (80071b4 <aes_cipher+0x70>)
 800715e:	f004 fc3d 	bl	800b9dc <memset>
    AESaux[0] = AESaux[15] = 1; // mode=cipher / dir=down / block counter=1
 8007162:	4b15      	ldr	r3, [pc, #84]	; (80071b8 <aes_cipher+0x74>)
 8007164:	2201      	movs	r2, #1
 8007166:	701a      	strb	r2, [r3, #0]
 8007168:	4a12      	ldr	r2, [pc, #72]	; (80071b4 <aes_cipher+0x70>)
 800716a:	781b      	ldrb	r3, [r3, #0]
 800716c:	7013      	strb	r3, [r2, #0]
    AESaux[5] = dndir?1:0;
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	bf14      	ite	ne
 8007174:	2301      	movne	r3, #1
 8007176:	2300      	moveq	r3, #0
 8007178:	b2da      	uxtb	r2, r3
 800717a:	4b10      	ldr	r3, [pc, #64]	; (80071bc <aes_cipher+0x78>)
 800717c:	701a      	strb	r2, [r3, #0]
    os_wlsbf4(AESaux+ 6,devaddr);
 800717e:	4b10      	ldr	r3, [pc, #64]	; (80071c0 <aes_cipher+0x7c>)
 8007180:	68b9      	ldr	r1, [r7, #8]
 8007182:	4618      	mov	r0, r3
 8007184:	f7ff fe77 	bl	8006e76 <os_wlsbf4>
    os_wlsbf4(AESaux+10,seqno);
 8007188:	4b0e      	ldr	r3, [pc, #56]	; (80071c4 <aes_cipher+0x80>)
 800718a:	6879      	ldr	r1, [r7, #4]
 800718c:	4618      	mov	r0, r3
 800718e:	f7ff fe72 	bl	8006e76 <os_wlsbf4>
    os_copyMem(AESkey,key,16);
 8007192:	2210      	movs	r2, #16
 8007194:	68f9      	ldr	r1, [r7, #12]
 8007196:	480c      	ldr	r0, [pc, #48]	; (80071c8 <aes_cipher+0x84>)
 8007198:	f004 fc9b 	bl	800bad2 <memcpy>
    os_aes(AES_CTR, payload, len);
 800719c:	69fb      	ldr	r3, [r7, #28]
 800719e:	b29b      	uxth	r3, r3
 80071a0:	461a      	mov	r2, r3
 80071a2:	69b9      	ldr	r1, [r7, #24]
 80071a4:	2004      	movs	r0, #4
 80071a6:	f7fe ffd1 	bl	800614c <os_aes>
 80071aa:	e000      	b.n	80071ae <aes_cipher+0x6a>
        return;
 80071ac:	bf00      	nop
}
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	2000027c 	.word	0x2000027c
 80071b8:	2000028b 	.word	0x2000028b
 80071bc:	20000281 	.word	0x20000281
 80071c0:	20000282 	.word	0x20000282
 80071c4:	20000286 	.word	0x20000286
 80071c8:	2000028c 	.word	0x2000028c

080071cc <aes_sessKeys>:


static void aes_sessKeys (uint16_t devnonce, const uint8_t *artnonce, uint8_t *nwkkey, uint8_t *artkey) {
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	60b9      	str	r1, [r7, #8]
 80071d4:	607a      	str	r2, [r7, #4]
 80071d6:	603b      	str	r3, [r7, #0]
 80071d8:	4603      	mov	r3, r0
 80071da:	81fb      	strh	r3, [r7, #14]
    os_clearMem(nwkkey, 16);
 80071dc:	2210      	movs	r2, #16
 80071de:	2100      	movs	r1, #0
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f004 fbfb 	bl	800b9dc <memset>
    nwkkey[0] = 0x01;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	701a      	strb	r2, [r3, #0]
    os_copyMem(nwkkey+1, artnonce, LEN_ARTNONCE+LEN_NETID);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	3301      	adds	r3, #1
 80071f0:	2206      	movs	r2, #6
 80071f2:	68b9      	ldr	r1, [r7, #8]
 80071f4:	4618      	mov	r0, r3
 80071f6:	f004 fc6c 	bl	800bad2 <memcpy>
    os_wlsbf2(nwkkey+1+LEN_ARTNONCE+LEN_NETID, devnonce);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	3307      	adds	r3, #7
 80071fe:	89fa      	ldrh	r2, [r7, #14]
 8007200:	4611      	mov	r1, r2
 8007202:	4618      	mov	r0, r3
 8007204:	f7ff fe20 	bl	8006e48 <os_wlsbf2>
    os_copyMem(artkey, nwkkey, 16);
 8007208:	2210      	movs	r2, #16
 800720a:	6879      	ldr	r1, [r7, #4]
 800720c:	6838      	ldr	r0, [r7, #0]
 800720e:	f004 fc60 	bl	800bad2 <memcpy>
    artkey[0] = 0x02;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2202      	movs	r2, #2
 8007216:	701a      	strb	r2, [r3, #0]

    os_getDevKey(AESkey);
 8007218:	4809      	ldr	r0, [pc, #36]	; (8007240 <aes_sessKeys+0x74>)
 800721a:	f7f9 f9df 	bl	80005dc <os_getDevKey>
    os_aes(AES_ENC, nwkkey, 16);
 800721e:	2210      	movs	r2, #16
 8007220:	6879      	ldr	r1, [r7, #4]
 8007222:	2000      	movs	r0, #0
 8007224:	f7fe ff92 	bl	800614c <os_aes>
    os_getDevKey(AESkey);
 8007228:	4805      	ldr	r0, [pc, #20]	; (8007240 <aes_sessKeys+0x74>)
 800722a:	f7f9 f9d7 	bl	80005dc <os_getDevKey>
    os_aes(AES_ENC, artkey, 16);
 800722e:	2210      	movs	r2, #16
 8007230:	6839      	ldr	r1, [r7, #0]
 8007232:	2000      	movs	r0, #0
 8007234:	f7fe ff8a 	bl	800614c <os_aes>
}
 8007238:	bf00      	nop
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	2000028c 	.word	0x2000028c

08007244 <getSensitivity>:
    { 141-135,  141-132, 141-129 },  // SF10
    { 141-138,  141-135, 141-132 },  // SF11
    { 141-141,  141-138, 141-135 }   // SF12
};

int getSensitivity (rps_t rps) {
 8007244:	b590      	push	{r4, r7, lr}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	4603      	mov	r3, r0
 800724c:	80fb      	strh	r3, [r7, #6]
    return -141 + TABLE_GET_U1_TWODIM(SENSITIVITY, getSf(rps), getBw(rps));
 800724e:	88fb      	ldrh	r3, [r7, #6]
 8007250:	4618      	mov	r0, r3
 8007252:	f7ff fca1 	bl	8006b98 <getSf>
 8007256:	4603      	mov	r3, r0
 8007258:	461a      	mov	r2, r3
 800725a:	4613      	mov	r3, r2
 800725c:	005b      	lsls	r3, r3, #1
 800725e:	4413      	add	r3, r2
 8007260:	4a08      	ldr	r2, [pc, #32]	; (8007284 <getSensitivity+0x40>)
 8007262:	189c      	adds	r4, r3, r2
 8007264:	88fb      	ldrh	r3, [r7, #6]
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff fca6 	bl	8006bb8 <getBw>
 800726c:	4603      	mov	r3, r0
 800726e:	4619      	mov	r1, r3
 8007270:	4620      	mov	r0, r4
 8007272:	f7fe fea8 	bl	8005fc6 <table_get_u1>
 8007276:	4603      	mov	r3, r0
 8007278:	3b8d      	subs	r3, #141	; 0x8d
}
 800727a:	4618      	mov	r0, r3
 800727c:	370c      	adds	r7, #12
 800727e:	46bd      	mov	sp, r7
 8007280:	bd90      	pop	{r4, r7, pc}
 8007282:	bf00      	nop
 8007284:	0800dd6c 	.word	0x0800dd6c

08007288 <calcAirTime>:

ostime_t calcAirTime (rps_t rps, uint8_t plen) {
 8007288:	b590      	push	{r4, r7, lr}
 800728a:	b087      	sub	sp, #28
 800728c:	af00      	add	r7, sp, #0
 800728e:	4603      	mov	r3, r0
 8007290:	460a      	mov	r2, r1
 8007292:	80fb      	strh	r3, [r7, #6]
 8007294:	4613      	mov	r3, r2
 8007296:	717b      	strb	r3, [r7, #5]
    uint8_t bw = getBw(rps);  // 0,1,2 = 125,250,500kHz
 8007298:	88fb      	ldrh	r3, [r7, #6]
 800729a:	4618      	mov	r0, r3
 800729c:	f7ff fc8c 	bl	8006bb8 <getBw>
 80072a0:	4603      	mov	r3, r0
 80072a2:	72fb      	strb	r3, [r7, #11]
    uint8_t sf = getSf(rps);  // 0=FSK, 1..6 = SF7..12
 80072a4:	88fb      	ldrh	r3, [r7, #6]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f7ff fc76 	bl	8006b98 <getSf>
 80072ac:	4603      	mov	r3, r0
 80072ae:	72bb      	strb	r3, [r7, #10]
    if( sf == FSK ) {
 80072b0:	7abb      	ldrb	r3, [r7, #10]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10c      	bne.n	80072d0 <calcAirTime+0x48>
        return (plen+/*preamble*/5+/*syncword*/3+/*len*/1+/*crc*/2) * /*bits/byte*/8
 80072b6:	797b      	ldrb	r3, [r7, #5]
 80072b8:	330b      	adds	r3, #11
            * (int32_t)LMIC_OSTICKS_PER_SEC / /*kbit/s*/50000;
 80072ba:	f44f 327a 	mov.w	r2, #256000	; 0x3e800
 80072be:	fb02 f303 	mul.w	r3, r2, r3
 80072c2:	4a3c      	ldr	r2, [pc, #240]	; (80073b4 <calcAirTime+0x12c>)
 80072c4:	fb82 1203 	smull	r1, r2, r2, r3
 80072c8:	1312      	asrs	r2, r2, #12
 80072ca:	17db      	asrs	r3, r3, #31
 80072cc:	1ad3      	subs	r3, r2, r3
 80072ce:	e06d      	b.n	80073ac <calcAirTime+0x124>
    }
    uint8_t sfx = 4*(sf+(7-SF7));
 80072d0:	7abb      	ldrb	r3, [r7, #10]
 80072d2:	3306      	adds	r3, #6
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	009b      	lsls	r3, r3, #2
 80072d8:	75fb      	strb	r3, [r7, #23]
    uint8_t q = sfx - (sf >= SF11 ? 8 : 0);
 80072da:	7abb      	ldrb	r3, [r7, #10]
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d901      	bls.n	80072e4 <calcAirTime+0x5c>
 80072e0:	2308      	movs	r3, #8
 80072e2:	e000      	b.n	80072e6 <calcAirTime+0x5e>
 80072e4:	2300      	movs	r3, #0
 80072e6:	7dfa      	ldrb	r2, [r7, #23]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	727b      	strb	r3, [r7, #9]
    int tmp = 8*plen - sfx + 28 + (getNocrc(rps)?0:16) - (getIh(rps)?20:0);
 80072ec:	797b      	ldrb	r3, [r7, #5]
 80072ee:	00da      	lsls	r2, r3, #3
 80072f0:	7dfb      	ldrb	r3, [r7, #23]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	f103 041c 	add.w	r4, r3, #28
 80072f8:	88fb      	ldrh	r3, [r7, #6]
 80072fa:	4618      	mov	r0, r3
 80072fc:	f7ff fc99 	bl	8006c32 <getNocrc>
 8007300:	4603      	mov	r3, r0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <calcAirTime+0x82>
 8007306:	2300      	movs	r3, #0
 8007308:	e000      	b.n	800730c <calcAirTime+0x84>
 800730a:	2310      	movs	r3, #16
 800730c:	441c      	add	r4, r3
 800730e:	88fb      	ldrh	r3, [r7, #6]
 8007310:	4618      	mov	r0, r3
 8007312:	f7ff fcb5 	bl	8006c80 <getIh>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d001      	beq.n	8007320 <calcAirTime+0x98>
 800731c:	2314      	movs	r3, #20
 800731e:	e000      	b.n	8007322 <calcAirTime+0x9a>
 8007320:	2300      	movs	r3, #0
 8007322:	1ae3      	subs	r3, r4, r3
 8007324:	613b      	str	r3, [r7, #16]
    if( tmp > 0 ) {
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	2b00      	cmp	r3, #0
 800732a:	dd15      	ble.n	8007358 <calcAirTime+0xd0>
        tmp = (tmp + q - 1) / q;
 800732c:	7a7a      	ldrb	r2, [r7, #9]
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	4413      	add	r3, r2
 8007332:	1e5a      	subs	r2, r3, #1
 8007334:	7a7b      	ldrb	r3, [r7, #9]
 8007336:	fb92 f3f3 	sdiv	r3, r2, r3
 800733a:	613b      	str	r3, [r7, #16]
        tmp *= getCr(rps)+5;
 800733c:	88fb      	ldrh	r3, [r7, #6]
 800733e:	4618      	mov	r0, r3
 8007340:	f7ff fc4c 	bl	8006bdc <getCr>
 8007344:	4603      	mov	r3, r0
 8007346:	1d5a      	adds	r2, r3, #5
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	fb02 f303 	mul.w	r3, r2, r3
 800734e:	613b      	str	r3, [r7, #16]
        tmp += 8;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	3308      	adds	r3, #8
 8007354:	613b      	str	r3, [r7, #16]
 8007356:	e001      	b.n	800735c <calcAirTime+0xd4>
    } else {
        tmp = 8;
 8007358:	2308      	movs	r3, #8
 800735a:	613b      	str	r3, [r7, #16]
    }
    tmp = (tmp<<2) + /*preamble*/49 /* 4 * (8 + 4.25) */;
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	3331      	adds	r3, #49	; 0x31
 8007362:	613b      	str	r3, [r7, #16]
    //
    // osticks =  tmp * LMIC_OSTICKS_PER_SEC * 1<<sf / bw
    //
    // 3 => counter reduced divisor 125000/8 => 15625
    // 2 => counter 2 shift on tmp
    sfx = sf+(7-SF7) - (3+2) - bw;
 8007364:	7aba      	ldrb	r2, [r7, #10]
 8007366:	7afb      	ldrb	r3, [r7, #11]
 8007368:	1ad3      	subs	r3, r2, r3
 800736a:	b2db      	uxtb	r3, r3
 800736c:	3301      	adds	r3, #1
 800736e:	75fb      	strb	r3, [r7, #23]
    int div = 15625;
 8007370:	f643 5309 	movw	r3, #15625	; 0x3d09
 8007374:	60fb      	str	r3, [r7, #12]
    if( sfx > 4 ) {
 8007376:	7dfb      	ldrb	r3, [r7, #23]
 8007378:	2b04      	cmp	r3, #4
 800737a:	d907      	bls.n	800738c <calcAirTime+0x104>
        // prevent 32bit signed int overflow in last step
        div >>= sfx-4;
 800737c:	7dfb      	ldrb	r3, [r7, #23]
 800737e:	3b04      	subs	r3, #4
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	fa42 f303 	asr.w	r3, r2, r3
 8007386:	60fb      	str	r3, [r7, #12]
        sfx = 4;
 8007388:	2304      	movs	r3, #4
 800738a:	75fb      	strb	r3, [r7, #23]
    }
    // Need 32bit arithmetic for this last step
    return (((ostime_t)tmp << sfx) * LMIC_OSTICKS_PER_SEC + div/2) / div;
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	7dfb      	ldrb	r3, [r7, #23]
 8007390:	fa02 f303 	lsl.w	r3, r2, r3
 8007394:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8007398:	fb03 f202 	mul.w	r2, r3, r2
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	0fd9      	lsrs	r1, r3, #31
 80073a0:	440b      	add	r3, r1
 80073a2:	105b      	asrs	r3, r3, #1
 80073a4:	441a      	add	r2, r3
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	371c      	adds	r7, #28
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd90      	pop	{r4, r7, pc}
 80073b4:	14f8b589 	.word	0x14f8b589

080073b8 <calcRxWindow>:
#endif
};


#if !defined(LMIC_DISABLE_BEACONS)
static ostime_t calcRxWindow (uint8_t secs, dr_t dr) {
 80073b8:	b590      	push	{r4, r7, lr}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	4603      	mov	r3, r0
 80073c0:	460a      	mov	r2, r1
 80073c2:	71fb      	strb	r3, [r7, #7]
 80073c4:	4613      	mov	r3, r2
 80073c6:	71bb      	strb	r3, [r7, #6]
    ostime_t rxoff, err;
    if( secs==0 ) {
 80073c8:	79fb      	ldrb	r3, [r7, #7]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d108      	bne.n	80073e0 <calcRxWindow+0x28>
        // aka 128 secs (next becaon)
        rxoff = LMIC.drift;
 80073ce:	4b26      	ldr	r3, [pc, #152]	; (8007468 <calcRxWindow+0xb0>)
 80073d0:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 80073d4:	617b      	str	r3, [r7, #20]
        err = LMIC.lastDriftDiff;
 80073d6:	4b24      	ldr	r3, [pc, #144]	; (8007468 <calcRxWindow+0xb0>)
 80073d8:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 80073dc:	613b      	str	r3, [r7, #16]
 80073de:	e011      	b.n	8007404 <calcRxWindow+0x4c>
    } else {
        // scheduled RX window within secs into current beacon period
        rxoff = (LMIC.drift * (ostime_t)secs) >> BCN_INTV_exp;
 80073e0:	4b21      	ldr	r3, [pc, #132]	; (8007468 <calcRxWindow+0xb0>)
 80073e2:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 80073e6:	461a      	mov	r2, r3
 80073e8:	79fb      	ldrb	r3, [r7, #7]
 80073ea:	fb02 f303 	mul.w	r3, r2, r3
 80073ee:	09db      	lsrs	r3, r3, #7
 80073f0:	617b      	str	r3, [r7, #20]
        err = (LMIC.lastDriftDiff * (ostime_t)secs) >> BCN_INTV_exp;
 80073f2:	4b1d      	ldr	r3, [pc, #116]	; (8007468 <calcRxWindow+0xb0>)
 80073f4:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	; 0x4e
 80073f8:	461a      	mov	r2, r3
 80073fa:	79fb      	ldrb	r3, [r7, #7]
 80073fc:	fb02 f303 	mul.w	r3, r2, r3
 8007400:	09db      	lsrs	r3, r3, #7
 8007402:	613b      	str	r3, [r7, #16]
    }
    uint8_t rxsyms = MINRX_SYMS;
 8007404:	2305      	movs	r3, #5
 8007406:	73fb      	strb	r3, [r7, #15]
    err += (ostime_t)LMIC.maxDriftDiff * LMIC.missedBcns;
 8007408:	4b17      	ldr	r3, [pc, #92]	; (8007468 <calcRxWindow+0xb0>)
 800740a:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 800740e:	461a      	mov	r2, r3
 8007410:	4b15      	ldr	r3, [pc, #84]	; (8007468 <calcRxWindow+0xb0>)
 8007412:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
 8007416:	fb02 f303 	mul.w	r3, r2, r3
 800741a:	693a      	ldr	r2, [r7, #16]
 800741c:	4413      	add	r3, r2
 800741e:	613b      	str	r3, [r7, #16]
    LMIC.rxsyms = MINRX_SYMS + (err / dr2hsym(dr));
 8007420:	79bb      	ldrb	r3, [r7, #6]
 8007422:	f003 0307 	and.w	r3, r3, #7
 8007426:	4619      	mov	r1, r3
 8007428:	4810      	ldr	r0, [pc, #64]	; (800746c <calcRxWindow+0xb4>)
 800742a:	f7fe fdfb 	bl	8006024 <table_get_ostime>
 800742e:	4602      	mov	r2, r0
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	fbb3 f3f2 	udiv	r3, r3, r2
 8007436:	b2db      	uxtb	r3, r3
 8007438:	3305      	adds	r3, #5
 800743a:	b2da      	uxtb	r2, r3
 800743c:	4b0a      	ldr	r3, [pc, #40]	; (8007468 <calcRxWindow+0xb0>)
 800743e:	741a      	strb	r2, [r3, #16]

    return (rxsyms-PAMBL_SYMS) * dr2hsym(dr) + rxoff;
 8007440:	7bfb      	ldrb	r3, [r7, #15]
 8007442:	3b08      	subs	r3, #8
 8007444:	461c      	mov	r4, r3
 8007446:	79bb      	ldrb	r3, [r7, #6]
 8007448:	f003 0307 	and.w	r3, r3, #7
 800744c:	4619      	mov	r1, r3
 800744e:	4807      	ldr	r0, [pc, #28]	; (800746c <calcRxWindow+0xb4>)
 8007450:	f7fe fde8 	bl	8006024 <table_get_ostime>
 8007454:	4603      	mov	r3, r0
 8007456:	fb03 f204 	mul.w	r2, r3, r4
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	4413      	add	r3, r2
}
 800745e:	4618      	mov	r0, r3
 8007460:	371c      	adds	r7, #28
 8007462:	46bd      	mov	sp, r7
 8007464:	bd90      	pop	{r4, r7, pc}
 8007466:	bf00      	nop
 8007468:	2000033c 	.word	0x2000033c
 800746c:	0800dd90 	.word	0x0800dd90

08007470 <calcBcnRxWindowFromMillis>:


// Setup beacon RX parameters assuming we have an error of ms (aka +/-(ms/2))
static void calcBcnRxWindowFromMillis (uint8_t ms, bool ini) {
 8007470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007474:	b086      	sub	sp, #24
 8007476:	af00      	add	r7, sp, #0
 8007478:	4603      	mov	r3, r0
 800747a:	460a      	mov	r2, r1
 800747c:	73fb      	strb	r3, [r7, #15]
 800747e:	4613      	mov	r3, r2
 8007480:	73bb      	strb	r3, [r7, #14]
    if( ini ) {
 8007482:	7bbb      	ldrb	r3, [r7, #14]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d014      	beq.n	80074b2 <calcBcnRxWindowFromMillis+0x42>
        LMIC.drift = 0;
 8007488:	4b3c      	ldr	r3, [pc, #240]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 800748a:	2200      	movs	r2, #0
 800748c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        LMIC.maxDriftDiff = 0;
 8007490:	4b3a      	ldr	r3, [pc, #232]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 8007492:	2200      	movs	r2, #0
 8007494:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
        LMIC.missedBcns = 0;
 8007498:	4b38      	ldr	r3, [pc, #224]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 800749a:	2200      	movs	r2, #0
 800749c:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
        LMIC.bcninfo.flags |= BCN_NODRIFT|BCN_NODDIFF;
 80074a0:	4b36      	ldr	r3, [pc, #216]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 80074a2:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80074a6:	f043 030c 	orr.w	r3, r3, #12
 80074aa:	b2da      	uxtb	r2, r3
 80074ac:	4b33      	ldr	r3, [pc, #204]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 80074ae:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
    }
    ostime_t hsym = dr2hsym(DR_BCN);
 80074b2:	2102      	movs	r1, #2
 80074b4:	4832      	ldr	r0, [pc, #200]	; (8007580 <calcBcnRxWindowFromMillis+0x110>)
 80074b6:	f7fe fdb5 	bl	8006024 <table_get_ostime>
 80074ba:	6178      	str	r0, [r7, #20]
    LMIC.bcnRxsyms = MINRX_SYMS + ms2osticksCeil(ms) / hsym;
 80074bc:	7bfb      	ldrb	r3, [r7, #15]
 80074be:	2200      	movs	r2, #0
 80074c0:	4698      	mov	r8, r3
 80074c2:	4691      	mov	r9, r2
 80074c4:	4642      	mov	r2, r8
 80074c6:	464b      	mov	r3, r9
 80074c8:	f04f 0000 	mov.w	r0, #0
 80074cc:	f04f 0100 	mov.w	r1, #0
 80074d0:	0159      	lsls	r1, r3, #5
 80074d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074d6:	0150      	lsls	r0, r2, #5
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	ebb2 0408 	subs.w	r4, r2, r8
 80074e0:	eb63 0509 	sbc.w	r5, r3, r9
 80074e4:	f04f 0200 	mov.w	r2, #0
 80074e8:	f04f 0300 	mov.w	r3, #0
 80074ec:	00ab      	lsls	r3, r5, #2
 80074ee:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80074f2:	00a2      	lsls	r2, r4, #2
 80074f4:	4614      	mov	r4, r2
 80074f6:	461d      	mov	r5, r3
 80074f8:	eb14 0a08 	adds.w	sl, r4, r8
 80074fc:	eb45 0b09 	adc.w	fp, r5, r9
 8007500:	f04f 0200 	mov.w	r2, #0
 8007504:	f04f 0300 	mov.w	r3, #0
 8007508:	ea4f 230b 	mov.w	r3, fp, lsl #8
 800750c:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8007510:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8007514:	4692      	mov	sl, r2
 8007516:	469b      	mov	fp, r3
 8007518:	4652      	mov	r2, sl
 800751a:	465b      	mov	r3, fp
 800751c:	f240 31e7 	movw	r1, #999	; 0x3e7
 8007520:	1851      	adds	r1, r2, r1
 8007522:	6039      	str	r1, [r7, #0]
 8007524:	f143 0300 	adc.w	r3, r3, #0
 8007528:	607b      	str	r3, [r7, #4]
 800752a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800752e:	f04f 0300 	mov.w	r3, #0
 8007532:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007536:	f7f8 feab 	bl	8000290 <__aeabi_uldivmod>
 800753a:	4602      	mov	r2, r0
 800753c:	460b      	mov	r3, r1
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	fbb2 f3f3 	udiv	r3, r2, r3
 8007544:	b2db      	uxtb	r3, r3
 8007546:	3305      	adds	r3, #5
 8007548:	b2da      	uxtb	r2, r3
 800754a:	4b0c      	ldr	r3, [pc, #48]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 800754c:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - (LMIC.bcnRxsyms-PAMBL_SYMS) * hsym;
 8007550:	4b0a      	ldr	r3, [pc, #40]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 8007552:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8007556:	4b09      	ldr	r3, [pc, #36]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 8007558:	f893 3125 	ldrb.w	r3, [r3, #293]	; 0x125
 800755c:	3b08      	subs	r3, #8
 800755e:	4619      	mov	r1, r3
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	fb01 f303 	mul.w	r3, r1, r3
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	f503 137a 	add.w	r3, r3, #4096000	; 0x3e8000
 800756c:	4a03      	ldr	r2, [pc, #12]	; (800757c <calcBcnRxWindowFromMillis+0x10c>)
 800756e:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
}
 8007572:	bf00      	nop
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800757c:	2000033c 	.word	0x2000033c
 8007580:	0800dd90 	.word	0x0800dd90

08007584 <rxschedInit>:
#endif // !LMIC_DISABLE_BEACONS


#if !defined(LMIC_DISABLE_PING)
// Setup scheduled RX window (ping/multicast slot)
static void rxschedInit (rxsched_t *rxsched) {
 8007584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	b085      	sub	sp, #20
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
    os_clearMem(AESkey,16);
 800758e:	2210      	movs	r2, #16
 8007590:	2100      	movs	r1, #0
 8007592:	484a      	ldr	r0, [pc, #296]	; (80076bc <rxschedInit+0x138>)
 8007594:	f004 fa22 	bl	800b9dc <memset>
    os_clearMem(LMIC.frame+8,8);
 8007598:	4b49      	ldr	r3, [pc, #292]	; (80076c0 <rxschedInit+0x13c>)
 800759a:	2208      	movs	r2, #8
 800759c:	2100      	movs	r1, #0
 800759e:	4618      	mov	r0, r3
 80075a0:	f004 fa1c 	bl	800b9dc <memset>
    os_wlsbf4(LMIC.frame, LMIC.bcninfo.time);
 80075a4:	4b47      	ldr	r3, [pc, #284]	; (80076c4 <rxschedInit+0x140>)
 80075a6:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 80075aa:	4619      	mov	r1, r3
 80075ac:	4846      	ldr	r0, [pc, #280]	; (80076c8 <rxschedInit+0x144>)
 80075ae:	f7ff fc62 	bl	8006e76 <os_wlsbf4>
    os_wlsbf4(LMIC.frame+4, LMIC.devaddr);
 80075b2:	4a46      	ldr	r2, [pc, #280]	; (80076cc <rxschedInit+0x148>)
 80075b4:	4b43      	ldr	r3, [pc, #268]	; (80076c4 <rxschedInit+0x140>)
 80075b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80075ba:	4619      	mov	r1, r3
 80075bc:	4610      	mov	r0, r2
 80075be:	f7ff fc5a 	bl	8006e76 <os_wlsbf4>
    os_aes(AES_ENC,LMIC.frame,16);
 80075c2:	2210      	movs	r2, #16
 80075c4:	4940      	ldr	r1, [pc, #256]	; (80076c8 <rxschedInit+0x144>)
 80075c6:	2000      	movs	r0, #0
 80075c8:	f7fe fdc0 	bl	800614c <os_aes>
    uint8_t intvExp = rxsched->intvExp;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	785b      	ldrb	r3, [r3, #1]
 80075d0:	73fb      	strb	r3, [r7, #15]
    ostime_t off = os_rlsbf2(LMIC.frame) & (0x0FFF >> (7 - intvExp)); // random offset (slot units)
 80075d2:	483d      	ldr	r0, [pc, #244]	; (80076c8 <rxschedInit+0x144>)
 80075d4:	f7ff fbeb 	bl	8006dae <os_rlsbf2>
 80075d8:	4603      	mov	r3, r0
 80075da:	4619      	mov	r1, r3
 80075dc:	7bfb      	ldrb	r3, [r7, #15]
 80075de:	f1c3 0307 	rsb	r3, r3, #7
 80075e2:	f640 72ff 	movw	r2, #4095	; 0xfff
 80075e6:	fa42 f303 	asr.w	r3, r2, r3
 80075ea:	400b      	ands	r3, r1
 80075ec:	60bb      	str	r3, [r7, #8]
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 80075ee:	4b35      	ldr	r3, [pc, #212]	; (80076c4 <rxschedInit+0x140>)
 80075f0:	f8d3 612c 	ldr.w	r6, [r3, #300]	; 0x12c
                       BCN_RESERVE_osticks +
                       ms2osticks(BCN_SLOT_SPAN_ms * off)); // random offset osticks
 80075f4:	68ba      	ldr	r2, [r7, #8]
 80075f6:	4613      	mov	r3, r2
 80075f8:	011b      	lsls	r3, r3, #4
 80075fa:	1a9b      	subs	r3, r3, r2
 80075fc:	005b      	lsls	r3, r3, #1
 80075fe:	461a      	mov	r2, r3
 8007600:	2300      	movs	r3, #0
 8007602:	4690      	mov	r8, r2
 8007604:	4699      	mov	r9, r3
 8007606:	4642      	mov	r2, r8
 8007608:	464b      	mov	r3, r9
 800760a:	f04f 0000 	mov.w	r0, #0
 800760e:	f04f 0100 	mov.w	r1, #0
 8007612:	0159      	lsls	r1, r3, #5
 8007614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007618:	0150      	lsls	r0, r2, #5
 800761a:	4602      	mov	r2, r0
 800761c:	460b      	mov	r3, r1
 800761e:	ebb2 0408 	subs.w	r4, r2, r8
 8007622:	eb63 0509 	sbc.w	r5, r3, r9
 8007626:	f04f 0200 	mov.w	r2, #0
 800762a:	f04f 0300 	mov.w	r3, #0
 800762e:	00ab      	lsls	r3, r5, #2
 8007630:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8007634:	00a2      	lsls	r2, r4, #2
 8007636:	4614      	mov	r4, r2
 8007638:	461d      	mov	r5, r3
 800763a:	eb14 0a08 	adds.w	sl, r4, r8
 800763e:	eb45 0b09 	adc.w	fp, r5, r9
 8007642:	f04f 0200 	mov.w	r2, #0
 8007646:	f04f 0300 	mov.w	r3, #0
 800764a:	ea4f 230b 	mov.w	r3, fp, lsl #8
 800764e:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8007652:	ea4f 220a 	mov.w	r2, sl, lsl #8
 8007656:	4692      	mov	sl, r2
 8007658:	469b      	mov	fp, r3
 800765a:	4650      	mov	r0, sl
 800765c:	4659      	mov	r1, fp
 800765e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007662:	f04f 0300 	mov.w	r3, #0
 8007666:	f7f8 fe13 	bl	8000290 <__aeabi_uldivmod>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	4613      	mov	r3, r2
                       BCN_RESERVE_osticks +
 8007670:	4433      	add	r3, r6
 8007672:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8007676:	f503 7380 	add.w	r3, r3, #256	; 0x100
    rxsched->rxbase = (LMIC.bcninfo.txtime +
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6053      	str	r3, [r2, #4]
    rxsched->slot   = 0;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2200      	movs	r2, #0
 8007682:	709a      	strb	r2, [r3, #2]
    rxsched->rxtime = rxsched->rxbase - calcRxWindow(/*secs BCN_RESERVE*/2+(1<<intvExp),rxsched->dr);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685c      	ldr	r4, [r3, #4]
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	2201      	movs	r2, #1
 800768c:	fa02 f303 	lsl.w	r3, r2, r3
 8007690:	b2db      	uxtb	r3, r3
 8007692:	3302      	adds	r3, #2
 8007694:	b2da      	uxtb	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	781b      	ldrb	r3, [r3, #0]
 800769a:	4619      	mov	r1, r3
 800769c:	4610      	mov	r0, r2
 800769e:	f7ff fe8b 	bl	80073b8 <calcRxWindow>
 80076a2:	4603      	mov	r3, r0
 80076a4:	1ae2      	subs	r2, r4, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 80076aa:	4b06      	ldr	r3, [pc, #24]	; (80076c4 <rxschedInit+0x140>)
 80076ac:	7c1a      	ldrb	r2, [r3, #16]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	70da      	strb	r2, [r3, #3]
}
 80076b2:	bf00      	nop
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	2000028c 	.word	0x2000028c
 80076c0:	20000428 	.word	0x20000428
 80076c4:	2000033c 	.word	0x2000033c
 80076c8:	20000420 	.word	0x20000420
 80076cc:	20000424 	.word	0x20000424

080076d0 <rxschedNext>:


static bool rxschedNext (rxsched_t *rxsched, ostime_t cando) {
 80076d0:	b590      	push	{r4, r7, lr}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  again:
    if( (ostimediff_t)(rxsched->rxtime - cando) >= 0 )
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	689a      	ldr	r2, [r3, #8]
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	db01      	blt.n	80076ea <rxschedNext+0x1a>
        return 1;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e03a      	b.n	8007760 <rxschedNext+0x90>
    uint8_t slot;
    if( (slot=rxsched->slot) >= 128 )
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	789b      	ldrb	r3, [r3, #2]
 80076ee:	73fb      	strb	r3, [r7, #15]
 80076f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	da01      	bge.n	80076fc <rxschedNext+0x2c>
        return 0;
 80076f8:	2300      	movs	r3, #0
 80076fa:	e031      	b.n	8007760 <rxschedNext+0x90>
    uint8_t intv = 1<<rxsched->intvExp;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	461a      	mov	r2, r3
 8007702:	2301      	movs	r3, #1
 8007704:	4093      	lsls	r3, r2
 8007706:	73bb      	strb	r3, [r7, #14]
    if( (rxsched->slot = (slot += (intv))) >= 128 )
 8007708:	7bfa      	ldrb	r2, [r7, #15]
 800770a:	7bbb      	ldrb	r3, [r7, #14]
 800770c:	4413      	add	r3, r2
 800770e:	73fb      	strb	r3, [r7, #15]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	7bfa      	ldrb	r2, [r7, #15]
 8007714:	709a      	strb	r2, [r3, #2]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	789b      	ldrb	r3, [r3, #2]
 800771a:	b25b      	sxtb	r3, r3
 800771c:	2b00      	cmp	r3, #0
 800771e:	da01      	bge.n	8007724 <rxschedNext+0x54>
        return 0;
 8007720:	2300      	movs	r3, #0
 8007722:	e01d      	b.n	8007760 <rxschedNext+0x90>
    rxsched->rxtime = rxsched->rxbase
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6859      	ldr	r1, [r3, #4]
        + ((BCN_WINDOW_osticks * (ostime_t)slot) >> BCN_INTV_exp)
 8007728:	7bfa      	ldrb	r2, [r7, #15]
 800772a:	4613      	mov	r3, r2
 800772c:	011b      	lsls	r3, r3, #4
 800772e:	1a9b      	subs	r3, r3, r2
 8007730:	049b      	lsls	r3, r3, #18
 8007732:	09db      	lsrs	r3, r3, #7
 8007734:	18cc      	adds	r4, r1, r3
        - calcRxWindow(/*secs BCN_RESERVE*/2+slot+intv,rxsched->dr);
 8007736:	7bfa      	ldrb	r2, [r7, #15]
 8007738:	7bbb      	ldrb	r3, [r7, #14]
 800773a:	4413      	add	r3, r2
 800773c:	b2db      	uxtb	r3, r3
 800773e:	3302      	adds	r3, #2
 8007740:	b2da      	uxtb	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	4619      	mov	r1, r3
 8007748:	4610      	mov	r0, r2
 800774a:	f7ff fe35 	bl	80073b8 <calcRxWindow>
 800774e:	4603      	mov	r3, r0
 8007750:	1ae2      	subs	r2, r4, r3
    rxsched->rxtime = rxsched->rxbase
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	609a      	str	r2, [r3, #8]
    rxsched->rxsyms = LMIC.rxsyms;
 8007756:	4b04      	ldr	r3, [pc, #16]	; (8007768 <rxschedNext+0x98>)
 8007758:	7c1a      	ldrb	r2, [r3, #16]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	70da      	strb	r2, [r3, #3]
    goto again;
 800775e:	e7bc      	b.n	80076da <rxschedNext+0xa>
}
 8007760:	4618      	mov	r0, r3
 8007762:	3714      	adds	r7, #20
 8007764:	46bd      	mov	sp, r7
 8007766:	bd90      	pop	{r4, r7, pc}
 8007768:	2000033c 	.word	0x2000033c

0800776c <rndDelay>:
#endif // !LMIC_DISABLE_PING)


static ostime_t rndDelay (uint8_t secSpan) {
 800776c:	b590      	push	{r4, r7, lr}
 800776e:	b085      	sub	sp, #20
 8007770:	af00      	add	r7, sp, #0
 8007772:	4603      	mov	r3, r0
 8007774:	71fb      	strb	r3, [r7, #7]
    uint16_t r = os_getRndU2();
 8007776:	f003 fb1b 	bl	800adb0 <radio_rand1>
 800777a:	4603      	mov	r3, r0
 800777c:	021b      	lsls	r3, r3, #8
 800777e:	b21c      	sxth	r4, r3
 8007780:	f003 fb16 	bl	800adb0 <radio_rand1>
 8007784:	4603      	mov	r3, r0
 8007786:	b21b      	sxth	r3, r3
 8007788:	4323      	orrs	r3, r4
 800778a:	b21b      	sxth	r3, r3
 800778c:	817b      	strh	r3, [r7, #10]
    ostime_t delay = r;
 800778e:	897b      	ldrh	r3, [r7, #10]
 8007790:	60fb      	str	r3, [r7, #12]
    if( delay > LMIC_OSTICKS_PER_SEC )
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8007798:	d90b      	bls.n	80077b2 <rndDelay+0x46>
        delay = r % (uint16_t)LMIC_OSTICKS_PER_SEC;
 800779a:	897b      	ldrh	r3, [r7, #10]
 800779c:	4a12      	ldr	r2, [pc, #72]	; (80077e8 <rndDelay+0x7c>)
 800779e:	fba2 1203 	umull	r1, r2, r2, r3
 80077a2:	0ad2      	lsrs	r2, r2, #11
 80077a4:	f44f 41fa 	mov.w	r1, #32000	; 0x7d00
 80077a8:	fb01 f202 	mul.w	r2, r1, r2
 80077ac:	1a9b      	subs	r3, r3, r2
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	60fb      	str	r3, [r7, #12]
    if( secSpan > 0 )
 80077b2:	79fb      	ldrb	r3, [r7, #7]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d011      	beq.n	80077dc <rndDelay+0x70>
        delay += ((uint8_t)r % secSpan) * LMIC_OSTICKS_PER_SEC;
 80077b8:	897b      	ldrh	r3, [r7, #10]
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	79fa      	ldrb	r2, [r7, #7]
 80077be:	fbb3 f1f2 	udiv	r1, r3, r2
 80077c2:	fb01 f202 	mul.w	r2, r1, r2
 80077c6:	1a9b      	subs	r3, r3, r2
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	461a      	mov	r2, r3
 80077cc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80077d0:	fb02 f303 	mul.w	r3, r2, r3
 80077d4:	461a      	mov	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	4413      	add	r3, r2
 80077da:	60fb      	str	r3, [r7, #12]
    return delay;
 80077dc:	68fb      	ldr	r3, [r7, #12]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3714      	adds	r7, #20
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd90      	pop	{r4, r7, pc}
 80077e6:	bf00      	nop
 80077e8:	10624dd3 	.word	0x10624dd3

080077ec <txDelay>:


static void txDelay (ostime_t reftime, uint8_t secSpan) {
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b082      	sub	sp, #8
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	460b      	mov	r3, r1
 80077f6:	70fb      	strb	r3, [r7, #3]
    reftime += rndDelay(secSpan);
 80077f8:	78fb      	ldrb	r3, [r7, #3]
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7ff ffb6 	bl	800776c <rndDelay>
 8007800:	4602      	mov	r2, r0
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4413      	add	r3, r2
 8007806:	607b      	str	r3, [r7, #4]
    if( LMIC.globalDutyRate == 0  ||  (ostimediff_t)(reftime - LMIC.globalDutyAvail) > 0 ) {
 8007808:	4b0d      	ldr	r3, [pc, #52]	; (8007840 <txDelay+0x54>)
 800780a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800780e:	2b00      	cmp	r3, #0
 8007810:	d005      	beq.n	800781e <txDelay+0x32>
 8007812:	4b0b      	ldr	r3, [pc, #44]	; (8007840 <txDelay+0x54>)
 8007814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007816:	687a      	ldr	r2, [r7, #4]
 8007818:	1ad3      	subs	r3, r2, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	dd0b      	ble.n	8007836 <txDelay+0x4a>
        LMIC.globalDutyAvail = reftime;
 800781e:	4a08      	ldr	r2, [pc, #32]	; (8007840 <txDelay+0x54>)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	63d3      	str	r3, [r2, #60]	; 0x3c
        LMIC.opmode |= OP_RNDTX;
 8007824:	4b06      	ldr	r3, [pc, #24]	; (8007840 <txDelay+0x54>)
 8007826:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800782a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800782e:	b29a      	uxth	r2, r3
 8007830:	4b03      	ldr	r3, [pc, #12]	; (8007840 <txDelay+0x54>)
 8007832:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }
}
 8007836:	bf00      	nop
 8007838:	3708      	adds	r7, #8
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	2000033c 	.word	0x2000033c

08007844 <setDrJoin>:


static void setDrJoin (uint8_t reason, uint8_t dr) {
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	460a      	mov	r2, r1
 800784e:	71fb      	strb	r3, [r7, #7]
 8007850:	4613      	mov	r3, r2
 8007852:	71bb      	strb	r3, [r7, #6]
                        e_.deveui    = MAIN::CDEV->getEui(),
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = LMIC.adrTxPow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));
    LMIC.datarate = dr;
 8007854:	4a04      	ldr	r2, [pc, #16]	; (8007868 <setDrJoin+0x24>)
 8007856:	79bb      	ldrb	r3, [r7, #6]
 8007858:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
    DO_DEVDB(LMIC.datarate,datarate);
}
 800785c:	bf00      	nop
 800785e:	370c      	adds	r7, #12
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr
 8007868:	2000033c 	.word	0x2000033c

0800786c <setDrTxpow>:


static void setDrTxpow (uint8_t reason, uint8_t dr, int8_t pow) {
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	4603      	mov	r3, r0
 8007874:	71fb      	strb	r3, [r7, #7]
 8007876:	460b      	mov	r3, r1
 8007878:	71bb      	strb	r3, [r7, #6]
 800787a:	4613      	mov	r3, r2
 800787c:	717b      	strb	r3, [r7, #5]
                        e_.dr        = dr|DR_PAGE,
                        e_.txpow     = pow,
                        e_.prevdr    = LMIC.datarate|DR_PAGE,
                        e_.prevtxpow = LMIC.adrTxPow));

    if( pow != KEEP_TXPOW )
 800787e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8007882:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8007886:	d003      	beq.n	8007890 <setDrTxpow+0x24>
        LMIC.adrTxPow = pow;
 8007888:	4a0e      	ldr	r2, [pc, #56]	; (80078c4 <setDrTxpow+0x58>)
 800788a:	797b      	ldrb	r3, [r7, #5]
 800788c:	f882 3047 	strb.w	r3, [r2, #71]	; 0x47
    if( LMIC.datarate != dr ) {
 8007890:	4b0c      	ldr	r3, [pc, #48]	; (80078c4 <setDrTxpow+0x58>)
 8007892:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8007896:	79ba      	ldrb	r2, [r7, #6]
 8007898:	429a      	cmp	r2, r3
 800789a:	d00c      	beq.n	80078b6 <setDrTxpow+0x4a>
        LMIC.datarate = dr;
 800789c:	4a09      	ldr	r2, [pc, #36]	; (80078c4 <setDrTxpow+0x58>)
 800789e:	79bb      	ldrb	r3, [r7, #6]
 80078a0:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
        DO_DEVDB(LMIC.datarate,datarate);
        LMIC.opmode |= OP_NEXTCHNL;
 80078a4:	4b07      	ldr	r3, [pc, #28]	; (80078c4 <setDrTxpow+0x58>)
 80078a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80078aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	4b04      	ldr	r3, [pc, #16]	; (80078c4 <setDrTxpow+0x58>)
 80078b2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	2000033c 	.word	0x2000033c

080078c8 <initDefaultChannels>:
//
// BEG: US915 related stuff
//


static void initDefaultChannels (void) {
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
    for( uint8_t i=0; i<4; i++ )
 80078ce:	2300      	movs	r3, #0
 80078d0:	71fb      	strb	r3, [r7, #7]
 80078d2:	e00a      	b.n	80078ea <initDefaultChannels+0x22>
        LMIC.channelMap[i] = 0xFFFF;
 80078d4:	79fb      	ldrb	r3, [r7, #7]
 80078d6:	4a0b      	ldr	r2, [pc, #44]	; (8007904 <initDefaultChannels+0x3c>)
 80078d8:	3314      	adds	r3, #20
 80078da:	005b      	lsls	r3, r3, #1
 80078dc:	4413      	add	r3, r2
 80078de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80078e2:	809a      	strh	r2, [r3, #4]
    for( uint8_t i=0; i<4; i++ )
 80078e4:	79fb      	ldrb	r3, [r7, #7]
 80078e6:	3301      	adds	r3, #1
 80078e8:	71fb      	strb	r3, [r7, #7]
 80078ea:	79fb      	ldrb	r3, [r7, #7]
 80078ec:	2b03      	cmp	r3, #3
 80078ee:	d9f1      	bls.n	80078d4 <initDefaultChannels+0xc>
    LMIC.channelMap[4] = 0x00FF;
 80078f0:	4b04      	ldr	r3, [pc, #16]	; (8007904 <initDefaultChannels+0x3c>)
 80078f2:	22ff      	movs	r2, #255	; 0xff
 80078f4:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	2000033c 	.word	0x2000033c

08007908 <convFreq>:

static uint32_t convFreq (uint8_t *ptr) {
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
    uint32_t freq = (os_rlsbf4(ptr-1) >> 8) * 100;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	3b01      	subs	r3, #1
 8007914:	4618      	mov	r0, r3
 8007916:	f7ff fa5f 	bl	8006dd8 <os_rlsbf4>
 800791a:	4603      	mov	r3, r0
 800791c:	0a1b      	lsrs	r3, r3, #8
 800791e:	2264      	movs	r2, #100	; 0x64
 8007920:	fb02 f303 	mul.w	r3, r2, r3
 8007924:	60fb      	str	r3, [r7, #12]
    if( freq < US915_FREQ_MIN || freq > US915_FREQ_MAX )
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	4a06      	ldr	r2, [pc, #24]	; (8007944 <convFreq+0x3c>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d903      	bls.n	8007936 <convFreq+0x2e>
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	4a05      	ldr	r2, [pc, #20]	; (8007948 <convFreq+0x40>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d901      	bls.n	800793a <convFreq+0x32>
        freq = 0;
 8007936:	2300      	movs	r3, #0
 8007938:	60fb      	str	r3, [r7, #12]
    return freq;
 800793a:	68fb      	ldr	r3, [r7, #12]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	35c36d7f 	.word	0x35c36d7f
 8007948:	37502800 	.word	0x37502800

0800794c <LMIC_setupChannel>:

bool LMIC_setupChannel (uint8_t chidx, uint32_t freq, uint16_t drmap, int8_t band) {
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6039      	str	r1, [r7, #0]
 8007954:	4611      	mov	r1, r2
 8007956:	461a      	mov	r2, r3
 8007958:	4603      	mov	r3, r0
 800795a:	71fb      	strb	r3, [r7, #7]
 800795c:	460b      	mov	r3, r1
 800795e:	80bb      	strh	r3, [r7, #4]
 8007960:	4613      	mov	r3, r2
 8007962:	71bb      	strb	r3, [r7, #6]
    if( chidx < 72 || chidx >= 72+MAX_XCHANNELS )
 8007964:	79fb      	ldrb	r3, [r7, #7]
 8007966:	2b47      	cmp	r3, #71	; 0x47
 8007968:	d902      	bls.n	8007970 <LMIC_setupChannel+0x24>
 800796a:	79fb      	ldrb	r3, [r7, #7]
 800796c:	2b49      	cmp	r3, #73	; 0x49
 800796e:	d901      	bls.n	8007974 <LMIC_setupChannel+0x28>
        return 0; // channels 0..71 are hardwired
 8007970:	2300      	movs	r3, #0
 8007972:	e030      	b.n	80079d6 <LMIC_setupChannel+0x8a>
    chidx -= 72;
 8007974:	79fb      	ldrb	r3, [r7, #7]
 8007976:	3b48      	subs	r3, #72	; 0x48
 8007978:	71fb      	strb	r3, [r7, #7]
    LMIC.xchFreq[chidx] = freq;
 800797a:	79fb      	ldrb	r3, [r7, #7]
 800797c:	4919      	ldr	r1, [pc, #100]	; (80079e4 <LMIC_setupChannel+0x98>)
 800797e:	3308      	adds	r3, #8
 8007980:	683a      	ldr	r2, [r7, #0]
 8007982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LMIC.xchDrMap[chidx] = drmap==0 ? DR_RANGE_MAP(DR_SF10,DR_SF8C) : drmap;
 8007986:	88bb      	ldrh	r3, [r7, #4]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <LMIC_setupChannel+0x44>
 800798c:	88ba      	ldrh	r2, [r7, #4]
 800798e:	e000      	b.n	8007992 <LMIC_setupChannel+0x46>
 8007990:	221f      	movs	r2, #31
 8007992:	79fb      	ldrb	r3, [r7, #7]
 8007994:	4913      	ldr	r1, [pc, #76]	; (80079e4 <LMIC_setupChannel+0x98>)
 8007996:	3314      	adds	r3, #20
 8007998:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    LMIC.channelMap[chidx>>4] |= (1<<(chidx&0xF));
 800799c:	79fb      	ldrb	r3, [r7, #7]
 800799e:	091b      	lsrs	r3, r3, #4
 80079a0:	b2db      	uxtb	r3, r3
 80079a2:	4a10      	ldr	r2, [pc, #64]	; (80079e4 <LMIC_setupChannel+0x98>)
 80079a4:	3314      	adds	r3, #20
 80079a6:	005b      	lsls	r3, r3, #1
 80079a8:	4413      	add	r3, r2
 80079aa:	889b      	ldrh	r3, [r3, #4]
 80079ac:	b21a      	sxth	r2, r3
 80079ae:	79fb      	ldrb	r3, [r7, #7]
 80079b0:	f003 030f 	and.w	r3, r3, #15
 80079b4:	2101      	movs	r1, #1
 80079b6:	fa01 f303 	lsl.w	r3, r1, r3
 80079ba:	b21b      	sxth	r3, r3
 80079bc:	4313      	orrs	r3, r2
 80079be:	b21a      	sxth	r2, r3
 80079c0:	79fb      	ldrb	r3, [r7, #7]
 80079c2:	091b      	lsrs	r3, r3, #4
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	b291      	uxth	r1, r2
 80079c8:	4a06      	ldr	r2, [pc, #24]	; (80079e4 <LMIC_setupChannel+0x98>)
 80079ca:	3314      	adds	r3, #20
 80079cc:	005b      	lsls	r3, r3, #1
 80079ce:	4413      	add	r3, r2
 80079d0:	460a      	mov	r2, r1
 80079d2:	809a      	strh	r2, [r3, #4]
    return 1;
 80079d4:	2301      	movs	r3, #1
}
 80079d6:	4618      	mov	r0, r3
 80079d8:	370c      	adds	r7, #12
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	2000033c 	.word	0x2000033c

080079e8 <LMIC_disableChannel>:

void LMIC_disableChannel (uint8_t channel) {
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	4603      	mov	r3, r0
 80079f0:	71fb      	strb	r3, [r7, #7]
    if( channel < 72+MAX_XCHANNELS )
 80079f2:	79fb      	ldrb	r3, [r7, #7]
 80079f4:	2b49      	cmp	r3, #73	; 0x49
 80079f6:	d81d      	bhi.n	8007a34 <LMIC_disableChannel+0x4c>
        LMIC.channelMap[channel>>4] &= ~(1<<(channel&0xF));
 80079f8:	79fb      	ldrb	r3, [r7, #7]
 80079fa:	091b      	lsrs	r3, r3, #4
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	4a10      	ldr	r2, [pc, #64]	; (8007a40 <LMIC_disableChannel+0x58>)
 8007a00:	3314      	adds	r3, #20
 8007a02:	005b      	lsls	r3, r3, #1
 8007a04:	4413      	add	r3, r2
 8007a06:	889b      	ldrh	r3, [r3, #4]
 8007a08:	b21a      	sxth	r2, r3
 8007a0a:	79fb      	ldrb	r3, [r7, #7]
 8007a0c:	f003 030f 	and.w	r3, r3, #15
 8007a10:	2101      	movs	r1, #1
 8007a12:	fa01 f303 	lsl.w	r3, r1, r3
 8007a16:	b21b      	sxth	r3, r3
 8007a18:	43db      	mvns	r3, r3
 8007a1a:	b21b      	sxth	r3, r3
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	b21a      	sxth	r2, r3
 8007a20:	79fb      	ldrb	r3, [r7, #7]
 8007a22:	091b      	lsrs	r3, r3, #4
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	b291      	uxth	r1, r2
 8007a28:	4a05      	ldr	r2, [pc, #20]	; (8007a40 <LMIC_disableChannel+0x58>)
 8007a2a:	3314      	adds	r3, #20
 8007a2c:	005b      	lsls	r3, r3, #1
 8007a2e:	4413      	add	r3, r2
 8007a30:	460a      	mov	r2, r1
 8007a32:	809a      	strh	r2, [r3, #4]
}
 8007a34:	bf00      	nop
 8007a36:	370c      	adds	r7, #12
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr
 8007a40:	2000033c 	.word	0x2000033c

08007a44 <LMIC_enableChannel>:

void LMIC_enableChannel (uint8_t channel) {
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	71fb      	strb	r3, [r7, #7]
    if( channel < 72+MAX_XCHANNELS )
 8007a4e:	79fb      	ldrb	r3, [r7, #7]
 8007a50:	2b49      	cmp	r3, #73	; 0x49
 8007a52:	d81b      	bhi.n	8007a8c <LMIC_enableChannel+0x48>
        LMIC.channelMap[channel>>4] |= (1<<(channel&0xF));
 8007a54:	79fb      	ldrb	r3, [r7, #7]
 8007a56:	091b      	lsrs	r3, r3, #4
 8007a58:	b2db      	uxtb	r3, r3
 8007a5a:	4a0f      	ldr	r2, [pc, #60]	; (8007a98 <LMIC_enableChannel+0x54>)
 8007a5c:	3314      	adds	r3, #20
 8007a5e:	005b      	lsls	r3, r3, #1
 8007a60:	4413      	add	r3, r2
 8007a62:	889b      	ldrh	r3, [r3, #4]
 8007a64:	b21a      	sxth	r2, r3
 8007a66:	79fb      	ldrb	r3, [r7, #7]
 8007a68:	f003 030f 	and.w	r3, r3, #15
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a72:	b21b      	sxth	r3, r3
 8007a74:	4313      	orrs	r3, r2
 8007a76:	b21a      	sxth	r2, r3
 8007a78:	79fb      	ldrb	r3, [r7, #7]
 8007a7a:	091b      	lsrs	r3, r3, #4
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	b291      	uxth	r1, r2
 8007a80:	4a05      	ldr	r2, [pc, #20]	; (8007a98 <LMIC_enableChannel+0x54>)
 8007a82:	3314      	adds	r3, #20
 8007a84:	005b      	lsls	r3, r3, #1
 8007a86:	4413      	add	r3, r2
 8007a88:	460a      	mov	r2, r1
 8007a8a:	809a      	strh	r2, [r3, #4]
}
 8007a8c:	bf00      	nop
 8007a8e:	370c      	adds	r7, #12
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	2000033c 	.word	0x2000033c

08007a9c <LMIC_enableSubBand>:

void  LMIC_enableSubBand (uint8_t band) {
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b084      	sub	sp, #16
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	71fb      	strb	r3, [r7, #7]
  ASSERT(band < 8);
 8007aa6:	79fb      	ldrb	r3, [r7, #7]
 8007aa8:	2b07      	cmp	r3, #7
 8007aaa:	d904      	bls.n	8007ab6 <LMIC_enableSubBand+0x1a>
 8007aac:	f240 3129 	movw	r1, #809	; 0x329
 8007ab0:	480e      	ldr	r0, [pc, #56]	; (8007aec <LMIC_enableSubBand+0x50>)
 8007ab2:	f003 fd57 	bl	800b564 <hal_failed>
  uint8_t start = band * 8;
 8007ab6:	79fb      	ldrb	r3, [r7, #7]
 8007ab8:	00db      	lsls	r3, r3, #3
 8007aba:	72fb      	strb	r3, [r7, #11]
  uint8_t end = start + 8;
 8007abc:	7afb      	ldrb	r3, [r7, #11]
 8007abe:	3308      	adds	r3, #8
 8007ac0:	72bb      	strb	r3, [r7, #10]
  for (int channel=start; channel < end; ++channel )
 8007ac2:	7afb      	ldrb	r3, [r7, #11]
 8007ac4:	60fb      	str	r3, [r7, #12]
 8007ac6:	e007      	b.n	8007ad8 <LMIC_enableSubBand+0x3c>
      LMIC_enableChannel(channel);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	b2db      	uxtb	r3, r3
 8007acc:	4618      	mov	r0, r3
 8007ace:	f7ff ffb9 	bl	8007a44 <LMIC_enableChannel>
  for (int channel=start; channel < end; ++channel )
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	60fb      	str	r3, [r7, #12]
 8007ad8:	7abb      	ldrb	r3, [r7, #10]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	dbf3      	blt.n	8007ac8 <LMIC_enableSubBand+0x2c>
}
 8007ae0:	bf00      	nop
 8007ae2:	bf00      	nop
 8007ae4:	3710      	adds	r7, #16
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	0800c75c 	.word	0x0800c75c

08007af0 <LMIC_disableSubBand>:
void  LMIC_disableSubBand (uint8_t band) {
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	4603      	mov	r3, r0
 8007af8:	71fb      	strb	r3, [r7, #7]
  ASSERT(band < 8);
 8007afa:	79fb      	ldrb	r3, [r7, #7]
 8007afc:	2b07      	cmp	r3, #7
 8007afe:	d904      	bls.n	8007b0a <LMIC_disableSubBand+0x1a>
 8007b00:	f44f 714c 	mov.w	r1, #816	; 0x330
 8007b04:	480e      	ldr	r0, [pc, #56]	; (8007b40 <LMIC_disableSubBand+0x50>)
 8007b06:	f003 fd2d 	bl	800b564 <hal_failed>
  uint8_t start = band * 8;
 8007b0a:	79fb      	ldrb	r3, [r7, #7]
 8007b0c:	00db      	lsls	r3, r3, #3
 8007b0e:	72fb      	strb	r3, [r7, #11]
  uint8_t end = start + 8;
 8007b10:	7afb      	ldrb	r3, [r7, #11]
 8007b12:	3308      	adds	r3, #8
 8007b14:	72bb      	strb	r3, [r7, #10]
  for (int channel=start; channel < end; ++channel )
 8007b16:	7afb      	ldrb	r3, [r7, #11]
 8007b18:	60fb      	str	r3, [r7, #12]
 8007b1a:	e007      	b.n	8007b2c <LMIC_disableSubBand+0x3c>
      LMIC_disableChannel(channel);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	b2db      	uxtb	r3, r3
 8007b20:	4618      	mov	r0, r3
 8007b22:	f7ff ff61 	bl	80079e8 <LMIC_disableChannel>
  for (int channel=start; channel < end; ++channel )
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	3301      	adds	r3, #1
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	7abb      	ldrb	r3, [r7, #10]
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	dbf3      	blt.n	8007b1c <LMIC_disableSubBand+0x2c>
}
 8007b34:	bf00      	nop
 8007b36:	bf00      	nop
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	0800c75c 	.word	0x0800c75c

08007b44 <LMIC_selectSubBand>:
void  LMIC_selectSubBand (uint8_t band) {
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b084      	sub	sp, #16
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	71fb      	strb	r3, [r7, #7]
  ASSERT(band < 8);
 8007b4e:	79fb      	ldrb	r3, [r7, #7]
 8007b50:	2b07      	cmp	r3, #7
 8007b52:	d904      	bls.n	8007b5e <LMIC_selectSubBand+0x1a>
 8007b54:	f240 3137 	movw	r1, #823	; 0x337
 8007b58:	480f      	ldr	r0, [pc, #60]	; (8007b98 <LMIC_selectSubBand+0x54>)
 8007b5a:	f003 fd03 	bl	800b564 <hal_failed>
  for (int b=0; b<8; ++b) {
 8007b5e:	2300      	movs	r3, #0
 8007b60:	60fb      	str	r3, [r7, #12]
 8007b62:	e011      	b.n	8007b88 <LMIC_selectSubBand+0x44>
    if (band==b)
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	68fa      	ldr	r2, [r7, #12]
 8007b68:	429a      	cmp	r2, r3
 8007b6a:	d105      	bne.n	8007b78 <LMIC_selectSubBand+0x34>
      LMIC_enableSubBand(b);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	4618      	mov	r0, r3
 8007b72:	f7ff ff93 	bl	8007a9c <LMIC_enableSubBand>
 8007b76:	e004      	b.n	8007b82 <LMIC_selectSubBand+0x3e>
    else
      LMIC_disableSubBand(b);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f7ff ffb7 	bl	8007af0 <LMIC_disableSubBand>
  for (int b=0; b<8; ++b) {
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	3301      	adds	r3, #1
 8007b86:	60fb      	str	r3, [r7, #12]
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2b07      	cmp	r3, #7
 8007b8c:	ddea      	ble.n	8007b64 <LMIC_selectSubBand+0x20>
  }
}
 8007b8e:	bf00      	nop
 8007b90:	bf00      	nop
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}
 8007b98:	0800c75c 	.word	0x0800c75c

08007b9c <mapChannels>:

static uint8_t mapChannels (uint8_t chpage, uint16_t chmap) {
 8007b9c:	b480      	push	{r7}
 8007b9e:	b085      	sub	sp, #20
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	460a      	mov	r2, r1
 8007ba6:	71fb      	strb	r3, [r7, #7]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	80bb      	strh	r3, [r7, #4]
    if( chpage == MCMD_LADR_CHP_125ON || chpage == MCMD_LADR_CHP_125OFF ) {
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	2b60      	cmp	r3, #96	; 0x60
 8007bb0:	d002      	beq.n	8007bb8 <mapChannels+0x1c>
 8007bb2:	79fb      	ldrb	r3, [r7, #7]
 8007bb4:	2b70      	cmp	r3, #112	; 0x70
 8007bb6:	d11b      	bne.n	8007bf0 <mapChannels+0x54>
        uint16_t en125 = chpage == MCMD_LADR_CHP_125ON ? 0xFFFF : 0x0000;
 8007bb8:	79fb      	ldrb	r3, [r7, #7]
 8007bba:	2b60      	cmp	r3, #96	; 0x60
 8007bbc:	d102      	bne.n	8007bc4 <mapChannels+0x28>
 8007bbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007bc2:	e000      	b.n	8007bc6 <mapChannels+0x2a>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	81bb      	strh	r3, [r7, #12]
        for( uint8_t u=0; u<4; u++ )
 8007bc8:	2300      	movs	r3, #0
 8007bca:	73fb      	strb	r3, [r7, #15]
 8007bcc:	e009      	b.n	8007be2 <mapChannels+0x46>
            LMIC.channelMap[u] = en125;
 8007bce:	7bfb      	ldrb	r3, [r7, #15]
 8007bd0:	4a11      	ldr	r2, [pc, #68]	; (8007c18 <mapChannels+0x7c>)
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	005b      	lsls	r3, r3, #1
 8007bd6:	4413      	add	r3, r2
 8007bd8:	89ba      	ldrh	r2, [r7, #12]
 8007bda:	809a      	strh	r2, [r3, #4]
        for( uint8_t u=0; u<4; u++ )
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	3301      	adds	r3, #1
 8007be0:	73fb      	strb	r3, [r7, #15]
 8007be2:	7bfb      	ldrb	r3, [r7, #15]
 8007be4:	2b03      	cmp	r3, #3
 8007be6:	d9f2      	bls.n	8007bce <mapChannels+0x32>
        LMIC.channelMap[64/16] = chmap;
 8007be8:	4a0b      	ldr	r2, [pc, #44]	; (8007c18 <mapChannels+0x7c>)
 8007bea:	88bb      	ldrh	r3, [r7, #4]
 8007bec:	8693      	strh	r3, [r2, #52]	; 0x34
    if( chpage == MCMD_LADR_CHP_125ON || chpage == MCMD_LADR_CHP_125OFF ) {
 8007bee:	e00b      	b.n	8007c08 <mapChannels+0x6c>
    } else {
        if( chpage >= (72+MAX_XCHANNELS+15)/16 )
 8007bf0:	79fb      	ldrb	r3, [r7, #7]
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	d901      	bls.n	8007bfa <mapChannels+0x5e>
            return 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	e007      	b.n	8007c0a <mapChannels+0x6e>
        LMIC.channelMap[chpage] = chmap;
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	4a06      	ldr	r2, [pc, #24]	; (8007c18 <mapChannels+0x7c>)
 8007bfe:	3314      	adds	r3, #20
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	4413      	add	r3, r2
 8007c04:	88ba      	ldrh	r2, [r7, #4]
 8007c06:	809a      	strh	r2, [r3, #4]
    }
    return 1;
 8007c08:	2301      	movs	r3, #1
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3714      	adds	r7, #20
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	2000033c 	.word	0x2000033c

08007c1c <updateTx>:

static void updateTx (ostime_t txbeg) {
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
    uint8_t chnl = LMIC.txChnl;
 8007c24:	4b28      	ldr	r3, [pc, #160]	; (8007cc8 <updateTx+0xac>)
 8007c26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007c2a:	73fb      	strb	r3, [r7, #15]
    if( chnl < 64 ) {
 8007c2c:	7bfb      	ldrb	r3, [r7, #15]
 8007c2e:	2b3f      	cmp	r3, #63	; 0x3f
 8007c30:	d80c      	bhi.n	8007c4c <updateTx+0x30>
        LMIC.freq = US915_125kHz_UPFBASE + chnl*US915_125kHz_UPFSTEP;
 8007c32:	7bfb      	ldrb	r3, [r7, #15]
 8007c34:	4a25      	ldr	r2, [pc, #148]	; (8007ccc <updateTx+0xb0>)
 8007c36:	fb03 f202 	mul.w	r2, r3, r2
 8007c3a:	4b25      	ldr	r3, [pc, #148]	; (8007cd0 <updateTx+0xb4>)
 8007c3c:	4413      	add	r3, r2
 8007c3e:	461a      	mov	r2, r3
 8007c40:	4b21      	ldr	r3, [pc, #132]	; (8007cc8 <updateTx+0xac>)
 8007c42:	609a      	str	r2, [r3, #8]
        LMIC.txpow = 30;
 8007c44:	4b20      	ldr	r3, [pc, #128]	; (8007cc8 <updateTx+0xac>)
 8007c46:	221e      	movs	r2, #30
 8007c48:	749a      	strb	r2, [r3, #18]
        return;
 8007c4a:	e03a      	b.n	8007cc2 <updateTx+0xa6>
    }
    LMIC.txpow = 26;
 8007c4c:	4b1e      	ldr	r3, [pc, #120]	; (8007cc8 <updateTx+0xac>)
 8007c4e:	221a      	movs	r2, #26
 8007c50:	749a      	strb	r2, [r3, #18]
    if( chnl < 64+8 ) {
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
 8007c54:	2b47      	cmp	r3, #71	; 0x47
 8007c56:	d80a      	bhi.n	8007c6e <updateTx+0x52>
        LMIC.freq = US915_500kHz_UPFBASE + (chnl-64)*US915_500kHz_UPFSTEP;
 8007c58:	7bfb      	ldrb	r3, [r7, #15]
 8007c5a:	3b40      	subs	r3, #64	; 0x40
 8007c5c:	4a1d      	ldr	r2, [pc, #116]	; (8007cd4 <updateTx+0xb8>)
 8007c5e:	fb03 f202 	mul.w	r2, r3, r2
 8007c62:	4b1d      	ldr	r3, [pc, #116]	; (8007cd8 <updateTx+0xbc>)
 8007c64:	4413      	add	r3, r2
 8007c66:	461a      	mov	r2, r3
 8007c68:	4b17      	ldr	r3, [pc, #92]	; (8007cc8 <updateTx+0xac>)
 8007c6a:	609a      	str	r2, [r3, #8]
 8007c6c:	e00f      	b.n	8007c8e <updateTx+0x72>
    } else {
        ASSERT(chnl < 64+8+MAX_XCHANNELS);
 8007c6e:	7bfb      	ldrb	r3, [r7, #15]
 8007c70:	2b49      	cmp	r3, #73	; 0x49
 8007c72:	d904      	bls.n	8007c7e <updateTx+0x62>
 8007c74:	f240 3159 	movw	r1, #857	; 0x359
 8007c78:	4818      	ldr	r0, [pc, #96]	; (8007cdc <updateTx+0xc0>)
 8007c7a:	f003 fc73 	bl	800b564 <hal_failed>
        LMIC.freq = LMIC.xchFreq[chnl-72];
 8007c7e:	7bfb      	ldrb	r3, [r7, #15]
 8007c80:	3b48      	subs	r3, #72	; 0x48
 8007c82:	4a11      	ldr	r2, [pc, #68]	; (8007cc8 <updateTx+0xac>)
 8007c84:	3308      	adds	r3, #8
 8007c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c8a:	4a0f      	ldr	r2, [pc, #60]	; (8007cc8 <updateTx+0xac>)
 8007c8c:	6093      	str	r3, [r2, #8]
    }

    // Update global duty cycle stats
    if( LMIC.globalDutyRate != 0 ) {
 8007c8e:	4b0e      	ldr	r3, [pc, #56]	; (8007cc8 <updateTx+0xac>)
 8007c90:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d014      	beq.n	8007cc2 <updateTx+0xa6>
        ostime_t airtime = calcAirTime(LMIC.rps, LMIC.dataLen);
 8007c98:	4b0b      	ldr	r3, [pc, #44]	; (8007cc8 <updateTx+0xac>)
 8007c9a:	89db      	ldrh	r3, [r3, #14]
 8007c9c:	4a0a      	ldr	r2, [pc, #40]	; (8007cc8 <updateTx+0xac>)
 8007c9e:	f892 20e3 	ldrb.w	r2, [r2, #227]	; 0xe3
 8007ca2:	4611      	mov	r1, r2
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f7ff faef 	bl	8007288 <calcAirTime>
 8007caa:	60b8      	str	r0, [r7, #8]
        LMIC.globalDutyAvail = txbeg + (airtime<<LMIC.globalDutyRate);
 8007cac:	4b06      	ldr	r3, [pc, #24]	; (8007cc8 <updateTx+0xac>)
 8007cae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	fa03 f202 	lsl.w	r2, r3, r2
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	4a02      	ldr	r2, [pc, #8]	; (8007cc8 <updateTx+0xac>)
 8007cc0:	63d3      	str	r3, [r2, #60]	; 0x3c
    }
}
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	2000033c 	.word	0x2000033c
 8007ccc:	00030d40 	.word	0x00030d40
 8007cd0:	35c80160 	.word	0x35c80160
 8007cd4:	00186a00 	.word	0x00186a00
 8007cd8:	35d2afc0 	.word	0x35d2afc0
 8007cdc:	0800c75c 	.word	0x0800c75c

08007ce0 <_nextTx>:

// US does not have duty cycling - return now as earliest TX time
#define nextTx(now) (_nextTx(),(now))
static void _nextTx (void) {
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
    if( LMIC.chRnd==0 )
 8007ce6:	4b35      	ldr	r3, [pc, #212]	; (8007dbc <_nextTx+0xdc>)
 8007ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d108      	bne.n	8007d00 <_nextTx+0x20>
        LMIC.chRnd = os_getRndU1() & 0x3F;
 8007cee:	f003 f85f 	bl	800adb0 <radio_rand1>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	4b2f      	ldr	r3, [pc, #188]	; (8007dbc <_nextTx+0xdc>)
 8007cfe:	86da      	strh	r2, [r3, #54]	; 0x36
    if( LMIC.datarate >= DR_SF8C ) { // 500kHz
 8007d00:	4b2e      	ldr	r3, [pc, #184]	; (8007dbc <_nextTx+0xdc>)
 8007d02:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8007d06:	2b03      	cmp	r3, #3
 8007d08:	d929      	bls.n	8007d5e <_nextTx+0x7e>
        uint8_t map = LMIC.channelMap[64/16]&0xFF;
 8007d0a:	4b2c      	ldr	r3, [pc, #176]	; (8007dbc <_nextTx+0xdc>)
 8007d0c:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8007d0e:	713b      	strb	r3, [r7, #4]
        for( uint8_t i=0; i<8; i++ ) {
 8007d10:	2300      	movs	r3, #0
 8007d12:	71fb      	strb	r3, [r7, #7]
 8007d14:	e01f      	b.n	8007d56 <_nextTx+0x76>
            if( (map & (1<<(++LMIC.chRnd & 7))) != 0 ) {
 8007d16:	793a      	ldrb	r2, [r7, #4]
 8007d18:	4b28      	ldr	r3, [pc, #160]	; (8007dbc <_nextTx+0xdc>)
 8007d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	b299      	uxth	r1, r3
 8007d20:	4b26      	ldr	r3, [pc, #152]	; (8007dbc <_nextTx+0xdc>)
 8007d22:	86d9      	strh	r1, [r3, #54]	; 0x36
 8007d24:	4b25      	ldr	r3, [pc, #148]	; (8007dbc <_nextTx+0xdc>)
 8007d26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d28:	f003 0307 	and.w	r3, r3, #7
 8007d2c:	fa42 f303 	asr.w	r3, r2, r3
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d00b      	beq.n	8007d50 <_nextTx+0x70>
                LMIC.txChnl = 64 + (LMIC.chRnd & 7);
 8007d38:	4b20      	ldr	r3, [pc, #128]	; (8007dbc <_nextTx+0xdc>)
 8007d3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	f003 0307 	and.w	r3, r3, #7
 8007d42:	b2db      	uxtb	r3, r3
 8007d44:	3340      	adds	r3, #64	; 0x40
 8007d46:	b2da      	uxtb	r2, r3
 8007d48:	4b1c      	ldr	r3, [pc, #112]	; (8007dbc <_nextTx+0xdc>)
 8007d4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                return;
 8007d4e:	e032      	b.n	8007db6 <_nextTx+0xd6>
        for( uint8_t i=0; i<8; i++ ) {
 8007d50:	79fb      	ldrb	r3, [r7, #7]
 8007d52:	3301      	adds	r3, #1
 8007d54:	71fb      	strb	r3, [r7, #7]
 8007d56:	79fb      	ldrb	r3, [r7, #7]
 8007d58:	2b07      	cmp	r3, #7
 8007d5a:	d9dc      	bls.n	8007d16 <_nextTx+0x36>
 8007d5c:	e02b      	b.n	8007db6 <_nextTx+0xd6>
            }
        }
    } else { // 125kHz
        for( uint8_t i=0; i<64; i++ ) {
 8007d5e:	2300      	movs	r3, #0
 8007d60:	71bb      	strb	r3, [r7, #6]
 8007d62:	e025      	b.n	8007db0 <_nextTx+0xd0>
            uint8_t chnl = ++LMIC.chRnd & 0x3F;
 8007d64:	4b15      	ldr	r3, [pc, #84]	; (8007dbc <_nextTx+0xdc>)
 8007d66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d68:	3301      	adds	r3, #1
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	4b13      	ldr	r3, [pc, #76]	; (8007dbc <_nextTx+0xdc>)
 8007d6e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007d70:	4b12      	ldr	r3, [pc, #72]	; (8007dbc <_nextTx+0xdc>)
 8007d72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d74:	b2db      	uxtb	r3, r3
 8007d76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d7a:	717b      	strb	r3, [r7, #5]
            if( (LMIC.channelMap[(chnl >> 4)] & (1<<(chnl & 0xF))) != 0 ) {
 8007d7c:	797b      	ldrb	r3, [r7, #5]
 8007d7e:	091b      	lsrs	r3, r3, #4
 8007d80:	b2db      	uxtb	r3, r3
 8007d82:	4a0e      	ldr	r2, [pc, #56]	; (8007dbc <_nextTx+0xdc>)
 8007d84:	3314      	adds	r3, #20
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	4413      	add	r3, r2
 8007d8a:	889b      	ldrh	r3, [r3, #4]
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	797b      	ldrb	r3, [r7, #5]
 8007d90:	f003 030f 	and.w	r3, r3, #15
 8007d94:	fa42 f303 	asr.w	r3, r2, r3
 8007d98:	f003 0301 	and.w	r3, r3, #1
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d004      	beq.n	8007daa <_nextTx+0xca>
                LMIC.txChnl = chnl;
 8007da0:	4a06      	ldr	r2, [pc, #24]	; (8007dbc <_nextTx+0xdc>)
 8007da2:	797b      	ldrb	r3, [r7, #5]
 8007da4:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
                return;
 8007da8:	e005      	b.n	8007db6 <_nextTx+0xd6>
        for( uint8_t i=0; i<64; i++ ) {
 8007daa:	79bb      	ldrb	r3, [r7, #6]
 8007dac:	3301      	adds	r3, #1
 8007dae:	71bb      	strb	r3, [r7, #6]
 8007db0:	79bb      	ldrb	r3, [r7, #6]
 8007db2:	2b3f      	cmp	r3, #63	; 0x3f
 8007db4:	d9d6      	bls.n	8007d64 <_nextTx+0x84>
            }
        }
    }
    // No feasible channel  found! Keep old one.
}
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	2000033c 	.word	0x2000033c

08007dc0 <setBcnRxParams>:

#if !defined(LMIC_DISABLE_BEACONS)
static void setBcnRxParams (void) {
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	af00      	add	r7, sp, #0
    LMIC.dataLen = 0;
 8007dc4:	4b11      	ldr	r3, [pc, #68]	; (8007e0c <setBcnRxParams+0x4c>)
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    LMIC.freq = US915_500kHz_DNFBASE + LMIC.bcnChnl * US915_500kHz_DNFSTEP;
 8007dcc:	4b0f      	ldr	r3, [pc, #60]	; (8007e0c <setBcnRxParams+0x4c>)
 8007dce:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	4b0e      	ldr	r3, [pc, #56]	; (8007e10 <setBcnRxParams+0x50>)
 8007dd6:	fb03 f202 	mul.w	r2, r3, r2
 8007dda:	4b0e      	ldr	r3, [pc, #56]	; (8007e14 <setBcnRxParams+0x54>)
 8007ddc:	4413      	add	r3, r2
 8007dde:	461a      	mov	r2, r3
 8007de0:	4b0a      	ldr	r3, [pc, #40]	; (8007e0c <setBcnRxParams+0x4c>)
 8007de2:	609a      	str	r2, [r3, #8]
    LMIC.rps  = setIh(setNocrc(dndr2rps((dr_t)DR_BCN),1),LEN_BCN);
 8007de4:	200a      	movs	r0, #10
 8007de6:	f7fe ff85 	bl	8006cf4 <dndr2rps>
 8007dea:	4603      	mov	r3, r0
 8007dec:	2101      	movs	r1, #1
 8007dee:	4618      	mov	r0, r3
 8007df0:	f7fe ff2f 	bl	8006c52 <setNocrc>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2113      	movs	r1, #19
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f7fe ff50 	bl	8006c9e <setIh>
 8007dfe:	4603      	mov	r3, r0
 8007e00:	461a      	mov	r2, r3
 8007e02:	4b02      	ldr	r3, [pc, #8]	; (8007e0c <setBcnRxParams+0x4c>)
 8007e04:	81da      	strh	r2, [r3, #14]
}
 8007e06:	bf00      	nop
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	2000033c 	.word	0x2000033c
 8007e10:	000927c0 	.word	0x000927c0
 8007e14:	370870a0 	.word	0x370870a0

08007e18 <initJoinLoop>:
        LMIC.dndr = DR_SF7CR;                                           \
    LMIC.rps = dndr2rps(LMIC.dndr);                                     \
}

#if !defined(LMIC_DISABLE_JOIN)
static void initJoinLoop (void) {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	af00      	add	r7, sp, #0
    LMIC.chRnd = 0;
 8007e1c:	4b10      	ldr	r3, [pc, #64]	; (8007e60 <initJoinLoop+0x48>)
 8007e1e:	2200      	movs	r2, #0
 8007e20:	86da      	strh	r2, [r3, #54]	; 0x36
    LMIC.txChnl = 0;
 8007e22:	4b0f      	ldr	r3, [pc, #60]	; (8007e60 <initJoinLoop+0x48>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    LMIC.adrTxPow = 20;
 8007e2a:	4b0d      	ldr	r3, [pc, #52]	; (8007e60 <initJoinLoop+0x48>)
 8007e2c:	2214      	movs	r2, #20
 8007e2e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    ASSERT((LMIC.opmode & OP_NEXTCHNL)==0);
 8007e32:	4b0b      	ldr	r3, [pc, #44]	; (8007e60 <initJoinLoop+0x48>)
 8007e34:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d004      	beq.n	8007e4a <initJoinLoop+0x32>
 8007e40:	f240 3193 	movw	r1, #915	; 0x393
 8007e44:	4807      	ldr	r0, [pc, #28]	; (8007e64 <initJoinLoop+0x4c>)
 8007e46:	f003 fb8d 	bl	800b564 <hal_failed>
    LMIC.txend = os_getTime();
 8007e4a:	f002 f91b 	bl	800a084 <os_getTime>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	4a03      	ldr	r2, [pc, #12]	; (8007e60 <initJoinLoop+0x48>)
 8007e52:	6013      	str	r3, [r2, #0]
    setDrJoin(DRCHG_SET, DR_SF7);
 8007e54:	2103      	movs	r1, #3
 8007e56:	2000      	movs	r0, #0
 8007e58:	f7ff fcf4 	bl	8007844 <setDrJoin>
}
 8007e5c:	bf00      	nop
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	2000033c 	.word	0x2000033c
 8007e64:	0800c75c 	.word	0x0800c75c

08007e68 <nextJoinState>:

static ostime_t nextJoinState (void) {
 8007e68:	b590      	push	{r4, r7, lr}
 8007e6a:	b083      	sub	sp, #12
 8007e6c:	af00      	add	r7, sp, #0
    // Try the following:
    //   SF7/8/9/10  on a random channel 0..63
    //   SF8C        on a random channel 64..71
    //
    uint8_t failed = 0;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	71fb      	strb	r3, [r7, #7]
    if( LMIC.datarate != DR_SF8C ) {
 8007e72:	4b2c      	ldr	r3, [pc, #176]	; (8007f24 <nextJoinState+0xbc>)
 8007e74:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8007e78:	2b04      	cmp	r3, #4
 8007e7a:	d00f      	beq.n	8007e9c <nextJoinState+0x34>
        LMIC.txChnl = 64+(LMIC.txChnl&7);
 8007e7c:	4b29      	ldr	r3, [pc, #164]	; (8007f24 <nextJoinState+0xbc>)
 8007e7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e82:	f003 0307 	and.w	r3, r3, #7
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	3340      	adds	r3, #64	; 0x40
 8007e8a:	b2da      	uxtb	r2, r3
 8007e8c:	4b25      	ldr	r3, [pc, #148]	; (8007f24 <nextJoinState+0xbc>)
 8007e8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        setDrJoin(DRCHG_SET, DR_SF8C);
 8007e92:	2104      	movs	r1, #4
 8007e94:	2000      	movs	r0, #0
 8007e96:	f7ff fcd5 	bl	8007844 <setDrJoin>
 8007e9a:	e024      	b.n	8007ee6 <nextJoinState+0x7e>
    } else {
        LMIC.txChnl = os_getRndU1() & 0x3F;
 8007e9c:	f002 ff88 	bl	800adb0 <radio_rand1>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	4b1e      	ldr	r3, [pc, #120]	; (8007f24 <nextJoinState+0xbc>)
 8007eaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        int8_t dr = DR_SF7 - ++LMIC.txCnt;
 8007eae:	4b1d      	ldr	r3, [pc, #116]	; (8007f24 <nextJoinState+0xbc>)
 8007eb0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	4b1a      	ldr	r3, [pc, #104]	; (8007f24 <nextJoinState+0xbc>)
 8007eba:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8007ebe:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <nextJoinState+0xbc>)
 8007ec0:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8007ec4:	f1c3 0303 	rsb	r3, r3, #3
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	71bb      	strb	r3, [r7, #6]
        if( dr < DR_SF10 ) {
 8007ecc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	da03      	bge.n	8007edc <nextJoinState+0x74>
            dr = DR_SF10;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	71bb      	strb	r3, [r7, #6]
            failed = 1; // All DR exhausted - signal failed
 8007ed8:	2301      	movs	r3, #1
 8007eda:	71fb      	strb	r3, [r7, #7]
        }
        setDrJoin(DRCHG_SET, dr);
 8007edc:	79bb      	ldrb	r3, [r7, #6]
 8007ede:	4619      	mov	r1, r3
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	f7ff fcaf 	bl	8007844 <setDrJoin>
    }
    LMIC.opmode &= ~OP_NEXTCHNL;
 8007ee6:	4b0f      	ldr	r3, [pc, #60]	; (8007f24 <nextJoinState+0xbc>)
 8007ee8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007eec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	4b0c      	ldr	r3, [pc, #48]	; (8007f24 <nextJoinState+0xbc>)
 8007ef4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    LMIC.txend = os_getTime() +
 8007ef8:	f002 f8c4 	bl	800a084 <os_getTime>
 8007efc:	4604      	mov	r4, r0
        (isTESTMODE()
         // Avoid collision with JOIN ACCEPT being sent by GW (but we missed it - GW is still busy)
         ? DNW2_SAFETY_ZONE
         // Otherwise: randomize join (street lamp case):
         // SF10:16, SF9=8,..SF8C:1secs
         : rndDelay(16>>LMIC.datarate));
 8007efe:	4b09      	ldr	r3, [pc, #36]	; (8007f24 <nextJoinState+0xbc>)
 8007f00:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8007f04:	461a      	mov	r2, r3
 8007f06:	2310      	movs	r3, #16
 8007f08:	4113      	asrs	r3, r2
 8007f0a:	b2db      	uxtb	r3, r3
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff fc2d 	bl	800776c <rndDelay>
 8007f12:	4603      	mov	r3, r0
    LMIC.txend = os_getTime() +
 8007f14:	4423      	add	r3, r4
 8007f16:	4a03      	ldr	r2, [pc, #12]	; (8007f24 <nextJoinState+0xbc>)
 8007f18:	6013      	str	r3, [r2, #0]
    // 1 - triggers EV_JOIN_FAILED event
    return failed;
 8007f1a:	79fb      	ldrb	r3, [r7, #7]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	370c      	adds	r7, #12
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd90      	pop	{r4, r7, pc}
 8007f24:	2000033c 	.word	0x2000033c

08007f28 <runEngineUpdate>:
#else
#error Unsupported frequency band!
#endif


static void runEngineUpdate (osjob_t *osjob) {
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b082      	sub	sp, #8
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
    engineUpdate();
 8007f30:	f001 fd7a 	bl	8009a28 <engineUpdate>
}
 8007f34:	bf00      	nop
 8007f36:	3708      	adds	r7, #8
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <reportEvent>:


static void reportEvent (ev_t ev) {
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b082      	sub	sp, #8
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	4603      	mov	r3, r0
 8007f44:	71fb      	strb	r3, [r7, #7]
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = ev));
    ON_LMIC_EVENT(ev);
 8007f46:	79fb      	ldrb	r3, [r7, #7]
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f7f8 fbc7 	bl	80006dc <onEvent>
    engineUpdate();
 8007f4e:	f001 fd6b 	bl	8009a28 <engineUpdate>
}
 8007f52:	bf00      	nop
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <runReset>:


static void runReset (osjob_t *osjob) {
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b082      	sub	sp, #8
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
    // Disable session
    LMIC_reset();
 8007f62:	f001 ff6f 	bl	8009e44 <LMIC_reset>
#if !defined(LMIC_DISABLE_JOIN)
    LMIC_startJoining();
 8007f66:	f001 facd 	bl	8009504 <LMIC_startJoining>
#endif // !LMIC_DISABLE_JOIN
    reportEvent(EV_RESET);
 8007f6a:	200c      	movs	r0, #12
 8007f6c:	f7ff ffe6 	bl	8007f3c <reportEvent>
}
 8007f70:	bf00      	nop
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}

08007f78 <stateJustJoined>:

static void stateJustJoined (void) {
 8007f78:	b480      	push	{r7}
 8007f7a:	af00      	add	r7, sp, #0
    LMIC.seqnoDn     = LMIC.seqnoUp = 0;
 8007f7c:	4b2c      	ldr	r3, [pc, #176]	; (8008030 <stateJustJoined+0xb8>)
 8007f7e:	2200      	movs	r2, #0
 8007f80:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8007f84:	4b2a      	ldr	r3, [pc, #168]	; (8008030 <stateJustJoined+0xb8>)
 8007f86:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8007f8a:	4a29      	ldr	r2, [pc, #164]	; (8008030 <stateJustJoined+0xb8>)
 8007f8c:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
    LMIC.rejoinCnt   = 0;
 8007f90:	4b27      	ldr	r3, [pc, #156]	; (8008030 <stateJustJoined+0xb8>)
 8007f92:	2200      	movs	r2, #0
 8007f94:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
    LMIC.dnConf      = LMIC.adrChanged = LMIC.ladrAns = LMIC.devsAns = 0;
 8007f98:	4b25      	ldr	r3, [pc, #148]	; (8008030 <stateJustJoined+0xb8>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
 8007fa0:	4b23      	ldr	r3, [pc, #140]	; (8008030 <stateJustJoined+0xb8>)
 8007fa2:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
 8007fa6:	4b22      	ldr	r3, [pc, #136]	; (8008030 <stateJustJoined+0xb8>)
 8007fa8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
 8007fac:	4b20      	ldr	r3, [pc, #128]	; (8008030 <stateJustJoined+0xb8>)
 8007fae:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	4b1e      	ldr	r3, [pc, #120]	; (8008030 <stateJustJoined+0xb8>)
 8007fb6:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
 8007fba:	4b1d      	ldr	r3, [pc, #116]	; (8008030 <stateJustJoined+0xb8>)
 8007fbc:	f893 20be 	ldrb.w	r2, [r3, #190]	; 0xbe
 8007fc0:	4b1b      	ldr	r3, [pc, #108]	; (8008030 <stateJustJoined+0xb8>)
 8007fc2:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
#if !defined(LMIC_DISABLE_MCMD_SNCH_REQ)
    LMIC.snchAns     = 0;
 8007fc6:	4b1a      	ldr	r3, [pc, #104]	; (8008030 <stateJustJoined+0xb8>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
#endif
#if !defined(LMIC_DISABLE_MCMD_DN2P_SET)
    LMIC.dn2Ans      = 0;
 8007fce:	4b18      	ldr	r3, [pc, #96]	; (8008030 <stateJustJoined+0xb8>)
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
#endif
    LMIC.moreData    = 0;
 8007fd6:	4b16      	ldr	r3, [pc, #88]	; (8008030 <stateJustJoined+0xb8>)
 8007fd8:	2200      	movs	r2, #0
 8007fda:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
#if !defined(LMIC_DISABLE_MCMD_DCAP_REQ)
    LMIC.dutyCapAns  = 0;
 8007fde:	4b14      	ldr	r3, [pc, #80]	; (8008030 <stateJustJoined+0xb8>)
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
#endif
#if !defined(LMIC_DISABLE_MCMD_PING_SET) && !defined(LMIC_DISABLE_PING)
    LMIC.pingSetAns  = 0;
 8007fe6:	4b12      	ldr	r3, [pc, #72]	; (8008030 <stateJustJoined+0xb8>)
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
#endif
    LMIC.upRepeat    = 0;
 8007fee:	4b10      	ldr	r3, [pc, #64]	; (8008030 <stateJustJoined+0xb8>)
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    LMIC.adrAckReq   = LINK_CHECK_INIT;
 8007ff6:	4b0e      	ldr	r3, [pc, #56]	; (8008030 <stateJustJoined+0xb8>)
 8007ff8:	22f4      	movs	r2, #244	; 0xf4
 8007ffa:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
    LMIC.dn2Dr       = DR_DNW2;
 8007ffe:	4b0c      	ldr	r3, [pc, #48]	; (8008030 <stateJustJoined+0xb8>)
 8008000:	2208      	movs	r2, #8
 8008002:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
    LMIC.dn2Freq     = FREQ_DNW2;
 8008006:	4b0a      	ldr	r3, [pc, #40]	; (8008030 <stateJustJoined+0xb8>)
 8008008:	4a0a      	ldr	r2, [pc, #40]	; (8008034 <stateJustJoined+0xbc>)
 800800a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
#if !defined(LMIC_DISABLE_BEACONS)
    LMIC.bcnChnl     = CHNL_BCN;
 800800e:	4b08      	ldr	r3, [pc, #32]	; (8008030 <stateJustJoined+0xb8>)
 8008010:	2200      	movs	r2, #0
 8008012:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
#endif
#if !defined(LMIC_DISABLE_PING)
    LMIC.ping.freq   = FREQ_PING;
 8008016:	4b06      	ldr	r3, [pc, #24]	; (8008030 <stateJustJoined+0xb8>)
 8008018:	4a06      	ldr	r2, [pc, #24]	; (8008034 <stateJustJoined+0xbc>)
 800801a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    LMIC.ping.dr     = DR_PING;
 800801e:	4b04      	ldr	r3, [pc, #16]	; (8008030 <stateJustJoined+0xb8>)
 8008020:	220a      	movs	r2, #10
 8008022:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
#endif
}
 8008026:	bf00      	nop
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	2000033c 	.word	0x2000033c
 8008034:	370870a0 	.word	0x370870a0

08008038 <decodeBeacon>:
// Decoding frames


#if !defined(LMIC_DISABLE_BEACONS)
// Decode beacon  - do not overwrite bcninfo unless we have a match!
static int decodeBeacon (void) {
 8008038:	b590      	push	{r4, r7, lr}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
    ASSERT(LMIC.dataLen == LEN_BCN); // implicit header RX guarantees this
 800803e:	4b48      	ldr	r3, [pc, #288]	; (8008160 <decodeBeacon+0x128>)
 8008040:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008044:	2b13      	cmp	r3, #19
 8008046:	d004      	beq.n	8008052 <decodeBeacon+0x1a>
 8008048:	f240 31fd 	movw	r1, #1021	; 0x3fd
 800804c:	4845      	ldr	r0, [pc, #276]	; (8008164 <decodeBeacon+0x12c>)
 800804e:	f003 fa89 	bl	800b564 <hal_failed>
    uint8_t *d = LMIC.frame;
 8008052:	4b45      	ldr	r3, [pc, #276]	; (8008168 <decodeBeacon+0x130>)
 8008054:	607b      	str	r3, [r7, #4]
    if(
#if LMIC_EU686
        d[OFF_BCN_CRC1] != (uint8_t)os_crc16(d,OFF_BCN_CRC1)
#elif LMIC_US915
        os_rlsbf2(&d[OFF_BCN_CRC1]) != os_crc16(d,OFF_BCN_CRC1)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	3307      	adds	r3, #7
 800805a:	4618      	mov	r0, r3
 800805c:	f7fe fea7 	bl	8006dae <os_rlsbf2>
 8008060:	4603      	mov	r3, r0
 8008062:	461c      	mov	r4, r3
 8008064:	2107      	movs	r1, #7
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7fe ff4f 	bl	8006f0a <os_crc16>
 800806c:	4603      	mov	r3, r0
    if(
 800806e:	429c      	cmp	r4, r3
 8008070:	d001      	beq.n	8008076 <decodeBeacon+0x3e>
#endif
        )
        return 0;   // first (common) part fails CRC check
 8008072:	2300      	movs	r3, #0
 8008074:	e06f      	b.n	8008156 <decodeBeacon+0x11e>
    // First set of fields is ok
    uint32_t bcnnetid = os_rlsbf4(&d[OFF_BCN_NETID]) & 0xFFFFFF;
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f7fe feae 	bl	8006dd8 <os_rlsbf4>
 800807c:	4603      	mov	r3, r0
 800807e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008082:	603b      	str	r3, [r7, #0]
    if( bcnnetid != LMIC.netid )
 8008084:	4b36      	ldr	r3, [pc, #216]	; (8008160 <decodeBeacon+0x128>)
 8008086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	429a      	cmp	r2, r3
 800808c:	d002      	beq.n	8008094 <decodeBeacon+0x5c>
        return -1;  // not the beacon we're looking for
 800808e:	f04f 33ff 	mov.w	r3, #4294967295
 8008092:	e060      	b.n	8008156 <decodeBeacon+0x11e>

    LMIC.bcninfo.flags &= ~(BCN_PARTIAL|BCN_FULL);
 8008094:	4b32      	ldr	r3, [pc, #200]	; (8008160 <decodeBeacon+0x128>)
 8008096:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 800809a:	f023 0303 	bic.w	r3, r3, #3
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	4b2f      	ldr	r3, [pc, #188]	; (8008160 <decodeBeacon+0x128>)
 80080a2:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
    // Match - update bcninfo structure
    LMIC.bcninfo.snr    = LMIC.snr;
 80080a6:	4b2e      	ldr	r3, [pc, #184]	; (8008160 <decodeBeacon+0x128>)
 80080a8:	f993 200d 	ldrsb.w	r2, [r3, #13]
 80080ac:	4b2c      	ldr	r3, [pc, #176]	; (8008160 <decodeBeacon+0x128>)
 80080ae:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131
    LMIC.bcninfo.rssi   = LMIC.rssi;
 80080b2:	4b2b      	ldr	r3, [pc, #172]	; (8008160 <decodeBeacon+0x128>)
 80080b4:	f993 200c 	ldrsb.w	r2, [r3, #12]
 80080b8:	4b29      	ldr	r3, [pc, #164]	; (8008160 <decodeBeacon+0x128>)
 80080ba:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    LMIC.bcninfo.txtime = LMIC.rxtime - AIRTIME_BCN_osticks;
 80080be:	4b28      	ldr	r3, [pc, #160]	; (8008160 <decodeBeacon+0x128>)
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f6a3 1306 	subw	r3, r3, #2310	; 0x906
 80080c6:	4a26      	ldr	r2, [pc, #152]	; (8008160 <decodeBeacon+0x128>)
 80080c8:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
    LMIC.bcninfo.time   = os_rlsbf4(&d[OFF_BCN_TIME]);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	3303      	adds	r3, #3
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7fe fe81 	bl	8006dd8 <os_rlsbf4>
 80080d6:	4603      	mov	r3, r0
 80080d8:	4a21      	ldr	r2, [pc, #132]	; (8008160 <decodeBeacon+0x128>)
 80080da:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    LMIC.bcninfo.flags |= BCN_PARTIAL;
 80080de:	4b20      	ldr	r3, [pc, #128]	; (8008160 <decodeBeacon+0x128>)
 80080e0:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80080e4:	f043 0301 	orr.w	r3, r3, #1
 80080e8:	b2da      	uxtb	r2, r3
 80080ea:	4b1d      	ldr	r3, [pc, #116]	; (8008160 <decodeBeacon+0x128>)
 80080ec:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132

    // Check 2nd set
    if( os_rlsbf2(&d[OFF_BCN_CRC2]) != os_crc16(d,OFF_BCN_CRC2) )
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	3311      	adds	r3, #17
 80080f4:	4618      	mov	r0, r3
 80080f6:	f7fe fe5a 	bl	8006dae <os_rlsbf2>
 80080fa:	4603      	mov	r3, r0
 80080fc:	461c      	mov	r4, r3
 80080fe:	2111      	movs	r1, #17
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f7fe ff02 	bl	8006f0a <os_crc16>
 8008106:	4603      	mov	r3, r0
 8008108:	429c      	cmp	r4, r3
 800810a:	d001      	beq.n	8008110 <decodeBeacon+0xd8>
        return 1;
 800810c:	2301      	movs	r3, #1
 800810e:	e022      	b.n	8008156 <decodeBeacon+0x11e>
    // Second set of fields is ok
    LMIC.bcninfo.lat    = (int32_t)os_rlsbf4(&d[OFF_BCN_LAT-1]) >> 8; // read as signed 24-bit
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	3309      	adds	r3, #9
 8008114:	4618      	mov	r0, r3
 8008116:	f7fe fe5f 	bl	8006dd8 <os_rlsbf4>
 800811a:	4603      	mov	r3, r0
 800811c:	121b      	asrs	r3, r3, #8
 800811e:	4a10      	ldr	r2, [pc, #64]	; (8008160 <decodeBeacon+0x128>)
 8008120:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
    LMIC.bcninfo.lon    = (int32_t)os_rlsbf4(&d[OFF_BCN_LON-1]) >> 8; // ditto
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	330c      	adds	r3, #12
 8008128:	4618      	mov	r0, r3
 800812a:	f7fe fe55 	bl	8006dd8 <os_rlsbf4>
 800812e:	4603      	mov	r3, r0
 8008130:	121b      	asrs	r3, r3, #8
 8008132:	4a0b      	ldr	r2, [pc, #44]	; (8008160 <decodeBeacon+0x128>)
 8008134:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
    LMIC.bcninfo.info   = d[OFF_BCN_INFO];
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	7a5a      	ldrb	r2, [r3, #9]
 800813c:	4b08      	ldr	r3, [pc, #32]	; (8008160 <decodeBeacon+0x128>)
 800813e:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
    LMIC.bcninfo.flags |= BCN_FULL;
 8008142:	4b07      	ldr	r3, [pc, #28]	; (8008160 <decodeBeacon+0x128>)
 8008144:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 8008148:	f043 0302 	orr.w	r3, r3, #2
 800814c:	b2da      	uxtb	r2, r3
 800814e:	4b04      	ldr	r3, [pc, #16]	; (8008160 <decodeBeacon+0x128>)
 8008150:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
    return 2;
 8008154:	2302      	movs	r3, #2
}
 8008156:	4618      	mov	r0, r3
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	bd90      	pop	{r4, r7, pc}
 800815e:	bf00      	nop
 8008160:	2000033c 	.word	0x2000033c
 8008164:	0800c75c 	.word	0x0800c75c
 8008168:	20000420 	.word	0x20000420

0800816c <decodeFrame>:
#endif // !LMIC_DISABLE_BEACONS


static bool decodeFrame (void) {
 800816c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008170:	b09b      	sub	sp, #108	; 0x6c
 8008172:	af02      	add	r7, sp, #8
    uint8_t *d = LMIC.frame;
 8008174:	4ba6      	ldr	r3, [pc, #664]	; (8008410 <decodeFrame+0x2a4>)
 8008176:	64bb      	str	r3, [r7, #72]	; 0x48
    uint8_t hdr    = d[0];
 8008178:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t ftype  = hdr & HDR_FTYPE;
 8008180:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008184:	f023 031f 	bic.w	r3, r3, #31
 8008188:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    int  dlen   = LMIC.dataLen;
 800818c:	4ba1      	ldr	r3, [pc, #644]	; (8008414 <decodeFrame+0x2a8>)
 800818e:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008192:	643b      	str	r3, [r7, #64]	; 0x40
    const char *window = (LMIC.txrxFlags & TXRX_DNW1) ? "RX1" : ((LMIC.txrxFlags & TXRX_DNW2) ? "RX2" : "Other");
 8008194:	4b9f      	ldr	r3, [pc, #636]	; (8008414 <decodeFrame+0x2a8>)
 8008196:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d10a      	bne.n	80081b8 <decodeFrame+0x4c>
 80081a2:	4b9c      	ldr	r3, [pc, #624]	; (8008414 <decodeFrame+0x2a8>)
 80081a4:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80081a8:	f003 0302 	and.w	r3, r3, #2
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d001      	beq.n	80081b4 <decodeFrame+0x48>
 80081b0:	4b99      	ldr	r3, [pc, #612]	; (8008418 <decodeFrame+0x2ac>)
 80081b2:	e002      	b.n	80081ba <decodeFrame+0x4e>
 80081b4:	4b99      	ldr	r3, [pc, #612]	; (800841c <decodeFrame+0x2b0>)
 80081b6:	e000      	b.n	80081ba <decodeFrame+0x4e>
 80081b8:	4b99      	ldr	r3, [pc, #612]	; (8008420 <decodeFrame+0x2b4>)
 80081ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    if( dlen < OFF_DAT_OPTS+4 ||
 80081bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081be:	2b0b      	cmp	r3, #11
 80081c0:	dd0d      	ble.n	80081de <decodeFrame+0x72>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 80081c2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80081c6:	f003 0303 	and.w	r3, r3, #3
    if( dlen < OFF_DAT_OPTS+4 ||
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d107      	bne.n	80081de <decodeFrame+0x72>
        (hdr & HDR_MAJOR) != HDR_MAJOR_V1 ||
 80081ce:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80081d2:	2b60      	cmp	r3, #96	; 0x60
 80081d4:	d01c      	beq.n	8008210 <decodeFrame+0xa4>
        (ftype != HDR_FTYPE_DADN  &&  ftype != HDR_FTYPE_DCDN) ) {
 80081d6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80081da:	2ba0      	cmp	r3, #160	; 0xa0
 80081dc:	d018      	beq.n	8008210 <decodeFrame+0xa4>
        // Basic sanity checks failed
        EV(specCond, WARN, (e_.reason = EV::specCond_t::UNEXPECTED_FRAME,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = dlen < 4 ? 0 : os_rlsbf4(&d[dlen-4]),
                            e_.info2  = hdr + (dlen<<8)));
      norx:
 80081de:	bf00      	nop
 80081e0:	e008      	b.n	80081f4 <decodeFrame+0x88>
    if( addr != LMIC.devaddr ) {
        EV(specCond, WARN, (e_.reason = EV::specCond_t::ALIEN_ADDRESS,
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = addr,
                            e_.info2  = LMIC.devaddr));
        goto norx;
 80081e2:	bf00      	nop
 80081e4:	e006      	b.n	80081f4 <decodeFrame+0x88>
    }
    if( poff > pend ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (poff-pend) + (fct<<8) + (dlen<<16)));
        goto norx;
 80081e6:	bf00      	nop
 80081e8:	e004      	b.n	80081f4 <decodeFrame+0x88>
        EV(spe3Cond, ERR, (e_.reason = EV::spe3Cond_t::CORRUPTED_MIC,
                           e_.eui1   = MAIN::CDEV->getEui(),
                           e_.info1  = Base::lsbf4(&d[pend]),
                           e_.info2  = seqno,
                           e_.info3  = LMIC.devaddr));
        goto norx;
 80081ea:	bf00      	nop
 80081ec:	e002      	b.n	80081f4 <decodeFrame+0x88>
        if( (int32_t)seqno > (int32_t)LMIC.seqnoDn ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_ROLL_OVER,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn,
                                e_.info2  = seqno));
            goto norx;
 80081ee:	bf00      	nop
 80081f0:	e000      	b.n	80081f4 <decodeFrame+0x88>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_OBSOLETE,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn,
                                e_.info2  = seqno));
            goto norx;
 80081f2:	bf00      	nop
        lmic_printf("%lu: Invalid downlink, window=%s\n", os_getTime(), window);
 80081f4:	f001 ff46 	bl	800a084 <os_getTime>
 80081f8:	4603      	mov	r3, r0
 80081fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80081fc:	4619      	mov	r1, r3
 80081fe:	4889      	ldr	r0, [pc, #548]	; (8008424 <decodeFrame+0x2b8>)
 8008200:	f002 ff16 	bl	800b030 <printf>
        LMIC.dataLen = 0;
 8008204:	4b83      	ldr	r3, [pc, #524]	; (8008414 <decodeFrame+0x2a8>)
 8008206:	2200      	movs	r2, #0
 8008208:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
        return 0;
 800820c:	2300      	movs	r3, #0
 800820e:	e34c      	b.n	80088aa <decodeFrame+0x73e>
    int  fct   = d[OFF_DAT_FCT];
 8008210:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008212:	3305      	adds	r3, #5
 8008214:	781b      	ldrb	r3, [r3, #0]
 8008216:	63bb      	str	r3, [r7, #56]	; 0x38
    uint32_t addr  = os_rlsbf4(&d[OFF_DAT_ADDR]);
 8008218:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800821a:	3301      	adds	r3, #1
 800821c:	4618      	mov	r0, r3
 800821e:	f7fe fddb 	bl	8006dd8 <os_rlsbf4>
 8008222:	6378      	str	r0, [r7, #52]	; 0x34
    uint32_t seqno = os_rlsbf2(&d[OFF_DAT_SEQNO]);
 8008224:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008226:	3306      	adds	r3, #6
 8008228:	4618      	mov	r0, r3
 800822a:	f7fe fdc0 	bl	8006dae <os_rlsbf2>
 800822e:	4603      	mov	r3, r0
 8008230:	633b      	str	r3, [r7, #48]	; 0x30
    int  olen  = fct & FCT_OPTLEN;
 8008232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008234:	f003 030f 	and.w	r3, r3, #15
 8008238:	62fb      	str	r3, [r7, #44]	; 0x2c
    int  ackup = (fct & FCT_ACK) != 0 ? 1 : 0;   // ACK last up frame
 800823a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800823c:	115b      	asrs	r3, r3, #5
 800823e:	f003 0301 	and.w	r3, r3, #1
 8008242:	62bb      	str	r3, [r7, #40]	; 0x28
    int  poff  = OFF_DAT_OPTS+olen;
 8008244:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008246:	3308      	adds	r3, #8
 8008248:	65fb      	str	r3, [r7, #92]	; 0x5c
    int  pend  = dlen-4;  // MIC
 800824a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800824c:	3b04      	subs	r3, #4
 800824e:	627b      	str	r3, [r7, #36]	; 0x24
    if( addr != LMIC.devaddr ) {
 8008250:	4b70      	ldr	r3, [pc, #448]	; (8008414 <decodeFrame+0x2a8>)
 8008252:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008256:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008258:	429a      	cmp	r2, r3
 800825a:	d1c2      	bne.n	80081e2 <decodeFrame+0x76>
    if( poff > pend ) {
 800825c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800825e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008260:	429a      	cmp	r2, r3
 8008262:	dcc0      	bgt.n	80081e6 <decodeFrame+0x7a>
    int port = -1;
 8008264:	f04f 33ff 	mov.w	r3, #4294967295
 8008268:	65bb      	str	r3, [r7, #88]	; 0x58
    int replayConf = 0;
 800826a:	2300      	movs	r3, #0
 800826c:	657b      	str	r3, [r7, #84]	; 0x54
    if( pend > poff )
 800826e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008270:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008272:	429a      	cmp	r2, r3
 8008274:	dd07      	ble.n	8008286 <decodeFrame+0x11a>
        port = d[poff++];
 8008276:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008278:	1c5a      	adds	r2, r3, #1
 800827a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800827c:	461a      	mov	r2, r3
 800827e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008280:	4413      	add	r3, r2
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	65bb      	str	r3, [r7, #88]	; 0x58
    seqno = LMIC.seqnoDn + (uint16_t)(seqno - LMIC.seqnoDn);
 8008286:	4b63      	ldr	r3, [pc, #396]	; (8008414 <decodeFrame+0x2a8>)
 8008288:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800828c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800828e:	b291      	uxth	r1, r2
 8008290:	4a60      	ldr	r2, [pc, #384]	; (8008414 <decodeFrame+0x2a8>)
 8008292:	f8d2 20b4 	ldr.w	r2, [r2, #180]	; 0xb4
 8008296:	b292      	uxth	r2, r2
 8008298:	1a8a      	subs	r2, r1, r2
 800829a:	b292      	uxth	r2, r2
 800829c:	4413      	add	r3, r2
 800829e:	633b      	str	r3, [r7, #48]	; 0x30
    if( !aes_verifyMic(LMIC.nwkKey, LMIC.devaddr, seqno, /*dn*/1, d, pend) ) {
 80082a0:	4b5c      	ldr	r3, [pc, #368]	; (8008414 <decodeFrame+0x2a8>)
 80082a2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80082a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a8:	9301      	str	r3, [sp, #4]
 80082aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80082ac:	9300      	str	r3, [sp, #0]
 80082ae:	2301      	movs	r3, #1
 80082b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082b2:	485d      	ldr	r0, [pc, #372]	; (8008428 <decodeFrame+0x2bc>)
 80082b4:	f7fe fe9c 	bl	8006ff0 <aes_verifyMic>
 80082b8:	4603      	mov	r3, r0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d095      	beq.n	80081ea <decodeFrame+0x7e>
    if( seqno < LMIC.seqnoDn ) {
 80082be:	4b55      	ldr	r3, [pc, #340]	; (8008414 <decodeFrame+0x2a8>)
 80082c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80082c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d21a      	bcs.n	8008300 <decodeFrame+0x194>
        if( (int32_t)seqno > (int32_t)LMIC.seqnoDn ) {
 80082ca:	4b52      	ldr	r3, [pc, #328]	; (8008414 <decodeFrame+0x2a8>)
 80082cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80082d0:	461a      	mov	r2, r3
 80082d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d4:	429a      	cmp	r2, r3
 80082d6:	db8a      	blt.n	80081ee <decodeFrame+0x82>
        if( seqno != LMIC.seqnoDn-1 || !LMIC.dnConf || ftype != HDR_FTYPE_DCDN ) {
 80082d8:	4b4e      	ldr	r3, [pc, #312]	; (8008414 <decodeFrame+0x2a8>)
 80082da:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80082de:	3b01      	subs	r3, #1
 80082e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082e2:	429a      	cmp	r2, r3
 80082e4:	d185      	bne.n	80081f2 <decodeFrame+0x86>
 80082e6:	4b4b      	ldr	r3, [pc, #300]	; (8008414 <decodeFrame+0x2a8>)
 80082e8:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d080      	beq.n	80081f2 <decodeFrame+0x86>
 80082f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80082f4:	2ba0      	cmp	r3, #160	; 0xa0
 80082f6:	f47f af7c 	bne.w	80081f2 <decodeFrame+0x86>
        }
        // Replay of previous sequence number allowed only if
        // previous frame and repeated both requested confirmation
        replayConf = 1;
 80082fa:	2301      	movs	r3, #1
 80082fc:	657b      	str	r3, [r7, #84]	; 0x54
 80082fe:	e00e      	b.n	800831e <decodeFrame+0x1b2>
            EV(specCond, INFO, (e_.reason = EV::specCond_t::DNSEQNO_SKIP,
                                e_.eui    = MAIN::CDEV->getEui(),
                                e_.info   = LMIC.seqnoDn,
                                e_.info2  = seqno));
        }
        LMIC.seqnoDn = seqno+1;  // next number to be expected
 8008300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008302:	3301      	adds	r3, #1
 8008304:	4a43      	ldr	r2, [pc, #268]	; (8008414 <decodeFrame+0x2a8>)
 8008306:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
        DO_DEVDB(LMIC.seqnoDn,seqnoDn);
        // DN frame requested confirmation - provide ACK once with next UP frame
        LMIC.dnConf = (ftype == HDR_FTYPE_DCDN ? FCT_ACK : 0);
 800830a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800830e:	2ba0      	cmp	r3, #160	; 0xa0
 8008310:	d101      	bne.n	8008316 <decodeFrame+0x1aa>
 8008312:	2220      	movs	r2, #32
 8008314:	e000      	b.n	8008318 <decodeFrame+0x1ac>
 8008316:	2200      	movs	r2, #0
 8008318:	4b3e      	ldr	r3, [pc, #248]	; (8008414 <decodeFrame+0x2a8>)
 800831a:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
    }

    if( LMIC.dnConf || (fct & FCT_MORE) )
 800831e:	4b3d      	ldr	r3, [pc, #244]	; (8008414 <decodeFrame+0x2a8>)
 8008320:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8008324:	2b00      	cmp	r3, #0
 8008326:	d104      	bne.n	8008332 <decodeFrame+0x1c6>
 8008328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800832a:	f003 0310 	and.w	r3, r3, #16
 800832e:	2b00      	cmp	r3, #0
 8008330:	d008      	beq.n	8008344 <decodeFrame+0x1d8>
        LMIC.opmode |= OP_POLL;
 8008332:	4b38      	ldr	r3, [pc, #224]	; (8008414 <decodeFrame+0x2a8>)
 8008334:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008338:	f043 0310 	orr.w	r3, r3, #16
 800833c:	b29a      	uxth	r2, r3
 800833e:	4b35      	ldr	r3, [pc, #212]	; (8008414 <decodeFrame+0x2a8>)
 8008340:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    // We heard from network
    LMIC.adrChanged = LMIC.rejoinCnt = 0;
 8008344:	4b33      	ldr	r3, [pc, #204]	; (8008414 <decodeFrame+0x2a8>)
 8008346:	2200      	movs	r2, #0
 8008348:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 800834c:	4b31      	ldr	r3, [pc, #196]	; (8008414 <decodeFrame+0x2a8>)
 800834e:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8008352:	4b30      	ldr	r3, [pc, #192]	; (8008414 <decodeFrame+0x2a8>)
 8008354:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
    if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8008358:	4b2e      	ldr	r3, [pc, #184]	; (8008414 <decodeFrame+0x2a8>)
 800835a:	f993 30bd 	ldrsb.w	r3, [r3, #189]	; 0xbd
 800835e:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8008362:	d003      	beq.n	800836c <decodeFrame+0x200>
        LMIC.adrAckReq = LINK_CHECK_INIT;
 8008364:	4b2b      	ldr	r3, [pc, #172]	; (8008414 <decodeFrame+0x2a8>)
 8008366:	22f4      	movs	r2, #244	; 0xf4
 8008368:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd

    // Process OPTS
    int m = LMIC.rssi - RSSI_OFF - getSensitivity(LMIC.rps);
 800836c:	4b29      	ldr	r3, [pc, #164]	; (8008414 <decodeFrame+0x2a8>)
 800836e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8008372:	f1a3 0640 	sub.w	r6, r3, #64	; 0x40
 8008376:	4b27      	ldr	r3, [pc, #156]	; (8008414 <decodeFrame+0x2a8>)
 8008378:	89db      	ldrh	r3, [r3, #14]
 800837a:	4618      	mov	r0, r3
 800837c:	f7fe ff62 	bl	8007244 <getSensitivity>
 8008380:	4603      	mov	r3, r0
 8008382:	1af3      	subs	r3, r6, r3
 8008384:	623b      	str	r3, [r7, #32]
    LMIC.margin = m < 0 ? 0 : m > 254 ? 254 : m;
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	2b00      	cmp	r3, #0
 800838a:	db05      	blt.n	8008398 <decodeFrame+0x22c>
 800838c:	6a3b      	ldr	r3, [r7, #32]
 800838e:	2bfe      	cmp	r3, #254	; 0xfe
 8008390:	bfa8      	it	ge
 8008392:	23fe      	movge	r3, #254	; 0xfe
 8008394:	b2db      	uxtb	r3, r3
 8008396:	e000      	b.n	800839a <decodeFrame+0x22e>
 8008398:	2300      	movs	r3, #0
 800839a:	4a1e      	ldr	r2, [pc, #120]	; (8008414 <decodeFrame+0x2a8>)
 800839c:	f882 30c0 	strb.w	r3, [r2, #192]	; 0xc0

    uint8_t *opts = &d[OFF_DAT_OPTS];
 80083a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083a2:	3308      	adds	r3, #8
 80083a4:	61fb      	str	r3, [r7, #28]
    int oidx = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	653b      	str	r3, [r7, #80]	; 0x50
    while( oidx < olen ) {
 80083aa:	e206      	b.n	80087ba <decodeFrame+0x64e>
        switch( opts[oidx] ) {
 80083ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083ae:	69fa      	ldr	r2, [r7, #28]
 80083b0:	4413      	add	r3, r2
 80083b2:	781b      	ldrb	r3, [r3, #0]
 80083b4:	3b02      	subs	r3, #2
 80083b6:	2b10      	cmp	r3, #16
 80083b8:	f200 8205 	bhi.w	80087c6 <decodeFrame+0x65a>
 80083bc:	a201      	add	r2, pc, #4	; (adr r2, 80083c4 <decodeFrame+0x258>)
 80083be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c2:	bf00      	nop
 80083c4:	08008409 	.word	0x08008409
 80083c8:	0800842d 	.word	0x0800842d
 80083cc:	080085a7 	.word	0x080085a7
 80083d0:	08008525 	.word	0x08008525
 80083d4:	08008515 	.word	0x08008515
 80083d8:	080085f3 	.word	0x080085f3
 80083dc:	080087c7 	.word	0x080087c7
 80083e0:	080087c7 	.word	0x080087c7
 80083e4:	080087c7 	.word	0x080087c7
 80083e8:	080087c7 	.word	0x080087c7
 80083ec:	080087c7 	.word	0x080087c7
 80083f0:	080087c7 	.word	0x080087c7
 80083f4:	080087c7 	.word	0x080087c7
 80083f8:	080087c7 	.word	0x080087c7
 80083fc:	080087c7 	.word	0x080087c7
 8008400:	0800867f 	.word	0x0800867f
 8008404:	080086c5 	.word	0x080086c5
        case MCMD_LCHK_ANS: {
            //int gwmargin = opts[oidx+1];
            //int ngws = opts[oidx+2];
            oidx += 3;
 8008408:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800840a:	3303      	adds	r3, #3
 800840c:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 800840e:	e1d4      	b.n	80087ba <decodeFrame+0x64e>
 8008410:	20000420 	.word	0x20000420
 8008414:	2000033c 	.word	0x2000033c
 8008418:	0800c76c 	.word	0x0800c76c
 800841c:	0800c770 	.word	0x0800c770
 8008420:	0800c778 	.word	0x0800c778
 8008424:	0800c77c 	.word	0x0800c77c
 8008428:	200003ca 	.word	0x200003ca
        }
        case MCMD_LADR_REQ: {
            uint8_t p1     = opts[oidx+1];            // txpow + DR
 800842c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800842e:	3301      	adds	r3, #1
 8008430:	69fa      	ldr	r2, [r7, #28]
 8008432:	4413      	add	r3, r2
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	71bb      	strb	r3, [r7, #6]
            uint16_t chmap  = os_rlsbf2(&opts[oidx+2]);// list of enabled channels
 8008438:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800843a:	3302      	adds	r3, #2
 800843c:	69fa      	ldr	r2, [r7, #28]
 800843e:	4413      	add	r3, r2
 8008440:	4618      	mov	r0, r3
 8008442:	f7fe fcb4 	bl	8006dae <os_rlsbf2>
 8008446:	4603      	mov	r3, r0
 8008448:	80bb      	strh	r3, [r7, #4]
            uint8_t chpage = opts[oidx+4] & MCMD_LADR_CHPAGE_MASK;     // channel page
 800844a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800844c:	3304      	adds	r3, #4
 800844e:	69fa      	ldr	r2, [r7, #28]
 8008450:	4413      	add	r3, r2
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	f023 030f 	bic.w	r3, r3, #15
 8008458:	70fb      	strb	r3, [r7, #3]
            uint8_t uprpt  = opts[oidx+4] & MCMD_LADR_REPEAT_MASK;     // up repeat count
 800845a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800845c:	3304      	adds	r3, #4
 800845e:	69fa      	ldr	r2, [r7, #28]
 8008460:	4413      	add	r3, r2
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	f003 030f 	and.w	r3, r3, #15
 8008468:	70bb      	strb	r3, [r7, #2]
            oidx += 5;
 800846a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800846c:	3305      	adds	r3, #5
 800846e:	653b      	str	r3, [r7, #80]	; 0x50

            LMIC.ladrAns = 0x80 |     // Include an answer into next frame up
 8008470:	4b93      	ldr	r3, [pc, #588]	; (80086c0 <decodeFrame+0x554>)
 8008472:	2201      	movs	r2, #1
 8008474:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
                MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK;
            if( !mapChannels(chpage, chmap) )
 8008478:	88ba      	ldrh	r2, [r7, #4]
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	4611      	mov	r1, r2
 800847e:	4618      	mov	r0, r3
 8008480:	f7ff fb8c 	bl	8007b9c <mapChannels>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d10c      	bne.n	80084a4 <decodeFrame+0x338>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_CHACK;
 800848a:	4b8d      	ldr	r3, [pc, #564]	; (80086c0 <decodeFrame+0x554>)
 800848c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8008490:	f023 0301 	bic.w	r3, r3, #1
 8008494:	2b00      	cmp	r3, #0
 8008496:	bf14      	ite	ne
 8008498:	2301      	movne	r3, #1
 800849a:	2300      	moveq	r3, #0
 800849c:	b2da      	uxtb	r2, r3
 800849e:	4b88      	ldr	r3, [pc, #544]	; (80086c0 <decodeFrame+0x554>)
 80084a0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
            dr_t dr = (dr_t)(p1>>MCMD_LADR_DR_SHIFT);
 80084a4:	79bb      	ldrb	r3, [r7, #6]
 80084a6:	091b      	lsrs	r3, r3, #4
 80084a8:	707b      	strb	r3, [r7, #1]
            if( !validDR(dr) ) {
 80084aa:	787b      	ldrb	r3, [r7, #1]
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7fe fc4d 	bl	8006d4c <validDR>
 80084b2:	4603      	mov	r3, r0
 80084b4:	f083 0301 	eor.w	r3, r3, #1
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00c      	beq.n	80084d8 <decodeFrame+0x36c>
                LMIC.ladrAns &= ~MCMD_LADR_ANS_DRACK;
 80084be:	4b80      	ldr	r3, [pc, #512]	; (80086c0 <decodeFrame+0x554>)
 80084c0:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80084c4:	f023 0302 	bic.w	r3, r3, #2
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	bf14      	ite	ne
 80084cc:	2301      	movne	r3, #1
 80084ce:	2300      	moveq	r3, #0
 80084d0:	b2da      	uxtb	r2, r3
 80084d2:	4b7b      	ldr	r3, [pc, #492]	; (80086c0 <decodeFrame+0x554>)
 80084d4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
                EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                                   e_.eui    = MAIN::CDEV->getEui(),
                                   e_.info   = Base::lsbf4(&d[pend]),
                                   e_.info2  = Base::msbf4(&opts[oidx-4])));
            }
            if( (LMIC.ladrAns & 0x7F) == (MCMD_LADR_ANS_POWACK | MCMD_LADR_ANS_CHACK | MCMD_LADR_ANS_DRACK) ) {
 80084d8:	4b79      	ldr	r3, [pc, #484]	; (80086c0 <decodeFrame+0x554>)
 80084da:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80084de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80084e2:	2b07      	cmp	r3, #7
 80084e4:	d111      	bne.n	800850a <decodeFrame+0x39e>
                // Nothing went wrong - use settings
                LMIC.upRepeat = uprpt;
 80084e6:	4a76      	ldr	r2, [pc, #472]	; (80086c0 <decodeFrame+0x554>)
 80084e8:	78bb      	ldrb	r3, [r7, #2]
 80084ea:	f882 3046 	strb.w	r3, [r2, #70]	; 0x46
                setDrTxpow(DRCHG_NWKCMD, dr, pow2dBm(p1));
 80084ee:	79bb      	ldrb	r3, [r7, #6]
 80084f0:	005b      	lsls	r3, r3, #1
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	43db      	mvns	r3, r3
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	b25b      	sxtb	r3, r3
 80084fa:	f003 031e 	and.w	r3, r3, #30
 80084fe:	b25a      	sxtb	r2, r3
 8008500:	787b      	ldrb	r3, [r7, #1]
 8008502:	4619      	mov	r1, r3
 8008504:	2004      	movs	r0, #4
 8008506:	f7ff f9b1 	bl	800786c <setDrTxpow>
            }
            LMIC.adrChanged = 1;  // Trigger an ACK to NWK
 800850a:	4b6d      	ldr	r3, [pc, #436]	; (80086c0 <decodeFrame+0x554>)
 800850c:	2201      	movs	r2, #1
 800850e:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
            continue;
 8008512:	e152      	b.n	80087ba <decodeFrame+0x64e>
        }
        case MCMD_DEVS_REQ: {
            LMIC.devsAns = 1;
 8008514:	4b6a      	ldr	r3, [pc, #424]	; (80086c0 <decodeFrame+0x554>)
 8008516:	2201      	movs	r2, #1
 8008518:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
            oidx += 1;
 800851c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800851e:	3301      	adds	r3, #1
 8008520:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 8008522:	e14a      	b.n	80087ba <decodeFrame+0x64e>
        }
        case MCMD_DN2P_SET: {
#if !defined(LMIC_DISABLE_MCMD_DN2P_SET)
            dr_t dr = (dr_t)(opts[oidx+1] & 0x0F);
 8008524:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008526:	3301      	adds	r3, #1
 8008528:	69fa      	ldr	r2, [r7, #28]
 800852a:	4413      	add	r3, r2
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	f003 030f 	and.w	r3, r3, #15
 8008532:	73bb      	strb	r3, [r7, #14]
            uint32_t freq = convFreq(&opts[oidx+2]);
 8008534:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008536:	3302      	adds	r3, #2
 8008538:	69fa      	ldr	r2, [r7, #28]
 800853a:	4413      	add	r3, r2
 800853c:	4618      	mov	r0, r3
 800853e:	f7ff f9e3 	bl	8007908 <convFreq>
 8008542:	60b8      	str	r0, [r7, #8]
            LMIC.dn2Ans = 0x80;   // answer pending
 8008544:	4b5e      	ldr	r3, [pc, #376]	; (80086c0 <decodeFrame+0x554>)
 8008546:	2280      	movs	r2, #128	; 0x80
 8008548:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
            if( validDR(dr) )
 800854c:	7bbb      	ldrb	r3, [r7, #14]
 800854e:	4618      	mov	r0, r3
 8008550:	f7fe fbfc 	bl	8006d4c <validDR>
 8008554:	4603      	mov	r3, r0
 8008556:	2b00      	cmp	r3, #0
 8008558:	d008      	beq.n	800856c <decodeFrame+0x400>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_DRACK;
 800855a:	4b59      	ldr	r3, [pc, #356]	; (80086c0 <decodeFrame+0x554>)
 800855c:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8008560:	f043 0302 	orr.w	r3, r3, #2
 8008564:	b2da      	uxtb	r2, r3
 8008566:	4b56      	ldr	r3, [pc, #344]	; (80086c0 <decodeFrame+0x554>)
 8008568:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
            if( freq != 0 )
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d008      	beq.n	8008584 <decodeFrame+0x418>
                LMIC.dn2Ans |= MCMD_DN2P_ANS_CHACK;
 8008572:	4b53      	ldr	r3, [pc, #332]	; (80086c0 <decodeFrame+0x554>)
 8008574:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8008578:	f043 0301 	orr.w	r3, r3, #1
 800857c:	b2da      	uxtb	r2, r3
 800857e:	4b50      	ldr	r3, [pc, #320]	; (80086c0 <decodeFrame+0x554>)
 8008580:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
            if( LMIC.dn2Ans == (0x80|MCMD_DN2P_ANS_DRACK|MCMD_DN2P_ANS_CHACK) ) {
 8008584:	4b4e      	ldr	r3, [pc, #312]	; (80086c0 <decodeFrame+0x554>)
 8008586:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 800858a:	2b83      	cmp	r3, #131	; 0x83
 800858c:	d107      	bne.n	800859e <decodeFrame+0x432>
                LMIC.dn2Dr = dr;
 800858e:	4a4c      	ldr	r2, [pc, #304]	; (80086c0 <decodeFrame+0x554>)
 8008590:	7bbb      	ldrb	r3, [r7, #14]
 8008592:	f882 30c7 	strb.w	r3, [r2, #199]	; 0xc7
                LMIC.dn2Freq = freq;
 8008596:	4a4a      	ldr	r2, [pc, #296]	; (80086c0 <decodeFrame+0x554>)
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
                DO_DEVDB(LMIC.dn2Dr,dn2Dr);
                DO_DEVDB(LMIC.dn2Freq,dn2Freq);
            }
#endif // !LMIC_DISABLE_MCMD_DN2P_SET
            oidx += 5;
 800859e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085a0:	3305      	adds	r3, #5
 80085a2:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 80085a4:	e109      	b.n	80087ba <decodeFrame+0x64e>
        }
        case MCMD_DCAP_REQ: {
#if !defined(LMIC_DISABLE_MCMD_DCAP_REQ)
            uint8_t cap = opts[oidx+1];
 80085a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085a8:	3301      	adds	r3, #1
 80085aa:	69fa      	ldr	r2, [r7, #28]
 80085ac:	4413      	add	r3, r2
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	71fb      	strb	r3, [r7, #7]
            // A value cap=0xFF means device is OFF unless enabled again manually.
            if( cap==0xFF )
 80085b2:	79fb      	ldrb	r3, [r7, #7]
 80085b4:	2bff      	cmp	r3, #255	; 0xff
 80085b6:	d108      	bne.n	80085ca <decodeFrame+0x45e>
                LMIC.opmode |= OP_SHUTDOWN;  // stop any sending
 80085b8:	4b41      	ldr	r3, [pc, #260]	; (80086c0 <decodeFrame+0x554>)
 80085ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80085be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085c2:	b29a      	uxth	r2, r3
 80085c4:	4b3e      	ldr	r3, [pc, #248]	; (80086c0 <decodeFrame+0x554>)
 80085c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            LMIC.globalDutyRate  = cap & 0xF;
 80085ca:	79fb      	ldrb	r3, [r7, #7]
 80085cc:	f003 030f 	and.w	r3, r3, #15
 80085d0:	b2da      	uxtb	r2, r3
 80085d2:	4b3b      	ldr	r3, [pc, #236]	; (80086c0 <decodeFrame+0x554>)
 80085d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            LMIC.globalDutyAvail = os_getTime();
 80085d8:	f001 fd54 	bl	800a084 <os_getTime>
 80085dc:	4603      	mov	r3, r0
 80085de:	4a38      	ldr	r2, [pc, #224]	; (80086c0 <decodeFrame+0x554>)
 80085e0:	63d3      	str	r3, [r2, #60]	; 0x3c
            DO_DEVDB(cap,dutyCap);
            LMIC.dutyCapAns = 1;
 80085e2:	4b37      	ldr	r3, [pc, #220]	; (80086c0 <decodeFrame+0x554>)
 80085e4:	2201      	movs	r2, #1
 80085e6:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
            oidx += 2;
 80085ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085ec:	3302      	adds	r3, #2
 80085ee:	653b      	str	r3, [r7, #80]	; 0x50
#endif // !LMIC_DISABLE_MCMD_DCAP_REQ
            continue;
 80085f0:	e0e3      	b.n	80087ba <decodeFrame+0x64e>
        }
        case MCMD_SNCH_REQ: {
#if !defined(LMIC_DISABLE_MCMD_SNCH_REQ)
            uint8_t chidx = opts[oidx+1];  // channel
 80085f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085f4:	3301      	adds	r3, #1
 80085f6:	69fa      	ldr	r2, [r7, #28]
 80085f8:	4413      	add	r3, r2
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	75fb      	strb	r3, [r7, #23]
            uint32_t freq  = convFreq(&opts[oidx+2]); // freq
 80085fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008600:	3302      	adds	r3, #2
 8008602:	69fa      	ldr	r2, [r7, #28]
 8008604:	4413      	add	r3, r2
 8008606:	4618      	mov	r0, r3
 8008608:	f7ff f97e 	bl	8007908 <convFreq>
 800860c:	6138      	str	r0, [r7, #16]
            uint8_t drs   = opts[oidx+5];  // datarate span
 800860e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008610:	3305      	adds	r3, #5
 8008612:	69fa      	ldr	r2, [r7, #28]
 8008614:	4413      	add	r3, r2
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	73fb      	strb	r3, [r7, #15]
            LMIC.snchAns = 0x80;
 800861a:	4b29      	ldr	r3, [pc, #164]	; (80086c0 <decodeFrame+0x554>)
 800861c:	2280      	movs	r2, #128	; 0x80
 800861e:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
            if( freq != 0 && LMIC_setupChannel(chidx, freq, DR_RANGE_MAP(drs&0xF,drs>>4), -1) )
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d026      	beq.n	8008676 <decodeFrame+0x50a>
 8008628:	7bfb      	ldrb	r3, [r7, #15]
 800862a:	f003 030f 	and.w	r3, r3, #15
 800862e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008632:	fa02 f303 	lsl.w	r3, r2, r3
 8008636:	b21a      	sxth	r2, r3
 8008638:	7bfb      	ldrb	r3, [r7, #15]
 800863a:	091b      	lsrs	r3, r3, #4
 800863c:	b2db      	uxtb	r3, r3
 800863e:	f1c3 030f 	rsb	r3, r3, #15
 8008642:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008646:	fa41 f303 	asr.w	r3, r1, r3
 800864a:	b21b      	sxth	r3, r3
 800864c:	4013      	ands	r3, r2
 800864e:	b21b      	sxth	r3, r3
 8008650:	b29a      	uxth	r2, r3
 8008652:	7df8      	ldrb	r0, [r7, #23]
 8008654:	f04f 33ff 	mov.w	r3, #4294967295
 8008658:	6939      	ldr	r1, [r7, #16]
 800865a:	f7ff f977 	bl	800794c <LMIC_setupChannel>
 800865e:	4603      	mov	r3, r0
 8008660:	2b00      	cmp	r3, #0
 8008662:	d008      	beq.n	8008676 <decodeFrame+0x50a>
                LMIC.snchAns |= MCMD_SNCH_ANS_DRACK|MCMD_SNCH_ANS_FQACK;
 8008664:	4b16      	ldr	r3, [pc, #88]	; (80086c0 <decodeFrame+0x554>)
 8008666:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800866a:	f043 0303 	orr.w	r3, r3, #3
 800866e:	b2da      	uxtb	r2, r3
 8008670:	4b13      	ldr	r3, [pc, #76]	; (80086c0 <decodeFrame+0x554>)
 8008672:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
#endif // !LMIC_DISABLE_MCMD_SNCH_REQ
            oidx += 6;
 8008676:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008678:	3306      	adds	r3, #6
 800867a:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 800867c:	e09d      	b.n	80087ba <decodeFrame+0x64e>
        }
        case MCMD_PING_SET: {
#if !defined(LMIC_DISABLE_MCMD_PING_SET) && !defined(LMIC_DISABLE_PING)
            uint32_t freq = convFreq(&opts[oidx+1]);
 800867e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008680:	3301      	adds	r3, #1
 8008682:	69fa      	ldr	r2, [r7, #28]
 8008684:	4413      	add	r3, r2
 8008686:	4618      	mov	r0, r3
 8008688:	f7ff f93e 	bl	8007908 <convFreq>
 800868c:	61b8      	str	r0, [r7, #24]
            uint8_t flags = 0x80;
 800868e:	2380      	movs	r3, #128	; 0x80
 8008690:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if( freq != 0 ) {
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d009      	beq.n	80086ae <decodeFrame+0x542>
                flags |= MCMD_PING_ANS_FQACK;
 800869a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                LMIC.ping.freq = freq;
 80086a6:	4a06      	ldr	r2, [pc, #24]	; (80086c0 <decodeFrame+0x554>)
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
                DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
                DO_DEVDB(LMIC.ping.freq, pingFreq);
                DO_DEVDB(LMIC.ping.dr, pingDr);
            }
            LMIC.pingSetAns = flags;
 80086ae:	4a04      	ldr	r2, [pc, #16]	; (80086c0 <decodeFrame+0x554>)
 80086b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80086b4:	f882 30cf 	strb.w	r3, [r2, #207]	; 0xcf
#endif // !LMIC_DISABLE_MCMD_PING_SET && !LMIC_DISABLE_PING
            oidx += 4;
 80086b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086ba:	3304      	adds	r3, #4
 80086bc:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 80086be:	e07c      	b.n	80087ba <decodeFrame+0x64e>
 80086c0:	2000033c 	.word	0x2000033c
        }
        case MCMD_BCNI_ANS: {
#if !defined(LMIC_DISABLE_MCMD_BCNI_ANS) && !defined(LMIC_DISABLE_BEACONS)
            // Ignore if tracking already enabled
            if( (LMIC.opmode & OP_TRACK) == 0 ) {
 80086c4:	4b7b      	ldr	r3, [pc, #492]	; (80088b4 <decodeFrame+0x748>)
 80086c6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80086ca:	f003 0302 	and.w	r3, r3, #2
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d16f      	bne.n	80087b2 <decodeFrame+0x646>
                LMIC.bcnChnl = opts[oidx+3];
 80086d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086d4:	3303      	adds	r3, #3
 80086d6:	69fa      	ldr	r2, [r7, #28]
 80086d8:	4413      	add	r3, r2
 80086da:	781a      	ldrb	r2, [r3, #0]
 80086dc:	4b75      	ldr	r3, [pc, #468]	; (80088b4 <decodeFrame+0x748>)
 80086de:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
                // Enable tracking - bcninfoTries
                LMIC.opmode |= OP_TRACK;
 80086e2:	4b74      	ldr	r3, [pc, #464]	; (80088b4 <decodeFrame+0x748>)
 80086e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80086e8:	f043 0302 	orr.w	r3, r3, #2
 80086ec:	b29a      	uxth	r2, r3
 80086ee:	4b71      	ldr	r3, [pc, #452]	; (80088b4 <decodeFrame+0x748>)
 80086f0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
                // Cleared later in txComplete handling - triggers EV_BEACON_FOUND
                ASSERT(LMIC.bcninfoTries!=0);
 80086f4:	4b6f      	ldr	r3, [pc, #444]	; (80088b4 <decodeFrame+0x748>)
 80086f6:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d104      	bne.n	8008708 <decodeFrame+0x59c>
 80086fe:	f240 41f9 	movw	r1, #1273	; 0x4f9
 8008702:	486d      	ldr	r0, [pc, #436]	; (80088b8 <decodeFrame+0x74c>)
 8008704:	f002 ff2e 	bl	800b564 <hal_failed>
                // Setup RX parameters
                LMIC.bcninfo.txtime = (LMIC.rxtime
 8008708:	4b6a      	ldr	r3, [pc, #424]	; (80088b4 <decodeFrame+0x748>)
 800870a:	685e      	ldr	r6, [r3, #4]
                                       + ms2osticks(os_rlsbf2(&opts[oidx+1]) * MCMD_BCNI_TUNIT)
 800870c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800870e:	3301      	adds	r3, #1
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	4413      	add	r3, r2
 8008714:	4618      	mov	r0, r3
 8008716:	f7fe fb4a 	bl	8006dae <os_rlsbf2>
 800871a:	4603      	mov	r3, r0
 800871c:	461a      	mov	r2, r3
 800871e:	4613      	mov	r3, r2
 8008720:	011b      	lsls	r3, r3, #4
 8008722:	1a9b      	subs	r3, r3, r2
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	17da      	asrs	r2, r3, #31
 8008728:	4698      	mov	r8, r3
 800872a:	4691      	mov	r9, r2
 800872c:	4642      	mov	r2, r8
 800872e:	464b      	mov	r3, r9
 8008730:	f04f 0000 	mov.w	r0, #0
 8008734:	f04f 0100 	mov.w	r1, #0
 8008738:	0159      	lsls	r1, r3, #5
 800873a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800873e:	0150      	lsls	r0, r2, #5
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	ebb2 0408 	subs.w	r4, r2, r8
 8008748:	eb63 0509 	sbc.w	r5, r3, r9
 800874c:	f04f 0200 	mov.w	r2, #0
 8008750:	f04f 0300 	mov.w	r3, #0
 8008754:	00ab      	lsls	r3, r5, #2
 8008756:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800875a:	00a2      	lsls	r2, r4, #2
 800875c:	4614      	mov	r4, r2
 800875e:	461d      	mov	r5, r3
 8008760:	eb14 0a08 	adds.w	sl, r4, r8
 8008764:	eb45 0b09 	adc.w	fp, r5, r9
 8008768:	f04f 0200 	mov.w	r2, #0
 800876c:	f04f 0300 	mov.w	r3, #0
 8008770:	ea4f 230b 	mov.w	r3, fp, lsl #8
 8008774:	ea43 631a 	orr.w	r3, r3, sl, lsr #24
 8008778:	ea4f 220a 	mov.w	r2, sl, lsl #8
 800877c:	4692      	mov	sl, r2
 800877e:	469b      	mov	fp, r3
 8008780:	4650      	mov	r0, sl
 8008782:	4659      	mov	r1, fp
 8008784:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008788:	f04f 0300 	mov.w	r3, #0
 800878c:	f7f7 fd80 	bl	8000290 <__aeabi_uldivmod>
 8008790:	4602      	mov	r2, r0
 8008792:	460b      	mov	r3, r1
 8008794:	4613      	mov	r3, r2
 8008796:	18f2      	adds	r2, r6, r3
                                       + ms2osticksCeil(MCMD_BCNI_TUNIT/2)
                                       - BCN_INTV_osticks);
 8008798:	4b48      	ldr	r3, [pc, #288]	; (80088bc <decodeFrame+0x750>)
 800879a:	4413      	add	r3, r2
                LMIC.bcninfo.txtime = (LMIC.rxtime
 800879c:	4a45      	ldr	r2, [pc, #276]	; (80088b4 <decodeFrame+0x748>)
 800879e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                LMIC.bcninfo.flags = 0;  // txtime above cannot be used as reference (BCN_PARTIAL|BCN_FULL cleared)
 80087a2:	4b44      	ldr	r3, [pc, #272]	; (80088b4 <decodeFrame+0x748>)
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
                calcBcnRxWindowFromMillis(MCMD_BCNI_TUNIT,1);  // error of +/-N ms
 80087aa:	2101      	movs	r1, #1
 80087ac:	201e      	movs	r0, #30
 80087ae:	f7fe fe5f 	bl	8007470 <calcBcnRxWindowFromMillis>
                                                   (osticks2us(LMIC.bcninfo.txtime + BCN_INTV_osticks
                                                               - LMIC.bcnRxtime) << 8)),
                                     e_.time    = MAIN::CDEV->ostime2ustime(LMIC.bcninfo.txtime + BCN_INTV_osticks)));
            }
#endif // !LMIC_DISABLE_MCMD_BCNI_ANS && !LMIC_DISABLE_BEACONS
            oidx += 4;
 80087b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80087b4:	3304      	adds	r3, #4
 80087b6:	653b      	str	r3, [r7, #80]	; 0x50
            continue;
 80087b8:	bf00      	nop
    while( oidx < olen ) {
 80087ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087be:	429a      	cmp	r2, r3
 80087c0:	f6ff adf4 	blt.w	80083ac <decodeFrame+0x240>
 80087c4:	e000      	b.n	80087c8 <decodeFrame+0x65c>
        }
        EV(specCond, ERR, (e_.reason = EV::specCond_t::BAD_MAC_CMD,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = Base::lsbf4(&d[pend]),
                           e_.info2  = Base::msbf4(&opts[oidx])));
        break;
 80087c6:	bf00      	nop
        EV(specCond, ERR, (e_.reason = EV::specCond_t::CORRUPTED_FRAME,
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = 0x1000000 + (oidx) + (olen<<8)));
    }

    if( !replayConf ) {
 80087c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d11d      	bne.n	800880a <decodeFrame+0x69e>
        // Handle payload only if not a replay
        // Decrypt payload - if any
        if( port >= 0  &&  pend-poff > 0 )
 80087ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	db1a      	blt.n	800880a <decodeFrame+0x69e>
 80087d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	dd15      	ble.n	800880a <decodeFrame+0x69e>
            aes_cipher(port <= 0 ? LMIC.nwkKey : LMIC.artKey, LMIC.devaddr, seqno, /*dn*/1, d+poff, pend-poff);
 80087de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	dc01      	bgt.n	80087e8 <decodeFrame+0x67c>
 80087e4:	4836      	ldr	r0, [pc, #216]	; (80088c0 <decodeFrame+0x754>)
 80087e6:	e000      	b.n	80087ea <decodeFrame+0x67e>
 80087e8:	4836      	ldr	r0, [pc, #216]	; (80088c4 <decodeFrame+0x758>)
 80087ea:	4b32      	ldr	r3, [pc, #200]	; (80088b4 <decodeFrame+0x748>)
 80087ec:	f8d3 40b0 	ldr.w	r4, [r3, #176]	; 0xb0
 80087f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80087f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087f4:	4413      	add	r3, r2
 80087f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80087f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087fa:	1a8a      	subs	r2, r1, r2
 80087fc:	9201      	str	r2, [sp, #4]
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	2301      	movs	r3, #1
 8008802:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008804:	4621      	mov	r1, r4
 8008806:	f7fe fc9d 	bl	8007144 <aes_cipher>
                            e_.eui    = MAIN::CDEV->getEui(),
                            e_.info   = Base::lsbf4(&d[pend]),
                            e_.info2  = seqno));
    }

    if( // NWK acks but we don't have a frame pending
 800880a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800880c:	2b00      	cmp	r3, #0
                           e_.eui    = MAIN::CDEV->getEui(),
                           e_.info   = seqno,
                           e_.info2  = ackup));
    }

    if( LMIC.txCnt != 0 ) // we requested an ACK
 800880e:	4b29      	ldr	r3, [pc, #164]	; (80088b4 <decodeFrame+0x748>)
 8008810:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d010      	beq.n	800883a <decodeFrame+0x6ce>
        LMIC.txrxFlags |= ackup ? TXRX_ACK : TXRX_NACK;
 8008818:	4b26      	ldr	r3, [pc, #152]	; (80088b4 <decodeFrame+0x748>)
 800881a:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800881e:	b25b      	sxtb	r3, r3
 8008820:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008822:	2a00      	cmp	r2, #0
 8008824:	d002      	beq.n	800882c <decodeFrame+0x6c0>
 8008826:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800882a:	e000      	b.n	800882e <decodeFrame+0x6c2>
 800882c:	2240      	movs	r2, #64	; 0x40
 800882e:	4313      	orrs	r3, r2
 8008830:	b25b      	sxtb	r3, r3
 8008832:	b2da      	uxtb	r2, r3
 8008834:	4b1f      	ldr	r3, [pc, #124]	; (80088b4 <decodeFrame+0x748>)
 8008836:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1

    if( port < 0 ) {
 800883a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800883c:	2b00      	cmp	r3, #0
 800883e:	da12      	bge.n	8008866 <decodeFrame+0x6fa>
        LMIC.txrxFlags |= TXRX_NOPORT;
 8008840:	4b1c      	ldr	r3, [pc, #112]	; (80088b4 <decodeFrame+0x748>)
 8008842:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008846:	f043 0320 	orr.w	r3, r3, #32
 800884a:	b2da      	uxtb	r2, r3
 800884c:	4b19      	ldr	r3, [pc, #100]	; (80088b4 <decodeFrame+0x748>)
 800884e:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
        LMIC.dataBeg = poff;
 8008852:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008854:	b2da      	uxtb	r2, r3
 8008856:	4b17      	ldr	r3, [pc, #92]	; (80088b4 <decodeFrame+0x748>)
 8008858:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
        LMIC.dataLen = 0;
 800885c:	4b15      	ldr	r3, [pc, #84]	; (80088b4 <decodeFrame+0x748>)
 800885e:	2200      	movs	r2, #0
 8008860:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 8008864:	e016      	b.n	8008894 <decodeFrame+0x728>
    } else {
        LMIC.txrxFlags |= TXRX_PORT;
 8008866:	4b13      	ldr	r3, [pc, #76]	; (80088b4 <decodeFrame+0x748>)
 8008868:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 800886c:	f043 0310 	orr.w	r3, r3, #16
 8008870:	b2da      	uxtb	r2, r3
 8008872:	4b10      	ldr	r3, [pc, #64]	; (80088b4 <decodeFrame+0x748>)
 8008874:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
        LMIC.dataBeg = poff;
 8008878:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800887a:	b2da      	uxtb	r2, r3
 800887c:	4b0d      	ldr	r3, [pc, #52]	; (80088b4 <decodeFrame+0x748>)
 800887e:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
        LMIC.dataLen = pend-poff;
 8008882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008884:	b2da      	uxtb	r2, r3
 8008886:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008888:	b2db      	uxtb	r3, r3
 800888a:	1ad3      	subs	r3, r2, r3
 800888c:	b2da      	uxtb	r2, r3
 800888e:	4b09      	ldr	r3, [pc, #36]	; (80088b4 <decodeFrame+0x748>)
 8008890:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    }
#if LMIC_DEBUG_LEVEL > 0
    lmic_printf("%lu: Received downlink, window=%s, port=%d, ack=%d\n", os_getTime(), window, port, ackup);
 8008894:	f001 fbf6 	bl	800a084 <os_getTime>
 8008898:	4601      	mov	r1, r0
 800889a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800889c:	9300      	str	r3, [sp, #0]
 800889e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80088a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80088a2:	4809      	ldr	r0, [pc, #36]	; (80088c8 <decodeFrame+0x75c>)
 80088a4:	f002 fbc4 	bl	800b030 <printf>
#endif
    return 1;
 80088a8:	2301      	movs	r3, #1
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3764      	adds	r7, #100	; 0x64
 80088ae:	46bd      	mov	sp, r7
 80088b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b4:	2000033c 	.word	0x2000033c
 80088b8:	0800c75c 	.word	0x0800c75c
 80088bc:	ffc181e0 	.word	0xffc181e0
 80088c0:	200003ca 	.word	0x200003ca
 80088c4:	200003da 	.word	0x200003da
 80088c8:	0800c7a0 	.word	0x0800c7a0

080088cc <setupRx2>:

// ================================================================================
// TX/RX transaction support


static void setupRx2 (void) {
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
    LMIC.txrxFlags = TXRX_DNW2;
 80088d0:	4b0d      	ldr	r3, [pc, #52]	; (8008908 <setupRx2+0x3c>)
 80088d2:	2202      	movs	r2, #2
 80088d4:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    LMIC.rps = dndr2rps(LMIC.dn2Dr);
 80088d8:	4b0b      	ldr	r3, [pc, #44]	; (8008908 <setupRx2+0x3c>)
 80088da:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 80088de:	4618      	mov	r0, r3
 80088e0:	f7fe fa08 	bl	8006cf4 <dndr2rps>
 80088e4:	4603      	mov	r3, r0
 80088e6:	461a      	mov	r2, r3
 80088e8:	4b07      	ldr	r3, [pc, #28]	; (8008908 <setupRx2+0x3c>)
 80088ea:	81da      	strh	r2, [r3, #14]
    LMIC.freq = LMIC.dn2Freq;
 80088ec:	4b06      	ldr	r3, [pc, #24]	; (8008908 <setupRx2+0x3c>)
 80088ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80088f2:	4a05      	ldr	r2, [pc, #20]	; (8008908 <setupRx2+0x3c>)
 80088f4:	6093      	str	r3, [r2, #8]
    LMIC.dataLen = 0;
 80088f6:	4b04      	ldr	r3, [pc, #16]	; (8008908 <setupRx2+0x3c>)
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    os_radio(RADIO_RX);
 80088fe:	2002      	movs	r0, #2
 8008900:	f002 fb6a 	bl	800afd8 <os_radio>
}
 8008904:	bf00      	nop
 8008906:	bd80      	pop	{r7, pc}
 8008908:	2000033c 	.word	0x2000033c

0800890c <schedRx12>:


static void schedRx12 (ostime_t delay, osjobcb_t func, uint8_t dr) {
 800890c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008910:	b088      	sub	sp, #32
 8008912:	af00      	add	r7, sp, #0
 8008914:	6178      	str	r0, [r7, #20]
 8008916:	6139      	str	r1, [r7, #16]
 8008918:	4613      	mov	r3, r2
 800891a:	73fb      	strb	r3, [r7, #15]
    ostime_t hsym = dr2hsym(dr);
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	f003 0307 	and.w	r3, r3, #7
 8008922:	4619      	mov	r1, r3
 8008924:	4837      	ldr	r0, [pc, #220]	; (8008a04 <schedRx12+0xf8>)
 8008926:	f7fd fb7d 	bl	8006024 <table_get_ostime>
 800892a:	61f8      	str	r0, [r7, #28]

    LMIC.rxsyms = MINRX_SYMS;
 800892c:	4b36      	ldr	r3, [pc, #216]	; (8008a08 <schedRx12+0xfc>)
 800892e:	2205      	movs	r2, #5
 8008930:	741a      	strb	r2, [r3, #16]

    // If a clock error is specified, compensate for it by extending the
    // receive window
    if (LMIC.clockError != 0) {
 8008932:	4b35      	ldr	r3, [pc, #212]	; (8008a08 <schedRx12+0xfc>)
 8008934:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008938:	2b00      	cmp	r3, #0
 800893a:	d046      	beq.n	80089ca <schedRx12+0xbe>
        // Calculate how much the clock will drift maximally after delay has
        // passed. This indicates the amount of time we can be early
        // _or_ late.
        ostime_t drift = (int64_t)delay * LMIC.clockError / MAX_CLOCK_ERROR;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	2200      	movs	r2, #0
 8008940:	469a      	mov	sl, r3
 8008942:	4693      	mov	fp, r2
 8008944:	4b30      	ldr	r3, [pc, #192]	; (8008a08 <schedRx12+0xfc>)
 8008946:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800894a:	b29b      	uxth	r3, r3
 800894c:	2200      	movs	r2, #0
 800894e:	4698      	mov	r8, r3
 8008950:	4691      	mov	r9, r2
 8008952:	fb08 f20b 	mul.w	r2, r8, fp
 8008956:	fb0a f309 	mul.w	r3, sl, r9
 800895a:	4413      	add	r3, r2
 800895c:	fbaa 4508 	umull	r4, r5, sl, r8
 8008960:	442b      	add	r3, r5
 8008962:	461d      	mov	r5, r3
 8008964:	4622      	mov	r2, r4
 8008966:	462b      	mov	r3, r5
 8008968:	2b00      	cmp	r3, #0
 800896a:	da08      	bge.n	800897e <schedRx12+0x72>
 800896c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8008970:	1851      	adds	r1, r2, r1
 8008972:	6039      	str	r1, [r7, #0]
 8008974:	f143 0300 	adc.w	r3, r3, #0
 8008978:	607b      	str	r3, [r7, #4]
 800897a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800897e:	f04f 0000 	mov.w	r0, #0
 8008982:	f04f 0100 	mov.w	r1, #0
 8008986:	0c10      	lsrs	r0, r2, #16
 8008988:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800898c:	1419      	asrs	r1, r3, #16
 800898e:	4602      	mov	r2, r0
 8008990:	460b      	mov	r3, r1
 8008992:	4613      	mov	r3, r2
 8008994:	61bb      	str	r3, [r7, #24]
        // compensate for a slow or a fast clock).
        // decrease the rxtime to compensate for. Note that hsym is a
        // *half* symbol time, so the factor 2 is hidden. First check if
        // this would overflow (which can happen if the drift is very
        // high, or the symbol time is low at high datarates).
        if ((255 - LMIC.rxsyms) * hsym < drift)
 8008996:	4b1c      	ldr	r3, [pc, #112]	; (8008a08 <schedRx12+0xfc>)
 8008998:	7c1b      	ldrb	r3, [r3, #16]
 800899a:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800899e:	461a      	mov	r2, r3
 80089a0:	69fb      	ldr	r3, [r7, #28]
 80089a2:	fb02 f303 	mul.w	r3, r2, r3
 80089a6:	69ba      	ldr	r2, [r7, #24]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d903      	bls.n	80089b4 <schedRx12+0xa8>
            LMIC.rxsyms = 255;
 80089ac:	4b16      	ldr	r3, [pc, #88]	; (8008a08 <schedRx12+0xfc>)
 80089ae:	22ff      	movs	r2, #255	; 0xff
 80089b0:	741a      	strb	r2, [r3, #16]
 80089b2:	e00a      	b.n	80089ca <schedRx12+0xbe>
        else
            LMIC.rxsyms += drift / hsym;
 80089b4:	4b14      	ldr	r3, [pc, #80]	; (8008a08 <schedRx12+0xfc>)
 80089b6:	7c1a      	ldrb	r2, [r3, #16]
 80089b8:	69b9      	ldr	r1, [r7, #24]
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	4413      	add	r3, r2
 80089c4:	b2da      	uxtb	r2, r3
 80089c6:	4b10      	ldr	r3, [pc, #64]	; (8008a08 <schedRx12+0xfc>)
 80089c8:	741a      	strb	r2, [r3, #16]

    }

    // Center the receive window on the center of the expected preamble
    // (again note that hsym is half a sumbol time, so no /2 needed)
    LMIC.rxtime = LMIC.txend + delay + PAMBL_SYMS * hsym - LMIC.rxsyms * hsym;
 80089ca:	4b0f      	ldr	r3, [pc, #60]	; (8008a08 <schedRx12+0xfc>)
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	441a      	add	r2, r3
 80089d2:	69fb      	ldr	r3, [r7, #28]
 80089d4:	00db      	lsls	r3, r3, #3
 80089d6:	441a      	add	r2, r3
 80089d8:	4b0b      	ldr	r3, [pc, #44]	; (8008a08 <schedRx12+0xfc>)
 80089da:	7c1b      	ldrb	r3, [r3, #16]
 80089dc:	4619      	mov	r1, r3
 80089de:	69fb      	ldr	r3, [r7, #28]
 80089e0:	fb01 f303 	mul.w	r3, r1, r3
 80089e4:	1ad3      	subs	r3, r2, r3
 80089e6:	4a08      	ldr	r2, [pc, #32]	; (8008a08 <schedRx12+0xfc>)
 80089e8:	6053      	str	r3, [r2, #4]

    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
 80089ea:	4b07      	ldr	r3, [pc, #28]	; (8008a08 <schedRx12+0xfc>)
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	3b40      	subs	r3, #64	; 0x40
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	4619      	mov	r1, r3
 80089f4:	4805      	ldr	r0, [pc, #20]	; (8008a0c <schedRx12+0x100>)
 80089f6:	f001 fbcb 	bl	800a190 <os_setTimedCallback>
}
 80089fa:	bf00      	nop
 80089fc:	3720      	adds	r7, #32
 80089fe:	46bd      	mov	sp, r7
 8008a00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a04:	0800dd90 	.word	0x0800dd90
 8008a08:	2000033c 	.word	0x2000033c
 8008a0c:	20000350 	.word	0x20000350

08008a10 <setupRx1>:

static void setupRx1 (osjobcb_t func) {
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
    LMIC.txrxFlags = TXRX_DNW1;
 8008a18:	4b0d      	ldr	r3, [pc, #52]	; (8008a50 <setupRx1+0x40>)
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    // Turn LMIC.rps from TX over to RX
    LMIC.rps = setNocrc(LMIC.rps,1);
 8008a20:	4b0b      	ldr	r3, [pc, #44]	; (8008a50 <setupRx1+0x40>)
 8008a22:	89db      	ldrh	r3, [r3, #14]
 8008a24:	2101      	movs	r1, #1
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7fe f913 	bl	8006c52 <setNocrc>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	461a      	mov	r2, r3
 8008a30:	4b07      	ldr	r3, [pc, #28]	; (8008a50 <setupRx1+0x40>)
 8008a32:	81da      	strh	r2, [r3, #14]
    LMIC.dataLen = 0;
 8008a34:	4b06      	ldr	r3, [pc, #24]	; (8008a50 <setupRx1+0x40>)
 8008a36:	2200      	movs	r2, #0
 8008a38:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    LMIC.osjob.func = func;
 8008a3c:	4a04      	ldr	r2, [pc, #16]	; (8008a50 <setupRx1+0x40>)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	61d3      	str	r3, [r2, #28]
    os_radio(RADIO_RX);
 8008a42:	2002      	movs	r0, #2
 8008a44:	f002 fac8 	bl	800afd8 <os_radio>
}
 8008a48:	bf00      	nop
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	2000033c 	.word	0x2000033c

08008a54 <txDone>:


// Called by HAL once TX complete and delivers exact end of TX time stamp in LMIC.rxtime
static void txDone (ostime_t delay, osjobcb_t func) {
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
#if !defined(LMIC_DISABLE_PING)
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE|OP_PINGINI)) == (OP_TRACK|OP_PINGABLE) ) {
 8008a5e:	4b25      	ldr	r3, [pc, #148]	; (8008af4 <txDone+0xa0>)
 8008a60:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008a64:	461a      	mov	r2, r3
 8008a66:	f240 6302 	movw	r3, #1538	; 0x602
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	f240 4202 	movw	r2, #1026	; 0x402
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d10b      	bne.n	8008a8c <txDone+0x38>
        rxschedInit(&LMIC.ping);    // note: reuses LMIC.frame buffer!
 8008a74:	4820      	ldr	r0, [pc, #128]	; (8008af8 <txDone+0xa4>)
 8008a76:	f7fe fd85 	bl	8007584 <rxschedInit>
        LMIC.opmode |= OP_PINGINI;
 8008a7a:	4b1e      	ldr	r3, [pc, #120]	; (8008af4 <txDone+0xa0>)
 8008a7c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	4b1b      	ldr	r3, [pc, #108]	; (8008af4 <txDone+0xa0>)
 8008a88:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }
#endif // !LMIC_DISABLE_PING

    // Change RX frequency / rps (US only) before we increment txChnl
    setRx1Params();
 8008a8c:	4b19      	ldr	r3, [pc, #100]	; (8008af4 <txDone+0xa0>)
 8008a8e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008a92:	f003 0307 	and.w	r3, r3, #7
 8008a96:	4a19      	ldr	r2, [pc, #100]	; (8008afc <txDone+0xa8>)
 8008a98:	fb03 f202 	mul.w	r2, r3, r2
 8008a9c:	4b18      	ldr	r3, [pc, #96]	; (8008b00 <txDone+0xac>)
 8008a9e:	4413      	add	r3, r2
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	4b14      	ldr	r3, [pc, #80]	; (8008af4 <txDone+0xa0>)
 8008aa4:	609a      	str	r2, [r3, #8]
 8008aa6:	4b13      	ldr	r3, [pc, #76]	; (8008af4 <txDone+0xa0>)
 8008aa8:	7c5b      	ldrb	r3, [r3, #17]
 8008aaa:	2b03      	cmp	r3, #3
 8008aac:	d806      	bhi.n	8008abc <txDone+0x68>
 8008aae:	4b11      	ldr	r3, [pc, #68]	; (8008af4 <txDone+0xa0>)
 8008ab0:	7c5b      	ldrb	r3, [r3, #17]
 8008ab2:	330a      	adds	r3, #10
 8008ab4:	b2da      	uxtb	r2, r3
 8008ab6:	4b0f      	ldr	r3, [pc, #60]	; (8008af4 <txDone+0xa0>)
 8008ab8:	745a      	strb	r2, [r3, #17]
 8008aba:	e006      	b.n	8008aca <txDone+0x76>
 8008abc:	4b0d      	ldr	r3, [pc, #52]	; (8008af4 <txDone+0xa0>)
 8008abe:	7c5b      	ldrb	r3, [r3, #17]
 8008ac0:	2b04      	cmp	r3, #4
 8008ac2:	d102      	bne.n	8008aca <txDone+0x76>
 8008ac4:	4b0b      	ldr	r3, [pc, #44]	; (8008af4 <txDone+0xa0>)
 8008ac6:	220d      	movs	r2, #13
 8008ac8:	745a      	strb	r2, [r3, #17]
 8008aca:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <txDone+0xa0>)
 8008acc:	7c5b      	ldrb	r3, [r3, #17]
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f7fe f910 	bl	8006cf4 <dndr2rps>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	461a      	mov	r2, r3
 8008ad8:	4b06      	ldr	r3, [pc, #24]	; (8008af4 <txDone+0xa0>)
 8008ada:	81da      	strh	r2, [r3, #14]
        os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, func);
    }
    else
#endif
    {
        schedRx12(delay, func, LMIC.dndr);
 8008adc:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <txDone+0xa0>)
 8008ade:	7c5b      	ldrb	r3, [r3, #17]
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff ff11 	bl	800890c <schedRx12>
    }
}
 8008aea:	bf00      	nop
 8008aec:	3708      	adds	r7, #8
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	2000033c 	.word	0x2000033c
 8008af8:	2000040c 	.word	0x2000040c
 8008afc:	000927c0 	.word	0x000927c0
 8008b00:	370870a0 	.word	0x370870a0

08008b04 <onJoinFailed>:

// ======================================== Join frames


#if !defined(LMIC_DISABLE_JOIN)
static void onJoinFailed (osjob_t *osjob) {
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
    // Notify app - must call LMIC_reset() to stop joining
    // otherwise join procedure continues.
    reportEvent(EV_JOIN_FAILED);
 8008b0c:	2008      	movs	r0, #8
 8008b0e:	f7ff fa15 	bl	8007f3c <reportEvent>
}
 8008b12:	bf00      	nop
 8008b14:	3708      	adds	r7, #8
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
	...

08008b1c <processJoinAccept>:


static bool processJoinAccept (void) {
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b084      	sub	sp, #16
 8008b20:	af00      	add	r7, sp, #0
    ASSERT(LMIC.txrxFlags != TXRX_DNW1 || LMIC.dataLen != 0);
 8008b22:	4b8e      	ldr	r3, [pc, #568]	; (8008d5c <processJoinAccept+0x240>)
 8008b24:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d109      	bne.n	8008b40 <processJoinAccept+0x24>
 8008b2c:	4b8b      	ldr	r3, [pc, #556]	; (8008d5c <processJoinAccept+0x240>)
 8008b2e:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d104      	bne.n	8008b40 <processJoinAccept+0x24>
 8008b36:	f240 51b2 	movw	r1, #1458	; 0x5b2
 8008b3a:	4889      	ldr	r0, [pc, #548]	; (8008d60 <processJoinAccept+0x244>)
 8008b3c:	f002 fd12 	bl	800b564 <hal_failed>
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 8008b40:	4b86      	ldr	r3, [pc, #536]	; (8008d5c <processJoinAccept+0x240>)
 8008b42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d104      	bne.n	8008b58 <processJoinAccept+0x3c>
 8008b4e:	f240 51b3 	movw	r1, #1459	; 0x5b3
 8008b52:	4883      	ldr	r0, [pc, #524]	; (8008d60 <processJoinAccept+0x244>)
 8008b54:	f002 fd06 	bl	800b564 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 8008b58:	4b80      	ldr	r3, [pc, #512]	; (8008d5c <processJoinAccept+0x240>)
 8008b5a:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d14f      	bne.n	8008c02 <processJoinAccept+0xe6>
      nojoinframe:
 8008b62:	bf00      	nop
 8008b64:	e000      	b.n	8008b68 <processJoinAccept+0x4c>
                           e_.info   = dlen < 4 ? 0 : mic,
                           e_.info2  = hdr + (dlen<<8)));
      badframe:
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto nojoinframe;
 8008b66:	bf00      	nop
        if( (LMIC.opmode & OP_JOINING) == 0 ) {
 8008b68:	4b7c      	ldr	r3, [pc, #496]	; (8008d5c <processJoinAccept+0x240>)
 8008b6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b6e:	f003 0304 	and.w	r3, r3, #4
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d126      	bne.n	8008bc4 <processJoinAccept+0xa8>
            ASSERT((LMIC.opmode & OP_REJOIN) != 0);
 8008b76:	4b79      	ldr	r3, [pc, #484]	; (8008d5c <processJoinAccept+0x240>)
 8008b78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b7c:	f003 0320 	and.w	r3, r3, #32
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d104      	bne.n	8008b8e <processJoinAccept+0x72>
 8008b84:	f44f 61b7 	mov.w	r1, #1464	; 0x5b8
 8008b88:	4875      	ldr	r0, [pc, #468]	; (8008d60 <processJoinAccept+0x244>)
 8008b8a:	f002 fceb 	bl	800b564 <hal_failed>
            LMIC.opmode &= ~(OP_REJOIN|OP_TXRXPEND);
 8008b8e:	4b73      	ldr	r3, [pc, #460]	; (8008d5c <processJoinAccept+0x240>)
 8008b90:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008b94:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	4b70      	ldr	r3, [pc, #448]	; (8008d5c <processJoinAccept+0x240>)
 8008b9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            if( LMIC.rejoinCnt < 10 )
 8008ba0:	4b6e      	ldr	r3, [pc, #440]	; (8008d5c <processJoinAccept+0x240>)
 8008ba2:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8008ba6:	2b09      	cmp	r3, #9
 8008ba8:	d807      	bhi.n	8008bba <processJoinAccept+0x9e>
                LMIC.rejoinCnt++;
 8008baa:	4b6c      	ldr	r3, [pc, #432]	; (8008d5c <processJoinAccept+0x240>)
 8008bac:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	b2da      	uxtb	r2, r3
 8008bb4:	4b69      	ldr	r3, [pc, #420]	; (8008d5c <processJoinAccept+0x240>)
 8008bb6:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
            reportEvent(EV_REJOIN_FAILED);
 8008bba:	2009      	movs	r0, #9
 8008bbc:	f7ff f9be 	bl	8007f3c <reportEvent>
            return 1;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e0c6      	b.n	8008d52 <processJoinAccept+0x236>
        LMIC.opmode &= ~OP_TXRXPEND;
 8008bc4:	4b65      	ldr	r3, [pc, #404]	; (8008d5c <processJoinAccept+0x240>)
 8008bc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008bca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bce:	b29a      	uxth	r2, r3
 8008bd0:	4b62      	ldr	r3, [pc, #392]	; (8008d5c <processJoinAccept+0x240>)
 8008bd2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        ostime_t delay = nextJoinState();
 8008bd6:	f7ff f947 	bl	8007e68 <nextJoinState>
 8008bda:	6038      	str	r0, [r7, #0]
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8008bdc:	f001 fa52 	bl	800a084 <os_getTime>
 8008be0:	4602      	mov	r2, r0
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	18d1      	adds	r1, r2, r3
                            (delay&1) != 0
 8008be6:	683b      	ldr	r3, [r7, #0]
 8008be8:	f003 0301 	and.w	r3, r3, #1
        os_setTimedCallback(&LMIC.osjob, os_getTime()+delay,
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d001      	beq.n	8008bf4 <processJoinAccept+0xd8>
 8008bf0:	4b5c      	ldr	r3, [pc, #368]	; (8008d64 <processJoinAccept+0x248>)
 8008bf2:	e000      	b.n	8008bf6 <processJoinAccept+0xda>
 8008bf4:	4b5c      	ldr	r3, [pc, #368]	; (8008d68 <processJoinAccept+0x24c>)
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	485c      	ldr	r0, [pc, #368]	; (8008d6c <processJoinAccept+0x250>)
 8008bfa:	f001 fac9 	bl	800a190 <os_setTimedCallback>
        return 1;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	e0a7      	b.n	8008d52 <processJoinAccept+0x236>
    uint8_t hdr  = LMIC.frame[0];
 8008c02:	4b56      	ldr	r3, [pc, #344]	; (8008d5c <processJoinAccept+0x240>)
 8008c04:	f893 30e4 	ldrb.w	r3, [r3, #228]	; 0xe4
 8008c08:	73fb      	strb	r3, [r7, #15]
    uint8_t dlen = LMIC.dataLen;
 8008c0a:	4b54      	ldr	r3, [pc, #336]	; (8008d5c <processJoinAccept+0x240>)
 8008c0c:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008c10:	73bb      	strb	r3, [r7, #14]
    uint32_t mic  = os_rlsbf4(&LMIC.frame[dlen-4]); // safe before modified by encrypt!
 8008c12:	7bbb      	ldrb	r3, [r7, #14]
 8008c14:	3b04      	subs	r3, #4
 8008c16:	33e0      	adds	r3, #224	; 0xe0
 8008c18:	4a50      	ldr	r2, [pc, #320]	; (8008d5c <processJoinAccept+0x240>)
 8008c1a:	4413      	add	r3, r2
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f7fe f8da 	bl	8006dd8 <os_rlsbf4>
 8008c24:	60b8      	str	r0, [r7, #8]
    if( (dlen != LEN_JA && dlen != LEN_JAEXT)
 8008c26:	7bbb      	ldrb	r3, [r7, #14]
 8008c28:	2b11      	cmp	r3, #17
 8008c2a:	d002      	beq.n	8008c32 <processJoinAccept+0x116>
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
 8008c2e:	2b21      	cmp	r3, #33	; 0x21
 8008c30:	d104      	bne.n	8008c3c <processJoinAccept+0x120>
        || (hdr & (HDR_FTYPE|HDR_MAJOR)) != (HDR_FTYPE_JACC|HDR_MAJOR_V1) ) {
 8008c32:	7bfb      	ldrb	r3, [r7, #15]
 8008c34:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8008c38:	2b20      	cmp	r3, #32
 8008c3a:	d00d      	beq.n	8008c58 <processJoinAccept+0x13c>
      badframe:
 8008c3c:	bf00      	nop
 8008c3e:	e002      	b.n	8008c46 <processJoinAccept+0x12a>
    }
    aes_encrypt(LMIC.frame+1, dlen-1);
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
        EV(specCond, ERR, (e_.reason = EV::specCond_t::JOIN_BAD_MIC,
                           e_.info   = mic));
        goto badframe;
 8008c40:	bf00      	nop
 8008c42:	e000      	b.n	8008c46 <processJoinAccept+0x12a>
#if defined(LMIC_EU686)
    initDefaultChannels(0);
#endif
    if( dlen > LEN_JA ) {
#if defined(LMIC_US915)
        goto badframe;
 8008c44:	bf00      	nop
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 8008c46:	4b45      	ldr	r3, [pc, #276]	; (8008d5c <processJoinAccept+0x240>)
 8008c48:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8008c4c:	f003 0301 	and.w	r3, r3, #1
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d088      	beq.n	8008b66 <processJoinAccept+0x4a>
            return 0;
 8008c54:	2300      	movs	r3, #0
 8008c56:	e07c      	b.n	8008d52 <processJoinAccept+0x236>
    aes_encrypt(LMIC.frame+1, dlen-1);
 8008c58:	4a45      	ldr	r2, [pc, #276]	; (8008d70 <processJoinAccept+0x254>)
 8008c5a:	7bbb      	ldrb	r3, [r7, #14]
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4610      	mov	r0, r2
 8008c62:	f7fe fa59 	bl	8007118 <aes_encrypt>
    if( !aes_verifyMic0(LMIC.frame, dlen-4) ) {
 8008c66:	7bbb      	ldrb	r3, [r7, #14]
 8008c68:	3b04      	subs	r3, #4
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	4841      	ldr	r0, [pc, #260]	; (8008d74 <processJoinAccept+0x258>)
 8008c6e:	f7fe fa31 	bl	80070d4 <aes_verifyMic0>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d0e3      	beq.n	8008c40 <processJoinAccept+0x124>
    uint32_t addr = os_rlsbf4(LMIC.frame+OFF_JA_DEVADDR);
 8008c78:	4b3f      	ldr	r3, [pc, #252]	; (8008d78 <processJoinAccept+0x25c>)
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	f7fe f8ac 	bl	8006dd8 <os_rlsbf4>
 8008c80:	6078      	str	r0, [r7, #4]
    LMIC.devaddr = addr;
 8008c82:	4a36      	ldr	r2, [pc, #216]	; (8008d5c <processJoinAccept+0x240>)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
    LMIC.netid = os_rlsbf4(&LMIC.frame[OFF_JA_NETID]) & 0xFFFFFF;
 8008c8a:	483c      	ldr	r0, [pc, #240]	; (8008d7c <processJoinAccept+0x260>)
 8008c8c:	f7fe f8a4 	bl	8006dd8 <os_rlsbf4>
 8008c90:	4603      	mov	r3, r0
 8008c92:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008c96:	4a31      	ldr	r2, [pc, #196]	; (8008d5c <processJoinAccept+0x240>)
 8008c98:	6413      	str	r3, [r2, #64]	; 0x40
    if( dlen > LEN_JA ) {
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	2b11      	cmp	r3, #17
 8008c9e:	d8d1      	bhi.n	8008c44 <processJoinAccept+0x128>
            }
        }
    }

    // already incremented when JOIN REQ got sent off
    aes_sessKeys(LMIC.devNonce-1, &LMIC.frame[OFF_JA_ARTNONCE], LMIC.nwkKey, LMIC.artKey);
 8008ca0:	4b2e      	ldr	r3, [pc, #184]	; (8008d5c <processJoinAccept+0x240>)
 8008ca2:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	b298      	uxth	r0, r3
 8008caa:	4b35      	ldr	r3, [pc, #212]	; (8008d80 <processJoinAccept+0x264>)
 8008cac:	4a35      	ldr	r2, [pc, #212]	; (8008d84 <processJoinAccept+0x268>)
 8008cae:	4930      	ldr	r1, [pc, #192]	; (8008d70 <processJoinAccept+0x254>)
 8008cb0:	f7fe fa8c 	bl	80071cc <aes_sessKeys>
                        e_.mic     = mic,
                        e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                      ? EV::joininfo_t::REJOIN_ACCEPT
                                      : EV::joininfo_t::ACCEPT)));

    ASSERT((LMIC.opmode & (OP_JOINING|OP_REJOIN))!=0);
 8008cb4:	4b29      	ldr	r3, [pc, #164]	; (8008d5c <processJoinAccept+0x240>)
 8008cb6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008cba:	f003 0324 	and.w	r3, r3, #36	; 0x24
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d104      	bne.n	8008ccc <processJoinAccept+0x1b0>
 8008cc2:	f240 610c 	movw	r1, #1548	; 0x60c
 8008cc6:	4826      	ldr	r0, [pc, #152]	; (8008d60 <processJoinAccept+0x244>)
 8008cc8:	f002 fc4c 	bl	800b564 <hal_failed>
    if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 8008ccc:	4b23      	ldr	r3, [pc, #140]	; (8008d5c <processJoinAccept+0x240>)
 8008cce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008cd2:	f003 0320 	and.w	r3, r3, #32
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00e      	beq.n	8008cf8 <processJoinAccept+0x1dc>
        // Lower DR every try below current UP DR
        LMIC.datarate = lowerDR(LMIC.datarate, LMIC.rejoinCnt);
 8008cda:	4b20      	ldr	r3, [pc, #128]	; (8008d5c <processJoinAccept+0x240>)
 8008cdc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8008ce0:	4a1e      	ldr	r2, [pc, #120]	; (8008d5c <processJoinAccept+0x240>)
 8008ce2:	f892 204a 	ldrb.w	r2, [r2, #74]	; 0x4a
 8008ce6:	4611      	mov	r1, r2
 8008ce8:	4618      	mov	r0, r3
 8008cea:	f7fe f847 	bl	8006d7c <lowerDR>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	4b1a      	ldr	r3, [pc, #104]	; (8008d5c <processJoinAccept+0x240>)
 8008cf4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    }
    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI) | OP_NEXTCHNL;
 8008cf8:	4b18      	ldr	r3, [pc, #96]	; (8008d5c <processJoinAccept+0x240>)
 8008cfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008cfe:	f423 7329 	bic.w	r3, r3, #676	; 0x2a4
 8008d02:	f023 0302 	bic.w	r3, r3, #2
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	4b14      	ldr	r3, [pc, #80]	; (8008d5c <processJoinAccept+0x240>)
 8008d0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    LMIC.txCnt = 0;
 8008d0e:	4b13      	ldr	r3, [pc, #76]	; (8008d5c <processJoinAccept+0x240>)
 8008d10:	2200      	movs	r2, #0
 8008d12:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    stateJustJoined();
 8008d16:	f7ff f92f 	bl	8007f78 <stateJustJoined>
    LMIC.dn2Dr = LMIC.frame[OFF_JA_DLSET] & 0x0F;
 8008d1a:	4b10      	ldr	r3, [pc, #64]	; (8008d5c <processJoinAccept+0x240>)
 8008d1c:	f893 30ef 	ldrb.w	r3, [r3, #239]	; 0xef
 8008d20:	f003 030f 	and.w	r3, r3, #15
 8008d24:	b2da      	uxtb	r2, r3
 8008d26:	4b0d      	ldr	r3, [pc, #52]	; (8008d5c <processJoinAccept+0x240>)
 8008d28:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
    LMIC.rxDelay = LMIC.frame[OFF_JA_RXDLY];
 8008d2c:	4b0b      	ldr	r3, [pc, #44]	; (8008d5c <processJoinAccept+0x240>)
 8008d2e:	f893 20f0 	ldrb.w	r2, [r3, #240]	; 0xf0
 8008d32:	4b0a      	ldr	r3, [pc, #40]	; (8008d5c <processJoinAccept+0x240>)
 8008d34:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
    if (LMIC.rxDelay == 0) LMIC.rxDelay = 1;
 8008d38:	4b08      	ldr	r3, [pc, #32]	; (8008d5c <processJoinAccept+0x240>)
 8008d3a:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d103      	bne.n	8008d4a <processJoinAccept+0x22e>
 8008d42:	4b06      	ldr	r3, [pc, #24]	; (8008d5c <processJoinAccept+0x240>)
 8008d44:	2201      	movs	r2, #1
 8008d46:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
    reportEvent(EV_JOINED);
 8008d4a:	2006      	movs	r0, #6
 8008d4c:	f7ff f8f6 	bl	8007f3c <reportEvent>
    return 1;
 8008d50:	2301      	movs	r3, #1
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3710      	adds	r7, #16
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	2000033c 	.word	0x2000033c
 8008d60:	0800c75c 	.word	0x0800c75c
 8008d64:	08008b05 	.word	0x08008b05
 8008d68:	08007f29 	.word	0x08007f29
 8008d6c:	20000350 	.word	0x20000350
 8008d70:	20000421 	.word	0x20000421
 8008d74:	20000420 	.word	0x20000420
 8008d78:	20000427 	.word	0x20000427
 8008d7c:	20000424 	.word	0x20000424
 8008d80:	200003da 	.word	0x200003da
 8008d84:	200003ca 	.word	0x200003ca

08008d88 <processRx2Jacc>:


static void processRx2Jacc (osjob_t *osjob) {
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 )
 8008d90:	4b07      	ldr	r3, [pc, #28]	; (8008db0 <processRx2Jacc+0x28>)
 8008d92:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d103      	bne.n	8008da2 <processRx2Jacc+0x1a>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8008d9a:	4b05      	ldr	r3, [pc, #20]	; (8008db0 <processRx2Jacc+0x28>)
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
    processJoinAccept();
 8008da2:	f7ff febb 	bl	8008b1c <processJoinAccept>
}
 8008da6:	bf00      	nop
 8008da8:	3708      	adds	r7, #8
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop
 8008db0:	2000033c 	.word	0x2000033c

08008db4 <setupRx2Jacc>:


static void setupRx2Jacc (osjob_t *osjob) {
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2Jacc);
 8008dbc:	4b04      	ldr	r3, [pc, #16]	; (8008dd0 <setupRx2Jacc+0x1c>)
 8008dbe:	4a05      	ldr	r2, [pc, #20]	; (8008dd4 <setupRx2Jacc+0x20>)
 8008dc0:	61da      	str	r2, [r3, #28]
    setupRx2();
 8008dc2:	f7ff fd83 	bl	80088cc <setupRx2>
}
 8008dc6:	bf00      	nop
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
 8008dce:	bf00      	nop
 8008dd0:	2000033c 	.word	0x2000033c
 8008dd4:	08008d89 	.word	0x08008d89

08008dd8 <processRx1Jacc>:


static void processRx1Jacc (osjob_t *osjob) {
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b082      	sub	sp, #8
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processJoinAccept() )
 8008de0:	4b0c      	ldr	r3, [pc, #48]	; (8008e14 <processRx1Jacc+0x3c>)
 8008de2:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d007      	beq.n	8008dfa <processRx1Jacc+0x22>
 8008dea:	f7ff fe97 	bl	8008b1c <processJoinAccept>
 8008dee:	4603      	mov	r3, r0
 8008df0:	f083 0301 	eor.w	r3, r3, #1
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d007      	beq.n	8008e0a <processRx1Jacc+0x32>
        schedRx12(DELAY_JACC2_osticks, FUNC_ADDR(setupRx2Jacc), LMIC.dn2Dr);
 8008dfa:	4b06      	ldr	r3, [pc, #24]	; (8008e14 <processRx1Jacc+0x3c>)
 8008dfc:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 8008e00:	461a      	mov	r2, r3
 8008e02:	4905      	ldr	r1, [pc, #20]	; (8008e18 <processRx1Jacc+0x40>)
 8008e04:	4805      	ldr	r0, [pc, #20]	; (8008e1c <processRx1Jacc+0x44>)
 8008e06:	f7ff fd81 	bl	800890c <schedRx12>
}
 8008e0a:	bf00      	nop
 8008e0c:	3708      	adds	r7, #8
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	2000033c 	.word	0x2000033c
 8008e18:	08008db5 	.word	0x08008db5
 8008e1c:	0002ee00 	.word	0x0002ee00

08008e20 <setupRx1Jacc>:


static void setupRx1Jacc (osjob_t *osjob) {
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b082      	sub	sp, #8
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1Jacc));
 8008e28:	4803      	ldr	r0, [pc, #12]	; (8008e38 <setupRx1Jacc+0x18>)
 8008e2a:	f7ff fdf1 	bl	8008a10 <setupRx1>
}
 8008e2e:	bf00      	nop
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	08008dd9 	.word	0x08008dd9

08008e3c <jreqDone>:


static void jreqDone (osjob_t *osjob) {
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b082      	sub	sp, #8
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
    txDone(DELAY_JACC1_osticks, FUNC_ADDR(setupRx1Jacc));
 8008e44:	4903      	ldr	r1, [pc, #12]	; (8008e54 <jreqDone+0x18>)
 8008e46:	4804      	ldr	r0, [pc, #16]	; (8008e58 <jreqDone+0x1c>)
 8008e48:	f7ff fe04 	bl	8008a54 <txDone>
}
 8008e4c:	bf00      	nop
 8008e4e:	3708      	adds	r7, #8
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	08008e21 	.word	0x08008e21
 8008e58:	00027100 	.word	0x00027100

08008e5c <processRx2DnData>:
// ======================================== Data frames

// Fwd decl.
static bool processDnData(void);

static void processRx2DnData (osjob_t *osjob) {
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 ) {
 8008e64:	4b0c      	ldr	r3, [pc, #48]	; (8008e98 <processRx2DnData+0x3c>)
 8008e66:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d10d      	bne.n	8008e8a <processRx2DnData+0x2e>
        LMIC.txrxFlags = 0;  // nothing in 1st/2nd DN slot
 8008e6e:	4b0a      	ldr	r3, [pc, #40]	; (8008e98 <processRx2DnData+0x3c>)
 8008e70:	2200      	movs	r2, #0
 8008e72:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
        // It could be that the gateway *is* sending a reply, but we
        // just didn't pick it up. To avoid TX'ing again while the
        // gateay is not listening anyway, delay the next transmission
        // until DNW2_SAFETY_ZONE from now, and add up to 2 seconds of
        // extra randomization.
        txDelay(os_getTime() + DNW2_SAFETY_ZONE, 2);
 8008e76:	f001 f905 	bl	800a084 <os_getTime>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8008e80:	3340      	adds	r3, #64	; 0x40
 8008e82:	2102      	movs	r1, #2
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7fe fcb1 	bl	80077ec <txDelay>
    }
    processDnData();
 8008e8a:	f000 fba1 	bl	80095d0 <processDnData>
}
 8008e8e:	bf00      	nop
 8008e90:	3708      	adds	r7, #8
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	2000033c 	.word	0x2000033c

08008e9c <setupRx2DnData>:


static void setupRx2DnData (osjob_t *osjob) {
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processRx2DnData);
 8008ea4:	4b04      	ldr	r3, [pc, #16]	; (8008eb8 <setupRx2DnData+0x1c>)
 8008ea6:	4a05      	ldr	r2, [pc, #20]	; (8008ebc <setupRx2DnData+0x20>)
 8008ea8:	61da      	str	r2, [r3, #28]
    setupRx2();
 8008eaa:	f7ff fd0f 	bl	80088cc <setupRx2>
}
 8008eae:	bf00      	nop
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	2000033c 	.word	0x2000033c
 8008ebc:	08008e5d 	.word	0x08008e5d

08008ec0 <processRx1DnData>:


static void processRx1DnData (osjob_t *osjob) {
 8008ec0:	b5b0      	push	{r4, r5, r7, lr}
 8008ec2:	b082      	sub	sp, #8
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen == 0 || !processDnData() )
 8008ec8:	4b11      	ldr	r3, [pc, #68]	; (8008f10 <processRx1DnData+0x50>)
 8008eca:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d007      	beq.n	8008ee2 <processRx1DnData+0x22>
 8008ed2:	f000 fb7d 	bl	80095d0 <processDnData>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	f083 0301 	eor.w	r3, r3, #1
 8008edc:	b2db      	uxtb	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d012      	beq.n	8008f08 <processRx1DnData+0x48>
        schedRx12(sec2osticks(LMIC.rxDelay +(int)DELAY_EXTDNW2), FUNC_ADDR(setupRx2DnData), LMIC.dn2Dr);
 8008ee2:	4b0b      	ldr	r3, [pc, #44]	; (8008f10 <processRx1DnData+0x50>)
 8008ee4:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8008ee8:	3301      	adds	r3, #1
 8008eea:	17da      	asrs	r2, r3, #31
 8008eec:	461c      	mov	r4, r3
 8008eee:	4615      	mov	r5, r2
 8008ef0:	4622      	mov	r2, r4
 8008ef2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008ef6:	fb02 f303 	mul.w	r3, r2, r3
 8008efa:	4a05      	ldr	r2, [pc, #20]	; (8008f10 <processRx1DnData+0x50>)
 8008efc:	f892 20c7 	ldrb.w	r2, [r2, #199]	; 0xc7
 8008f00:	4904      	ldr	r1, [pc, #16]	; (8008f14 <processRx1DnData+0x54>)
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7ff fd02 	bl	800890c <schedRx12>
}
 8008f08:	bf00      	nop
 8008f0a:	3708      	adds	r7, #8
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8008f10:	2000033c 	.word	0x2000033c
 8008f14:	08008e9d 	.word	0x08008e9d

08008f18 <setupRx1DnData>:


static void setupRx1DnData (osjob_t *osjob) {
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
    setupRx1(FUNC_ADDR(processRx1DnData));
 8008f20:	4803      	ldr	r0, [pc, #12]	; (8008f30 <setupRx1DnData+0x18>)
 8008f22:	f7ff fd75 	bl	8008a10 <setupRx1>
}
 8008f26:	bf00      	nop
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
 8008f2e:	bf00      	nop
 8008f30:	08008ec1 	.word	0x08008ec1

08008f34 <updataDone>:


static void updataDone (osjob_t *osjob) {
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
    txDone(sec2osticks(LMIC.rxDelay), FUNC_ADDR(setupRx1DnData));
 8008f3c:	4b07      	ldr	r3, [pc, #28]	; (8008f5c <updataDone+0x28>)
 8008f3e:	f893 30bf 	ldrb.w	r3, [r3, #191]	; 0xbf
 8008f42:	461a      	mov	r2, r3
 8008f44:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008f48:	fb02 f303 	mul.w	r3, r2, r3
 8008f4c:	4904      	ldr	r1, [pc, #16]	; (8008f60 <updataDone+0x2c>)
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7ff fd80 	bl	8008a54 <txDone>
}
 8008f54:	bf00      	nop
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}
 8008f5c:	2000033c 	.word	0x2000033c
 8008f60:	08008f19 	.word	0x08008f19

08008f64 <buildDataFrame>:

// ========================================


static void buildDataFrame (void) {
 8008f64:	b590      	push	{r4, r7, lr}
 8008f66:	b087      	sub	sp, #28
 8008f68:	af02      	add	r7, sp, #8
    bool txdata = ((LMIC.opmode & (OP_TXDATA|OP_POLL)) != OP_POLL);
 8008f6a:	4b9f      	ldr	r3, [pc, #636]	; (80091e8 <buildDataFrame+0x284>)
 8008f6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008f70:	f003 0318 	and.w	r3, r3, #24
 8008f74:	2b10      	cmp	r3, #16
 8008f76:	bf14      	ite	ne
 8008f78:	2301      	movne	r3, #1
 8008f7a:	2300      	moveq	r3, #0
 8008f7c:	73fb      	strb	r3, [r7, #15]
    uint8_t dlen = txdata ? LMIC.pendTxLen : 0;
 8008f7e:	7bfb      	ldrb	r3, [r7, #15]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d003      	beq.n	8008f8c <buildDataFrame+0x28>
 8008f84:	4b98      	ldr	r3, [pc, #608]	; (80091e8 <buildDataFrame+0x284>)
 8008f86:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8008f8a:	e000      	b.n	8008f8e <buildDataFrame+0x2a>
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	71bb      	strb	r3, [r7, #6]

    // Piggyback MAC options
    // Prioritize by importance
    int  end = OFF_DAT_OPTS;
 8008f90:	2308      	movs	r3, #8
 8008f92:	60bb      	str	r3, [r7, #8]
#if !defined(LMIC_DISABLE_PING)
    if( (LMIC.opmode & (OP_TRACK|OP_PINGABLE)) == (OP_TRACK|OP_PINGABLE) ) {
 8008f94:	4b94      	ldr	r3, [pc, #592]	; (80091e8 <buildDataFrame+0x284>)
 8008f96:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	f240 4302 	movw	r3, #1026	; 0x402
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	f240 4202 	movw	r2, #1026	; 0x402
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d11b      	bne.n	8008fe2 <buildDataFrame+0x7e>
        // Indicate pingability in every UP frame
        LMIC.frame[end] = MCMD_PING_IND;
 8008faa:	4a8f      	ldr	r2, [pc, #572]	; (80091e8 <buildDataFrame+0x284>)
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	4413      	add	r3, r2
 8008fb0:	33e4      	adds	r3, #228	; 0xe4
 8008fb2:	2210      	movs	r2, #16
 8008fb4:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ping.dr | (LMIC.ping.intvExp<<4);
 8008fb6:	4b8c      	ldr	r3, [pc, #560]	; (80091e8 <buildDataFrame+0x284>)
 8008fb8:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8008fbc:	b25a      	sxtb	r2, r3
 8008fbe:	4b8a      	ldr	r3, [pc, #552]	; (80091e8 <buildDataFrame+0x284>)
 8008fc0:	f893 30d1 	ldrb.w	r3, [r3, #209]	; 0xd1
 8008fc4:	011b      	lsls	r3, r3, #4
 8008fc6:	b25b      	sxtb	r3, r3
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	b25a      	sxtb	r2, r3
 8008fcc:	68bb      	ldr	r3, [r7, #8]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	b2d1      	uxtb	r1, r2
 8008fd2:	4a85      	ldr	r2, [pc, #532]	; (80091e8 <buildDataFrame+0x284>)
 8008fd4:	4413      	add	r3, r2
 8008fd6:	460a      	mov	r2, r1
 8008fd8:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 2;
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	3302      	adds	r3, #2
 8008fe0:	60bb      	str	r3, [r7, #8]
    }
#endif // !LMIC_DISABLE_PING
#if !defined(LMIC_DISABLE_MCMD_DCAP_REQ)
    if( LMIC.dutyCapAns ) {
 8008fe2:	4b81      	ldr	r3, [pc, #516]	; (80091e8 <buildDataFrame+0x284>)
 8008fe4:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00c      	beq.n	8009006 <buildDataFrame+0xa2>
        LMIC.frame[end] = MCMD_DCAP_ANS;
 8008fec:	4a7e      	ldr	r2, [pc, #504]	; (80091e8 <buildDataFrame+0x284>)
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	33e4      	adds	r3, #228	; 0xe4
 8008ff4:	2204      	movs	r2, #4
 8008ff6:	701a      	strb	r2, [r3, #0]
        end += 1;
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	60bb      	str	r3, [r7, #8]
        LMIC.dutyCapAns = 0;
 8008ffe:	4b7a      	ldr	r3, [pc, #488]	; (80091e8 <buildDataFrame+0x284>)
 8009000:	2200      	movs	r2, #0
 8009002:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
    }
#endif // !LMIC_DISABLE_MCMD_DCAP_REQ
#if !defined(LMIC_DISABLE_MCMD_DN2P_SET)
    if( LMIC.dn2Ans ) {
 8009006:	4b78      	ldr	r3, [pc, #480]	; (80091e8 <buildDataFrame+0x284>)
 8009008:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 800900c:	2b00      	cmp	r3, #0
 800900e:	d019      	beq.n	8009044 <buildDataFrame+0xe0>
        LMIC.frame[end+0] = MCMD_DN2P_ANS;
 8009010:	4a75      	ldr	r2, [pc, #468]	; (80091e8 <buildDataFrame+0x284>)
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	4413      	add	r3, r2
 8009016:	33e4      	adds	r3, #228	; 0xe4
 8009018:	2205      	movs	r2, #5
 800901a:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.dn2Ans & ~MCMD_DN2P_ANS_RFU;
 800901c:	4b72      	ldr	r3, [pc, #456]	; (80091e8 <buildDataFrame+0x284>)
 800901e:	f893 20cc 	ldrb.w	r2, [r3, #204]	; 0xcc
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	3301      	adds	r3, #1
 8009026:	f002 0203 	and.w	r2, r2, #3
 800902a:	b2d1      	uxtb	r1, r2
 800902c:	4a6e      	ldr	r2, [pc, #440]	; (80091e8 <buildDataFrame+0x284>)
 800902e:	4413      	add	r3, r2
 8009030:	460a      	mov	r2, r1
 8009032:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 2;
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	3302      	adds	r3, #2
 800903a:	60bb      	str	r3, [r7, #8]
        LMIC.dn2Ans = 0;
 800903c:	4b6a      	ldr	r3, [pc, #424]	; (80091e8 <buildDataFrame+0x284>)
 800903e:	2200      	movs	r2, #0
 8009040:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
    }
#endif // !LMIC_DISABLE_MCMD_DN2P_SET
    if( LMIC.devsAns ) {  // answer to device status
 8009044:	4b68      	ldr	r3, [pc, #416]	; (80091e8 <buildDataFrame+0x284>)
 8009046:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800904a:	2b00      	cmp	r3, #0
 800904c:	d020      	beq.n	8009090 <buildDataFrame+0x12c>
        LMIC.frame[end+0] = MCMD_DEVS_ANS;
 800904e:	4a66      	ldr	r2, [pc, #408]	; (80091e8 <buildDataFrame+0x284>)
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	4413      	add	r3, r2
 8009054:	33e4      	adds	r3, #228	; 0xe4
 8009056:	2206      	movs	r2, #6
 8009058:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = os_getBattLevel();
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	1c5c      	adds	r4, r3, #1
 800905e:	f7fd ff4c 	bl	8006efa <os_getBattLevel>
 8009062:	4603      	mov	r3, r0
 8009064:	461a      	mov	r2, r3
 8009066:	4b60      	ldr	r3, [pc, #384]	; (80091e8 <buildDataFrame+0x284>)
 8009068:	4423      	add	r3, r4
 800906a:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        LMIC.frame[end+2] = LMIC.margin;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	3302      	adds	r3, #2
 8009072:	4a5d      	ldr	r2, [pc, #372]	; (80091e8 <buildDataFrame+0x284>)
 8009074:	f892 10c0 	ldrb.w	r1, [r2, #192]	; 0xc0
 8009078:	4a5b      	ldr	r2, [pc, #364]	; (80091e8 <buildDataFrame+0x284>)
 800907a:	4413      	add	r3, r2
 800907c:	460a      	mov	r2, r1
 800907e:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 3;
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	3303      	adds	r3, #3
 8009086:	60bb      	str	r3, [r7, #8]
        LMIC.devsAns = 0;
 8009088:	4b57      	ldr	r3, [pc, #348]	; (80091e8 <buildDataFrame+0x284>)
 800908a:	2200      	movs	r2, #0
 800908c:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
    }
    if( LMIC.ladrAns ) {  // answer to ADR change
 8009090:	4b55      	ldr	r3, [pc, #340]	; (80091e8 <buildDataFrame+0x284>)
 8009092:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8009096:	2b00      	cmp	r3, #0
 8009098:	d017      	beq.n	80090ca <buildDataFrame+0x166>
        LMIC.frame[end+0] = MCMD_LADR_ANS;
 800909a:	4a53      	ldr	r2, [pc, #332]	; (80091e8 <buildDataFrame+0x284>)
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	4413      	add	r3, r2
 80090a0:	33e4      	adds	r3, #228	; 0xe4
 80090a2:	2203      	movs	r2, #3
 80090a4:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.ladrAns & ~MCMD_LADR_ANS_RFU;
 80090a6:	4b50      	ldr	r3, [pc, #320]	; (80091e8 <buildDataFrame+0x284>)
 80090a8:	f893 20c1 	ldrb.w	r2, [r3, #193]	; 0xc1
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	3301      	adds	r3, #1
 80090b0:	4611      	mov	r1, r2
 80090b2:	4a4d      	ldr	r2, [pc, #308]	; (80091e8 <buildDataFrame+0x284>)
 80090b4:	4413      	add	r3, r2
 80090b6:	460a      	mov	r2, r1
 80090b8:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 2;
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	3302      	adds	r3, #2
 80090c0:	60bb      	str	r3, [r7, #8]
        LMIC.ladrAns = 0;
 80090c2:	4b49      	ldr	r3, [pc, #292]	; (80091e8 <buildDataFrame+0x284>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
    }
#if !defined(LMIC_DISABLE_BEACONS)
    if( LMIC.bcninfoTries > 0 ) {
 80090ca:	4b47      	ldr	r3, [pc, #284]	; (80091e8 <buildDataFrame+0x284>)
 80090cc:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d008      	beq.n	80090e6 <buildDataFrame+0x182>
        LMIC.frame[end] = MCMD_BCNI_REQ;
 80090d4:	4a44      	ldr	r2, [pc, #272]	; (80091e8 <buildDataFrame+0x284>)
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	4413      	add	r3, r2
 80090da:	33e4      	adds	r3, #228	; 0xe4
 80090dc:	2212      	movs	r2, #18
 80090de:	701a      	strb	r2, [r3, #0]
        end += 1;
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	3301      	adds	r3, #1
 80090e4:	60bb      	str	r3, [r7, #8]
    }
#endif // !LMIC_DISABLE_BEACONS
    if( LMIC.adrChanged ) {
 80090e6:	4b40      	ldr	r3, [pc, #256]	; (80091e8 <buildDataFrame+0x284>)
 80090e8:	f893 30be 	ldrb.w	r3, [r3, #190]	; 0xbe
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00c      	beq.n	800910a <buildDataFrame+0x1a6>
        if( LMIC.adrAckReq < 0 )
 80090f0:	4b3d      	ldr	r3, [pc, #244]	; (80091e8 <buildDataFrame+0x284>)
 80090f2:	f993 30bd 	ldrsb.w	r3, [r3, #189]	; 0xbd
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	da03      	bge.n	8009102 <buildDataFrame+0x19e>
            LMIC.adrAckReq = 0;
 80090fa:	4b3b      	ldr	r3, [pc, #236]	; (80091e8 <buildDataFrame+0x284>)
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
        LMIC.adrChanged = 0;
 8009102:	4b39      	ldr	r3, [pc, #228]	; (80091e8 <buildDataFrame+0x284>)
 8009104:	2200      	movs	r2, #0
 8009106:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
    }
#if !defined(LMIC_DISABLE_MCMD_PING_SET) && !defined(LMIC_DISABLE_PING)
    if( LMIC.pingSetAns != 0 ) {
 800910a:	4b37      	ldr	r3, [pc, #220]	; (80091e8 <buildDataFrame+0x284>)
 800910c:	f893 30cf 	ldrb.w	r3, [r3, #207]	; 0xcf
 8009110:	2b00      	cmp	r3, #0
 8009112:	d019      	beq.n	8009148 <buildDataFrame+0x1e4>
        LMIC.frame[end+0] = MCMD_PING_ANS;
 8009114:	4a34      	ldr	r2, [pc, #208]	; (80091e8 <buildDataFrame+0x284>)
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	4413      	add	r3, r2
 800911a:	33e4      	adds	r3, #228	; 0xe4
 800911c:	2211      	movs	r2, #17
 800911e:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.pingSetAns & ~MCMD_PING_ANS_RFU;
 8009120:	4b31      	ldr	r3, [pc, #196]	; (80091e8 <buildDataFrame+0x284>)
 8009122:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	3301      	adds	r3, #1
 800912a:	f002 0201 	and.w	r2, r2, #1
 800912e:	b2d1      	uxtb	r1, r2
 8009130:	4a2d      	ldr	r2, [pc, #180]	; (80091e8 <buildDataFrame+0x284>)
 8009132:	4413      	add	r3, r2
 8009134:	460a      	mov	r2, r1
 8009136:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 2;
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	3302      	adds	r3, #2
 800913e:	60bb      	str	r3, [r7, #8]
        LMIC.pingSetAns = 0;
 8009140:	4b29      	ldr	r3, [pc, #164]	; (80091e8 <buildDataFrame+0x284>)
 8009142:	2200      	movs	r2, #0
 8009144:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
    }
#endif // !LMIC_DISABLE_MCMD_PING_SET && !LMIC_DISABLE_PING
#if !defined(LMIC_DISABLE_MCMD_SNCH_REQ)
    if( LMIC.snchAns ) {
 8009148:	4b27      	ldr	r3, [pc, #156]	; (80091e8 <buildDataFrame+0x284>)
 800914a:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800914e:	2b00      	cmp	r3, #0
 8009150:	d019      	beq.n	8009186 <buildDataFrame+0x222>
        LMIC.frame[end+0] = MCMD_SNCH_ANS;
 8009152:	4a25      	ldr	r2, [pc, #148]	; (80091e8 <buildDataFrame+0x284>)
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	4413      	add	r3, r2
 8009158:	33e4      	adds	r3, #228	; 0xe4
 800915a:	2207      	movs	r2, #7
 800915c:	701a      	strb	r2, [r3, #0]
        LMIC.frame[end+1] = LMIC.snchAns & ~MCMD_SNCH_ANS_RFU;
 800915e:	4b22      	ldr	r3, [pc, #136]	; (80091e8 <buildDataFrame+0x284>)
 8009160:	f893 20c6 	ldrb.w	r2, [r3, #198]	; 0xc6
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	3301      	adds	r3, #1
 8009168:	f002 0203 	and.w	r2, r2, #3
 800916c:	b2d1      	uxtb	r1, r2
 800916e:	4a1e      	ldr	r2, [pc, #120]	; (80091e8 <buildDataFrame+0x284>)
 8009170:	4413      	add	r3, r2
 8009172:	460a      	mov	r2, r1
 8009174:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
        end += 2;
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	3302      	adds	r3, #2
 800917c:	60bb      	str	r3, [r7, #8]
        LMIC.snchAns = 0;
 800917e:	4b1a      	ldr	r3, [pc, #104]	; (80091e8 <buildDataFrame+0x284>)
 8009180:	2200      	movs	r2, #0
 8009182:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6
    }
#endif // !LMIC_DISABLE_MCMD_SNCH_REQ
    ASSERT(end <= OFF_DAT_OPTS+16);
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	2b18      	cmp	r3, #24
 800918a:	dd04      	ble.n	8009196 <buildDataFrame+0x232>
 800918c:	f240 61ab 	movw	r1, #1707	; 0x6ab
 8009190:	4816      	ldr	r0, [pc, #88]	; (80091ec <buildDataFrame+0x288>)
 8009192:	f002 f9e7 	bl	800b564 <hal_failed>

    uint8_t flen = end + (txdata ? 5+dlen : 4);
 8009196:	7bfb      	ldrb	r3, [r7, #15]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d003      	beq.n	80091a4 <buildDataFrame+0x240>
 800919c:	79bb      	ldrb	r3, [r7, #6]
 800919e:	3305      	adds	r3, #5
 80091a0:	b2db      	uxtb	r3, r3
 80091a2:	e000      	b.n	80091a6 <buildDataFrame+0x242>
 80091a4:	2304      	movs	r3, #4
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	b2d2      	uxtb	r2, r2
 80091aa:	4413      	add	r3, r2
 80091ac:	71fb      	strb	r3, [r7, #7]
    if( flen > MAX_LEN_FRAME ) {
 80091ae:	79fb      	ldrb	r3, [r7, #7]
 80091b0:	2b40      	cmp	r3, #64	; 0x40
 80091b2:	d905      	bls.n	80091c0 <buildDataFrame+0x25c>
        // Options and payload too big - delay payload
        txdata = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	73fb      	strb	r3, [r7, #15]
        flen = end+4;
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	3304      	adds	r3, #4
 80091be:	71fb      	strb	r3, [r7, #7]
    }
    LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DAUP | HDR_MAJOR_V1;
 80091c0:	4b09      	ldr	r3, [pc, #36]	; (80091e8 <buildDataFrame+0x284>)
 80091c2:	2240      	movs	r2, #64	; 0x40
 80091c4:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 80091c8:	4b07      	ldr	r3, [pc, #28]	; (80091e8 <buildDataFrame+0x284>)
 80091ca:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 80091ce:	4b06      	ldr	r3, [pc, #24]	; (80091e8 <buildDataFrame+0x284>)
 80091d0:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
                              | (LMIC.adrAckReq >= 0 ? FCT_ADRARQ : 0)
 80091d4:	4313      	orrs	r3, r2
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	b25b      	sxtb	r3, r3
 80091da:	4a03      	ldr	r2, [pc, #12]	; (80091e8 <buildDataFrame+0x284>)
 80091dc:	f992 20bd 	ldrsb.w	r2, [r2, #189]	; 0xbd
 80091e0:	2a00      	cmp	r2, #0
 80091e2:	db05      	blt.n	80091f0 <buildDataFrame+0x28c>
 80091e4:	2240      	movs	r2, #64	; 0x40
 80091e6:	e004      	b.n	80091f2 <buildDataFrame+0x28e>
 80091e8:	2000033c 	.word	0x2000033c
 80091ec:	0800c75c 	.word	0x0800c75c
 80091f0:	2200      	movs	r2, #0
 80091f2:	4313      	orrs	r3, r2
 80091f4:	b25a      	sxtb	r2, r3
                              | (end-OFF_DAT_OPTS));
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	3b08      	subs	r3, #8
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	b25b      	sxtb	r3, r3
 8009200:	4313      	orrs	r3, r2
 8009202:	b25b      	sxtb	r3, r3
 8009204:	b2da      	uxtb	r2, r3
    LMIC.frame[OFF_DAT_FCT] = (LMIC.dnConf | LMIC.adrEnabled
 8009206:	4b3f      	ldr	r3, [pc, #252]	; (8009304 <buildDataFrame+0x3a0>)
 8009208:	f883 20e9 	strb.w	r2, [r3, #233]	; 0xe9
    os_wlsbf4(LMIC.frame+OFF_DAT_ADDR,  LMIC.devaddr);
 800920c:	4a3e      	ldr	r2, [pc, #248]	; (8009308 <buildDataFrame+0x3a4>)
 800920e:	4b3d      	ldr	r3, [pc, #244]	; (8009304 <buildDataFrame+0x3a0>)
 8009210:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009214:	4619      	mov	r1, r3
 8009216:	4610      	mov	r0, r2
 8009218:	f7fd fe2d 	bl	8006e76 <os_wlsbf4>

    if( LMIC.txCnt == 0 ) {
 800921c:	4b39      	ldr	r3, [pc, #228]	; (8009304 <buildDataFrame+0x3a0>)
 800921e:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d106      	bne.n	8009234 <buildDataFrame+0x2d0>
        LMIC.seqnoUp += 1;
 8009226:	4b37      	ldr	r3, [pc, #220]	; (8009304 <buildDataFrame+0x3a0>)
 8009228:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800922c:	3301      	adds	r3, #1
 800922e:	4a35      	ldr	r2, [pc, #212]	; (8009304 <buildDataFrame+0x3a0>)
 8009230:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
                           e_.info   = LMIC.seqnoUp-1,
                           e_.info2  = ((LMIC.txCnt+1) |
                                        (TABLE_GET_U1(DRADJUST, LMIC.txCnt+1) << 8) |
                                        ((LMIC.datarate|DR_PAGE)<<16))));
    }
    os_wlsbf2(LMIC.frame+OFF_DAT_SEQNO, LMIC.seqnoUp-1);
 8009234:	4a35      	ldr	r2, [pc, #212]	; (800930c <buildDataFrame+0x3a8>)
 8009236:	4b33      	ldr	r3, [pc, #204]	; (8009304 <buildDataFrame+0x3a0>)
 8009238:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800923c:	b29b      	uxth	r3, r3
 800923e:	3b01      	subs	r3, #1
 8009240:	b29b      	uxth	r3, r3
 8009242:	4619      	mov	r1, r3
 8009244:	4610      	mov	r0, r2
 8009246:	f7fd fdff 	bl	8006e48 <os_wlsbf2>

    // Clear pending DN confirmation
    LMIC.dnConf = 0;
 800924a:	4b2e      	ldr	r3, [pc, #184]	; (8009304 <buildDataFrame+0x3a0>)
 800924c:	2200      	movs	r2, #0
 800924e:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

    if( txdata ) {
 8009252:	7bfb      	ldrb	r3, [r7, #15]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d03d      	beq.n	80092d4 <buildDataFrame+0x370>
        if( LMIC.pendTxConf ) {
 8009258:	4b2a      	ldr	r3, [pc, #168]	; (8009304 <buildDataFrame+0x3a0>)
 800925a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00c      	beq.n	800927c <buildDataFrame+0x318>
            // Confirmed only makes sense if we have a payload (or at least a port)
            LMIC.frame[OFF_DAT_HDR] = HDR_FTYPE_DCUP | HDR_MAJOR_V1;
 8009262:	4b28      	ldr	r3, [pc, #160]	; (8009304 <buildDataFrame+0x3a0>)
 8009264:	2280      	movs	r2, #128	; 0x80
 8009266:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
            if( LMIC.txCnt == 0 ) LMIC.txCnt = 1;
 800926a:	4b26      	ldr	r3, [pc, #152]	; (8009304 <buildDataFrame+0x3a0>)
 800926c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d103      	bne.n	800927c <buildDataFrame+0x318>
 8009274:	4b23      	ldr	r3, [pc, #140]	; (8009304 <buildDataFrame+0x3a0>)
 8009276:	2201      	movs	r2, #1
 8009278:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
        }
        LMIC.frame[end] = LMIC.pendTxPort;
 800927c:	4b21      	ldr	r3, [pc, #132]	; (8009304 <buildDataFrame+0x3a0>)
 800927e:	f893 1054 	ldrb.w	r1, [r3, #84]	; 0x54
 8009282:	4a20      	ldr	r2, [pc, #128]	; (8009304 <buildDataFrame+0x3a0>)
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	4413      	add	r3, r2
 8009288:	33e4      	adds	r3, #228	; 0xe4
 800928a:	460a      	mov	r2, r1
 800928c:	701a      	strb	r2, [r3, #0]
        os_copyMem(LMIC.frame+end+1, LMIC.pendTxData, dlen);
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	3301      	adds	r3, #1
 8009292:	4a1f      	ldr	r2, [pc, #124]	; (8009310 <buildDataFrame+0x3ac>)
 8009294:	4413      	add	r3, r2
 8009296:	79ba      	ldrb	r2, [r7, #6]
 8009298:	491e      	ldr	r1, [pc, #120]	; (8009314 <buildDataFrame+0x3b0>)
 800929a:	4618      	mov	r0, r3
 800929c:	f002 fc19 	bl	800bad2 <memcpy>
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 80092a0:	4b18      	ldr	r3, [pc, #96]	; (8009304 <buildDataFrame+0x3a0>)
 80092a2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d101      	bne.n	80092ae <buildDataFrame+0x34a>
 80092aa:	481b      	ldr	r0, [pc, #108]	; (8009318 <buildDataFrame+0x3b4>)
 80092ac:	e000      	b.n	80092b0 <buildDataFrame+0x34c>
 80092ae:	481b      	ldr	r0, [pc, #108]	; (800931c <buildDataFrame+0x3b8>)
 80092b0:	4b14      	ldr	r3, [pc, #80]	; (8009304 <buildDataFrame+0x3a0>)
 80092b2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
                   LMIC.devaddr, LMIC.seqnoUp-1,
 80092b6:	4b13      	ldr	r3, [pc, #76]	; (8009304 <buildDataFrame+0x3a0>)
 80092b8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 80092bc:	1e5c      	subs	r4, r3, #1
                   /*up*/0, LMIC.frame+end+1, dlen);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	3301      	adds	r3, #1
        aes_cipher(LMIC.pendTxPort==0 ? LMIC.nwkKey : LMIC.artKey,
 80092c2:	4a13      	ldr	r2, [pc, #76]	; (8009310 <buildDataFrame+0x3ac>)
 80092c4:	4413      	add	r3, r2
 80092c6:	79ba      	ldrb	r2, [r7, #6]
 80092c8:	9201      	str	r2, [sp, #4]
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	2300      	movs	r3, #0
 80092ce:	4622      	mov	r2, r4
 80092d0:	f7fd ff38 	bl	8007144 <aes_cipher>
    }
    aes_appendMic(LMIC.nwkKey, LMIC.devaddr, LMIC.seqnoUp-1, /*up*/0, LMIC.frame, flen-4);
 80092d4:	4b0b      	ldr	r3, [pc, #44]	; (8009304 <buildDataFrame+0x3a0>)
 80092d6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80092da:	4b0a      	ldr	r3, [pc, #40]	; (8009304 <buildDataFrame+0x3a0>)
 80092dc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80092e0:	1e5a      	subs	r2, r3, #1
 80092e2:	79fb      	ldrb	r3, [r7, #7]
 80092e4:	3b04      	subs	r3, #4
 80092e6:	9301      	str	r3, [sp, #4]
 80092e8:	4b09      	ldr	r3, [pc, #36]	; (8009310 <buildDataFrame+0x3ac>)
 80092ea:	9300      	str	r3, [sp, #0]
 80092ec:	2300      	movs	r3, #0
 80092ee:	480a      	ldr	r0, [pc, #40]	; (8009318 <buildDataFrame+0x3b4>)
 80092f0:	f7fd feaa 	bl	8007048 <aes_appendMic>
                       e_.fct     = LMIC.frame[LORA::OFF_DAT_FCT],
                       e_.port    = LMIC.pendTxPort,
                       e_.plen    = txdata ? dlen : 0,
                       e_.opts.length = end-LORA::OFF_DAT_OPTS,
                       memcpy(&e_.opts[0], LMIC.frame+LORA::OFF_DAT_OPTS, end-LORA::OFF_DAT_OPTS)));
    LMIC.dataLen = flen;
 80092f4:	4a03      	ldr	r2, [pc, #12]	; (8009304 <buildDataFrame+0x3a0>)
 80092f6:	79fb      	ldrb	r3, [r7, #7]
 80092f8:	f882 30e3 	strb.w	r3, [r2, #227]	; 0xe3
}
 80092fc:	bf00      	nop
 80092fe:	3714      	adds	r7, #20
 8009300:	46bd      	mov	sp, r7
 8009302:	bd90      	pop	{r4, r7, pc}
 8009304:	2000033c 	.word	0x2000033c
 8009308:	20000421 	.word	0x20000421
 800930c:	20000426 	.word	0x20000426
 8009310:	20000420 	.word	0x20000420
 8009314:	20000393 	.word	0x20000393
 8009318:	200003ca 	.word	0x200003ca
 800931c:	200003da 	.word	0x200003da

08009320 <onBcnRx>:


#if !defined(LMIC_DISABLE_BEACONS)
// Callback from HAL during scan mode or when job timer expires.
static void onBcnRx (osjob_t *job) {
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
    // If we arrive via job timer make sure to put radio to rest.
    os_radio(RADIO_RST);
 8009328:	2000      	movs	r0, #0
 800932a:	f001 fe55 	bl	800afd8 <os_radio>
    os_clearCallback(&LMIC.osjob);
 800932e:	4823      	ldr	r0, [pc, #140]	; (80093bc <onBcnRx+0x9c>)
 8009330:	f000 fece 	bl	800a0d0 <os_clearCallback>
    if( LMIC.dataLen == 0 ) {
 8009334:	4b22      	ldr	r3, [pc, #136]	; (80093c0 <onBcnRx+0xa0>)
 8009336:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800933a:	2b00      	cmp	r3, #0
 800933c:	d10c      	bne.n	8009358 <onBcnRx+0x38>
        // Nothing received - timeout
        LMIC.opmode &= ~(OP_SCAN | OP_TRACK);
 800933e:	4b20      	ldr	r3, [pc, #128]	; (80093c0 <onBcnRx+0xa0>)
 8009340:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009344:	f023 0303 	bic.w	r3, r3, #3
 8009348:	b29a      	uxth	r2, r3
 800934a:	4b1d      	ldr	r3, [pc, #116]	; (80093c0 <onBcnRx+0xa0>)
 800934c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        reportEvent(EV_SCAN_TIMEOUT);
 8009350:	2001      	movs	r0, #1
 8009352:	f7fe fdf3 	bl	8007f3c <reportEvent>
        return;
 8009356:	e02d      	b.n	80093b4 <onBcnRx+0x94>
    }
    if( decodeBeacon() <= 0 ) {
 8009358:	f7fe fe6e 	bl	8008038 <decodeBeacon>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	dc0f      	bgt.n	8009382 <onBcnRx+0x62>
        // Something is wrong with the beacon - continue scan
        LMIC.dataLen = 0;
 8009362:	4b17      	ldr	r3, [pc, #92]	; (80093c0 <onBcnRx+0xa0>)
 8009364:	2200      	movs	r2, #0
 8009366:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
        os_radio(RADIO_RXON);
 800936a:	2003      	movs	r0, #3
 800936c:	f001 fe34 	bl	800afd8 <os_radio>
        os_setTimedCallback(&LMIC.osjob, LMIC.bcninfo.txtime, FUNC_ADDR(onBcnRx));
 8009370:	4b13      	ldr	r3, [pc, #76]	; (80093c0 <onBcnRx+0xa0>)
 8009372:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8009376:	4a13      	ldr	r2, [pc, #76]	; (80093c4 <onBcnRx+0xa4>)
 8009378:	4619      	mov	r1, r3
 800937a:	4810      	ldr	r0, [pc, #64]	; (80093bc <onBcnRx+0x9c>)
 800937c:	f000 ff08 	bl	800a190 <os_setTimedCallback>
        return;
 8009380:	e018      	b.n	80093b4 <onBcnRx+0x94>
    }
    // Found our 1st beacon
    // We don't have a previous beacon to calc some drift - assume
    // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
    calcBcnRxWindowFromMillis(13,1);
 8009382:	2101      	movs	r1, #1
 8009384:	200d      	movs	r0, #13
 8009386:	f7fe f873 	bl	8007470 <calcBcnRxWindowFromMillis>
    LMIC.opmode &= ~OP_SCAN;          // turn SCAN off
 800938a:	4b0d      	ldr	r3, [pc, #52]	; (80093c0 <onBcnRx+0xa0>)
 800938c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009390:	f023 0301 	bic.w	r3, r3, #1
 8009394:	b29a      	uxth	r2, r3
 8009396:	4b0a      	ldr	r3, [pc, #40]	; (80093c0 <onBcnRx+0xa0>)
 8009398:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    LMIC.opmode |=  OP_TRACK;         // auto enable tracking
 800939c:	4b08      	ldr	r3, [pc, #32]	; (80093c0 <onBcnRx+0xa0>)
 800939e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80093a2:	f043 0302 	orr.w	r3, r3, #2
 80093a6:	b29a      	uxth	r2, r3
 80093a8:	4b05      	ldr	r3, [pc, #20]	; (80093c0 <onBcnRx+0xa0>)
 80093aa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    reportEvent(EV_BEACON_FOUND);    // can be disabled in callback
 80093ae:	2002      	movs	r0, #2
 80093b0:	f7fe fdc4 	bl	8007f3c <reportEvent>
}
 80093b4:	3708      	adds	r7, #8
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}
 80093ba:	bf00      	nop
 80093bc:	20000350 	.word	0x20000350
 80093c0:	2000033c 	.word	0x2000033c
 80093c4:	08009321 	.word	0x08009321

080093c8 <startScan>:
// Enable receiver to listen to incoming beacons
// netid defines when scan stops (any or specific beacon)
// This mode ends with events: EV_SCAN_TIMEOUT/EV_SCAN_BEACON
// Implicitely cancels any pending TX/RX transaction.
// Also cancels an onpoing joining procedure.
static void startScan (void) {
 80093c8:	b580      	push	{r7, lr}
 80093ca:	af00      	add	r7, sp, #0
    ASSERT(LMIC.devaddr!=0 && (LMIC.opmode & OP_JOINING)==0);
 80093cc:	4b28      	ldr	r3, [pc, #160]	; (8009470 <startScan+0xa8>)
 80093ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d006      	beq.n	80093e4 <startScan+0x1c>
 80093d6:	4b26      	ldr	r3, [pc, #152]	; (8009470 <startScan+0xa8>)
 80093d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80093dc:	f003 0304 	and.w	r3, r3, #4
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d004      	beq.n	80093ee <startScan+0x26>
 80093e4:	f240 7109 	movw	r1, #1801	; 0x709
 80093e8:	4822      	ldr	r0, [pc, #136]	; (8009474 <startScan+0xac>)
 80093ea:	f002 f8bb 	bl	800b564 <hal_failed>
    if( (LMIC.opmode & OP_SHUTDOWN) != 0 )
 80093ee:	4b20      	ldr	r3, [pc, #128]	; (8009470 <startScan+0xa8>)
 80093f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80093f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d137      	bne.n	800946c <startScan+0xa4>
        return;
    // Cancel onging TX/RX transaction
    LMIC.txCnt = LMIC.dnConf = LMIC.bcninfo.flags = 0;
 80093fc:	4b1c      	ldr	r3, [pc, #112]	; (8009470 <startScan+0xa8>)
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8009404:	4b1a      	ldr	r3, [pc, #104]	; (8009470 <startScan+0xa8>)
 8009406:	f893 2132 	ldrb.w	r2, [r3, #306]	; 0x132
 800940a:	4b19      	ldr	r3, [pc, #100]	; (8009470 <startScan+0xa8>)
 800940c:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
 8009410:	4b17      	ldr	r3, [pc, #92]	; (8009470 <startScan+0xa8>)
 8009412:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
 8009416:	4b16      	ldr	r3, [pc, #88]	; (8009470 <startScan+0xa8>)
 8009418:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    LMIC.opmode = (LMIC.opmode | OP_SCAN) & ~(OP_TXRXPEND);
 800941c:	4b14      	ldr	r3, [pc, #80]	; (8009470 <startScan+0xa8>)
 800941e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009422:	f043 0301 	orr.w	r3, r3, #1
 8009426:	b29b      	uxth	r3, r3
 8009428:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800942c:	b29a      	uxth	r2, r3
 800942e:	4b10      	ldr	r3, [pc, #64]	; (8009470 <startScan+0xa8>)
 8009430:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    setBcnRxParams();
 8009434:	f7fe fcc4 	bl	8007dc0 <setBcnRxParams>
    LMIC.rxtime = LMIC.bcninfo.txtime = os_getTime() + sec2osticks(BCN_INTV_sec+1);
 8009438:	f000 fe24 	bl	800a084 <os_getTime>
 800943c:	4603      	mov	r3, r0
 800943e:	f503 137b 	add.w	r3, r3, #4112384	; 0x3ec000
 8009442:	f503 5374 	add.w	r3, r3, #15616	; 0x3d00
 8009446:	4a0a      	ldr	r2, [pc, #40]	; (8009470 <startScan+0xa8>)
 8009448:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
 800944c:	4b08      	ldr	r3, [pc, #32]	; (8009470 <startScan+0xa8>)
 800944e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8009452:	4a07      	ldr	r2, [pc, #28]	; (8009470 <startScan+0xa8>)
 8009454:	6053      	str	r3, [r2, #4]
    os_setTimedCallback(&LMIC.osjob, LMIC.rxtime, FUNC_ADDR(onBcnRx));
 8009456:	4b06      	ldr	r3, [pc, #24]	; (8009470 <startScan+0xa8>)
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	4a07      	ldr	r2, [pc, #28]	; (8009478 <startScan+0xb0>)
 800945c:	4619      	mov	r1, r3
 800945e:	4807      	ldr	r0, [pc, #28]	; (800947c <startScan+0xb4>)
 8009460:	f000 fe96 	bl	800a190 <os_setTimedCallback>
    os_radio(RADIO_RXON);
 8009464:	2003      	movs	r0, #3
 8009466:	f001 fdb7 	bl	800afd8 <os_radio>
 800946a:	e000      	b.n	800946e <startScan+0xa6>
        return;
 800946c:	bf00      	nop
}
 800946e:	bd80      	pop	{r7, pc}
 8009470:	2000033c 	.word	0x2000033c
 8009474:	0800c75c 	.word	0x0800c75c
 8009478:	08009321 	.word	0x08009321
 800947c:	20000350 	.word	0x20000350

08009480 <buildJoinRequest>:
// Join stuff
//
// ================================================================================

#if !defined(LMIC_DISABLE_JOIN)
static void buildJoinRequest (uint8_t ftype) {
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	4603      	mov	r3, r0
 8009488:	71fb      	strb	r3, [r7, #7]
    // Do not use pendTxData since we might have a pending
    // user level frame in there. Use RX holding area instead.
    uint8_t *d = LMIC.frame;
 800948a:	4b16      	ldr	r3, [pc, #88]	; (80094e4 <buildJoinRequest+0x64>)
 800948c:	60fb      	str	r3, [r7, #12]
    d[OFF_JR_HDR] = ftype;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	79fa      	ldrb	r2, [r7, #7]
 8009492:	701a      	strb	r2, [r3, #0]
    os_getArtEui(d + OFF_JR_ARTEUI);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	3301      	adds	r3, #1
 8009498:	4618      	mov	r0, r3
 800949a:	f7f7 f877 	bl	800058c <os_getArtEui>
    os_getDevEui(d + OFF_JR_DEVEUI);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	3309      	adds	r3, #9
 80094a2:	4618      	mov	r0, r3
 80094a4:	f7f7 f886 	bl	80005b4 <os_getDevEui>
    os_wlsbf2(d + OFF_JR_DEVNONCE, LMIC.devNonce);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	3311      	adds	r3, #17
 80094ac:	4a0e      	ldr	r2, [pc, #56]	; (80094e8 <buildJoinRequest+0x68>)
 80094ae:	f8b2 208c 	ldrh.w	r2, [r2, #140]	; 0x8c
 80094b2:	4611      	mov	r1, r2
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7fd fcc7 	bl	8006e48 <os_wlsbf2>
    aes_appendMic0(d, OFF_JR_MIC);
 80094ba:	2113      	movs	r1, #19
 80094bc:	68f8      	ldr	r0, [r7, #12]
 80094be:	f7fd fdeb 	bl	8007098 <aes_appendMic0>
                      e_.oldaddr = LMIC.devaddr,
                      e_.mic     = Base::lsbf4(&d[LORA::OFF_JR_MIC]),
                      e_.reason  = ((LMIC.opmode & OP_REJOIN) != 0
                                    ? EV::joininfo_t::REJOIN_REQUEST
                                    : EV::joininfo_t::REQUEST)));
    LMIC.dataLen = LEN_JR;
 80094c2:	4b09      	ldr	r3, [pc, #36]	; (80094e8 <buildJoinRequest+0x68>)
 80094c4:	2217      	movs	r2, #23
 80094c6:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
    LMIC.devNonce++;
 80094ca:	4b07      	ldr	r3, [pc, #28]	; (80094e8 <buildJoinRequest+0x68>)
 80094cc:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 80094d0:	3301      	adds	r3, #1
 80094d2:	b29a      	uxth	r2, r3
 80094d4:	4b04      	ldr	r3, [pc, #16]	; (80094e8 <buildJoinRequest+0x68>)
 80094d6:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
    DO_DEVDB(LMIC.devNonce,devNonce);
}
 80094da:	bf00      	nop
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	20000420 	.word	0x20000420
 80094e8:	2000033c 	.word	0x2000033c

080094ec <startJoining>:

static void startJoining (osjob_t *osjob) {
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b082      	sub	sp, #8
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
    reportEvent(EV_JOINING);
 80094f4:	2005      	movs	r0, #5
 80094f6:	f7fe fd21 	bl	8007f3c <reportEvent>
}
 80094fa:	bf00      	nop
 80094fc:	3708      	adds	r7, #8
 80094fe:	46bd      	mov	sp, r7
 8009500:	bd80      	pop	{r7, pc}
	...

08009504 <LMIC_startJoining>:

// Start join procedure if not already joined.
bool LMIC_startJoining (void) {
 8009504:	b580      	push	{r7, lr}
 8009506:	af00      	add	r7, sp, #0
    if( LMIC.devaddr == 0 ) {
 8009508:	4b1e      	ldr	r3, [pc, #120]	; (8009584 <LMIC_startJoining+0x80>)
 800950a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800950e:	2b00      	cmp	r3, #0
 8009510:	d135      	bne.n	800957e <LMIC_startJoining+0x7a>
        // There should be no TX/RX going on
        ASSERT((LMIC.opmode & (OP_POLL|OP_TXRXPEND)) == 0);
 8009512:	4b1c      	ldr	r3, [pc, #112]	; (8009584 <LMIC_startJoining+0x80>)
 8009514:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009518:	f003 0390 	and.w	r3, r3, #144	; 0x90
 800951c:	2b00      	cmp	r3, #0
 800951e:	d004      	beq.n	800952a <LMIC_startJoining+0x26>
 8009520:	f240 714f 	movw	r1, #1871	; 0x74f
 8009524:	4818      	ldr	r0, [pc, #96]	; (8009588 <LMIC_startJoining+0x84>)
 8009526:	f002 f81d 	bl	800b564 <hal_failed>
        // Lift any previous duty limitation
        LMIC.globalDutyRate = 0;
 800952a:	4b16      	ldr	r3, [pc, #88]	; (8009584 <LMIC_startJoining+0x80>)
 800952c:	2200      	movs	r2, #0
 800952e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        // Cancel scanning
        LMIC.opmode &= ~(OP_SCAN|OP_REJOIN|OP_LINKDEAD|OP_NEXTCHNL);
 8009532:	4b14      	ldr	r3, [pc, #80]	; (8009584 <LMIC_startJoining+0x80>)
 8009534:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009538:	f423 53c1 	bic.w	r3, r3, #6176	; 0x1820
 800953c:	f023 0301 	bic.w	r3, r3, #1
 8009540:	b29a      	uxth	r2, r3
 8009542:	4b10      	ldr	r3, [pc, #64]	; (8009584 <LMIC_startJoining+0x80>)
 8009544:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        // Setup state
        LMIC.rejoinCnt = LMIC.txCnt = 0;
 8009548:	4b0e      	ldr	r3, [pc, #56]	; (8009584 <LMIC_startJoining+0x80>)
 800954a:	2200      	movs	r2, #0
 800954c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8009550:	4b0c      	ldr	r3, [pc, #48]	; (8009584 <LMIC_startJoining+0x80>)
 8009552:	f893 20e0 	ldrb.w	r2, [r3, #224]	; 0xe0
 8009556:	4b0b      	ldr	r3, [pc, #44]	; (8009584 <LMIC_startJoining+0x80>)
 8009558:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
        initJoinLoop();
 800955c:	f7fe fc5c 	bl	8007e18 <initJoinLoop>
        LMIC.opmode |= OP_JOINING;
 8009560:	4b08      	ldr	r3, [pc, #32]	; (8009584 <LMIC_startJoining+0x80>)
 8009562:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009566:	f043 0304 	orr.w	r3, r3, #4
 800956a:	b29a      	uxth	r2, r3
 800956c:	4b05      	ldr	r3, [pc, #20]	; (8009584 <LMIC_startJoining+0x80>)
 800956e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        // reportEvent will call engineUpdate which then starts sending JOIN REQUESTS
        os_setCallback(&LMIC.osjob, FUNC_ADDR(startJoining));
 8009572:	4906      	ldr	r1, [pc, #24]	; (800958c <LMIC_startJoining+0x88>)
 8009574:	4806      	ldr	r0, [pc, #24]	; (8009590 <LMIC_startJoining+0x8c>)
 8009576:	f000 fddb 	bl	800a130 <os_setCallback>
        return 1;
 800957a:	2301      	movs	r3, #1
 800957c:	e000      	b.n	8009580 <LMIC_startJoining+0x7c>
    }
    return 0; // already joined
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	bd80      	pop	{r7, pc}
 8009584:	2000033c 	.word	0x2000033c
 8009588:	0800c75c 	.word	0x0800c75c
 800958c:	080094ed 	.word	0x080094ed
 8009590:	20000350 	.word	0x20000350

08009594 <processPingRx>:
//
//
// ================================================================================

#if !defined(LMIC_DISABLE_PING)
static void processPingRx (osjob_t *osjob) {
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
    if( LMIC.dataLen != 0 ) {
 800959c:	4b0b      	ldr	r3, [pc, #44]	; (80095cc <processPingRx+0x38>)
 800959e:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00c      	beq.n	80095c0 <processPingRx+0x2c>
        LMIC.txrxFlags = TXRX_PING;
 80095a6:	4b09      	ldr	r3, [pc, #36]	; (80095cc <processPingRx+0x38>)
 80095a8:	2204      	movs	r2, #4
 80095aa:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
        if( decodeFrame() ) {
 80095ae:	f7fe fddd 	bl	800816c <decodeFrame>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d003      	beq.n	80095c0 <processPingRx+0x2c>
            reportEvent(EV_RXCOMPLETE);
 80095b8:	200d      	movs	r0, #13
 80095ba:	f7fe fcbf 	bl	8007f3c <reportEvent>
            return;
 80095be:	e001      	b.n	80095c4 <processPingRx+0x30>
        }
    }
    // Pick next ping slot
    engineUpdate();
 80095c0:	f000 fa32 	bl	8009a28 <engineUpdate>
}
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
 80095ca:	bf00      	nop
 80095cc:	2000033c 	.word	0x2000033c

080095d0 <processDnData>:
#endif // !LMIC_DISABLE_PING


static bool processDnData (void) {
 80095d0:	b598      	push	{r3, r4, r7, lr}
 80095d2:	af00      	add	r7, sp, #0
    ASSERT((LMIC.opmode & OP_TXRXPEND)!=0);
 80095d4:	4b7a      	ldr	r3, [pc, #488]	; (80097c0 <processDnData+0x1f0>)
 80095d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80095da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d104      	bne.n	80095ec <processDnData+0x1c>
 80095e2:	f240 7177 	movw	r1, #1911	; 0x777
 80095e6:	4877      	ldr	r0, [pc, #476]	; (80097c4 <processDnData+0x1f4>)
 80095e8:	f001 ffbc 	bl	800b564 <hal_failed>

    if( LMIC.dataLen == 0 ) {
 80095ec:	4b74      	ldr	r3, [pc, #464]	; (80097c0 <processDnData+0x1f0>)
 80095ee:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	f040 80d0 	bne.w	8009798 <processDnData+0x1c8>
      norx:
 80095f8:	bf00      	nop
 80095fa:	e000      	b.n	80095fe <processDnData+0x2e>
        return 1;
    }
    if( !decodeFrame() ) {
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
            return 0;
        goto norx;
 80095fc:	bf00      	nop
        if( LMIC.txCnt != 0 ) {
 80095fe:	4b70      	ldr	r3, [pc, #448]	; (80097c0 <processDnData+0x1f0>)
 8009600:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d03a      	beq.n	800967e <processDnData+0xae>
            if( LMIC.txCnt < TXCONF_ATTEMPTS ) {
 8009608:	4b6d      	ldr	r3, [pc, #436]	; (80097c0 <processDnData+0x1f0>)
 800960a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800960e:	2b07      	cmp	r3, #7
 8009610:	d830      	bhi.n	8009674 <processDnData+0xa4>
                LMIC.txCnt += 1;
 8009612:	4b6b      	ldr	r3, [pc, #428]	; (80097c0 <processDnData+0x1f0>)
 8009614:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009618:	3301      	adds	r3, #1
 800961a:	b2da      	uxtb	r2, r3
 800961c:	4b68      	ldr	r3, [pc, #416]	; (80097c0 <processDnData+0x1f0>)
 800961e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
                setDrTxpow(DRCHG_NOACK, lowerDR(LMIC.datarate, TABLE_GET_U1(DRADJUST, LMIC.txCnt)), KEEP_TXPOW);
 8009622:	4b67      	ldr	r3, [pc, #412]	; (80097c0 <processDnData+0x1f0>)
 8009624:	f893 4048 	ldrb.w	r4, [r3, #72]	; 0x48
 8009628:	4b65      	ldr	r3, [pc, #404]	; (80097c0 <processDnData+0x1f0>)
 800962a:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800962e:	4619      	mov	r1, r3
 8009630:	4865      	ldr	r0, [pc, #404]	; (80097c8 <processDnData+0x1f8>)
 8009632:	f7fc fcc8 	bl	8005fc6 <table_get_u1>
 8009636:	4603      	mov	r3, r0
 8009638:	4619      	mov	r1, r3
 800963a:	4620      	mov	r0, r4
 800963c:	f7fd fb9e 	bl	8006d7c <lowerDR>
 8009640:	4603      	mov	r3, r0
 8009642:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8009646:	4619      	mov	r1, r3
 8009648:	2002      	movs	r0, #2
 800964a:	f7fe f90f 	bl	800786c <setDrTxpow>
                txDelay(LMIC.rxtime, RETRY_PERIOD_secs);
 800964e:	4b5c      	ldr	r3, [pc, #368]	; (80097c0 <processDnData+0x1f0>)
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	2103      	movs	r1, #3
 8009654:	4618      	mov	r0, r3
 8009656:	f7fe f8c9 	bl	80077ec <txDelay>
                LMIC.opmode &= ~OP_TXRXPEND;
 800965a:	4b59      	ldr	r3, [pc, #356]	; (80097c0 <processDnData+0x1f0>)
 800965c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009664:	b29a      	uxth	r2, r3
 8009666:	4b56      	ldr	r3, [pc, #344]	; (80097c0 <processDnData+0x1f0>)
 8009668:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
                engineUpdate();
 800966c:	f000 f9dc 	bl	8009a28 <engineUpdate>
                return 1;
 8009670:	2301      	movs	r3, #1
 8009672:	e0a2      	b.n	80097ba <processDnData+0x1ea>
            LMIC.txrxFlags = TXRX_NACK | TXRX_NOPORT;
 8009674:	4b52      	ldr	r3, [pc, #328]	; (80097c0 <processDnData+0x1f0>)
 8009676:	2260      	movs	r2, #96	; 0x60
 8009678:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 800967c:	e003      	b.n	8009686 <processDnData+0xb6>
            LMIC.txrxFlags = TXRX_NOPORT;
 800967e:	4b50      	ldr	r3, [pc, #320]	; (80097c0 <processDnData+0x1f0>)
 8009680:	2220      	movs	r2, #32
 8009682:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
        if( LMIC.adrAckReq != LINK_CHECK_OFF )
 8009686:	4b4e      	ldr	r3, [pc, #312]	; (80097c0 <processDnData+0x1f0>)
 8009688:	f993 30bd 	ldrsb.w	r3, [r3, #189]	; 0xbd
 800968c:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8009690:	d009      	beq.n	80096a6 <processDnData+0xd6>
            LMIC.adrAckReq += 1;
 8009692:	4b4b      	ldr	r3, [pc, #300]	; (80097c0 <processDnData+0x1f0>)
 8009694:	f993 30bd 	ldrsb.w	r3, [r3, #189]	; 0xbd
 8009698:	b2db      	uxtb	r3, r3
 800969a:	3301      	adds	r3, #1
 800969c:	b2db      	uxtb	r3, r3
 800969e:	b25a      	sxtb	r2, r3
 80096a0:	4b47      	ldr	r3, [pc, #284]	; (80097c0 <processDnData+0x1f0>)
 80096a2:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
        LMIC.dataBeg = LMIC.dataLen = 0;
 80096a6:	4b46      	ldr	r3, [pc, #280]	; (80097c0 <processDnData+0x1f0>)
 80096a8:	2200      	movs	r2, #0
 80096aa:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 80096ae:	4b44      	ldr	r3, [pc, #272]	; (80097c0 <processDnData+0x1f0>)
 80096b0:	f893 20e3 	ldrb.w	r2, [r3, #227]	; 0xe3
 80096b4:	4b42      	ldr	r3, [pc, #264]	; (80097c0 <processDnData+0x1f0>)
 80096b6:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80096ba:	e000      	b.n	80096be <processDnData+0xee>
    }
    goto txcomplete;
 80096bc:	bf00      	nop
        LMIC.opmode &= ~(OP_TXDATA|OP_TXRXPEND);
 80096be:	4b40      	ldr	r3, [pc, #256]	; (80097c0 <processDnData+0x1f0>)
 80096c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80096c4:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	4b3d      	ldr	r3, [pc, #244]	; (80097c0 <processDnData+0x1f0>)
 80096cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        if( (LMIC.txrxFlags & (TXRX_DNW1|TXRX_DNW2|TXRX_PING)) != 0  &&  (LMIC.opmode & OP_LINKDEAD) != 0 ) {
 80096d0:	4b3b      	ldr	r3, [pc, #236]	; (80097c0 <processDnData+0x1f0>)
 80096d2:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80096d6:	f003 0307 	and.w	r3, r3, #7
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d012      	beq.n	8009704 <processDnData+0x134>
 80096de:	4b38      	ldr	r3, [pc, #224]	; (80097c0 <processDnData+0x1f0>)
 80096e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80096e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00b      	beq.n	8009704 <processDnData+0x134>
            LMIC.opmode &= ~OP_LINKDEAD;
 80096ec:	4b34      	ldr	r3, [pc, #208]	; (80097c0 <processDnData+0x1f0>)
 80096ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80096f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80096f6:	b29a      	uxth	r2, r3
 80096f8:	4b31      	ldr	r3, [pc, #196]	; (80097c0 <processDnData+0x1f0>)
 80096fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            reportEvent(EV_LINK_ALIVE);
 80096fe:	200f      	movs	r0, #15
 8009700:	f7fe fc1c 	bl	8007f3c <reportEvent>
        reportEvent(EV_TXCOMPLETE);
 8009704:	200a      	movs	r0, #10
 8009706:	f7fe fc19 	bl	8007f3c <reportEvent>
        if( LMIC.adrAckReq > LINK_CHECK_DEAD ) {
 800970a:	4b2d      	ldr	r3, [pc, #180]	; (80097c0 <processDnData+0x1f0>)
 800970c:	f993 30bd 	ldrsb.w	r3, [r3, #189]	; 0xbd
 8009710:	2b18      	cmp	r3, #24
 8009712:	dd1c      	ble.n	800974e <processDnData+0x17e>
            setDrTxpow(DRCHG_NOADRACK, decDR((dr_t)LMIC.datarate), KEEP_TXPOW);
 8009714:	4b2a      	ldr	r3, [pc, #168]	; (80097c0 <processDnData+0x1f0>)
 8009716:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800971a:	4618      	mov	r0, r3
 800971c:	f7fd fafe 	bl	8006d1c <decDR>
 8009720:	4603      	mov	r3, r0
 8009722:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8009726:	4619      	mov	r1, r3
 8009728:	2003      	movs	r0, #3
 800972a:	f7fe f89f 	bl	800786c <setDrTxpow>
            LMIC.adrAckReq = LINK_CHECK_CONT;
 800972e:	4b24      	ldr	r3, [pc, #144]	; (80097c0 <processDnData+0x1f0>)
 8009730:	220c      	movs	r2, #12
 8009732:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
            LMIC.opmode |= OP_REJOIN|OP_LINKDEAD;
 8009736:	4b22      	ldr	r3, [pc, #136]	; (80097c0 <processDnData+0x1f0>)
 8009738:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800973c:	f443 5381 	orr.w	r3, r3, #4128	; 0x1020
 8009740:	b29a      	uxth	r2, r3
 8009742:	4b1f      	ldr	r3, [pc, #124]	; (80097c0 <processDnData+0x1f0>)
 8009744:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            reportEvent(EV_LINK_DEAD);
 8009748:	200e      	movs	r0, #14
 800974a:	f7fe fbf7 	bl	8007f3c <reportEvent>
        if( LMIC.bcninfoTries > 0 ) {
 800974e:	4b1c      	ldr	r3, [pc, #112]	; (80097c0 <processDnData+0x1f0>)
 8009750:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 8009754:	2b00      	cmp	r3, #0
 8009756:	d01d      	beq.n	8009794 <processDnData+0x1c4>
            if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8009758:	4b19      	ldr	r3, [pc, #100]	; (80097c0 <processDnData+0x1f0>)
 800975a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800975e:	f003 0302 	and.w	r3, r3, #2
 8009762:	2b00      	cmp	r3, #0
 8009764:	d007      	beq.n	8009776 <processDnData+0x1a6>
                reportEvent(EV_BEACON_FOUND);
 8009766:	2002      	movs	r0, #2
 8009768:	f7fe fbe8 	bl	8007f3c <reportEvent>
                LMIC.bcninfoTries = 0;
 800976c:	4b14      	ldr	r3, [pc, #80]	; (80097c0 <processDnData+0x1f0>)
 800976e:	2200      	movs	r2, #0
 8009770:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
 8009774:	e00e      	b.n	8009794 <processDnData+0x1c4>
            else if( --LMIC.bcninfoTries == 0 ) {
 8009776:	4b12      	ldr	r3, [pc, #72]	; (80097c0 <processDnData+0x1f0>)
 8009778:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800977c:	3b01      	subs	r3, #1
 800977e:	b2da      	uxtb	r2, r3
 8009780:	4b0f      	ldr	r3, [pc, #60]	; (80097c0 <processDnData+0x1f0>)
 8009782:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
 8009786:	4b0e      	ldr	r3, [pc, #56]	; (80097c0 <processDnData+0x1f0>)
 8009788:	f893 30ce 	ldrb.w	r3, [r3, #206]	; 0xce
 800978c:	2b00      	cmp	r3, #0
 800978e:	d101      	bne.n	8009794 <processDnData+0x1c4>
                startScan();   // NWK did not answer - try scan
 8009790:	f7ff fe1a 	bl	80093c8 <startScan>
        return 1;
 8009794:	2301      	movs	r3, #1
 8009796:	e010      	b.n	80097ba <processDnData+0x1ea>
    if( !decodeFrame() ) {
 8009798:	f7fe fce8 	bl	800816c <decodeFrame>
 800979c:	4603      	mov	r3, r0
 800979e:	f083 0301 	eor.w	r3, r3, #1
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d089      	beq.n	80096bc <processDnData+0xec>
        if( (LMIC.txrxFlags & TXRX_DNW1) != 0 )
 80097a8:	4b05      	ldr	r3, [pc, #20]	; (80097c0 <processDnData+0x1f0>)
 80097aa:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 80097ae:	f003 0301 	and.w	r3, r3, #1
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f43f af22 	beq.w	80095fc <processDnData+0x2c>
            return 0;
 80097b8:	2300      	movs	r3, #0
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	bd98      	pop	{r3, r4, r7, pc}
 80097be:	bf00      	nop
 80097c0:	2000033c 	.word	0x2000033c
 80097c4:	0800c75c 	.word	0x0800c75c
 80097c8:	0800dd84 	.word	0x0800dd84

080097cc <processBeacon>:


#if !defined(LMIC_DISABLE_BEACONS)
static void processBeacon (osjob_t *osjob) {
 80097cc:	b590      	push	{r4, r7, lr}
 80097ce:	b087      	sub	sp, #28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
    ostime_t lasttx = LMIC.bcninfo.txtime;   // save here - decodeBeacon might overwrite
 80097d4:	4b88      	ldr	r3, [pc, #544]	; (80099f8 <processBeacon+0x22c>)
 80097d6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80097da:	60fb      	str	r3, [r7, #12]
    uint8_t flags = LMIC.bcninfo.flags;
 80097dc:	4b86      	ldr	r3, [pc, #536]	; (80099f8 <processBeacon+0x22c>)
 80097de:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80097e2:	72fb      	strb	r3, [r7, #11]
    ev_t ev;

    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 80097e4:	4b84      	ldr	r3, [pc, #528]	; (80099f8 <processBeacon+0x22c>)
 80097e6:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f000 808a 	beq.w	8009904 <processBeacon+0x138>
 80097f0:	f7fe fc22 	bl	8008038 <decodeBeacon>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	f340 8084 	ble.w	8009904 <processBeacon+0x138>
        ev = EV_BEACON_TRACKED;
 80097fc:	2304      	movs	r3, #4
 80097fe:	75fb      	strb	r3, [r7, #23]
        if( (flags & (BCN_PARTIAL|BCN_FULL)) == 0 ) {
 8009800:	7afb      	ldrb	r3, [r7, #11]
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	2b00      	cmp	r3, #0
 8009808:	d104      	bne.n	8009814 <processBeacon+0x48>
            // We don't have a previous beacon to calc some drift - assume
            // an max error of 13ms = 128sec*100ppm which is roughly +/-100ppm
            calcBcnRxWindowFromMillis(13,0);
 800980a:	2100      	movs	r1, #0
 800980c:	200d      	movs	r0, #13
 800980e:	f7fd fe2f 	bl	8007470 <calcBcnRxWindowFromMillis>
            goto rev;
 8009812:	e0d5      	b.n	80099c0 <processBeacon+0x1f4>
        }
        // We have a previous BEACON to calculate some drift
        int16_t drift = BCN_INTV_osticks - (LMIC.bcninfo.txtime - lasttx);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	b29a      	uxth	r2, r3
 8009818:	4b77      	ldr	r3, [pc, #476]	; (80099f8 <processBeacon+0x22c>)
 800981a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800981e:	b29b      	uxth	r3, r3
 8009820:	1ad3      	subs	r3, r2, r3
 8009822:	b29b      	uxth	r3, r3
 8009824:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8009828:	b29b      	uxth	r3, r3
 800982a:	82bb      	strh	r3, [r7, #20]
        if( LMIC.missedBcns > 0 ) {
 800982c:	4b72      	ldr	r3, [pc, #456]	; (80099f8 <processBeacon+0x22c>)
 800982e:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
 8009832:	2b00      	cmp	r3, #0
 8009834:	d013      	beq.n	800985e <processBeacon+0x92>
            drift = LMIC.drift + (drift - LMIC.drift) / (LMIC.missedBcns+1);
 8009836:	4b70      	ldr	r3, [pc, #448]	; (80099f8 <processBeacon+0x22c>)
 8009838:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 800983c:	b29a      	uxth	r2, r3
 800983e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8009842:	496d      	ldr	r1, [pc, #436]	; (80099f8 <processBeacon+0x22c>)
 8009844:	f9b1 104c 	ldrsh.w	r1, [r1, #76]	; 0x4c
 8009848:	1a59      	subs	r1, r3, r1
 800984a:	4b6b      	ldr	r3, [pc, #428]	; (80099f8 <processBeacon+0x22c>)
 800984c:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
 8009850:	3301      	adds	r3, #1
 8009852:	fb91 f3f3 	sdiv	r3, r1, r3
 8009856:	b29b      	uxth	r3, r3
 8009858:	4413      	add	r3, r2
 800985a:	b29b      	uxth	r3, r3
 800985c:	82bb      	strh	r3, [r7, #20]
        }
        if( (LMIC.bcninfo.flags & BCN_NODRIFT) == 0 ) {
 800985e:	4b66      	ldr	r3, [pc, #408]	; (80099f8 <processBeacon+0x22c>)
 8009860:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 8009864:	f003 0304 	and.w	r3, r3, #4
 8009868:	2b00      	cmp	r3, #0
 800986a:	d127      	bne.n	80098bc <processBeacon+0xf0>
            int16_t diff = LMIC.drift - drift;
 800986c:	4b62      	ldr	r3, [pc, #392]	; (80099f8 <processBeacon+0x22c>)
 800986e:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8009872:	b29a      	uxth	r2, r3
 8009874:	8abb      	ldrh	r3, [r7, #20]
 8009876:	1ad3      	subs	r3, r2, r3
 8009878:	b29b      	uxth	r3, r3
 800987a:	827b      	strh	r3, [r7, #18]
            if( diff < 0 ) diff = -diff;
 800987c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009880:	2b00      	cmp	r3, #0
 8009882:	da03      	bge.n	800988c <processBeacon+0xc0>
 8009884:	8a7b      	ldrh	r3, [r7, #18]
 8009886:	425b      	negs	r3, r3
 8009888:	b29b      	uxth	r3, r3
 800988a:	827b      	strh	r3, [r7, #18]
            LMIC.lastDriftDiff = diff;
 800988c:	4a5a      	ldr	r2, [pc, #360]	; (80099f8 <processBeacon+0x22c>)
 800988e:	8a7b      	ldrh	r3, [r7, #18]
 8009890:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            if( LMIC.maxDriftDiff < diff )
 8009894:	4b58      	ldr	r3, [pc, #352]	; (80099f8 <processBeacon+0x22c>)
 8009896:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 800989a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800989e:	429a      	cmp	r2, r3
 80098a0:	dd03      	ble.n	80098aa <processBeacon+0xde>
                LMIC.maxDriftDiff = diff;
 80098a2:	4a55      	ldr	r2, [pc, #340]	; (80099f8 <processBeacon+0x22c>)
 80098a4:	8a7b      	ldrh	r3, [r7, #18]
 80098a6:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
            LMIC.bcninfo.flags &= ~BCN_NODDIFF;
 80098aa:	4b53      	ldr	r3, [pc, #332]	; (80099f8 <processBeacon+0x22c>)
 80098ac:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80098b0:	f023 0308 	bic.w	r3, r3, #8
 80098b4:	b2da      	uxtb	r2, r3
 80098b6:	4b50      	ldr	r3, [pc, #320]	; (80099f8 <processBeacon+0x22c>)
 80098b8:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
        }
        LMIC.drift = drift;
 80098bc:	4a4e      	ldr	r2, [pc, #312]	; (80099f8 <processBeacon+0x22c>)
 80098be:	8abb      	ldrh	r3, [r7, #20]
 80098c0:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
        LMIC.missedBcns = LMIC.rejoinCnt = 0;
 80098c4:	4b4c      	ldr	r3, [pc, #304]	; (80099f8 <processBeacon+0x22c>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
 80098cc:	4b4a      	ldr	r3, [pc, #296]	; (80099f8 <processBeacon+0x22c>)
 80098ce:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 80098d2:	4b49      	ldr	r3, [pc, #292]	; (80099f8 <processBeacon+0x22c>)
 80098d4:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
        LMIC.bcninfo.flags &= ~BCN_NODRIFT;
 80098d8:	4b47      	ldr	r3, [pc, #284]	; (80099f8 <processBeacon+0x22c>)
 80098da:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80098de:	f023 0304 	bic.w	r3, r3, #4
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	4b44      	ldr	r3, [pc, #272]	; (80099f8 <processBeacon+0x22c>)
 80098e6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
        EV(devCond,INFO,(e_.reason = EV::devCond_t::CLOCK_DRIFT,
                         e_.eui    = MAIN::CDEV->getEui(),
                         e_.info   = drift,
                         e_.info2  = /*occasion BEACON*/0));
        ASSERT((LMIC.bcninfo.flags & (BCN_PARTIAL|BCN_FULL)) != 0);
 80098ea:	4b43      	ldr	r3, [pc, #268]	; (80099f8 <processBeacon+0x22c>)
 80098ec:	f893 3132 	ldrb.w	r3, [r3, #306]	; 0x132
 80098f0:	f003 0303 	and.w	r3, r3, #3
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d14f      	bne.n	8009998 <processBeacon+0x1cc>
 80098f8:	f240 71da 	movw	r1, #2010	; 0x7da
 80098fc:	483f      	ldr	r0, [pc, #252]	; (80099fc <processBeacon+0x230>)
 80098fe:	f001 fe31 	bl	800b564 <hal_failed>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8009902:	e049      	b.n	8009998 <processBeacon+0x1cc>
    } else {
        ev = EV_BEACON_MISSED;
 8009904:	2303      	movs	r3, #3
 8009906:	75fb      	strb	r3, [r7, #23]
        LMIC.bcninfo.txtime += BCN_INTV_osticks - LMIC.drift;
 8009908:	4b3b      	ldr	r3, [pc, #236]	; (80099f8 <processBeacon+0x22c>)
 800990a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800990e:	4a3a      	ldr	r2, [pc, #232]	; (80099f8 <processBeacon+0x22c>)
 8009910:	f9b2 204c 	ldrsh.w	r2, [r2, #76]	; 0x4c
 8009914:	1a9b      	subs	r3, r3, r2
 8009916:	f503 137a 	add.w	r3, r3, #4096000	; 0x3e8000
 800991a:	4a37      	ldr	r2, [pc, #220]	; (80099f8 <processBeacon+0x22c>)
 800991c:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
        LMIC.bcninfo.time   += BCN_INTV_sec;
 8009920:	4b35      	ldr	r3, [pc, #212]	; (80099f8 <processBeacon+0x22c>)
 8009922:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8009926:	3380      	adds	r3, #128	; 0x80
 8009928:	4a33      	ldr	r2, [pc, #204]	; (80099f8 <processBeacon+0x22c>)
 800992a:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
        LMIC.missedBcns++;
 800992e:	4b32      	ldr	r3, [pc, #200]	; (80099f8 <processBeacon+0x22c>)
 8009930:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
 8009934:	3301      	adds	r3, #1
 8009936:	b2da      	uxtb	r2, r3
 8009938:	4b2f      	ldr	r3, [pc, #188]	; (80099f8 <processBeacon+0x22c>)
 800993a:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
        // Delay any possible TX after surmised beacon - it's there although we missed it
        txDelay(LMIC.bcninfo.txtime + BCN_RESERVE_osticks, 4);
 800993e:	4b2e      	ldr	r3, [pc, #184]	; (80099f8 <processBeacon+0x22c>)
 8009940:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8009944:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8009948:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800994c:	2104      	movs	r1, #4
 800994e:	4618      	mov	r0, r3
 8009950:	f7fd ff4c 	bl	80077ec <txDelay>
        if( LMIC.missedBcns > MAX_MISSED_BCNS )
 8009954:	4b28      	ldr	r3, [pc, #160]	; (80099f8 <processBeacon+0x22c>)
 8009956:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
 800995a:	2b14      	cmp	r3, #20
 800995c:	d908      	bls.n	8009970 <processBeacon+0x1a4>
            LMIC.opmode |= OP_REJOIN;  // try if we can roam to another network
 800995e:	4b26      	ldr	r3, [pc, #152]	; (80099f8 <processBeacon+0x22c>)
 8009960:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009964:	f043 0320 	orr.w	r3, r3, #32
 8009968:	b29a      	uxth	r2, r3
 800996a:	4b23      	ldr	r3, [pc, #140]	; (80099f8 <processBeacon+0x22c>)
 800996c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        if( LMIC.bcnRxsyms > MAX_RXSYMS ) {
 8009970:	4b21      	ldr	r3, [pc, #132]	; (80099f8 <processBeacon+0x22c>)
 8009972:	f893 3125 	ldrb.w	r3, [r3, #293]	; 0x125
 8009976:	2b64      	cmp	r3, #100	; 0x64
 8009978:	d90f      	bls.n	800999a <processBeacon+0x1ce>
            LMIC.opmode &= ~(OP_TRACK|OP_PINGABLE|OP_PINGINI|OP_REJOIN);
 800997a:	4b1f      	ldr	r3, [pc, #124]	; (80099f8 <processBeacon+0x22c>)
 800997c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009980:	f423 63c4 	bic.w	r3, r3, #1568	; 0x620
 8009984:	f023 0302 	bic.w	r3, r3, #2
 8009988:	b29a      	uxth	r2, r3
 800998a:	4b1b      	ldr	r3, [pc, #108]	; (80099f8 <processBeacon+0x22c>)
 800998c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            reportEvent(EV_LOST_TSYNC);
 8009990:	200b      	movs	r0, #11
 8009992:	f7fe fad3 	bl	8007f3c <reportEvent>
            return;
 8009996:	e02c      	b.n	80099f2 <processBeacon+0x226>
    if( LMIC.dataLen != 0 && decodeBeacon() >= 1 ) {
 8009998:	bf00      	nop
        }
    }
    LMIC.bcnRxtime = LMIC.bcninfo.txtime + BCN_INTV_osticks - calcRxWindow(0,DR_BCN);
 800999a:	4b17      	ldr	r3, [pc, #92]	; (80099f8 <processBeacon+0x22c>)
 800999c:	f8d3 412c 	ldr.w	r4, [r3, #300]	; 0x12c
 80099a0:	210a      	movs	r1, #10
 80099a2:	2000      	movs	r0, #0
 80099a4:	f7fd fd08 	bl	80073b8 <calcRxWindow>
 80099a8:	4603      	mov	r3, r0
 80099aa:	1ae3      	subs	r3, r4, r3
 80099ac:	f503 137a 	add.w	r3, r3, #4096000	; 0x3e8000
 80099b0:	4a11      	ldr	r2, [pc, #68]	; (80099f8 <processBeacon+0x22c>)
 80099b2:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
    LMIC.bcnRxsyms = LMIC.rxsyms;
 80099b6:	4b10      	ldr	r3, [pc, #64]	; (80099f8 <processBeacon+0x22c>)
 80099b8:	7c1a      	ldrb	r2, [r3, #16]
 80099ba:	4b0f      	ldr	r3, [pc, #60]	; (80099f8 <processBeacon+0x22c>)
 80099bc:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
  rev:
#if LMIC_US915
    LMIC.bcnChnl = (LMIC.bcnChnl+1) & 7;
 80099c0:	4b0d      	ldr	r3, [pc, #52]	; (80099f8 <processBeacon+0x22c>)
 80099c2:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
 80099c6:	3301      	adds	r3, #1
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	f003 0307 	and.w	r3, r3, #7
 80099ce:	b2da      	uxtb	r2, r3
 80099d0:	4b09      	ldr	r3, [pc, #36]	; (80099f8 <processBeacon+0x22c>)
 80099d2:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
#endif
#if !defined(LMIC_DISABLE_PING)
    if( (LMIC.opmode & OP_PINGINI) != 0 )
 80099d6:	4b08      	ldr	r3, [pc, #32]	; (80099f8 <processBeacon+0x22c>)
 80099d8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80099dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <processBeacon+0x21e>
        rxschedInit(&LMIC.ping);  // note: reuses LMIC.frame buffer!
 80099e4:	4806      	ldr	r0, [pc, #24]	; (8009a00 <processBeacon+0x234>)
 80099e6:	f7fd fdcd 	bl	8007584 <rxschedInit>
#endif // !LMIC_DISABLE_PING
    reportEvent(ev);
 80099ea:	7dfb      	ldrb	r3, [r7, #23]
 80099ec:	4618      	mov	r0, r3
 80099ee:	f7fe faa5 	bl	8007f3c <reportEvent>
}
 80099f2:	371c      	adds	r7, #28
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd90      	pop	{r4, r7, pc}
 80099f8:	2000033c 	.word	0x2000033c
 80099fc:	0800c75c 	.word	0x0800c75c
 8009a00:	2000040c 	.word	0x2000040c

08009a04 <startRxPing>:
}
#endif // !LMIC_DISABLE_BEACONS


#if !defined(LMIC_DISABLE_PING)
static void startRxPing (osjob_t *osjob) {
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b082      	sub	sp, #8
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
    LMIC.osjob.func = FUNC_ADDR(processPingRx);
 8009a0c:	4b04      	ldr	r3, [pc, #16]	; (8009a20 <startRxPing+0x1c>)
 8009a0e:	4a05      	ldr	r2, [pc, #20]	; (8009a24 <startRxPing+0x20>)
 8009a10:	61da      	str	r2, [r3, #28]
    os_radio(RADIO_RX);
 8009a12:	2002      	movs	r0, #2
 8009a14:	f001 fae0 	bl	800afd8 <os_radio>
}
 8009a18:	bf00      	nop
 8009a1a:	3708      	adds	r7, #8
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	2000033c 	.word	0x2000033c
 8009a24:	08009595 	.word	0x08009595

08009a28 <engineUpdate>:
#endif // !LMIC_DISABLE_PING


// Decide what to do next for the MAC layer of a device
static void engineUpdate (void) {
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b086      	sub	sp, #24
 8009a2c:	af00      	add	r7, sp, #0
#if LMIC_DEBUG_LEVEL > 0
    lmic_printf("%lu: engineUpdate, opmode=0x%x\n", os_getTime(), LMIC.opmode);
 8009a2e:	f000 fb29 	bl	800a084 <os_getTime>
 8009a32:	4603      	mov	r3, r0
 8009a34:	4ab2      	ldr	r2, [pc, #712]	; (8009d00 <engineUpdate+0x2d8>)
 8009a36:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	48b1      	ldr	r0, [pc, #708]	; (8009d04 <engineUpdate+0x2dc>)
 8009a3e:	f001 faf7 	bl	800b030 <printf>
#endif
    // Check for ongoing state: scan or TX/RX transaction
    if( (LMIC.opmode & (OP_SCAN|OP_TXRXPEND|OP_SHUTDOWN)) != 0 )
 8009a42:	4baf      	ldr	r3, [pc, #700]	; (8009d00 <engineUpdate+0x2d8>)
 8009a44:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009a48:	f003 03c1 	and.w	r3, r3, #193	; 0xc1
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	f040 81d3 	bne.w	8009df8 <engineUpdate+0x3d0>
        return;

#if !defined(LMIC_DISABLE_JOIN)
    if( LMIC.devaddr == 0 && (LMIC.opmode & OP_JOINING) == 0 ) {
 8009a52:	4bab      	ldr	r3, [pc, #684]	; (8009d00 <engineUpdate+0x2d8>)
 8009a54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d109      	bne.n	8009a70 <engineUpdate+0x48>
 8009a5c:	4ba8      	ldr	r3, [pc, #672]	; (8009d00 <engineUpdate+0x2d8>)
 8009a5e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009a62:	f003 0304 	and.w	r3, r3, #4
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d102      	bne.n	8009a70 <engineUpdate+0x48>
        LMIC_startJoining();
 8009a6a:	f7ff fd4b 	bl	8009504 <LMIC_startJoining>
        return;
 8009a6e:	e1c6      	b.n	8009dfe <engineUpdate+0x3d6>
    }
#endif // !LMIC_DISABLE_JOIN

    ostime_t now    = os_getTime();
 8009a70:	f000 fb08 	bl	800a084 <os_getTime>
 8009a74:	60b8      	str	r0, [r7, #8]
    ostime_t rxtime = 0;
 8009a76:	2300      	movs	r3, #0
 8009a78:	617b      	str	r3, [r7, #20]
    ostime_t txbeg  = 0;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	613b      	str	r3, [r7, #16]

#if !defined(LMIC_DISABLE_BEACONS)
    if( (LMIC.opmode & OP_TRACK) != 0 ) {
 8009a7e:	4ba0      	ldr	r3, [pc, #640]	; (8009d00 <engineUpdate+0x2d8>)
 8009a80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009a84:	f003 0302 	and.w	r3, r3, #2
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d011      	beq.n	8009ab0 <engineUpdate+0x88>
        // We are tracking a beacon
        ASSERT( now + RX_RAMPUP - LMIC.bcnRxtime <= 0 );
 8009a8c:	4b9c      	ldr	r3, [pc, #624]	; (8009d00 <engineUpdate+0x2d8>)
 8009a8e:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	f113 0f40 	cmn.w	r3, #64	; 0x40
 8009a9a:	d004      	beq.n	8009aa6 <engineUpdate+0x7e>
 8009a9c:	f640 011e 	movw	r1, #2078	; 0x81e
 8009aa0:	4899      	ldr	r0, [pc, #612]	; (8009d08 <engineUpdate+0x2e0>)
 8009aa2:	f001 fd5f 	bl	800b564 <hal_failed>
        rxtime = LMIC.bcnRxtime - RX_RAMPUP;
 8009aa6:	4b96      	ldr	r3, [pc, #600]	; (8009d00 <engineUpdate+0x2d8>)
 8009aa8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8009aac:	3b40      	subs	r3, #64	; 0x40
 8009aae:	617b      	str	r3, [r7, #20]
    }
#endif // !LMIC_DISABLE_BEACONS

    if( (LMIC.opmode & (OP_JOINING|OP_REJOIN|OP_TXDATA|OP_POLL)) != 0 ) {
 8009ab0:	4b93      	ldr	r3, [pc, #588]	; (8009d00 <engineUpdate+0x2d8>)
 8009ab2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ab6:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f000 8142 	beq.w	8009d44 <engineUpdate+0x31c>
        // Need to TX some data...
        // Assuming txChnl points to channel which first becomes available again.
        bool jacc = ((LMIC.opmode & (OP_JOINING|OP_REJOIN)) != 0 ? 1 : 0);
 8009ac0:	4b8f      	ldr	r3, [pc, #572]	; (8009d00 <engineUpdate+0x2d8>)
 8009ac2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ac6:	f003 0324 	and.w	r3, r3, #36	; 0x24
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	bf14      	ite	ne
 8009ace:	2301      	movne	r3, #1
 8009ad0:	2300      	moveq	r3, #0
 8009ad2:	71fb      	strb	r3, [r7, #7]
        #if LMIC_DEBUG_LEVEL > 1
            if (jacc)
 8009ad4:	79fb      	ldrb	r3, [r7, #7]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d007      	beq.n	8009aea <engineUpdate+0xc2>
                lmic_printf("%lu: Uplink join pending\n", os_getTime());
 8009ada:	f000 fad3 	bl	800a084 <os_getTime>
 8009ade:	4603      	mov	r3, r0
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	488a      	ldr	r0, [pc, #552]	; (8009d0c <engineUpdate+0x2e4>)
 8009ae4:	f001 faa4 	bl	800b030 <printf>
 8009ae8:	e006      	b.n	8009af8 <engineUpdate+0xd0>
            else
                lmic_printf("%lu: Uplink data pending\n", os_getTime());
 8009aea:	f000 facb 	bl	800a084 <os_getTime>
 8009aee:	4603      	mov	r3, r0
 8009af0:	4619      	mov	r1, r3
 8009af2:	4887      	ldr	r0, [pc, #540]	; (8009d10 <engineUpdate+0x2e8>)
 8009af4:	f001 fa9c 	bl	800b030 <printf>
        #endif
        // Find next suitable channel and return availability time
        if( (LMIC.opmode & OP_NEXTCHNL) != 0 ) {
 8009af8:	4b81      	ldr	r3, [pc, #516]	; (8009d00 <engineUpdate+0x2d8>)
 8009afa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009afe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d019      	beq.n	8009b3a <engineUpdate+0x112>
            txbeg = LMIC.txend = nextTx(now);
 8009b06:	f7fe f8eb 	bl	8007ce0 <_nextTx>
 8009b0a:	4a7d      	ldr	r2, [pc, #500]	; (8009d00 <engineUpdate+0x2d8>)
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	4b7b      	ldr	r3, [pc, #492]	; (8009d00 <engineUpdate+0x2d8>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	613b      	str	r3, [r7, #16]
            LMIC.opmode &= ~OP_NEXTCHNL;
 8009b16:	4b7a      	ldr	r3, [pc, #488]	; (8009d00 <engineUpdate+0x2d8>)
 8009b18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009b1c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b20:	b29a      	uxth	r2, r3
 8009b22:	4b77      	ldr	r3, [pc, #476]	; (8009d00 <engineUpdate+0x2d8>)
 8009b24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            #if LMIC_DEBUG_LEVEL > 1
                lmic_printf("%lu: Airtime available at %lu (channel duty limit)\n", os_getTime(), txbeg);
 8009b28:	f000 faac 	bl	800a084 <os_getTime>
 8009b2c:	4603      	mov	r3, r0
 8009b2e:	693a      	ldr	r2, [r7, #16]
 8009b30:	4619      	mov	r1, r3
 8009b32:	4878      	ldr	r0, [pc, #480]	; (8009d14 <engineUpdate+0x2ec>)
 8009b34:	f001 fa7c 	bl	800b030 <printf>
 8009b38:	e00a      	b.n	8009b50 <engineUpdate+0x128>
            #endif
        } else {
            txbeg = LMIC.txend;
 8009b3a:	4b71      	ldr	r3, [pc, #452]	; (8009d00 <engineUpdate+0x2d8>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	613b      	str	r3, [r7, #16]
            #if LMIC_DEBUG_LEVEL > 1
                lmic_printf("%lu: Airtime available at %lu (previously determined)\n", os_getTime(), txbeg);
 8009b40:	f000 faa0 	bl	800a084 <os_getTime>
 8009b44:	4603      	mov	r3, r0
 8009b46:	693a      	ldr	r2, [r7, #16]
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4873      	ldr	r0, [pc, #460]	; (8009d18 <engineUpdate+0x2f0>)
 8009b4c:	f001 fa70 	bl	800b030 <printf>
            #endif
        }
        // Delayed TX or waiting for duty cycle?
        if( (LMIC.globalDutyRate != 0 || (LMIC.opmode & OP_RNDTX) != 0)  &&  (ostimediff_t)(txbeg - LMIC.globalDutyAvail) < 0 ) {
 8009b50:	4b6b      	ldr	r3, [pc, #428]	; (8009d00 <engineUpdate+0x2d8>)
 8009b52:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d106      	bne.n	8009b68 <engineUpdate+0x140>
 8009b5a:	4b69      	ldr	r3, [pc, #420]	; (8009d00 <engineUpdate+0x2d8>)
 8009b5c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d010      	beq.n	8009b8a <engineUpdate+0x162>
 8009b68:	4b65      	ldr	r3, [pc, #404]	; (8009d00 <engineUpdate+0x2d8>)
 8009b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	1ad3      	subs	r3, r2, r3
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	da0a      	bge.n	8009b8a <engineUpdate+0x162>
            txbeg = LMIC.globalDutyAvail;
 8009b74:	4b62      	ldr	r3, [pc, #392]	; (8009d00 <engineUpdate+0x2d8>)
 8009b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b78:	613b      	str	r3, [r7, #16]
            #if LMIC_DEBUG_LEVEL > 1
                lmic_printf("%lu: Airtime available at %lu (global duty limit)\n", os_getTime(), txbeg);
 8009b7a:	f000 fa83 	bl	800a084 <os_getTime>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	4619      	mov	r1, r3
 8009b84:	4865      	ldr	r0, [pc, #404]	; (8009d1c <engineUpdate+0x2f4>)
 8009b86:	f001 fa53 	bl	800b030 <printf>
            #endif
        }
#if !defined(LMIC_DISABLE_BEACONS)
        // If we're tracking a beacon...
        // then make sure TX-RX transaction is complete before beacon
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8009b8a:	4b5d      	ldr	r3, [pc, #372]	; (8009d00 <engineUpdate+0x2d8>)
 8009b8c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009b90:	f003 0302 	and.w	r3, r3, #2
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d01e      	beq.n	8009bd6 <engineUpdate+0x1ae>
            (ostimediff_t)(txbeg + (jacc ? JOIN_GUARD_osticks : TXRX_GUARD_osticks) - rxtime) > 0 ) {
 8009b98:	79fb      	ldrb	r3, [r7, #7]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d001      	beq.n	8009ba2 <engineUpdate+0x17a>
 8009b9e:	4a60      	ldr	r2, [pc, #384]	; (8009d20 <engineUpdate+0x2f8>)
 8009ba0:	e000      	b.n	8009ba4 <engineUpdate+0x17c>
 8009ba2:	4a60      	ldr	r2, [pc, #384]	; (8009d24 <engineUpdate+0x2fc>)
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	441a      	add	r2, r3
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	1ad3      	subs	r3, r2, r3
        if( (LMIC.opmode & OP_TRACK) != 0 &&
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	dd12      	ble.n	8009bd6 <engineUpdate+0x1ae>

            #if LMIC_DEBUG_LEVEL > 1
                lmic_printf("%lu: Awaiting beacon before uplink\n", os_getTime());
 8009bb0:	f000 fa68 	bl	800a084 <os_getTime>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	485b      	ldr	r0, [pc, #364]	; (8009d28 <engineUpdate+0x300>)
 8009bba:	f001 fa39 	bl	800b030 <printf>
            #endif

            // Not enough time to complete TX-RX before beacon - postpone after beacon.
            // In order to avoid clustering of postponed TX right after beacon randomize start!
            txDelay(rxtime + BCN_RESERVE_osticks, 16);
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 8009bc4:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8009bc8:	2110      	movs	r1, #16
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fd fe0e 	bl	80077ec <txDelay>
            txbeg = 0;
 8009bd0:	2300      	movs	r3, #0
 8009bd2:	613b      	str	r3, [r7, #16]
            goto checkrx;
 8009bd4:	e0be      	b.n	8009d54 <engineUpdate+0x32c>
        }
#endif // !LMIC_DISABLE_BEACONS
        // Earliest possible time vs overhead to setup radio
        if( (ostimediff_t)(txbeg - (now + TX_RAMPUP)) < 0 ) {
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	3b40      	subs	r3, #64	; 0x40
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	da77      	bge.n	8009cd2 <engineUpdate+0x2aa>
            #if LMIC_DEBUG_LEVEL > 1
                lmic_printf("%lu: Ready for uplink\n", os_getTime());
 8009be2:	f000 fa4f 	bl	800a084 <os_getTime>
 8009be6:	4603      	mov	r3, r0
 8009be8:	4619      	mov	r1, r3
 8009bea:	4850      	ldr	r0, [pc, #320]	; (8009d2c <engineUpdate+0x304>)
 8009bec:	f001 fa20 	bl	800b030 <printf>
            #endif
            // We could send right now!
            txbeg = now;
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	613b      	str	r3, [r7, #16]
            dr_t txdr = (dr_t)LMIC.datarate;
 8009bf4:	4b42      	ldr	r3, [pc, #264]	; (8009d00 <engineUpdate+0x2d8>)
 8009bf6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8009bfa:	73fb      	strb	r3, [r7, #15]
#if !defined(LMIC_DISABLE_JOIN)
            if( jacc ) {
 8009bfc:	79fb      	ldrb	r3, [r7, #7]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d01d      	beq.n	8009c3e <engineUpdate+0x216>
                uint8_t ftype;
                if( (LMIC.opmode & OP_REJOIN) != 0 ) {
 8009c02:	4b3f      	ldr	r3, [pc, #252]	; (8009d00 <engineUpdate+0x2d8>)
 8009c04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d00c      	beq.n	8009c2a <engineUpdate+0x202>
                    txdr = lowerDR(txdr, LMIC.rejoinCnt);
 8009c10:	4b3b      	ldr	r3, [pc, #236]	; (8009d00 <engineUpdate+0x2d8>)
 8009c12:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f7fd f8ae 	bl	8006d7c <lowerDR>
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]
                    ftype = HDR_FTYPE_REJOIN;
 8009c24:	23c0      	movs	r3, #192	; 0xc0
 8009c26:	73bb      	strb	r3, [r7, #14]
 8009c28:	e001      	b.n	8009c2e <engineUpdate+0x206>
                } else {
                    ftype = HDR_FTYPE_JREQ;
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	73bb      	strb	r3, [r7, #14]
                }
                buildJoinRequest(ftype);
 8009c2e:	7bbb      	ldrb	r3, [r7, #14]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7ff fc25 	bl	8009480 <buildJoinRequest>
                LMIC.osjob.func = FUNC_ADDR(jreqDone);
 8009c36:	4b32      	ldr	r3, [pc, #200]	; (8009d00 <engineUpdate+0x2d8>)
 8009c38:	4a3d      	ldr	r2, [pc, #244]	; (8009d30 <engineUpdate+0x308>)
 8009c3a:	61da      	str	r2, [r3, #28]
 8009c3c:	e01d      	b.n	8009c7a <engineUpdate+0x252>
            } else
#endif // !LMIC_DISABLE_JOIN
            {
                if( LMIC.seqnoDn >= 0xFFFFFF80 ) {
 8009c3e:	4b30      	ldr	r3, [pc, #192]	; (8009d00 <engineUpdate+0x2d8>)
 8009c40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8009c44:	f113 0f81 	cmn.w	r3, #129	; 0x81
 8009c48:	d907      	bls.n	8009c5a <engineUpdate+0x232>
                                        e_.eui    = MAIN::CDEV->getEui(),
                                        e_.info   = LMIC.seqnoDn,
                                        e_.info2  = 0));
                    // Device has to react! NWK will not roll over and just stop sending.
                    // Thus, we have N frames to detect a possible lock up.
                  reset:
 8009c4a:	bf00      	nop
 8009c4c:	e000      	b.n	8009c50 <engineUpdate+0x228>
                    EV(specCond, ERR, (e_.reason = EV::specCond_t::UPSEQNO_ROLL_OVER,
                                       e_.eui    = MAIN::CDEV->getEui(),
                                       e_.info2  = LMIC.seqnoUp));
                    // Do not run RESET event callback from here!
                    // App code might do some stuff after send unaware of RESET.
                    goto reset;
 8009c4e:	bf00      	nop
                    os_setCallback(&LMIC.osjob, FUNC_ADDR(runReset));
 8009c50:	4938      	ldr	r1, [pc, #224]	; (8009d34 <engineUpdate+0x30c>)
 8009c52:	4839      	ldr	r0, [pc, #228]	; (8009d38 <engineUpdate+0x310>)
 8009c54:	f000 fa6c 	bl	800a130 <os_setCallback>
                    return;
 8009c58:	e0d1      	b.n	8009dfe <engineUpdate+0x3d6>
                if( (LMIC.txCnt==0 && LMIC.seqnoUp == 0xFFFFFFFF) ) {
 8009c5a:	4b29      	ldr	r3, [pc, #164]	; (8009d00 <engineUpdate+0x2d8>)
 8009c5c:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d105      	bne.n	8009c70 <engineUpdate+0x248>
 8009c64:	4b26      	ldr	r3, [pc, #152]	; (8009d00 <engineUpdate+0x2d8>)
 8009c66:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c6e:	d0ee      	beq.n	8009c4e <engineUpdate+0x226>
                }
                buildDataFrame();
 8009c70:	f7ff f978 	bl	8008f64 <buildDataFrame>
                LMIC.osjob.func = FUNC_ADDR(updataDone);
 8009c74:	4b22      	ldr	r3, [pc, #136]	; (8009d00 <engineUpdate+0x2d8>)
 8009c76:	4a31      	ldr	r2, [pc, #196]	; (8009d3c <engineUpdate+0x314>)
 8009c78:	61da      	str	r2, [r3, #28]
            }
            LMIC.rps    = setCr(updr2rps(txdr), (cr_t)LMIC.errcr);
 8009c7a:	7bfb      	ldrb	r3, [r7, #15]
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f7fd f825 	bl	8006ccc <updr2rps>
 8009c82:	4603      	mov	r3, r0
 8009c84:	461a      	mov	r2, r3
 8009c86:	4b1e      	ldr	r3, [pc, #120]	; (8009d00 <engineUpdate+0x2d8>)
 8009c88:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	f7fc ffb6 	bl	8006c00 <setCr>
 8009c94:	4603      	mov	r3, r0
 8009c96:	461a      	mov	r2, r3
 8009c98:	4b19      	ldr	r3, [pc, #100]	; (8009d00 <engineUpdate+0x2d8>)
 8009c9a:	81da      	strh	r2, [r3, #14]
            LMIC.dndr   = txdr;  // carry TX datarate (can be != LMIC.datarate) over to txDone/setupRx1
 8009c9c:	4a18      	ldr	r2, [pc, #96]	; (8009d00 <engineUpdate+0x2d8>)
 8009c9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ca0:	7453      	strb	r3, [r2, #17]
            LMIC.opmode = (LMIC.opmode & ~(OP_POLL|OP_RNDTX)) | OP_TXRXPEND | OP_NEXTCHNL;
 8009ca2:	4b17      	ldr	r3, [pc, #92]	; (8009d00 <engineUpdate+0x2d8>)
 8009ca4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ca8:	b21b      	sxth	r3, r3
 8009caa:	f423 6319 	bic.w	r3, r3, #2448	; 0x990
 8009cae:	b21b      	sxth	r3, r3
 8009cb0:	f443 6308 	orr.w	r3, r3, #2176	; 0x880
 8009cb4:	b21b      	sxth	r3, r3
 8009cb6:	b29a      	uxth	r2, r3
 8009cb8:	4b11      	ldr	r3, [pc, #68]	; (8009d00 <engineUpdate+0x2d8>)
 8009cba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
            updateTx(txbeg);
 8009cbe:	6938      	ldr	r0, [r7, #16]
 8009cc0:	f7fd ffac 	bl	8007c1c <updateTx>
            reportEvent(EV_TXSTART);
 8009cc4:	2011      	movs	r0, #17
 8009cc6:	f7fe f939 	bl	8007f3c <reportEvent>
            os_radio(RADIO_TX);
 8009cca:	2001      	movs	r0, #1
 8009ccc:	f001 f984 	bl	800afd8 <os_radio>
            return;
 8009cd0:	e095      	b.n	8009dfe <engineUpdate+0x3d6>
        }
        #if LMIC_DEBUG_LEVEL > 1
            lmic_printf("%lu: Uplink delayed until %lu\n", os_getTime(), txbeg);
 8009cd2:	f000 f9d7 	bl	800a084 <os_getTime>
 8009cd6:	4603      	mov	r3, r0
 8009cd8:	693a      	ldr	r2, [r7, #16]
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4818      	ldr	r0, [pc, #96]	; (8009d40 <engineUpdate+0x318>)
 8009cde:	f001 f9a7 	bl	800b030 <printf>
        #endif
        // Cannot yet TX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8009ce2:	4b07      	ldr	r3, [pc, #28]	; (8009d00 <engineUpdate+0x2d8>)
 8009ce4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ce8:	f003 0302 	and.w	r3, r3, #2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d07a      	beq.n	8009de6 <engineUpdate+0x3be>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
        // Consider RX tasks
        if( txbeg == 0 ) // zero indicates no TX pending
 8009cf0:	693b      	ldr	r3, [r7, #16]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d12e      	bne.n	8009d54 <engineUpdate+0x32c>
            txbeg += 1;  // TX delayed by one tick (insignificant amount of time)
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	613b      	str	r3, [r7, #16]
 8009cfc:	e02a      	b.n	8009d54 <engineUpdate+0x32c>
 8009cfe:	bf00      	nop
 8009d00:	2000033c 	.word	0x2000033c
 8009d04:	0800c7d4 	.word	0x0800c7d4
 8009d08:	0800c75c 	.word	0x0800c75c
 8009d0c:	0800c7f4 	.word	0x0800c7f4
 8009d10:	0800c810 	.word	0x0800c810
 8009d14:	0800c82c 	.word	0x0800c82c
 8009d18:	0800c860 	.word	0x0800c860
 8009d1c:	0800c898 	.word	0x0800c898
 8009d20:	00046500 	.word	0x00046500
 8009d24:	0002ee00 	.word	0x0002ee00
 8009d28:	0800c8cc 	.word	0x0800c8cc
 8009d2c:	0800c8f0 	.word	0x0800c8f0
 8009d30:	08008e3d 	.word	0x08008e3d
 8009d34:	08007f5b 	.word	0x08007f5b
 8009d38:	20000350 	.word	0x20000350
 8009d3c:	08008f35 	.word	0x08008f35
 8009d40:	0800c908 	.word	0x0800c908
    } else {
        // No TX pending - no scheduled RX
        if( (LMIC.opmode & OP_TRACK) == 0 )
 8009d44:	4b2f      	ldr	r3, [pc, #188]	; (8009e04 <engineUpdate+0x3dc>)
 8009d46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009d4a:	f003 0302 	and.w	r3, r3, #2
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d054      	beq.n	8009dfc <engineUpdate+0x3d4>
            return;
    }

#if !defined(LMIC_DISABLE_BEACONS)
    // Are we pingable?
  checkrx:
 8009d52:	bf00      	nop
#if !defined(LMIC_DISABLE_PING)
    if( (LMIC.opmode & OP_PINGINI) != 0 ) {
 8009d54:	4b2b      	ldr	r3, [pc, #172]	; (8009e04 <engineUpdate+0x3dc>)
 8009d56:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009d5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d02e      	beq.n	8009dc0 <engineUpdate+0x398>
        // One more RX slot in this beacon period?
        if( rxschedNext(&LMIC.ping, now+RX_RAMPUP) ) {
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	3340      	adds	r3, #64	; 0x40
 8009d66:	4619      	mov	r1, r3
 8009d68:	4827      	ldr	r0, [pc, #156]	; (8009e08 <engineUpdate+0x3e0>)
 8009d6a:	f7fd fcb1 	bl	80076d0 <rxschedNext>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d025      	beq.n	8009dc0 <engineUpdate+0x398>
            if( txbeg != 0  &&  (txbeg - LMIC.ping.rxtime) < 0 )
                goto txdelay;
            LMIC.rxsyms  = LMIC.ping.rxsyms;
 8009d74:	4b23      	ldr	r3, [pc, #140]	; (8009e04 <engineUpdate+0x3dc>)
 8009d76:	f893 20d3 	ldrb.w	r2, [r3, #211]	; 0xd3
 8009d7a:	4b22      	ldr	r3, [pc, #136]	; (8009e04 <engineUpdate+0x3dc>)
 8009d7c:	741a      	strb	r2, [r3, #16]
            LMIC.rxtime  = LMIC.ping.rxtime;
 8009d7e:	4b21      	ldr	r3, [pc, #132]	; (8009e04 <engineUpdate+0x3dc>)
 8009d80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009d84:	4a1f      	ldr	r2, [pc, #124]	; (8009e04 <engineUpdate+0x3dc>)
 8009d86:	6053      	str	r3, [r2, #4]
            LMIC.freq    = LMIC.ping.freq;
 8009d88:	4b1e      	ldr	r3, [pc, #120]	; (8009e04 <engineUpdate+0x3dc>)
 8009d8a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8009d8e:	4a1d      	ldr	r2, [pc, #116]	; (8009e04 <engineUpdate+0x3dc>)
 8009d90:	6093      	str	r3, [r2, #8]
            LMIC.rps     = dndr2rps(LMIC.ping.dr);
 8009d92:	4b1c      	ldr	r3, [pc, #112]	; (8009e04 <engineUpdate+0x3dc>)
 8009d94:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fc ffab 	bl	8006cf4 <dndr2rps>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	461a      	mov	r2, r3
 8009da2:	4b18      	ldr	r3, [pc, #96]	; (8009e04 <engineUpdate+0x3dc>)
 8009da4:	81da      	strh	r2, [r3, #14]
            LMIC.dataLen = 0;
 8009da6:	4b17      	ldr	r3, [pc, #92]	; (8009e04 <engineUpdate+0x3dc>)
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
            ASSERT(LMIC.rxtime - now+RX_RAMPUP >= 0 );
            os_setTimedCallback(&LMIC.osjob, LMIC.rxtime - RX_RAMPUP, FUNC_ADDR(startRxPing));
 8009dae:	4b15      	ldr	r3, [pc, #84]	; (8009e04 <engineUpdate+0x3dc>)
 8009db0:	685b      	ldr	r3, [r3, #4]
 8009db2:	3b40      	subs	r3, #64	; 0x40
 8009db4:	4a15      	ldr	r2, [pc, #84]	; (8009e0c <engineUpdate+0x3e4>)
 8009db6:	4619      	mov	r1, r3
 8009db8:	4815      	ldr	r0, [pc, #84]	; (8009e10 <engineUpdate+0x3e8>)
 8009dba:	f000 f9e9 	bl	800a190 <os_setTimedCallback>
            return;
 8009dbe:	e01e      	b.n	8009dfe <engineUpdate+0x3d6>
#endif // !LMIC_DISABLE_PING

    if( txbeg != 0  &&  (txbeg - rxtime) < 0 )
        goto txdelay;

    setBcnRxParams();
 8009dc0:	f7fd fffe 	bl	8007dc0 <setBcnRxParams>
    LMIC.rxsyms = LMIC.bcnRxsyms;
 8009dc4:	4b0f      	ldr	r3, [pc, #60]	; (8009e04 <engineUpdate+0x3dc>)
 8009dc6:	f893 2125 	ldrb.w	r2, [r3, #293]	; 0x125
 8009dca:	4b0e      	ldr	r3, [pc, #56]	; (8009e04 <engineUpdate+0x3dc>)
 8009dcc:	741a      	strb	r2, [r3, #16]
    LMIC.rxtime = LMIC.bcnRxtime;
 8009dce:	4b0d      	ldr	r3, [pc, #52]	; (8009e04 <engineUpdate+0x3dc>)
 8009dd0:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8009dd4:	4a0b      	ldr	r2, [pc, #44]	; (8009e04 <engineUpdate+0x3dc>)
 8009dd6:	6053      	str	r3, [r2, #4]
    if( now - rxtime >= 0 ) {
        LMIC.osjob.func = FUNC_ADDR(processBeacon);
 8009dd8:	4b0a      	ldr	r3, [pc, #40]	; (8009e04 <engineUpdate+0x3dc>)
 8009dda:	4a0e      	ldr	r2, [pc, #56]	; (8009e14 <engineUpdate+0x3ec>)
 8009ddc:	61da      	str	r2, [r3, #28]
        os_radio(RADIO_RX);
 8009dde:	2002      	movs	r0, #2
 8009de0:	f001 f8fa 	bl	800afd8 <os_radio>
        return;
 8009de4:	e00b      	b.n	8009dfe <engineUpdate+0x3d6>
            goto txdelay; // We don't track the beacon - nothing else to do - so wait for the time to TX
 8009de6:	bf00      	nop
  txdelay:
    EV(devCond, INFO, (e_.reason = EV::devCond_t::TX_DELAY,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = osticks2ms(txbeg-now),
                       e_.info2  = LMIC.seqnoUp-1));
    os_setTimedCallback(&LMIC.osjob, txbeg-TX_RAMPUP, FUNC_ADDR(runEngineUpdate));
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	3b40      	subs	r3, #64	; 0x40
 8009dec:	4a0a      	ldr	r2, [pc, #40]	; (8009e18 <engineUpdate+0x3f0>)
 8009dee:	4619      	mov	r1, r3
 8009df0:	4807      	ldr	r0, [pc, #28]	; (8009e10 <engineUpdate+0x3e8>)
 8009df2:	f000 f9cd 	bl	800a190 <os_setTimedCallback>
 8009df6:	e002      	b.n	8009dfe <engineUpdate+0x3d6>
        return;
 8009df8:	bf00      	nop
 8009dfa:	e000      	b.n	8009dfe <engineUpdate+0x3d6>
            return;
 8009dfc:	bf00      	nop
}
 8009dfe:	3718      	adds	r7, #24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}
 8009e04:	2000033c 	.word	0x2000033c
 8009e08:	2000040c 	.word	0x2000040c
 8009e0c:	08009a05 	.word	0x08009a05
 8009e10:	20000350 	.word	0x20000350
 8009e14:	080097cd 	.word	0x080097cd
 8009e18:	08007f29 	.word	0x08007f29

08009e1c <LMIC_setDrTxpow>:
    LMIC.adrEnabled = enabled ? FCT_ADREN : 0;
}


//  Should we have/need an ext. API like this?
void LMIC_setDrTxpow (dr_t dr, int8_t txpow) {
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	b082      	sub	sp, #8
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	4603      	mov	r3, r0
 8009e24:	460a      	mov	r2, r1
 8009e26:	71fb      	strb	r3, [r7, #7]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	71bb      	strb	r3, [r7, #6]
    setDrTxpow(DRCHG_SET, dr, txpow);
 8009e2c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8009e30:	79fb      	ldrb	r3, [r7, #7]
 8009e32:	4619      	mov	r1, r3
 8009e34:	2000      	movs	r0, #0
 8009e36:	f7fd fd19 	bl	800786c <setDrTxpow>
}
 8009e3a:	bf00      	nop
 8009e3c:	3708      	adds	r7, #8
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
	...

08009e44 <LMIC_reset>:
    os_radio(RADIO_RST);
    LMIC.opmode |= OP_SHUTDOWN;
}


void LMIC_reset (void) {
 8009e44:	b598      	push	{r3, r4, r7, lr}
 8009e46:	af00      	add	r7, sp, #0
    EV(devCond, INFO, (e_.reason = EV::devCond_t::LMIC_EV,
                       e_.eui    = MAIN::CDEV->getEui(),
                       e_.info   = EV_RESET));
    os_radio(RADIO_RST);
 8009e48:	2000      	movs	r0, #0
 8009e4a:	f001 f8c5 	bl	800afd8 <os_radio>
    os_clearCallback(&LMIC.osjob);
 8009e4e:	4822      	ldr	r0, [pc, #136]	; (8009ed8 <LMIC_reset+0x94>)
 8009e50:	f000 f93e 	bl	800a0d0 <os_clearCallback>

    os_clearMem((uint8_t*)&LMIC,SIZEOFEXPR(LMIC));
 8009e54:	f44f 72a4 	mov.w	r2, #328	; 0x148
 8009e58:	2100      	movs	r1, #0
 8009e5a:	4820      	ldr	r0, [pc, #128]	; (8009edc <LMIC_reset+0x98>)
 8009e5c:	f001 fdbe 	bl	800b9dc <memset>
    LMIC.devaddr      =  0;
 8009e60:	4b1e      	ldr	r3, [pc, #120]	; (8009edc <LMIC_reset+0x98>)
 8009e62:	2200      	movs	r2, #0
 8009e64:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    LMIC.devNonce     =  os_getRndU2();
 8009e68:	f000 ffa2 	bl	800adb0 <radio_rand1>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	021b      	lsls	r3, r3, #8
 8009e70:	b21c      	sxth	r4, r3
 8009e72:	f000 ff9d 	bl	800adb0 <radio_rand1>
 8009e76:	4603      	mov	r3, r0
 8009e78:	b21b      	sxth	r3, r3
 8009e7a:	4323      	orrs	r3, r4
 8009e7c:	b21b      	sxth	r3, r3
 8009e7e:	b29a      	uxth	r2, r3
 8009e80:	4b16      	ldr	r3, [pc, #88]	; (8009edc <LMIC_reset+0x98>)
 8009e82:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
    LMIC.opmode       =  OP_NONE;
 8009e86:	4b15      	ldr	r3, [pc, #84]	; (8009edc <LMIC_reset+0x98>)
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    LMIC.errcr        =  CR_4_5;
 8009e8e:	4b13      	ldr	r3, [pc, #76]	; (8009edc <LMIC_reset+0x98>)
 8009e90:	2200      	movs	r2, #0
 8009e92:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
    LMIC.adrEnabled   =  FCT_ADREN;
 8009e96:	4b11      	ldr	r3, [pc, #68]	; (8009edc <LMIC_reset+0x98>)
 8009e98:	2280      	movs	r2, #128	; 0x80
 8009e9a:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
    LMIC.dn2Dr        =  DR_DNW2;   // we need this for 2nd DN window of join accept
 8009e9e:	4b0f      	ldr	r3, [pc, #60]	; (8009edc <LMIC_reset+0x98>)
 8009ea0:	2208      	movs	r2, #8
 8009ea2:	f883 20c7 	strb.w	r2, [r3, #199]	; 0xc7
    LMIC.dn2Freq      =  FREQ_DNW2; // ditto
 8009ea6:	4b0d      	ldr	r3, [pc, #52]	; (8009edc <LMIC_reset+0x98>)
 8009ea8:	4a0d      	ldr	r2, [pc, #52]	; (8009ee0 <LMIC_reset+0x9c>)
 8009eaa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    LMIC.rxDelay      =  DELAY_DNW1;
 8009eae:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <LMIC_reset+0x98>)
 8009eb0:	2201      	movs	r2, #1
 8009eb2:	f883 20bf 	strb.w	r2, [r3, #191]	; 0xbf
#if !defined(LMIC_DISABLE_PING)
    LMIC.ping.freq    =  FREQ_PING; // defaults for ping
 8009eb6:	4b09      	ldr	r3, [pc, #36]	; (8009edc <LMIC_reset+0x98>)
 8009eb8:	4a09      	ldr	r2, [pc, #36]	; (8009ee0 <LMIC_reset+0x9c>)
 8009eba:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    LMIC.ping.dr      =  DR_PING;   // ditto
 8009ebe:	4b07      	ldr	r3, [pc, #28]	; (8009edc <LMIC_reset+0x98>)
 8009ec0:	220a      	movs	r2, #10
 8009ec2:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
    LMIC.ping.intvExp =  0xFF;
 8009ec6:	4b05      	ldr	r3, [pc, #20]	; (8009edc <LMIC_reset+0x98>)
 8009ec8:	22ff      	movs	r2, #255	; 0xff
 8009eca:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
#endif // !LMIC_DISABLE_PING
#if defined(LMIC_US915)
    initDefaultChannels();
 8009ece:	f7fd fcfb 	bl	80078c8 <initDefaultChannels>
#if !defined(LMIC_DISABLE_PING)
    DO_DEVDB(LMIC.ping.freq,    pingFreq);
    DO_DEVDB(LMIC.ping.dr,      pingDr);
    DO_DEVDB(LMIC.ping.intvExp, pingIntvExp);
#endif // !LMIC_DISABLE_PING
}
 8009ed2:	bf00      	nop
 8009ed4:	bd98      	pop	{r3, r4, r7, pc}
 8009ed6:	bf00      	nop
 8009ed8:	20000350 	.word	0x20000350
 8009edc:	2000033c 	.word	0x2000033c
 8009ee0:	370870a0 	.word	0x370870a0

08009ee4 <LMIC_init>:


void LMIC_init (void) {
 8009ee4:	b480      	push	{r7}
 8009ee6:	af00      	add	r7, sp, #0
    LMIC.opmode = OP_SHUTDOWN;
 8009ee8:	4b04      	ldr	r3, [pc, #16]	; (8009efc <LMIC_init+0x18>)
 8009eea:	2240      	movs	r2, #64	; 0x40
 8009eec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 8009ef0:	bf00      	nop
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr
 8009efa:	bf00      	nop
 8009efc:	2000033c 	.word	0x2000033c

08009f00 <LMIC_setTxData>:
    os_radio(RADIO_RST);
    engineUpdate();
}


void LMIC_setTxData (void) {
 8009f00:	b580      	push	{r7, lr}
 8009f02:	af00      	add	r7, sp, #0
    LMIC.opmode |= OP_TXDATA;
 8009f04:	4b0b      	ldr	r3, [pc, #44]	; (8009f34 <LMIC_setTxData+0x34>)
 8009f06:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009f0a:	f043 0308 	orr.w	r3, r3, #8
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	4b08      	ldr	r3, [pc, #32]	; (8009f34 <LMIC_setTxData+0x34>)
 8009f12:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if( (LMIC.opmode & OP_JOINING) == 0 )
 8009f16:	4b07      	ldr	r3, [pc, #28]	; (8009f34 <LMIC_setTxData+0x34>)
 8009f18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009f1c:	f003 0304 	and.w	r3, r3, #4
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d103      	bne.n	8009f2c <LMIC_setTxData+0x2c>
        LMIC.txCnt = 0;             // cancel any ongoing TX/RX retries
 8009f24:	4b03      	ldr	r3, [pc, #12]	; (8009f34 <LMIC_setTxData+0x34>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
    engineUpdate();
 8009f2c:	f7ff fd7c 	bl	8009a28 <engineUpdate>
}
 8009f30:	bf00      	nop
 8009f32:	bd80      	pop	{r7, pc}
 8009f34:	2000033c 	.word	0x2000033c

08009f38 <LMIC_setTxData2>:


//
int LMIC_setTxData2 (uint8_t port, uint8_t *data, uint8_t dlen, uint8_t confirmed) {
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6039      	str	r1, [r7, #0]
 8009f40:	4611      	mov	r1, r2
 8009f42:	461a      	mov	r2, r3
 8009f44:	4603      	mov	r3, r0
 8009f46:	71fb      	strb	r3, [r7, #7]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	71bb      	strb	r3, [r7, #6]
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	717b      	strb	r3, [r7, #5]
    if( dlen > SIZEOFEXPR(LMIC.pendTxData) )
 8009f50:	79bb      	ldrb	r3, [r7, #6]
 8009f52:	2b34      	cmp	r3, #52	; 0x34
 8009f54:	d902      	bls.n	8009f5c <LMIC_setTxData2+0x24>
        return -2;
 8009f56:	f06f 0301 	mvn.w	r3, #1
 8009f5a:	e017      	b.n	8009f8c <LMIC_setTxData2+0x54>
    if( data != (uint8_t*)0)
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d005      	beq.n	8009f6e <LMIC_setTxData2+0x36>
        os_copyMem(LMIC.pendTxData, data, dlen);
 8009f62:	79bb      	ldrb	r3, [r7, #6]
 8009f64:	461a      	mov	r2, r3
 8009f66:	6839      	ldr	r1, [r7, #0]
 8009f68:	480a      	ldr	r0, [pc, #40]	; (8009f94 <LMIC_setTxData2+0x5c>)
 8009f6a:	f001 fdb2 	bl	800bad2 <memcpy>
    LMIC.pendTxConf = confirmed;
 8009f6e:	4a0a      	ldr	r2, [pc, #40]	; (8009f98 <LMIC_setTxData2+0x60>)
 8009f70:	797b      	ldrb	r3, [r7, #5]
 8009f72:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
    LMIC.pendTxPort = port;
 8009f76:	4a08      	ldr	r2, [pc, #32]	; (8009f98 <LMIC_setTxData2+0x60>)
 8009f78:	79fb      	ldrb	r3, [r7, #7]
 8009f7a:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
    LMIC.pendTxLen  = dlen;
 8009f7e:	4a06      	ldr	r2, [pc, #24]	; (8009f98 <LMIC_setTxData2+0x60>)
 8009f80:	79bb      	ldrb	r3, [r7, #6]
 8009f82:	f882 3056 	strb.w	r3, [r2, #86]	; 0x56
    LMIC_setTxData();
 8009f86:	f7ff ffbb 	bl	8009f00 <LMIC_setTxData>
    return 0;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3708      	adds	r7, #8
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	20000393 	.word	0x20000393
 8009f98:	2000033c 	.word	0x2000033c

08009f9c <LMIC_setSession>:
//!    to ensure that different devices use different numbers with high probability.
//! \param nwkKey  the 16 byte network session key used for message integrity.
//!     If NULL the caller has copied the key into `LMIC.nwkKey` before.
//! \param artKey  the 16 byte application router session key used for message confidentiality.
//!     If NULL the caller has copied the key into `LMIC.artKey` before.
void LMIC_setSession (uint32_t netid, devaddr_t devaddr, uint8_t *nwkKey, uint8_t *artKey) {
 8009f9c:	b590      	push	{r4, r7, lr}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	607a      	str	r2, [r7, #4]
 8009fa8:	603b      	str	r3, [r7, #0]
    LMIC.netid = netid;
 8009faa:	4a1e      	ldr	r2, [pc, #120]	; (800a024 <LMIC_setSession+0x88>)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6413      	str	r3, [r2, #64]	; 0x40
    LMIC.devaddr = devaddr;
 8009fb0:	4a1c      	ldr	r2, [pc, #112]	; (800a024 <LMIC_setSession+0x88>)
 8009fb2:	68bb      	ldr	r3, [r7, #8]
 8009fb4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
    if( nwkKey != (uint8_t*)0)
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d00a      	beq.n	8009fd4 <LMIC_setSession+0x38>
        os_copyMem(LMIC.nwkKey, nwkKey, 16);
 8009fbe:	4b19      	ldr	r3, [pc, #100]	; (800a024 <LMIC_setSession+0x88>)
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	338e      	adds	r3, #142	; 0x8e
 8009fc4:	6814      	ldr	r4, [r2, #0]
 8009fc6:	6850      	ldr	r0, [r2, #4]
 8009fc8:	6891      	ldr	r1, [r2, #8]
 8009fca:	68d2      	ldr	r2, [r2, #12]
 8009fcc:	601c      	str	r4, [r3, #0]
 8009fce:	6058      	str	r0, [r3, #4]
 8009fd0:	6099      	str	r1, [r3, #8]
 8009fd2:	60da      	str	r2, [r3, #12]
    if( artKey != (uint8_t*)0)
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d00a      	beq.n	8009ff0 <LMIC_setSession+0x54>
        os_copyMem(LMIC.artKey, artKey, 16);
 8009fda:	4b12      	ldr	r3, [pc, #72]	; (800a024 <LMIC_setSession+0x88>)
 8009fdc:	683a      	ldr	r2, [r7, #0]
 8009fde:	339e      	adds	r3, #158	; 0x9e
 8009fe0:	6814      	ldr	r4, [r2, #0]
 8009fe2:	6850      	ldr	r0, [r2, #4]
 8009fe4:	6891      	ldr	r1, [r2, #8]
 8009fe6:	68d2      	ldr	r2, [r2, #12]
 8009fe8:	601c      	str	r4, [r3, #0]
 8009fea:	6058      	str	r0, [r3, #4]
 8009fec:	6099      	str	r1, [r3, #8]
 8009fee:	60da      	str	r2, [r3, #12]

#if defined(LMIC_EU686)
    initDefaultChannels(0);
#endif

    LMIC.opmode &= ~(OP_JOINING|OP_TRACK|OP_REJOIN|OP_TXRXPEND|OP_PINGINI);
 8009ff0:	4b0c      	ldr	r3, [pc, #48]	; (800a024 <LMIC_setSession+0x88>)
 8009ff2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009ff6:	f423 7329 	bic.w	r3, r3, #676	; 0x2a4
 8009ffa:	f023 0302 	bic.w	r3, r3, #2
 8009ffe:	b29a      	uxth	r2, r3
 800a000:	4b08      	ldr	r3, [pc, #32]	; (800a024 <LMIC_setSession+0x88>)
 800a002:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    LMIC.opmode |= OP_NEXTCHNL;
 800a006:	4b07      	ldr	r3, [pc, #28]	; (800a024 <LMIC_setSession+0x88>)
 800a008:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a00c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a010:	b29a      	uxth	r2, r3
 800a012:	4b04      	ldr	r3, [pc, #16]	; (800a024 <LMIC_setSession+0x88>)
 800a014:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    stateJustJoined();
 800a018:	f7fd ffae 	bl	8007f78 <stateJustJoined>
    DO_DEVDB(LMIC.devaddr, devaddr);
    DO_DEVDB(LMIC.nwkKey,  nwkkey);
    DO_DEVDB(LMIC.artKey,  artkey);
    DO_DEVDB(LMIC.seqnoUp, seqnoUp);
    DO_DEVDB(LMIC.seqnoDn, seqnoDn);
}
 800a01c:	bf00      	nop
 800a01e:	3714      	adds	r7, #20
 800a020:	46bd      	mov	sp, r7
 800a022:	bd90      	pop	{r4, r7, pc}
 800a024:	2000033c 	.word	0x2000033c

0800a028 <LMIC_setLinkCheckMode>:
// connectivity with a span of UP frames. If this no such prove is coming
// then the datarate is lowered and a LINK_DEAD event is generated.
// This mode can be disabled and no connectivity prove (ADRACKREQ) is requested
// nor is the datarate changed.
// This must be called only if a session is established (e.g. after EV_JOINED)
void LMIC_setLinkCheckMode (bool enabled) {
 800a028:	b480      	push	{r7}
 800a02a:	b083      	sub	sp, #12
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	4603      	mov	r3, r0
 800a030:	71fb      	strb	r3, [r7, #7]
    LMIC.adrChanged = 0;
 800a032:	4b0a      	ldr	r3, [pc, #40]	; (800a05c <LMIC_setLinkCheckMode+0x34>)
 800a034:	2200      	movs	r2, #0
 800a036:	f883 20be 	strb.w	r2, [r3, #190]	; 0xbe
    LMIC.adrAckReq = enabled ? LINK_CHECK_INIT : LINK_CHECK_OFF;
 800a03a:	79fb      	ldrb	r3, [r7, #7]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d002      	beq.n	800a046 <LMIC_setLinkCheckMode+0x1e>
 800a040:	f06f 020b 	mvn.w	r2, #11
 800a044:	e001      	b.n	800a04a <LMIC_setLinkCheckMode+0x22>
 800a046:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800a04a:	4b04      	ldr	r3, [pc, #16]	; (800a05c <LMIC_setLinkCheckMode+0x34>)
 800a04c:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr
 800a05c:	2000033c 	.word	0x2000033c

0800a060 <os_init>:
static struct {
    osjob_t* scheduledjobs;
    osjob_t* runnablejobs;
} OS;

void os_init () {
 800a060:	b580      	push	{r7, lr}
 800a062:	af00      	add	r7, sp, #0
    memset(&OS, 0x00, sizeof(OS));
 800a064:	2208      	movs	r2, #8
 800a066:	2100      	movs	r1, #0
 800a068:	4805      	ldr	r0, [pc, #20]	; (800a080 <os_init+0x20>)
 800a06a:	f001 fcb7 	bl	800b9dc <memset>
    hal_init();
 800a06e:	f001 fa61 	bl	800b534 <hal_init>
    radio_init();
 800a072:	f000 fde1 	bl	800ac38 <radio_init>
    LMIC_init();
 800a076:	f7ff ff35 	bl	8009ee4 <LMIC_init>
}
 800a07a:	bf00      	nop
 800a07c:	bd80      	pop	{r7, pc}
 800a07e:	bf00      	nop
 800a080:	20000484 	.word	0x20000484

0800a084 <os_getTime>:

ostime_t os_getTime () {
 800a084:	b580      	push	{r7, lr}
 800a086:	af00      	add	r7, sp, #0
    return hal_ticks();
 800a088:	f001 f968 	bl	800b35c <hal_ticks>
 800a08c:	4603      	mov	r3, r0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	bd80      	pop	{r7, pc}

0800a092 <unlinkjob>:

// unlink job from queue, return if removed
static int unlinkjob (osjob_t** pnext, osjob_t* job) {
 800a092:	b480      	push	{r7}
 800a094:	b083      	sub	sp, #12
 800a096:	af00      	add	r7, sp, #0
 800a098:	6078      	str	r0, [r7, #4]
 800a09a:	6039      	str	r1, [r7, #0]
    for( ; *pnext; pnext = &((*pnext)->next)) {
 800a09c:	e00d      	b.n	800a0ba <unlinkjob+0x28>
        if(*pnext == job) { // unlink
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	429a      	cmp	r2, r3
 800a0a6:	d105      	bne.n	800a0b4 <unlinkjob+0x22>
            *pnext = job->next;
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	601a      	str	r2, [r3, #0]
            return 1;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	e007      	b.n	800a0c4 <unlinkjob+0x32>
    for( ; *pnext; pnext = &((*pnext)->next)) {
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	607b      	str	r3, [r7, #4]
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d1ed      	bne.n	800a09e <unlinkjob+0xc>
        }
    }
    return 0;
 800a0c2:	2300      	movs	r3, #0
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <os_clearCallback>:

// clear scheduled job
void os_clearCallback (osjob_t* job) {
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b084      	sub	sp, #16
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	6078      	str	r0, [r7, #4]
    hal_disableIRQs();
 800a0d8:	f001 f9fe 	bl	800b4d8 <hal_disableIRQs>
    uint8_t res = unlinkjob(&OS.scheduledjobs, job) || unlinkjob(&OS.runnablejobs, job);
 800a0dc:	6879      	ldr	r1, [r7, #4]
 800a0de:	4811      	ldr	r0, [pc, #68]	; (800a124 <os_clearCallback+0x54>)
 800a0e0:	f7ff ffd7 	bl	800a092 <unlinkjob>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d106      	bne.n	800a0f8 <os_clearCallback+0x28>
 800a0ea:	6879      	ldr	r1, [r7, #4]
 800a0ec:	480e      	ldr	r0, [pc, #56]	; (800a128 <os_clearCallback+0x58>)
 800a0ee:	f7ff ffd0 	bl	800a092 <unlinkjob>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d001      	beq.n	800a0fc <os_clearCallback+0x2c>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e000      	b.n	800a0fe <os_clearCallback+0x2e>
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	73fb      	strb	r3, [r7, #15]
    hal_enableIRQs();
 800a100:	f001 f9fa 	bl	800b4f8 <hal_enableIRQs>
    #if LMIC_DEBUG_LEVEL > 1
        if (res)
 800a104:	7bfb      	ldrb	r3, [r7, #15]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d007      	beq.n	800a11a <os_clearCallback+0x4a>
            lmic_printf("%lu: Cleared job %p\n", os_getTime(), job);
 800a10a:	f7ff ffbb 	bl	800a084 <os_getTime>
 800a10e:	4603      	mov	r3, r0
 800a110:	687a      	ldr	r2, [r7, #4]
 800a112:	4619      	mov	r1, r3
 800a114:	4805      	ldr	r0, [pc, #20]	; (800a12c <os_clearCallback+0x5c>)
 800a116:	f000 ff8b 	bl	800b030 <printf>
    #else
        (void)res; // Prevent unused variable warning
    #endif
}
 800a11a:	bf00      	nop
 800a11c:	3710      	adds	r7, #16
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	20000484 	.word	0x20000484
 800a128:	20000488 	.word	0x20000488
 800a12c:	0800c928 	.word	0x0800c928

0800a130 <os_setCallback>:

// schedule immediately runnable job
void os_setCallback (osjob_t* job, osjobcb_t cb) {
 800a130:	b580      	push	{r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
    osjob_t** pnext;
    hal_disableIRQs();
 800a13a:	f001 f9cd 	bl	800b4d8 <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.runnablejobs, job);
 800a13e:	6879      	ldr	r1, [r7, #4]
 800a140:	4811      	ldr	r0, [pc, #68]	; (800a188 <os_setCallback+0x58>)
 800a142:	f7ff ffa6 	bl	800a092 <unlinkjob>
    // fill-in job
    job->func = cb;
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	683a      	ldr	r2, [r7, #0]
 800a14a:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	601a      	str	r2, [r3, #0]
    // add to end of run queue
    for(pnext=&OS.runnablejobs; *pnext; pnext=&((*pnext)->next));
 800a152:	4b0d      	ldr	r3, [pc, #52]	; (800a188 <os_setCallback+0x58>)
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	e002      	b.n	800a15e <os_setCallback+0x2e>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	60fb      	str	r3, [r7, #12]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1f8      	bne.n	800a158 <os_setCallback+0x28>
    *pnext = job;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 800a16c:	f001 f9c4 	bl	800b4f8 <hal_enableIRQs>
    #if LMIC_DEBUG_LEVEL > 1
        lmic_printf("%lu: Scheduled job %p, cb %p ASAP\n", os_getTime(), job, cb);
 800a170:	f7ff ff88 	bl	800a084 <os_getTime>
 800a174:	4601      	mov	r1, r0
 800a176:	683b      	ldr	r3, [r7, #0]
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	4804      	ldr	r0, [pc, #16]	; (800a18c <os_setCallback+0x5c>)
 800a17c:	f000 ff58 	bl	800b030 <printf>
    #endif
}
 800a180:	bf00      	nop
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}
 800a188:	20000488 	.word	0x20000488
 800a18c:	0800c940 	.word	0x0800c940

0800a190 <os_setTimedCallback>:

// schedule timed job
void os_setTimedCallback (osjob_t* job, ostime_t time, osjobcb_t cb) {
 800a190:	b580      	push	{r7, lr}
 800a192:	b088      	sub	sp, #32
 800a194:	af02      	add	r7, sp, #8
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
    osjob_t** pnext;
    hal_disableIRQs();
 800a19c:	f001 f99c 	bl	800b4d8 <hal_disableIRQs>
    // remove if job was already queued
    unlinkjob(&OS.scheduledjobs, job);
 800a1a0:	68f9      	ldr	r1, [r7, #12]
 800a1a2:	481a      	ldr	r0, [pc, #104]	; (800a20c <os_setTimedCallback+0x7c>)
 800a1a4:	f7ff ff75 	bl	800a092 <unlinkjob>
    // fill-in job
    job->deadline = time;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	68ba      	ldr	r2, [r7, #8]
 800a1ac:	605a      	str	r2, [r3, #4]
    job->func = cb;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	687a      	ldr	r2, [r7, #4]
 800a1b2:	609a      	str	r2, [r3, #8]
    job->next = NULL;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	601a      	str	r2, [r3, #0]
    // insert into schedule
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 800a1ba:	4b14      	ldr	r3, [pc, #80]	; (800a20c <os_setTimedCallback+0x7c>)
 800a1bc:	617b      	str	r3, [r7, #20]
 800a1be:	e00d      	b.n	800a1dc <os_setTimedCallback+0x4c>
        if((*pnext)->deadline - time > 0) { // (cmp diff, not abs!)
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d004      	beq.n	800a1d6 <os_setTimedCallback+0x46>
            // enqueue before next element and stop
            job->next = *pnext;
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	601a      	str	r2, [r3, #0]
            break;
 800a1d4:	e006      	b.n	800a1e4 <os_setTimedCallback+0x54>
    for(pnext=&OS.scheduledjobs; *pnext; pnext=&((*pnext)->next)) {
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	617b      	str	r3, [r7, #20]
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1ed      	bne.n	800a1c0 <os_setTimedCallback+0x30>
        }
    }
    *pnext = job;
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	601a      	str	r2, [r3, #0]
    hal_enableIRQs();
 800a1ea:	f001 f985 	bl	800b4f8 <hal_enableIRQs>
    #if LMIC_DEBUG_LEVEL > 1
        lmic_printf("%lu: Scheduled job %p, cb %p at %lu\n", os_getTime(), job, cb, time);
 800a1ee:	f7ff ff49 	bl	800a084 <os_getTime>
 800a1f2:	4601      	mov	r1, r0
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	9300      	str	r3, [sp, #0]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	68fa      	ldr	r2, [r7, #12]
 800a1fc:	4804      	ldr	r0, [pc, #16]	; (800a210 <os_setTimedCallback+0x80>)
 800a1fe:	f000 ff17 	bl	800b030 <printf>
    #endif
}
 800a202:	bf00      	nop
 800a204:	3718      	adds	r7, #24
 800a206:	46bd      	mov	sp, r7
 800a208:	bd80      	pop	{r7, pc}
 800a20a:	bf00      	nop
 800a20c:	20000484 	.word	0x20000484
 800a210:	0800c964 	.word	0x0800c964

0800a214 <os_runloop_once>:
    while(1) {
        os_runloop_once();
    }
}

void os_runloop_once() {
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af02      	add	r7, sp, #8
    osjob_t* j = NULL;
 800a21a:	2300      	movs	r3, #0
 800a21c:	607b      	str	r3, [r7, #4]
    ostime_t deadline = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	603b      	str	r3, [r7, #0]
    hal_disableIRQs();
 800a222:	f001 f959 	bl	800b4d8 <hal_disableIRQs>
    // check for runnable jobs
    if(OS.runnablejobs) {
 800a226:	4b1f      	ldr	r3, [pc, #124]	; (800a2a4 <os_runloop_once+0x90>)
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d007      	beq.n	800a23e <os_runloop_once+0x2a>
        j = OS.runnablejobs;
 800a22e:	4b1d      	ldr	r3, [pc, #116]	; (800a2a4 <os_runloop_once+0x90>)
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	607b      	str	r3, [r7, #4]
        OS.runnablejobs = j->next;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a1a      	ldr	r2, [pc, #104]	; (800a2a4 <os_runloop_once+0x90>)
 800a23a:	6053      	str	r3, [r2, #4]
 800a23c:	e019      	b.n	800a272 <os_runloop_once+0x5e>
    } else if(OS.scheduledjobs && hal_checkTimer(OS.scheduledjobs->deadline)) { // check for expired timed jobs
 800a23e:	4b19      	ldr	r3, [pc, #100]	; (800a2a4 <os_runloop_once+0x90>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d013      	beq.n	800a26e <os_runloop_once+0x5a>
 800a246:	4b17      	ldr	r3, [pc, #92]	; (800a2a4 <os_runloop_once+0x90>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	4618      	mov	r0, r3
 800a24e:	f001 f8e3 	bl	800b418 <hal_checkTimer>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d00a      	beq.n	800a26e <os_runloop_once+0x5a>
        j = OS.scheduledjobs;
 800a258:	4b12      	ldr	r3, [pc, #72]	; (800a2a4 <os_runloop_once+0x90>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	607b      	str	r3, [r7, #4]
        deadline = j->deadline;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	603b      	str	r3, [r7, #0]
        OS.scheduledjobs = j->next;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a0e      	ldr	r2, [pc, #56]	; (800a2a4 <os_runloop_once+0x90>)
 800a26a:	6013      	str	r3, [r2, #0]
 800a26c:	e001      	b.n	800a272 <os_runloop_once+0x5e>
    } else { // nothing pending
        hal_sleep(); // wake by irq (timer already restarted)
 800a26e:	f001 f957 	bl	800b520 <hal_sleep>
    }
    hal_enableIRQs();
 800a272:	f001 f941 	bl	800b4f8 <hal_enableIRQs>
    if(j) { // run job callback
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00f      	beq.n	800a29c <os_runloop_once+0x88>
        #if LMIC_DEBUG_LEVEL > 1
            lmic_printf("%lu: Running job %p, cb %p, deadline %lu\n", os_getTime(), j, j->func, deadline);
 800a27c:	f7ff ff02 	bl	800a084 <os_getTime>
 800a280:	4601      	mov	r1, r0
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	689a      	ldr	r2, [r3, #8]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	4613      	mov	r3, r2
 800a28c:	687a      	ldr	r2, [r7, #4]
 800a28e:	4806      	ldr	r0, [pc, #24]	; (800a2a8 <os_runloop_once+0x94>)
 800a290:	f000 fece 	bl	800b030 <printf>
        #else
            (void)deadline; // Prevent unused variable warning
        #endif
        j->func(j);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	4798      	blx	r3
    }
}
 800a29c:	bf00      	nop
 800a29e:	3708      	adds	r7, #8
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}
 800a2a4:	20000484 	.word	0x20000484
 800a2a8:	0800c98c 	.word	0x0800c98c

0800a2ac <writeReg>:
#else
#error Missing LMIC_SX1272/LMIC_SX1276
#endif


static void writeReg (uint8_t addr, uint8_t data ) {
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	460a      	mov	r2, r1
 800a2b6:	71fb      	strb	r3, [r7, #7]
 800a2b8:	4613      	mov	r3, r2
 800a2ba:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 800a2bc:	2000      	movs	r0, #0
 800a2be:	f000 ffd7 	bl	800b270 <hal_pin_nss>
    SPIWrite8bit(addr | 0x80);
 800a2c2:	79fb      	ldrb	r3, [r7, #7]
 800a2c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f001 f816 	bl	800b2fc <SPIWrite8bit>
    SPIWrite8bit(data);
 800a2d0:	79bb      	ldrb	r3, [r7, #6]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f001 f812 	bl	800b2fc <SPIWrite8bit>
    hal_pin_nss(1);
 800a2d8:	2001      	movs	r0, #1
 800a2da:	f000 ffc9 	bl	800b270 <hal_pin_nss>
}
 800a2de:	bf00      	nop
 800a2e0:	3708      	adds	r7, #8
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}

0800a2e6 <readReg>:

static uint8_t readReg (uint8_t addr) {
 800a2e6:	b580      	push	{r7, lr}
 800a2e8:	b084      	sub	sp, #16
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	71fb      	strb	r3, [r7, #7]
    hal_pin_nss(0);
 800a2f0:	2000      	movs	r0, #0
 800a2f2:	f000 ffbd 	bl	800b270 <hal_pin_nss>
    SPIWrite8bit(addr & 0x7F);
 800a2f6:	79fb      	ldrb	r3, [r7, #7]
 800a2f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	4618      	mov	r0, r3
 800a300:	f000 fffc 	bl	800b2fc <SPIWrite8bit>
    uint8_t val = SPIRead8bit(0x00);
 800a304:	2000      	movs	r0, #0
 800a306:	f001 f80d 	bl	800b324 <SPIRead8bit>
 800a30a:	4603      	mov	r3, r0
 800a30c:	73fb      	strb	r3, [r7, #15]
    hal_pin_nss(1);
 800a30e:	2001      	movs	r0, #1
 800a310:	f000 ffae 	bl	800b270 <hal_pin_nss>
    return val;
 800a314:	7bfb      	ldrb	r3, [r7, #15]
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <writeBuf>:

static void writeBuf (uint8_t addr, uint8_t *buf, uint8_t len) {
 800a31e:	b580      	push	{r7, lr}
 800a320:	b084      	sub	sp, #16
 800a322:	af00      	add	r7, sp, #0
 800a324:	4603      	mov	r3, r0
 800a326:	6039      	str	r1, [r7, #0]
 800a328:	71fb      	strb	r3, [r7, #7]
 800a32a:	4613      	mov	r3, r2
 800a32c:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 800a32e:	2000      	movs	r0, #0
 800a330:	f000 ff9e 	bl	800b270 <hal_pin_nss>
    SPIWrite8bit(addr | 0x80);
 800a334:	79fb      	ldrb	r3, [r7, #7]
 800a336:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	4618      	mov	r0, r3
 800a33e:	f000 ffdd 	bl	800b2fc <SPIWrite8bit>
    for (uint8_t i=0; i<len; i++) {
 800a342:	2300      	movs	r3, #0
 800a344:	73fb      	strb	r3, [r7, #15]
 800a346:	e009      	b.n	800a35c <writeBuf+0x3e>
    	SPIWrite8bit(buf[i]);
 800a348:	7bfb      	ldrb	r3, [r7, #15]
 800a34a:	683a      	ldr	r2, [r7, #0]
 800a34c:	4413      	add	r3, r2
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	4618      	mov	r0, r3
 800a352:	f000 ffd3 	bl	800b2fc <SPIWrite8bit>
    for (uint8_t i=0; i<len; i++) {
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	3301      	adds	r3, #1
 800a35a:	73fb      	strb	r3, [r7, #15]
 800a35c:	7bfa      	ldrb	r2, [r7, #15]
 800a35e:	79bb      	ldrb	r3, [r7, #6]
 800a360:	429a      	cmp	r2, r3
 800a362:	d3f1      	bcc.n	800a348 <writeBuf+0x2a>
    }
    hal_pin_nss(1);
 800a364:	2001      	movs	r0, #1
 800a366:	f000 ff83 	bl	800b270 <hal_pin_nss>
}
 800a36a:	bf00      	nop
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <readBuf>:

static void readBuf (uint8_t addr, uint8_t *buf, uint8_t len) {
 800a372:	b590      	push	{r4, r7, lr}
 800a374:	b085      	sub	sp, #20
 800a376:	af00      	add	r7, sp, #0
 800a378:	4603      	mov	r3, r0
 800a37a:	6039      	str	r1, [r7, #0]
 800a37c:	71fb      	strb	r3, [r7, #7]
 800a37e:	4613      	mov	r3, r2
 800a380:	71bb      	strb	r3, [r7, #6]
    hal_pin_nss(0);
 800a382:	2000      	movs	r0, #0
 800a384:	f000 ff74 	bl	800b270 <hal_pin_nss>
    SPIWrite8bit(addr & 0x7F);
 800a388:	79fb      	ldrb	r3, [r7, #7]
 800a38a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	4618      	mov	r0, r3
 800a392:	f000 ffb3 	bl	800b2fc <SPIWrite8bit>
    for (uint8_t i=0; i<len; i++) {
 800a396:	2300      	movs	r3, #0
 800a398:	73fb      	strb	r3, [r7, #15]
 800a39a:	e00a      	b.n	800a3b2 <readBuf+0x40>
        buf[i] = SPIRead8bit(0x00);
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
 800a39e:	683a      	ldr	r2, [r7, #0]
 800a3a0:	18d4      	adds	r4, r2, r3
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	f000 ffbe 	bl	800b324 <SPIRead8bit>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	7023      	strb	r3, [r4, #0]
    for (uint8_t i=0; i<len; i++) {
 800a3ac:	7bfb      	ldrb	r3, [r7, #15]
 800a3ae:	3301      	adds	r3, #1
 800a3b0:	73fb      	strb	r3, [r7, #15]
 800a3b2:	7bfa      	ldrb	r2, [r7, #15]
 800a3b4:	79bb      	ldrb	r3, [r7, #6]
 800a3b6:	429a      	cmp	r2, r3
 800a3b8:	d3f0      	bcc.n	800a39c <readBuf+0x2a>
    }
    hal_pin_nss(1);
 800a3ba:	2001      	movs	r0, #1
 800a3bc:	f000 ff58 	bl	800b270 <hal_pin_nss>
}
 800a3c0:	bf00      	nop
 800a3c2:	3714      	adds	r7, #20
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd90      	pop	{r4, r7, pc}

0800a3c8 <opmode>:

static void opmode (uint8_t mode) {
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	71fb      	strb	r3, [r7, #7]
    writeReg(RegOpMode, (readReg(RegOpMode) & ~OPMODE_MASK) | mode);
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	f7ff ff87 	bl	800a2e6 <readReg>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	b25b      	sxtb	r3, r3
 800a3dc:	f023 0307 	bic.w	r3, r3, #7
 800a3e0:	b25a      	sxtb	r2, r3
 800a3e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	b25b      	sxtb	r3, r3
 800a3ea:	b2db      	uxtb	r3, r3
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	2001      	movs	r0, #1
 800a3f0:	f7ff ff5c 	bl	800a2ac <writeReg>
}
 800a3f4:	bf00      	nop
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <opmodeLora>:

static void opmodeLora() {
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
    uint8_t u = OPMODE_LORA;
 800a402:	2380      	movs	r3, #128	; 0x80
 800a404:	71fb      	strb	r3, [r7, #7]
#ifdef LMIC_SX1276
    u |= 0x8;   // TBD: sx1276 high freq
 800a406:	79fb      	ldrb	r3, [r7, #7]
 800a408:	f043 0308 	orr.w	r3, r3, #8
 800a40c:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 800a40e:	79fb      	ldrb	r3, [r7, #7]
 800a410:	4619      	mov	r1, r3
 800a412:	2001      	movs	r0, #1
 800a414:	f7ff ff4a 	bl	800a2ac <writeReg>
}
 800a418:	bf00      	nop
 800a41a:	3708      	adds	r7, #8
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <opmodeFSK>:

static void opmodeFSK() {
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
    uint8_t u = 0;
 800a426:	2300      	movs	r3, #0
 800a428:	71fb      	strb	r3, [r7, #7]
#ifdef LMIC_SX1276
    u |= 0x8;   // TBD: sx1276 high freq
 800a42a:	79fb      	ldrb	r3, [r7, #7]
 800a42c:	f043 0308 	orr.w	r3, r3, #8
 800a430:	71fb      	strb	r3, [r7, #7]
#endif
    writeReg(RegOpMode, u);
 800a432:	79fb      	ldrb	r3, [r7, #7]
 800a434:	4619      	mov	r1, r3
 800a436:	2001      	movs	r0, #1
 800a438:	f7ff ff38 	bl	800a2ac <writeReg>
}
 800a43c:	bf00      	nop
 800a43e:	3708      	adds	r7, #8
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <configLoraModem>:

// configure LoRa modem (cfg1, cfg2)
static void configLoraModem () {
 800a444:	b580      	push	{r7, lr}
 800a446:	b082      	sub	sp, #8
 800a448:	af00      	add	r7, sp, #0
    sf_t sf = getSf(LMIC.rps);
 800a44a:	4b56      	ldr	r3, [pc, #344]	; (800a5a4 <configLoraModem+0x160>)
 800a44c:	89db      	ldrh	r3, [r3, #14]
 800a44e:	4618      	mov	r0, r3
 800a450:	f7fc fba2 	bl	8006b98 <getSf>
 800a454:	4603      	mov	r3, r0
 800a456:	713b      	strb	r3, [r7, #4]

#ifdef LMIC_SX1276
        uint8_t mc1 = 0, mc2 = 0, mc3 = 0;
 800a458:	2300      	movs	r3, #0
 800a45a:	71fb      	strb	r3, [r7, #7]
 800a45c:	2300      	movs	r3, #0
 800a45e:	71bb      	strb	r3, [r7, #6]
 800a460:	2300      	movs	r3, #0
 800a462:	717b      	strb	r3, [r7, #5]

        switch (getBw(LMIC.rps)) {
 800a464:	4b4f      	ldr	r3, [pc, #316]	; (800a5a4 <configLoraModem+0x160>)
 800a466:	89db      	ldrh	r3, [r3, #14]
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fc fba5 	bl	8006bb8 <getBw>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b02      	cmp	r3, #2
 800a472:	d010      	beq.n	800a496 <configLoraModem+0x52>
 800a474:	2b02      	cmp	r3, #2
 800a476:	dc13      	bgt.n	800a4a0 <configLoraModem+0x5c>
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d002      	beq.n	800a482 <configLoraModem+0x3e>
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d005      	beq.n	800a48c <configLoraModem+0x48>
 800a480:	e00e      	b.n	800a4a0 <configLoraModem+0x5c>
        case BW125: mc1 |= SX1276_MC1_BW_125; break;
 800a482:	79fb      	ldrb	r3, [r7, #7]
 800a484:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800a488:	71fb      	strb	r3, [r7, #7]
 800a48a:	e00e      	b.n	800a4aa <configLoraModem+0x66>
        case BW250: mc1 |= SX1276_MC1_BW_250; break;
 800a48c:	79fb      	ldrb	r3, [r7, #7]
 800a48e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a492:	71fb      	strb	r3, [r7, #7]
 800a494:	e009      	b.n	800a4aa <configLoraModem+0x66>
        case BW500: mc1 |= SX1276_MC1_BW_500; break;
 800a496:	79fb      	ldrb	r3, [r7, #7]
 800a498:	f063 036f 	orn	r3, r3, #111	; 0x6f
 800a49c:	71fb      	strb	r3, [r7, #7]
 800a49e:	e004      	b.n	800a4aa <configLoraModem+0x66>
        default:
            ASSERT(0);
 800a4a0:	f240 1159 	movw	r1, #345	; 0x159
 800a4a4:	4840      	ldr	r0, [pc, #256]	; (800a5a8 <configLoraModem+0x164>)
 800a4a6:	f001 f85d 	bl	800b564 <hal_failed>
        }
        switch( getCr(LMIC.rps) ) {
 800a4aa:	4b3e      	ldr	r3, [pc, #248]	; (800a5a4 <configLoraModem+0x160>)
 800a4ac:	89db      	ldrh	r3, [r3, #14]
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f7fc fb94 	bl	8006bdc <getCr>
 800a4b4:	4603      	mov	r3, r0
 800a4b6:	2b03      	cmp	r3, #3
 800a4b8:	d81e      	bhi.n	800a4f8 <configLoraModem+0xb4>
 800a4ba:	a201      	add	r2, pc, #4	; (adr r2, 800a4c0 <configLoraModem+0x7c>)
 800a4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4c0:	0800a4d1 	.word	0x0800a4d1
 800a4c4:	0800a4db 	.word	0x0800a4db
 800a4c8:	0800a4e5 	.word	0x0800a4e5
 800a4cc:	0800a4ef 	.word	0x0800a4ef
        case CR_4_5: mc1 |= SX1276_MC1_CR_4_5; break;
 800a4d0:	79fb      	ldrb	r3, [r7, #7]
 800a4d2:	f043 0302 	orr.w	r3, r3, #2
 800a4d6:	71fb      	strb	r3, [r7, #7]
 800a4d8:	e013      	b.n	800a502 <configLoraModem+0xbe>
        case CR_4_6: mc1 |= SX1276_MC1_CR_4_6; break;
 800a4da:	79fb      	ldrb	r3, [r7, #7]
 800a4dc:	f043 0304 	orr.w	r3, r3, #4
 800a4e0:	71fb      	strb	r3, [r7, #7]
 800a4e2:	e00e      	b.n	800a502 <configLoraModem+0xbe>
        case CR_4_7: mc1 |= SX1276_MC1_CR_4_7; break;
 800a4e4:	79fb      	ldrb	r3, [r7, #7]
 800a4e6:	f043 0306 	orr.w	r3, r3, #6
 800a4ea:	71fb      	strb	r3, [r7, #7]
 800a4ec:	e009      	b.n	800a502 <configLoraModem+0xbe>
        case CR_4_8: mc1 |= SX1276_MC1_CR_4_8; break;
 800a4ee:	79fb      	ldrb	r3, [r7, #7]
 800a4f0:	f043 0308 	orr.w	r3, r3, #8
 800a4f4:	71fb      	strb	r3, [r7, #7]
 800a4f6:	e004      	b.n	800a502 <configLoraModem+0xbe>
        default:
            ASSERT(0);
 800a4f8:	f240 1161 	movw	r1, #353	; 0x161
 800a4fc:	482a      	ldr	r0, [pc, #168]	; (800a5a8 <configLoraModem+0x164>)
 800a4fe:	f001 f831 	bl	800b564 <hal_failed>
        }

        if (getIh(LMIC.rps)) {
 800a502:	4b28      	ldr	r3, [pc, #160]	; (800a5a4 <configLoraModem+0x160>)
 800a504:	89db      	ldrh	r3, [r3, #14]
 800a506:	4618      	mov	r0, r3
 800a508:	f7fc fbba 	bl	8006c80 <getIh>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d00e      	beq.n	800a530 <configLoraModem+0xec>
            mc1 |= SX1276_MC1_IMPLICIT_HEADER_MODE_ON;
 800a512:	79fb      	ldrb	r3, [r7, #7]
 800a514:	f043 0301 	orr.w	r3, r3, #1
 800a518:	71fb      	strb	r3, [r7, #7]
            writeReg(LORARegPayloadLength, getIh(LMIC.rps)); // required length
 800a51a:	4b22      	ldr	r3, [pc, #136]	; (800a5a4 <configLoraModem+0x160>)
 800a51c:	89db      	ldrh	r3, [r3, #14]
 800a51e:	4618      	mov	r0, r3
 800a520:	f7fc fbae 	bl	8006c80 <getIh>
 800a524:	4603      	mov	r3, r0
 800a526:	b2db      	uxtb	r3, r3
 800a528:	4619      	mov	r1, r3
 800a52a:	2022      	movs	r0, #34	; 0x22
 800a52c:	f7ff febe 	bl	800a2ac <writeReg>
        }
        // set ModemConfig1
        writeReg(LORARegModemConfig1, mc1);
 800a530:	79fb      	ldrb	r3, [r7, #7]
 800a532:	4619      	mov	r1, r3
 800a534:	201d      	movs	r0, #29
 800a536:	f7ff feb9 	bl	800a2ac <writeReg>

        mc2 = (SX1272_MC2_SF7 + ((sf-1)<<4));
 800a53a:	793b      	ldrb	r3, [r7, #4]
 800a53c:	3b01      	subs	r3, #1
 800a53e:	b2db      	uxtb	r3, r3
 800a540:	011b      	lsls	r3, r3, #4
 800a542:	b2db      	uxtb	r3, r3
 800a544:	3370      	adds	r3, #112	; 0x70
 800a546:	71bb      	strb	r3, [r7, #6]
        if (getNocrc(LMIC.rps) == 0) {
 800a548:	4b16      	ldr	r3, [pc, #88]	; (800a5a4 <configLoraModem+0x160>)
 800a54a:	89db      	ldrh	r3, [r3, #14]
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7fc fb70 	bl	8006c32 <getNocrc>
 800a552:	4603      	mov	r3, r0
 800a554:	2b00      	cmp	r3, #0
 800a556:	d103      	bne.n	800a560 <configLoraModem+0x11c>
            mc2 |= SX1276_MC2_RX_PAYLOAD_CRCON;
 800a558:	79bb      	ldrb	r3, [r7, #6]
 800a55a:	f043 0304 	orr.w	r3, r3, #4
 800a55e:	71bb      	strb	r3, [r7, #6]
        }
        writeReg(LORARegModemConfig2, mc2);
 800a560:	79bb      	ldrb	r3, [r7, #6]
 800a562:	4619      	mov	r1, r3
 800a564:	201e      	movs	r0, #30
 800a566:	f7ff fea1 	bl	800a2ac <writeReg>

        mc3 = SX1276_MC3_AGCAUTO;
 800a56a:	2304      	movs	r3, #4
 800a56c:	717b      	strb	r3, [r7, #5]
        if ((sf == SF11 || sf == SF12) && getBw(LMIC.rps) == BW125) {
 800a56e:	793b      	ldrb	r3, [r7, #4]
 800a570:	2b05      	cmp	r3, #5
 800a572:	d002      	beq.n	800a57a <configLoraModem+0x136>
 800a574:	793b      	ldrb	r3, [r7, #4]
 800a576:	2b06      	cmp	r3, #6
 800a578:	d10b      	bne.n	800a592 <configLoraModem+0x14e>
 800a57a:	4b0a      	ldr	r3, [pc, #40]	; (800a5a4 <configLoraModem+0x160>)
 800a57c:	89db      	ldrh	r3, [r3, #14]
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fc fb1a 	bl	8006bb8 <getBw>
 800a584:	4603      	mov	r3, r0
 800a586:	2b00      	cmp	r3, #0
 800a588:	d103      	bne.n	800a592 <configLoraModem+0x14e>
            mc3 |= SX1276_MC3_LOW_DATA_RATE_OPTIMIZE;
 800a58a:	797b      	ldrb	r3, [r7, #5]
 800a58c:	f043 0308 	orr.w	r3, r3, #8
 800a590:	717b      	strb	r3, [r7, #5]
        }
        writeReg(LORARegModemConfig3, mc3);
 800a592:	797b      	ldrb	r3, [r7, #5]
 800a594:	4619      	mov	r1, r3
 800a596:	2026      	movs	r0, #38	; 0x26
 800a598:	f7ff fe88 	bl	800a2ac <writeReg>
#endif

#else
#error Missing LMIC_SX1272/LMIC_SX1276
#endif /* LMIC_SX1272 */
}
 800a59c:	bf00      	nop
 800a59e:	3708      	adds	r7, #8
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	2000033c 	.word	0x2000033c
 800a5a8:	0800c9b8 	.word	0x0800c9b8

0800a5ac <configChannel>:

static void configChannel () {
 800a5ac:	b5b0      	push	{r4, r5, r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
    // set frequency: FQ = (FRF * 32 Mhz) / (2 ^ 19)
    uint64_t frf = ((uint64_t)LMIC.freq << 19) / 32000000;
 800a5b2:	4c1b      	ldr	r4, [pc, #108]	; (800a620 <configChannel+0x74>)
 800a5b4:	68a4      	ldr	r4, [r4, #8]
 800a5b6:	2500      	movs	r5, #0
 800a5b8:	4622      	mov	r2, r4
 800a5ba:	462b      	mov	r3, r5
 800a5bc:	0b51      	lsrs	r1, r2, #13
 800a5be:	04d0      	lsls	r0, r2, #19
 800a5c0:	4a18      	ldr	r2, [pc, #96]	; (800a624 <configChannel+0x78>)
 800a5c2:	f04f 0300 	mov.w	r3, #0
 800a5c6:	f7f5 fe63 	bl	8000290 <__aeabi_uldivmod>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	460b      	mov	r3, r1
 800a5ce:	e9c7 2300 	strd	r2, r3, [r7]
    writeReg(RegFrfMsb, (uint8_t)(frf>>16));
 800a5d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a5d6:	f04f 0200 	mov.w	r2, #0
 800a5da:	f04f 0300 	mov.w	r3, #0
 800a5de:	0c02      	lsrs	r2, r0, #16
 800a5e0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a5e4:	0c0b      	lsrs	r3, r1, #16
 800a5e6:	b2d3      	uxtb	r3, r2
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	2006      	movs	r0, #6
 800a5ec:	f7ff fe5e 	bl	800a2ac <writeReg>
    writeReg(RegFrfMid, (uint8_t)(frf>> 8));
 800a5f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a5f4:	f04f 0200 	mov.w	r2, #0
 800a5f8:	f04f 0300 	mov.w	r3, #0
 800a5fc:	0a02      	lsrs	r2, r0, #8
 800a5fe:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a602:	0a0b      	lsrs	r3, r1, #8
 800a604:	b2d3      	uxtb	r3, r2
 800a606:	4619      	mov	r1, r3
 800a608:	2007      	movs	r0, #7
 800a60a:	f7ff fe4f 	bl	800a2ac <writeReg>
    writeReg(RegFrfLsb, (uint8_t)(frf>> 0));
 800a60e:	783b      	ldrb	r3, [r7, #0]
 800a610:	4619      	mov	r1, r3
 800a612:	2008      	movs	r0, #8
 800a614:	f7ff fe4a 	bl	800a2ac <writeReg>
}
 800a618:	bf00      	nop
 800a61a:	3708      	adds	r7, #8
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bdb0      	pop	{r4, r5, r7, pc}
 800a620:	2000033c 	.word	0x2000033c
 800a624:	01e84800 	.word	0x01e84800

0800a628 <configPower>:



static void configPower () {
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
#ifdef LMIC_SX1276
    // no boost used for now
    int8_t pw = (int8_t)LMIC.txpow;
 800a62e:	4b15      	ldr	r3, [pc, #84]	; (800a684 <configPower+0x5c>)
 800a630:	7c9b      	ldrb	r3, [r3, #18]
 800a632:	71fb      	strb	r3, [r7, #7]
    if(pw >= 17) {
 800a634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a638:	2b10      	cmp	r3, #16
 800a63a:	dd02      	ble.n	800a642 <configPower+0x1a>
        pw = 15;
 800a63c:	230f      	movs	r3, #15
 800a63e:	71fb      	strb	r3, [r7, #7]
 800a640:	e005      	b.n	800a64e <configPower+0x26>
    } else if(pw < 2) {
 800a642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a646:	2b01      	cmp	r3, #1
 800a648:	dc01      	bgt.n	800a64e <configPower+0x26>
        pw = 2;
 800a64a:	2302      	movs	r3, #2
 800a64c:	71fb      	strb	r3, [r7, #7]
    }
    // check board type for BOOST pin
    writeReg(RegPaConfig, (uint8_t)(0x80|(pw&0xf)));
 800a64e:	79fb      	ldrb	r3, [r7, #7]
 800a650:	f003 030f 	and.w	r3, r3, #15
 800a654:	b25b      	sxtb	r3, r3
 800a656:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a65a:	b25b      	sxtb	r3, r3
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	4619      	mov	r1, r3
 800a660:	2009      	movs	r0, #9
 800a662:	f7ff fe23 	bl	800a2ac <writeReg>
    writeReg(RegPaDac, readReg(RegPaDac)|0x4);
 800a666:	205a      	movs	r0, #90	; 0x5a
 800a668:	f7ff fe3d 	bl	800a2e6 <readReg>
 800a66c:	4603      	mov	r3, r0
 800a66e:	f043 0304 	orr.w	r3, r3, #4
 800a672:	b2db      	uxtb	r3, r3
 800a674:	4619      	mov	r1, r3
 800a676:	205a      	movs	r0, #90	; 0x5a
 800a678:	f7ff fe18 	bl	800a2ac <writeReg>
    }
    writeReg(RegPaConfig, (uint8_t)(0x80|(pw-2)));
#else
#error Missing LMIC_SX1272/LMIC_SX1276
#endif /* LMIC_SX1272 */
}
 800a67c:	bf00      	nop
 800a67e:	3708      	adds	r7, #8
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	2000033c 	.word	0x2000033c

0800a688 <txfsk>:

static void txfsk () {
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
    // select FSK modem (from sleep mode)
    writeReg(RegOpMode, 0x10); // FSK, BT=0.5
 800a68c:	2110      	movs	r1, #16
 800a68e:	2001      	movs	r0, #1
 800a690:	f7ff fe0c 	bl	800a2ac <writeReg>
    ASSERT(readReg(RegOpMode) == 0x10);
 800a694:	2001      	movs	r0, #1
 800a696:	f7ff fe26 	bl	800a2e6 <readReg>
 800a69a:	4603      	mov	r3, r0
 800a69c:	2b10      	cmp	r3, #16
 800a69e:	d004      	beq.n	800a6aa <txfsk+0x22>
 800a6a0:	f240 11c5 	movw	r1, #453	; 0x1c5
 800a6a4:	482e      	ldr	r0, [pc, #184]	; (800a760 <txfsk+0xd8>)
 800a6a6:	f000 ff5d 	bl	800b564 <hal_failed>
    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 800a6aa:	2001      	movs	r0, #1
 800a6ac:	f7ff fe8c 	bl	800a3c8 <opmode>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 800a6b0:	2102      	movs	r1, #2
 800a6b2:	2002      	movs	r0, #2
 800a6b4:	f7ff fdfa 	bl	800a2ac <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 800a6b8:	2180      	movs	r1, #128	; 0x80
 800a6ba:	2003      	movs	r0, #3
 800a6bc:	f7ff fdf6 	bl	800a2ac <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 800a6c0:	2101      	movs	r1, #1
 800a6c2:	2004      	movs	r0, #4
 800a6c4:	f7ff fdf2 	bl	800a2ac <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 800a6c8:	2199      	movs	r1, #153	; 0x99
 800a6ca:	2005      	movs	r0, #5
 800a6cc:	f7ff fdee 	bl	800a2ac <writeReg>
    // frame and packet handler settings
    writeReg(FSKRegPreambleMsb, 0x00);
 800a6d0:	2100      	movs	r1, #0
 800a6d2:	2025      	movs	r0, #37	; 0x25
 800a6d4:	f7ff fdea 	bl	800a2ac <writeReg>
    writeReg(FSKRegPreambleLsb, 0x05);
 800a6d8:	2105      	movs	r1, #5
 800a6da:	2026      	movs	r0, #38	; 0x26
 800a6dc:	f7ff fde6 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncConfig, 0x12);
 800a6e0:	2112      	movs	r1, #18
 800a6e2:	2027      	movs	r0, #39	; 0x27
 800a6e4:	f7ff fde2 	bl	800a2ac <writeReg>
    writeReg(FSKRegPacketConfig1, 0xD0);
 800a6e8:	21d0      	movs	r1, #208	; 0xd0
 800a6ea:	2030      	movs	r0, #48	; 0x30
 800a6ec:	f7ff fdde 	bl	800a2ac <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40);
 800a6f0:	2140      	movs	r1, #64	; 0x40
 800a6f2:	2031      	movs	r0, #49	; 0x31
 800a6f4:	f7ff fdda 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncValue1, 0xC1);
 800a6f8:	21c1      	movs	r1, #193	; 0xc1
 800a6fa:	2028      	movs	r0, #40	; 0x28
 800a6fc:	f7ff fdd6 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 800a700:	2194      	movs	r1, #148	; 0x94
 800a702:	2029      	movs	r0, #41	; 0x29
 800a704:	f7ff fdd2 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 800a708:	21c1      	movs	r1, #193	; 0xc1
 800a70a:	202a      	movs	r0, #42	; 0x2a
 800a70c:	f7ff fdce 	bl	800a2ac <writeReg>
    // configure frequency
    configChannel();
 800a710:	f7ff ff4c 	bl	800a5ac <configChannel>
    // configure output power
    configPower();
 800a714:	f7ff ff88 	bl	800a628 <configPower>

    // set the IRQ mapping DIO0=PacketSent DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TXNOP);
 800a718:	2134      	movs	r1, #52	; 0x34
 800a71a:	2040      	movs	r0, #64	; 0x40
 800a71c:	f7ff fdc6 	bl	800a2ac <writeReg>

    // initialize the payload size and address pointers
    writeReg(FSKRegPayloadLength, LMIC.dataLen+1); // (insert length byte into payload))
 800a720:	4b10      	ldr	r3, [pc, #64]	; (800a764 <txfsk+0xdc>)
 800a722:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800a726:	3301      	adds	r3, #1
 800a728:	b2db      	uxtb	r3, r3
 800a72a:	4619      	mov	r1, r3
 800a72c:	2032      	movs	r0, #50	; 0x32
 800a72e:	f7ff fdbd 	bl	800a2ac <writeReg>

    // download length byte and buffer to the radio FIFO
    writeReg(RegFifo, LMIC.dataLen);
 800a732:	4b0c      	ldr	r3, [pc, #48]	; (800a764 <txfsk+0xdc>)
 800a734:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800a738:	4619      	mov	r1, r3
 800a73a:	2000      	movs	r0, #0
 800a73c:	f7ff fdb6 	bl	800a2ac <writeReg>
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800a740:	4b08      	ldr	r3, [pc, #32]	; (800a764 <txfsk+0xdc>)
 800a742:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800a746:	461a      	mov	r2, r3
 800a748:	4907      	ldr	r1, [pc, #28]	; (800a768 <txfsk+0xe0>)
 800a74a:	2000      	movs	r0, #0
 800a74c:	f7ff fde7 	bl	800a31e <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 800a750:	2001      	movs	r0, #1
 800a752:	f000 fd82 	bl	800b25a <hal_pin_rxtx>

    // now we actually start the transmission
    opmode(OPMODE_TX);
 800a756:	2003      	movs	r0, #3
 800a758:	f7ff fe36 	bl	800a3c8 <opmode>
}
 800a75c:	bf00      	nop
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	0800c9b8 	.word	0x0800c9b8
 800a764:	2000033c 	.word	0x2000033c
 800a768:	20000420 	.word	0x20000420

0800a76c <txlora>:

static void txlora () {
 800a76c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a770:	b089      	sub	sp, #36	; 0x24
 800a772:	af04      	add	r7, sp, #16
    // select LoRa modem (from sleep mode)
    //writeReg(RegOpMode, OPMODE_LORA);
    opmodeLora();
 800a774:	f7ff fe42 	bl	800a3fc <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 800a778:	2001      	movs	r0, #1
 800a77a:	f7ff fdb4 	bl	800a2e6 <readReg>
 800a77e:	4603      	mov	r3, r0
 800a780:	b25b      	sxtb	r3, r3
 800a782:	2b00      	cmp	r3, #0
 800a784:	db04      	blt.n	800a790 <txlora+0x24>
 800a786:	f240 11f1 	movw	r1, #497	; 0x1f1
 800a78a:	484d      	ldr	r0, [pc, #308]	; (800a8c0 <txlora+0x154>)
 800a78c:	f000 feea 	bl	800b564 <hal_failed>

    // enter standby mode (required for FIFO loading))
    opmode(OPMODE_STANDBY);
 800a790:	2001      	movs	r0, #1
 800a792:	f7ff fe19 	bl	800a3c8 <opmode>
    // configure LoRa modem (cfg1, cfg2)
    configLoraModem();
 800a796:	f7ff fe55 	bl	800a444 <configLoraModem>
    // configure frequency
    configChannel();
 800a79a:	f7ff ff07 	bl	800a5ac <configChannel>
    // configure output power
    writeReg(RegPaRamp, (readReg(RegPaRamp) & 0xF0) | 0x08); // set PA ramp-up time 50 uSec
 800a79e:	200a      	movs	r0, #10
 800a7a0:	f7ff fda1 	bl	800a2e6 <readReg>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	b25b      	sxtb	r3, r3
 800a7a8:	f023 030f 	bic.w	r3, r3, #15
 800a7ac:	b25b      	sxtb	r3, r3
 800a7ae:	f043 0308 	orr.w	r3, r3, #8
 800a7b2:	b25b      	sxtb	r3, r3
 800a7b4:	b2db      	uxtb	r3, r3
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	200a      	movs	r0, #10
 800a7ba:	f7ff fd77 	bl	800a2ac <writeReg>
    configPower();
 800a7be:	f7ff ff33 	bl	800a628 <configPower>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 800a7c2:	2134      	movs	r1, #52	; 0x34
 800a7c4:	2039      	movs	r0, #57	; 0x39
 800a7c6:	f7ff fd71 	bl	800a2ac <writeReg>

    // set the IRQ mapping DIO0=TxDone DIO1=NOP DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 800a7ca:	21f0      	movs	r1, #240	; 0xf0
 800a7cc:	2040      	movs	r0, #64	; 0x40
 800a7ce:	f7ff fd6d 	bl	800a2ac <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 800a7d2:	21ff      	movs	r1, #255	; 0xff
 800a7d4:	2012      	movs	r0, #18
 800a7d6:	f7ff fd69 	bl	800a2ac <writeReg>
    // mask all IRQs but TxDone
    writeReg(LORARegIrqFlagsMask, ~IRQ_LORA_TXDONE_MASK);
 800a7da:	21f7      	movs	r1, #247	; 0xf7
 800a7dc:	2011      	movs	r0, #17
 800a7de:	f7ff fd65 	bl	800a2ac <writeReg>

    // initialize the payload size and address pointers
    writeReg(LORARegFifoTxBaseAddr, 0x00);
 800a7e2:	2100      	movs	r1, #0
 800a7e4:	200e      	movs	r0, #14
 800a7e6:	f7ff fd61 	bl	800a2ac <writeReg>
    writeReg(LORARegFifoAddrPtr, 0x00);
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	200d      	movs	r0, #13
 800a7ee:	f7ff fd5d 	bl	800a2ac <writeReg>
    writeReg(LORARegPayloadLength, LMIC.dataLen);
 800a7f2:	4b34      	ldr	r3, [pc, #208]	; (800a8c4 <txlora+0x158>)
 800a7f4:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	2022      	movs	r0, #34	; 0x22
 800a7fc:	f7ff fd56 	bl	800a2ac <writeReg>

    // download buffer to the radio FIFO
    writeBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800a800:	4b30      	ldr	r3, [pc, #192]	; (800a8c4 <txlora+0x158>)
 800a802:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800a806:	461a      	mov	r2, r3
 800a808:	492f      	ldr	r1, [pc, #188]	; (800a8c8 <txlora+0x15c>)
 800a80a:	2000      	movs	r0, #0
 800a80c:	f7ff fd87 	bl	800a31e <writeBuf>

    // enable antenna switch for TX
    hal_pin_rxtx(1);
 800a810:	2001      	movs	r0, #1
 800a812:	f000 fd22 	bl	800b25a <hal_pin_rxtx>

    // now we actually start the transmission
    opmode(OPMODE_TX);
 800a816:	2003      	movs	r0, #3
 800a818:	f7ff fdd6 	bl	800a3c8 <opmode>

#if LMIC_DEBUG_LEVEL > 0
    uint8_t sf = getSf(LMIC.rps) + 6; // 1 == SF7
 800a81c:	4b29      	ldr	r3, [pc, #164]	; (800a8c4 <txlora+0x158>)
 800a81e:	89db      	ldrh	r3, [r3, #14]
 800a820:	4618      	mov	r0, r3
 800a822:	f7fc f9b9 	bl	8006b98 <getSf>
 800a826:	4603      	mov	r3, r0
 800a828:	3306      	adds	r3, #6
 800a82a:	73fb      	strb	r3, [r7, #15]
    uint8_t bw = getBw(LMIC.rps);
 800a82c:	4b25      	ldr	r3, [pc, #148]	; (800a8c4 <txlora+0x158>)
 800a82e:	89db      	ldrh	r3, [r3, #14]
 800a830:	4618      	mov	r0, r3
 800a832:	f7fc f9c1 	bl	8006bb8 <getBw>
 800a836:	4603      	mov	r3, r0
 800a838:	73bb      	strb	r3, [r7, #14]
    uint8_t cr = getCr(LMIC.rps);
 800a83a:	4b22      	ldr	r3, [pc, #136]	; (800a8c4 <txlora+0x158>)
 800a83c:	89db      	ldrh	r3, [r3, #14]
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fc f9cc 	bl	8006bdc <getCr>
 800a844:	4603      	mov	r3, r0
 800a846:	737b      	strb	r3, [r7, #13]
    lmic_printf("%lu: TXMODE, freq=%lu, len=%d, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800a848:	f7ff fc1c 	bl	800a084 <os_getTime>
 800a84c:	4680      	mov	r8, r0
 800a84e:	4b1d      	ldr	r3, [pc, #116]	; (800a8c4 <txlora+0x158>)
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	607b      	str	r3, [r7, #4]
           os_getTime(), LMIC.freq, LMIC.dataLen, sf,
 800a854:	4b1b      	ldr	r3, [pc, #108]	; (800a8c4 <txlora+0x158>)
 800a856:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
    lmic_printf("%lu: TXMODE, freq=%lu, len=%d, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800a85a:	4699      	mov	r9, r3
 800a85c:	7bfe      	ldrb	r6, [r7, #15]
 800a85e:	7bbb      	ldrb	r3, [r7, #14]
 800a860:	2b00      	cmp	r3, #0
 800a862:	d007      	beq.n	800a874 <txlora+0x108>
           bw == BW125 ? 125 : (bw == BW250 ? 250 : 500),
 800a864:	7bbb      	ldrb	r3, [r7, #14]
 800a866:	2b01      	cmp	r3, #1
 800a868:	d101      	bne.n	800a86e <txlora+0x102>
 800a86a:	25fa      	movs	r5, #250	; 0xfa
 800a86c:	e003      	b.n	800a876 <txlora+0x10a>
 800a86e:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 800a872:	e000      	b.n	800a876 <txlora+0x10a>
    lmic_printf("%lu: TXMODE, freq=%lu, len=%d, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800a874:	257d      	movs	r5, #125	; 0x7d
 800a876:	7b7b      	ldrb	r3, [r7, #13]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00b      	beq.n	800a894 <txlora+0x128>
           cr == CR_4_5 ? 5 : (cr == CR_4_6 ? 6 : (cr == CR_4_7 ? 7 : 8)),
 800a87c:	7b7b      	ldrb	r3, [r7, #13]
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d006      	beq.n	800a890 <txlora+0x124>
 800a882:	7b7b      	ldrb	r3, [r7, #13]
 800a884:	2b02      	cmp	r3, #2
 800a886:	d101      	bne.n	800a88c <txlora+0x120>
 800a888:	2407      	movs	r4, #7
 800a88a:	e004      	b.n	800a896 <txlora+0x12a>
 800a88c:	2408      	movs	r4, #8
 800a88e:	e002      	b.n	800a896 <txlora+0x12a>
 800a890:	2406      	movs	r4, #6
 800a892:	e000      	b.n	800a896 <txlora+0x12a>
    lmic_printf("%lu: TXMODE, freq=%lu, len=%d, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800a894:	2405      	movs	r4, #5
 800a896:	4b0b      	ldr	r3, [pc, #44]	; (800a8c4 <txlora+0x158>)
 800a898:	89db      	ldrh	r3, [r3, #14]
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7fc f9f0 	bl	8006c80 <getIh>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	9303      	str	r3, [sp, #12]
 800a8a4:	9402      	str	r4, [sp, #8]
 800a8a6:	9501      	str	r5, [sp, #4]
 800a8a8:	9600      	str	r6, [sp, #0]
 800a8aa:	464b      	mov	r3, r9
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	4641      	mov	r1, r8
 800a8b0:	4806      	ldr	r0, [pc, #24]	; (800a8cc <txlora+0x160>)
 800a8b2:	f000 fbbd 	bl	800b030 <printf>
           getIh(LMIC.rps)
   );
#endif
}
 800a8b6:	bf00      	nop
 800a8b8:	3714      	adds	r7, #20
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8c0:	0800c9b8 	.word	0x0800c9b8
 800a8c4:	2000033c 	.word	0x2000033c
 800a8c8:	20000420 	.word	0x20000420
 800a8cc:	0800c9c8 	.word	0x0800c9c8

0800a8d0 <starttx>:

// start transmitter (buf=LMIC.frame, len=LMIC.dataLen)
static void starttx () {
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	af00      	add	r7, sp, #0
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 800a8d4:	2001      	movs	r0, #1
 800a8d6:	f7ff fd06 	bl	800a2e6 <readReg>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	f003 0307 	and.w	r3, r3, #7
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d004      	beq.n	800a8ee <starttx+0x1e>
 800a8e4:	f240 2123 	movw	r1, #547	; 0x223
 800a8e8:	4808      	ldr	r0, [pc, #32]	; (800a90c <starttx+0x3c>)
 800a8ea:	f000 fe3b 	bl	800b564 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 800a8ee:	4b08      	ldr	r3, [pc, #32]	; (800a910 <starttx+0x40>)
 800a8f0:	89db      	ldrh	r3, [r3, #14]
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f7fc f950 	bl	8006b98 <getSf>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d102      	bne.n	800a904 <starttx+0x34>
        txfsk();
 800a8fe:	f7ff fec3 	bl	800a688 <txfsk>
    } else { // LoRa modem
        txlora();
    }
    // the radio will go back to STANDBY mode as soon as the TX is finished
    // the corresponding IRQ will inform us about completion.
}
 800a902:	e001      	b.n	800a908 <starttx+0x38>
        txlora();
 800a904:	f7ff ff32 	bl	800a76c <txlora>
}
 800a908:	bf00      	nop
 800a90a:	bd80      	pop	{r7, pc}
 800a90c:	0800c9b8 	.word	0x0800c9b8
 800a910:	2000033c 	.word	0x2000033c

0800a914 <rxlora>:
    [RXMODE_SCAN]   = IRQ_LORA_RXDONE_MASK,
    [RXMODE_RSSI]   = 0x00,
};

// start LoRa receiver (time=LMIC.rxtime, timeout=LMIC.rxsyms, result=LMIC.frame[LMIC.dataLen])
static void rxlora (uint8_t rxmode) {
 800a914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a918:	b08a      	sub	sp, #40	; 0x28
 800a91a:	af04      	add	r7, sp, #16
 800a91c:	4603      	mov	r3, r0
 800a91e:	73fb      	strb	r3, [r7, #15]
    // select LoRa modem (from sleep mode)
    opmodeLora();
 800a920:	f7ff fd6c 	bl	800a3fc <opmodeLora>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) != 0);
 800a924:	2001      	movs	r0, #1
 800a926:	f7ff fcde 	bl	800a2e6 <readReg>
 800a92a:	4603      	mov	r3, r0
 800a92c:	b25b      	sxtb	r3, r3
 800a92e:	2b00      	cmp	r3, #0
 800a930:	db04      	blt.n	800a93c <rxlora+0x28>
 800a932:	f240 2139 	movw	r1, #569	; 0x239
 800a936:	4866      	ldr	r0, [pc, #408]	; (800aad0 <rxlora+0x1bc>)
 800a938:	f000 fe14 	bl	800b564 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 800a93c:	2001      	movs	r0, #1
 800a93e:	f7ff fd43 	bl	800a3c8 <opmode>
    // don't use MAC settings at startup
    if(rxmode == RXMODE_RSSI) { // use fixed settings for rssi scan
 800a942:	7bfb      	ldrb	r3, [r7, #15]
 800a944:	2b02      	cmp	r3, #2
 800a946:	d108      	bne.n	800a95a <rxlora+0x46>
        writeReg(LORARegModemConfig1, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG1);
 800a948:	210a      	movs	r1, #10
 800a94a:	201d      	movs	r0, #29
 800a94c:	f7ff fcae 	bl	800a2ac <writeReg>
        writeReg(LORARegModemConfig2, RXLORA_RXMODE_RSSI_REG_MODEM_CONFIG2);
 800a950:	2170      	movs	r1, #112	; 0x70
 800a952:	201e      	movs	r0, #30
 800a954:	f7ff fcaa 	bl	800a2ac <writeReg>
 800a958:	e003      	b.n	800a962 <rxlora+0x4e>
    } else { // single or continuous rx mode
        // configure LoRa modem (cfg1, cfg2)
        configLoraModem();
 800a95a:	f7ff fd73 	bl	800a444 <configLoraModem>
        // configure frequency
        configChannel();
 800a95e:	f7ff fe25 	bl	800a5ac <configChannel>
    }
    // set LNA gain
    writeReg(RegLna, LNA_RX_GAIN);
 800a962:	2121      	movs	r1, #33	; 0x21
 800a964:	200c      	movs	r0, #12
 800a966:	f7ff fca1 	bl	800a2ac <writeReg>
    // set max payload size
    writeReg(LORARegPayloadMaxLength, 64);
 800a96a:	2140      	movs	r1, #64	; 0x40
 800a96c:	2023      	movs	r0, #35	; 0x23
 800a96e:	f7ff fc9d 	bl	800a2ac <writeReg>
    // use inverted I/Q signal (prevent mote-to-mote communication)

    // XXX: use flag to switch on/off inversion
    if (LMIC.noRXIQinversion) {
 800a972:	4b58      	ldr	r3, [pc, #352]	; (800aad4 <rxlora+0x1c0>)
 800a974:	f893 3144 	ldrb.w	r3, [r3, #324]	; 0x144
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00b      	beq.n	800a994 <rxlora+0x80>
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ) & ~(1<<6));
 800a97c:	2033      	movs	r0, #51	; 0x33
 800a97e:	f7ff fcb2 	bl	800a2e6 <readReg>
 800a982:	4603      	mov	r3, r0
 800a984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a988:	b2db      	uxtb	r3, r3
 800a98a:	4619      	mov	r1, r3
 800a98c:	2033      	movs	r0, #51	; 0x33
 800a98e:	f7ff fc8d 	bl	800a2ac <writeReg>
 800a992:	e00a      	b.n	800a9aa <rxlora+0x96>
    } else {
        writeReg(LORARegInvertIQ, readReg(LORARegInvertIQ)|(1<<6));
 800a994:	2033      	movs	r0, #51	; 0x33
 800a996:	f7ff fca6 	bl	800a2e6 <readReg>
 800a99a:	4603      	mov	r3, r0
 800a99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	2033      	movs	r0, #51	; 0x33
 800a9a6:	f7ff fc81 	bl	800a2ac <writeReg>
    }

    // set symbol timeout (for single rx)
    writeReg(LORARegSymbTimeoutLsb, LMIC.rxsyms);
 800a9aa:	4b4a      	ldr	r3, [pc, #296]	; (800aad4 <rxlora+0x1c0>)
 800a9ac:	7c1b      	ldrb	r3, [r3, #16]
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	201f      	movs	r0, #31
 800a9b2:	f7ff fc7b 	bl	800a2ac <writeReg>
    // set sync word
    writeReg(LORARegSyncWord, LORA_MAC_PREAMBLE);
 800a9b6:	2134      	movs	r1, #52	; 0x34
 800a9b8:	2039      	movs	r0, #57	; 0x39
 800a9ba:	f7ff fc77 	bl	800a2ac <writeReg>

    // configure DIO mapping DIO0=RxDone DIO1=RxTout DIO2=NOP
    writeReg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_RXTOUT|MAP_DIO2_LORA_NOP);
 800a9be:	21c0      	movs	r1, #192	; 0xc0
 800a9c0:	2040      	movs	r0, #64	; 0x40
 800a9c2:	f7ff fc73 	bl	800a2ac <writeReg>
    // clear all radio IRQ flags
    writeReg(LORARegIrqFlags, 0xFF);
 800a9c6:	21ff      	movs	r1, #255	; 0xff
 800a9c8:	2012      	movs	r0, #18
 800a9ca:	f7ff fc6f 	bl	800a2ac <writeReg>
    // enable required radio IRQs
    writeReg(LORARegIrqFlagsMask, ~TABLE_GET_U1(rxlorairqmask, rxmode));
 800a9ce:	7bfb      	ldrb	r3, [r7, #15]
 800a9d0:	4619      	mov	r1, r3
 800a9d2:	4841      	ldr	r0, [pc, #260]	; (800aad8 <rxlora+0x1c4>)
 800a9d4:	f7fb faf7 	bl	8005fc6 <table_get_u1>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	43db      	mvns	r3, r3
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	4619      	mov	r1, r3
 800a9e0:	2011      	movs	r0, #17
 800a9e2:	f7ff fc63 	bl	800a2ac <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 800a9e6:	2000      	movs	r0, #0
 800a9e8:	f000 fc37 	bl	800b25a <hal_pin_rxtx>

    // now instruct the radio to receive
    if (rxmode == RXMODE_SINGLE) { // single rx
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d108      	bne.n	800aa04 <rxlora+0xf0>
        hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 800a9f2:	4b38      	ldr	r3, [pc, #224]	; (800aad4 <rxlora+0x1c0>)
 800a9f4:	685b      	ldr	r3, [r3, #4]
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	f000 fcfd 	bl	800b3f6 <hal_waitUntil>
        opmode(OPMODE_RX_SINGLE);
 800a9fc:	2006      	movs	r0, #6
 800a9fe:	f7ff fce3 	bl	800a3c8 <opmode>
 800aa02:	e002      	b.n	800aa0a <rxlora+0xf6>
    } else { // continous rx (scan or rssi)
        opmode(OPMODE_RX);
 800aa04:	2005      	movs	r0, #5
 800aa06:	f7ff fcdf 	bl	800a3c8 <opmode>
    }

#if LMIC_DEBUG_LEVEL > 0
    if (rxmode == RXMODE_RSSI) {
 800aa0a:	7bfb      	ldrb	r3, [r7, #15]
 800aa0c:	2b02      	cmp	r3, #2
 800aa0e:	d103      	bne.n	800aa18 <rxlora+0x104>
        lmic_printf("RXMODE_RSSI\n");
 800aa10:	4832      	ldr	r0, [pc, #200]	; (800aadc <rxlora+0x1c8>)
 800aa12:	f000 fec9 	bl	800b7a8 <puts>
               cr == CR_4_5 ? 5 : (cr == CR_4_6 ? 6 : (cr == CR_4_7 ? 7 : 8)),
               getIh(LMIC.rps)
       );
    }
#endif
}
 800aa16:	e055      	b.n	800aac4 <rxlora+0x1b0>
        uint8_t sf = getSf(LMIC.rps) + 6; // 1 == SF7
 800aa18:	4b2e      	ldr	r3, [pc, #184]	; (800aad4 <rxlora+0x1c0>)
 800aa1a:	89db      	ldrh	r3, [r3, #14]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7fc f8bb 	bl	8006b98 <getSf>
 800aa22:	4603      	mov	r3, r0
 800aa24:	3306      	adds	r3, #6
 800aa26:	75fb      	strb	r3, [r7, #23]
        uint8_t bw = getBw(LMIC.rps);
 800aa28:	4b2a      	ldr	r3, [pc, #168]	; (800aad4 <rxlora+0x1c0>)
 800aa2a:	89db      	ldrh	r3, [r3, #14]
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fc f8c3 	bl	8006bb8 <getBw>
 800aa32:	4603      	mov	r3, r0
 800aa34:	75bb      	strb	r3, [r7, #22]
        uint8_t cr = getCr(LMIC.rps);
 800aa36:	4b27      	ldr	r3, [pc, #156]	; (800aad4 <rxlora+0x1c0>)
 800aa38:	89db      	ldrh	r3, [r3, #14]
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	f7fc f8ce 	bl	8006bdc <getCr>
 800aa40:	4603      	mov	r3, r0
 800aa42:	757b      	strb	r3, [r7, #21]
        lmic_printf("%lu: %s, freq=%lu, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800aa44:	f7ff fb1e 	bl	800a084 <os_getTime>
 800aa48:	4680      	mov	r8, r0
 800aa4a:	7bfb      	ldrb	r3, [r7, #15]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d006      	beq.n	800aa5e <rxlora+0x14a>
               rxmode == RXMODE_SINGLE ? "RXMODE_SINGLE" : (rxmode == RXMODE_SCAN ? "RXMODE_SCAN" : "UNKNOWN_RX"),
 800aa50:	7bfb      	ldrb	r3, [r7, #15]
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d101      	bne.n	800aa5a <rxlora+0x146>
 800aa56:	4e22      	ldr	r6, [pc, #136]	; (800aae0 <rxlora+0x1cc>)
 800aa58:	e002      	b.n	800aa60 <rxlora+0x14c>
 800aa5a:	4e22      	ldr	r6, [pc, #136]	; (800aae4 <rxlora+0x1d0>)
 800aa5c:	e000      	b.n	800aa60 <rxlora+0x14c>
        lmic_printf("%lu: %s, freq=%lu, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800aa5e:	4e22      	ldr	r6, [pc, #136]	; (800aae8 <rxlora+0x1d4>)
 800aa60:	4b1c      	ldr	r3, [pc, #112]	; (800aad4 <rxlora+0x1c0>)
 800aa62:	689b      	ldr	r3, [r3, #8]
 800aa64:	60bb      	str	r3, [r7, #8]
 800aa66:	7dfb      	ldrb	r3, [r7, #23]
 800aa68:	607b      	str	r3, [r7, #4]
 800aa6a:	7dbb      	ldrb	r3, [r7, #22]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d007      	beq.n	800aa80 <rxlora+0x16c>
               bw == BW125 ? 125 : (bw == BW250 ? 250 : 500),
 800aa70:	7dbb      	ldrb	r3, [r7, #22]
 800aa72:	2b01      	cmp	r3, #1
 800aa74:	d101      	bne.n	800aa7a <rxlora+0x166>
 800aa76:	25fa      	movs	r5, #250	; 0xfa
 800aa78:	e003      	b.n	800aa82 <rxlora+0x16e>
 800aa7a:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 800aa7e:	e000      	b.n	800aa82 <rxlora+0x16e>
        lmic_printf("%lu: %s, freq=%lu, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800aa80:	257d      	movs	r5, #125	; 0x7d
 800aa82:	7d7b      	ldrb	r3, [r7, #21]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00b      	beq.n	800aaa0 <rxlora+0x18c>
               cr == CR_4_5 ? 5 : (cr == CR_4_6 ? 6 : (cr == CR_4_7 ? 7 : 8)),
 800aa88:	7d7b      	ldrb	r3, [r7, #21]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d006      	beq.n	800aa9c <rxlora+0x188>
 800aa8e:	7d7b      	ldrb	r3, [r7, #21]
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d101      	bne.n	800aa98 <rxlora+0x184>
 800aa94:	2407      	movs	r4, #7
 800aa96:	e004      	b.n	800aaa2 <rxlora+0x18e>
 800aa98:	2408      	movs	r4, #8
 800aa9a:	e002      	b.n	800aaa2 <rxlora+0x18e>
 800aa9c:	2406      	movs	r4, #6
 800aa9e:	e000      	b.n	800aaa2 <rxlora+0x18e>
        lmic_printf("%lu: %s, freq=%lu, SF=%d, BW=%d, CR=4/%d, IH=%d\n",
 800aaa0:	2405      	movs	r4, #5
 800aaa2:	4b0c      	ldr	r3, [pc, #48]	; (800aad4 <rxlora+0x1c0>)
 800aaa4:	89db      	ldrh	r3, [r3, #14]
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	f7fc f8ea 	bl	8006c80 <getIh>
 800aaac:	4603      	mov	r3, r0
 800aaae:	9303      	str	r3, [sp, #12]
 800aab0:	9402      	str	r4, [sp, #8]
 800aab2:	9501      	str	r5, [sp, #4]
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	9300      	str	r3, [sp, #0]
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	4632      	mov	r2, r6
 800aabc:	4641      	mov	r1, r8
 800aabe:	480b      	ldr	r0, [pc, #44]	; (800aaec <rxlora+0x1d8>)
 800aac0:	f000 fab6 	bl	800b030 <printf>
}
 800aac4:	bf00      	nop
 800aac6:	3718      	adds	r7, #24
 800aac8:	46bd      	mov	sp, r7
 800aaca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aace:	bf00      	nop
 800aad0:	0800c9b8 	.word	0x0800c9b8
 800aad4:	2000033c 	.word	0x2000033c
 800aad8:	0800dda8 	.word	0x0800dda8
 800aadc:	0800ca08 	.word	0x0800ca08
 800aae0:	0800ca14 	.word	0x0800ca14
 800aae4:	0800ca20 	.word	0x0800ca20
 800aae8:	0800ca2c 	.word	0x0800ca2c
 800aaec:	0800ca3c 	.word	0x0800ca3c

0800aaf0 <rxfsk>:

static void rxfsk (uint8_t rxmode) {
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b082      	sub	sp, #8
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	71fb      	strb	r3, [r7, #7]
    // only single rx (no continuous scanning, no noise sampling)
    ASSERT( rxmode == RXMODE_SINGLE );
 800aafa:	79fb      	ldrb	r3, [r7, #7]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d004      	beq.n	800ab0a <rxfsk+0x1a>
 800ab00:	f240 217f 	movw	r1, #639	; 0x27f
 800ab04:	4834      	ldr	r0, [pc, #208]	; (800abd8 <rxfsk+0xe8>)
 800ab06:	f000 fd2d 	bl	800b564 <hal_failed>
    // select FSK modem (from sleep mode)
    //writeReg(RegOpMode, 0x00); // (not LoRa)
    opmodeFSK();
 800ab0a:	f7ff fc89 	bl	800a420 <opmodeFSK>
    ASSERT((readReg(RegOpMode) & OPMODE_LORA) == 0);
 800ab0e:	2001      	movs	r0, #1
 800ab10:	f7ff fbe9 	bl	800a2e6 <readReg>
 800ab14:	4603      	mov	r3, r0
 800ab16:	b25b      	sxtb	r3, r3
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	da04      	bge.n	800ab26 <rxfsk+0x36>
 800ab1c:	f240 2183 	movw	r1, #643	; 0x283
 800ab20:	482d      	ldr	r0, [pc, #180]	; (800abd8 <rxfsk+0xe8>)
 800ab22:	f000 fd1f 	bl	800b564 <hal_failed>
    // enter standby mode (warm up))
    opmode(OPMODE_STANDBY);
 800ab26:	2001      	movs	r0, #1
 800ab28:	f7ff fc4e 	bl	800a3c8 <opmode>
    // configure frequency
    configChannel();
 800ab2c:	f7ff fd3e 	bl	800a5ac <configChannel>
    // set LNA gain
    //writeReg(RegLna, 0x20|0x03); // max gain, boost enable
    writeReg(RegLna, LNA_RX_GAIN);
 800ab30:	2121      	movs	r1, #33	; 0x21
 800ab32:	200c      	movs	r0, #12
 800ab34:	f7ff fbba 	bl	800a2ac <writeReg>
    // configure receiver
    writeReg(FSKRegRxConfig, 0x1E); // AFC auto, AGC, trigger on preamble?!?
 800ab38:	211e      	movs	r1, #30
 800ab3a:	200d      	movs	r0, #13
 800ab3c:	f7ff fbb6 	bl	800a2ac <writeReg>
    // set receiver bandwidth
    writeReg(FSKRegRxBw, 0x0B); // 50kHz SSb
 800ab40:	210b      	movs	r1, #11
 800ab42:	2012      	movs	r0, #18
 800ab44:	f7ff fbb2 	bl	800a2ac <writeReg>
    // set AFC bandwidth
    writeReg(FSKRegAfcBw, 0x12); // 83.3kHz SSB
 800ab48:	2112      	movs	r1, #18
 800ab4a:	2013      	movs	r0, #19
 800ab4c:	f7ff fbae 	bl	800a2ac <writeReg>
    // set preamble detection
    writeReg(FSKRegPreambleDetect, 0xAA); // enable, 2 bytes, 10 chip errors
 800ab50:	21aa      	movs	r1, #170	; 0xaa
 800ab52:	201f      	movs	r0, #31
 800ab54:	f7ff fbaa 	bl	800a2ac <writeReg>
    // set sync config
    writeReg(FSKRegSyncConfig, 0x12); // no auto restart, preamble 0xAA, enable, fill FIFO, 3 bytes sync
 800ab58:	2112      	movs	r1, #18
 800ab5a:	2027      	movs	r0, #39	; 0x27
 800ab5c:	f7ff fba6 	bl	800a2ac <writeReg>
    // set packet config
    writeReg(FSKRegPacketConfig1, 0xD8); // var-length, whitening, crc, no auto-clear, no adr filter
 800ab60:	21d8      	movs	r1, #216	; 0xd8
 800ab62:	2030      	movs	r0, #48	; 0x30
 800ab64:	f7ff fba2 	bl	800a2ac <writeReg>
    writeReg(FSKRegPacketConfig2, 0x40); // packet mode
 800ab68:	2140      	movs	r1, #64	; 0x40
 800ab6a:	2031      	movs	r0, #49	; 0x31
 800ab6c:	f7ff fb9e 	bl	800a2ac <writeReg>
    // set sync value
    writeReg(FSKRegSyncValue1, 0xC1);
 800ab70:	21c1      	movs	r1, #193	; 0xc1
 800ab72:	2028      	movs	r0, #40	; 0x28
 800ab74:	f7ff fb9a 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncValue2, 0x94);
 800ab78:	2194      	movs	r1, #148	; 0x94
 800ab7a:	2029      	movs	r0, #41	; 0x29
 800ab7c:	f7ff fb96 	bl	800a2ac <writeReg>
    writeReg(FSKRegSyncValue3, 0xC1);
 800ab80:	21c1      	movs	r1, #193	; 0xc1
 800ab82:	202a      	movs	r0, #42	; 0x2a
 800ab84:	f7ff fb92 	bl	800a2ac <writeReg>
    // set preamble timeout
    writeReg(FSKRegRxTimeout2, 0xFF);//(LMIC.rxsyms+1)/2);
 800ab88:	21ff      	movs	r1, #255	; 0xff
 800ab8a:	2021      	movs	r0, #33	; 0x21
 800ab8c:	f7ff fb8e 	bl	800a2ac <writeReg>
    // set bitrate
    writeReg(FSKRegBitrateMsb, 0x02); // 50kbps
 800ab90:	2102      	movs	r1, #2
 800ab92:	2002      	movs	r0, #2
 800ab94:	f7ff fb8a 	bl	800a2ac <writeReg>
    writeReg(FSKRegBitrateLsb, 0x80);
 800ab98:	2180      	movs	r1, #128	; 0x80
 800ab9a:	2003      	movs	r0, #3
 800ab9c:	f7ff fb86 	bl	800a2ac <writeReg>
    // set frequency deviation
    writeReg(FSKRegFdevMsb, 0x01); // +/- 25kHz
 800aba0:	2101      	movs	r1, #1
 800aba2:	2004      	movs	r0, #4
 800aba4:	f7ff fb82 	bl	800a2ac <writeReg>
    writeReg(FSKRegFdevLsb, 0x99);
 800aba8:	2199      	movs	r1, #153	; 0x99
 800abaa:	2005      	movs	r0, #5
 800abac:	f7ff fb7e 	bl	800a2ac <writeReg>

    // configure DIO mapping DIO0=PayloadReady DIO1=NOP DIO2=TimeOut
    writeReg(RegDioMapping1, MAP_DIO0_FSK_READY|MAP_DIO1_FSK_NOP|MAP_DIO2_FSK_TIMEOUT);
 800abb0:	2138      	movs	r1, #56	; 0x38
 800abb2:	2040      	movs	r0, #64	; 0x40
 800abb4:	f7ff fb7a 	bl	800a2ac <writeReg>

    // enable antenna switch for RX
    hal_pin_rxtx(0);
 800abb8:	2000      	movs	r0, #0
 800abba:	f000 fb4e 	bl	800b25a <hal_pin_rxtx>

    // now instruct the radio to receive
    hal_waitUntil(LMIC.rxtime); // busy wait until exact rx time
 800abbe:	4b07      	ldr	r3, [pc, #28]	; (800abdc <rxfsk+0xec>)
 800abc0:	685b      	ldr	r3, [r3, #4]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f000 fc17 	bl	800b3f6 <hal_waitUntil>
    opmode(OPMODE_RX); // no single rx mode available in FSK
 800abc8:	2005      	movs	r0, #5
 800abca:	f7ff fbfd 	bl	800a3c8 <opmode>
}
 800abce:	bf00      	nop
 800abd0:	3708      	adds	r7, #8
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	0800c9b8 	.word	0x0800c9b8
 800abdc:	2000033c 	.word	0x2000033c

0800abe0 <startrx>:

static void startrx (uint8_t rxmode) {
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	4603      	mov	r3, r0
 800abe8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (readReg(RegOpMode) & OPMODE_MASK) == OPMODE_SLEEP );
 800abea:	2001      	movs	r0, #1
 800abec:	f7ff fb7b 	bl	800a2e6 <readReg>
 800abf0:	4603      	mov	r3, r0
 800abf2:	f003 0307 	and.w	r3, r3, #7
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d004      	beq.n	800ac04 <startrx+0x24>
 800abfa:	f240 21b1 	movw	r1, #689	; 0x2b1
 800abfe:	480c      	ldr	r0, [pc, #48]	; (800ac30 <startrx+0x50>)
 800ac00:	f000 fcb0 	bl	800b564 <hal_failed>
    if(getSf(LMIC.rps) == FSK) { // FSK modem
 800ac04:	4b0b      	ldr	r3, [pc, #44]	; (800ac34 <startrx+0x54>)
 800ac06:	89db      	ldrh	r3, [r3, #14]
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f7fb ffc5 	bl	8006b98 <getSf>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d104      	bne.n	800ac1e <startrx+0x3e>
        rxfsk(rxmode);
 800ac14:	79fb      	ldrb	r3, [r7, #7]
 800ac16:	4618      	mov	r0, r3
 800ac18:	f7ff ff6a 	bl	800aaf0 <rxfsk>
    } else { // LoRa modem
        rxlora(rxmode);
    }
    // the radio will go back to STANDBY mode as soon as the RX is finished
    // or timed out, and the corresponding IRQ will inform us about completion.
}
 800ac1c:	e003      	b.n	800ac26 <startrx+0x46>
        rxlora(rxmode);
 800ac1e:	79fb      	ldrb	r3, [r7, #7]
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7ff fe77 	bl	800a914 <rxlora>
}
 800ac26:	bf00      	nop
 800ac28:	3708      	adds	r7, #8
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	0800c9b8 	.word	0x0800c9b8
 800ac34:	2000033c 	.word	0x2000033c

0800ac38 <radio_init>:

// get random seed from wideband noise rssi
void radio_init () {
 800ac38:	b590      	push	{r4, r7, lr}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 800ac3e:	f000 fc4b 	bl	800b4d8 <hal_disableIRQs>

    // manually reset radio
#ifdef LMIC_SX1276
    hal_pin_rst(0); // drive RST pin low
 800ac42:	2000      	movs	r0, #0
 800ac44:	f000 fb26 	bl	800b294 <hal_pin_rst>
#else
    hal_pin_rst(1); // drive RST pin high
#endif
    hal_waitUntil(os_getTime()+ms2osticks(1)); // wait >100us
 800ac48:	f7ff fa1c 	bl	800a084 <os_getTime>
 800ac4c:	4603      	mov	r3, r0
 800ac4e:	3320      	adds	r3, #32
 800ac50:	4618      	mov	r0, r3
 800ac52:	f000 fbd0 	bl	800b3f6 <hal_waitUntil>
    hal_pin_rst(1); // configure RST pin floating!
 800ac56:	2001      	movs	r0, #1
 800ac58:	f000 fb1c 	bl	800b294 <hal_pin_rst>
    hal_waitUntil(os_getTime()+ms2osticks(5)); // wait 5ms
 800ac5c:	f7ff fa12 	bl	800a084 <os_getTime>
 800ac60:	4603      	mov	r3, r0
 800ac62:	33a0      	adds	r3, #160	; 0xa0
 800ac64:	4618      	mov	r0, r3
 800ac66:	f000 fbc6 	bl	800b3f6 <hal_waitUntil>
    opmode(OPMODE_SLEEP);
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	f7ff fbac 	bl	800a3c8 <opmode>

    // some sanity checks, e.g., read version number
    uint8_t v = readReg(RegVersion);
 800ac70:	2042      	movs	r0, #66	; 0x42
 800ac72:	f7ff fb38 	bl	800a2e6 <readReg>
 800ac76:	4603      	mov	r3, r0
 800ac78:	73fb      	strb	r3, [r7, #15]
#ifdef LMIC_SX1276
    ASSERT(v == 0x12 );
 800ac7a:	7bfb      	ldrb	r3, [r7, #15]
 800ac7c:	2b12      	cmp	r3, #18
 800ac7e:	d004      	beq.n	800ac8a <radio_init+0x52>
 800ac80:	f240 21cd 	movw	r1, #717	; 0x2cd
 800ac84:	4847      	ldr	r0, [pc, #284]	; (800ada4 <radio_init+0x16c>)
 800ac86:	f000 fc6d 	bl	800b564 <hal_failed>
    ASSERT(v == 0x22);
#else
#error Missing LMIC_SX1272/LMIC_SX1276
#endif
    // seed 15-byte randomness via noise rssi
    rxlora(RXMODE_RSSI);
 800ac8a:	2002      	movs	r0, #2
 800ac8c:	f7ff fe42 	bl	800a914 <rxlora>
    while( (readReg(RegOpMode) & OPMODE_MASK) != OPMODE_RX ); // continuous rx
 800ac90:	bf00      	nop
 800ac92:	2001      	movs	r0, #1
 800ac94:	f7ff fb27 	bl	800a2e6 <readReg>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	f003 0307 	and.w	r3, r3, #7
 800ac9e:	2b05      	cmp	r3, #5
 800aca0:	d1f7      	bne.n	800ac92 <radio_init+0x5a>
    for(int i=1; i<16; i++) {
 800aca2:	2301      	movs	r3, #1
 800aca4:	617b      	str	r3, [r7, #20]
 800aca6:	e02c      	b.n	800ad02 <radio_init+0xca>
        for(int j=0; j<8; j++) {
 800aca8:	2300      	movs	r3, #0
 800acaa:	613b      	str	r3, [r7, #16]
 800acac:	e023      	b.n	800acf6 <radio_init+0xbe>
            uint8_t b; // wait for two non-identical subsequent least-significant bits
            while( (b = readReg(LORARegRssiWideband) & 0x01) == (readReg(LORARegRssiWideband) & 0x01) );
 800acae:	bf00      	nop
 800acb0:	202c      	movs	r0, #44	; 0x2c
 800acb2:	f7ff fb18 	bl	800a2e6 <readReg>
 800acb6:	4603      	mov	r3, r0
 800acb8:	f003 0301 	and.w	r3, r3, #1
 800acbc:	71fb      	strb	r3, [r7, #7]
 800acbe:	79fc      	ldrb	r4, [r7, #7]
 800acc0:	202c      	movs	r0, #44	; 0x2c
 800acc2:	f7ff fb10 	bl	800a2e6 <readReg>
 800acc6:	4603      	mov	r3, r0
 800acc8:	f003 0301 	and.w	r3, r3, #1
 800accc:	429c      	cmp	r4, r3
 800acce:	d0ef      	beq.n	800acb0 <radio_init+0x78>
            randbuf[i] = (randbuf[i] << 1) | b;
 800acd0:	4a35      	ldr	r2, [pc, #212]	; (800ada8 <radio_init+0x170>)
 800acd2:	697b      	ldr	r3, [r7, #20]
 800acd4:	4413      	add	r3, r2
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	005b      	lsls	r3, r3, #1
 800acda:	b25a      	sxtb	r2, r3
 800acdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ace0:	4313      	orrs	r3, r2
 800ace2:	b25b      	sxtb	r3, r3
 800ace4:	b2d9      	uxtb	r1, r3
 800ace6:	4a30      	ldr	r2, [pc, #192]	; (800ada8 <radio_init+0x170>)
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	4413      	add	r3, r2
 800acec:	460a      	mov	r2, r1
 800acee:	701a      	strb	r2, [r3, #0]
        for(int j=0; j<8; j++) {
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	3301      	adds	r3, #1
 800acf4:	613b      	str	r3, [r7, #16]
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	2b07      	cmp	r3, #7
 800acfa:	ddd8      	ble.n	800acae <radio_init+0x76>
    for(int i=1; i<16; i++) {
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	3301      	adds	r3, #1
 800ad00:	617b      	str	r3, [r7, #20]
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	2b0f      	cmp	r3, #15
 800ad06:	ddcf      	ble.n	800aca8 <radio_init+0x70>
        }
    }
    randbuf[0] = 16; // set initial index
 800ad08:	4b27      	ldr	r3, [pc, #156]	; (800ada8 <radio_init+0x170>)
 800ad0a:	2210      	movs	r2, #16
 800ad0c:	701a      	strb	r2, [r3, #0]

#ifdef CFG_sx1276mb1_board
    // chain calibration
    writeReg(RegPaConfig, 0);
 800ad0e:	2100      	movs	r1, #0
 800ad10:	2009      	movs	r0, #9
 800ad12:	f7ff facb 	bl	800a2ac <writeReg>

    // Launch Rx chain calibration for LF band
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
 800ad16:	203b      	movs	r0, #59	; 0x3b
 800ad18:	f7ff fae5 	bl	800a2e6 <readReg>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad22:	b2db      	uxtb	r3, r3
 800ad24:	4619      	mov	r1, r3
 800ad26:	203b      	movs	r0, #59	; 0x3b
 800ad28:	f7ff fac0 	bl	800a2ac <writeReg>
    while((readReg(FSKRegImageCal)&RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING){ ; }
 800ad2c:	bf00      	nop
 800ad2e:	203b      	movs	r0, #59	; 0x3b
 800ad30:	f7ff fad9 	bl	800a2e6 <readReg>
 800ad34:	4603      	mov	r3, r0
 800ad36:	f003 0320 	and.w	r3, r3, #32
 800ad3a:	2b20      	cmp	r3, #32
 800ad3c:	d0f7      	beq.n	800ad2e <radio_init+0xf6>

    // Sets a Frequency in HF band
    uint32_t frf = 903000000;
 800ad3e:	4b1b      	ldr	r3, [pc, #108]	; (800adac <radio_init+0x174>)
 800ad40:	60bb      	str	r3, [r7, #8]
    writeReg(RegFrfMsb, (uint8_t)(frf>>16));
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	0c1b      	lsrs	r3, r3, #16
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	4619      	mov	r1, r3
 800ad4a:	2006      	movs	r0, #6
 800ad4c:	f7ff faae 	bl	800a2ac <writeReg>
    writeReg(RegFrfMid, (uint8_t)(frf>> 8));
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	0a1b      	lsrs	r3, r3, #8
 800ad54:	b2db      	uxtb	r3, r3
 800ad56:	4619      	mov	r1, r3
 800ad58:	2007      	movs	r0, #7
 800ad5a:	f7ff faa7 	bl	800a2ac <writeReg>
    writeReg(RegFrfLsb, (uint8_t)(frf>> 0));
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	4619      	mov	r1, r3
 800ad64:	2008      	movs	r0, #8
 800ad66:	f7ff faa1 	bl	800a2ac <writeReg>

    // Launch Rx chain calibration for HF band
    writeReg(FSKRegImageCal, (readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_MASK)|RF_IMAGECAL_IMAGECAL_START);
 800ad6a:	203b      	movs	r0, #59	; 0x3b
 800ad6c:	f7ff fabb 	bl	800a2e6 <readReg>
 800ad70:	4603      	mov	r3, r0
 800ad72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad76:	b2db      	uxtb	r3, r3
 800ad78:	4619      	mov	r1, r3
 800ad7a:	203b      	movs	r0, #59	; 0x3b
 800ad7c:	f7ff fa96 	bl	800a2ac <writeReg>
    while((readReg(FSKRegImageCal) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL_RUNNING) { ; }
 800ad80:	bf00      	nop
 800ad82:	203b      	movs	r0, #59	; 0x3b
 800ad84:	f7ff faaf 	bl	800a2e6 <readReg>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	f003 0320 	and.w	r3, r3, #32
 800ad8e:	2b20      	cmp	r3, #32
 800ad90:	d0f7      	beq.n	800ad82 <radio_init+0x14a>
#endif /* CFG_sx1276mb1_board */

    opmode(OPMODE_SLEEP);
 800ad92:	2000      	movs	r0, #0
 800ad94:	f7ff fb18 	bl	800a3c8 <opmode>

    hal_enableIRQs();
 800ad98:	f000 fbae 	bl	800b4f8 <hal_enableIRQs>
}
 800ad9c:	bf00      	nop
 800ad9e:	371c      	adds	r7, #28
 800ada0:	46bd      	mov	sp, r7
 800ada2:	bd90      	pop	{r4, r7, pc}
 800ada4:	0800c9b8 	.word	0x0800c9b8
 800ada8:	2000048c 	.word	0x2000048c
 800adac:	35d2afc0 	.word	0x35d2afc0

0800adb0 <radio_rand1>:

// return next random byte derived from seed buffer
// (buf[0] holds index of next byte to be returned)
uint8_t radio_rand1 () {
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
    uint8_t i = randbuf[0];
 800adb6:	4b12      	ldr	r3, [pc, #72]	; (800ae00 <radio_rand1+0x50>)
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	71fb      	strb	r3, [r7, #7]
    ASSERT( i != 0 );
 800adbc:	79fb      	ldrb	r3, [r7, #7]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d104      	bne.n	800adcc <radio_rand1+0x1c>
 800adc2:	f240 21fb 	movw	r1, #763	; 0x2fb
 800adc6:	480f      	ldr	r0, [pc, #60]	; (800ae04 <radio_rand1+0x54>)
 800adc8:	f000 fbcc 	bl	800b564 <hal_failed>
    if( i==16 ) {
 800adcc:	79fb      	ldrb	r3, [r7, #7]
 800adce:	2b10      	cmp	r3, #16
 800add0:	d106      	bne.n	800ade0 <radio_rand1+0x30>
        os_aes(AES_ENC, randbuf, 16); // encrypt seed with any key
 800add2:	2210      	movs	r2, #16
 800add4:	490a      	ldr	r1, [pc, #40]	; (800ae00 <radio_rand1+0x50>)
 800add6:	2000      	movs	r0, #0
 800add8:	f7fb f9b8 	bl	800614c <os_aes>
        i = 0;
 800addc:	2300      	movs	r3, #0
 800adde:	71fb      	strb	r3, [r7, #7]
    }
    uint8_t v = randbuf[i++];
 800ade0:	79fb      	ldrb	r3, [r7, #7]
 800ade2:	1c5a      	adds	r2, r3, #1
 800ade4:	71fa      	strb	r2, [r7, #7]
 800ade6:	461a      	mov	r2, r3
 800ade8:	4b05      	ldr	r3, [pc, #20]	; (800ae00 <radio_rand1+0x50>)
 800adea:	5c9b      	ldrb	r3, [r3, r2]
 800adec:	71bb      	strb	r3, [r7, #6]
    randbuf[0] = i;
 800adee:	4a04      	ldr	r2, [pc, #16]	; (800ae00 <radio_rand1+0x50>)
 800adf0:	79fb      	ldrb	r3, [r7, #7]
 800adf2:	7013      	strb	r3, [r2, #0]
    return v;
 800adf4:	79bb      	ldrb	r3, [r7, #6]
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3708      	adds	r7, #8
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}
 800adfe:	bf00      	nop
 800ae00:	2000048c 	.word	0x2000048c
 800ae04:	0800c9b8 	.word	0x0800c9b8

0800ae08 <radio_irq_handler>:
    [SF12] = us2osticks(31189), // (1022 ticks)
};

// called by hal ext IRQ handler
// (radio goes to stanby mode after tx/rx operations)
void radio_irq_handler (uint8_t dio) {
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	4603      	mov	r3, r0
 800ae10:	71fb      	strb	r3, [r7, #7]
    uint8_t s = readReg(RegOpMode);
    uint8_t c = readReg(LORARegModemConfig2);
    opmode(OPMODE_TX);
    return;
#endif
    ostime_t now = os_getTime();
 800ae12:	f7ff f937 	bl	800a084 <os_getTime>
 800ae16:	60f8      	str	r0, [r7, #12]
    volatile uint8_t mode = readReg(RegOpMode);
 800ae18:	2001      	movs	r0, #1
 800ae1a:	f7ff fa64 	bl	800a2e6 <readReg>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	723b      	strb	r3, [r7, #8]
    if( ( mode & OPMODE_LORA) != 0) { // LORA modem
 800ae22:	7a3b      	ldrb	r3, [r7, #8]
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	b25b      	sxtb	r3, r3
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	da7b      	bge.n	800af24 <radio_irq_handler+0x11c>
        uint8_t flags = readReg(LORARegIrqFlags);
 800ae2c:	2012      	movs	r0, #18
 800ae2e:	f7ff fa5a 	bl	800a2e6 <readReg>
 800ae32:	4603      	mov	r3, r0
 800ae34:	727b      	strb	r3, [r7, #9]
        lmic_printf("%lu: irq: dio: 0x%x flags: 0x%x\n", now, dio, flags);
 800ae36:	79fa      	ldrb	r2, [r7, #7]
 800ae38:	7a7b      	ldrb	r3, [r7, #9]
 800ae3a:	68f9      	ldr	r1, [r7, #12]
 800ae3c:	4860      	ldr	r0, [pc, #384]	; (800afc0 <radio_irq_handler+0x1b8>)
 800ae3e:	f000 f8f7 	bl	800b030 <printf>
        if( flags & IRQ_LORA_TXDONE_MASK ) {
 800ae42:	7a7b      	ldrb	r3, [r7, #9]
 800ae44:	f003 0308 	and.w	r3, r3, #8
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d004      	beq.n	800ae56 <radio_irq_handler+0x4e>
            // save exact tx time
            LMIC.txend = now - us2osticks(43); // TXDONE FIXUP
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	3b01      	subs	r3, #1
 800ae50:	4a5c      	ldr	r2, [pc, #368]	; (800afc4 <radio_irq_handler+0x1bc>)
 800ae52:	6013      	str	r3, [r2, #0]
 800ae54:	e05d      	b.n	800af12 <radio_irq_handler+0x10a>
        } else if( flags & IRQ_LORA_RXDONE_MASK ) {
 800ae56:	7a7b      	ldrb	r3, [r7, #9]
 800ae58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d050      	beq.n	800af02 <radio_irq_handler+0xfa>
            // save exact rx time
            if(getBw(LMIC.rps) == BW125) {
 800ae60:	4b58      	ldr	r3, [pc, #352]	; (800afc4 <radio_irq_handler+0x1bc>)
 800ae62:	89db      	ldrh	r3, [r3, #14]
 800ae64:	4618      	mov	r0, r3
 800ae66:	f7fb fea7 	bl	8006bb8 <getBw>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10e      	bne.n	800ae8e <radio_irq_handler+0x86>
                now -= TABLE_GET_U2(LORA_RXDONE_FIXUP, getSf(LMIC.rps));
 800ae70:	4b54      	ldr	r3, [pc, #336]	; (800afc4 <radio_irq_handler+0x1bc>)
 800ae72:	89db      	ldrh	r3, [r3, #14]
 800ae74:	4618      	mov	r0, r3
 800ae76:	f7fb fe8f 	bl	8006b98 <getSf>
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	4852      	ldr	r0, [pc, #328]	; (800afc8 <radio_irq_handler+0x1c0>)
 800ae80:	f7fb f8b0 	bl	8005fe4 <table_get_u2>
 800ae84:	4603      	mov	r3, r0
 800ae86:	461a      	mov	r2, r3
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	1a9b      	subs	r3, r3, r2
 800ae8c:	60fb      	str	r3, [r7, #12]
            }
            LMIC.rxtime = now;
 800ae8e:	4a4d      	ldr	r2, [pc, #308]	; (800afc4 <radio_irq_handler+0x1bc>)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 800ae94:	201d      	movs	r0, #29
 800ae96:	f7ff fa26 	bl	800a2e6 <readReg>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	f003 0304 	and.w	r3, r3, #4
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d005      	beq.n	800aeb0 <radio_irq_handler+0xa8>
                readReg(LORARegPayloadLength) : readReg(LORARegRxNbBytes);
 800aea4:	2022      	movs	r0, #34	; 0x22
 800aea6:	f7ff fa1e 	bl	800a2e6 <readReg>
 800aeaa:	4603      	mov	r3, r0
 800aeac:	461a      	mov	r2, r3
 800aeae:	e004      	b.n	800aeba <radio_irq_handler+0xb2>
 800aeb0:	2013      	movs	r0, #19
 800aeb2:	f7ff fa18 	bl	800a2e6 <readReg>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	461a      	mov	r2, r3
            LMIC.dataLen = (readReg(LORARegModemConfig1) & SX1272_MC1_IMPLICIT_HEADER_MODE_ON) ?
 800aeba:	4b42      	ldr	r3, [pc, #264]	; (800afc4 <radio_irq_handler+0x1bc>)
 800aebc:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
            // set FIFO read address pointer
            writeReg(LORARegFifoAddrPtr, readReg(LORARegFifoRxCurrentAddr));
 800aec0:	2010      	movs	r0, #16
 800aec2:	f7ff fa10 	bl	800a2e6 <readReg>
 800aec6:	4603      	mov	r3, r0
 800aec8:	4619      	mov	r1, r3
 800aeca:	200d      	movs	r0, #13
 800aecc:	f7ff f9ee 	bl	800a2ac <writeReg>
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800aed0:	4b3c      	ldr	r3, [pc, #240]	; (800afc4 <radio_irq_handler+0x1bc>)
 800aed2:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800aed6:	461a      	mov	r2, r3
 800aed8:	493c      	ldr	r1, [pc, #240]	; (800afcc <radio_irq_handler+0x1c4>)
 800aeda:	2000      	movs	r0, #0
 800aedc:	f7ff fa49 	bl	800a372 <readBuf>
            // read rx quality parameters
            LMIC.snr  = readReg(LORARegPktSnrValue); // SNR [dB] * 4
 800aee0:	2019      	movs	r0, #25
 800aee2:	f7ff fa00 	bl	800a2e6 <readReg>
 800aee6:	4603      	mov	r3, r0
 800aee8:	b25a      	sxtb	r2, r3
 800aeea:	4b36      	ldr	r3, [pc, #216]	; (800afc4 <radio_irq_handler+0x1bc>)
 800aeec:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = readReg(LORARegPktRssiValue) - 125 + 64; // RSSI [dBm] (-196...+63)
 800aeee:	201a      	movs	r0, #26
 800aef0:	f7ff f9f9 	bl	800a2e6 <readReg>
 800aef4:	4603      	mov	r3, r0
 800aef6:	3b3d      	subs	r3, #61	; 0x3d
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	b25a      	sxtb	r2, r3
 800aefc:	4b31      	ldr	r3, [pc, #196]	; (800afc4 <radio_irq_handler+0x1bc>)
 800aefe:	731a      	strb	r2, [r3, #12]
 800af00:	e007      	b.n	800af12 <radio_irq_handler+0x10a>
        } else if( flags & IRQ_LORA_RXTOUT_MASK ) {
 800af02:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800af06:	2b00      	cmp	r3, #0
 800af08:	da03      	bge.n	800af12 <radio_irq_handler+0x10a>
            // indicate timeout
            LMIC.dataLen = 0;
 800af0a:	4b2e      	ldr	r3, [pc, #184]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af0c:	2200      	movs	r2, #0
 800af0e:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
        }
        // mask all radio IRQs
        writeReg(LORARegIrqFlagsMask, 0xFF);
 800af12:	21ff      	movs	r1, #255	; 0xff
 800af14:	2011      	movs	r0, #17
 800af16:	f7ff f9c9 	bl	800a2ac <writeReg>
        // clear radio IRQ flags
        writeReg(LORARegIrqFlags, 0xFF);
 800af1a:	21ff      	movs	r1, #255	; 0xff
 800af1c:	2012      	movs	r0, #18
 800af1e:	f7ff f9c5 	bl	800a2ac <writeReg>
 800af22:	e040      	b.n	800afa6 <radio_irq_handler+0x19e>
    } else { // FSK modem
        uint8_t flags1 = readReg(FSKRegIrqFlags1);
 800af24:	203e      	movs	r0, #62	; 0x3e
 800af26:	f7ff f9de 	bl	800a2e6 <readReg>
 800af2a:	4603      	mov	r3, r0
 800af2c:	72fb      	strb	r3, [r7, #11]
        uint8_t flags2 = readReg(FSKRegIrqFlags2);
 800af2e:	203f      	movs	r0, #63	; 0x3f
 800af30:	f7ff f9d9 	bl	800a2e6 <readReg>
 800af34:	4603      	mov	r3, r0
 800af36:	72bb      	strb	r3, [r7, #10]
        if( flags2 & IRQ_FSK2_PACKETSENT_MASK ) {
 800af38:	7abb      	ldrb	r3, [r7, #10]
 800af3a:	f003 0308 	and.w	r3, r3, #8
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d003      	beq.n	800af4a <radio_irq_handler+0x142>
            // save exact tx time
            LMIC.txend = now;
 800af42:	4a20      	ldr	r2, [pc, #128]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6013      	str	r3, [r2, #0]
 800af48:	e02d      	b.n	800afa6 <radio_irq_handler+0x19e>
        } else if( flags2 & IRQ_FSK2_PAYLOADREADY_MASK ) {
 800af4a:	7abb      	ldrb	r3, [r7, #10]
 800af4c:	f003 0304 	and.w	r3, r3, #4
 800af50:	2b00      	cmp	r3, #0
 800af52:	d019      	beq.n	800af88 <radio_irq_handler+0x180>
            // save exact rx time
            LMIC.rxtime = now;
 800af54:	4a1b      	ldr	r2, [pc, #108]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6053      	str	r3, [r2, #4]
            // read the PDU and inform the MAC that we received something
            LMIC.dataLen = readReg(FSKRegPayloadLength);
 800af5a:	2032      	movs	r0, #50	; 0x32
 800af5c:	f7ff f9c3 	bl	800a2e6 <readReg>
 800af60:	4603      	mov	r3, r0
 800af62:	461a      	mov	r2, r3
 800af64:	4b17      	ldr	r3, [pc, #92]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af66:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
            // now read the FIFO
            readBuf(RegFifo, LMIC.frame, LMIC.dataLen);
 800af6a:	4b16      	ldr	r3, [pc, #88]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af6c:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 800af70:	461a      	mov	r2, r3
 800af72:	4916      	ldr	r1, [pc, #88]	; (800afcc <radio_irq_handler+0x1c4>)
 800af74:	2000      	movs	r0, #0
 800af76:	f7ff f9fc 	bl	800a372 <readBuf>
            // read rx quality parameters
            LMIC.snr  = 0; // determine snr
 800af7a:	4b12      	ldr	r3, [pc, #72]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af7c:	2200      	movs	r2, #0
 800af7e:	735a      	strb	r2, [r3, #13]
            LMIC.rssi = 0; // determine rssi
 800af80:	4b10      	ldr	r3, [pc, #64]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af82:	2200      	movs	r2, #0
 800af84:	731a      	strb	r2, [r3, #12]
 800af86:	e00e      	b.n	800afa6 <radio_irq_handler+0x19e>
        } else if( flags1 & IRQ_FSK1_TIMEOUT_MASK ) {
 800af88:	7afb      	ldrb	r3, [r7, #11]
 800af8a:	f003 0304 	and.w	r3, r3, #4
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d004      	beq.n	800af9c <radio_irq_handler+0x194>
            // indicate timeout
            LMIC.dataLen = 0;
 800af92:	4b0c      	ldr	r3, [pc, #48]	; (800afc4 <radio_irq_handler+0x1bc>)
 800af94:	2200      	movs	r2, #0
 800af96:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
 800af9a:	e004      	b.n	800afa6 <radio_irq_handler+0x19e>
        } else {
            ASSERT(0);
 800af9c:	f240 3157 	movw	r1, #855	; 0x357
 800afa0:	480b      	ldr	r0, [pc, #44]	; (800afd0 <radio_irq_handler+0x1c8>)
 800afa2:	f000 fadf 	bl	800b564 <hal_failed>
        }
    }
    // go from stanby to sleep
    opmode(OPMODE_SLEEP);
 800afa6:	2000      	movs	r0, #0
 800afa8:	f7ff fa0e 	bl	800a3c8 <opmode>
    // run os job (use preset func ptr)
    os_setCallback(&LMIC.osjob, LMIC.osjob.func);
 800afac:	4b05      	ldr	r3, [pc, #20]	; (800afc4 <radio_irq_handler+0x1bc>)
 800afae:	69db      	ldr	r3, [r3, #28]
 800afb0:	4619      	mov	r1, r3
 800afb2:	4808      	ldr	r0, [pc, #32]	; (800afd4 <radio_irq_handler+0x1cc>)
 800afb4:	f7ff f8bc 	bl	800a130 <os_setCallback>
}
 800afb8:	bf00      	nop
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}
 800afc0:	0800ca70 	.word	0x0800ca70
 800afc4:	2000033c 	.word	0x2000033c
 800afc8:	0800ddac 	.word	0x0800ddac
 800afcc:	20000420 	.word	0x20000420
 800afd0:	0800c9b8 	.word	0x0800c9b8
 800afd4:	20000350 	.word	0x20000350

0800afd8 <os_radio>:

void os_radio (uint8_t mode) {
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	4603      	mov	r3, r0
 800afe0:	71fb      	strb	r3, [r7, #7]
    hal_disableIRQs();
 800afe2:	f000 fa79 	bl	800b4d8 <hal_disableIRQs>
    switch (mode) {
 800afe6:	79fb      	ldrb	r3, [r7, #7]
 800afe8:	2b03      	cmp	r3, #3
 800afea:	d81a      	bhi.n	800b022 <os_radio+0x4a>
 800afec:	a201      	add	r2, pc, #4	; (adr r2, 800aff4 <os_radio+0x1c>)
 800afee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff2:	bf00      	nop
 800aff4:	0800b005 	.word	0x0800b005
 800aff8:	0800b00d 	.word	0x0800b00d
 800affc:	0800b013 	.word	0x0800b013
 800b000:	0800b01b 	.word	0x0800b01b
      case RADIO_RST:
        // put radio to sleep
        opmode(OPMODE_SLEEP);
 800b004:	2000      	movs	r0, #0
 800b006:	f7ff f9df 	bl	800a3c8 <opmode>
        break;
 800b00a:	e00a      	b.n	800b022 <os_radio+0x4a>

      case RADIO_TX:
        // transmit frame now
        starttx(); // buf=LMIC.frame, len=LMIC.dataLen
 800b00c:	f7ff fc60 	bl	800a8d0 <starttx>
        break;
 800b010:	e007      	b.n	800b022 <os_radio+0x4a>

      case RADIO_RX:
        // receive frame now (exactly at rxtime)
        startrx(RXMODE_SINGLE); // buf=LMIC.frame, time=LMIC.rxtime, timeout=LMIC.rxsyms
 800b012:	2000      	movs	r0, #0
 800b014:	f7ff fde4 	bl	800abe0 <startrx>
        break;
 800b018:	e003      	b.n	800b022 <os_radio+0x4a>

      case RADIO_RXON:
        // start scanning for beacon now
        startrx(RXMODE_SCAN); // buf=LMIC.frame
 800b01a:	2001      	movs	r0, #1
 800b01c:	f7ff fde0 	bl	800abe0 <startrx>
        break;
 800b020:	bf00      	nop
    }
    hal_enableIRQs();
 800b022:	f000 fa69 	bl	800b4f8 <hal_enableIRQs>
}
 800b026:	bf00      	nop
 800b028:	3708      	adds	r7, #8
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop

0800b030 <printf>:
#define USART_TX_PORT   GPIOC
#define USART_TX_PIN    4
#define GPIO_AF_USART1  0x07

int printf(const char *format, ...)
{
 800b030:	b40f      	push	{r0, r1, r2, r3}
 800b032:	b580      	push	{r7, lr}
 800b034:	b09a      	sub	sp, #104	; 0x68
 800b036:	af00      	add	r7, sp, #0
  char buf[100];
  va_list ap;
  va_start(ap, format);
 800b038:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800b03c:	603b      	str	r3, [r7, #0]
  vsnprintf(buf, sizeof(buf), format, ap);
 800b03e:	1d38      	adds	r0, r7, #4
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800b044:	2164      	movs	r1, #100	; 0x64
 800b046:	f000 fc25 	bl	800b894 <vsniprintf>
  HAL_UART_Transmit(&huart1, (const uint8_t *) buf, strlen(buf), 5);
 800b04a:	1d3b      	adds	r3, r7, #4
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7f5 f8c7 	bl	80001e0 <strlen>
 800b052:	4603      	mov	r3, r0
 800b054:	b29a      	uxth	r2, r3
 800b056:	1d39      	adds	r1, r7, #4
 800b058:	2305      	movs	r3, #5
 800b05a:	4805      	ldr	r0, [pc, #20]	; (800b070 <printf+0x40>)
 800b05c:	f7f9 fff0 	bl	8005040 <HAL_UART_Transmit>
  va_end(ap);
  return 0;
 800b060:	2300      	movs	r3, #0
}
 800b062:	4618      	mov	r0, r3
 800b064:	3768      	adds	r7, #104	; 0x68
 800b066:	46bd      	mov	sp, r7
 800b068:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b06c:	b004      	add	sp, #16
 800b06e:	4770      	bx	lr
 800b070:	200001e0 	.word	0x200001e0

0800b074 <debug_init>:

void debug_init () {
 800b074:	b580      	push	{r7, lr}
 800b076:	af00      	add	r7, sp, #0
    USART1->BRR = 277; // 115200
    USART1->CR1 = USART_CR1_UE | USART_CR1_TE; // usart+transmitter enable
*/

    // print banner
    debug_str("\r\n============== DEBUG STARTED ==============\r\n");
 800b078:	4802      	ldr	r0, [pc, #8]	; (800b084 <debug_init+0x10>)
 800b07a:	f000 f83d 	bl	800b0f8 <debug_str>
}
 800b07e:	bf00      	nop
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	0800ca94 	.word	0x0800ca94

0800b088 <debug_char>:

void debug_led (int val) {
    hw_set_pin(LED_PORT, LED_PIN, val);
}

void debug_char (char c) {
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	4603      	mov	r3, r0
 800b090:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (const uint8_t *) &c, 1, 0);
 800b092:	1df9      	adds	r1, r7, #7
 800b094:	2300      	movs	r3, #0
 800b096:	2201      	movs	r2, #1
 800b098:	4803      	ldr	r0, [pc, #12]	; (800b0a8 <debug_char+0x20>)
 800b09a:	f7f9 ffd1 	bl	8005040 <HAL_UART_Transmit>
}
 800b09e:	bf00      	nop
 800b0a0:	3708      	adds	r7, #8
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	bf00      	nop
 800b0a8:	200001e0 	.word	0x200001e0

0800b0ac <debug_int>:
    for(int8_t n=24; n>=0; n-=8) {
        debug_hex(v>>n);
    }
}

void debug_int (int32_t v) {
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b08a      	sub	sp, #40	; 0x28
 800b0b0:	af02      	add	r7, sp, #8
 800b0b2:	6078      	str	r0, [r7, #4]
    char buf[10], *p = buf;
 800b0b4:	f107 030c 	add.w	r3, r7, #12
 800b0b8:	61fb      	str	r3, [r7, #28]
    int n = debug_fmt(buf, sizeof(buf), v, 10, 0, 0);
 800b0ba:	f107 000c 	add.w	r0, r7, #12
 800b0be:	2300      	movs	r3, #0
 800b0c0:	9301      	str	r3, [sp, #4]
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	230a      	movs	r3, #10
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	210a      	movs	r1, #10
 800b0cc:	f000 f828 	bl	800b120 <debug_fmt>
 800b0d0:	61b8      	str	r0, [r7, #24]
    while(n--)
 800b0d2:	e006      	b.n	800b0e2 <debug_int+0x36>
        debug_char(*p++);
 800b0d4:	69fb      	ldr	r3, [r7, #28]
 800b0d6:	1c5a      	adds	r2, r3, #1
 800b0d8:	61fa      	str	r2, [r7, #28]
 800b0da:	781b      	ldrb	r3, [r3, #0]
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7ff ffd3 	bl	800b088 <debug_char>
    while(n--)
 800b0e2:	69bb      	ldr	r3, [r7, #24]
 800b0e4:	1e5a      	subs	r2, r3, #1
 800b0e6:	61ba      	str	r2, [r7, #24]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d1f3      	bne.n	800b0d4 <debug_int+0x28>
}
 800b0ec:	bf00      	nop
 800b0ee:	bf00      	nop
 800b0f0:	3720      	adds	r7, #32
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
	...

0800b0f8 <debug_str>:

void debug_str (const char* str) {
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b082      	sub	sp, #8
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (const uint8_t *) str, strlen(str), 5);
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7f5 f86d 	bl	80001e0 <strlen>
 800b106:	4603      	mov	r3, r0
 800b108:	b29a      	uxth	r2, r3
 800b10a:	2305      	movs	r3, #5
 800b10c:	6879      	ldr	r1, [r7, #4]
 800b10e:	4803      	ldr	r0, [pc, #12]	; (800b11c <debug_str+0x24>)
 800b110:	f7f9 ff96 	bl	8005040 <HAL_UART_Transmit>

}
 800b114:	bf00      	nop
 800b116:	3708      	adds	r7, #8
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	200001e0 	.word	0x200001e0

0800b120 <debug_fmt>:
    debug_int(val);
    debug_char('\r');
    debug_char('\n');
}

int debug_fmt (char* buf, int max, int32_t val, int base, int width, char pad) {
 800b120:	b480      	push	{r7}
 800b122:	b093      	sub	sp, #76	; 0x4c
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	607a      	str	r2, [r7, #4]
 800b12c:	603b      	str	r3, [r7, #0]
    char num[33], *p = num, *b = buf;
 800b12e:	f107 0314 	add.w	r3, r7, #20
 800b132:	647b      	str	r3, [r7, #68]	; 0x44
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t m, v;
    // special handling of negative decimals
    v = (base == 10 && val < 0) ? -val : val;
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	2b0a      	cmp	r3, #10
 800b13c:	d105      	bne.n	800b14a <debug_fmt+0x2a>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2b00      	cmp	r3, #0
 800b142:	da02      	bge.n	800b14a <debug_fmt+0x2a>
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	425b      	negs	r3, r3
 800b148:	e000      	b.n	800b14c <debug_fmt+0x2c>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	63fb      	str	r3, [r7, #60]	; 0x3c
    // generate digits backwards
    do {
        *p++ = ((m=v%base) <= 9) ? m+'0' : m+'A'-10;
 800b14e:	683a      	ldr	r2, [r7, #0]
 800b150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b152:	fbb3 f1f2 	udiv	r1, r3, r2
 800b156:	fb01 f202 	mul.w	r2, r1, r2
 800b15a:	1a9b      	subs	r3, r3, r2
 800b15c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b15e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b160:	2b09      	cmp	r3, #9
 800b162:	d804      	bhi.n	800b16e <debug_fmt+0x4e>
 800b164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b166:	b2db      	uxtb	r3, r3
 800b168:	3330      	adds	r3, #48	; 0x30
 800b16a:	b2da      	uxtb	r2, r3
 800b16c:	e003      	b.n	800b176 <debug_fmt+0x56>
 800b16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b170:	b2db      	uxtb	r3, r3
 800b172:	3337      	adds	r3, #55	; 0x37
 800b174:	b2da      	uxtb	r2, r3
 800b176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b178:	1c59      	adds	r1, r3, #1
 800b17a:	6479      	str	r1, [r7, #68]	; 0x44
 800b17c:	701a      	strb	r2, [r3, #0]
    } while( v /= base );
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b182:	fbb2 f3f3 	udiv	r3, r2, r3
 800b186:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d1df      	bne.n	800b14e <debug_fmt+0x2e>
    // prefix negative decimals with '-'
    if(base == 10 && val < 0) {
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	2b0a      	cmp	r3, #10
 800b192:	d10e      	bne.n	800b1b2 <debug_fmt+0x92>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2b00      	cmp	r3, #0
 800b198:	da0b      	bge.n	800b1b2 <debug_fmt+0x92>
        *p++ = '-';
 800b19a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b19c:	1c5a      	adds	r2, r3, #1
 800b19e:	647a      	str	r2, [r7, #68]	; 0x44
 800b1a0:	222d      	movs	r2, #45	; 0x2d
 800b1a2:	701a      	strb	r2, [r3, #0]
    }
    // add leading zeroes or spaces
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 800b1a4:	e005      	b.n	800b1b2 <debug_fmt+0x92>
        *b++ = pad;
 800b1a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1a8:	1c5a      	adds	r2, r3, #1
 800b1aa:	643a      	str	r2, [r7, #64]	; 0x40
 800b1ac:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800b1b0:	701a      	strb	r2, [r3, #0]
    while( b-buf < max-1 && b-buf < width-(p-num) ) {
 800b1b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	1ad2      	subs	r2, r2, r3
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	3b01      	subs	r3, #1
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	da0a      	bge.n	800b1d6 <debug_fmt+0xb6>
 800b1c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	1ad2      	subs	r2, r2, r3
 800b1c6:	f107 0314 	add.w	r3, r7, #20
 800b1ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b1cc:	1acb      	subs	r3, r1, r3
 800b1ce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b1d0:	1acb      	subs	r3, r1, r3
 800b1d2:	429a      	cmp	r2, r3
 800b1d4:	dbe7      	blt.n	800b1a6 <debug_fmt+0x86>
    }
    // copy digits and sign forwards
    do *b++ = *--p;
 800b1d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1d8:	3b01      	subs	r3, #1
 800b1da:	647b      	str	r3, [r7, #68]	; 0x44
 800b1dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1de:	1c5a      	adds	r2, r3, #1
 800b1e0:	643a      	str	r2, [r7, #64]	; 0x40
 800b1e2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b1e4:	7812      	ldrb	r2, [r2, #0]
 800b1e6:	701a      	strb	r2, [r3, #0]
    while( b-buf < max && p > num );
 800b1e8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	1ad3      	subs	r3, r2, r3
 800b1ee:	68ba      	ldr	r2, [r7, #8]
 800b1f0:	429a      	cmp	r2, r3
 800b1f2:	dd04      	ble.n	800b1fe <debug_fmt+0xde>
 800b1f4:	f107 0314 	add.w	r3, r7, #20
 800b1f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d8eb      	bhi.n	800b1d6 <debug_fmt+0xb6>
    // return number of characters written
    return b - buf;
 800b1fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	1ad3      	subs	r3, r2, r3
}
 800b204:	4618      	mov	r0, r3
 800b206:	374c      	adds	r7, #76	; 0x4c
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <debug_event>:

void debug_event (int ev) {
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
        [EV_LINK_DEAD]      = "LINK_DEAD",
        [EV_LINK_ALIVE]     = "LINK_ALIVE",
        [EV_SCAN_FOUND]     = "SCAN_FOUND",
        [EV_TXSTART]        = "EV_TXSTART",
    };
    debug_str((ev < sizeof(evnames)/sizeof(evnames[0])) ? evnames[ev] : "EV_UNKNOWN" );
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2b11      	cmp	r3, #17
 800b21c:	d804      	bhi.n	800b228 <debug_event+0x18>
 800b21e:	4a09      	ldr	r2, [pc, #36]	; (800b244 <debug_event+0x34>)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b226:	e000      	b.n	800b22a <debug_event+0x1a>
 800b228:	4b07      	ldr	r3, [pc, #28]	; (800b248 <debug_event+0x38>)
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7ff ff64 	bl	800b0f8 <debug_str>
    debug_char('\r');
 800b230:	200d      	movs	r0, #13
 800b232:	f7ff ff29 	bl	800b088 <debug_char>
    debug_char('\n');
 800b236:	200a      	movs	r0, #10
 800b238:	f7ff ff26 	bl	800b088 <debug_char>
}
 800b23c:	bf00      	nop
 800b23e:	3708      	adds	r7, #8
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}
 800b244:	20000020 	.word	0x20000020
 800b248:	0800cad8 	.word	0x0800cad8

0800b24c <hal_io_init>:
} HAL;

// -----------------------------------------------------------------------------
// I/O

static void hal_io_init () {
 800b24c:	b480      	push	{r7}
 800b24e:	af00      	add	r7, sp, #0
	// clock enable for GPIO ports A,B,C
	//set GPIO in init GPIO
}
 800b250:	bf00      	nop
 800b252:	46bd      	mov	sp, r7
 800b254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b258:	4770      	bx	lr

0800b25a <hal_pin_rxtx>:

// val ==1  => tx 1, rx 0 ; val == 0 => tx 0, rx 1
void hal_pin_rxtx (uint8_t val) {
 800b25a:	b480      	push	{r7}
 800b25c:	b083      	sub	sp, #12
 800b25e:	af00      	add	r7, sp, #0
 800b260:	4603      	mov	r3, r0
 800b262:	71fb      	strb	r3, [r7, #7]
#ifndef CFG_sx1276mb1_board
    hw_set_pin(GPIOx(RX_PORT), RX_PIN, ~val);
#endif
    hw_set_pin(GPIOx(TX_PORT), TX_PIN, val);*/
	//endble disable antena switch for rx tx
}
 800b264:	bf00      	nop
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <hal_pin_nss>:


// set radio NSS pin to given value
void hal_pin_nss (uint8_t val) {
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	4603      	mov	r3, r0
 800b278:	71fb      	strb	r3, [r7, #7]
	//hw_set_pin(GPIOx(NSS_PORT), NSS_PIN, val);
	HAL_GPIO_WritePin(lora_NSS_PIN_GPIO_Port,lora_NSS_PIN_Pin,val);
 800b27a:	79fb      	ldrb	r3, [r7, #7]
 800b27c:	461a      	mov	r2, r3
 800b27e:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b282:	4803      	ldr	r0, [pc, #12]	; (800b290 <hal_pin_nss+0x20>)
 800b284:	f7f6 fb36 	bl	80018f4 <HAL_GPIO_WritePin>
}
 800b288:	bf00      	nop
 800b28a:	3708      	adds	r7, #8
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}
 800b290:	48000800 	.word	0x48000800

0800b294 <hal_pin_rst>:

// set radio RST pin to given value (or keep floating!)
void hal_pin_rst (uint8_t val) {
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	4603      	mov	r3, r0
 800b29c:	71fb      	strb	r3, [r7, #7]
		hw_cfg_pin(GPIOx(RST_PORT), RST_PIN, GPIOCFG_MODE_OUT | GPIOCFG_OSPEED_40MHz | GPIOCFG_OTYPE_PUPD | GPIOCFG_PUPD_PUP);
		hw_set_pin(GPIOx(RST_PORT), RST_PIN, val);
	} else { // keep pin floating
		hw_cfg_pin(GPIOx(RST_PORT), RST_PIN, GPIOCFG_MODE_INP | GPIOCFG_OSPEED_40MHz | GPIOCFG_OTYPE_OPEN);
	}*/
	HAL_GPIO_WritePin(lora_Reset_PIN_GPIO_Port,lora_Reset_PIN_Pin,val);
 800b29e:	79fb      	ldrb	r3, [r7, #7]
 800b2a0:	461a      	mov	r2, r3
 800b2a2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b2a6:	4803      	ldr	r0, [pc, #12]	; (800b2b4 <hal_pin_rst+0x20>)
 800b2a8:	f7f6 fb24 	bl	80018f4 <HAL_GPIO_WritePin>
}
 800b2ac:	bf00      	nop
 800b2ae:	3708      	adds	r7, #8
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	48000800 	.word	0x48000800

0800b2b8 <HAL_GPIO_EXTI_Callback>:
}*/

#if CFG_lmic_clib

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	4603      	mov	r3, r0
 800b2c0:	80fb      	strh	r3, [r7, #6]
	// DIO 0
	if(GPIO_Pin == lora_DIO0_PIN_Pin)
 800b2c2:	88fb      	ldrh	r3, [r7, #6]
 800b2c4:	2b80      	cmp	r3, #128	; 0x80
 800b2c6:	d102      	bne.n	800b2ce <HAL_GPIO_EXTI_Callback+0x16>
	{
		// invoke radio handler (on IRQ!)
		radio_irq_handler(0);
 800b2c8:	2000      	movs	r0, #0
 800b2ca:	f7ff fd9d 	bl	800ae08 <radio_irq_handler>
	}
	// DIO 1
	if(GPIO_Pin == lora_DIO1_PIN_Pin)
 800b2ce:	88fb      	ldrh	r3, [r7, #6]
 800b2d0:	2b01      	cmp	r3, #1
 800b2d2:	d102      	bne.n	800b2da <HAL_GPIO_EXTI_Callback+0x22>
	{ // pending
		// invoke radio handler (on IRQ!)
		radio_irq_handler(1);
 800b2d4:	2001      	movs	r0, #1
 800b2d6:	f7ff fd97 	bl	800ae08 <radio_irq_handler>
	}
	// DIO 2
	if(GPIO_Pin == lora_DIO2_PIN_Pin)
 800b2da:	88fb      	ldrh	r3, [r7, #6]
 800b2dc:	2b02      	cmp	r3, #2
 800b2de:	d102      	bne.n	800b2e6 <HAL_GPIO_EXTI_Callback+0x2e>
	{ // pending
		// invoke radio handler (on IRQ!)
		radio_irq_handler(2);
 800b2e0:	2002      	movs	r0, #2
 800b2e2:	f7ff fd91 	bl	800ae08 <radio_irq_handler>
	}
}
 800b2e6:	bf00      	nop
 800b2e8:	3708      	adds	r7, #8
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	bd80      	pop	{r7, pc}

0800b2ee <hal_spi_init>:
#define MOSI_PORT  1 // MOSI: PB15
#define MOSI_PIN   15

#define GPIO_AF_SPI1        0x05

static void hal_spi_init () {
 800b2ee:	b480      	push	{r7}
 800b2f0:	af00      	add	r7, sp, #0
	//
	//	// configure and activate the SPI (master, internal slave select, software slave mgmt)
	//	// (use default mode: 8-bit, 2-wire, no crc, MSBF, PCLK/2, CPOL0, CPHA0)
	//	SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM | SPI_CR1_SPE;
	//already Init SPI by cube mx
}
 800b2f2:	bf00      	nop
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fa:	4770      	bx	lr

0800b2fc <SPIWrite8bit>:

uint8_t SPIWrite8bit(uint8_t out)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	4603      	mov	r3, r0
 800b304:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	ret = HAL_SPI_Transmit(&hspi2,&out,sizeof(out),10);
 800b306:	1df9      	adds	r1, r7, #7
 800b308:	230a      	movs	r3, #10
 800b30a:	2201      	movs	r2, #1
 800b30c:	4804      	ldr	r0, [pc, #16]	; (800b320 <SPIWrite8bit+0x24>)
 800b30e:	f7f8 f890 	bl	8003432 <HAL_SPI_Transmit>
 800b312:	4603      	mov	r3, r0
 800b314:	73fb      	strb	r3, [r7, #15]
	return out;
 800b316:	79fb      	ldrb	r3, [r7, #7]
}
 800b318:	4618      	mov	r0, r3
 800b31a:	3710      	adds	r7, #16
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	200000e4 	.word	0x200000e4

0800b324 <SPIRead8bit>:

uint8_t SPIRead8bit(uint8_t in)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret;
	ret = HAL_SPI_Receive(&hspi2,&in,sizeof(in),10);
 800b32e:	1df9      	adds	r1, r7, #7
 800b330:	230a      	movs	r3, #10
 800b332:	2201      	movs	r2, #1
 800b334:	4804      	ldr	r0, [pc, #16]	; (800b348 <SPIRead8bit+0x24>)
 800b336:	f7f8 f9f1 	bl	800371c <HAL_SPI_Receive>
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]
	return in;
 800b33e:	79fb      	ldrb	r3, [r7, #7]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3710      	adds	r7, #16
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	200000e4 	.word	0x200000e4

0800b34c <hal_time_init>:
#ifdef CFG_lmic_clib

// -----------------------------------------------------------------------------
// TIME

static void hal_time_init () {
 800b34c:	b480      	push	{r7}
 800b34e:	af00      	add	r7, sp, #0
	  //HAL_TIM_Base_Start_IT(&htim4);    // <-----------  change to your setup
}
 800b350:	bf00      	nop
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
	...

0800b35c <hal_ticks>:

uint32_t hal_ticks () {
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	af00      	add	r7, sp, #0
    hal_disableIRQs();
 800b362:	f000 f8b9 	bl	800b4d8 <hal_disableIRQs>
    uint32_t t = HAL.ticks;
 800b366:	4b13      	ldr	r3, [pc, #76]	; (800b3b4 <hal_ticks+0x58>)
 800b368:	685b      	ldr	r3, [r3, #4]
 800b36a:	607b      	str	r3, [r7, #4]
    uint16_t cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 800b36c:	4b12      	ldr	r3, [pc, #72]	; (800b3b8 <hal_ticks+0x5c>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b372:	807b      	strh	r3, [r7, #2]
    if(__HAL_TIM_GET_FLAG(&myTIMER, TIM_FLAG_CC1) != RESET){
 800b374:	4b10      	ldr	r3, [pc, #64]	; (800b3b8 <hal_ticks+0x5c>)
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	691b      	ldr	r3, [r3, #16]
 800b37a:	f003 0302 	and.w	r3, r3, #2
 800b37e:	2b02      	cmp	r3, #2
 800b380:	d10d      	bne.n	800b39e <hal_ticks+0x42>
    	if(__HAL_TIM_GET_IT_SOURCE(&myTIMER, TIM_IT_CC1) !=RESET){
 800b382:	4b0d      	ldr	r3, [pc, #52]	; (800b3b8 <hal_ticks+0x5c>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	f003 0302 	and.w	r3, r3, #2
 800b38c:	2b02      	cmp	r3, #2
 800b38e:	d106      	bne.n	800b39e <hal_ticks+0x42>
    		cnt = __HAL_TIM_GET_COUNTER(&myTIMER);
 800b390:	4b09      	ldr	r3, [pc, #36]	; (800b3b8 <hal_ticks+0x5c>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b396:	807b      	strh	r3, [r7, #2]
    		t++;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	3301      	adds	r3, #1
 800b39c:	607b      	str	r3, [r7, #4]
        }
     }
    hal_enableIRQs();
 800b39e:	f000 f8ab 	bl	800b4f8 <hal_enableIRQs>
    return (t<<16)|cnt;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	041a      	lsls	r2, r3, #16
 800b3a6:	887b      	ldrh	r3, [r7, #2]
 800b3a8:	4313      	orrs	r3, r2
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	2000049c 	.word	0x2000049c
 800b3b8:	20000148 	.word	0x20000148

0800b3bc <deltaticks>:

// return modified delta ticks from now to specified ticktime (0 for past, FFFF for far future)
static uint16_t deltaticks (uint32_t time) {
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b084      	sub	sp, #16
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
	uint32_t t = hal_ticks();
 800b3c4:	f7ff ffca 	bl	800b35c <hal_ticks>
 800b3c8:	60f8      	str	r0, [r7, #12]
	int32_t d = time - t;
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	1ad3      	subs	r3, r2, r3
 800b3d0:	60bb      	str	r3, [r7, #8]
	if( d<=0 ) return 0;    // in the past
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	dc01      	bgt.n	800b3dc <deltaticks+0x20>
 800b3d8:	2300      	movs	r3, #0
 800b3da:	e008      	b.n	800b3ee <deltaticks+0x32>
	if( (d>>16)!=0 ) return 0xFFFF; // far ahead
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	141b      	asrs	r3, r3, #16
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d002      	beq.n	800b3ea <deltaticks+0x2e>
 800b3e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b3e8:	e001      	b.n	800b3ee <deltaticks+0x32>
	return (uint16_t)d;
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	b29b      	uxth	r3, r3
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3710      	adds	r7, #16
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <hal_waitUntil>:

void hal_waitUntil (uint32_t time) {
 800b3f6:	b580      	push	{r7, lr}
 800b3f8:	b082      	sub	sp, #8
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
	while( deltaticks(time) != 0 ); // busy wait until timestamp is reached
 800b3fe:	bf00      	nop
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f7ff ffdb 	bl	800b3bc <deltaticks>
 800b406:	4603      	mov	r3, r0
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d1f9      	bne.n	800b400 <hal_waitUntil+0xa>
}
 800b40c:	bf00      	nop
 800b40e:	bf00      	nop
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}
	...

0800b418 <hal_checkTimer>:

// check and rewind for target time
uint8_t hal_checkTimer (uint32_t time) {
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
    uint16_t dt;
    myTIMER.Instance->SR &= ~TIM_SR_CC1IF; // clear any pending interrupts
 800b420:	4b1b      	ldr	r3, [pc, #108]	; (800b490 <hal_checkTimer+0x78>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	691a      	ldr	r2, [r3, #16]
 800b426:	4b1a      	ldr	r3, [pc, #104]	; (800b490 <hal_checkTimer+0x78>)
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f022 0202 	bic.w	r2, r2, #2
 800b42e:	611a      	str	r2, [r3, #16]
    if((dt = deltaticks(time)) < 5) { // event is now (a few ticks ahead)
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f7ff ffc3 	bl	800b3bc <deltaticks>
 800b436:	4603      	mov	r3, r0
 800b438:	81fb      	strh	r3, [r7, #14]
 800b43a:	89fb      	ldrh	r3, [r7, #14]
 800b43c:	2b04      	cmp	r3, #4
 800b43e:	d809      	bhi.n	800b454 <hal_checkTimer+0x3c>
    	myTIMER.Instance->DIER &= ~TIM_DIER_CC1IE; // disable IE
 800b440:	4b13      	ldr	r3, [pc, #76]	; (800b490 <hal_checkTimer+0x78>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	68da      	ldr	r2, [r3, #12]
 800b446:	4b12      	ldr	r3, [pc, #72]	; (800b490 <hal_checkTimer+0x78>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f022 0202 	bic.w	r2, r2, #2
 800b44e:	60da      	str	r2, [r3, #12]
        return 1;
 800b450:	2301      	movs	r3, #1
 800b452:	e018      	b.n	800b486 <hal_checkTimer+0x6e>
    } else { // rewind timer (fully or to exact time))
    	myTIMER.Instance->CCR1 = myTIMER.Instance->CNT + dt;   // set comparator
 800b454:	4b0e      	ldr	r3, [pc, #56]	; (800b490 <hal_checkTimer+0x78>)
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800b45a:	89fa      	ldrh	r2, [r7, #14]
 800b45c:	4b0c      	ldr	r3, [pc, #48]	; (800b490 <hal_checkTimer+0x78>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	440a      	add	r2, r1
 800b462:	635a      	str	r2, [r3, #52]	; 0x34
    	myTIMER.Instance->DIER |= TIM_DIER_CC1IE;  // enable IE
 800b464:	4b0a      	ldr	r3, [pc, #40]	; (800b490 <hal_checkTimer+0x78>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	68da      	ldr	r2, [r3, #12]
 800b46a:	4b09      	ldr	r3, [pc, #36]	; (800b490 <hal_checkTimer+0x78>)
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f042 0202 	orr.w	r2, r2, #2
 800b472:	60da      	str	r2, [r3, #12]
    	myTIMER.Instance->CCER |= TIM_CCER_CC1E;   // enable capture/compare uint 2
 800b474:	4b06      	ldr	r3, [pc, #24]	; (800b490 <hal_checkTimer+0x78>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6a1a      	ldr	r2, [r3, #32]
 800b47a:	4b05      	ldr	r3, [pc, #20]	; (800b490 <hal_checkTimer+0x78>)
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f042 0201 	orr.w	r2, r2, #1
 800b482:	621a      	str	r2, [r3, #32]
        return 0;
 800b484:	2300      	movs	r3, #0
    }
}
 800b486:	4618      	mov	r0, r3
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	20000148 	.word	0x20000148

0800b494 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800b494:	b580      	push	{r7, lr}
 800b496:	b082      	sub	sp, #8
 800b498:	af00      	add	r7, sp, #0
 800b49a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == myTIMER.Instance){
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	4b0a      	ldr	r3, [pc, #40]	; (800b4cc <HAL_TIM_PeriodElapsedCallback+0x38>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	429a      	cmp	r2, r3
 800b4a6:	d104      	bne.n	800b4b2 <HAL_TIM_PeriodElapsedCallback+0x1e>
		HAL.ticks++;
 800b4a8:	4b09      	ldr	r3, [pc, #36]	; (800b4d0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	4a08      	ldr	r2, [pc, #32]	; (800b4d0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800b4b0:	6053      	str	r3, [r2, #4]
    }
	if (htim->Instance == WakeupTIMER.Instance)
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681a      	ldr	r2, [r3, #0]
 800b4b6:	4b07      	ldr	r3, [pc, #28]	; (800b4d4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d101      	bne.n	800b4c2 <HAL_TIM_PeriodElapsedCallback+0x2e>
	  {
		  HAL_ResumeTick();
 800b4be:	f7f5 fef7 	bl	80012b0 <HAL_ResumeTick>
	  }
}
 800b4c2:	bf00      	nop
 800b4c4:	3708      	adds	r7, #8
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	bf00      	nop
 800b4cc:	20000148 	.word	0x20000148
 800b4d0:	2000049c 	.word	0x2000049c
 800b4d4:	20000194 	.word	0x20000194

0800b4d8 <hal_disableIRQs>:


// -----------------------------------------------------------------------------
// IRQ

void hal_disableIRQs () {
 800b4d8:	b480      	push	{r7}
 800b4da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b4dc:	b672      	cpsid	i
}
 800b4de:	bf00      	nop
	__disable_irq();
	HAL.irqlevel++;
 800b4e0:	4b04      	ldr	r3, [pc, #16]	; (800b4f4 <hal_disableIRQs+0x1c>)
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	4a03      	ldr	r2, [pc, #12]	; (800b4f4 <hal_disableIRQs+0x1c>)
 800b4e8:	6013      	str	r3, [r2, #0]
}
 800b4ea:	bf00      	nop
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f2:	4770      	bx	lr
 800b4f4:	2000049c 	.word	0x2000049c

0800b4f8 <hal_enableIRQs>:

void hal_enableIRQs () {
 800b4f8:	b480      	push	{r7}
 800b4fa:	af00      	add	r7, sp, #0
	if(--HAL.irqlevel == 0)
 800b4fc:	4b07      	ldr	r3, [pc, #28]	; (800b51c <hal_enableIRQs+0x24>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	3b01      	subs	r3, #1
 800b502:	4a06      	ldr	r2, [pc, #24]	; (800b51c <hal_enableIRQs+0x24>)
 800b504:	6013      	str	r3, [r2, #0]
 800b506:	4b05      	ldr	r3, [pc, #20]	; (800b51c <hal_enableIRQs+0x24>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d101      	bne.n	800b512 <hal_enableIRQs+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 800b50e:	b662      	cpsie	i
}
 800b510:	bf00      	nop
	{
		__enable_irq();
	}
}
 800b512:	bf00      	nop
 800b514:	46bd      	mov	sp, r7
 800b516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b51a:	4770      	bx	lr
 800b51c:	2000049c 	.word	0x2000049c

0800b520 <hal_sleep>:

void hal_sleep () {
 800b520:	b580      	push	{r7, lr}
 800b522:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
	HAL_SuspendTick();
 800b524:	f7f5 feb4 	bl	8001290 <HAL_SuspendTick>
	//__HAL_RCC_PWR_CLK_ENABLE();
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800b528:	2101      	movs	r1, #1
 800b52a:	2000      	movs	r0, #0
 800b52c:	f7f6 fa12 	bl	8001954 <HAL_PWR_EnterSLEEPMode>
	//SysTick_Config();
 }
 800b530:	bf00      	nop
 800b532:	bd80      	pop	{r7, pc}

0800b534 <hal_init>:

// -----------------------------------------------------------------------------

void hal_init () {
 800b534:	b580      	push	{r7, lr}
 800b536:	af00      	add	r7, sp, #0
	memset(&HAL, 0x00, sizeof(HAL));
 800b538:	2208      	movs	r2, #8
 800b53a:	2100      	movs	r1, #0
 800b53c:	4808      	ldr	r0, [pc, #32]	; (800b560 <hal_init+0x2c>)
 800b53e:	f000 fa4d 	bl	800b9dc <memset>
	hal_disableIRQs();
 800b542:	f7ff ffc9 	bl	800b4d8 <hal_disableIRQs>

	// configure radio I/O and interrupt handler
	hal_io_init();
 800b546:	f7ff fe81 	bl	800b24c <hal_io_init>
	// configure radio SPI
	hal_spi_init();
 800b54a:	f7ff fed0 	bl	800b2ee <hal_spi_init>
	// configure timer and interrupt handler
	hal_time_init();
 800b54e:	f7ff fefd 	bl	800b34c <hal_time_init>

    // initialize debug library
    debug_init();
 800b552:	f7ff fd8f 	bl	800b074 <debug_init>

	hal_enableIRQs();
 800b556:	f7ff ffcf 	bl	800b4f8 <hal_enableIRQs>
}
 800b55a:	bf00      	nop
 800b55c:	bd80      	pop	{r7, pc}
 800b55e:	bf00      	nop
 800b560:	2000049c 	.word	0x2000049c

0800b564 <hal_failed>:

void hal_failed (const char * f/* file */, uint16_t l/* line */)
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b082      	sub	sp, #8
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	460b      	mov	r3, r1
 800b56e:	807b      	strh	r3, [r7, #2]
	// HALT...
	hal_disableIRQs();
 800b570:	f7ff ffb2 	bl	800b4d8 <hal_disableIRQs>
	hal_sleep();
 800b574:	f7ff ffd4 	bl	800b520 <hal_sleep>
	while(1);
 800b578:	e7fe      	b.n	800b578 <hal_failed+0x14>
	...

0800b57c <std>:
 800b57c:	2300      	movs	r3, #0
 800b57e:	b510      	push	{r4, lr}
 800b580:	4604      	mov	r4, r0
 800b582:	e9c0 3300 	strd	r3, r3, [r0]
 800b586:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b58a:	6083      	str	r3, [r0, #8]
 800b58c:	8181      	strh	r1, [r0, #12]
 800b58e:	6643      	str	r3, [r0, #100]	; 0x64
 800b590:	81c2      	strh	r2, [r0, #14]
 800b592:	6183      	str	r3, [r0, #24]
 800b594:	4619      	mov	r1, r3
 800b596:	2208      	movs	r2, #8
 800b598:	305c      	adds	r0, #92	; 0x5c
 800b59a:	f000 fa1f 	bl	800b9dc <memset>
 800b59e:	4b0d      	ldr	r3, [pc, #52]	; (800b5d4 <std+0x58>)
 800b5a0:	6263      	str	r3, [r4, #36]	; 0x24
 800b5a2:	4b0d      	ldr	r3, [pc, #52]	; (800b5d8 <std+0x5c>)
 800b5a4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5a6:	4b0d      	ldr	r3, [pc, #52]	; (800b5dc <std+0x60>)
 800b5a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5aa:	4b0d      	ldr	r3, [pc, #52]	; (800b5e0 <std+0x64>)
 800b5ac:	6323      	str	r3, [r4, #48]	; 0x30
 800b5ae:	4b0d      	ldr	r3, [pc, #52]	; (800b5e4 <std+0x68>)
 800b5b0:	6224      	str	r4, [r4, #32]
 800b5b2:	429c      	cmp	r4, r3
 800b5b4:	d006      	beq.n	800b5c4 <std+0x48>
 800b5b6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b5ba:	4294      	cmp	r4, r2
 800b5bc:	d002      	beq.n	800b5c4 <std+0x48>
 800b5be:	33d0      	adds	r3, #208	; 0xd0
 800b5c0:	429c      	cmp	r4, r3
 800b5c2:	d105      	bne.n	800b5d0 <std+0x54>
 800b5c4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b5c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5cc:	f000 ba7e 	b.w	800bacc <__retarget_lock_init_recursive>
 800b5d0:	bd10      	pop	{r4, pc}
 800b5d2:	bf00      	nop
 800b5d4:	0800b7b9 	.word	0x0800b7b9
 800b5d8:	0800b7db 	.word	0x0800b7db
 800b5dc:	0800b813 	.word	0x0800b813
 800b5e0:	0800b837 	.word	0x0800b837
 800b5e4:	200004a4 	.word	0x200004a4

0800b5e8 <stdio_exit_handler>:
 800b5e8:	4a02      	ldr	r2, [pc, #8]	; (800b5f4 <stdio_exit_handler+0xc>)
 800b5ea:	4903      	ldr	r1, [pc, #12]	; (800b5f8 <stdio_exit_handler+0x10>)
 800b5ec:	4803      	ldr	r0, [pc, #12]	; (800b5fc <stdio_exit_handler+0x14>)
 800b5ee:	f000 b869 	b.w	800b6c4 <_fwalk_sglue>
 800b5f2:	bf00      	nop
 800b5f4:	20000068 	.word	0x20000068
 800b5f8:	0800c3bd 	.word	0x0800c3bd
 800b5fc:	20000074 	.word	0x20000074

0800b600 <cleanup_stdio>:
 800b600:	6841      	ldr	r1, [r0, #4]
 800b602:	4b0c      	ldr	r3, [pc, #48]	; (800b634 <cleanup_stdio+0x34>)
 800b604:	4299      	cmp	r1, r3
 800b606:	b510      	push	{r4, lr}
 800b608:	4604      	mov	r4, r0
 800b60a:	d001      	beq.n	800b610 <cleanup_stdio+0x10>
 800b60c:	f000 fed6 	bl	800c3bc <_fflush_r>
 800b610:	68a1      	ldr	r1, [r4, #8]
 800b612:	4b09      	ldr	r3, [pc, #36]	; (800b638 <cleanup_stdio+0x38>)
 800b614:	4299      	cmp	r1, r3
 800b616:	d002      	beq.n	800b61e <cleanup_stdio+0x1e>
 800b618:	4620      	mov	r0, r4
 800b61a:	f000 fecf 	bl	800c3bc <_fflush_r>
 800b61e:	68e1      	ldr	r1, [r4, #12]
 800b620:	4b06      	ldr	r3, [pc, #24]	; (800b63c <cleanup_stdio+0x3c>)
 800b622:	4299      	cmp	r1, r3
 800b624:	d004      	beq.n	800b630 <cleanup_stdio+0x30>
 800b626:	4620      	mov	r0, r4
 800b628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b62c:	f000 bec6 	b.w	800c3bc <_fflush_r>
 800b630:	bd10      	pop	{r4, pc}
 800b632:	bf00      	nop
 800b634:	200004a4 	.word	0x200004a4
 800b638:	2000050c 	.word	0x2000050c
 800b63c:	20000574 	.word	0x20000574

0800b640 <global_stdio_init.part.0>:
 800b640:	b510      	push	{r4, lr}
 800b642:	4b0b      	ldr	r3, [pc, #44]	; (800b670 <global_stdio_init.part.0+0x30>)
 800b644:	4c0b      	ldr	r4, [pc, #44]	; (800b674 <global_stdio_init.part.0+0x34>)
 800b646:	4a0c      	ldr	r2, [pc, #48]	; (800b678 <global_stdio_init.part.0+0x38>)
 800b648:	601a      	str	r2, [r3, #0]
 800b64a:	4620      	mov	r0, r4
 800b64c:	2200      	movs	r2, #0
 800b64e:	2104      	movs	r1, #4
 800b650:	f7ff ff94 	bl	800b57c <std>
 800b654:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b658:	2201      	movs	r2, #1
 800b65a:	2109      	movs	r1, #9
 800b65c:	f7ff ff8e 	bl	800b57c <std>
 800b660:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b664:	2202      	movs	r2, #2
 800b666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b66a:	2112      	movs	r1, #18
 800b66c:	f7ff bf86 	b.w	800b57c <std>
 800b670:	200005dc 	.word	0x200005dc
 800b674:	200004a4 	.word	0x200004a4
 800b678:	0800b5e9 	.word	0x0800b5e9

0800b67c <__sfp_lock_acquire>:
 800b67c:	4801      	ldr	r0, [pc, #4]	; (800b684 <__sfp_lock_acquire+0x8>)
 800b67e:	f000 ba26 	b.w	800bace <__retarget_lock_acquire_recursive>
 800b682:	bf00      	nop
 800b684:	200005e5 	.word	0x200005e5

0800b688 <__sfp_lock_release>:
 800b688:	4801      	ldr	r0, [pc, #4]	; (800b690 <__sfp_lock_release+0x8>)
 800b68a:	f000 ba21 	b.w	800bad0 <__retarget_lock_release_recursive>
 800b68e:	bf00      	nop
 800b690:	200005e5 	.word	0x200005e5

0800b694 <__sinit>:
 800b694:	b510      	push	{r4, lr}
 800b696:	4604      	mov	r4, r0
 800b698:	f7ff fff0 	bl	800b67c <__sfp_lock_acquire>
 800b69c:	6a23      	ldr	r3, [r4, #32]
 800b69e:	b11b      	cbz	r3, 800b6a8 <__sinit+0x14>
 800b6a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6a4:	f7ff bff0 	b.w	800b688 <__sfp_lock_release>
 800b6a8:	4b04      	ldr	r3, [pc, #16]	; (800b6bc <__sinit+0x28>)
 800b6aa:	6223      	str	r3, [r4, #32]
 800b6ac:	4b04      	ldr	r3, [pc, #16]	; (800b6c0 <__sinit+0x2c>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d1f5      	bne.n	800b6a0 <__sinit+0xc>
 800b6b4:	f7ff ffc4 	bl	800b640 <global_stdio_init.part.0>
 800b6b8:	e7f2      	b.n	800b6a0 <__sinit+0xc>
 800b6ba:	bf00      	nop
 800b6bc:	0800b601 	.word	0x0800b601
 800b6c0:	200005dc 	.word	0x200005dc

0800b6c4 <_fwalk_sglue>:
 800b6c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	4688      	mov	r8, r1
 800b6cc:	4614      	mov	r4, r2
 800b6ce:	2600      	movs	r6, #0
 800b6d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6d4:	f1b9 0901 	subs.w	r9, r9, #1
 800b6d8:	d505      	bpl.n	800b6e6 <_fwalk_sglue+0x22>
 800b6da:	6824      	ldr	r4, [r4, #0]
 800b6dc:	2c00      	cmp	r4, #0
 800b6de:	d1f7      	bne.n	800b6d0 <_fwalk_sglue+0xc>
 800b6e0:	4630      	mov	r0, r6
 800b6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6e6:	89ab      	ldrh	r3, [r5, #12]
 800b6e8:	2b01      	cmp	r3, #1
 800b6ea:	d907      	bls.n	800b6fc <_fwalk_sglue+0x38>
 800b6ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b6f0:	3301      	adds	r3, #1
 800b6f2:	d003      	beq.n	800b6fc <_fwalk_sglue+0x38>
 800b6f4:	4629      	mov	r1, r5
 800b6f6:	4638      	mov	r0, r7
 800b6f8:	47c0      	blx	r8
 800b6fa:	4306      	orrs	r6, r0
 800b6fc:	3568      	adds	r5, #104	; 0x68
 800b6fe:	e7e9      	b.n	800b6d4 <_fwalk_sglue+0x10>

0800b700 <_puts_r>:
 800b700:	6a03      	ldr	r3, [r0, #32]
 800b702:	b570      	push	{r4, r5, r6, lr}
 800b704:	6884      	ldr	r4, [r0, #8]
 800b706:	4605      	mov	r5, r0
 800b708:	460e      	mov	r6, r1
 800b70a:	b90b      	cbnz	r3, 800b710 <_puts_r+0x10>
 800b70c:	f7ff ffc2 	bl	800b694 <__sinit>
 800b710:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b712:	07db      	lsls	r3, r3, #31
 800b714:	d405      	bmi.n	800b722 <_puts_r+0x22>
 800b716:	89a3      	ldrh	r3, [r4, #12]
 800b718:	0598      	lsls	r0, r3, #22
 800b71a:	d402      	bmi.n	800b722 <_puts_r+0x22>
 800b71c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b71e:	f000 f9d6 	bl	800bace <__retarget_lock_acquire_recursive>
 800b722:	89a3      	ldrh	r3, [r4, #12]
 800b724:	0719      	lsls	r1, r3, #28
 800b726:	d513      	bpl.n	800b750 <_puts_r+0x50>
 800b728:	6923      	ldr	r3, [r4, #16]
 800b72a:	b18b      	cbz	r3, 800b750 <_puts_r+0x50>
 800b72c:	3e01      	subs	r6, #1
 800b72e:	68a3      	ldr	r3, [r4, #8]
 800b730:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b734:	3b01      	subs	r3, #1
 800b736:	60a3      	str	r3, [r4, #8]
 800b738:	b9e9      	cbnz	r1, 800b776 <_puts_r+0x76>
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	da2e      	bge.n	800b79c <_puts_r+0x9c>
 800b73e:	4622      	mov	r2, r4
 800b740:	210a      	movs	r1, #10
 800b742:	4628      	mov	r0, r5
 800b744:	f000 f8b4 	bl	800b8b0 <__swbuf_r>
 800b748:	3001      	adds	r0, #1
 800b74a:	d007      	beq.n	800b75c <_puts_r+0x5c>
 800b74c:	250a      	movs	r5, #10
 800b74e:	e007      	b.n	800b760 <_puts_r+0x60>
 800b750:	4621      	mov	r1, r4
 800b752:	4628      	mov	r0, r5
 800b754:	f000 f8ea 	bl	800b92c <__swsetup_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	d0e7      	beq.n	800b72c <_puts_r+0x2c>
 800b75c:	f04f 35ff 	mov.w	r5, #4294967295
 800b760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b762:	07da      	lsls	r2, r3, #31
 800b764:	d405      	bmi.n	800b772 <_puts_r+0x72>
 800b766:	89a3      	ldrh	r3, [r4, #12]
 800b768:	059b      	lsls	r3, r3, #22
 800b76a:	d402      	bmi.n	800b772 <_puts_r+0x72>
 800b76c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b76e:	f000 f9af 	bl	800bad0 <__retarget_lock_release_recursive>
 800b772:	4628      	mov	r0, r5
 800b774:	bd70      	pop	{r4, r5, r6, pc}
 800b776:	2b00      	cmp	r3, #0
 800b778:	da04      	bge.n	800b784 <_puts_r+0x84>
 800b77a:	69a2      	ldr	r2, [r4, #24]
 800b77c:	429a      	cmp	r2, r3
 800b77e:	dc06      	bgt.n	800b78e <_puts_r+0x8e>
 800b780:	290a      	cmp	r1, #10
 800b782:	d004      	beq.n	800b78e <_puts_r+0x8e>
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	1c5a      	adds	r2, r3, #1
 800b788:	6022      	str	r2, [r4, #0]
 800b78a:	7019      	strb	r1, [r3, #0]
 800b78c:	e7cf      	b.n	800b72e <_puts_r+0x2e>
 800b78e:	4622      	mov	r2, r4
 800b790:	4628      	mov	r0, r5
 800b792:	f000 f88d 	bl	800b8b0 <__swbuf_r>
 800b796:	3001      	adds	r0, #1
 800b798:	d1c9      	bne.n	800b72e <_puts_r+0x2e>
 800b79a:	e7df      	b.n	800b75c <_puts_r+0x5c>
 800b79c:	6823      	ldr	r3, [r4, #0]
 800b79e:	250a      	movs	r5, #10
 800b7a0:	1c5a      	adds	r2, r3, #1
 800b7a2:	6022      	str	r2, [r4, #0]
 800b7a4:	701d      	strb	r5, [r3, #0]
 800b7a6:	e7db      	b.n	800b760 <_puts_r+0x60>

0800b7a8 <puts>:
 800b7a8:	4b02      	ldr	r3, [pc, #8]	; (800b7b4 <puts+0xc>)
 800b7aa:	4601      	mov	r1, r0
 800b7ac:	6818      	ldr	r0, [r3, #0]
 800b7ae:	f7ff bfa7 	b.w	800b700 <_puts_r>
 800b7b2:	bf00      	nop
 800b7b4:	200000c0 	.word	0x200000c0

0800b7b8 <__sread>:
 800b7b8:	b510      	push	{r4, lr}
 800b7ba:	460c      	mov	r4, r1
 800b7bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7c0:	f000 f936 	bl	800ba30 <_read_r>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	bfab      	itete	ge
 800b7c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b7ca:	89a3      	ldrhlt	r3, [r4, #12]
 800b7cc:	181b      	addge	r3, r3, r0
 800b7ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b7d2:	bfac      	ite	ge
 800b7d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b7d6:	81a3      	strhlt	r3, [r4, #12]
 800b7d8:	bd10      	pop	{r4, pc}

0800b7da <__swrite>:
 800b7da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7de:	461f      	mov	r7, r3
 800b7e0:	898b      	ldrh	r3, [r1, #12]
 800b7e2:	05db      	lsls	r3, r3, #23
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	460c      	mov	r4, r1
 800b7e8:	4616      	mov	r6, r2
 800b7ea:	d505      	bpl.n	800b7f8 <__swrite+0x1e>
 800b7ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7f0:	2302      	movs	r3, #2
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	f000 f90a 	bl	800ba0c <_lseek_r>
 800b7f8:	89a3      	ldrh	r3, [r4, #12]
 800b7fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b802:	81a3      	strh	r3, [r4, #12]
 800b804:	4632      	mov	r2, r6
 800b806:	463b      	mov	r3, r7
 800b808:	4628      	mov	r0, r5
 800b80a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b80e:	f000 b921 	b.w	800ba54 <_write_r>

0800b812 <__sseek>:
 800b812:	b510      	push	{r4, lr}
 800b814:	460c      	mov	r4, r1
 800b816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b81a:	f000 f8f7 	bl	800ba0c <_lseek_r>
 800b81e:	1c43      	adds	r3, r0, #1
 800b820:	89a3      	ldrh	r3, [r4, #12]
 800b822:	bf15      	itete	ne
 800b824:	6560      	strne	r0, [r4, #84]	; 0x54
 800b826:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b82a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b82e:	81a3      	strheq	r3, [r4, #12]
 800b830:	bf18      	it	ne
 800b832:	81a3      	strhne	r3, [r4, #12]
 800b834:	bd10      	pop	{r4, pc}

0800b836 <__sclose>:
 800b836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b83a:	f000 b8d7 	b.w	800b9ec <_close_r>

0800b83e <_vsniprintf_r>:
 800b83e:	b530      	push	{r4, r5, lr}
 800b840:	4614      	mov	r4, r2
 800b842:	2c00      	cmp	r4, #0
 800b844:	b09b      	sub	sp, #108	; 0x6c
 800b846:	4605      	mov	r5, r0
 800b848:	461a      	mov	r2, r3
 800b84a:	da05      	bge.n	800b858 <_vsniprintf_r+0x1a>
 800b84c:	238b      	movs	r3, #139	; 0x8b
 800b84e:	6003      	str	r3, [r0, #0]
 800b850:	f04f 30ff 	mov.w	r0, #4294967295
 800b854:	b01b      	add	sp, #108	; 0x6c
 800b856:	bd30      	pop	{r4, r5, pc}
 800b858:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b85c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b860:	bf14      	ite	ne
 800b862:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b866:	4623      	moveq	r3, r4
 800b868:	9302      	str	r3, [sp, #8]
 800b86a:	9305      	str	r3, [sp, #20]
 800b86c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b870:	9100      	str	r1, [sp, #0]
 800b872:	9104      	str	r1, [sp, #16]
 800b874:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b878:	4669      	mov	r1, sp
 800b87a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b87c:	f000 fa8a 	bl	800bd94 <_svfiprintf_r>
 800b880:	1c43      	adds	r3, r0, #1
 800b882:	bfbc      	itt	lt
 800b884:	238b      	movlt	r3, #139	; 0x8b
 800b886:	602b      	strlt	r3, [r5, #0]
 800b888:	2c00      	cmp	r4, #0
 800b88a:	d0e3      	beq.n	800b854 <_vsniprintf_r+0x16>
 800b88c:	9b00      	ldr	r3, [sp, #0]
 800b88e:	2200      	movs	r2, #0
 800b890:	701a      	strb	r2, [r3, #0]
 800b892:	e7df      	b.n	800b854 <_vsniprintf_r+0x16>

0800b894 <vsniprintf>:
 800b894:	b507      	push	{r0, r1, r2, lr}
 800b896:	9300      	str	r3, [sp, #0]
 800b898:	4613      	mov	r3, r2
 800b89a:	460a      	mov	r2, r1
 800b89c:	4601      	mov	r1, r0
 800b89e:	4803      	ldr	r0, [pc, #12]	; (800b8ac <vsniprintf+0x18>)
 800b8a0:	6800      	ldr	r0, [r0, #0]
 800b8a2:	f7ff ffcc 	bl	800b83e <_vsniprintf_r>
 800b8a6:	b003      	add	sp, #12
 800b8a8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b8ac:	200000c0 	.word	0x200000c0

0800b8b0 <__swbuf_r>:
 800b8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8b2:	460e      	mov	r6, r1
 800b8b4:	4614      	mov	r4, r2
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	b118      	cbz	r0, 800b8c2 <__swbuf_r+0x12>
 800b8ba:	6a03      	ldr	r3, [r0, #32]
 800b8bc:	b90b      	cbnz	r3, 800b8c2 <__swbuf_r+0x12>
 800b8be:	f7ff fee9 	bl	800b694 <__sinit>
 800b8c2:	69a3      	ldr	r3, [r4, #24]
 800b8c4:	60a3      	str	r3, [r4, #8]
 800b8c6:	89a3      	ldrh	r3, [r4, #12]
 800b8c8:	071a      	lsls	r2, r3, #28
 800b8ca:	d525      	bpl.n	800b918 <__swbuf_r+0x68>
 800b8cc:	6923      	ldr	r3, [r4, #16]
 800b8ce:	b31b      	cbz	r3, 800b918 <__swbuf_r+0x68>
 800b8d0:	6823      	ldr	r3, [r4, #0]
 800b8d2:	6922      	ldr	r2, [r4, #16]
 800b8d4:	1a98      	subs	r0, r3, r2
 800b8d6:	6963      	ldr	r3, [r4, #20]
 800b8d8:	b2f6      	uxtb	r6, r6
 800b8da:	4283      	cmp	r3, r0
 800b8dc:	4637      	mov	r7, r6
 800b8de:	dc04      	bgt.n	800b8ea <__swbuf_r+0x3a>
 800b8e0:	4621      	mov	r1, r4
 800b8e2:	4628      	mov	r0, r5
 800b8e4:	f000 fd6a 	bl	800c3bc <_fflush_r>
 800b8e8:	b9e0      	cbnz	r0, 800b924 <__swbuf_r+0x74>
 800b8ea:	68a3      	ldr	r3, [r4, #8]
 800b8ec:	3b01      	subs	r3, #1
 800b8ee:	60a3      	str	r3, [r4, #8]
 800b8f0:	6823      	ldr	r3, [r4, #0]
 800b8f2:	1c5a      	adds	r2, r3, #1
 800b8f4:	6022      	str	r2, [r4, #0]
 800b8f6:	701e      	strb	r6, [r3, #0]
 800b8f8:	6962      	ldr	r2, [r4, #20]
 800b8fa:	1c43      	adds	r3, r0, #1
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	d004      	beq.n	800b90a <__swbuf_r+0x5a>
 800b900:	89a3      	ldrh	r3, [r4, #12]
 800b902:	07db      	lsls	r3, r3, #31
 800b904:	d506      	bpl.n	800b914 <__swbuf_r+0x64>
 800b906:	2e0a      	cmp	r6, #10
 800b908:	d104      	bne.n	800b914 <__swbuf_r+0x64>
 800b90a:	4621      	mov	r1, r4
 800b90c:	4628      	mov	r0, r5
 800b90e:	f000 fd55 	bl	800c3bc <_fflush_r>
 800b912:	b938      	cbnz	r0, 800b924 <__swbuf_r+0x74>
 800b914:	4638      	mov	r0, r7
 800b916:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b918:	4621      	mov	r1, r4
 800b91a:	4628      	mov	r0, r5
 800b91c:	f000 f806 	bl	800b92c <__swsetup_r>
 800b920:	2800      	cmp	r0, #0
 800b922:	d0d5      	beq.n	800b8d0 <__swbuf_r+0x20>
 800b924:	f04f 37ff 	mov.w	r7, #4294967295
 800b928:	e7f4      	b.n	800b914 <__swbuf_r+0x64>
	...

0800b92c <__swsetup_r>:
 800b92c:	b538      	push	{r3, r4, r5, lr}
 800b92e:	4b2a      	ldr	r3, [pc, #168]	; (800b9d8 <__swsetup_r+0xac>)
 800b930:	4605      	mov	r5, r0
 800b932:	6818      	ldr	r0, [r3, #0]
 800b934:	460c      	mov	r4, r1
 800b936:	b118      	cbz	r0, 800b940 <__swsetup_r+0x14>
 800b938:	6a03      	ldr	r3, [r0, #32]
 800b93a:	b90b      	cbnz	r3, 800b940 <__swsetup_r+0x14>
 800b93c:	f7ff feaa 	bl	800b694 <__sinit>
 800b940:	89a3      	ldrh	r3, [r4, #12]
 800b942:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b946:	0718      	lsls	r0, r3, #28
 800b948:	d422      	bmi.n	800b990 <__swsetup_r+0x64>
 800b94a:	06d9      	lsls	r1, r3, #27
 800b94c:	d407      	bmi.n	800b95e <__swsetup_r+0x32>
 800b94e:	2309      	movs	r3, #9
 800b950:	602b      	str	r3, [r5, #0]
 800b952:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b956:	81a3      	strh	r3, [r4, #12]
 800b958:	f04f 30ff 	mov.w	r0, #4294967295
 800b95c:	e034      	b.n	800b9c8 <__swsetup_r+0x9c>
 800b95e:	0758      	lsls	r0, r3, #29
 800b960:	d512      	bpl.n	800b988 <__swsetup_r+0x5c>
 800b962:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b964:	b141      	cbz	r1, 800b978 <__swsetup_r+0x4c>
 800b966:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b96a:	4299      	cmp	r1, r3
 800b96c:	d002      	beq.n	800b974 <__swsetup_r+0x48>
 800b96e:	4628      	mov	r0, r5
 800b970:	f000 f8be 	bl	800baf0 <_free_r>
 800b974:	2300      	movs	r3, #0
 800b976:	6363      	str	r3, [r4, #52]	; 0x34
 800b978:	89a3      	ldrh	r3, [r4, #12]
 800b97a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b97e:	81a3      	strh	r3, [r4, #12]
 800b980:	2300      	movs	r3, #0
 800b982:	6063      	str	r3, [r4, #4]
 800b984:	6923      	ldr	r3, [r4, #16]
 800b986:	6023      	str	r3, [r4, #0]
 800b988:	89a3      	ldrh	r3, [r4, #12]
 800b98a:	f043 0308 	orr.w	r3, r3, #8
 800b98e:	81a3      	strh	r3, [r4, #12]
 800b990:	6923      	ldr	r3, [r4, #16]
 800b992:	b94b      	cbnz	r3, 800b9a8 <__swsetup_r+0x7c>
 800b994:	89a3      	ldrh	r3, [r4, #12]
 800b996:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b99a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b99e:	d003      	beq.n	800b9a8 <__swsetup_r+0x7c>
 800b9a0:	4621      	mov	r1, r4
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	f000 fd58 	bl	800c458 <__smakebuf_r>
 800b9a8:	89a0      	ldrh	r0, [r4, #12]
 800b9aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9ae:	f010 0301 	ands.w	r3, r0, #1
 800b9b2:	d00a      	beq.n	800b9ca <__swsetup_r+0x9e>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	60a3      	str	r3, [r4, #8]
 800b9b8:	6963      	ldr	r3, [r4, #20]
 800b9ba:	425b      	negs	r3, r3
 800b9bc:	61a3      	str	r3, [r4, #24]
 800b9be:	6923      	ldr	r3, [r4, #16]
 800b9c0:	b943      	cbnz	r3, 800b9d4 <__swsetup_r+0xa8>
 800b9c2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b9c6:	d1c4      	bne.n	800b952 <__swsetup_r+0x26>
 800b9c8:	bd38      	pop	{r3, r4, r5, pc}
 800b9ca:	0781      	lsls	r1, r0, #30
 800b9cc:	bf58      	it	pl
 800b9ce:	6963      	ldrpl	r3, [r4, #20]
 800b9d0:	60a3      	str	r3, [r4, #8]
 800b9d2:	e7f4      	b.n	800b9be <__swsetup_r+0x92>
 800b9d4:	2000      	movs	r0, #0
 800b9d6:	e7f7      	b.n	800b9c8 <__swsetup_r+0x9c>
 800b9d8:	200000c0 	.word	0x200000c0

0800b9dc <memset>:
 800b9dc:	4402      	add	r2, r0
 800b9de:	4603      	mov	r3, r0
 800b9e0:	4293      	cmp	r3, r2
 800b9e2:	d100      	bne.n	800b9e6 <memset+0xa>
 800b9e4:	4770      	bx	lr
 800b9e6:	f803 1b01 	strb.w	r1, [r3], #1
 800b9ea:	e7f9      	b.n	800b9e0 <memset+0x4>

0800b9ec <_close_r>:
 800b9ec:	b538      	push	{r3, r4, r5, lr}
 800b9ee:	4d06      	ldr	r5, [pc, #24]	; (800ba08 <_close_r+0x1c>)
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	4604      	mov	r4, r0
 800b9f4:	4608      	mov	r0, r1
 800b9f6:	602b      	str	r3, [r5, #0]
 800b9f8:	f7f5 fb3d 	bl	8001076 <_close>
 800b9fc:	1c43      	adds	r3, r0, #1
 800b9fe:	d102      	bne.n	800ba06 <_close_r+0x1a>
 800ba00:	682b      	ldr	r3, [r5, #0]
 800ba02:	b103      	cbz	r3, 800ba06 <_close_r+0x1a>
 800ba04:	6023      	str	r3, [r4, #0]
 800ba06:	bd38      	pop	{r3, r4, r5, pc}
 800ba08:	200005e0 	.word	0x200005e0

0800ba0c <_lseek_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	4d07      	ldr	r5, [pc, #28]	; (800ba2c <_lseek_r+0x20>)
 800ba10:	4604      	mov	r4, r0
 800ba12:	4608      	mov	r0, r1
 800ba14:	4611      	mov	r1, r2
 800ba16:	2200      	movs	r2, #0
 800ba18:	602a      	str	r2, [r5, #0]
 800ba1a:	461a      	mov	r2, r3
 800ba1c:	f7f5 fb52 	bl	80010c4 <_lseek>
 800ba20:	1c43      	adds	r3, r0, #1
 800ba22:	d102      	bne.n	800ba2a <_lseek_r+0x1e>
 800ba24:	682b      	ldr	r3, [r5, #0]
 800ba26:	b103      	cbz	r3, 800ba2a <_lseek_r+0x1e>
 800ba28:	6023      	str	r3, [r4, #0]
 800ba2a:	bd38      	pop	{r3, r4, r5, pc}
 800ba2c:	200005e0 	.word	0x200005e0

0800ba30 <_read_r>:
 800ba30:	b538      	push	{r3, r4, r5, lr}
 800ba32:	4d07      	ldr	r5, [pc, #28]	; (800ba50 <_read_r+0x20>)
 800ba34:	4604      	mov	r4, r0
 800ba36:	4608      	mov	r0, r1
 800ba38:	4611      	mov	r1, r2
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	602a      	str	r2, [r5, #0]
 800ba3e:	461a      	mov	r2, r3
 800ba40:	f7f5 fae0 	bl	8001004 <_read>
 800ba44:	1c43      	adds	r3, r0, #1
 800ba46:	d102      	bne.n	800ba4e <_read_r+0x1e>
 800ba48:	682b      	ldr	r3, [r5, #0]
 800ba4a:	b103      	cbz	r3, 800ba4e <_read_r+0x1e>
 800ba4c:	6023      	str	r3, [r4, #0]
 800ba4e:	bd38      	pop	{r3, r4, r5, pc}
 800ba50:	200005e0 	.word	0x200005e0

0800ba54 <_write_r>:
 800ba54:	b538      	push	{r3, r4, r5, lr}
 800ba56:	4d07      	ldr	r5, [pc, #28]	; (800ba74 <_write_r+0x20>)
 800ba58:	4604      	mov	r4, r0
 800ba5a:	4608      	mov	r0, r1
 800ba5c:	4611      	mov	r1, r2
 800ba5e:	2200      	movs	r2, #0
 800ba60:	602a      	str	r2, [r5, #0]
 800ba62:	461a      	mov	r2, r3
 800ba64:	f7f5 faeb 	bl	800103e <_write>
 800ba68:	1c43      	adds	r3, r0, #1
 800ba6a:	d102      	bne.n	800ba72 <_write_r+0x1e>
 800ba6c:	682b      	ldr	r3, [r5, #0]
 800ba6e:	b103      	cbz	r3, 800ba72 <_write_r+0x1e>
 800ba70:	6023      	str	r3, [r4, #0]
 800ba72:	bd38      	pop	{r3, r4, r5, pc}
 800ba74:	200005e0 	.word	0x200005e0

0800ba78 <__errno>:
 800ba78:	4b01      	ldr	r3, [pc, #4]	; (800ba80 <__errno+0x8>)
 800ba7a:	6818      	ldr	r0, [r3, #0]
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	200000c0 	.word	0x200000c0

0800ba84 <__libc_init_array>:
 800ba84:	b570      	push	{r4, r5, r6, lr}
 800ba86:	4d0d      	ldr	r5, [pc, #52]	; (800babc <__libc_init_array+0x38>)
 800ba88:	4c0d      	ldr	r4, [pc, #52]	; (800bac0 <__libc_init_array+0x3c>)
 800ba8a:	1b64      	subs	r4, r4, r5
 800ba8c:	10a4      	asrs	r4, r4, #2
 800ba8e:	2600      	movs	r6, #0
 800ba90:	42a6      	cmp	r6, r4
 800ba92:	d109      	bne.n	800baa8 <__libc_init_array+0x24>
 800ba94:	4d0b      	ldr	r5, [pc, #44]	; (800bac4 <__libc_init_array+0x40>)
 800ba96:	4c0c      	ldr	r4, [pc, #48]	; (800bac8 <__libc_init_array+0x44>)
 800ba98:	f000 fd9e 	bl	800c5d8 <_init>
 800ba9c:	1b64      	subs	r4, r4, r5
 800ba9e:	10a4      	asrs	r4, r4, #2
 800baa0:	2600      	movs	r6, #0
 800baa2:	42a6      	cmp	r6, r4
 800baa4:	d105      	bne.n	800bab2 <__libc_init_array+0x2e>
 800baa6:	bd70      	pop	{r4, r5, r6, pc}
 800baa8:	f855 3b04 	ldr.w	r3, [r5], #4
 800baac:	4798      	blx	r3
 800baae:	3601      	adds	r6, #1
 800bab0:	e7ee      	b.n	800ba90 <__libc_init_array+0xc>
 800bab2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bab6:	4798      	blx	r3
 800bab8:	3601      	adds	r6, #1
 800baba:	e7f2      	b.n	800baa2 <__libc_init_array+0x1e>
 800babc:	0800ddf8 	.word	0x0800ddf8
 800bac0:	0800ddf8 	.word	0x0800ddf8
 800bac4:	0800ddf8 	.word	0x0800ddf8
 800bac8:	0800ddfc 	.word	0x0800ddfc

0800bacc <__retarget_lock_init_recursive>:
 800bacc:	4770      	bx	lr

0800bace <__retarget_lock_acquire_recursive>:
 800bace:	4770      	bx	lr

0800bad0 <__retarget_lock_release_recursive>:
 800bad0:	4770      	bx	lr

0800bad2 <memcpy>:
 800bad2:	440a      	add	r2, r1
 800bad4:	4291      	cmp	r1, r2
 800bad6:	f100 33ff 	add.w	r3, r0, #4294967295
 800bada:	d100      	bne.n	800bade <memcpy+0xc>
 800badc:	4770      	bx	lr
 800bade:	b510      	push	{r4, lr}
 800bae0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bae4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bae8:	4291      	cmp	r1, r2
 800baea:	d1f9      	bne.n	800bae0 <memcpy+0xe>
 800baec:	bd10      	pop	{r4, pc}
	...

0800baf0 <_free_r>:
 800baf0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800baf2:	2900      	cmp	r1, #0
 800baf4:	d044      	beq.n	800bb80 <_free_r+0x90>
 800baf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bafa:	9001      	str	r0, [sp, #4]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	f1a1 0404 	sub.w	r4, r1, #4
 800bb02:	bfb8      	it	lt
 800bb04:	18e4      	addlt	r4, r4, r3
 800bb06:	f000 f8df 	bl	800bcc8 <__malloc_lock>
 800bb0a:	4a1e      	ldr	r2, [pc, #120]	; (800bb84 <_free_r+0x94>)
 800bb0c:	9801      	ldr	r0, [sp, #4]
 800bb0e:	6813      	ldr	r3, [r2, #0]
 800bb10:	b933      	cbnz	r3, 800bb20 <_free_r+0x30>
 800bb12:	6063      	str	r3, [r4, #4]
 800bb14:	6014      	str	r4, [r2, #0]
 800bb16:	b003      	add	sp, #12
 800bb18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bb1c:	f000 b8da 	b.w	800bcd4 <__malloc_unlock>
 800bb20:	42a3      	cmp	r3, r4
 800bb22:	d908      	bls.n	800bb36 <_free_r+0x46>
 800bb24:	6825      	ldr	r5, [r4, #0]
 800bb26:	1961      	adds	r1, r4, r5
 800bb28:	428b      	cmp	r3, r1
 800bb2a:	bf01      	itttt	eq
 800bb2c:	6819      	ldreq	r1, [r3, #0]
 800bb2e:	685b      	ldreq	r3, [r3, #4]
 800bb30:	1949      	addeq	r1, r1, r5
 800bb32:	6021      	streq	r1, [r4, #0]
 800bb34:	e7ed      	b.n	800bb12 <_free_r+0x22>
 800bb36:	461a      	mov	r2, r3
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	b10b      	cbz	r3, 800bb40 <_free_r+0x50>
 800bb3c:	42a3      	cmp	r3, r4
 800bb3e:	d9fa      	bls.n	800bb36 <_free_r+0x46>
 800bb40:	6811      	ldr	r1, [r2, #0]
 800bb42:	1855      	adds	r5, r2, r1
 800bb44:	42a5      	cmp	r5, r4
 800bb46:	d10b      	bne.n	800bb60 <_free_r+0x70>
 800bb48:	6824      	ldr	r4, [r4, #0]
 800bb4a:	4421      	add	r1, r4
 800bb4c:	1854      	adds	r4, r2, r1
 800bb4e:	42a3      	cmp	r3, r4
 800bb50:	6011      	str	r1, [r2, #0]
 800bb52:	d1e0      	bne.n	800bb16 <_free_r+0x26>
 800bb54:	681c      	ldr	r4, [r3, #0]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	6053      	str	r3, [r2, #4]
 800bb5a:	440c      	add	r4, r1
 800bb5c:	6014      	str	r4, [r2, #0]
 800bb5e:	e7da      	b.n	800bb16 <_free_r+0x26>
 800bb60:	d902      	bls.n	800bb68 <_free_r+0x78>
 800bb62:	230c      	movs	r3, #12
 800bb64:	6003      	str	r3, [r0, #0]
 800bb66:	e7d6      	b.n	800bb16 <_free_r+0x26>
 800bb68:	6825      	ldr	r5, [r4, #0]
 800bb6a:	1961      	adds	r1, r4, r5
 800bb6c:	428b      	cmp	r3, r1
 800bb6e:	bf04      	itt	eq
 800bb70:	6819      	ldreq	r1, [r3, #0]
 800bb72:	685b      	ldreq	r3, [r3, #4]
 800bb74:	6063      	str	r3, [r4, #4]
 800bb76:	bf04      	itt	eq
 800bb78:	1949      	addeq	r1, r1, r5
 800bb7a:	6021      	streq	r1, [r4, #0]
 800bb7c:	6054      	str	r4, [r2, #4]
 800bb7e:	e7ca      	b.n	800bb16 <_free_r+0x26>
 800bb80:	b003      	add	sp, #12
 800bb82:	bd30      	pop	{r4, r5, pc}
 800bb84:	200005e8 	.word	0x200005e8

0800bb88 <sbrk_aligned>:
 800bb88:	b570      	push	{r4, r5, r6, lr}
 800bb8a:	4e0e      	ldr	r6, [pc, #56]	; (800bbc4 <sbrk_aligned+0x3c>)
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	6831      	ldr	r1, [r6, #0]
 800bb90:	4605      	mov	r5, r0
 800bb92:	b911      	cbnz	r1, 800bb9a <sbrk_aligned+0x12>
 800bb94:	f000 fcd8 	bl	800c548 <_sbrk_r>
 800bb98:	6030      	str	r0, [r6, #0]
 800bb9a:	4621      	mov	r1, r4
 800bb9c:	4628      	mov	r0, r5
 800bb9e:	f000 fcd3 	bl	800c548 <_sbrk_r>
 800bba2:	1c43      	adds	r3, r0, #1
 800bba4:	d00a      	beq.n	800bbbc <sbrk_aligned+0x34>
 800bba6:	1cc4      	adds	r4, r0, #3
 800bba8:	f024 0403 	bic.w	r4, r4, #3
 800bbac:	42a0      	cmp	r0, r4
 800bbae:	d007      	beq.n	800bbc0 <sbrk_aligned+0x38>
 800bbb0:	1a21      	subs	r1, r4, r0
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	f000 fcc8 	bl	800c548 <_sbrk_r>
 800bbb8:	3001      	adds	r0, #1
 800bbba:	d101      	bne.n	800bbc0 <sbrk_aligned+0x38>
 800bbbc:	f04f 34ff 	mov.w	r4, #4294967295
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	bd70      	pop	{r4, r5, r6, pc}
 800bbc4:	200005ec 	.word	0x200005ec

0800bbc8 <_malloc_r>:
 800bbc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbcc:	1ccd      	adds	r5, r1, #3
 800bbce:	f025 0503 	bic.w	r5, r5, #3
 800bbd2:	3508      	adds	r5, #8
 800bbd4:	2d0c      	cmp	r5, #12
 800bbd6:	bf38      	it	cc
 800bbd8:	250c      	movcc	r5, #12
 800bbda:	2d00      	cmp	r5, #0
 800bbdc:	4607      	mov	r7, r0
 800bbde:	db01      	blt.n	800bbe4 <_malloc_r+0x1c>
 800bbe0:	42a9      	cmp	r1, r5
 800bbe2:	d905      	bls.n	800bbf0 <_malloc_r+0x28>
 800bbe4:	230c      	movs	r3, #12
 800bbe6:	603b      	str	r3, [r7, #0]
 800bbe8:	2600      	movs	r6, #0
 800bbea:	4630      	mov	r0, r6
 800bbec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbf0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bcc4 <_malloc_r+0xfc>
 800bbf4:	f000 f868 	bl	800bcc8 <__malloc_lock>
 800bbf8:	f8d8 3000 	ldr.w	r3, [r8]
 800bbfc:	461c      	mov	r4, r3
 800bbfe:	bb5c      	cbnz	r4, 800bc58 <_malloc_r+0x90>
 800bc00:	4629      	mov	r1, r5
 800bc02:	4638      	mov	r0, r7
 800bc04:	f7ff ffc0 	bl	800bb88 <sbrk_aligned>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	4604      	mov	r4, r0
 800bc0c:	d155      	bne.n	800bcba <_malloc_r+0xf2>
 800bc0e:	f8d8 4000 	ldr.w	r4, [r8]
 800bc12:	4626      	mov	r6, r4
 800bc14:	2e00      	cmp	r6, #0
 800bc16:	d145      	bne.n	800bca4 <_malloc_r+0xdc>
 800bc18:	2c00      	cmp	r4, #0
 800bc1a:	d048      	beq.n	800bcae <_malloc_r+0xe6>
 800bc1c:	6823      	ldr	r3, [r4, #0]
 800bc1e:	4631      	mov	r1, r6
 800bc20:	4638      	mov	r0, r7
 800bc22:	eb04 0903 	add.w	r9, r4, r3
 800bc26:	f000 fc8f 	bl	800c548 <_sbrk_r>
 800bc2a:	4581      	cmp	r9, r0
 800bc2c:	d13f      	bne.n	800bcae <_malloc_r+0xe6>
 800bc2e:	6821      	ldr	r1, [r4, #0]
 800bc30:	1a6d      	subs	r5, r5, r1
 800bc32:	4629      	mov	r1, r5
 800bc34:	4638      	mov	r0, r7
 800bc36:	f7ff ffa7 	bl	800bb88 <sbrk_aligned>
 800bc3a:	3001      	adds	r0, #1
 800bc3c:	d037      	beq.n	800bcae <_malloc_r+0xe6>
 800bc3e:	6823      	ldr	r3, [r4, #0]
 800bc40:	442b      	add	r3, r5
 800bc42:	6023      	str	r3, [r4, #0]
 800bc44:	f8d8 3000 	ldr.w	r3, [r8]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d038      	beq.n	800bcbe <_malloc_r+0xf6>
 800bc4c:	685a      	ldr	r2, [r3, #4]
 800bc4e:	42a2      	cmp	r2, r4
 800bc50:	d12b      	bne.n	800bcaa <_malloc_r+0xe2>
 800bc52:	2200      	movs	r2, #0
 800bc54:	605a      	str	r2, [r3, #4]
 800bc56:	e00f      	b.n	800bc78 <_malloc_r+0xb0>
 800bc58:	6822      	ldr	r2, [r4, #0]
 800bc5a:	1b52      	subs	r2, r2, r5
 800bc5c:	d41f      	bmi.n	800bc9e <_malloc_r+0xd6>
 800bc5e:	2a0b      	cmp	r2, #11
 800bc60:	d917      	bls.n	800bc92 <_malloc_r+0xca>
 800bc62:	1961      	adds	r1, r4, r5
 800bc64:	42a3      	cmp	r3, r4
 800bc66:	6025      	str	r5, [r4, #0]
 800bc68:	bf18      	it	ne
 800bc6a:	6059      	strne	r1, [r3, #4]
 800bc6c:	6863      	ldr	r3, [r4, #4]
 800bc6e:	bf08      	it	eq
 800bc70:	f8c8 1000 	streq.w	r1, [r8]
 800bc74:	5162      	str	r2, [r4, r5]
 800bc76:	604b      	str	r3, [r1, #4]
 800bc78:	4638      	mov	r0, r7
 800bc7a:	f104 060b 	add.w	r6, r4, #11
 800bc7e:	f000 f829 	bl	800bcd4 <__malloc_unlock>
 800bc82:	f026 0607 	bic.w	r6, r6, #7
 800bc86:	1d23      	adds	r3, r4, #4
 800bc88:	1af2      	subs	r2, r6, r3
 800bc8a:	d0ae      	beq.n	800bbea <_malloc_r+0x22>
 800bc8c:	1b9b      	subs	r3, r3, r6
 800bc8e:	50a3      	str	r3, [r4, r2]
 800bc90:	e7ab      	b.n	800bbea <_malloc_r+0x22>
 800bc92:	42a3      	cmp	r3, r4
 800bc94:	6862      	ldr	r2, [r4, #4]
 800bc96:	d1dd      	bne.n	800bc54 <_malloc_r+0x8c>
 800bc98:	f8c8 2000 	str.w	r2, [r8]
 800bc9c:	e7ec      	b.n	800bc78 <_malloc_r+0xb0>
 800bc9e:	4623      	mov	r3, r4
 800bca0:	6864      	ldr	r4, [r4, #4]
 800bca2:	e7ac      	b.n	800bbfe <_malloc_r+0x36>
 800bca4:	4634      	mov	r4, r6
 800bca6:	6876      	ldr	r6, [r6, #4]
 800bca8:	e7b4      	b.n	800bc14 <_malloc_r+0x4c>
 800bcaa:	4613      	mov	r3, r2
 800bcac:	e7cc      	b.n	800bc48 <_malloc_r+0x80>
 800bcae:	230c      	movs	r3, #12
 800bcb0:	603b      	str	r3, [r7, #0]
 800bcb2:	4638      	mov	r0, r7
 800bcb4:	f000 f80e 	bl	800bcd4 <__malloc_unlock>
 800bcb8:	e797      	b.n	800bbea <_malloc_r+0x22>
 800bcba:	6025      	str	r5, [r4, #0]
 800bcbc:	e7dc      	b.n	800bc78 <_malloc_r+0xb0>
 800bcbe:	605b      	str	r3, [r3, #4]
 800bcc0:	deff      	udf	#255	; 0xff
 800bcc2:	bf00      	nop
 800bcc4:	200005e8 	.word	0x200005e8

0800bcc8 <__malloc_lock>:
 800bcc8:	4801      	ldr	r0, [pc, #4]	; (800bcd0 <__malloc_lock+0x8>)
 800bcca:	f7ff bf00 	b.w	800bace <__retarget_lock_acquire_recursive>
 800bcce:	bf00      	nop
 800bcd0:	200005e4 	.word	0x200005e4

0800bcd4 <__malloc_unlock>:
 800bcd4:	4801      	ldr	r0, [pc, #4]	; (800bcdc <__malloc_unlock+0x8>)
 800bcd6:	f7ff befb 	b.w	800bad0 <__retarget_lock_release_recursive>
 800bcda:	bf00      	nop
 800bcdc:	200005e4 	.word	0x200005e4

0800bce0 <__ssputs_r>:
 800bce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce4:	688e      	ldr	r6, [r1, #8]
 800bce6:	461f      	mov	r7, r3
 800bce8:	42be      	cmp	r6, r7
 800bcea:	680b      	ldr	r3, [r1, #0]
 800bcec:	4682      	mov	sl, r0
 800bcee:	460c      	mov	r4, r1
 800bcf0:	4690      	mov	r8, r2
 800bcf2:	d82c      	bhi.n	800bd4e <__ssputs_r+0x6e>
 800bcf4:	898a      	ldrh	r2, [r1, #12]
 800bcf6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bcfa:	d026      	beq.n	800bd4a <__ssputs_r+0x6a>
 800bcfc:	6965      	ldr	r5, [r4, #20]
 800bcfe:	6909      	ldr	r1, [r1, #16]
 800bd00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd04:	eba3 0901 	sub.w	r9, r3, r1
 800bd08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd0c:	1c7b      	adds	r3, r7, #1
 800bd0e:	444b      	add	r3, r9
 800bd10:	106d      	asrs	r5, r5, #1
 800bd12:	429d      	cmp	r5, r3
 800bd14:	bf38      	it	cc
 800bd16:	461d      	movcc	r5, r3
 800bd18:	0553      	lsls	r3, r2, #21
 800bd1a:	d527      	bpl.n	800bd6c <__ssputs_r+0x8c>
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	f7ff ff53 	bl	800bbc8 <_malloc_r>
 800bd22:	4606      	mov	r6, r0
 800bd24:	b360      	cbz	r0, 800bd80 <__ssputs_r+0xa0>
 800bd26:	6921      	ldr	r1, [r4, #16]
 800bd28:	464a      	mov	r2, r9
 800bd2a:	f7ff fed2 	bl	800bad2 <memcpy>
 800bd2e:	89a3      	ldrh	r3, [r4, #12]
 800bd30:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd38:	81a3      	strh	r3, [r4, #12]
 800bd3a:	6126      	str	r6, [r4, #16]
 800bd3c:	6165      	str	r5, [r4, #20]
 800bd3e:	444e      	add	r6, r9
 800bd40:	eba5 0509 	sub.w	r5, r5, r9
 800bd44:	6026      	str	r6, [r4, #0]
 800bd46:	60a5      	str	r5, [r4, #8]
 800bd48:	463e      	mov	r6, r7
 800bd4a:	42be      	cmp	r6, r7
 800bd4c:	d900      	bls.n	800bd50 <__ssputs_r+0x70>
 800bd4e:	463e      	mov	r6, r7
 800bd50:	6820      	ldr	r0, [r4, #0]
 800bd52:	4632      	mov	r2, r6
 800bd54:	4641      	mov	r1, r8
 800bd56:	f000 fbbb 	bl	800c4d0 <memmove>
 800bd5a:	68a3      	ldr	r3, [r4, #8]
 800bd5c:	1b9b      	subs	r3, r3, r6
 800bd5e:	60a3      	str	r3, [r4, #8]
 800bd60:	6823      	ldr	r3, [r4, #0]
 800bd62:	4433      	add	r3, r6
 800bd64:	6023      	str	r3, [r4, #0]
 800bd66:	2000      	movs	r0, #0
 800bd68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd6c:	462a      	mov	r2, r5
 800bd6e:	f000 fbfb 	bl	800c568 <_realloc_r>
 800bd72:	4606      	mov	r6, r0
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d1e0      	bne.n	800bd3a <__ssputs_r+0x5a>
 800bd78:	6921      	ldr	r1, [r4, #16]
 800bd7a:	4650      	mov	r0, sl
 800bd7c:	f7ff feb8 	bl	800baf0 <_free_r>
 800bd80:	230c      	movs	r3, #12
 800bd82:	f8ca 3000 	str.w	r3, [sl]
 800bd86:	89a3      	ldrh	r3, [r4, #12]
 800bd88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd8c:	81a3      	strh	r3, [r4, #12]
 800bd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd92:	e7e9      	b.n	800bd68 <__ssputs_r+0x88>

0800bd94 <_svfiprintf_r>:
 800bd94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd98:	4698      	mov	r8, r3
 800bd9a:	898b      	ldrh	r3, [r1, #12]
 800bd9c:	061b      	lsls	r3, r3, #24
 800bd9e:	b09d      	sub	sp, #116	; 0x74
 800bda0:	4607      	mov	r7, r0
 800bda2:	460d      	mov	r5, r1
 800bda4:	4614      	mov	r4, r2
 800bda6:	d50e      	bpl.n	800bdc6 <_svfiprintf_r+0x32>
 800bda8:	690b      	ldr	r3, [r1, #16]
 800bdaa:	b963      	cbnz	r3, 800bdc6 <_svfiprintf_r+0x32>
 800bdac:	2140      	movs	r1, #64	; 0x40
 800bdae:	f7ff ff0b 	bl	800bbc8 <_malloc_r>
 800bdb2:	6028      	str	r0, [r5, #0]
 800bdb4:	6128      	str	r0, [r5, #16]
 800bdb6:	b920      	cbnz	r0, 800bdc2 <_svfiprintf_r+0x2e>
 800bdb8:	230c      	movs	r3, #12
 800bdba:	603b      	str	r3, [r7, #0]
 800bdbc:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc0:	e0d0      	b.n	800bf64 <_svfiprintf_r+0x1d0>
 800bdc2:	2340      	movs	r3, #64	; 0x40
 800bdc4:	616b      	str	r3, [r5, #20]
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	9309      	str	r3, [sp, #36]	; 0x24
 800bdca:	2320      	movs	r3, #32
 800bdcc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bdd0:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdd4:	2330      	movs	r3, #48	; 0x30
 800bdd6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bf7c <_svfiprintf_r+0x1e8>
 800bdda:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bdde:	f04f 0901 	mov.w	r9, #1
 800bde2:	4623      	mov	r3, r4
 800bde4:	469a      	mov	sl, r3
 800bde6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdea:	b10a      	cbz	r2, 800bdf0 <_svfiprintf_r+0x5c>
 800bdec:	2a25      	cmp	r2, #37	; 0x25
 800bdee:	d1f9      	bne.n	800bde4 <_svfiprintf_r+0x50>
 800bdf0:	ebba 0b04 	subs.w	fp, sl, r4
 800bdf4:	d00b      	beq.n	800be0e <_svfiprintf_r+0x7a>
 800bdf6:	465b      	mov	r3, fp
 800bdf8:	4622      	mov	r2, r4
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	4638      	mov	r0, r7
 800bdfe:	f7ff ff6f 	bl	800bce0 <__ssputs_r>
 800be02:	3001      	adds	r0, #1
 800be04:	f000 80a9 	beq.w	800bf5a <_svfiprintf_r+0x1c6>
 800be08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be0a:	445a      	add	r2, fp
 800be0c:	9209      	str	r2, [sp, #36]	; 0x24
 800be0e:	f89a 3000 	ldrb.w	r3, [sl]
 800be12:	2b00      	cmp	r3, #0
 800be14:	f000 80a1 	beq.w	800bf5a <_svfiprintf_r+0x1c6>
 800be18:	2300      	movs	r3, #0
 800be1a:	f04f 32ff 	mov.w	r2, #4294967295
 800be1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be22:	f10a 0a01 	add.w	sl, sl, #1
 800be26:	9304      	str	r3, [sp, #16]
 800be28:	9307      	str	r3, [sp, #28]
 800be2a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be2e:	931a      	str	r3, [sp, #104]	; 0x68
 800be30:	4654      	mov	r4, sl
 800be32:	2205      	movs	r2, #5
 800be34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be38:	4850      	ldr	r0, [pc, #320]	; (800bf7c <_svfiprintf_r+0x1e8>)
 800be3a:	f7f4 f9d9 	bl	80001f0 <memchr>
 800be3e:	9a04      	ldr	r2, [sp, #16]
 800be40:	b9d8      	cbnz	r0, 800be7a <_svfiprintf_r+0xe6>
 800be42:	06d0      	lsls	r0, r2, #27
 800be44:	bf44      	itt	mi
 800be46:	2320      	movmi	r3, #32
 800be48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be4c:	0711      	lsls	r1, r2, #28
 800be4e:	bf44      	itt	mi
 800be50:	232b      	movmi	r3, #43	; 0x2b
 800be52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be56:	f89a 3000 	ldrb.w	r3, [sl]
 800be5a:	2b2a      	cmp	r3, #42	; 0x2a
 800be5c:	d015      	beq.n	800be8a <_svfiprintf_r+0xf6>
 800be5e:	9a07      	ldr	r2, [sp, #28]
 800be60:	4654      	mov	r4, sl
 800be62:	2000      	movs	r0, #0
 800be64:	f04f 0c0a 	mov.w	ip, #10
 800be68:	4621      	mov	r1, r4
 800be6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be6e:	3b30      	subs	r3, #48	; 0x30
 800be70:	2b09      	cmp	r3, #9
 800be72:	d94d      	bls.n	800bf10 <_svfiprintf_r+0x17c>
 800be74:	b1b0      	cbz	r0, 800bea4 <_svfiprintf_r+0x110>
 800be76:	9207      	str	r2, [sp, #28]
 800be78:	e014      	b.n	800bea4 <_svfiprintf_r+0x110>
 800be7a:	eba0 0308 	sub.w	r3, r0, r8
 800be7e:	fa09 f303 	lsl.w	r3, r9, r3
 800be82:	4313      	orrs	r3, r2
 800be84:	9304      	str	r3, [sp, #16]
 800be86:	46a2      	mov	sl, r4
 800be88:	e7d2      	b.n	800be30 <_svfiprintf_r+0x9c>
 800be8a:	9b03      	ldr	r3, [sp, #12]
 800be8c:	1d19      	adds	r1, r3, #4
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	9103      	str	r1, [sp, #12]
 800be92:	2b00      	cmp	r3, #0
 800be94:	bfbb      	ittet	lt
 800be96:	425b      	neglt	r3, r3
 800be98:	f042 0202 	orrlt.w	r2, r2, #2
 800be9c:	9307      	strge	r3, [sp, #28]
 800be9e:	9307      	strlt	r3, [sp, #28]
 800bea0:	bfb8      	it	lt
 800bea2:	9204      	strlt	r2, [sp, #16]
 800bea4:	7823      	ldrb	r3, [r4, #0]
 800bea6:	2b2e      	cmp	r3, #46	; 0x2e
 800bea8:	d10c      	bne.n	800bec4 <_svfiprintf_r+0x130>
 800beaa:	7863      	ldrb	r3, [r4, #1]
 800beac:	2b2a      	cmp	r3, #42	; 0x2a
 800beae:	d134      	bne.n	800bf1a <_svfiprintf_r+0x186>
 800beb0:	9b03      	ldr	r3, [sp, #12]
 800beb2:	1d1a      	adds	r2, r3, #4
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	9203      	str	r2, [sp, #12]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	bfb8      	it	lt
 800bebc:	f04f 33ff 	movlt.w	r3, #4294967295
 800bec0:	3402      	adds	r4, #2
 800bec2:	9305      	str	r3, [sp, #20]
 800bec4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bf8c <_svfiprintf_r+0x1f8>
 800bec8:	7821      	ldrb	r1, [r4, #0]
 800beca:	2203      	movs	r2, #3
 800becc:	4650      	mov	r0, sl
 800bece:	f7f4 f98f 	bl	80001f0 <memchr>
 800bed2:	b138      	cbz	r0, 800bee4 <_svfiprintf_r+0x150>
 800bed4:	9b04      	ldr	r3, [sp, #16]
 800bed6:	eba0 000a 	sub.w	r0, r0, sl
 800beda:	2240      	movs	r2, #64	; 0x40
 800bedc:	4082      	lsls	r2, r0
 800bede:	4313      	orrs	r3, r2
 800bee0:	3401      	adds	r4, #1
 800bee2:	9304      	str	r3, [sp, #16]
 800bee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bee8:	4825      	ldr	r0, [pc, #148]	; (800bf80 <_svfiprintf_r+0x1ec>)
 800beea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800beee:	2206      	movs	r2, #6
 800bef0:	f7f4 f97e 	bl	80001f0 <memchr>
 800bef4:	2800      	cmp	r0, #0
 800bef6:	d038      	beq.n	800bf6a <_svfiprintf_r+0x1d6>
 800bef8:	4b22      	ldr	r3, [pc, #136]	; (800bf84 <_svfiprintf_r+0x1f0>)
 800befa:	bb1b      	cbnz	r3, 800bf44 <_svfiprintf_r+0x1b0>
 800befc:	9b03      	ldr	r3, [sp, #12]
 800befe:	3307      	adds	r3, #7
 800bf00:	f023 0307 	bic.w	r3, r3, #7
 800bf04:	3308      	adds	r3, #8
 800bf06:	9303      	str	r3, [sp, #12]
 800bf08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf0a:	4433      	add	r3, r6
 800bf0c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf0e:	e768      	b.n	800bde2 <_svfiprintf_r+0x4e>
 800bf10:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf14:	460c      	mov	r4, r1
 800bf16:	2001      	movs	r0, #1
 800bf18:	e7a6      	b.n	800be68 <_svfiprintf_r+0xd4>
 800bf1a:	2300      	movs	r3, #0
 800bf1c:	3401      	adds	r4, #1
 800bf1e:	9305      	str	r3, [sp, #20]
 800bf20:	4619      	mov	r1, r3
 800bf22:	f04f 0c0a 	mov.w	ip, #10
 800bf26:	4620      	mov	r0, r4
 800bf28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf2c:	3a30      	subs	r2, #48	; 0x30
 800bf2e:	2a09      	cmp	r2, #9
 800bf30:	d903      	bls.n	800bf3a <_svfiprintf_r+0x1a6>
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d0c6      	beq.n	800bec4 <_svfiprintf_r+0x130>
 800bf36:	9105      	str	r1, [sp, #20]
 800bf38:	e7c4      	b.n	800bec4 <_svfiprintf_r+0x130>
 800bf3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf3e:	4604      	mov	r4, r0
 800bf40:	2301      	movs	r3, #1
 800bf42:	e7f0      	b.n	800bf26 <_svfiprintf_r+0x192>
 800bf44:	ab03      	add	r3, sp, #12
 800bf46:	9300      	str	r3, [sp, #0]
 800bf48:	462a      	mov	r2, r5
 800bf4a:	4b0f      	ldr	r3, [pc, #60]	; (800bf88 <_svfiprintf_r+0x1f4>)
 800bf4c:	a904      	add	r1, sp, #16
 800bf4e:	4638      	mov	r0, r7
 800bf50:	f3af 8000 	nop.w
 800bf54:	1c42      	adds	r2, r0, #1
 800bf56:	4606      	mov	r6, r0
 800bf58:	d1d6      	bne.n	800bf08 <_svfiprintf_r+0x174>
 800bf5a:	89ab      	ldrh	r3, [r5, #12]
 800bf5c:	065b      	lsls	r3, r3, #25
 800bf5e:	f53f af2d 	bmi.w	800bdbc <_svfiprintf_r+0x28>
 800bf62:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf64:	b01d      	add	sp, #116	; 0x74
 800bf66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf6a:	ab03      	add	r3, sp, #12
 800bf6c:	9300      	str	r3, [sp, #0]
 800bf6e:	462a      	mov	r2, r5
 800bf70:	4b05      	ldr	r3, [pc, #20]	; (800bf88 <_svfiprintf_r+0x1f4>)
 800bf72:	a904      	add	r1, sp, #16
 800bf74:	4638      	mov	r0, r7
 800bf76:	f000 f879 	bl	800c06c <_printf_i>
 800bf7a:	e7eb      	b.n	800bf54 <_svfiprintf_r+0x1c0>
 800bf7c:	0800ddba 	.word	0x0800ddba
 800bf80:	0800ddc4 	.word	0x0800ddc4
 800bf84:	00000000 	.word	0x00000000
 800bf88:	0800bce1 	.word	0x0800bce1
 800bf8c:	0800ddc0 	.word	0x0800ddc0

0800bf90 <_printf_common>:
 800bf90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf94:	4616      	mov	r6, r2
 800bf96:	4699      	mov	r9, r3
 800bf98:	688a      	ldr	r2, [r1, #8]
 800bf9a:	690b      	ldr	r3, [r1, #16]
 800bf9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	bfb8      	it	lt
 800bfa4:	4613      	movlt	r3, r2
 800bfa6:	6033      	str	r3, [r6, #0]
 800bfa8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bfac:	4607      	mov	r7, r0
 800bfae:	460c      	mov	r4, r1
 800bfb0:	b10a      	cbz	r2, 800bfb6 <_printf_common+0x26>
 800bfb2:	3301      	adds	r3, #1
 800bfb4:	6033      	str	r3, [r6, #0]
 800bfb6:	6823      	ldr	r3, [r4, #0]
 800bfb8:	0699      	lsls	r1, r3, #26
 800bfba:	bf42      	ittt	mi
 800bfbc:	6833      	ldrmi	r3, [r6, #0]
 800bfbe:	3302      	addmi	r3, #2
 800bfc0:	6033      	strmi	r3, [r6, #0]
 800bfc2:	6825      	ldr	r5, [r4, #0]
 800bfc4:	f015 0506 	ands.w	r5, r5, #6
 800bfc8:	d106      	bne.n	800bfd8 <_printf_common+0x48>
 800bfca:	f104 0a19 	add.w	sl, r4, #25
 800bfce:	68e3      	ldr	r3, [r4, #12]
 800bfd0:	6832      	ldr	r2, [r6, #0]
 800bfd2:	1a9b      	subs	r3, r3, r2
 800bfd4:	42ab      	cmp	r3, r5
 800bfd6:	dc26      	bgt.n	800c026 <_printf_common+0x96>
 800bfd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bfdc:	1e13      	subs	r3, r2, #0
 800bfde:	6822      	ldr	r2, [r4, #0]
 800bfe0:	bf18      	it	ne
 800bfe2:	2301      	movne	r3, #1
 800bfe4:	0692      	lsls	r2, r2, #26
 800bfe6:	d42b      	bmi.n	800c040 <_printf_common+0xb0>
 800bfe8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfec:	4649      	mov	r1, r9
 800bfee:	4638      	mov	r0, r7
 800bff0:	47c0      	blx	r8
 800bff2:	3001      	adds	r0, #1
 800bff4:	d01e      	beq.n	800c034 <_printf_common+0xa4>
 800bff6:	6823      	ldr	r3, [r4, #0]
 800bff8:	6922      	ldr	r2, [r4, #16]
 800bffa:	f003 0306 	and.w	r3, r3, #6
 800bffe:	2b04      	cmp	r3, #4
 800c000:	bf02      	ittt	eq
 800c002:	68e5      	ldreq	r5, [r4, #12]
 800c004:	6833      	ldreq	r3, [r6, #0]
 800c006:	1aed      	subeq	r5, r5, r3
 800c008:	68a3      	ldr	r3, [r4, #8]
 800c00a:	bf0c      	ite	eq
 800c00c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c010:	2500      	movne	r5, #0
 800c012:	4293      	cmp	r3, r2
 800c014:	bfc4      	itt	gt
 800c016:	1a9b      	subgt	r3, r3, r2
 800c018:	18ed      	addgt	r5, r5, r3
 800c01a:	2600      	movs	r6, #0
 800c01c:	341a      	adds	r4, #26
 800c01e:	42b5      	cmp	r5, r6
 800c020:	d11a      	bne.n	800c058 <_printf_common+0xc8>
 800c022:	2000      	movs	r0, #0
 800c024:	e008      	b.n	800c038 <_printf_common+0xa8>
 800c026:	2301      	movs	r3, #1
 800c028:	4652      	mov	r2, sl
 800c02a:	4649      	mov	r1, r9
 800c02c:	4638      	mov	r0, r7
 800c02e:	47c0      	blx	r8
 800c030:	3001      	adds	r0, #1
 800c032:	d103      	bne.n	800c03c <_printf_common+0xac>
 800c034:	f04f 30ff 	mov.w	r0, #4294967295
 800c038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c03c:	3501      	adds	r5, #1
 800c03e:	e7c6      	b.n	800bfce <_printf_common+0x3e>
 800c040:	18e1      	adds	r1, r4, r3
 800c042:	1c5a      	adds	r2, r3, #1
 800c044:	2030      	movs	r0, #48	; 0x30
 800c046:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c04a:	4422      	add	r2, r4
 800c04c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c050:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c054:	3302      	adds	r3, #2
 800c056:	e7c7      	b.n	800bfe8 <_printf_common+0x58>
 800c058:	2301      	movs	r3, #1
 800c05a:	4622      	mov	r2, r4
 800c05c:	4649      	mov	r1, r9
 800c05e:	4638      	mov	r0, r7
 800c060:	47c0      	blx	r8
 800c062:	3001      	adds	r0, #1
 800c064:	d0e6      	beq.n	800c034 <_printf_common+0xa4>
 800c066:	3601      	adds	r6, #1
 800c068:	e7d9      	b.n	800c01e <_printf_common+0x8e>
	...

0800c06c <_printf_i>:
 800c06c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c070:	7e0f      	ldrb	r7, [r1, #24]
 800c072:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c074:	2f78      	cmp	r7, #120	; 0x78
 800c076:	4691      	mov	r9, r2
 800c078:	4680      	mov	r8, r0
 800c07a:	460c      	mov	r4, r1
 800c07c:	469a      	mov	sl, r3
 800c07e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c082:	d807      	bhi.n	800c094 <_printf_i+0x28>
 800c084:	2f62      	cmp	r7, #98	; 0x62
 800c086:	d80a      	bhi.n	800c09e <_printf_i+0x32>
 800c088:	2f00      	cmp	r7, #0
 800c08a:	f000 80d4 	beq.w	800c236 <_printf_i+0x1ca>
 800c08e:	2f58      	cmp	r7, #88	; 0x58
 800c090:	f000 80c0 	beq.w	800c214 <_printf_i+0x1a8>
 800c094:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c098:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c09c:	e03a      	b.n	800c114 <_printf_i+0xa8>
 800c09e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c0a2:	2b15      	cmp	r3, #21
 800c0a4:	d8f6      	bhi.n	800c094 <_printf_i+0x28>
 800c0a6:	a101      	add	r1, pc, #4	; (adr r1, 800c0ac <_printf_i+0x40>)
 800c0a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c0ac:	0800c105 	.word	0x0800c105
 800c0b0:	0800c119 	.word	0x0800c119
 800c0b4:	0800c095 	.word	0x0800c095
 800c0b8:	0800c095 	.word	0x0800c095
 800c0bc:	0800c095 	.word	0x0800c095
 800c0c0:	0800c095 	.word	0x0800c095
 800c0c4:	0800c119 	.word	0x0800c119
 800c0c8:	0800c095 	.word	0x0800c095
 800c0cc:	0800c095 	.word	0x0800c095
 800c0d0:	0800c095 	.word	0x0800c095
 800c0d4:	0800c095 	.word	0x0800c095
 800c0d8:	0800c21d 	.word	0x0800c21d
 800c0dc:	0800c145 	.word	0x0800c145
 800c0e0:	0800c1d7 	.word	0x0800c1d7
 800c0e4:	0800c095 	.word	0x0800c095
 800c0e8:	0800c095 	.word	0x0800c095
 800c0ec:	0800c23f 	.word	0x0800c23f
 800c0f0:	0800c095 	.word	0x0800c095
 800c0f4:	0800c145 	.word	0x0800c145
 800c0f8:	0800c095 	.word	0x0800c095
 800c0fc:	0800c095 	.word	0x0800c095
 800c100:	0800c1df 	.word	0x0800c1df
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	1d1a      	adds	r2, r3, #4
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	602a      	str	r2, [r5, #0]
 800c10c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c114:	2301      	movs	r3, #1
 800c116:	e09f      	b.n	800c258 <_printf_i+0x1ec>
 800c118:	6820      	ldr	r0, [r4, #0]
 800c11a:	682b      	ldr	r3, [r5, #0]
 800c11c:	0607      	lsls	r7, r0, #24
 800c11e:	f103 0104 	add.w	r1, r3, #4
 800c122:	6029      	str	r1, [r5, #0]
 800c124:	d501      	bpl.n	800c12a <_printf_i+0xbe>
 800c126:	681e      	ldr	r6, [r3, #0]
 800c128:	e003      	b.n	800c132 <_printf_i+0xc6>
 800c12a:	0646      	lsls	r6, r0, #25
 800c12c:	d5fb      	bpl.n	800c126 <_printf_i+0xba>
 800c12e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c132:	2e00      	cmp	r6, #0
 800c134:	da03      	bge.n	800c13e <_printf_i+0xd2>
 800c136:	232d      	movs	r3, #45	; 0x2d
 800c138:	4276      	negs	r6, r6
 800c13a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c13e:	485a      	ldr	r0, [pc, #360]	; (800c2a8 <_printf_i+0x23c>)
 800c140:	230a      	movs	r3, #10
 800c142:	e012      	b.n	800c16a <_printf_i+0xfe>
 800c144:	682b      	ldr	r3, [r5, #0]
 800c146:	6820      	ldr	r0, [r4, #0]
 800c148:	1d19      	adds	r1, r3, #4
 800c14a:	6029      	str	r1, [r5, #0]
 800c14c:	0605      	lsls	r5, r0, #24
 800c14e:	d501      	bpl.n	800c154 <_printf_i+0xe8>
 800c150:	681e      	ldr	r6, [r3, #0]
 800c152:	e002      	b.n	800c15a <_printf_i+0xee>
 800c154:	0641      	lsls	r1, r0, #25
 800c156:	d5fb      	bpl.n	800c150 <_printf_i+0xe4>
 800c158:	881e      	ldrh	r6, [r3, #0]
 800c15a:	4853      	ldr	r0, [pc, #332]	; (800c2a8 <_printf_i+0x23c>)
 800c15c:	2f6f      	cmp	r7, #111	; 0x6f
 800c15e:	bf0c      	ite	eq
 800c160:	2308      	moveq	r3, #8
 800c162:	230a      	movne	r3, #10
 800c164:	2100      	movs	r1, #0
 800c166:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c16a:	6865      	ldr	r5, [r4, #4]
 800c16c:	60a5      	str	r5, [r4, #8]
 800c16e:	2d00      	cmp	r5, #0
 800c170:	bfa2      	ittt	ge
 800c172:	6821      	ldrge	r1, [r4, #0]
 800c174:	f021 0104 	bicge.w	r1, r1, #4
 800c178:	6021      	strge	r1, [r4, #0]
 800c17a:	b90e      	cbnz	r6, 800c180 <_printf_i+0x114>
 800c17c:	2d00      	cmp	r5, #0
 800c17e:	d04b      	beq.n	800c218 <_printf_i+0x1ac>
 800c180:	4615      	mov	r5, r2
 800c182:	fbb6 f1f3 	udiv	r1, r6, r3
 800c186:	fb03 6711 	mls	r7, r3, r1, r6
 800c18a:	5dc7      	ldrb	r7, [r0, r7]
 800c18c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c190:	4637      	mov	r7, r6
 800c192:	42bb      	cmp	r3, r7
 800c194:	460e      	mov	r6, r1
 800c196:	d9f4      	bls.n	800c182 <_printf_i+0x116>
 800c198:	2b08      	cmp	r3, #8
 800c19a:	d10b      	bne.n	800c1b4 <_printf_i+0x148>
 800c19c:	6823      	ldr	r3, [r4, #0]
 800c19e:	07de      	lsls	r6, r3, #31
 800c1a0:	d508      	bpl.n	800c1b4 <_printf_i+0x148>
 800c1a2:	6923      	ldr	r3, [r4, #16]
 800c1a4:	6861      	ldr	r1, [r4, #4]
 800c1a6:	4299      	cmp	r1, r3
 800c1a8:	bfde      	ittt	le
 800c1aa:	2330      	movle	r3, #48	; 0x30
 800c1ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c1b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c1b4:	1b52      	subs	r2, r2, r5
 800c1b6:	6122      	str	r2, [r4, #16]
 800c1b8:	f8cd a000 	str.w	sl, [sp]
 800c1bc:	464b      	mov	r3, r9
 800c1be:	aa03      	add	r2, sp, #12
 800c1c0:	4621      	mov	r1, r4
 800c1c2:	4640      	mov	r0, r8
 800c1c4:	f7ff fee4 	bl	800bf90 <_printf_common>
 800c1c8:	3001      	adds	r0, #1
 800c1ca:	d14a      	bne.n	800c262 <_printf_i+0x1f6>
 800c1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d0:	b004      	add	sp, #16
 800c1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1d6:	6823      	ldr	r3, [r4, #0]
 800c1d8:	f043 0320 	orr.w	r3, r3, #32
 800c1dc:	6023      	str	r3, [r4, #0]
 800c1de:	4833      	ldr	r0, [pc, #204]	; (800c2ac <_printf_i+0x240>)
 800c1e0:	2778      	movs	r7, #120	; 0x78
 800c1e2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c1e6:	6823      	ldr	r3, [r4, #0]
 800c1e8:	6829      	ldr	r1, [r5, #0]
 800c1ea:	061f      	lsls	r7, r3, #24
 800c1ec:	f851 6b04 	ldr.w	r6, [r1], #4
 800c1f0:	d402      	bmi.n	800c1f8 <_printf_i+0x18c>
 800c1f2:	065f      	lsls	r7, r3, #25
 800c1f4:	bf48      	it	mi
 800c1f6:	b2b6      	uxthmi	r6, r6
 800c1f8:	07df      	lsls	r7, r3, #31
 800c1fa:	bf48      	it	mi
 800c1fc:	f043 0320 	orrmi.w	r3, r3, #32
 800c200:	6029      	str	r1, [r5, #0]
 800c202:	bf48      	it	mi
 800c204:	6023      	strmi	r3, [r4, #0]
 800c206:	b91e      	cbnz	r6, 800c210 <_printf_i+0x1a4>
 800c208:	6823      	ldr	r3, [r4, #0]
 800c20a:	f023 0320 	bic.w	r3, r3, #32
 800c20e:	6023      	str	r3, [r4, #0]
 800c210:	2310      	movs	r3, #16
 800c212:	e7a7      	b.n	800c164 <_printf_i+0xf8>
 800c214:	4824      	ldr	r0, [pc, #144]	; (800c2a8 <_printf_i+0x23c>)
 800c216:	e7e4      	b.n	800c1e2 <_printf_i+0x176>
 800c218:	4615      	mov	r5, r2
 800c21a:	e7bd      	b.n	800c198 <_printf_i+0x12c>
 800c21c:	682b      	ldr	r3, [r5, #0]
 800c21e:	6826      	ldr	r6, [r4, #0]
 800c220:	6961      	ldr	r1, [r4, #20]
 800c222:	1d18      	adds	r0, r3, #4
 800c224:	6028      	str	r0, [r5, #0]
 800c226:	0635      	lsls	r5, r6, #24
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	d501      	bpl.n	800c230 <_printf_i+0x1c4>
 800c22c:	6019      	str	r1, [r3, #0]
 800c22e:	e002      	b.n	800c236 <_printf_i+0x1ca>
 800c230:	0670      	lsls	r0, r6, #25
 800c232:	d5fb      	bpl.n	800c22c <_printf_i+0x1c0>
 800c234:	8019      	strh	r1, [r3, #0]
 800c236:	2300      	movs	r3, #0
 800c238:	6123      	str	r3, [r4, #16]
 800c23a:	4615      	mov	r5, r2
 800c23c:	e7bc      	b.n	800c1b8 <_printf_i+0x14c>
 800c23e:	682b      	ldr	r3, [r5, #0]
 800c240:	1d1a      	adds	r2, r3, #4
 800c242:	602a      	str	r2, [r5, #0]
 800c244:	681d      	ldr	r5, [r3, #0]
 800c246:	6862      	ldr	r2, [r4, #4]
 800c248:	2100      	movs	r1, #0
 800c24a:	4628      	mov	r0, r5
 800c24c:	f7f3 ffd0 	bl	80001f0 <memchr>
 800c250:	b108      	cbz	r0, 800c256 <_printf_i+0x1ea>
 800c252:	1b40      	subs	r0, r0, r5
 800c254:	6060      	str	r0, [r4, #4]
 800c256:	6863      	ldr	r3, [r4, #4]
 800c258:	6123      	str	r3, [r4, #16]
 800c25a:	2300      	movs	r3, #0
 800c25c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c260:	e7aa      	b.n	800c1b8 <_printf_i+0x14c>
 800c262:	6923      	ldr	r3, [r4, #16]
 800c264:	462a      	mov	r2, r5
 800c266:	4649      	mov	r1, r9
 800c268:	4640      	mov	r0, r8
 800c26a:	47d0      	blx	sl
 800c26c:	3001      	adds	r0, #1
 800c26e:	d0ad      	beq.n	800c1cc <_printf_i+0x160>
 800c270:	6823      	ldr	r3, [r4, #0]
 800c272:	079b      	lsls	r3, r3, #30
 800c274:	d413      	bmi.n	800c29e <_printf_i+0x232>
 800c276:	68e0      	ldr	r0, [r4, #12]
 800c278:	9b03      	ldr	r3, [sp, #12]
 800c27a:	4298      	cmp	r0, r3
 800c27c:	bfb8      	it	lt
 800c27e:	4618      	movlt	r0, r3
 800c280:	e7a6      	b.n	800c1d0 <_printf_i+0x164>
 800c282:	2301      	movs	r3, #1
 800c284:	4632      	mov	r2, r6
 800c286:	4649      	mov	r1, r9
 800c288:	4640      	mov	r0, r8
 800c28a:	47d0      	blx	sl
 800c28c:	3001      	adds	r0, #1
 800c28e:	d09d      	beq.n	800c1cc <_printf_i+0x160>
 800c290:	3501      	adds	r5, #1
 800c292:	68e3      	ldr	r3, [r4, #12]
 800c294:	9903      	ldr	r1, [sp, #12]
 800c296:	1a5b      	subs	r3, r3, r1
 800c298:	42ab      	cmp	r3, r5
 800c29a:	dcf2      	bgt.n	800c282 <_printf_i+0x216>
 800c29c:	e7eb      	b.n	800c276 <_printf_i+0x20a>
 800c29e:	2500      	movs	r5, #0
 800c2a0:	f104 0619 	add.w	r6, r4, #25
 800c2a4:	e7f5      	b.n	800c292 <_printf_i+0x226>
 800c2a6:	bf00      	nop
 800c2a8:	0800ddcb 	.word	0x0800ddcb
 800c2ac:	0800dddc 	.word	0x0800dddc

0800c2b0 <__sflush_r>:
 800c2b0:	898a      	ldrh	r2, [r1, #12]
 800c2b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	0710      	lsls	r0, r2, #28
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	d458      	bmi.n	800c370 <__sflush_r+0xc0>
 800c2be:	684b      	ldr	r3, [r1, #4]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	dc05      	bgt.n	800c2d0 <__sflush_r+0x20>
 800c2c4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	dc02      	bgt.n	800c2d0 <__sflush_r+0x20>
 800c2ca:	2000      	movs	r0, #0
 800c2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2d2:	2e00      	cmp	r6, #0
 800c2d4:	d0f9      	beq.n	800c2ca <__sflush_r+0x1a>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c2dc:	682f      	ldr	r7, [r5, #0]
 800c2de:	6a21      	ldr	r1, [r4, #32]
 800c2e0:	602b      	str	r3, [r5, #0]
 800c2e2:	d032      	beq.n	800c34a <__sflush_r+0x9a>
 800c2e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c2e6:	89a3      	ldrh	r3, [r4, #12]
 800c2e8:	075a      	lsls	r2, r3, #29
 800c2ea:	d505      	bpl.n	800c2f8 <__sflush_r+0x48>
 800c2ec:	6863      	ldr	r3, [r4, #4]
 800c2ee:	1ac0      	subs	r0, r0, r3
 800c2f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c2f2:	b10b      	cbz	r3, 800c2f8 <__sflush_r+0x48>
 800c2f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c2f6:	1ac0      	subs	r0, r0, r3
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	4602      	mov	r2, r0
 800c2fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2fe:	6a21      	ldr	r1, [r4, #32]
 800c300:	4628      	mov	r0, r5
 800c302:	47b0      	blx	r6
 800c304:	1c43      	adds	r3, r0, #1
 800c306:	89a3      	ldrh	r3, [r4, #12]
 800c308:	d106      	bne.n	800c318 <__sflush_r+0x68>
 800c30a:	6829      	ldr	r1, [r5, #0]
 800c30c:	291d      	cmp	r1, #29
 800c30e:	d82b      	bhi.n	800c368 <__sflush_r+0xb8>
 800c310:	4a29      	ldr	r2, [pc, #164]	; (800c3b8 <__sflush_r+0x108>)
 800c312:	410a      	asrs	r2, r1
 800c314:	07d6      	lsls	r6, r2, #31
 800c316:	d427      	bmi.n	800c368 <__sflush_r+0xb8>
 800c318:	2200      	movs	r2, #0
 800c31a:	6062      	str	r2, [r4, #4]
 800c31c:	04d9      	lsls	r1, r3, #19
 800c31e:	6922      	ldr	r2, [r4, #16]
 800c320:	6022      	str	r2, [r4, #0]
 800c322:	d504      	bpl.n	800c32e <__sflush_r+0x7e>
 800c324:	1c42      	adds	r2, r0, #1
 800c326:	d101      	bne.n	800c32c <__sflush_r+0x7c>
 800c328:	682b      	ldr	r3, [r5, #0]
 800c32a:	b903      	cbnz	r3, 800c32e <__sflush_r+0x7e>
 800c32c:	6560      	str	r0, [r4, #84]	; 0x54
 800c32e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c330:	602f      	str	r7, [r5, #0]
 800c332:	2900      	cmp	r1, #0
 800c334:	d0c9      	beq.n	800c2ca <__sflush_r+0x1a>
 800c336:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c33a:	4299      	cmp	r1, r3
 800c33c:	d002      	beq.n	800c344 <__sflush_r+0x94>
 800c33e:	4628      	mov	r0, r5
 800c340:	f7ff fbd6 	bl	800baf0 <_free_r>
 800c344:	2000      	movs	r0, #0
 800c346:	6360      	str	r0, [r4, #52]	; 0x34
 800c348:	e7c0      	b.n	800c2cc <__sflush_r+0x1c>
 800c34a:	2301      	movs	r3, #1
 800c34c:	4628      	mov	r0, r5
 800c34e:	47b0      	blx	r6
 800c350:	1c41      	adds	r1, r0, #1
 800c352:	d1c8      	bne.n	800c2e6 <__sflush_r+0x36>
 800c354:	682b      	ldr	r3, [r5, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d0c5      	beq.n	800c2e6 <__sflush_r+0x36>
 800c35a:	2b1d      	cmp	r3, #29
 800c35c:	d001      	beq.n	800c362 <__sflush_r+0xb2>
 800c35e:	2b16      	cmp	r3, #22
 800c360:	d101      	bne.n	800c366 <__sflush_r+0xb6>
 800c362:	602f      	str	r7, [r5, #0]
 800c364:	e7b1      	b.n	800c2ca <__sflush_r+0x1a>
 800c366:	89a3      	ldrh	r3, [r4, #12]
 800c368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c36c:	81a3      	strh	r3, [r4, #12]
 800c36e:	e7ad      	b.n	800c2cc <__sflush_r+0x1c>
 800c370:	690f      	ldr	r7, [r1, #16]
 800c372:	2f00      	cmp	r7, #0
 800c374:	d0a9      	beq.n	800c2ca <__sflush_r+0x1a>
 800c376:	0793      	lsls	r3, r2, #30
 800c378:	680e      	ldr	r6, [r1, #0]
 800c37a:	bf08      	it	eq
 800c37c:	694b      	ldreq	r3, [r1, #20]
 800c37e:	600f      	str	r7, [r1, #0]
 800c380:	bf18      	it	ne
 800c382:	2300      	movne	r3, #0
 800c384:	eba6 0807 	sub.w	r8, r6, r7
 800c388:	608b      	str	r3, [r1, #8]
 800c38a:	f1b8 0f00 	cmp.w	r8, #0
 800c38e:	dd9c      	ble.n	800c2ca <__sflush_r+0x1a>
 800c390:	6a21      	ldr	r1, [r4, #32]
 800c392:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c394:	4643      	mov	r3, r8
 800c396:	463a      	mov	r2, r7
 800c398:	4628      	mov	r0, r5
 800c39a:	47b0      	blx	r6
 800c39c:	2800      	cmp	r0, #0
 800c39e:	dc06      	bgt.n	800c3ae <__sflush_r+0xfe>
 800c3a0:	89a3      	ldrh	r3, [r4, #12]
 800c3a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3a6:	81a3      	strh	r3, [r4, #12]
 800c3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ac:	e78e      	b.n	800c2cc <__sflush_r+0x1c>
 800c3ae:	4407      	add	r7, r0
 800c3b0:	eba8 0800 	sub.w	r8, r8, r0
 800c3b4:	e7e9      	b.n	800c38a <__sflush_r+0xda>
 800c3b6:	bf00      	nop
 800c3b8:	dfbffffe 	.word	0xdfbffffe

0800c3bc <_fflush_r>:
 800c3bc:	b538      	push	{r3, r4, r5, lr}
 800c3be:	690b      	ldr	r3, [r1, #16]
 800c3c0:	4605      	mov	r5, r0
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	b913      	cbnz	r3, 800c3cc <_fflush_r+0x10>
 800c3c6:	2500      	movs	r5, #0
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	bd38      	pop	{r3, r4, r5, pc}
 800c3cc:	b118      	cbz	r0, 800c3d6 <_fflush_r+0x1a>
 800c3ce:	6a03      	ldr	r3, [r0, #32]
 800c3d0:	b90b      	cbnz	r3, 800c3d6 <_fflush_r+0x1a>
 800c3d2:	f7ff f95f 	bl	800b694 <__sinit>
 800c3d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d0f3      	beq.n	800c3c6 <_fflush_r+0xa>
 800c3de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c3e0:	07d0      	lsls	r0, r2, #31
 800c3e2:	d404      	bmi.n	800c3ee <_fflush_r+0x32>
 800c3e4:	0599      	lsls	r1, r3, #22
 800c3e6:	d402      	bmi.n	800c3ee <_fflush_r+0x32>
 800c3e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c3ea:	f7ff fb70 	bl	800bace <__retarget_lock_acquire_recursive>
 800c3ee:	4628      	mov	r0, r5
 800c3f0:	4621      	mov	r1, r4
 800c3f2:	f7ff ff5d 	bl	800c2b0 <__sflush_r>
 800c3f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c3f8:	07da      	lsls	r2, r3, #31
 800c3fa:	4605      	mov	r5, r0
 800c3fc:	d4e4      	bmi.n	800c3c8 <_fflush_r+0xc>
 800c3fe:	89a3      	ldrh	r3, [r4, #12]
 800c400:	059b      	lsls	r3, r3, #22
 800c402:	d4e1      	bmi.n	800c3c8 <_fflush_r+0xc>
 800c404:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c406:	f7ff fb63 	bl	800bad0 <__retarget_lock_release_recursive>
 800c40a:	e7dd      	b.n	800c3c8 <_fflush_r+0xc>

0800c40c <__swhatbuf_r>:
 800c40c:	b570      	push	{r4, r5, r6, lr}
 800c40e:	460c      	mov	r4, r1
 800c410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c414:	2900      	cmp	r1, #0
 800c416:	b096      	sub	sp, #88	; 0x58
 800c418:	4615      	mov	r5, r2
 800c41a:	461e      	mov	r6, r3
 800c41c:	da0d      	bge.n	800c43a <__swhatbuf_r+0x2e>
 800c41e:	89a3      	ldrh	r3, [r4, #12]
 800c420:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c424:	f04f 0100 	mov.w	r1, #0
 800c428:	bf0c      	ite	eq
 800c42a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c42e:	2340      	movne	r3, #64	; 0x40
 800c430:	2000      	movs	r0, #0
 800c432:	6031      	str	r1, [r6, #0]
 800c434:	602b      	str	r3, [r5, #0]
 800c436:	b016      	add	sp, #88	; 0x58
 800c438:	bd70      	pop	{r4, r5, r6, pc}
 800c43a:	466a      	mov	r2, sp
 800c43c:	f000 f862 	bl	800c504 <_fstat_r>
 800c440:	2800      	cmp	r0, #0
 800c442:	dbec      	blt.n	800c41e <__swhatbuf_r+0x12>
 800c444:	9901      	ldr	r1, [sp, #4]
 800c446:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c44a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c44e:	4259      	negs	r1, r3
 800c450:	4159      	adcs	r1, r3
 800c452:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c456:	e7eb      	b.n	800c430 <__swhatbuf_r+0x24>

0800c458 <__smakebuf_r>:
 800c458:	898b      	ldrh	r3, [r1, #12]
 800c45a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c45c:	079d      	lsls	r5, r3, #30
 800c45e:	4606      	mov	r6, r0
 800c460:	460c      	mov	r4, r1
 800c462:	d507      	bpl.n	800c474 <__smakebuf_r+0x1c>
 800c464:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c468:	6023      	str	r3, [r4, #0]
 800c46a:	6123      	str	r3, [r4, #16]
 800c46c:	2301      	movs	r3, #1
 800c46e:	6163      	str	r3, [r4, #20]
 800c470:	b002      	add	sp, #8
 800c472:	bd70      	pop	{r4, r5, r6, pc}
 800c474:	ab01      	add	r3, sp, #4
 800c476:	466a      	mov	r2, sp
 800c478:	f7ff ffc8 	bl	800c40c <__swhatbuf_r>
 800c47c:	9900      	ldr	r1, [sp, #0]
 800c47e:	4605      	mov	r5, r0
 800c480:	4630      	mov	r0, r6
 800c482:	f7ff fba1 	bl	800bbc8 <_malloc_r>
 800c486:	b948      	cbnz	r0, 800c49c <__smakebuf_r+0x44>
 800c488:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c48c:	059a      	lsls	r2, r3, #22
 800c48e:	d4ef      	bmi.n	800c470 <__smakebuf_r+0x18>
 800c490:	f023 0303 	bic.w	r3, r3, #3
 800c494:	f043 0302 	orr.w	r3, r3, #2
 800c498:	81a3      	strh	r3, [r4, #12]
 800c49a:	e7e3      	b.n	800c464 <__smakebuf_r+0xc>
 800c49c:	89a3      	ldrh	r3, [r4, #12]
 800c49e:	6020      	str	r0, [r4, #0]
 800c4a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4a4:	81a3      	strh	r3, [r4, #12]
 800c4a6:	9b00      	ldr	r3, [sp, #0]
 800c4a8:	6163      	str	r3, [r4, #20]
 800c4aa:	9b01      	ldr	r3, [sp, #4]
 800c4ac:	6120      	str	r0, [r4, #16]
 800c4ae:	b15b      	cbz	r3, 800c4c8 <__smakebuf_r+0x70>
 800c4b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f000 f837 	bl	800c528 <_isatty_r>
 800c4ba:	b128      	cbz	r0, 800c4c8 <__smakebuf_r+0x70>
 800c4bc:	89a3      	ldrh	r3, [r4, #12]
 800c4be:	f023 0303 	bic.w	r3, r3, #3
 800c4c2:	f043 0301 	orr.w	r3, r3, #1
 800c4c6:	81a3      	strh	r3, [r4, #12]
 800c4c8:	89a3      	ldrh	r3, [r4, #12]
 800c4ca:	431d      	orrs	r5, r3
 800c4cc:	81a5      	strh	r5, [r4, #12]
 800c4ce:	e7cf      	b.n	800c470 <__smakebuf_r+0x18>

0800c4d0 <memmove>:
 800c4d0:	4288      	cmp	r0, r1
 800c4d2:	b510      	push	{r4, lr}
 800c4d4:	eb01 0402 	add.w	r4, r1, r2
 800c4d8:	d902      	bls.n	800c4e0 <memmove+0x10>
 800c4da:	4284      	cmp	r4, r0
 800c4dc:	4623      	mov	r3, r4
 800c4de:	d807      	bhi.n	800c4f0 <memmove+0x20>
 800c4e0:	1e43      	subs	r3, r0, #1
 800c4e2:	42a1      	cmp	r1, r4
 800c4e4:	d008      	beq.n	800c4f8 <memmove+0x28>
 800c4e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c4ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c4ee:	e7f8      	b.n	800c4e2 <memmove+0x12>
 800c4f0:	4402      	add	r2, r0
 800c4f2:	4601      	mov	r1, r0
 800c4f4:	428a      	cmp	r2, r1
 800c4f6:	d100      	bne.n	800c4fa <memmove+0x2a>
 800c4f8:	bd10      	pop	{r4, pc}
 800c4fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c4fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c502:	e7f7      	b.n	800c4f4 <memmove+0x24>

0800c504 <_fstat_r>:
 800c504:	b538      	push	{r3, r4, r5, lr}
 800c506:	4d07      	ldr	r5, [pc, #28]	; (800c524 <_fstat_r+0x20>)
 800c508:	2300      	movs	r3, #0
 800c50a:	4604      	mov	r4, r0
 800c50c:	4608      	mov	r0, r1
 800c50e:	4611      	mov	r1, r2
 800c510:	602b      	str	r3, [r5, #0]
 800c512:	f7f4 fdbc 	bl	800108e <_fstat>
 800c516:	1c43      	adds	r3, r0, #1
 800c518:	d102      	bne.n	800c520 <_fstat_r+0x1c>
 800c51a:	682b      	ldr	r3, [r5, #0]
 800c51c:	b103      	cbz	r3, 800c520 <_fstat_r+0x1c>
 800c51e:	6023      	str	r3, [r4, #0]
 800c520:	bd38      	pop	{r3, r4, r5, pc}
 800c522:	bf00      	nop
 800c524:	200005e0 	.word	0x200005e0

0800c528 <_isatty_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4d06      	ldr	r5, [pc, #24]	; (800c544 <_isatty_r+0x1c>)
 800c52c:	2300      	movs	r3, #0
 800c52e:	4604      	mov	r4, r0
 800c530:	4608      	mov	r0, r1
 800c532:	602b      	str	r3, [r5, #0]
 800c534:	f7f4 fdbb 	bl	80010ae <_isatty>
 800c538:	1c43      	adds	r3, r0, #1
 800c53a:	d102      	bne.n	800c542 <_isatty_r+0x1a>
 800c53c:	682b      	ldr	r3, [r5, #0]
 800c53e:	b103      	cbz	r3, 800c542 <_isatty_r+0x1a>
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	bd38      	pop	{r3, r4, r5, pc}
 800c544:	200005e0 	.word	0x200005e0

0800c548 <_sbrk_r>:
 800c548:	b538      	push	{r3, r4, r5, lr}
 800c54a:	4d06      	ldr	r5, [pc, #24]	; (800c564 <_sbrk_r+0x1c>)
 800c54c:	2300      	movs	r3, #0
 800c54e:	4604      	mov	r4, r0
 800c550:	4608      	mov	r0, r1
 800c552:	602b      	str	r3, [r5, #0]
 800c554:	f7f4 fdc4 	bl	80010e0 <_sbrk>
 800c558:	1c43      	adds	r3, r0, #1
 800c55a:	d102      	bne.n	800c562 <_sbrk_r+0x1a>
 800c55c:	682b      	ldr	r3, [r5, #0]
 800c55e:	b103      	cbz	r3, 800c562 <_sbrk_r+0x1a>
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	bd38      	pop	{r3, r4, r5, pc}
 800c564:	200005e0 	.word	0x200005e0

0800c568 <_realloc_r>:
 800c568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c56c:	4680      	mov	r8, r0
 800c56e:	4614      	mov	r4, r2
 800c570:	460e      	mov	r6, r1
 800c572:	b921      	cbnz	r1, 800c57e <_realloc_r+0x16>
 800c574:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c578:	4611      	mov	r1, r2
 800c57a:	f7ff bb25 	b.w	800bbc8 <_malloc_r>
 800c57e:	b92a      	cbnz	r2, 800c58c <_realloc_r+0x24>
 800c580:	f7ff fab6 	bl	800baf0 <_free_r>
 800c584:	4625      	mov	r5, r4
 800c586:	4628      	mov	r0, r5
 800c588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c58c:	f000 f81b 	bl	800c5c6 <_malloc_usable_size_r>
 800c590:	4284      	cmp	r4, r0
 800c592:	4607      	mov	r7, r0
 800c594:	d802      	bhi.n	800c59c <_realloc_r+0x34>
 800c596:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c59a:	d812      	bhi.n	800c5c2 <_realloc_r+0x5a>
 800c59c:	4621      	mov	r1, r4
 800c59e:	4640      	mov	r0, r8
 800c5a0:	f7ff fb12 	bl	800bbc8 <_malloc_r>
 800c5a4:	4605      	mov	r5, r0
 800c5a6:	2800      	cmp	r0, #0
 800c5a8:	d0ed      	beq.n	800c586 <_realloc_r+0x1e>
 800c5aa:	42bc      	cmp	r4, r7
 800c5ac:	4622      	mov	r2, r4
 800c5ae:	4631      	mov	r1, r6
 800c5b0:	bf28      	it	cs
 800c5b2:	463a      	movcs	r2, r7
 800c5b4:	f7ff fa8d 	bl	800bad2 <memcpy>
 800c5b8:	4631      	mov	r1, r6
 800c5ba:	4640      	mov	r0, r8
 800c5bc:	f7ff fa98 	bl	800baf0 <_free_r>
 800c5c0:	e7e1      	b.n	800c586 <_realloc_r+0x1e>
 800c5c2:	4635      	mov	r5, r6
 800c5c4:	e7df      	b.n	800c586 <_realloc_r+0x1e>

0800c5c6 <_malloc_usable_size_r>:
 800c5c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5ca:	1f18      	subs	r0, r3, #4
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	bfbc      	itt	lt
 800c5d0:	580b      	ldrlt	r3, [r1, r0]
 800c5d2:	18c0      	addlt	r0, r0, r3
 800c5d4:	4770      	bx	lr
	...

0800c5d8 <_init>:
 800c5d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5da:	bf00      	nop
 800c5dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5de:	bc08      	pop	{r3}
 800c5e0:	469e      	mov	lr, r3
 800c5e2:	4770      	bx	lr

0800c5e4 <_fini>:
 800c5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5e6:	bf00      	nop
 800c5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ea:	bc08      	pop	{r3}
 800c5ec:	469e      	mov	lr, r3
 800c5ee:	4770      	bx	lr
