
SpaceCenter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ac0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08005b80  08005b80  00015b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d20  08005d20  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08005d20  08005d20  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d20  08005d20  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005d20  08005d20  00015d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005d28  08005d28  00015d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08005d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  20000088  08005db8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000069c  08005db8  0002069c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b271  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005ef1  00000000  00000000  0004b321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  00051218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019f0  00000000  00000000  000525f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aff4  00000000  00000000  00053fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f264  00000000  00000000  0006efd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092a89  00000000  00000000  0008e238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00120cc1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043f8  00000000  00000000  00120d14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000d5ed  00000000  00000000  0012510c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005b68 	.word	0x08005b68

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08005b68 	.word	0x08005b68

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
// Peripheral usage
#include "NeoPixel.hpp"
#include <stdlib.h>

NeoPixel::NeoPixel(uint16_t n, TIM_HandleTypeDef &timHandle, uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	607a      	str	r2, [r7, #4]
 800023e:	603b      	str	r3, [r7, #0]
 8000240:	200a      	movs	r0, #10
 8000242:	183b      	adds	r3, r7, r0
 8000244:	1c0a      	adds	r2, r1, #0
 8000246:	801a      	strh	r2, [r3, #0]
        : htim(timHandle), hdma(dmaHandle), timCh{timChannel} {
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	63da      	str	r2, [r3, #60]	; 0x3c
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	69ba      	ldr	r2, [r7, #24]
 8000252:	641a      	str	r2, [r3, #64]	; 0x40
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	683a      	ldr	r2, [r7, #0]
 8000258:	645a      	str	r2, [r3, #68]	; 0x44
  updateLength(n);
 800025a:	183b      	adds	r3, r7, r0
 800025c:	881a      	ldrh	r2, [r3, #0]
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	0011      	movs	r1, r2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f812 	bl	800028c <_ZN8NeoPixel12updateLengthEt>
  dmaRunning = false;
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	2248      	movs	r2, #72	; 0x48
 800026c:	2100      	movs	r1, #0
 800026e:	5499      	strb	r1, [r3, r2]
}
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	0018      	movs	r0, r3
 8000274:	46bd      	mov	sp, r7
 8000276:	b004      	add	sp, #16
 8000278:	bd80      	pop	{r7, pc}

0800027a <_ZN8NeoPixelD1Ev>:

NeoPixel::~NeoPixel() {
 800027a:	b580      	push	{r7, lr}
 800027c:	b082      	sub	sp, #8
 800027e:	af00      	add	r7, sp, #0
 8000280:	6078      	str	r0, [r7, #4]
}
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	b002      	add	sp, #8
 800028a:	bd80      	pop	{r7, pc}

0800028c <_ZN8NeoPixel12updateLengthEt>:

void NeoPixel::updateLength(uint16_t n) {
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	000a      	movs	r2, r1
 8000296:	1cbb      	adds	r3, r7, #2
 8000298:	801a      	strh	r2, [r3, #0]

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * 3;
 800029a:	1cbb      	adds	r3, r7, #2
 800029c:	881b      	ldrh	r3, [r3, #0]
 800029e:	1c1a      	adds	r2, r3, #0
 80002a0:	1892      	adds	r2, r2, r2
 80002a2:	18d3      	adds	r3, r2, r3
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	805a      	strh	r2, [r3, #2]
  pixels = (uint8_t *)malloc(numBytes);
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	885b      	ldrh	r3, [r3, #2]
 80002ae:	0018      	movs	r0, r3
 80002b0:	f005 fb0c 	bl	80058cc <malloc>
 80002b4:	0003      	movs	r3, r0
 80002b6:	001a      	movs	r2, r3
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	605a      	str	r2, [r3, #4]
  numLEDs = n;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	1cba      	adds	r2, r7, #2
 80002c0:	8812      	ldrh	r2, [r2, #0]
 80002c2:	801a      	strh	r2, [r3, #0]
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b002      	add	sp, #8
 80002ca:	bd80      	pop	{r7, pc}

080002cc <_ZN8NeoPixel13setPixelColorEthhh>:

void NeoPixel::setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 80002cc:	b590      	push	{r4, r7, lr}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
 80002d4:	000c      	movs	r4, r1
 80002d6:	0010      	movs	r0, r2
 80002d8:	0019      	movs	r1, r3
 80002da:	1cbb      	adds	r3, r7, #2
 80002dc:	1c22      	adds	r2, r4, #0
 80002de:	801a      	strh	r2, [r3, #0]
 80002e0:	1c7b      	adds	r3, r7, #1
 80002e2:	1c02      	adds	r2, r0, #0
 80002e4:	701a      	strb	r2, [r3, #0]
 80002e6:	003b      	movs	r3, r7
 80002e8:	1c0a      	adds	r2, r1, #0
 80002ea:	701a      	strb	r2, [r3, #0]
  pixels[n * 3] = g;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	6859      	ldr	r1, [r3, #4]
 80002f0:	1cbb      	adds	r3, r7, #2
 80002f2:	881a      	ldrh	r2, [r3, #0]
 80002f4:	0013      	movs	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	189b      	adds	r3, r3, r2
 80002fa:	18cb      	adds	r3, r1, r3
 80002fc:	003a      	movs	r2, r7
 80002fe:	7812      	ldrb	r2, [r2, #0]
 8000300:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 1] = r;
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	6859      	ldr	r1, [r3, #4]
 8000306:	1cbb      	adds	r3, r7, #2
 8000308:	881a      	ldrh	r2, [r3, #0]
 800030a:	0013      	movs	r3, r2
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	189b      	adds	r3, r3, r2
 8000310:	3301      	adds	r3, #1
 8000312:	18cb      	adds	r3, r1, r3
 8000314:	1c7a      	adds	r2, r7, #1
 8000316:	7812      	ldrb	r2, [r2, #0]
 8000318:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 2] = b;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	6859      	ldr	r1, [r3, #4]
 800031e:	1cbb      	adds	r3, r7, #2
 8000320:	881a      	ldrh	r2, [r3, #0]
 8000322:	0013      	movs	r3, r2
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	189b      	adds	r3, r3, r2
 8000328:	3302      	adds	r3, #2
 800032a:	18ca      	adds	r2, r1, r3
 800032c:	2318      	movs	r3, #24
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	7013      	strb	r3, [r2, #0]
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b003      	add	sp, #12
 800033a:	bd90      	pop	{r4, r7, pc}

0800033c <_ZN8NeoPixel4showEv>:

void NeoPixel::show(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]

  wr_buf_p = 0;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2200      	movs	r2, #0
 8000348:	639a      	str	r2, [r3, #56]	; 0x38
  dmaRunning = true;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2248      	movs	r2, #72	; 0x48
 800034e:	2101      	movs	r1, #1
 8000350:	5499      	strb	r1, [r3, r2]
  ping_pong = 0;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	2249      	movs	r2, #73	; 0x49
 8000356:	2100      	movs	r1, #0
 8000358:	5499      	strb	r1, [r3, r2]

  // This block should never get run as long as you don't try to run 
  // the show method before the last transaction finished
  if(wr_buf_p != 0 || hdma.State != HAL_DMA_STATE_READY) {
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800035e:	2b00      	cmp	r3, #0
 8000360:	d106      	bne.n	8000370 <_ZN8NeoPixel4showEv+0x34>
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000366:	2225      	movs	r2, #37	; 0x25
 8000368:	5c9b      	ldrb	r3, [r3, r2]
 800036a:	b2db      	uxtb	r3, r3
 800036c:	2b01      	cmp	r3, #1
 800036e:	d001      	beq.n	8000374 <_ZN8NeoPixel4showEv+0x38>
 8000370:	2301      	movs	r3, #1
 8000372:	e000      	b.n	8000376 <_ZN8NeoPixel4showEv+0x3a>
 8000374:	2300      	movs	r3, #0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d024      	beq.n	80003c4 <_ZN8NeoPixel4showEv+0x88>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 800037a:	230f      	movs	r3, #15
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	2200      	movs	r2, #0
 8000380:	701a      	strb	r2, [r3, #0]
 8000382:	210f      	movs	r1, #15
 8000384:	187b      	adds	r3, r7, r1
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	2b2f      	cmp	r3, #47	; 0x2f
 800038a:	d80b      	bhi.n	80003a4 <_ZN8NeoPixel4showEv+0x68>
 800038c:	187b      	adds	r3, r7, r1
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	18d3      	adds	r3, r2, r3
 8000394:	2200      	movs	r2, #0
 8000396:	721a      	strb	r2, [r3, #8]
 8000398:	187b      	adds	r3, r7, r1
 800039a:	187a      	adds	r2, r7, r1
 800039c:	7812      	ldrb	r2, [r2, #0]
 800039e:	3201      	adds	r2, #1
 80003a0:	701a      	strb	r2, [r3, #0]
 80003a2:	e7ee      	b.n	8000382 <_ZN8NeoPixel4showEv+0x46>
    wr_buf_p = 0;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	2200      	movs	r2, #0
 80003a8:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_TIM_PWM_Stop_DMA(&htim, timCh);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003b2:	0019      	movs	r1, r3
 80003b4:	0010      	movs	r0, r2
 80003b6:	f003 fe35 	bl	8004024 <HAL_TIM_PWM_Stop_DMA>
    dmaRunning = false;
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	2248      	movs	r2, #72	; 0x48
 80003be:	2100      	movs	r1, #0
 80003c0:	5499      	strb	r1, [r3, r2]
    return;
 80003c2:	e093      	b.n	80004ec <_ZN8NeoPixel4showEv+0x1b0>
  }

  // Ooh boi the first data buffer half (and the second!)
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80003c4:	2300      	movs	r3, #0
 80003c6:	60bb      	str	r3, [r7, #8]
 80003c8:	68bb      	ldr	r3, [r7, #8]
 80003ca:	2b07      	cmp	r3, #7
 80003cc:	d900      	bls.n	80003d0 <_ZN8NeoPixel4showEv+0x94>
 80003ce:	e080      	b.n	80004d2 <_ZN8NeoPixel4showEv+0x196>
    wr_buf[i     ] = PWM_LO << (((pixels[0] << i) & 0x80) > 0);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	001a      	movs	r2, r3
 80003d8:	68bb      	ldr	r3, [r7, #8]
 80003da:	409a      	lsls	r2, r3
 80003dc:	0013      	movs	r3, r2
 80003de:	2280      	movs	r2, #128	; 0x80
 80003e0:	4013      	ands	r3, r2
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	dd01      	ble.n	80003ea <_ZN8NeoPixel4showEv+0xae>
 80003e6:	2114      	movs	r1, #20
 80003e8:	e000      	b.n	80003ec <_ZN8NeoPixel4showEv+0xb0>
 80003ea:	210a      	movs	r1, #10
 80003ec:	687a      	ldr	r2, [r7, #4]
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	18d3      	adds	r3, r2, r3
 80003f2:	3308      	adds	r3, #8
 80003f4:	1c0a      	adds	r2, r1, #0
 80003f6:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((pixels[1] << i) & 0x80) > 0);
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	685b      	ldr	r3, [r3, #4]
 80003fc:	3301      	adds	r3, #1
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	001a      	movs	r2, r3
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	409a      	lsls	r2, r3
 8000406:	0013      	movs	r3, r2
 8000408:	2280      	movs	r2, #128	; 0x80
 800040a:	4013      	ands	r3, r2
 800040c:	2b00      	cmp	r3, #0
 800040e:	dd01      	ble.n	8000414 <_ZN8NeoPixel4showEv+0xd8>
 8000410:	2114      	movs	r1, #20
 8000412:	e000      	b.n	8000416 <_ZN8NeoPixel4showEv+0xda>
 8000414:	210a      	movs	r1, #10
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	3308      	adds	r3, #8
 800041a:	687a      	ldr	r2, [r7, #4]
 800041c:	18d3      	adds	r3, r2, r3
 800041e:	1c0a      	adds	r2, r1, #0
 8000420:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 16] = PWM_LO << (((pixels[2] << i) & 0x80) > 0);
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	685b      	ldr	r3, [r3, #4]
 8000426:	3302      	adds	r3, #2
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	001a      	movs	r2, r3
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	409a      	lsls	r2, r3
 8000430:	0013      	movs	r3, r2
 8000432:	2280      	movs	r2, #128	; 0x80
 8000434:	4013      	ands	r3, r2
 8000436:	2b00      	cmp	r3, #0
 8000438:	dd01      	ble.n	800043e <_ZN8NeoPixel4showEv+0x102>
 800043a:	2114      	movs	r1, #20
 800043c:	e000      	b.n	8000440 <_ZN8NeoPixel4showEv+0x104>
 800043e:	210a      	movs	r1, #10
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	3310      	adds	r3, #16
 8000444:	687a      	ldr	r2, [r7, #4]
 8000446:	18d3      	adds	r3, r2, r3
 8000448:	1c0a      	adds	r2, r1, #0
 800044a:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 24] = PWM_LO << (((pixels[3] << i) & 0x80) > 0);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	3303      	adds	r3, #3
 8000452:	781b      	ldrb	r3, [r3, #0]
 8000454:	001a      	movs	r2, r3
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	409a      	lsls	r2, r3
 800045a:	0013      	movs	r3, r2
 800045c:	2280      	movs	r2, #128	; 0x80
 800045e:	4013      	ands	r3, r2
 8000460:	2b00      	cmp	r3, #0
 8000462:	dd01      	ble.n	8000468 <_ZN8NeoPixel4showEv+0x12c>
 8000464:	2114      	movs	r1, #20
 8000466:	e000      	b.n	800046a <_ZN8NeoPixel4showEv+0x12e>
 8000468:	210a      	movs	r1, #10
 800046a:	68bb      	ldr	r3, [r7, #8]
 800046c:	3318      	adds	r3, #24
 800046e:	687a      	ldr	r2, [r7, #4]
 8000470:	18d3      	adds	r3, r2, r3
 8000472:	1c0a      	adds	r2, r1, #0
 8000474:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 32] = PWM_LO << (((pixels[4] << i) & 0x80) > 0);
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	685b      	ldr	r3, [r3, #4]
 800047a:	3304      	adds	r3, #4
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	001a      	movs	r2, r3
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	409a      	lsls	r2, r3
 8000484:	0013      	movs	r3, r2
 8000486:	2280      	movs	r2, #128	; 0x80
 8000488:	4013      	ands	r3, r2
 800048a:	2b00      	cmp	r3, #0
 800048c:	dd01      	ble.n	8000492 <_ZN8NeoPixel4showEv+0x156>
 800048e:	2114      	movs	r1, #20
 8000490:	e000      	b.n	8000494 <_ZN8NeoPixel4showEv+0x158>
 8000492:	210a      	movs	r1, #10
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	3320      	adds	r3, #32
 8000498:	687a      	ldr	r2, [r7, #4]
 800049a:	18d3      	adds	r3, r2, r3
 800049c:	1c0a      	adds	r2, r1, #0
 800049e:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 40] = PWM_LO << (((pixels[5] << i) & 0x80) > 0);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	685b      	ldr	r3, [r3, #4]
 80004a4:	3305      	adds	r3, #5
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	001a      	movs	r2, r3
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	409a      	lsls	r2, r3
 80004ae:	0013      	movs	r3, r2
 80004b0:	2280      	movs	r2, #128	; 0x80
 80004b2:	4013      	ands	r3, r2
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	dd01      	ble.n	80004bc <_ZN8NeoPixel4showEv+0x180>
 80004b8:	2114      	movs	r1, #20
 80004ba:	e000      	b.n	80004be <_ZN8NeoPixel4showEv+0x182>
 80004bc:	210a      	movs	r1, #10
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	3328      	adds	r3, #40	; 0x28
 80004c2:	687a      	ldr	r2, [r7, #4]
 80004c4:	18d3      	adds	r3, r2, r3
 80004c6:	1c0a      	adds	r2, r1, #0
 80004c8:	721a      	strb	r2, [r3, #8]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80004ca:	68bb      	ldr	r3, [r7, #8]
 80004cc:	3301      	adds	r3, #1
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	e77a      	b.n	80003c8 <_ZN8NeoPixel4showEv+0x8c>
  }

  HAL_TIM_PWM_Start_DMA(&htim, timCh, (uint32_t *)wr_buf, WR_BUF_LEN);
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	3308      	adds	r3, #8
 80004de:	001a      	movs	r2, r3
 80004e0:	2330      	movs	r3, #48	; 0x30
 80004e2:	f003 fd9b 	bl	800401c <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 1;
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2201      	movs	r2, #1
 80004ea:	639a      	str	r2, [r3, #56]	; 0x38
}
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b004      	add	sp, #16
 80004f0:	bd80      	pop	{r7, pc}

080004f2 <_ZN8NeoPixel18updatePixelHalfDMAEv>:

// Halfway through DMA wr_buf write, load up next 3 bytes in first half of wr_buf
void NeoPixel::updatePixelHalfDMA() {
 80004f2:	b580      	push	{r7, lr}
 80004f4:	b086      	sub	sp, #24
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	6078      	str	r0, [r7, #4]
  // Make sure callback is not from a different NeoPixel by checking dmaRunning
  if (dmaRunning) {
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2248      	movs	r2, #72	; 0x48
 80004fe:	5c9b      	ldrb	r3, [r3, r2]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d100      	bne.n	8000506 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x14>
 8000504:	e124      	b.n	8000750 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x25e>
    // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
    if(wr_buf_p < numLEDs) {
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800050a:	687a      	ldr	r2, [r7, #4]
 800050c:	8812      	ldrh	r2, [r2, #0]
 800050e:	4293      	cmp	r3, r2
 8000510:	d300      	bcc.n	8000514 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x22>
 8000512:	e0c7      	b.n	80006a4 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x1b2>
      // We're in. Fill the even buffer
      if (ping_pong == 0) {
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2249      	movs	r2, #73	; 0x49
 8000518:	5c9b      	ldrb	r3, [r3, r2]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d159      	bne.n	80005d2 <_ZN8NeoPixel18updatePixelHalfDMAEv+0xe0>
		  for(uint_fast8_t i = 0; i < 8; ++i) {
 800051e:	2300      	movs	r3, #0
 8000520:	617b      	str	r3, [r7, #20]
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	2b07      	cmp	r3, #7
 8000526:	d900      	bls.n	800052a <_ZN8NeoPixel18updatePixelHalfDMAEv+0x38>
 8000528:	e0ac      	b.n	8000684 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x192>
			wr_buf[i     ] = PWM_LO << (((pixels[3 * wr_buf_p    ] << i) & 0x80) > 0);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6859      	ldr	r1, [r3, #4]
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000532:	0013      	movs	r3, r2
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	189b      	adds	r3, r3, r2
 8000538:	18cb      	adds	r3, r1, r3
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	001a      	movs	r2, r3
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	409a      	lsls	r2, r3
 8000542:	0013      	movs	r3, r2
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	4013      	ands	r3, r2
 8000548:	2b00      	cmp	r3, #0
 800054a:	dd01      	ble.n	8000550 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x5e>
 800054c:	2114      	movs	r1, #20
 800054e:	e000      	b.n	8000552 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x60>
 8000550:	210a      	movs	r1, #10
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	697b      	ldr	r3, [r7, #20]
 8000556:	18d3      	adds	r3, r2, r3
 8000558:	3308      	adds	r3, #8
 800055a:	1c0a      	adds	r2, r1, #0
 800055c:	701a      	strb	r2, [r3, #0]
			wr_buf[i +  8] = PWM_LO << (((pixels[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6859      	ldr	r1, [r3, #4]
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000566:	0013      	movs	r3, r2
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	189b      	adds	r3, r3, r2
 800056c:	3301      	adds	r3, #1
 800056e:	18cb      	adds	r3, r1, r3
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	001a      	movs	r2, r3
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	409a      	lsls	r2, r3
 8000578:	0013      	movs	r3, r2
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	4013      	ands	r3, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	dd01      	ble.n	8000586 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x94>
 8000582:	2114      	movs	r1, #20
 8000584:	e000      	b.n	8000588 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x96>
 8000586:	210a      	movs	r1, #10
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	3308      	adds	r3, #8
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	18d3      	adds	r3, r2, r3
 8000590:	1c0a      	adds	r2, r1, #0
 8000592:	721a      	strb	r2, [r3, #8]
			wr_buf[i + 16] = PWM_LO << (((pixels[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	6859      	ldr	r1, [r3, #4]
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800059c:	0013      	movs	r3, r2
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	189b      	adds	r3, r3, r2
 80005a2:	3302      	adds	r3, #2
 80005a4:	18cb      	adds	r3, r1, r3
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	001a      	movs	r2, r3
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	409a      	lsls	r2, r3
 80005ae:	0013      	movs	r3, r2
 80005b0:	2280      	movs	r2, #128	; 0x80
 80005b2:	4013      	ands	r3, r2
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	dd01      	ble.n	80005bc <_ZN8NeoPixel18updatePixelHalfDMAEv+0xca>
 80005b8:	2114      	movs	r1, #20
 80005ba:	e000      	b.n	80005be <_ZN8NeoPixel18updatePixelHalfDMAEv+0xcc>
 80005bc:	210a      	movs	r1, #10
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	3310      	adds	r3, #16
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	18d3      	adds	r3, r2, r3
 80005c6:	1c0a      	adds	r2, r1, #0
 80005c8:	721a      	strb	r2, [r3, #8]
		  for(uint_fast8_t i = 0; i < 8; ++i) {
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	3301      	adds	r3, #1
 80005ce:	617b      	str	r3, [r7, #20]
 80005d0:	e7a7      	b.n	8000522 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x30>
		  }
      } else {
    	  for(uint_fast8_t i = 0; i < 8; ++i) {
 80005d2:	2300      	movs	r3, #0
 80005d4:	613b      	str	r3, [r7, #16]
 80005d6:	693b      	ldr	r3, [r7, #16]
 80005d8:	2b07      	cmp	r3, #7
 80005da:	d853      	bhi.n	8000684 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x192>
			wr_buf[i + 24] = PWM_LO << (((pixels[3 * wr_buf_p    ] << i) & 0x80) > 0);
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	6859      	ldr	r1, [r3, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80005e4:	0013      	movs	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	189b      	adds	r3, r3, r2
 80005ea:	18cb      	adds	r3, r1, r3
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	001a      	movs	r2, r3
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	409a      	lsls	r2, r3
 80005f4:	0013      	movs	r3, r2
 80005f6:	2280      	movs	r2, #128	; 0x80
 80005f8:	4013      	ands	r3, r2
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	dd01      	ble.n	8000602 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x110>
 80005fe:	2114      	movs	r1, #20
 8000600:	e000      	b.n	8000604 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x112>
 8000602:	210a      	movs	r1, #10
 8000604:	693b      	ldr	r3, [r7, #16]
 8000606:	3318      	adds	r3, #24
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	18d3      	adds	r3, r2, r3
 800060c:	1c0a      	adds	r2, r1, #0
 800060e:	721a      	strb	r2, [r3, #8]
			wr_buf[i + 32] = PWM_LO << (((pixels[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6859      	ldr	r1, [r3, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000618:	0013      	movs	r3, r2
 800061a:	005b      	lsls	r3, r3, #1
 800061c:	189b      	adds	r3, r3, r2
 800061e:	3301      	adds	r3, #1
 8000620:	18cb      	adds	r3, r1, r3
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	001a      	movs	r2, r3
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	409a      	lsls	r2, r3
 800062a:	0013      	movs	r3, r2
 800062c:	2280      	movs	r2, #128	; 0x80
 800062e:	4013      	ands	r3, r2
 8000630:	2b00      	cmp	r3, #0
 8000632:	dd01      	ble.n	8000638 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x146>
 8000634:	2114      	movs	r1, #20
 8000636:	e000      	b.n	800063a <_ZN8NeoPixel18updatePixelHalfDMAEv+0x148>
 8000638:	210a      	movs	r1, #10
 800063a:	693b      	ldr	r3, [r7, #16]
 800063c:	3320      	adds	r3, #32
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	18d3      	adds	r3, r2, r3
 8000642:	1c0a      	adds	r2, r1, #0
 8000644:	721a      	strb	r2, [r3, #8]
			wr_buf[i + 40] = PWM_LO << (((pixels[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6859      	ldr	r1, [r3, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800064e:	0013      	movs	r3, r2
 8000650:	005b      	lsls	r3, r3, #1
 8000652:	189b      	adds	r3, r3, r2
 8000654:	3302      	adds	r3, #2
 8000656:	18cb      	adds	r3, r1, r3
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	001a      	movs	r2, r3
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	409a      	lsls	r2, r3
 8000660:	0013      	movs	r3, r2
 8000662:	2280      	movs	r2, #128	; 0x80
 8000664:	4013      	ands	r3, r2
 8000666:	2b00      	cmp	r3, #0
 8000668:	dd01      	ble.n	800066e <_ZN8NeoPixel18updatePixelHalfDMAEv+0x17c>
 800066a:	2114      	movs	r1, #20
 800066c:	e000      	b.n	8000670 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x17e>
 800066e:	210a      	movs	r1, #10
 8000670:	693b      	ldr	r3, [r7, #16]
 8000672:	3328      	adds	r3, #40	; 0x28
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	18d3      	adds	r3, r2, r3
 8000678:	1c0a      	adds	r2, r1, #0
 800067a:	721a      	strb	r2, [r3, #8]
    	  for(uint_fast8_t i = 0; i < 8; ++i) {
 800067c:	693b      	ldr	r3, [r7, #16]
 800067e:	3301      	adds	r3, #1
 8000680:	613b      	str	r3, [r7, #16]
 8000682:	e7a8      	b.n	80005d6 <_ZN8NeoPixel18updatePixelHalfDMAEv+0xe4>
		  }
      }
      wr_buf_p++;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000688:	1c5a      	adds	r2, r3, #1
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	639a      	str	r2, [r3, #56]	; 0x38
      ping_pong = !ping_pong;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	2249      	movs	r2, #73	; 0x49
 8000692:	5c9b      	ldrb	r3, [r3, r2]
 8000694:	425a      	negs	r2, r3
 8000696:	4153      	adcs	r3, r2
 8000698:	b2db      	uxtb	r3, r3
 800069a:	0019      	movs	r1, r3
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	2249      	movs	r2, #73	; 0x49
 80006a0:	5499      	strb	r1, [r3, r2]
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
      wr_buf_p = 0;
      dmaRunning = false;
    }
  }
  return;
 80006a2:	e055      	b.n	8000750 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x25e>
    } else if (wr_buf_p < numLEDs + 2) {
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80006a8:	687a      	ldr	r2, [r7, #4]
 80006aa:	8812      	ldrh	r2, [r2, #0]
 80006ac:	3202      	adds	r2, #2
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d23e      	bcs.n	8000730 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x23e>
      if (ping_pong == 0) {
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2249      	movs	r2, #73	; 0x49
 80006b6:	5c9b      	ldrb	r3, [r3, r2]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d114      	bne.n	80006e6 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x1f4>
        for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 80006bc:	230f      	movs	r3, #15
 80006be:	18fb      	adds	r3, r7, r3
 80006c0:	2200      	movs	r2, #0
 80006c2:	701a      	strb	r2, [r3, #0]
 80006c4:	210f      	movs	r1, #15
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b17      	cmp	r3, #23
 80006cc:	d820      	bhi.n	8000710 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x21e>
 80006ce:	187b      	adds	r3, r7, r1
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	18d3      	adds	r3, r2, r3
 80006d6:	2200      	movs	r2, #0
 80006d8:	721a      	strb	r2, [r3, #8]
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	187a      	adds	r2, r7, r1
 80006de:	7812      	ldrb	r2, [r2, #0]
 80006e0:	3201      	adds	r2, #1
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	e7ee      	b.n	80006c4 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x1d2>
    	for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 80006e6:	230e      	movs	r3, #14
 80006e8:	18fb      	adds	r3, r7, r3
 80006ea:	2218      	movs	r2, #24
 80006ec:	701a      	strb	r2, [r3, #0]
 80006ee:	210e      	movs	r1, #14
 80006f0:	187b      	adds	r3, r7, r1
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b2f      	cmp	r3, #47	; 0x2f
 80006f6:	d80b      	bhi.n	8000710 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x21e>
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	687a      	ldr	r2, [r7, #4]
 80006fe:	18d3      	adds	r3, r2, r3
 8000700:	2200      	movs	r2, #0
 8000702:	721a      	strb	r2, [r3, #8]
 8000704:	187b      	adds	r3, r7, r1
 8000706:	187a      	adds	r2, r7, r1
 8000708:	7812      	ldrb	r2, [r2, #0]
 800070a:	3201      	adds	r2, #1
 800070c:	701a      	strb	r2, [r3, #0]
 800070e:	e7ee      	b.n	80006ee <_ZN8NeoPixel18updatePixelHalfDMAEv+0x1fc>
      wr_buf_p++;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000714:	1c5a      	adds	r2, r3, #1
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	639a      	str	r2, [r3, #56]	; 0x38
      ping_pong = !ping_pong;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2249      	movs	r2, #73	; 0x49
 800071e:	5c9b      	ldrb	r3, [r3, r2]
 8000720:	425a      	negs	r2, r3
 8000722:	4153      	adcs	r3, r2
 8000724:	b2db      	uxtb	r3, r3
 8000726:	0019      	movs	r1, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2249      	movs	r2, #73	; 0x49
 800072c:	5499      	strb	r1, [r3, r2]
  return;
 800072e:	e00f      	b.n	8000750 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x25e>
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000738:	0019      	movs	r1, r3
 800073a:	0010      	movs	r0, r2
 800073c:	f003 fc72 	bl	8004024 <HAL_TIM_PWM_Stop_DMA>
      wr_buf_p = 0;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2200      	movs	r2, #0
 8000744:	639a      	str	r2, [r3, #56]	; 0x38
      dmaRunning = false;
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2248      	movs	r2, #72	; 0x48
 800074a:	2100      	movs	r1, #0
 800074c:	5499      	strb	r1, [r3, r2]
  return;
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	46c0      	nop			; (mov r8, r8)
}
 8000752:	46bd      	mov	sp, r7
 8000754:	b006      	add	sp, #24
 8000756:	bd80      	pop	{r7, pc}

08000758 <_ZN10TouchBoardC1Ev>:
#include "TouchBoard.hpp"
#include "touchsensing.h"

TouchBoard::TouchBoard() {
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  myTouchState = NOT_TOUCHED;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2201      	movs	r2, #1
 8000764:	71da      	strb	r2, [r3, #7]
  myTouchKeyOffset = 0;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2200      	movs	r2, #0
 800076a:	719a      	strb	r2, [r3, #6]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 800076c:	2300      	movs	r3, #0
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	2b01      	cmp	r3, #1
 8000774:	dc1c      	bgt.n	80007b0 <_ZN10TouchBoardC1Ev+0x58>
    pixelColors[i].r = 0;
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	68fa      	ldr	r2, [r7, #12]
 800077a:	0013      	movs	r3, r2
 800077c:	005b      	lsls	r3, r3, #1
 800077e:	189b      	adds	r3, r3, r2
 8000780:	2200      	movs	r2, #0
 8000782:	545a      	strb	r2, [r3, r1]
    pixelColors[i].g = 0;
 8000784:	6879      	ldr	r1, [r7, #4]
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	0013      	movs	r3, r2
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	189b      	adds	r3, r3, r2
 800078e:	18cb      	adds	r3, r1, r3
 8000790:	3301      	adds	r3, #1
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
    pixelColors[i].b = 0;
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	0013      	movs	r3, r2
 800079c:	005b      	lsls	r3, r3, #1
 800079e:	189b      	adds	r3, r3, r2
 80007a0:	18cb      	adds	r3, r1, r3
 80007a2:	3302      	adds	r3, #2
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	3301      	adds	r3, #1
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	e7df      	b.n	8000770 <_ZN10TouchBoardC1Ev+0x18>
  }
}
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	0018      	movs	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	b004      	add	sp, #16
 80007b8:	bd80      	pop	{r7, pc}

080007ba <_ZN10TouchBoardD1Ev>:

TouchBoard::~TouchBoard() {
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
}
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	0018      	movs	r0, r3
 80007c6:	46bd      	mov	sp, r7
 80007c8:	b002      	add	sp, #8
 80007ca:	bd80      	pop	{r7, pc}

080007cc <_ZN10TouchBoard16setAllPixelColorEhhh>:
  pixelColors[pixel_num].r = r;
  pixelColors[pixel_num].g = g;
  pixelColors[pixel_num].b = b;
}

void TouchBoard::setAllPixelColor(uint8_t r, uint8_t g, uint8_t b) {
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	000c      	movs	r4, r1
 80007d6:	0010      	movs	r0, r2
 80007d8:	0019      	movs	r1, r3
 80007da:	1cfb      	adds	r3, r7, #3
 80007dc:	1c22      	adds	r2, r4, #0
 80007de:	701a      	strb	r2, [r3, #0]
 80007e0:	1cbb      	adds	r3, r7, #2
 80007e2:	1c02      	adds	r2, r0, #0
 80007e4:	701a      	strb	r2, [r3, #0]
 80007e6:	1c7b      	adds	r3, r7, #1
 80007e8:	1c0a      	adds	r2, r1, #0
 80007ea:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	dc1f      	bgt.n	8000836 <_ZN10TouchBoard16setAllPixelColorEhhh+0x6a>
    pixelColors[i].r = r;
 80007f6:	6879      	ldr	r1, [r7, #4]
 80007f8:	68fa      	ldr	r2, [r7, #12]
 80007fa:	0013      	movs	r3, r2
 80007fc:	005b      	lsls	r3, r3, #1
 80007fe:	189b      	adds	r3, r3, r2
 8000800:	1cfa      	adds	r2, r7, #3
 8000802:	7812      	ldrb	r2, [r2, #0]
 8000804:	545a      	strb	r2, [r3, r1]
    pixelColors[i].g = g;
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	0013      	movs	r3, r2
 800080c:	005b      	lsls	r3, r3, #1
 800080e:	189b      	adds	r3, r3, r2
 8000810:	18cb      	adds	r3, r1, r3
 8000812:	3301      	adds	r3, #1
 8000814:	1cba      	adds	r2, r7, #2
 8000816:	7812      	ldrb	r2, [r2, #0]
 8000818:	701a      	strb	r2, [r3, #0]
    pixelColors[i].b = b;
 800081a:	6879      	ldr	r1, [r7, #4]
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	0013      	movs	r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	189b      	adds	r3, r3, r2
 8000824:	18cb      	adds	r3, r1, r3
 8000826:	3302      	adds	r3, #2
 8000828:	1c7a      	adds	r2, r7, #1
 800082a:	7812      	ldrb	r2, [r2, #0]
 800082c:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<NUM_PIXELS_PER_BOARD; i++) {
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	3301      	adds	r3, #1
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	e7dc      	b.n	80007f0 <_ZN10TouchBoard16setAllPixelColorEhhh+0x24>
  }
}
 8000836:	46c0      	nop			; (mov r8, r8)
 8000838:	46bd      	mov	sp, r7
 800083a:	b005      	add	sp, #20
 800083c:	bd90      	pop	{r4, r7, pc}
	...

08000840 <_ZN10TouchBoard13getPixelColorEh>:

PixelColor_s TouchBoard::getPixelColor(uint8_t pixel_ind) {
 8000840:	b590      	push	{r4, r7, lr}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	000a      	movs	r2, r1
 800084a:	1cfb      	adds	r3, r7, #3
 800084c:	701a      	strb	r2, [r3, #0]
  return pixelColors[pixel_ind];
 800084e:	1cfb      	adds	r3, r7, #3
 8000850:	781a      	ldrb	r2, [r3, #0]
 8000852:	240c      	movs	r4, #12
 8000854:	1938      	adds	r0, r7, r4
 8000856:	6879      	ldr	r1, [r7, #4]
 8000858:	0013      	movs	r3, r2
 800085a:	005b      	lsls	r3, r3, #1
 800085c:	189b      	adds	r3, r3, r2
 800085e:	18cb      	adds	r3, r1, r3
 8000860:	2203      	movs	r2, #3
 8000862:	0019      	movs	r1, r3
 8000864:	f005 f846 	bl	80058f4 <memcpy>
 8000868:	193a      	adds	r2, r7, r4
 800086a:	2300      	movs	r3, #0
 800086c:	7811      	ldrb	r1, [r2, #0]
 800086e:	20ff      	movs	r0, #255	; 0xff
 8000870:	4001      	ands	r1, r0
 8000872:	20ff      	movs	r0, #255	; 0xff
 8000874:	4383      	bics	r3, r0
 8000876:	430b      	orrs	r3, r1
 8000878:	7851      	ldrb	r1, [r2, #1]
 800087a:	20ff      	movs	r0, #255	; 0xff
 800087c:	4001      	ands	r1, r0
 800087e:	0209      	lsls	r1, r1, #8
 8000880:	4806      	ldr	r0, [pc, #24]	; (800089c <_ZN10TouchBoard13getPixelColorEh+0x5c>)
 8000882:	4003      	ands	r3, r0
 8000884:	430b      	orrs	r3, r1
 8000886:	7892      	ldrb	r2, [r2, #2]
 8000888:	21ff      	movs	r1, #255	; 0xff
 800088a:	400a      	ands	r2, r1
 800088c:	0412      	lsls	r2, r2, #16
 800088e:	4904      	ldr	r1, [pc, #16]	; (80008a0 <_ZN10TouchBoard13getPixelColorEh+0x60>)
 8000890:	400b      	ands	r3, r1
 8000892:	4313      	orrs	r3, r2
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	b005      	add	sp, #20
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	ffff00ff 	.word	0xffff00ff
 80008a0:	ff00ffff 	.word	0xff00ffff

080008a4 <_ZN10TouchBoard17setTouchKeyOffsetEh>:

void TouchBoard::setTouchKeyOffset(uint8_t touchKeyOffset) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	000a      	movs	r2, r1
 80008ae:	1cfb      	adds	r3, r7, #3
 80008b0:	701a      	strb	r2, [r3, #0]
  myTouchKeyOffset = touchKeyOffset;
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	1cfa      	adds	r2, r7, #3
 80008b6:	7812      	ldrb	r2, [r2, #0]
 80008b8:	719a      	strb	r2, [r3, #6]
}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	46bd      	mov	sp, r7
 80008be:	b002      	add	sp, #8
 80008c0:	bd80      	pop	{r7, pc}
	...

080008c4 <_ZN10TouchBoard16updateTouchStateEv>:

void TouchBoard::updateTouchState() {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  if (MyTKeysB[myTouchKeyOffset].p_Data->StateId == TSL_STATEID_DETECT) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	799b      	ldrb	r3, [r3, #6]
 80008d0:	0019      	movs	r1, r3
 80008d2:	4a10      	ldr	r2, [pc, #64]	; (8000914 <_ZN10TouchBoard16updateTouchStateEv+0x50>)
 80008d4:	000b      	movs	r3, r1
 80008d6:	005b      	lsls	r3, r3, #1
 80008d8:	185b      	adds	r3, r3, r1
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	589b      	ldr	r3, [r3, r2]
 80008de:	781b      	ldrb	r3, [r3, #0]
 80008e0:	2b0a      	cmp	r3, #10
 80008e2:	d103      	bne.n	80008ec <_ZN10TouchBoard16updateTouchStateEv+0x28>
    myTouchState = TOUCHED;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	2200      	movs	r2, #0
 80008e8:	71da      	strb	r2, [r3, #7]
  } else if (MyTKeysB[myTouchKeyOffset].p_Data->StateId == TSL_STATEID_RELEASE) {
    myTouchState = NOT_TOUCHED;
  }
}
 80008ea:	e00e      	b.n	800090a <_ZN10TouchBoard16updateTouchStateEv+0x46>
  } else if (MyTKeysB[myTouchKeyOffset].p_Data->StateId == TSL_STATEID_RELEASE) {
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	799b      	ldrb	r3, [r3, #6]
 80008f0:	0019      	movs	r1, r3
 80008f2:	4a08      	ldr	r2, [pc, #32]	; (8000914 <_ZN10TouchBoard16updateTouchStateEv+0x50>)
 80008f4:	000b      	movs	r3, r1
 80008f6:	005b      	lsls	r3, r3, #1
 80008f8:	185b      	adds	r3, r3, r1
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	589b      	ldr	r3, [r3, r2]
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d102      	bne.n	800090a <_ZN10TouchBoard16updateTouchStateEv+0x46>
    myTouchState = NOT_TOUCHED;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2201      	movs	r2, #1
 8000908:	71da      	strb	r2, [r3, #7]
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b002      	add	sp, #8
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	08005c60 	.word	0x08005c60

08000918 <_ZN10TouchBoard13getTouchStateEv>:

TouchState_enum TouchBoard::getTouchState() {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  return myTouchState;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	79db      	ldrb	r3, [r3, #7]
 8000924:	0018      	movs	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	b002      	add	sp, #8
 800092a:	bd80      	pop	{r7, pc}

0800092c <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	6039      	str	r1, [r7, #0]
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	0018      	movs	r0, r3
 800093a:	46bd      	mov	sp, r7
 800093c:	b002      	add	sp, #8
 800093e:	bd80      	pop	{r7, pc}

08000940 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
#include "TouchBoardGroup.hpp"
#include "stm32l0xx_hal.h"

TouchBoardGroup::TouchBoardGroup(uint8_t n, uint8_t touchKeyOffset, TIM_HandleTypeDef &timHandle,
 8000940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000942:	b08b      	sub	sp, #44	; 0x2c
 8000944:	af02      	add	r7, sp, #8
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	0008      	movs	r0, r1
 800094a:	0011      	movs	r1, r2
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	260b      	movs	r6, #11
 8000950:	19bb      	adds	r3, r7, r6
 8000952:	1c02      	adds	r2, r0, #0
 8000954:	701a      	strb	r2, [r3, #0]
 8000956:	230a      	movs	r3, #10
 8000958:	18fb      	adds	r3, r7, r3
 800095a:	1c0a      	adds	r2, r1, #0
 800095c:	701a      	strb	r2, [r3, #0]
                                  uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
                : ledArray((uint16_t)(n*NUM_PIXELS_PER_BOARD), timHandle, timChannel, dmaHandle),
                  touchStates(n), touchBoards(n) {
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	1d18      	adds	r0, r3, #4
 8000962:	19bb      	adds	r3, r7, r6
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	b29b      	uxth	r3, r3
 8000968:	18db      	adds	r3, r3, r3
 800096a:	b299      	uxth	r1, r3
 800096c:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 800096e:	687a      	ldr	r2, [r7, #4]
 8000970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000972:	9300      	str	r3, [sp, #0]
 8000974:	0023      	movs	r3, r4
 8000976:	f7ff fc5d 	bl	8000234 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	001c      	movs	r4, r3
 800097e:	3454      	adds	r4, #84	; 0x54
 8000980:	19bb      	adds	r3, r7, r6
 8000982:	781d      	ldrb	r5, [r3, #0]
 8000984:	2314      	movs	r3, #20
 8000986:	18fb      	adds	r3, r7, r3
 8000988:	0018      	movs	r0, r3
 800098a:	f000 f9f5 	bl	8000d78 <_ZNSaI10TouchBoardEC1Ev>
 800098e:	2314      	movs	r3, #20
 8000990:	18fb      	adds	r3, r7, r3
 8000992:	001a      	movs	r2, r3
 8000994:	0029      	movs	r1, r5
 8000996:	0020      	movs	r0, r4
 8000998:	f000 fa08 	bl	8000dac <_ZNSt6vectorI10TouchBoardSaIS0_EEC1EjRKS1_>
 800099c:	2314      	movs	r3, #20
 800099e:	18fb      	adds	r3, r7, r3
 80009a0:	0018      	movs	r0, r3
 80009a2:	f000 f9f6 	bl	8000d92 <_ZNSaI10TouchBoardED1Ev>
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	001c      	movs	r4, r3
 80009aa:	3460      	adds	r4, #96	; 0x60
 80009ac:	19bb      	adds	r3, r7, r6
 80009ae:	781d      	ldrb	r5, [r3, #0]
 80009b0:	2318      	movs	r3, #24
 80009b2:	18fb      	adds	r3, r7, r3
 80009b4:	0018      	movs	r0, r3
 80009b6:	f000 fa32 	bl	8000e1e <_ZNSaI15TouchState_enumEC1Ev>
 80009ba:	2318      	movs	r3, #24
 80009bc:	18fb      	adds	r3, r7, r3
 80009be:	001a      	movs	r2, r3
 80009c0:	0029      	movs	r1, r5
 80009c2:	0020      	movs	r0, r4
 80009c4:	f000 fa45 	bl	8000e52 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>
 80009c8:	2318      	movs	r3, #24
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	0018      	movs	r0, r3
 80009ce:	f000 fa33 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
  numBoards = n;
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	19ba      	adds	r2, r7, r6
 80009d6:	7812      	ldrb	r2, [r2, #0]
 80009d8:	701a      	strb	r2, [r3, #0]
  numPixels = n*NUM_PIXELS_PER_BOARD;
 80009da:	19bb      	adds	r3, r7, r6
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	18db      	adds	r3, r3, r3
 80009e0:	b2da      	uxtb	r2, r3
 80009e2:	68fb      	ldr	r3, [r7, #12]
 80009e4:	705a      	strb	r2, [r3, #1]
  myTouchKeyOffset = touchKeyOffset;
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	220a      	movs	r2, #10
 80009ea:	18ba      	adds	r2, r7, r2
 80009ec:	2151      	movs	r1, #81	; 0x51
 80009ee:	7812      	ldrb	r2, [r2, #0]
 80009f0:	545a      	strb	r2, [r3, r1]
  for (int i=0; i<numBoards; i++) {
 80009f2:	2300      	movs	r3, #0
 80009f4:	61fb      	str	r3, [r7, #28]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	001a      	movs	r2, r3
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	4293      	cmp	r3, r2
 8000a00:	da1e      	bge.n	8000a40 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x100>
    touchBoards[i].setTouchKeyOffset(myTouchKeyOffset + i);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	3354      	adds	r3, #84	; 0x54
 8000a06:	69fa      	ldr	r2, [r7, #28]
 8000a08:	0011      	movs	r1, r2
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f000 fa5a 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	2251      	movs	r2, #81	; 0x51
 8000a14:	5c9a      	ldrb	r2, [r3, r2]
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	18d3      	adds	r3, r2, r3
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	0019      	movs	r1, r3
 8000a20:	f7ff ff40 	bl	80008a4 <_ZN10TouchBoard17setTouchKeyOffsetEh>
    touchStates[i] = NOT_TOUCHED;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	3360      	adds	r3, #96	; 0x60
 8000a28:	69fa      	ldr	r2, [r7, #28]
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 fa57 	bl	8000ee0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>
 8000a32:	0003      	movs	r3, r0
 8000a34:	2201      	movs	r2, #1
 8000a36:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<numBoards; i++) {
 8000a38:	69fb      	ldr	r3, [r7, #28]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	61fb      	str	r3, [r7, #28]
 8000a3e:	e7da      	b.n	80009f6 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0xb6>
  }
}
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	0018      	movs	r0, r3
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b009      	add	sp, #36	; 0x24
 8000a48:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a4a <_ZN15TouchBoardGroupD1Ev>:

TouchBoardGroup::~TouchBoardGroup() {
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	3360      	adds	r3, #96	; 0x60
 8000a56:	0018      	movs	r0, r3
 8000a58:	f000 fa19 	bl	8000e8e <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3354      	adds	r3, #84	; 0x54
 8000a60:	0018      	movs	r0, r3
 8000a62:	f000 f9c1 	bl	8000de8 <_ZNSt6vectorI10TouchBoardSaIS0_EED1Ev>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	3304      	adds	r3, #4
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f7ff fc05 	bl	800027a <_ZN8NeoPixelD1Ev>
}
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	0018      	movs	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b002      	add	sp, #8
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <_ZN15TouchBoardGroup16setAllPixelColorEhhh>:

void TouchBoardGroup::setPixelColor(uint8_t board_num, uint8_t pixel_ind, uint8_t r, uint8_t g, uint8_t b) {
  touchBoards[board_num].setPixelColor(pixel_ind, r, g, b);
}

void TouchBoardGroup::setAllPixelColor(uint8_t r, uint8_t g, uint8_t b) {
 8000a7a:	b590      	push	{r4, r7, lr}
 8000a7c:	b085      	sub	sp, #20
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	000c      	movs	r4, r1
 8000a84:	0010      	movs	r0, r2
 8000a86:	0019      	movs	r1, r3
 8000a88:	1cfb      	adds	r3, r7, #3
 8000a8a:	1c22      	adds	r2, r4, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	1cbb      	adds	r3, r7, #2
 8000a90:	1c02      	adds	r2, r0, #0
 8000a92:	701a      	strb	r2, [r3, #0]
 8000a94:	1c7b      	adds	r3, r7, #1
 8000a96:	1c0a      	adds	r2, r1, #0
 8000a98:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<numBoards; i++) {
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	da15      	bge.n	8000ad6 <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x5c>
    touchBoards[i].setAllPixelColor(r, g, b);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	3354      	adds	r3, #84	; 0x54
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fa06 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000ab8:	0004      	movs	r4, r0
 8000aba:	1c7b      	adds	r3, r7, #1
 8000abc:	7818      	ldrb	r0, [r3, #0]
 8000abe:	1cbb      	adds	r3, r7, #2
 8000ac0:	781a      	ldrb	r2, [r3, #0]
 8000ac2:	1cfb      	adds	r3, r7, #3
 8000ac4:	7819      	ldrb	r1, [r3, #0]
 8000ac6:	0003      	movs	r3, r0
 8000ac8:	0020      	movs	r0, r4
 8000aca:	f7ff fe7f 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  for (int i=0; i<numBoards; i++) {
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	3301      	adds	r3, #1
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	e7e3      	b.n	8000a9e <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x24>
  }
}
 8000ad6:	46c0      	nop			; (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b005      	add	sp, #20
 8000adc:	bd90      	pop	{r4, r7, pc}

08000ade <_ZN15TouchBoardGroup12twinkleBoardEh>:

void TouchBoardGroup::setBoardColor(uint8_t board_num, uint8_t r, uint8_t g, uint8_t b) {
  touchBoards[board_num].setAllPixelColor(r, g, b);
}

void TouchBoardGroup::twinkleBoard(uint8_t board_num) {
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
 8000ae6:	000a      	movs	r2, r1
 8000ae8:	1cfb      	adds	r3, r7, #3
 8000aea:	701a      	strb	r2, [r3, #0]
  touchBoards[board_num].setAllPixelColor(20, 20, 20);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3354      	adds	r3, #84	; 0x54
 8000af0:	001a      	movs	r2, r3
 8000af2:	1cfb      	adds	r3, r7, #3
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	0019      	movs	r1, r3
 8000af8:	0010      	movs	r0, r2
 8000afa:	f000 f9e3 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000afe:	2314      	movs	r3, #20
 8000b00:	2214      	movs	r2, #20
 8000b02:	2114      	movs	r1, #20
 8000b04:	f7ff fe62 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	f000 f885 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000b10:	2028      	movs	r0, #40	; 0x28
 8000b12:	f001 ffcb 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(80, 80, 80);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	3354      	adds	r3, #84	; 0x54
 8000b1a:	001a      	movs	r2, r3
 8000b1c:	1cfb      	adds	r3, r7, #3
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	0019      	movs	r1, r3
 8000b22:	0010      	movs	r0, r2
 8000b24:	f000 f9ce 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000b28:	2350      	movs	r3, #80	; 0x50
 8000b2a:	2250      	movs	r2, #80	; 0x50
 8000b2c:	2150      	movs	r1, #80	; 0x50
 8000b2e:	f7ff fe4d 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	0018      	movs	r0, r3
 8000b36:	f000 f870 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000b3a:	2028      	movs	r0, #40	; 0x28
 8000b3c:	f001 ffb6 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(20, 20, 20);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	3354      	adds	r3, #84	; 0x54
 8000b44:	001a      	movs	r2, r3
 8000b46:	1cfb      	adds	r3, r7, #3
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	0010      	movs	r0, r2
 8000b4e:	f000 f9b9 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000b52:	2314      	movs	r3, #20
 8000b54:	2214      	movs	r2, #20
 8000b56:	2114      	movs	r1, #20
 8000b58:	f7ff fe38 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 f85b 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000b64:	2028      	movs	r0, #40	; 0x28
 8000b66:	f001 ffa1 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(80, 80, 80);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3354      	adds	r3, #84	; 0x54
 8000b6e:	001a      	movs	r2, r3
 8000b70:	1cfb      	adds	r3, r7, #3
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	0019      	movs	r1, r3
 8000b76:	0010      	movs	r0, r2
 8000b78:	f000 f9a4 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000b7c:	2350      	movs	r3, #80	; 0x50
 8000b7e:	2250      	movs	r2, #80	; 0x50
 8000b80:	2150      	movs	r1, #80	; 0x50
 8000b82:	f7ff fe23 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f000 f846 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000b8e:	2028      	movs	r0, #40	; 0x28
 8000b90:	f001 ff8c 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(80, 20, 20);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3354      	adds	r3, #84	; 0x54
 8000b98:	001a      	movs	r2, r3
 8000b9a:	1cfb      	adds	r3, r7, #3
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	0019      	movs	r1, r3
 8000ba0:	0010      	movs	r0, r2
 8000ba2:	f000 f98f 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000ba6:	2314      	movs	r3, #20
 8000ba8:	2214      	movs	r2, #20
 8000baa:	2150      	movs	r1, #80	; 0x50
 8000bac:	f7ff fe0e 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 f831 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000bb8:	2028      	movs	r0, #40	; 0x28
 8000bba:	f001 ff77 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(120, 20, 20);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	3354      	adds	r3, #84	; 0x54
 8000bc2:	001a      	movs	r2, r3
 8000bc4:	1cfb      	adds	r3, r7, #3
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	0019      	movs	r1, r3
 8000bca:	0010      	movs	r0, r2
 8000bcc:	f000 f97a 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000bd0:	2314      	movs	r3, #20
 8000bd2:	2214      	movs	r2, #20
 8000bd4:	2178      	movs	r1, #120	; 0x78
 8000bd6:	f7ff fdf9 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	0018      	movs	r0, r3
 8000bde:	f000 f81c 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000be2:	2028      	movs	r0, #40	; 0x28
 8000be4:	f001 ff62 	bl	8002aac <HAL_Delay>
  touchBoards[board_num].setAllPixelColor(255, 0, 0);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	3354      	adds	r3, #84	; 0x54
 8000bec:	001a      	movs	r2, r3
 8000bee:	1cfb      	adds	r3, r7, #3
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	0019      	movs	r1, r3
 8000bf4:	0010      	movs	r0, r2
 8000bf6:	f000 f965 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	21ff      	movs	r1, #255	; 0xff
 8000c00:	f7ff fde4 	bl	80007cc <_ZN10TouchBoard16setAllPixelColorEhhh>
  showPixels();
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	0018      	movs	r0, r3
 8000c08:	f000 f807 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  HAL_Delay(40);
 8000c0c:	2028      	movs	r0, #40	; 0x28
 8000c0e:	f001 ff4d 	bl	8002aac <HAL_Delay>
}
 8000c12:	46c0      	nop			; (mov r8, r8)
 8000c14:	46bd      	mov	sp, r7
 8000c16:	b002      	add	sp, #8
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <_ZN15TouchBoardGroup10showPixelsEv>:

void TouchBoardGroup::showPixels() {
 8000c1a:	b5b0      	push	{r4, r5, r7, lr}
 8000c1c:	b088      	sub	sp, #32
 8000c1e:	af02      	add	r7, sp, #8
 8000c20:	6078      	str	r0, [r7, #4]
  for (int i=0; i<numBoards; i++) {
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	001a      	movs	r2, r3
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	da3b      	bge.n	8000caa <_ZN15TouchBoardGroup10showPixelsEv+0x90>
    for (int j=0; j<NUM_PIXELS_PER_BOARD; j++) {
 8000c32:	2300      	movs	r3, #0
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693b      	ldr	r3, [r7, #16]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	dc32      	bgt.n	8000ca2 <_ZN15TouchBoardGroup10showPixelsEv+0x88>
      PixelColor_s tempColor = touchBoards[i].getPixelColor(j);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3354      	adds	r3, #84	; 0x54
 8000c40:	697a      	ldr	r2, [r7, #20]
 8000c42:	0011      	movs	r1, r2
 8000c44:	0018      	movs	r0, r3
 8000c46:	f000 f93d 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000c4a:	0002      	movs	r2, r0
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	0019      	movs	r1, r3
 8000c52:	0010      	movs	r0, r2
 8000c54:	f7ff fdf4 	bl	8000840 <_ZN10TouchBoard13getPixelColorEh>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	001a      	movs	r2, r3
 8000c5c:	240c      	movs	r4, #12
 8000c5e:	193b      	adds	r3, r7, r4
 8000c60:	1c11      	adds	r1, r2, #0
 8000c62:	7019      	strb	r1, [r3, #0]
 8000c64:	0411      	lsls	r1, r2, #16
 8000c66:	0e09      	lsrs	r1, r1, #24
 8000c68:	7059      	strb	r1, [r3, #1]
 8000c6a:	0212      	lsls	r2, r2, #8
 8000c6c:	0e12      	lsrs	r2, r2, #24
 8000c6e:	709a      	strb	r2, [r3, #2]
      ledArray.setPixelColor(i*NUM_PIXELS_PER_BOARD+j, tempColor.r, tempColor.g, tempColor.b);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	1d18      	adds	r0, r3, #4
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	18db      	adds	r3, r3, r3
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	693b      	ldr	r3, [r7, #16]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	18d3      	adds	r3, r2, r3
 8000c82:	b299      	uxth	r1, r3
 8000c84:	193b      	adds	r3, r7, r4
 8000c86:	781a      	ldrb	r2, [r3, #0]
 8000c88:	0025      	movs	r5, r4
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	785c      	ldrb	r4, [r3, #1]
 8000c8e:	197b      	adds	r3, r7, r5
 8000c90:	789b      	ldrb	r3, [r3, #2]
 8000c92:	9300      	str	r3, [sp, #0]
 8000c94:	0023      	movs	r3, r4
 8000c96:	f7ff fb19 	bl	80002cc <_ZN8NeoPixel13setPixelColorEthhh>
    for (int j=0; j<NUM_PIXELS_PER_BOARD; j++) {
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	613b      	str	r3, [r7, #16]
 8000ca0:	e7c9      	b.n	8000c36 <_ZN15TouchBoardGroup10showPixelsEv+0x1c>
  for (int i=0; i<numBoards; i++) {
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
 8000ca8:	e7bd      	b.n	8000c26 <_ZN15TouchBoardGroup10showPixelsEv+0xc>
    }
  }
  ledArray.show();
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	3304      	adds	r3, #4
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f7ff fb44 	bl	800033c <_ZN8NeoPixel4showEv>
}
 8000cb4:	46c0      	nop			; (mov r8, r8)
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b006      	add	sp, #24
 8000cba:	bdb0      	pop	{r4, r5, r7, pc}

08000cbc <_ZN15TouchBoardGroup17updateTouchStatesEv>:

PixelColor_s TouchBoardGroup::getPixelColor(uint8_t board_num, uint8_t pixel_ind) {
  return touchBoards[board_num].getPixelColor(pixel_ind);
}

void TouchBoardGroup::updateTouchStates() {
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  for (int i=0; i<numBoards; i++) {
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	001a      	movs	r2, r3
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	da0e      	bge.n	8000cf2 <_ZN15TouchBoardGroup17updateTouchStatesEv+0x36>
    touchBoards[i].updateTouchState();
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3354      	adds	r3, #84	; 0x54
 8000cd8:	68fa      	ldr	r2, [r7, #12]
 8000cda:	0011      	movs	r1, r2
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f000 f8f1 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000ce2:	0003      	movs	r3, r0
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f7ff fded 	bl	80008c4 <_ZN10TouchBoard16updateTouchStateEv>
  for (int i=0; i<numBoards; i++) {
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	3301      	adds	r3, #1
 8000cee:	60fb      	str	r3, [r7, #12]
 8000cf0:	e7ea      	b.n	8000cc8 <_ZN15TouchBoardGroup17updateTouchStatesEv+0xc>
  }
}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	b004      	add	sp, #16
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <_ZN15TouchBoardGroup14getTouchStatesEv>:

std::vector<TouchState_enum> TouchBoardGroup::getTouchStates() {
 8000cfa:	b5b0      	push	{r4, r5, r7, lr}
 8000cfc:	b084      	sub	sp, #16
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
 8000d02:	6039      	str	r1, [r7, #0]
  for (int i=0; i<numBoards; i++) {
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	001a      	movs	r2, r3
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	4293      	cmp	r3, r2
 8000d12:	da18      	bge.n	8000d46 <_ZN15TouchBoardGroup14getTouchStatesEv+0x4c>
    touchStates[i] = touchBoards[i].getTouchState();
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	3354      	adds	r3, #84	; 0x54
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	0011      	movs	r1, r2
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f000 f8d1 	bl	8000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>
 8000d22:	0005      	movs	r5, r0
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	3360      	adds	r3, #96	; 0x60
 8000d28:	68fa      	ldr	r2, [r7, #12]
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 f8d7 	bl	8000ee0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>
 8000d32:	0004      	movs	r4, r0
 8000d34:	0028      	movs	r0, r5
 8000d36:	f7ff fdef 	bl	8000918 <_ZN10TouchBoard13getTouchStateEv>
 8000d3a:	0003      	movs	r3, r0
 8000d3c:	7023      	strb	r3, [r4, #0]
  for (int i=0; i<numBoards; i++) {
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	3301      	adds	r3, #1
 8000d42:	60fb      	str	r3, [r7, #12]
 8000d44:	e7e0      	b.n	8000d08 <_ZN15TouchBoardGroup14getTouchStatesEv+0xe>
  }
  return touchStates;
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	3360      	adds	r3, #96	; 0x60
 8000d4a:	001a      	movs	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	0011      	movs	r1, r2
 8000d50:	0018      	movs	r0, r3
 8000d52:	f000 f8d2 	bl	8000efa <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1ERKS2_>
}
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	b004      	add	sp, #16
 8000d5c:	bdb0      	pop	{r4, r5, r7, pc}

08000d5e <_ZN15TouchBoardGroup18updatePixelHalfDMAEv>:

void TouchBoardGroup::updatePixelHalfDMA() {
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b082      	sub	sp, #8
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
  ledArray.updatePixelHalfDMA();
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	3304      	adds	r3, #4
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f7ff fbc1 	bl	80004f2 <_ZN8NeoPixel18updatePixelHalfDMAEv>
}
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b002      	add	sp, #8
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <_ZNSaI10TouchBoardEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	0018      	movs	r0, r3
 8000d84:	f000 f8f7 	bl	8000f76 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1Ev>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <_ZNSaI10TouchBoardED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b082      	sub	sp, #8
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f000 f8f3 	bl	8000f88 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardED1Ev>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}

08000dac <_ZNSt6vectorI10TouchBoardSaIS0_EEC1EjRKS1_>:
       *
       *  This constructor fills the %vector with @a __n default
       *  constructed elements.
       */
      explicit
      vector(size_type __n, const allocator_type& __a = allocator_type())
 8000dac:	b590      	push	{r4, r7, lr}
 8000dae:	b085      	sub	sp, #20
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
      : _Base(_S_check_init_len(__n, __a), __a)
 8000db8:	68fc      	ldr	r4, [r7, #12]
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	0011      	movs	r1, r2
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f000 f8eb 	bl	8000f9c <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_>
 8000dc6:	0001      	movs	r1, r0
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	001a      	movs	r2, r3
 8000dcc:	0020      	movs	r0, r4
 8000dce:	f000 f91a 	bl	8001006 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EEC1EjRKS1_>
      { _M_default_initialize(__n); }
 8000dd2:	68ba      	ldr	r2, [r7, #8]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	0011      	movs	r1, r2
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f000 f945 	bl	8001068 <_ZNSt6vectorI10TouchBoardSaIS0_EE21_M_default_initializeEj>
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b005      	add	sp, #20
 8000de6:	bd90      	pop	{r4, r7, pc}

08000de8 <_ZNSt6vectorI10TouchBoardSaIS0_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8000de8:	b5b0      	push	{r4, r5, r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681c      	ldr	r4, [r3, #0]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f000 f94c 	bl	8001098 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>
 8000e00:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000e02:	001a      	movs	r2, r3
 8000e04:	0029      	movs	r1, r5
 8000e06:	0020      	movs	r0, r4
 8000e08:	f000 f94f 	bl	80010aa <_ZSt8_DestroyIP10TouchBoardS0_EvT_S2_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	0018      	movs	r0, r3
 8000e10:	f000 f910 	bl	8001034 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EED1Ev>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	0018      	movs	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b002      	add	sp, #8
 8000e1c:	bdb0      	pop	{r4, r5, r7, pc}

08000e1e <_ZNSaI15TouchState_enumEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f000 f94e 	bl	80010ca <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1Ev>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	0018      	movs	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	b002      	add	sp, #8
 8000e36:	bd80      	pop	{r7, pc}

08000e38 <_ZNSaI15TouchState_enumED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	0018      	movs	r0, r3
 8000e44:	f000 f94a 	bl	80010dc <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumED1Ev>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	b002      	add	sp, #8
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>:
      vector(size_type __n, const allocator_type& __a = allocator_type())
 8000e52:	b590      	push	{r4, r7, lr}
 8000e54:	b085      	sub	sp, #20
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
      : _Base(_S_check_init_len(__n, __a), __a)
 8000e5e:	68fc      	ldr	r4, [r7, #12]
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	0011      	movs	r1, r2
 8000e66:	0018      	movs	r0, r3
 8000e68:	f000 f942 	bl	80010f0 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_>
 8000e6c:	0001      	movs	r1, r0
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	001a      	movs	r2, r3
 8000e72:	0020      	movs	r0, r4
 8000e74:	f000 f971 	bl	800115a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1EjRKS1_>
      { _M_default_initialize(__n); }
 8000e78:	68ba      	ldr	r2, [r7, #8]
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	0011      	movs	r1, r2
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f000 f99b 	bl	80011ba <_ZNSt6vectorI15TouchState_enumSaIS0_EE21_M_default_initializeEj>
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	0018      	movs	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b005      	add	sp, #20
 8000e8c:	bd90      	pop	{r4, r7, pc}

08000e8e <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8000e8e:	b5b0      	push	{r4, r5, r7, lr}
 8000e90:	b082      	sub	sp, #8
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681c      	ldr	r4, [r3, #0]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	0018      	movs	r0, r3
 8000ea2:	f000 f9a2 	bl	80011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8000ea6:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	0029      	movs	r1, r5
 8000eac:	0020      	movs	r0, r4
 8000eae:	f000 f9a5 	bl	80011fc <_ZSt8_DestroyIP15TouchState_enumS0_EvT_S2_RSaIT0_E>
      }
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	0018      	movs	r0, r3
 8000eb6:	f000 f967 	bl	8001188 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EED1Ev>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bdb0      	pop	{r4, r5, r7, pc}

08000ec4 <_ZNSt6vectorI10TouchBoardSaIS0_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	18d3      	adds	r3, r2, r3
      }
 8000ed8:	0018      	movs	r0, r3
 8000eda:	46bd      	mov	sp, r7
 8000edc:	b002      	add	sp, #8
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	18d3      	adds	r3, r2, r3
      }
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	b002      	add	sp, #8
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1ERKS2_>:
      vector(const vector& __x)
 8000efa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000efc:	b085      	sub	sp, #20
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
 8000f02:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8000f04:	687c      	ldr	r4, [r7, #4]
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f000 f987 	bl	800121c <_ZNKSt6vectorI15TouchState_enumSaIS0_EE4sizeEv>
 8000f0e:	0005      	movs	r5, r0
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	0018      	movs	r0, r3
 8000f14:	f000 f99e 	bl	8001254 <_ZNKSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8000f18:	0002      	movs	r2, r0
 8000f1a:	260c      	movs	r6, #12
 8000f1c:	19bb      	adds	r3, r7, r6
 8000f1e:	0011      	movs	r1, r2
 8000f20:	0018      	movs	r0, r3
 8000f22:	f000 f988 	bl	8001236 <_ZN9__gnu_cxx14__alloc_traitsISaI15TouchState_enumES1_E17_S_select_on_copyERKS2_>
 8000f26:	19bb      	adds	r3, r7, r6
 8000f28:	001a      	movs	r2, r3
 8000f2a:	0029      	movs	r1, r5
 8000f2c:	0020      	movs	r0, r4
 8000f2e:	f000 f914 	bl	800115a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1EjRKS1_>
 8000f32:	19bb      	adds	r3, r7, r6
 8000f34:	0018      	movs	r0, r3
 8000f36:	f7ff ff7f 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	f000 f992 	bl	8001266 <_ZNKSt6vectorI15TouchState_enumSaIS0_EE5beginEv>
 8000f42:	0005      	movs	r5, r0
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	0018      	movs	r0, r3
 8000f48:	f000 f9a1 	bl	800128e <_ZNKSt6vectorI15TouchState_enumSaIS0_EE3endEv>
 8000f4c:	0006      	movs	r6, r0
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	0018      	movs	r0, r3
 8000f56:	f000 f948 	bl	80011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8000f5a:	0003      	movs	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8000f5c:	0022      	movs	r2, r4
 8000f5e:	0031      	movs	r1, r6
 8000f60:	0028      	movs	r0, r5
 8000f62:	f000 f9a8 	bl	80012b6 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_S2_ET0_T_SB_SA_RSaIT1_E>
 8000f66:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	605a      	str	r2, [r3, #4]
      }
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	0018      	movs	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	b005      	add	sp, #20
 8000f74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000f76 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b082      	sub	sp, #8
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	0018      	movs	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b002      	add	sp, #8
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	0018      	movs	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	b002      	add	sp, #8
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8000f9c:	b5b0      	push	{r4, r5, r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	250c      	movs	r5, #12
 8000faa:	197b      	adds	r3, r7, r5
 8000fac:	0011      	movs	r1, r2
 8000fae:	0018      	movs	r0, r3
 8000fb0:	f000 f9b0 	bl	8001314 <_ZNSaI10TouchBoardEC1ERKS0_>
 8000fb4:	197b      	adds	r3, r7, r5
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f000 f990 	bl	80012dc <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_>
 8000fbc:	0002      	movs	r2, r0
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	419b      	sbcs	r3, r3
 8000fc4:	425b      	negs	r3, r3
 8000fc6:	b2dc      	uxtb	r4, r3
 8000fc8:	197b      	adds	r3, r7, r5
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f7ff fee1 	bl	8000d92 <_ZNSaI10TouchBoardED1Ev>
 8000fd0:	2c00      	cmp	r4, #0
 8000fd2:	d003      	beq.n	8000fdc <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_+0x40>
	  __throw_length_error(
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <_ZNSt6vectorI10TouchBoardSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f004 fc3d 	bl	8005856 <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 8000fdc:	687b      	ldr	r3, [r7, #4]
      }
 8000fde:	0018      	movs	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	b004      	add	sp, #16
 8000fe4:	bdb0      	pop	{r4, r5, r7, pc}
 8000fe6:	46c0      	nop			; (mov r8, r8)
 8000fe8:	08005b80 	.word	0x08005b80

08000fec <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f7ff fecb 	bl	8000d92 <_ZNSaI10TouchBoardED1Ev>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	0018      	movs	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	b002      	add	sp, #8
 8001004:	bd80      	pop	{r7, pc}

08001006 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EEC1EjRKS1_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	0011      	movs	r1, r2
 8001018:	0018      	movs	r0, r3
 800101a:	f000 f98b 	bl	8001334 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implC1ERKS1_>
      { _M_create_storage(__n); }
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	0011      	movs	r1, r2
 8001024:	0018      	movs	r0, r3
 8001026:	f000 f999 	bl	800135c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_M_create_storageEj>
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	0018      	movs	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	b004      	add	sp, #16
 8001032:	bd80      	pop	{r7, pc}

08001034 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 800104c:	001a      	movs	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	0018      	movs	r0, r3
 8001052:	f000 f9a0 	bl	8001396 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j>
      }
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	0018      	movs	r0, r3
 800105a:	f7ff ffc7 	bl	8000fec <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implD1Ev>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	0018      	movs	r0, r3
 8001062:	46bd      	mov	sp, r7
 8001064:	b002      	add	sp, #8
 8001066:	bd80      	pop	{r7, pc}

08001068 <_ZNSt6vectorI10TouchBoardSaIS0_EE21_M_default_initializeEj>:
      _M_default_initialize(size_type __n)
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681c      	ldr	r4, [r3, #0]
					   _M_get_Tp_allocator());
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	0018      	movs	r0, r3
 800107a:	f000 f80d 	bl	8001098 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>
 800107e:	0002      	movs	r2, r0
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	0019      	movs	r1, r3
 8001084:	0020      	movs	r0, r4
 8001086:	f000 f999 	bl	80013bc <_ZSt27__uninitialized_default_n_aIP10TouchBoardjS0_ET_S2_T0_RSaIT1_E>
 800108a:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	605a      	str	r2, [r3, #4]
      }
 8001090:	46c0      	nop			; (mov r8, r8)
 8001092:	46bd      	mov	sp, r7
 8001094:	b003      	add	sp, #12
 8001096:	bd90      	pop	{r4, r7, pc}

08001098 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	0018      	movs	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}

080010aa <_ZSt8_DestroyIP10TouchBoardS0_EvT_S2_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b084      	sub	sp, #16
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	60f8      	str	r0, [r7, #12]
 80010b2:	60b9      	str	r1, [r7, #8]
 80010b4:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	0011      	movs	r1, r2
 80010bc:	0018      	movs	r0, r3
 80010be:	f000 f98e 	bl	80013de <_ZSt8_DestroyIP10TouchBoardEvT_S2_>
    }
 80010c2:	46c0      	nop			; (mov r8, r8)
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b004      	add	sp, #16
 80010c8:	bd80      	pop	{r7, pc}

080010ca <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	0018      	movs	r0, r3
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b002      	add	sp, #8
 80010da:	bd80      	pop	{r7, pc}

080010dc <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumED1Ev>:
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	0018      	movs	r0, r3
 80010e8:	46bd      	mov	sp, r7
 80010ea:	b002      	add	sp, #8
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	250c      	movs	r5, #12
 80010fe:	197b      	adds	r3, r7, r5
 8001100:	0011      	movs	r1, r2
 8001102:	0018      	movs	r0, r3
 8001104:	f000 f996 	bl	8001434 <_ZNSaI15TouchState_enumEC1ERKS0_>
 8001108:	197b      	adds	r3, r7, r5
 800110a:	0018      	movs	r0, r3
 800110c:	f000 f976 	bl	80013fc <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_>
 8001110:	0002      	movs	r2, r0
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	429a      	cmp	r2, r3
 8001116:	419b      	sbcs	r3, r3
 8001118:	425b      	negs	r3, r3
 800111a:	b2dc      	uxtb	r4, r3
 800111c:	197b      	adds	r3, r7, r5
 800111e:	0018      	movs	r0, r3
 8001120:	f7ff fe8a 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
 8001124:	2c00      	cmp	r4, #0
 8001126:	d003      	beq.n	8001130 <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_+0x40>
	  __throw_length_error(
 8001128:	4b04      	ldr	r3, [pc, #16]	; (800113c <_ZNSt6vectorI15TouchState_enumSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 800112a:	0018      	movs	r0, r3
 800112c:	f004 fb93 	bl	8005856 <_ZSt20__throw_length_errorPKc>
	return __n;
 8001130:	687b      	ldr	r3, [r7, #4]
      }
 8001132:	0018      	movs	r0, r3
 8001134:	46bd      	mov	sp, r7
 8001136:	b004      	add	sp, #16
 8001138:	bdb0      	pop	{r4, r5, r7, pc}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	08005b80 	.word	0x08005b80

08001140 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	0018      	movs	r0, r3
 800114c:	f7ff fe74 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	0018      	movs	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	b002      	add	sp, #8
 8001158:	bd80      	pop	{r7, pc}

0800115a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1EjRKS1_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 800115a:	b580      	push	{r7, lr}
 800115c:	b084      	sub	sp, #16
 800115e:	af00      	add	r7, sp, #0
 8001160:	60f8      	str	r0, [r7, #12]
 8001162:	60b9      	str	r1, [r7, #8]
 8001164:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	687a      	ldr	r2, [r7, #4]
 800116a:	0011      	movs	r1, r2
 800116c:	0018      	movs	r0, r3
 800116e:	f000 f971 	bl	8001454 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implC1ERKS1_>
      { _M_create_storage(__n); }
 8001172:	68ba      	ldr	r2, [r7, #8]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	0011      	movs	r1, r2
 8001178:	0018      	movs	r0, r3
 800117a:	f000 f97f 	bl	800147c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_M_create_storageEj>
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	0018      	movs	r0, r3
 8001182:	46bd      	mov	sp, r7
 8001184:	b004      	add	sp, #16
 8001186:	bd80      	pop	{r7, pc}

08001188 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 800119e:	001a      	movs	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	0018      	movs	r0, r3
 80011a4:	f000 f986 	bl	80014b4 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j>
      }
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	0018      	movs	r0, r3
 80011ac:	f7ff ffc8 	bl	8001140 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implD1Ev>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	0018      	movs	r0, r3
 80011b4:	46bd      	mov	sp, r7
 80011b6:	b002      	add	sp, #8
 80011b8:	bd80      	pop	{r7, pc}

080011ba <_ZNSt6vectorI15TouchState_enumSaIS0_EE21_M_default_initializeEj>:
      _M_default_initialize(size_type __n)
 80011ba:	b590      	push	{r4, r7, lr}
 80011bc:	b083      	sub	sp, #12
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
 80011c2:	6039      	str	r1, [r7, #0]
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681c      	ldr	r4, [r3, #0]
					   _M_get_Tp_allocator());
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	0018      	movs	r0, r3
 80011cc:	f000 f80d 	bl	80011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 80011d0:	0002      	movs	r2, r0
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	0019      	movs	r1, r3
 80011d6:	0020      	movs	r0, r4
 80011d8:	f000 f97f 	bl	80014da <_ZSt27__uninitialized_default_n_aIP15TouchState_enumjS0_ET_S2_T0_RSaIT1_E>
 80011dc:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	605a      	str	r2, [r3, #4]
      }
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	46bd      	mov	sp, r7
 80011e6:	b003      	add	sp, #12
 80011e8:	bd90      	pop	{r4, r7, pc}

080011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	0018      	movs	r0, r3
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b002      	add	sp, #8
 80011fa:	bd80      	pop	{r7, pc}

080011fc <_ZSt8_DestroyIP15TouchState_enumS0_EvT_S2_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	0011      	movs	r1, r2
 800120e:	0018      	movs	r0, r3
 8001210:	f000 f974 	bl	80014fc <_ZSt8_DestroyIP15TouchState_enumEvT_S2_>
    }
 8001214:	46c0      	nop			; (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	b004      	add	sp, #16
 800121a:	bd80      	pop	{r7, pc}

0800121c <_ZNKSt6vectorI15TouchState_enumSaIS0_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	0018      	movs	r0, r3
 8001230:	46bd      	mov	sp, r7
 8001232:	b002      	add	sp, #8
 8001234:	bd80      	pop	{r7, pc}

08001236 <_ZN9__gnu_cxx14__alloc_traitsISaI15TouchState_enumES1_E17_S_select_on_copyERKS2_>:
      static typename std::enable_if<__is_custom_pointer<_Ptr>::value>::type
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static _Alloc _S_select_on_copy(const _Alloc& __a)
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	683a      	ldr	r2, [r7, #0]
 8001244:	0011      	movs	r1, r2
 8001246:	0018      	movs	r0, r3
 8001248:	f000 f967 	bl	800151a <_ZNSt16allocator_traitsISaI15TouchState_enumEE37select_on_container_copy_constructionERKS1_>
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	46bd      	mov	sp, r7
 8001250:	b002      	add	sp, #8
 8001252:	bd80      	pop	{r7, pc}

08001254 <_ZNKSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	0018      	movs	r0, r3
 8001260:	46bd      	mov	sp, r7
 8001262:	b002      	add	sp, #8
 8001264:	bd80      	pop	{r7, pc}

08001266 <_ZNKSt6vectorI15TouchState_enumSaIS0_EE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8001266:	b580      	push	{r7, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	230c      	movs	r3, #12
 8001276:	18fa      	adds	r2, r7, r3
 8001278:	2308      	movs	r3, #8
 800127a:	18fb      	adds	r3, r7, r3
 800127c:	0011      	movs	r1, r2
 800127e:	0018      	movs	r0, r3
 8001280:	f000 f95a 	bl	8001538 <_ZN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS1_SaIS1_EEEC1ERKS3_>
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	0018      	movs	r0, r3
 8001288:	46bd      	mov	sp, r7
 800128a:	b004      	add	sp, #16
 800128c:	bd80      	pop	{r7, pc}

0800128e <_ZNKSt6vectorI15TouchState_enumSaIS0_EE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 800128e:	b580      	push	{r7, lr}
 8001290:	b084      	sub	sp, #16
 8001292:	af00      	add	r7, sp, #0
 8001294:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	230c      	movs	r3, #12
 800129e:	18fa      	adds	r2, r7, r3
 80012a0:	2308      	movs	r3, #8
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	0011      	movs	r1, r2
 80012a6:	0018      	movs	r0, r3
 80012a8:	f000 f946 	bl	8001538 <_ZN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS1_SaIS1_EEEC1ERKS3_>
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b004      	add	sp, #16
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_S2_ET0_T_SB_SA_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b084      	sub	sp, #16
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
 80012c2:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	68b9      	ldr	r1, [r7, #8]
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	0018      	movs	r0, r3
 80012cc:	f000 f942 	bl	8001554 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET0_T_SB_SA_>
 80012d0:	0003      	movs	r3, r0
 80012d2:	0018      	movs	r0, r3
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b004      	add	sp, #16
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_>:

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 80012e4:	4b0a      	ldr	r3, [pc, #40]	; (8001310 <_ZNSt6vectorI10TouchBoardSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 80012e6:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	0018      	movs	r0, r3
 80012ec:	f000 f947 	bl	800157e <_ZNSt16allocator_traitsISaI10TouchBoardEE8max_sizeERKS1_>
 80012f0:	0003      	movs	r3, r0
 80012f2:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80012f4:	2308      	movs	r3, #8
 80012f6:	18fa      	adds	r2, r7, r3
 80012f8:	230c      	movs	r3, #12
 80012fa:	18fb      	adds	r3, r7, r3
 80012fc:	0011      	movs	r1, r2
 80012fe:	0018      	movs	r0, r3
 8001300:	f000 f94a 	bl	8001598 <_ZSt3minIjERKT_S2_S2_>
 8001304:	0003      	movs	r3, r0
 8001306:	681b      	ldr	r3, [r3, #0]
      }
 8001308:	0018      	movs	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	b004      	add	sp, #16
 800130e:	bd80      	pop	{r7, pc}
 8001310:	0fffffff 	.word	0x0fffffff

08001314 <_ZNSaI10TouchBoardEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0011      	movs	r1, r2
 8001324:	0018      	movs	r0, r3
 8001326:	f000 f949 	bl	80015bc <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1ERKS2_>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	0018      	movs	r0, r3
 800132e:	46bd      	mov	sp, r7
 8001330:	b002      	add	sp, #8
 8001332:	bd80      	pop	{r7, pc}

08001334 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	0011      	movs	r1, r2
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff ffe5 	bl	8001314 <_ZNSaI10TouchBoardEC1ERKS0_>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	0018      	movs	r0, r3
 800134e:	f000 f93f 	bl	80015d0 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	0018      	movs	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	b002      	add	sp, #8
 800135a:	bd80      	pop	{r7, pc}

0800135c <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
 8001364:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8001366:	683a      	ldr	r2, [r7, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	0011      	movs	r1, r2
 800136c:	0018      	movs	r0, r3
 800136e:	f000 f941 	bl	80015f4 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj>
 8001372:	0002      	movs	r2, r0
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	00db      	lsls	r3, r3, #3
 8001388:	18d2      	adds	r2, r2, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	609a      	str	r2, [r3, #8]
      }
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	b002      	add	sp, #8
 8001394:	bd80      	pop	{r7, pc}

08001396 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001396:	b580      	push	{r7, lr}
 8001398:	b084      	sub	sp, #16
 800139a:	af00      	add	r7, sp, #0
 800139c:	60f8      	str	r0, [r7, #12]
 800139e:	60b9      	str	r1, [r7, #8]
 80013a0:	607a      	str	r2, [r7, #4]
	if (__p)
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d005      	beq.n	80013b4 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	68b9      	ldr	r1, [r7, #8]
 80013ae:	0018      	movs	r0, r3
 80013b0:	f000 f935 	bl	800161e <_ZNSt16allocator_traitsISaI10TouchBoardEE10deallocateERS1_PS0_j>
      }
 80013b4:	46c0      	nop			; (mov r8, r8)
 80013b6:	46bd      	mov	sp, r7
 80013b8:	b004      	add	sp, #16
 80013ba:	bd80      	pop	{r7, pc}

080013bc <_ZSt27__uninitialized_default_n_aIP10TouchBoardjS0_ET_S2_T0_RSaIT1_E>:
	}
    }

  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n,
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	0011      	movs	r1, r2
 80013ce:	0018      	movs	r0, r3
 80013d0:	f000 f935 	bl	800163e <_ZSt25__uninitialized_default_nIP10TouchBoardjET_S2_T0_>
 80013d4:	0003      	movs	r3, r0
 80013d6:	0018      	movs	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	b004      	add	sp, #16
 80013dc:	bd80      	pop	{r7, pc}

080013de <_ZSt8_DestroyIP10TouchBoardEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	0011      	movs	r1, r2
 80013ee:	0018      	movs	r0, r3
 80013f0:	f000 f939 	bl	8001666 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_>
    }
 80013f4:	46c0      	nop			; (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}

080013fc <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <_ZNSt6vectorI15TouchState_enumSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 8001406:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	0018      	movs	r0, r3
 800140c:	f000 f944 	bl	8001698 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8max_sizeERKS1_>
 8001410:	0003      	movs	r3, r0
 8001412:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8001414:	2308      	movs	r3, #8
 8001416:	18fa      	adds	r2, r7, r3
 8001418:	230c      	movs	r3, #12
 800141a:	18fb      	adds	r3, r7, r3
 800141c:	0011      	movs	r1, r2
 800141e:	0018      	movs	r0, r3
 8001420:	f000 f8ba 	bl	8001598 <_ZSt3minIjERKT_S2_S2_>
 8001424:	0003      	movs	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
      }
 8001428:	0018      	movs	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	b004      	add	sp, #16
 800142e:	bd80      	pop	{r7, pc}
 8001430:	7fffffff 	.word	0x7fffffff

08001434 <_ZNSaI15TouchState_enumEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	0011      	movs	r1, r2
 8001444:	0018      	movs	r0, r3
 8001446:	f000 f934 	bl	80016b2 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1ERKS2_>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	0018      	movs	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	b002      	add	sp, #8
 8001452:	bd80      	pop	{r7, pc}

08001454 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 800145e:	683a      	ldr	r2, [r7, #0]
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	0011      	movs	r1, r2
 8001464:	0018      	movs	r0, r3
 8001466:	f7ff ffe5 	bl	8001434 <_ZNSaI15TouchState_enumEC1ERKS0_>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	0018      	movs	r0, r3
 800146e:	f000 f92a 	bl	80016c6 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	0018      	movs	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	b002      	add	sp, #8
 800147a:	bd80      	pop	{r7, pc}

0800147c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	0011      	movs	r1, r2
 800148c:	0018      	movs	r0, r3
 800148e:	f000 f92c 	bl	80016ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj>
 8001492:	0002      	movs	r2, r0
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	18d2      	adds	r2, r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	609a      	str	r2, [r3, #8]
      }
 80014ac:	46c0      	nop			; (mov r8, r8)
 80014ae:	46bd      	mov	sp, r7
 80014b0:	b002      	add	sp, #8
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
	if (__p)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d005      	beq.n	80014d2 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	68b9      	ldr	r1, [r7, #8]
 80014cc:	0018      	movs	r0, r3
 80014ce:	f000 f921 	bl	8001714 <_ZNSt16allocator_traitsISaI15TouchState_enumEE10deallocateERS1_PS0_j>
      }
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	46bd      	mov	sp, r7
 80014d6:	b004      	add	sp, #16
 80014d8:	bd80      	pop	{r7, pc}

080014da <_ZSt27__uninitialized_default_n_aIP15TouchState_enumjS0_ET_S2_T0_RSaIT1_E>:
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n,
 80014da:	b580      	push	{r7, lr}
 80014dc:	b084      	sub	sp, #16
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
    { return std::__uninitialized_default_n(__first, __n); }
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	0011      	movs	r1, r2
 80014ec:	0018      	movs	r0, r3
 80014ee:	f000 f921 	bl	8001734 <_ZSt25__uninitialized_default_nIP15TouchState_enumjET_S2_T0_>
 80014f2:	0003      	movs	r3, r0
 80014f4:	0018      	movs	r0, r3
 80014f6:	46bd      	mov	sp, r7
 80014f8:	b004      	add	sp, #16
 80014fa:	bd80      	pop	{r7, pc}

080014fc <_ZSt8_DestroyIP15TouchState_enumEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001506:	683a      	ldr	r2, [r7, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	0011      	movs	r1, r2
 800150c:	0018      	movs	r0, r3
 800150e:	f000 f925 	bl	800175c <_ZNSt12_Destroy_auxILb1EE9__destroyIP15TouchState_enumEEvT_S4_>
    }
 8001512:	46c0      	nop			; (mov r8, r8)
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}

0800151a <_ZNSt16allocator_traitsISaI15TouchState_enumEE37select_on_container_copy_constructionERKS1_>:
       *  @brief  Obtain an allocator to use when copying a container.
       *  @param  __rhs  An allocator.
       *  @return @c __rhs
      */
      static allocator_type
      select_on_container_copy_construction(const allocator_type& __rhs)
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	0011      	movs	r1, r2
 800152a:	0018      	movs	r0, r3
 800152c:	f7ff ff82 	bl	8001434 <_ZNSaI15TouchState_enumEC1ERKS0_>
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	46bd      	mov	sp, r7
 8001534:	b002      	add	sp, #8
 8001536:	bd80      	pop	{r7, pc}

08001538 <_ZN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS1_SaIS1_EEEC1ERKS3_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	0018      	movs	r0, r3
 800154e:	46bd      	mov	sp, r7
 8001550:	b002      	add	sp, #8
 8001552:	bd80      	pop	{r7, pc}

08001554 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET0_T_SB_SA_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8001560:	2317      	movs	r3, #23
 8001562:	18fb      	adds	r3, r7, r3
 8001564:	2201      	movs	r2, #1
 8001566:	701a      	strb	r2, [r3, #0]
	__uninit_copy(__first, __last, __result);
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	68b9      	ldr	r1, [r7, #8]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	0018      	movs	r0, r3
 8001570:	f000 f8fd 	bl	800176e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS4_SaIS4_EEEEPS4_EET0_T_SD_SC_>
 8001574:	0003      	movs	r3, r0
    }
 8001576:	0018      	movs	r0, r3
 8001578:	46bd      	mov	sp, r7
 800157a:	b006      	add	sp, #24
 800157c:	bd80      	pop	{r7, pc}

0800157e <_ZNSt16allocator_traitsISaI10TouchBoardEE8max_sizeERKS1_>:
      max_size(const allocator_type& __a) noexcept
 800157e:	b580      	push	{r7, lr}
 8001580:	b082      	sub	sp, #8
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	0018      	movs	r0, r3
 800158a:	f000 f901 	bl	8001790 <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>
 800158e:	0003      	movs	r3, r0
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b002      	add	sp, #8
 8001596:	bd80      	pop	{r7, pc}

08001598 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d201      	bcs.n	80015b2 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	e000      	b.n	80015b4 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80015b2:	687b      	ldr	r3, [r7, #4]
    }
 80015b4:	0018      	movs	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b002      	add	sp, #8
 80015ba:	bd80      	pop	{r7, pc}

080015bc <_ZN9__gnu_cxx13new_allocatorI10TouchBoardEC1ERKS2_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	0018      	movs	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	b002      	add	sp, #8
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
	{ }
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	0018      	movs	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	b002      	add	sp, #8
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d007      	beq.n	8001614 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj+0x20>
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	0011      	movs	r1, r2
 800160a:	0018      	movs	r0, r3
 800160c:	f000 f8cc 	bl	80017a8 <_ZNSt16allocator_traitsISaI10TouchBoardEE8allocateERS1_j>
 8001610:	0003      	movs	r3, r0
 8001612:	e000      	b.n	8001616 <_ZNSt12_Vector_baseI10TouchBoardSaIS0_EE11_M_allocateEj+0x22>
 8001614:	2300      	movs	r3, #0
      }
 8001616:	0018      	movs	r0, r3
 8001618:	46bd      	mov	sp, r7
 800161a:	b002      	add	sp, #8
 800161c:	bd80      	pop	{r7, pc}

0800161e <_ZNSt16allocator_traitsISaI10TouchBoardEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 800161e:	b580      	push	{r7, lr}
 8001620:	b084      	sub	sp, #16
 8001622:	af00      	add	r7, sp, #0
 8001624:	60f8      	str	r0, [r7, #12]
 8001626:	60b9      	str	r1, [r7, #8]
 8001628:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	68b9      	ldr	r1, [r7, #8]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	0018      	movs	r0, r3
 8001632:	f000 f8c9 	bl	80017c8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE10deallocateEPS1_j>
 8001636:	46c0      	nop			; (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b004      	add	sp, #16
 800163c:	bd80      	pop	{r7, pc}

0800163e <_ZSt25__uninitialized_default_nIP10TouchBoardjET_S2_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 800163e:	b580      	push	{r7, lr}
 8001640:	b084      	sub	sp, #16
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
 8001646:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 8001648:	230f      	movs	r3, #15
 800164a:	18fb      	adds	r3, r7, r3
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	0011      	movs	r1, r2
 8001656:	0018      	movs	r0, r3
 8001658:	f000 f8c4 	bl	80017e4 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_>
 800165c:	0003      	movs	r3, r0
    }
 800165e:	0018      	movs	r0, r3
 8001660:	46bd      	mov	sp, r7
 8001662:	b004      	add	sp, #16
 8001664:	bd80      	pop	{r7, pc}

08001666 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_>:
        __destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	429a      	cmp	r2, r3
 8001676:	d00b      	beq.n	8001690 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_+0x2a>
	    std::_Destroy(std::__addressof(*__first));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	0018      	movs	r0, r3
 800167c:	f000 f8d0 	bl	8001820 <_ZSt11__addressofI10TouchBoardEPT_RS1_>
 8001680:	0003      	movs	r3, r0
 8001682:	0018      	movs	r0, r3
 8001684:	f000 f8d5 	bl	8001832 <_ZSt8_DestroyI10TouchBoardEvPT_>
	  for (; __first != __last; ++__first)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	3308      	adds	r3, #8
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	e7ef      	b.n	8001670 <_ZNSt12_Destroy_auxILb0EE9__destroyIP10TouchBoardEEvT_S4_+0xa>
	}
 8001690:	46c0      	nop			; (mov r8, r8)
 8001692:	46bd      	mov	sp, r7
 8001694:	b002      	add	sp, #8
 8001696:	bd80      	pop	{r7, pc}

08001698 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8max_sizeERKS1_>:
      max_size(const allocator_type& __a) noexcept
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	0018      	movs	r0, r3
 80016a4:	f000 f8d2 	bl	800184c <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>
 80016a8:	0003      	movs	r3, r0
 80016aa:	0018      	movs	r0, r3
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b002      	add	sp, #8
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumEC1ERKS2_>:
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
 80016ba:	6039      	str	r1, [r7, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	0018      	movs	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	b002      	add	sp, #8
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
	{ }
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	0018      	movs	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b002      	add	sp, #8
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d007      	beq.n	800170a <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj+0x20>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	0011      	movs	r1, r2
 8001700:	0018      	movs	r0, r3
 8001702:	f000 f8af 	bl	8001864 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8allocateERS1_j>
 8001706:	0003      	movs	r3, r0
 8001708:	e000      	b.n	800170c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE11_M_allocateEj+0x22>
 800170a:	2300      	movs	r3, #0
      }
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b002      	add	sp, #8
 8001712:	bd80      	pop	{r7, pc}

08001714 <_ZNSt16allocator_traitsISaI15TouchState_enumEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	68b9      	ldr	r1, [r7, #8]
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	0018      	movs	r0, r3
 8001728:	f000 f8ac 	bl	8001884 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE10deallocateEPS1_j>
 800172c:	46c0      	nop			; (mov r8, r8)
 800172e:	46bd      	mov	sp, r7
 8001730:	b004      	add	sp, #16
 8001732:	bd80      	pop	{r7, pc}

08001734 <_ZSt25__uninitialized_default_nIP15TouchState_enumjET_S2_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 800173e:	230f      	movs	r3, #15
 8001740:	18fb      	adds	r3, r7, r3
 8001742:	2201      	movs	r2, #1
 8001744:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	0011      	movs	r1, r2
 800174c:	0018      	movs	r0, r3
 800174e:	f000 f8a7 	bl	80018a0 <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP15TouchState_enumjEET_S4_T0_>
 8001752:	0003      	movs	r3, r0
    }
 8001754:	0018      	movs	r0, r3
 8001756:	46bd      	mov	sp, r7
 8001758:	b004      	add	sp, #16
 800175a:	bd80      	pop	{r7, pc}

0800175c <_ZNSt12_Destroy_auxILb1EE9__destroyIP15TouchState_enumEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
 8001766:	46c0      	nop			; (mov r8, r8)
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}

0800176e <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS4_SaIS4_EEEEPS4_EET0_T_SD_SC_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800176e:	b580      	push	{r7, lr}
 8001770:	b084      	sub	sp, #16
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	60b9      	str	r1, [r7, #8]
 8001778:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	68b9      	ldr	r1, [r7, #8]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	0018      	movs	r0, r3
 8001782:	f000 f8a1 	bl	80018c8 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET0_T_SB_SA_>
 8001786:	0003      	movs	r3, r0
 8001788:	0018      	movs	r0, r3
 800178a:	46bd      	mov	sp, r7
 800178c:	b004      	add	sp, #16
 800178e:	bd80      	pop	{r7, pc}

08001790 <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>:
#endif
	::operator delete(__p);
      }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001798:	4b02      	ldr	r3, [pc, #8]	; (80017a4 <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv+0x14>)
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 800179a:	0018      	movs	r0, r3
 800179c:	46bd      	mov	sp, r7
 800179e:	b002      	add	sp, #8
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	46c0      	nop			; (mov r8, r8)
 80017a4:	0fffffff 	.word	0x0fffffff

080017a8 <_ZNSt16allocator_traitsISaI10TouchBoardEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80017b2:	6839      	ldr	r1, [r7, #0]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	0018      	movs	r0, r3
 80017ba:	f000 f89f 	bl	80018fc <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv>
 80017be:	0003      	movs	r3, r0
 80017c0:	0018      	movs	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	b002      	add	sp, #8
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	0018      	movs	r0, r3
 80017d8:	f004 f824 	bl	8005824 <_ZdlPv>
      }
 80017dc:	46c0      	nop			; (mov r8, r8)
 80017de:	46bd      	mov	sp, r7
 80017e0:	b004      	add	sp, #16
 80017e2:	bd80      	pop	{r7, pc}

080017e4 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
	  _ForwardIterator __cur = __first;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]
	      for (; __n > 0; --__n, (void) ++__cur)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d00e      	beq.n	8001816 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_+0x32>
		std::_Construct(std::__addressof(*__cur));
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	0018      	movs	r0, r3
 80017fc:	f000 f810 	bl	8001820 <_ZSt11__addressofI10TouchBoardEPT_RS1_>
 8001800:	0003      	movs	r3, r0
 8001802:	0018      	movs	r0, r3
 8001804:	f000 f898 	bl	8001938 <_ZSt10_ConstructI10TouchBoardJEEvPT_DpOT0_>
	      for (; __n > 0; --__n, (void) ++__cur)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	3b01      	subs	r3, #1
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	3308      	adds	r3, #8
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	e7ed      	b.n	80017f2 <_ZNSt27__uninitialized_default_n_1ILb0EE18__uninit_default_nIP10TouchBoardjEET_S4_T0_+0xe>
	      return __cur;
 8001816:	68fb      	ldr	r3, [r7, #12]
	}
 8001818:	0018      	movs	r0, r3
 800181a:	46bd      	mov	sp, r7
 800181c:	b004      	add	sp, #16
 800181e:	bd80      	pop	{r7, pc}

08001820 <_ZSt11__addressofI10TouchBoardEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	0018      	movs	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	b002      	add	sp, #8
 8001830:	bd80      	pop	{r7, pc}

08001832 <_ZSt8_DestroyI10TouchBoardEvPT_>:
    _Destroy(_Tp* __pointer)
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
    { __pointer->~_Tp(); }
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	0018      	movs	r0, r3
 800183e:	f7fe ffbc 	bl	80007ba <_ZN10TouchBoardD1Ev>
 8001842:	46c0      	nop			; (mov r8, r8)
 8001844:	46bd      	mov	sp, r7
 8001846:	b002      	add	sp, #8
 8001848:	bd80      	pop	{r7, pc}
	...

0800184c <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001854:	4b02      	ldr	r3, [pc, #8]	; (8001860 <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv+0x14>)
      }
 8001856:	0018      	movs	r0, r3
 8001858:	46bd      	mov	sp, r7
 800185a:	b002      	add	sp, #8
 800185c:	bd80      	pop	{r7, pc}
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	7fffffff 	.word	0x7fffffff

08001864 <_ZNSt16allocator_traitsISaI15TouchState_enumEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800186e:	6839      	ldr	r1, [r7, #0]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	0018      	movs	r0, r3
 8001876:	f000 f870 	bl	800195a <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv>
 800187a:	0003      	movs	r3, r0
 800187c:	0018      	movs	r0, r3
 800187e:	46bd      	mov	sp, r7
 8001880:	b002      	add	sp, #8
 8001882:	bd80      	pop	{r7, pc}

08001884 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	0018      	movs	r0, r3
 8001894:	f003 ffc6 	bl	8005824 <_ZdlPv>
      }
 8001898:	46c0      	nop			; (mov r8, r8)
 800189a:	46bd      	mov	sp, r7
 800189c:	b004      	add	sp, #16
 800189e:	bd80      	pop	{r7, pc}

080018a0 <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP15TouchState_enumjEET_S4_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
	  return std::fill_n(__first, __n, _ValueType());
 80018aa:	210f      	movs	r1, #15
 80018ac:	187b      	adds	r3, r7, r1
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	187a      	adds	r2, r7, r1
 80018b4:	6839      	ldr	r1, [r7, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	0018      	movs	r0, r3
 80018ba:	f000 f86b 	bl	8001994 <_ZSt6fill_nIP15TouchState_enumjS0_ET_S2_T0_RKT1_>
 80018be:	0003      	movs	r3, r0
	}
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b004      	add	sp, #16
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET0_T_SB_SA_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80018c8:	b590      	push	{r4, r7, lr}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	60f8      	str	r0, [r7, #12]
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	0018      	movs	r0, r3
 80018d8:	f000 f877 	bl	80019ca <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEET_S9_>
 80018dc:	0004      	movs	r4, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	0018      	movs	r0, r3
 80018e2:	f000 f872 	bl	80019ca <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEET_S9_>
 80018e6:	0001      	movs	r1, r0
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	001a      	movs	r2, r3
 80018ec:	0020      	movs	r0, r4
 80018ee:	f000 f875 	bl	80019dc <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET1_T0_SB_SA_>
 80018f2:	0003      	movs	r3, r0
    }
 80018f4:	0018      	movs	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	b005      	add	sp, #20
 80018fa:	bd90      	pop	{r4, r7, pc}

080018fc <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	0018      	movs	r0, r3
 800190c:	f7ff ff40 	bl	8001790 <_ZNK9__gnu_cxx13new_allocatorI10TouchBoardE8max_sizeEv>
 8001910:	0002      	movs	r2, r0
 8001912:	68bb      	ldr	r3, [r7, #8]
 8001914:	429a      	cmp	r2, r3
 8001916:	419b      	sbcs	r3, r3
 8001918:	425b      	negs	r3, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <_ZN9__gnu_cxx13new_allocatorI10TouchBoardE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8001920:	f003 ff96 	bl	8005850 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	0018      	movs	r0, r3
 800192a:	f003 ff7f 	bl	800582c <_Znwj>
 800192e:	0003      	movs	r3, r0
      }
 8001930:	0018      	movs	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	b004      	add	sp, #16
 8001936:	bd80      	pop	{r7, pc}

08001938 <_ZSt10_ConstructI10TouchBoardJEEvPT_DpOT0_>:
    _Construct(_T1* __p, _Args&&... __args)
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
    { ::new(static_cast<void*>(__p)) _T1(std::forward<_Args>(__args)...); }
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	0019      	movs	r1, r3
 8001944:	2008      	movs	r0, #8
 8001946:	f7fe fff1 	bl	800092c <_ZnwjPv>
 800194a:	0003      	movs	r3, r0
 800194c:	0018      	movs	r0, r3
 800194e:	f7fe ff03 	bl	8000758 <_ZN10TouchBoardC1Ev>
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	46bd      	mov	sp, r7
 8001956:	b002      	add	sp, #8
 8001958:	bd80      	pop	{r7, pc}

0800195a <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800195a:	b580      	push	{r7, lr}
 800195c:	b084      	sub	sp, #16
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	0018      	movs	r0, r3
 800196a:	f7ff ff6f 	bl	800184c <_ZNK9__gnu_cxx13new_allocatorI15TouchState_enumE8max_sizeEv>
 800196e:	0002      	movs	r2, r0
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	429a      	cmp	r2, r3
 8001974:	419b      	sbcs	r3, r3
 8001976:	425b      	negs	r3, r3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <_ZN9__gnu_cxx13new_allocatorI15TouchState_enumE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 800197e:	f003 ff67 	bl	8005850 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	0018      	movs	r0, r3
 8001986:	f003 ff51 	bl	800582c <_Znwj>
 800198a:	0003      	movs	r3, r0
      }
 800198c:	0018      	movs	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	b004      	add	sp, #16
 8001992:	bd80      	pop	{r7, pc}

08001994 <_ZSt6fill_nIP15TouchState_enumjS0_ET_S2_T0_RKT1_>:
   *  _GLIBCXX_RESOLVE_LIB_DEFECTS
   *  DR 865. More algorithms that throw away information
  */
  template<typename _OI, typename _Size, typename _Tp>
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, _Tp>)
      __glibcxx_requires_can_increment(__first, __n);

      return std::__niter_wrap(__first,
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	0018      	movs	r0, r3
 80019a4:	f000 f83f 	bl	8001a26 <_ZSt12__niter_baseIP15TouchState_enumET_S2_>
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	0019      	movs	r1, r3
 80019ae:	f000 f843 	bl	8001a38 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>
 80019b2:	0002      	movs	r2, r0
 80019b4:	230c      	movs	r3, #12
 80019b6:	18fb      	adds	r3, r7, r3
 80019b8:	0011      	movs	r1, r2
 80019ba:	0018      	movs	r0, r3
 80019bc:	f000 f857 	bl	8001a6e <_ZSt12__niter_wrapIP15TouchState_enumET_RKS2_S2_>
 80019c0:	0003      	movs	r3, r0
		std::__fill_n_a(std::__niter_base(__first), __n, __value));
    }
 80019c2:	0018      	movs	r0, r3
 80019c4:	46bd      	mov	sp, r7
 80019c6:	b004      	add	sp, #16
 80019c8:	bd80      	pop	{r7, pc}

080019ca <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEET_S9_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
    { return __it; }
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}

080019dc <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS2_SaIS2_EEEEPS2_ET1_T0_SB_SA_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80019dc:	b5b0      	push	{r4, r5, r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	60b9      	str	r1, [r7, #8]
 80019e6:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	0018      	movs	r0, r3
 80019ec:	f000 f849 	bl	8001a82 <_ZSt12__niter_baseIPK15TouchState_enumSt6vectorIS0_SaIS0_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 80019f0:	0004      	movs	r4, r0
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	0018      	movs	r0, r3
 80019f6:	f000 f844 	bl	8001a82 <_ZSt12__niter_baseIPK15TouchState_enumSt6vectorIS0_SaIS0_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 80019fa:	0005      	movs	r5, r0
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	0018      	movs	r0, r3
 8001a00:	f000 f811 	bl	8001a26 <_ZSt12__niter_baseIP15TouchState_enumET_S2_>
 8001a04:	0003      	movs	r3, r0
 8001a06:	001a      	movs	r2, r3
 8001a08:	0029      	movs	r1, r5
 8001a0a:	0020      	movs	r0, r4
 8001a0c:	f000 f847 	bl	8001a9e <_ZSt13__copy_move_aILb0EPK15TouchState_enumPS0_ET1_T0_S5_S4_>
 8001a10:	0002      	movs	r2, r0
 8001a12:	1d3b      	adds	r3, r7, #4
 8001a14:	0011      	movs	r1, r2
 8001a16:	0018      	movs	r0, r3
 8001a18:	f000 f829 	bl	8001a6e <_ZSt12__niter_wrapIP15TouchState_enumET_RKS2_S2_>
 8001a1c:	0003      	movs	r3, r0
    }
 8001a1e:	0018      	movs	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	b004      	add	sp, #16
 8001a24:	bdb0      	pop	{r4, r5, r7, pc}

08001a26 <_ZSt12__niter_baseIP15TouchState_enumET_S2_>:
    __niter_base(_Iterator __it)
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0018      	movs	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	b002      	add	sp, #8
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value)
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
      for (__decltype(__n + 0) __niter = __n;
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	617b      	str	r3, [r7, #20]
	   __niter > 0; --__niter, (void) ++__first)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d00a      	beq.n	8001a64 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x2c>
	*__first = __value;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	781a      	ldrb	r2, [r3, #0]
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	701a      	strb	r2, [r3, #0]
      for (__decltype(__n + 0) __niter = __n;
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	e7f1      	b.n	8001a48 <_ZSt10__fill_n_aIP15TouchState_enumjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x10>
      return __first;
 8001a64:	68fb      	ldr	r3, [r7, #12]
    }
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b006      	add	sp, #24
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_ZSt12__niter_wrapIP15TouchState_enumET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b002      	add	sp, #8
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <_ZSt12__niter_baseIPK15TouchState_enumSt6vectorIS0_SaIS0_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>:
{
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 8001a8a:	1d3b      	adds	r3, r7, #4
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f000 f81b 	bl	8001ac8 <_ZNK9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS1_SaIS1_EEE4baseEv>
 8001a92:	0003      	movs	r3, r0
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b002      	add	sp, #8
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <_ZSt13__copy_move_aILb0EPK15TouchState_enumPS0_ET1_T0_S5_S4_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b086      	sub	sp, #24
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8001aaa:	2317      	movs	r3, #23
 8001aac:	18fb      	adds	r3, r7, r3
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
			      _Category>::__copy_m(__first, __last, __result);
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f000 f80e 	bl	8001ada <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI15TouchState_enumEEPT_PKS4_S7_S5_>
 8001abe:	0003      	movs	r3, r0
    }
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b006      	add	sp, #24
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_ZNK9__gnu_cxx17__normal_iteratorIPK15TouchState_enumSt6vectorIS1_SaIS1_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	b002      	add	sp, #8
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI15TouchState_enumEEPT_PKS4_S7_S5_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b086      	sub	sp, #24
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	60f8      	str	r0, [r7, #12]
 8001ae2:	60b9      	str	r1, [r7, #8]
 8001ae4:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001ae6:	68ba      	ldr	r2, [r7, #8]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mI15TouchState_enumEEPT_PKS4_S7_S5_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	68f9      	ldr	r1, [r7, #12]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	0018      	movs	r0, r3
 8001afc:	f003 ff03 	bl	8005906 <memmove>
	  return __result + _Num;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	18d3      	adds	r3, r2, r3
	}
 8001b06:	0018      	movs	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b006      	add	sp, #24
 8001b0c:	bd80      	pop	{r7, pc}
	...

08001b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b087      	sub	sp, #28
 8001b14:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b16:	f000 ffa7 	bl	8002a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b1a:	f000 f8b1 	bl	8001c80 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b1e:	f000 faa1 	bl	8002064 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001b22:	f000 fa71 	bl	8002008 <_ZL11MX_DMA_Initv>
  MX_I2S2_Init();
 8001b26:	f000 f90f 	bl	8001d48 <_ZL12MX_I2S2_Initv>
  MX_SPI1_Init();
 8001b2a:	f000 f93b 	bl	8001da4 <_ZL12MX_SPI1_Initv>
  MX_TSC_Init();
 8001b2e:	f000 fa23 	bl	8001f78 <_ZL11MX_TSC_Initv>
  MX_TOUCHSENSING_Init();
 8001b32:	f003 fe23 	bl	800577c <MX_TOUCHSENSING_Init>
  MX_TIM2_Init();
 8001b36:	f000 f971 	bl	8001e1c <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  
  // Init ST touch application
  tsl_user_Init();
 8001b3a:	f003 fe25 	bl	8005788 <tsl_user_Init>

  // Mount SD Card
  HAL_GPIO_WritePin(SD_SPI1_CS_N_GPIO_Port, SD_SPI1_CS_N_Pin, GPIO_PIN_SET);
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	0219      	lsls	r1, r3, #8
 8001b42:	23a0      	movs	r3, #160	; 0xa0
 8001b44:	05db      	lsls	r3, r3, #23
 8001b46:	2201      	movs	r2, #1
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f001 f9bf 	bl	8002ecc <HAL_GPIO_WritePin>
  FRESULT fr;
  fr = f_mount(&FatFs, "", 1);
 8001b4e:	230f      	movs	r3, #15
 8001b50:	18fc      	adds	r4, r7, r3
 8001b52:	4946      	ldr	r1, [pc, #280]	; (8001c6c <main+0x15c>)
 8001b54:	4b46      	ldr	r3, [pc, #280]	; (8001c70 <main+0x160>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f003 fde9 	bl	8005730 <f_mount>
 8001b5e:	0003      	movs	r3, r0
 8001b60:	7023      	strb	r3, [r4, #0]

  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_SET);
 8001b62:	2380      	movs	r3, #128	; 0x80
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	4843      	ldr	r0, [pc, #268]	; (8001c74 <main+0x164>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	0019      	movs	r1, r3
 8001b6c:	f001 f9ae 	bl	8002ecc <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8001b70:	23fa      	movs	r3, #250	; 0xfa
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	0018      	movs	r0, r3
 8001b76:	f000 ff99 	bl	8002aac <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  tsl_user_Exec();
 8001b7a:	f003 fe11 	bl	80057a0 <tsl_user_Exec>
  touchGroup0.setAllPixelColor(255,0,0);
 8001b7e:	483e      	ldr	r0, [pc, #248]	; (8001c78 <main+0x168>)
 8001b80:	2300      	movs	r3, #0
 8001b82:	2200      	movs	r2, #0
 8001b84:	21ff      	movs	r1, #255	; 0xff
 8001b86:	f7fe ff78 	bl	8000a7a <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
  touchGroup0.showPixels();
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	; (8001c78 <main+0x168>)
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f7ff f844 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
  tsl_user_Exec();
 8001b92:	f003 fe05 	bl	80057a0 <tsl_user_Exec>
  bool touched = false;
 8001b96:	2317      	movs	r3, #23
 8001b98:	18fb      	adds	r3, r7, r3
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
  bool touched_last = false;
 8001b9e:	2316      	movs	r3, #22
 8001ba0:	18fb      	adds	r3, r7, r3
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	701a      	strb	r2, [r3, #0]

  while (1)
  {
    
    tsl_user_Exec();
 8001ba6:	f003 fdfb 	bl	80057a0 <tsl_user_Exec>
    touchGroup0.updateTouchStates();
 8001baa:	4b33      	ldr	r3, [pc, #204]	; (8001c78 <main+0x168>)
 8001bac:	0018      	movs	r0, r3
 8001bae:	f7ff f885 	bl	8000cbc <_ZN15TouchBoardGroup17updateTouchStatesEv>
    touchStates = touchGroup0.getTouchStates();
 8001bb2:	003b      	movs	r3, r7
 8001bb4:	4a30      	ldr	r2, [pc, #192]	; (8001c78 <main+0x168>)
 8001bb6:	0011      	movs	r1, r2
 8001bb8:	0018      	movs	r0, r3
 8001bba:	f7ff f89e 	bl	8000cfa <_ZN15TouchBoardGroup14getTouchStatesEv>
 8001bbe:	003a      	movs	r2, r7
 8001bc0:	4b2e      	ldr	r3, [pc, #184]	; (8001c7c <main+0x16c>)
 8001bc2:	0011      	movs	r1, r2
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f000 fb8c 	bl	80022e2 <_ZNSt6vectorI15TouchState_enumSaIS0_EEaSEOS2_>
 8001bca:	003b      	movs	r3, r7
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff f95e 	bl	8000e8e <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>

    touched = false;
 8001bd2:	2317      	movs	r3, #23
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<NUM_BOARDS; i++) {
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	dc14      	bgt.n	8001c0e <main+0xfe>
      if (touchStates[i] == TOUCHED) {
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	4b25      	ldr	r3, [pc, #148]	; (8001c7c <main+0x16c>)
 8001be8:	0011      	movs	r1, r2
 8001bea:	0018      	movs	r0, r3
 8001bec:	f7ff f978 	bl	8000ee0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEixEj>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	425a      	negs	r2, r3
 8001bf6:	4153      	adcs	r3, r2
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <main+0xf6>
        touched = true;
 8001bfe:	2317      	movs	r3, #23
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	2201      	movs	r2, #1
 8001c04:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<NUM_BOARDS; i++) {
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	e7e7      	b.n	8001bde <main+0xce>
      }
    }

    if ((touched == true) && (touched_last == false)) 
 8001c0e:	2317      	movs	r3, #23
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d10a      	bne.n	8001c2e <main+0x11e>
 8001c18:	2316      	movs	r3, #22
 8001c1a:	18fb      	adds	r3, r7, r3
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d105      	bne.n	8001c2e <main+0x11e>
    {
      //touchGroup0.setAllPixelColor(0,255,0);
      //touchGroup0.showPixels();
      touchGroup0.twinkleBoard(0);
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <main+0x168>)
 8001c24:	2100      	movs	r1, #0
 8001c26:	0018      	movs	r0, r3
 8001c28:	f7fe ff59 	bl	8000ade <_ZN15TouchBoardGroup12twinkleBoardEh>
 8001c2c:	e013      	b.n	8001c56 <main+0x146>
    }
    else if ((touched == false) && (touched_last == true)) 
 8001c2e:	2317      	movs	r3, #23
 8001c30:	18fb      	adds	r3, r7, r3
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10e      	bne.n	8001c56 <main+0x146>
 8001c38:	2316      	movs	r3, #22
 8001c3a:	18fb      	adds	r3, r7, r3
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d109      	bne.n	8001c56 <main+0x146>
    { 
      touchGroup0.setAllPixelColor(0,0,255);
 8001c42:	480d      	ldr	r0, [pc, #52]	; (8001c78 <main+0x168>)
 8001c44:	23ff      	movs	r3, #255	; 0xff
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f7fe ff16 	bl	8000a7a <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
      touchGroup0.showPixels();
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	; (8001c78 <main+0x168>)
 8001c50:	0018      	movs	r0, r3
 8001c52:	f7fe ffe2 	bl	8000c1a <_ZN15TouchBoardGroup10showPixelsEv>
    }
    touched_last = touched;
 8001c56:	2316      	movs	r3, #22
 8001c58:	18fb      	adds	r3, r7, r3
 8001c5a:	2217      	movs	r2, #23
 8001c5c:	18ba      	adds	r2, r7, r2
 8001c5e:	7812      	ldrb	r2, [r2, #0]
 8001c60:	701a      	strb	r2, [r3, #0]

    HAL_Delay(50);
 8001c62:	2032      	movs	r0, #50	; 0x32
 8001c64:	f000 ff22 	bl	8002aac <HAL_Delay>
	/* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001c68:	e79d      	b.n	8001ba6 <main+0x96>
 8001c6a:	46c0      	nop			; (mov r8, r8)
 8001c6c:	08005bb4 	.word	0x08005bb4
 8001c70:	20000368 	.word	0x20000368
 8001c74:	50001c00 	.word	0x50001c00
 8001c78:	20000590 	.word	0x20000590
 8001c7c:	200005fc 	.word	0x200005fc

08001c80 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b095      	sub	sp, #84	; 0x54
 8001c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c86:	2418      	movs	r4, #24
 8001c88:	193b      	adds	r3, r7, r4
 8001c8a:	0018      	movs	r0, r3
 8001c8c:	2338      	movs	r3, #56	; 0x38
 8001c8e:	001a      	movs	r2, r3
 8001c90:	2100      	movs	r1, #0
 8001c92:	f003 fe4b 	bl	800592c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	0018      	movs	r0, r3
 8001c9a:	2314      	movs	r3, #20
 8001c9c:	001a      	movs	r2, r3
 8001c9e:	2100      	movs	r1, #0
 8001ca0:	f003 fe44 	bl	800592c <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca4:	4b26      	ldr	r3, [pc, #152]	; (8001d40 <_Z18SystemClock_Configv+0xc0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a26      	ldr	r2, [pc, #152]	; (8001d44 <_Z18SystemClock_Configv+0xc4>)
 8001caa:	401a      	ands	r2, r3
 8001cac:	4b24      	ldr	r3, [pc, #144]	; (8001d40 <_Z18SystemClock_Configv+0xc0>)
 8001cae:	2180      	movs	r1, #128	; 0x80
 8001cb0:	0109      	lsls	r1, r1, #4
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cb6:	0021      	movs	r1, r4
 8001cb8:	187b      	adds	r3, r7, r1
 8001cba:	2202      	movs	r2, #2
 8001cbc:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cbe:	187b      	adds	r3, r7, r1
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cc4:	187b      	adds	r3, r7, r1
 8001cc6:	2210      	movs	r2, #16
 8001cc8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cca:	187b      	adds	r3, r7, r1
 8001ccc:	2202      	movs	r2, #2
 8001cce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd0:	187b      	adds	r3, r7, r1
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8001cd6:	187b      	adds	r3, r7, r1
 8001cd8:	2280      	movs	r2, #128	; 0x80
 8001cda:	02d2      	lsls	r2, r2, #11
 8001cdc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001cde:	187b      	adds	r3, r7, r1
 8001ce0:	2280      	movs	r2, #128	; 0x80
 8001ce2:	03d2      	lsls	r2, r2, #15
 8001ce4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ce6:	187b      	adds	r3, r7, r1
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f001 f9af 	bl	800304c <HAL_RCC_OscConfig>
 8001cee:	0003      	movs	r3, r0
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	4193      	sbcs	r3, r2
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8001cfa:	f000 faed 	bl	80022d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	220f      	movs	r2, #15
 8001d02:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d04:	1d3b      	adds	r3, r7, #4
 8001d06:	2203      	movs	r2, #3
 8001d08:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d10:	1d3b      	adds	r3, r7, #4
 8001d12:	2200      	movs	r2, #0
 8001d14:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d16:	1d3b      	adds	r3, r7, #4
 8001d18:	2200      	movs	r2, #0
 8001d1a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	2101      	movs	r1, #1
 8001d20:	0018      	movs	r0, r3
 8001d22:	f001 fc1b 	bl	800355c <HAL_RCC_ClockConfig>
 8001d26:	0003      	movs	r3, r0
 8001d28:	1e5a      	subs	r2, r3, #1
 8001d2a:	4193      	sbcs	r3, r2
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 8001d32:	f000 fad1 	bl	80022d8 <Error_Handler>
  }
}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	b015      	add	sp, #84	; 0x54
 8001d3c:	bd90      	pop	{r4, r7, pc}
 8001d3e:	46c0      	nop			; (mov r8, r8)
 8001d40:	40007000 	.word	0x40007000
 8001d44:	ffffe7ff 	.word	0xffffe7ff

08001d48 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	; (8001d9c <_ZL12MX_I2S2_Initv+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001d52:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d54:	2280      	movs	r2, #128	; 0x80
 8001d56:	0092      	lsls	r2, r2, #2
 8001d58:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001d5a:	4b0f      	ldr	r3, [pc, #60]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001d60:	4b0d      	ldr	r3, [pc, #52]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001d66:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	; (8001da0 <_ZL12MX_I2S2_Initv+0x58>)
 8001d70:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d74:	2208      	movs	r2, #8
 8001d76:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001d78:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <_ZL12MX_I2S2_Initv+0x50>)
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	f001 f8ac 	bl	8002ed8 <HAL_I2S_Init>
 8001d80:	0003      	movs	r3, r0
 8001d82:	1e5a      	subs	r2, r3, #1
 8001d84:	4193      	sbcs	r3, r2
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <_ZL12MX_I2S2_Initv+0x48>
  {
    Error_Handler();
 8001d8c:	f000 faa4 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001d90:	46c0      	nop			; (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	46c0      	nop			; (mov r8, r8)
 8001d98:	200000a4 	.word	0x200000a4
 8001d9c:	40003800 	.word	0x40003800
 8001da0:	0000ac44 	.word	0x0000ac44

08001da4 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001da8:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001daa:	4a1b      	ldr	r2, [pc, #108]	; (8001e18 <_ZL12MX_SPI1_Initv+0x74>)
 8001dac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001dae:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001db0:	2282      	movs	r2, #130	; 0x82
 8001db2:	0052      	lsls	r2, r2, #1
 8001db4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dbc:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dc8:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dd0:	2280      	movs	r2, #128	; 0x80
 8001dd2:	0092      	lsls	r2, r2, #2
 8001dd4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dd8:	2210      	movs	r2, #16
 8001dda:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ddc:	4b0d      	ldr	r3, [pc, #52]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001df0:	2207      	movs	r2, #7
 8001df2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001df4:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <_ZL12MX_SPI1_Initv+0x70>)
 8001df6:	0018      	movs	r0, r3
 8001df8:	f001 fcf4 	bl	80037e4 <HAL_SPI_Init>
 8001dfc:	0003      	movs	r3, r0
 8001dfe:	1e5a      	subs	r2, r3, #1
 8001e00:	4193      	sbcs	r3, r2
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <_ZL12MX_SPI1_Initv+0x68>
  {
    Error_Handler();
 8001e08:	f000 fa66 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e0c:	46c0      	nop			; (mov r8, r8)
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	46c0      	nop			; (mov r8, r8)
 8001e14:	20000128 	.word	0x20000128
 8001e18:	40013000 	.word	0x40013000

08001e1c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08a      	sub	sp, #40	; 0x28
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e22:	2318      	movs	r3, #24
 8001e24:	18fb      	adds	r3, r7, r3
 8001e26:	0018      	movs	r0, r3
 8001e28:	2310      	movs	r3, #16
 8001e2a:	001a      	movs	r2, r3
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	f003 fd7d 	bl	800592c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e32:	2310      	movs	r3, #16
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	0018      	movs	r0, r3
 8001e38:	2308      	movs	r3, #8
 8001e3a:	001a      	movs	r2, r3
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	f003 fd75 	bl	800592c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e42:	003b      	movs	r3, r7
 8001e44:	0018      	movs	r0, r3
 8001e46:	2310      	movs	r3, #16
 8001e48:	001a      	movs	r2, r3
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	f003 fd6e 	bl	800592c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e50:	4b48      	ldr	r3, [pc, #288]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e52:	2280      	movs	r2, #128	; 0x80
 8001e54:	05d2      	lsls	r2, r2, #23
 8001e56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e58:	4b46      	ldr	r3, [pc, #280]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5e:	4b45      	ldr	r3, [pc, #276]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001e64:	4b43      	ldr	r3, [pc, #268]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e66:	2227      	movs	r2, #39	; 0x27
 8001e68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6a:	4b42      	ldr	r3, [pc, #264]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e70:	4b40      	ldr	r3, [pc, #256]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e76:	4b3f      	ldr	r3, [pc, #252]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f001 ffd8 	bl	8003e2e <HAL_TIM_Base_Init>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	1e5a      	subs	r2, r3, #1
 8001e82:	4193      	sbcs	r3, r2
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 8001e8a:	f000 fa25 	bl	80022d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e8e:	2118      	movs	r1, #24
 8001e90:	187b      	adds	r3, r7, r1
 8001e92:	2280      	movs	r2, #128	; 0x80
 8001e94:	0152      	lsls	r2, r2, #5
 8001e96:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e98:	187a      	adds	r2, r7, r1
 8001e9a:	4b36      	ldr	r3, [pc, #216]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001e9c:	0011      	movs	r1, r2
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f002 f95a 	bl	8004158 <HAL_TIM_ConfigClockSource>
 8001ea4:	0003      	movs	r3, r0
 8001ea6:	1e5a      	subs	r2, r3, #1
 8001ea8:	4193      	sbcs	r3, r2
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8001eb0:	f000 fa12 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001eb4:	4b2f      	ldr	r3, [pc, #188]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001eb6:	0018      	movs	r0, r3
 8001eb8:	f002 f895 	bl	8003fe6 <HAL_TIM_PWM_Init>
 8001ebc:	0003      	movs	r3, r0
 8001ebe:	1e5a      	subs	r2, r3, #1
 8001ec0:	4193      	sbcs	r3, r2
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8001ec8:	f000 fa06 	bl	80022d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ecc:	2110      	movs	r1, #16
 8001ece:	187b      	adds	r3, r7, r1
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ed4:	187b      	adds	r3, r7, r1
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eda:	187a      	adds	r2, r7, r1
 8001edc:	4b25      	ldr	r3, [pc, #148]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001ede:	0011      	movs	r1, r2
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f002 fa22 	bl	800432a <HAL_TIMEx_MasterConfigSynchronization>
 8001ee6:	0003      	movs	r3, r0
 8001ee8:	1e5a      	subs	r2, r3, #1
 8001eea:	4193      	sbcs	r3, r2
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8001ef2:	f000 f9f1 	bl	80022d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ef6:	003b      	movs	r3, r7
 8001ef8:	2260      	movs	r2, #96	; 0x60
 8001efa:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8001efc:	003b      	movs	r3, r7
 8001efe:	2200      	movs	r2, #0
 8001f00:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f02:	003b      	movs	r3, r7
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001f08:	003b      	movs	r3, r7
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f0e:	0039      	movs	r1, r7
 8001f10:	4b18      	ldr	r3, [pc, #96]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	0018      	movs	r0, r3
 8001f16:	f002 f889 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8001f1a:	0003      	movs	r3, r0
 8001f1c:	1e5a      	subs	r2, r3, #1
 8001f1e:	4193      	sbcs	r3, r2
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d001      	beq.n	8001f2a <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 8001f26:	f000 f9d7 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f2a:	0039      	movs	r1, r7
 8001f2c:	4b11      	ldr	r3, [pc, #68]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001f2e:	2208      	movs	r2, #8
 8001f30:	0018      	movs	r0, r3
 8001f32:	f002 f87b 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8001f36:	0003      	movs	r3, r0
 8001f38:	1e5a      	subs	r2, r3, #1
 8001f3a:	4193      	sbcs	r3, r2
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <_ZL12MX_TIM2_Initv+0x12a>
  {
    Error_Handler();
 8001f42:	f000 f9c9 	bl	80022d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f46:	0039      	movs	r1, r7
 8001f48:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001f4a:	220c      	movs	r2, #12
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f002 f86d 	bl	800402c <HAL_TIM_PWM_ConfigChannel>
 8001f52:	0003      	movs	r3, r0
 8001f54:	1e5a      	subs	r2, r3, #1
 8001f56:	4193      	sbcs	r3, r2
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <_ZL12MX_TIM2_Initv+0x146>
  {
    Error_Handler();
 8001f5e:	f000 f9bb 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f62:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <_ZL12MX_TIM2_Initv+0x158>)
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 fc47 	bl	80027f8 <HAL_TIM_MspPostInit>

}
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	b00a      	add	sp, #40	; 0x28
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	46c0      	nop			; (mov r8, r8)
 8001f74:	20000210 	.word	0x20000210

08001f78 <_ZL11MX_TSC_Initv>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8001f7c:	4b20      	ldr	r3, [pc, #128]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001f7e:	4a21      	ldr	r2, [pc, #132]	; (8002004 <_ZL11MX_TSC_Initv+0x8c>)
 8001f80:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_8CYCLES;
 8001f82:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001f84:	22e0      	movs	r2, #224	; 0xe0
 8001f86:	05d2      	lsls	r2, r2, #23
 8001f88:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_8CYCLES;
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001f8c:	22e0      	movs	r2, #224	; 0xe0
 8001f8e:	04d2      	lsls	r2, r2, #19
 8001f90:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8001f92:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	60da      	str	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8001f9e:	4b18      	ldr	r3, [pc, #96]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV8;
 8001fa4:	4b16      	ldr	r3, [pc, #88]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fa6:	22c0      	movs	r2, #192	; 0xc0
 8001fa8:	0192      	lsls	r2, r2, #6
 8001faa:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 8001fac:	4b14      	ldr	r3, [pc, #80]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fae:	22a0      	movs	r2, #160	; 0xa0
 8001fb0:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8001fb2:	4b13      	ldr	r3, [pc, #76]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8001fc4:	4b0e      	ldr	r3, [pc, #56]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	62da      	str	r2, [r3, #44]	; 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP7_IO2|TSC_GROUP7_IO3;
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fcc:	22c0      	movs	r2, #192	; 0xc0
 8001fce:	04d2      	lsls	r2, r2, #19
 8001fd0:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 8001fd2:	4b0b      	ldr	r3, [pc, #44]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP7_IO1;
 8001fd8:	4b09      	ldr	r3, [pc, #36]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fda:	2280      	movs	r2, #128	; 0x80
 8001fdc:	0452      	lsls	r2, r2, #17
 8001fde:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8001fe0:	4b07      	ldr	r3, [pc, #28]	; (8002000 <_ZL11MX_TSC_Initv+0x88>)
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f002 f9d1 	bl	800438a <HAL_TSC_Init>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	1e5a      	subs	r2, r3, #1
 8001fec:	4193      	sbcs	r3, r2
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <_ZL11MX_TSC_Initv+0x80>
  {
    Error_Handler();
 8001ff4:	f000 f970 	bl	80022d8 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8001ff8:	46c0      	nop			; (mov r8, r8)
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	20000324 	.word	0x20000324
 8002004:	40024000 	.word	0x40024000

08002008 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800200e:	4b14      	ldr	r3, [pc, #80]	; (8002060 <_ZL11MX_DMA_Initv+0x58>)
 8002010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002012:	4b13      	ldr	r3, [pc, #76]	; (8002060 <_ZL11MX_DMA_Initv+0x58>)
 8002014:	2101      	movs	r1, #1
 8002016:	430a      	orrs	r2, r1
 8002018:	631a      	str	r2, [r3, #48]	; 0x30
 800201a:	4b11      	ldr	r3, [pc, #68]	; (8002060 <_ZL11MX_DMA_Initv+0x58>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	2201      	movs	r2, #1
 8002020:	4013      	ands	r3, r2
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002026:	2200      	movs	r2, #0
 8002028:	2100      	movs	r1, #0
 800202a:	2009      	movs	r0, #9
 800202c:	f000 fd4e 	bl	8002acc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002030:	2009      	movs	r0, #9
 8002032:	f000 fd75 	bl	8002b20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	200a      	movs	r0, #10
 800203c:	f000 fd46 	bl	8002acc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002040:	200a      	movs	r0, #10
 8002042:	f000 fd6d 	bl	8002b20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8002046:	2200      	movs	r2, #0
 8002048:	2100      	movs	r1, #0
 800204a:	200b      	movs	r0, #11
 800204c:	f000 fd3e 	bl	8002acc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002050:	200b      	movs	r0, #11
 8002052:	f000 fd65 	bl	8002b20 <HAL_NVIC_EnableIRQ>

}
 8002056:	46c0      	nop			; (mov r8, r8)
 8002058:	46bd      	mov	sp, r7
 800205a:	b002      	add	sp, #8
 800205c:	bd80      	pop	{r7, pc}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	40021000 	.word	0x40021000

08002064 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002064:	b590      	push	{r4, r7, lr}
 8002066:	b08d      	sub	sp, #52	; 0x34
 8002068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206a:	241c      	movs	r4, #28
 800206c:	193b      	adds	r3, r7, r4
 800206e:	0018      	movs	r0, r3
 8002070:	2314      	movs	r3, #20
 8002072:	001a      	movs	r2, r3
 8002074:	2100      	movs	r1, #0
 8002076:	f003 fc59 	bl	800592c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800207a:	4b8b      	ldr	r3, [pc, #556]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 800207c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800207e:	4b8a      	ldr	r3, [pc, #552]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 8002080:	2110      	movs	r1, #16
 8002082:	430a      	orrs	r2, r1
 8002084:	62da      	str	r2, [r3, #44]	; 0x2c
 8002086:	4b88      	ldr	r3, [pc, #544]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 8002088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208a:	2210      	movs	r2, #16
 800208c:	4013      	ands	r3, r2
 800208e:	61bb      	str	r3, [r7, #24]
 8002090:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002092:	4b85      	ldr	r3, [pc, #532]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 8002094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002096:	4b84      	ldr	r3, [pc, #528]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 8002098:	2104      	movs	r1, #4
 800209a:	430a      	orrs	r2, r1
 800209c:	62da      	str	r2, [r3, #44]	; 0x2c
 800209e:	4b82      	ldr	r3, [pc, #520]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a2:	2204      	movs	r2, #4
 80020a4:	4013      	ands	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]
 80020a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020aa:	4b7f      	ldr	r3, [pc, #508]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020ae:	4b7e      	ldr	r3, [pc, #504]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020b0:	2180      	movs	r1, #128	; 0x80
 80020b2:	430a      	orrs	r2, r1
 80020b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020b6:	4b7c      	ldr	r3, [pc, #496]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ba:	2280      	movs	r2, #128	; 0x80
 80020bc:	4013      	ands	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020c2:	4b79      	ldr	r3, [pc, #484]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020c6:	4b78      	ldr	r3, [pc, #480]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020c8:	2101      	movs	r1, #1
 80020ca:	430a      	orrs	r2, r1
 80020cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80020ce:	4b76      	ldr	r3, [pc, #472]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d2:	2201      	movs	r2, #1
 80020d4:	4013      	ands	r3, r2
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020da:	4b73      	ldr	r3, [pc, #460]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020de:	4b72      	ldr	r3, [pc, #456]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020e0:	2102      	movs	r1, #2
 80020e2:	430a      	orrs	r2, r1
 80020e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80020e6:	4b70      	ldr	r3, [pc, #448]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ea:	2202      	movs	r2, #2
 80020ec:	4013      	ands	r3, r2
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f2:	4b6d      	ldr	r3, [pc, #436]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020f6:	4b6c      	ldr	r3, [pc, #432]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 80020f8:	2108      	movs	r1, #8
 80020fa:	430a      	orrs	r2, r1
 80020fc:	62da      	str	r2, [r3, #44]	; 0x2c
 80020fe:	4b6a      	ldr	r3, [pc, #424]	; (80022a8 <_ZL12MX_GPIO_Initv+0x244>)
 8002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002102:	2208      	movs	r2, #8
 8002104:	4013      	ands	r3, r2
 8002106:	607b      	str	r3, [r7, #4]
 8002108:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_L_GPIO_Port, BUTTON_LED_L_Pin, GPIO_PIN_RESET);
 800210a:	4b68      	ldr	r3, [pc, #416]	; (80022ac <_ZL12MX_GPIO_Initv+0x248>)
 800210c:	2200      	movs	r2, #0
 800210e:	2120      	movs	r1, #32
 8002110:	0018      	movs	r0, r3
 8002112:	f000 fedb 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_R_GPIO_Port, BUTTON_LED_R_Pin, GPIO_PIN_RESET);
 8002116:	2380      	movs	r3, #128	; 0x80
 8002118:	01db      	lsls	r3, r3, #7
 800211a:	4865      	ldr	r0, [pc, #404]	; (80022b0 <_ZL12MX_GPIO_Initv+0x24c>)
 800211c:	2200      	movs	r2, #0
 800211e:	0019      	movs	r1, r3
 8002120:	f000 fed4 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 8002124:	2380      	movs	r3, #128	; 0x80
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	4862      	ldr	r0, [pc, #392]	; (80022b4 <_ZL12MX_GPIO_Initv+0x250>)
 800212a:	2200      	movs	r2, #0
 800212c:	0019      	movs	r1, r3
 800212e:	f000 fecd 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AUDIO_SD_N_L_Pin|AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
 8002132:	23c0      	movs	r3, #192	; 0xc0
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	4860      	ldr	r0, [pc, #384]	; (80022b8 <_ZL12MX_GPIO_Initv+0x254>)
 8002138:	2200      	movs	r2, #0
 800213a:	0019      	movs	r1, r3
 800213c:	f000 fec6 	bl	8002ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_L_Pin SD_DET_A_Pin SD_DET_B_Pin */
  GPIO_InitStruct.Pin = BUTTON_L_Pin|SD_DET_A_Pin|SD_DET_B_Pin;
 8002140:	193b      	adds	r3, r7, r4
 8002142:	22c8      	movs	r2, #200	; 0xc8
 8002144:	0052      	lsls	r2, r2, #1
 8002146:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002148:	193b      	adds	r3, r7, r4
 800214a:	2200      	movs	r2, #0
 800214c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214e:	193b      	adds	r3, r7, r4
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002154:	193b      	adds	r3, r7, r4
 8002156:	4a55      	ldr	r2, [pc, #340]	; (80022ac <_ZL12MX_GPIO_Initv+0x248>)
 8002158:	0019      	movs	r1, r3
 800215a:	0010      	movs	r0, r2
 800215c:	f000 fdf8 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_L_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_L_Pin;
 8002160:	193b      	adds	r3, r7, r4
 8002162:	2220      	movs	r2, #32
 8002164:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002166:	193b      	adds	r3, r7, r4
 8002168:	2201      	movs	r2, #1
 800216a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	193b      	adds	r3, r7, r4
 800216e:	2200      	movs	r2, #0
 8002170:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	193b      	adds	r3, r7, r4
 8002174:	2200      	movs	r2, #0
 8002176:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_L_GPIO_Port, &GPIO_InitStruct);
 8002178:	193b      	adds	r3, r7, r4
 800217a:	4a4c      	ldr	r2, [pc, #304]	; (80022ac <_ZL12MX_GPIO_Initv+0x248>)
 800217c:	0019      	movs	r1, r3
 800217e:	0010      	movs	r0, r2
 8002180:	f000 fde6 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_R_Pin */
  GPIO_InitStruct.Pin = BUTTON_R_Pin;
 8002184:	0021      	movs	r1, r4
 8002186:	187b      	adds	r3, r7, r1
 8002188:	2280      	movs	r2, #128	; 0x80
 800218a:	0192      	lsls	r2, r2, #6
 800218c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800218e:	000c      	movs	r4, r1
 8002190:	193b      	adds	r3, r7, r4
 8002192:	2200      	movs	r2, #0
 8002194:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	193b      	adds	r3, r7, r4
 8002198:	2200      	movs	r2, #0
 800219a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_R_GPIO_Port, &GPIO_InitStruct);
 800219c:	193b      	adds	r3, r7, r4
 800219e:	4a44      	ldr	r2, [pc, #272]	; (80022b0 <_ZL12MX_GPIO_Initv+0x24c>)
 80021a0:	0019      	movs	r1, r3
 80021a2:	0010      	movs	r0, r2
 80021a4:	f000 fdd4 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_R_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_R_Pin;
 80021a8:	0021      	movs	r1, r4
 80021aa:	187b      	adds	r3, r7, r1
 80021ac:	2280      	movs	r2, #128	; 0x80
 80021ae:	01d2      	lsls	r2, r2, #7
 80021b0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b2:	000c      	movs	r4, r1
 80021b4:	193b      	adds	r3, r7, r4
 80021b6:	2201      	movs	r2, #1
 80021b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	193b      	adds	r3, r7, r4
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c0:	193b      	adds	r3, r7, r4
 80021c2:	2200      	movs	r2, #0
 80021c4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_R_GPIO_Port, &GPIO_InitStruct);
 80021c6:	193b      	adds	r3, r7, r4
 80021c8:	4a39      	ldr	r2, [pc, #228]	; (80022b0 <_ZL12MX_GPIO_Initv+0x24c>)
 80021ca:	0019      	movs	r1, r3
 80021cc:	0010      	movs	r0, r2
 80021ce:	f000 fdbf 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_LED_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 80021d2:	0021      	movs	r1, r4
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	2280      	movs	r2, #128	; 0x80
 80021d8:	00d2      	lsls	r2, r2, #3
 80021da:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021dc:	000c      	movs	r4, r1
 80021de:	193b      	adds	r3, r7, r4
 80021e0:	2201      	movs	r2, #1
 80021e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	193b      	adds	r3, r7, r4
 80021e6:	2200      	movs	r2, #0
 80021e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	193b      	adds	r3, r7, r4
 80021ec:	2200      	movs	r2, #0
 80021ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80021f0:	193b      	adds	r3, r7, r4
 80021f2:	4a30      	ldr	r2, [pc, #192]	; (80022b4 <_ZL12MX_GPIO_Initv+0x250>)
 80021f4:	0019      	movs	r1, r3
 80021f6:	0010      	movs	r0, r2
 80021f8:	f000 fdaa 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_L_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_L_Pin;
 80021fc:	0021      	movs	r1, r4
 80021fe:	187b      	adds	r3, r7, r1
 8002200:	2280      	movs	r2, #128	; 0x80
 8002202:	00d2      	lsls	r2, r2, #3
 8002204:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002206:	000c      	movs	r4, r1
 8002208:	193b      	adds	r3, r7, r4
 800220a:	2201      	movs	r2, #1
 800220c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	193b      	adds	r3, r7, r4
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002214:	193b      	adds	r3, r7, r4
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_L_GPIO_Port, &GPIO_InitStruct);
 800221a:	193b      	adds	r3, r7, r4
 800221c:	4a26      	ldr	r2, [pc, #152]	; (80022b8 <_ZL12MX_GPIO_Initv+0x254>)
 800221e:	0019      	movs	r1, r3
 8002220:	0010      	movs	r0, r2
 8002222:	f000 fd95 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_SPI1_CS_N_Pin */
  GPIO_InitStruct.Pin = SD_SPI1_CS_N_Pin;
 8002226:	0021      	movs	r1, r4
 8002228:	187b      	adds	r3, r7, r1
 800222a:	2280      	movs	r2, #128	; 0x80
 800222c:	0212      	lsls	r2, r2, #8
 800222e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002230:	000c      	movs	r4, r1
 8002232:	193b      	adds	r3, r7, r4
 8002234:	2201      	movs	r2, #1
 8002236:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	193b      	adds	r3, r7, r4
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800223e:	193b      	adds	r3, r7, r4
 8002240:	2203      	movs	r2, #3
 8002242:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_SPI1_CS_N_GPIO_Port, &GPIO_InitStruct);
 8002244:	193a      	adds	r2, r7, r4
 8002246:	23a0      	movs	r3, #160	; 0xa0
 8002248:	05db      	lsls	r3, r3, #23
 800224a:	0011      	movs	r1, r2
 800224c:	0018      	movs	r0, r3
 800224e:	f000 fd7f 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_R_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_R_Pin;
 8002252:	0021      	movs	r1, r4
 8002254:	187b      	adds	r3, r7, r1
 8002256:	2280      	movs	r2, #128	; 0x80
 8002258:	0112      	lsls	r2, r2, #4
 800225a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800225c:	000c      	movs	r4, r1
 800225e:	193b      	adds	r3, r7, r4
 8002260:	2211      	movs	r2, #17
 8002262:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	193b      	adds	r3, r7, r4
 8002266:	2200      	movs	r2, #0
 8002268:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226a:	193b      	adds	r3, r7, r4
 800226c:	2200      	movs	r2, #0
 800226e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_R_GPIO_Port, &GPIO_InitStruct);
 8002270:	193b      	adds	r3, r7, r4
 8002272:	4a11      	ldr	r2, [pc, #68]	; (80022b8 <_ZL12MX_GPIO_Initv+0x254>)
 8002274:	0019      	movs	r1, r3
 8002276:	0010      	movs	r0, r2
 8002278:	f000 fd6a 	bl	8002d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : MODE_SW_Pin */
  GPIO_InitStruct.Pin = MODE_SW_Pin;
 800227c:	0021      	movs	r1, r4
 800227e:	187b      	adds	r3, r7, r1
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	0212      	lsls	r2, r2, #8
 8002284:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002286:	187b      	adds	r3, r7, r1
 8002288:	2200      	movs	r2, #0
 800228a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	187b      	adds	r3, r7, r1
 800228e:	2200      	movs	r2, #0
 8002290:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MODE_SW_GPIO_Port, &GPIO_InitStruct);
 8002292:	187b      	adds	r3, r7, r1
 8002294:	4a08      	ldr	r2, [pc, #32]	; (80022b8 <_ZL12MX_GPIO_Initv+0x254>)
 8002296:	0019      	movs	r1, r3
 8002298:	0010      	movs	r0, r2
 800229a:	f000 fd59 	bl	8002d50 <HAL_GPIO_Init>

}
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	46bd      	mov	sp, r7
 80022a2:	b00d      	add	sp, #52	; 0x34
 80022a4:	bd90      	pop	{r4, r7, pc}
 80022a6:	46c0      	nop			; (mov r8, r8)
 80022a8:	40021000 	.word	0x40021000
 80022ac:	50001000 	.word	0x50001000
 80022b0:	50000800 	.word	0x50000800
 80022b4:	50001c00 	.word	0x50001c00
 80022b8:	50000c00 	.word	0x50000c00

080022bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  touchGroup0.updatePixelHalfDMA();
 80022c4:	4b03      	ldr	r3, [pc, #12]	; (80022d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 80022c6:	0018      	movs	r0, r3
 80022c8:	f7fe fd49 	bl	8000d5e <_ZN15TouchBoardGroup18updatePixelHalfDMAEv>
}
 80022cc:	46c0      	nop			; (mov r8, r8)
 80022ce:	46bd      	mov	sp, r7
 80022d0:	b002      	add	sp, #8
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000590 	.word	0x20000590

080022d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022dc:	b672      	cpsid	i
}
 80022de:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022e0:	e7fe      	b.n	80022e0 <Error_Handler+0x8>

080022e2 <_ZNSt6vectorI15TouchState_enumSaIS0_EEaSEOS2_>:
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 80022e2:	b590      	push	{r4, r7, lr}
 80022e4:	b085      	sub	sp, #20
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
 80022ea:	6039      	str	r1, [r7, #0]
	constexpr bool __move_storage =
 80022ec:	230f      	movs	r3, #15
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	2201      	movs	r2, #1
 80022f2:	701a      	strb	r2, [r3, #0]
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	0018      	movs	r0, r3
 80022f8:	f000 f80b 	bl	8002312 <_ZSt4moveIRSt6vectorI15TouchState_enumSaIS1_EEEONSt16remove_referenceIT_E4typeEOS6_>
 80022fc:	0001      	movs	r1, r0
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	1c22      	adds	r2, r4, #0
 8002302:	0018      	movs	r0, r3
 8002304:	f000 f80e 	bl	8002324 <_ZNSt6vectorI15TouchState_enumSaIS0_EE14_M_move_assignEOS2_St17integral_constantIbLb1EE>
	return *this;
 8002308:	687b      	ldr	r3, [r7, #4]
      }
 800230a:	0018      	movs	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	b005      	add	sp, #20
 8002310:	bd90      	pop	{r4, r7, pc}

08002312 <_ZSt4moveIRSt6vectorI15TouchState_enumSaIS1_EEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8002312:	b580      	push	{r7, lr}
 8002314:	b082      	sub	sp, #8
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	0018      	movs	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	b002      	add	sp, #8
 8002322:	bd80      	pop	{r7, pc}

08002324 <_ZNSt6vectorI15TouchState_enumSaIS0_EE14_M_move_assignEOS2_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 8002324:	b5b0      	push	{r4, r5, r7, lr}
 8002326:	b088      	sub	sp, #32
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	701a      	strb	r2, [r3, #0]
      {
	vector __tmp(get_allocator());
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	241c      	movs	r4, #28
 8002336:	193b      	adds	r3, r7, r4
 8002338:	0011      	movs	r1, r2
 800233a:	0018      	movs	r0, r3
 800233c:	f000 f82d 	bl	800239a <_ZNKSt12_Vector_baseI15TouchState_enumSaIS0_EE13get_allocatorEv>
 8002340:	193a      	adds	r2, r7, r4
 8002342:	2510      	movs	r5, #16
 8002344:	197b      	adds	r3, r7, r5
 8002346:	0011      	movs	r1, r2
 8002348:	0018      	movs	r0, r3
 800234a:	f000 f839 	bl	80023c0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1ERKS1_>
 800234e:	193b      	adds	r3, r7, r4
 8002350:	0018      	movs	r0, r3
 8002352:	f7fe fd71 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	0011      	movs	r1, r2
 800235c:	0018      	movs	r0, r3
 800235e:	f000 f83f 	bl	80023e0 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_swap_dataERS3_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	197b      	adds	r3, r7, r5
 8002366:	0011      	movs	r1, r2
 8002368:	0018      	movs	r0, r3
 800236a:	f000 f839 	bl	80023e0 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_swap_dataERS3_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	0018      	movs	r0, r3
 8002372:	f7fe ff3a 	bl	80011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8002376:	0004      	movs	r4, r0
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	0018      	movs	r0, r3
 800237c:	f7fe ff35 	bl	80011ea <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 8002380:	0003      	movs	r3, r0
 8002382:	0019      	movs	r1, r3
 8002384:	0020      	movs	r0, r4
 8002386:	f000 f84b 	bl	8002420 <_ZSt15__alloc_on_moveISaI15TouchState_enumEEvRT_S3_>
	vector __tmp(get_allocator());
 800238a:	197b      	adds	r3, r7, r5
 800238c:	0018      	movs	r0, r3
 800238e:	f7fe fd7e 	bl	8000e8e <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>
      }
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	b008      	add	sp, #32
 8002398:	bdb0      	pop	{r4, r5, r7, pc}

0800239a <_ZNKSt12_Vector_baseI15TouchState_enumSaIS0_EE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
 80023a2:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	0018      	movs	r0, r3
 80023a8:	f7fe ff54 	bl	8001254 <_ZNKSt12_Vector_baseI15TouchState_enumSaIS0_EE19_M_get_Tp_allocatorEv>
 80023ac:	0002      	movs	r2, r0
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	0011      	movs	r1, r2
 80023b2:	0018      	movs	r0, r3
 80023b4:	f7ff f83e 	bl	8001434 <_ZNSaI15TouchState_enumEC1ERKS0_>
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	46bd      	mov	sp, r7
 80023bc:	b002      	add	sp, #8
 80023be:	bd80      	pop	{r7, pc}

080023c0 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1ERKS1_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	0011      	movs	r1, r2
 80023d0:	0018      	movs	r0, r3
 80023d2:	f000 f833 	bl	800243c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1ERKS1_>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	0018      	movs	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	b002      	add	sp, #8
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_swap_dataERS3_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 80023e0:	b590      	push	{r4, r7, lr}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 80023ea:	240c      	movs	r4, #12
 80023ec:	193b      	adds	r3, r7, r4
 80023ee:	0018      	movs	r0, r3
 80023f0:	f7ff f969 	bl	80016c6 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	193b      	adds	r3, r7, r4
 80023f8:	0011      	movs	r1, r2
 80023fa:	0018      	movs	r0, r3
 80023fc:	f000 f82e 	bl	800245c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_copy_dataERKS3_>
	  _M_copy_data(__x);
 8002400:	683a      	ldr	r2, [r7, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	0011      	movs	r1, r2
 8002406:	0018      	movs	r0, r3
 8002408:	f000 f828 	bl	800245c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_copy_dataERKS3_>
	  __x._M_copy_data(__tmp);
 800240c:	193a      	adds	r2, r7, r4
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	0011      	movs	r1, r2
 8002412:	0018      	movs	r0, r3
 8002414:	f000 f822 	bl	800245c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_copy_dataERKS3_>
	}
 8002418:	46c0      	nop			; (mov r8, r8)
 800241a:	46bd      	mov	sp, r7
 800241c:	b007      	add	sp, #28
 800241e:	bd90      	pop	{r4, r7, pc}

08002420 <_ZSt15__alloc_on_moveISaI15TouchState_enumEEvRT_S3_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 800242a:	6839      	ldr	r1, [r7, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0018      	movs	r0, r3
 8002430:	f000 f829 	bl	8002486 <_ZSt18__do_alloc_on_moveISaI15TouchState_enumEEvRT_S3_St17integral_constantIbLb1EE>
    }
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b004      	add	sp, #16
 800243a:	bd80      	pop	{r7, pc}

0800243c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EEC1ERKS1_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	0011      	movs	r1, r2
 800244c:	0018      	movs	r0, r3
 800244e:	f7ff f801 	bl	8001454 <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE12_Vector_implC1ERKS1_>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}

0800245c <_ZNSt12_Vector_baseI15TouchState_enumSaIS0_EE17_Vector_impl_data12_M_copy_dataERKS3_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	689a      	ldr	r2, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	609a      	str	r2, [r3, #8]
	}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	46bd      	mov	sp, r7
 8002482:	b002      	add	sp, #8
 8002484:	bd80      	pop	{r7, pc}

08002486 <_ZSt18__do_alloc_on_moveISaI15TouchState_enumEEvRT_S3_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 8002486:	b580      	push	{r7, lr}
 8002488:	b084      	sub	sp, #16
 800248a:	af00      	add	r7, sp, #0
 800248c:	60f8      	str	r0, [r7, #12]
 800248e:	60b9      	str	r1, [r7, #8]
 8002490:	1d3b      	adds	r3, r7, #4
 8002492:	701a      	strb	r2, [r3, #0]
    { __one = std::move(__two); }
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	0018      	movs	r0, r3
 8002498:	f000 f804 	bl	80024a4 <_ZSt4moveIRSaI15TouchState_enumEEONSt16remove_referenceIT_E4typeEOS4_>
 800249c:	46c0      	nop			; (mov r8, r8)
 800249e:	46bd      	mov	sp, r7
 80024a0:	b004      	add	sp, #16
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <_ZSt4moveIRSaI15TouchState_enumEEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	0018      	movs	r0, r3
 80024b0:	46bd      	mov	sp, r7
 80024b2:	b002      	add	sp, #8
 80024b4:	bd80      	pop	{r7, pc}
	...

080024b8 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b087      	sub	sp, #28
 80024bc:	af02      	add	r7, sp, #8
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d11d      	bne.n	8002504 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	4a18      	ldr	r2, [pc, #96]	; (800252c <_Z41__static_initialization_and_destruction_0ii+0x74>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d119      	bne.n	8002504 <_Z41__static_initialization_and_destruction_0ii+0x4c>
TouchBoardGroup touchGroup0 = TouchBoardGroup(NUM_BOARDS, 0, htim2, 0, hdma_tim2_ch1);
 80024d0:	4a17      	ldr	r2, [pc, #92]	; (8002530 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 80024d2:	4818      	ldr	r0, [pc, #96]	; (8002534 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 80024d4:	4b18      	ldr	r3, [pc, #96]	; (8002538 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 80024d6:	9301      	str	r3, [sp, #4]
 80024d8:	2300      	movs	r3, #0
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	0013      	movs	r3, r2
 80024de:	2200      	movs	r2, #0
 80024e0:	2102      	movs	r1, #2
 80024e2:	f7fe fa2d 	bl	8000940 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
std::vector<TouchState_enum> touchStates(NUM_BOARDS);
 80024e6:	240c      	movs	r4, #12
 80024e8:	193b      	adds	r3, r7, r4
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7fe fc97 	bl	8000e1e <_ZNSaI15TouchState_enumEC1Ev>
 80024f0:	193a      	adds	r2, r7, r4
 80024f2:	4b12      	ldr	r3, [pc, #72]	; (800253c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 80024f4:	2102      	movs	r1, #2
 80024f6:	0018      	movs	r0, r3
 80024f8:	f7fe fcab 	bl	8000e52 <_ZNSt6vectorI15TouchState_enumSaIS0_EEC1EjRKS1_>
 80024fc:	193b      	adds	r3, r7, r4
 80024fe:	0018      	movs	r0, r3
 8002500:	f7fe fc9a 	bl	8000e38 <_ZNSaI15TouchState_enumED1Ev>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10b      	bne.n	8002522 <_Z41__static_initialization_and_destruction_0ii+0x6a>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	4a07      	ldr	r2, [pc, #28]	; (800252c <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d107      	bne.n	8002522 <_Z41__static_initialization_and_destruction_0ii+0x6a>
 8002512:	4b0a      	ldr	r3, [pc, #40]	; (800253c <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8002514:	0018      	movs	r0, r3
 8002516:	f7fe fcba 	bl	8000e8e <_ZNSt6vectorI15TouchState_enumSaIS0_EED1Ev>
TouchBoardGroup touchGroup0 = TouchBoardGroup(NUM_BOARDS, 0, htim2, 0, hdma_tim2_ch1);
 800251a:	4b06      	ldr	r3, [pc, #24]	; (8002534 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800251c:	0018      	movs	r0, r3
 800251e:	f7fe fa94 	bl	8000a4a <_ZN15TouchBoardGroupD1Ev>
}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b005      	add	sp, #20
 8002528:	bd90      	pop	{r4, r7, pc}
 800252a:	46c0      	nop			; (mov r8, r8)
 800252c:	0000ffff 	.word	0x0000ffff
 8002530:	20000210 	.word	0x20000210
 8002534:	20000590 	.word	0x20000590
 8002538:	2000024c 	.word	0x2000024c
 800253c:	200005fc 	.word	0x200005fc

08002540 <_GLOBAL__sub_I_wav_buf>:
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
 8002544:	4b03      	ldr	r3, [pc, #12]	; (8002554 <_GLOBAL__sub_I_wav_buf+0x14>)
 8002546:	0019      	movs	r1, r3
 8002548:	2001      	movs	r0, #1
 800254a:	f7ff ffb5 	bl	80024b8 <_Z41__static_initialization_and_destruction_0ii>
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	46c0      	nop			; (mov r8, r8)
 8002554:	0000ffff 	.word	0x0000ffff

08002558 <_GLOBAL__sub_D_wav_buf>:
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
 800255c:	4b03      	ldr	r3, [pc, #12]	; (800256c <_GLOBAL__sub_D_wav_buf+0x14>)
 800255e:	0019      	movs	r1, r3
 8002560:	2000      	movs	r0, #0
 8002562:	f7ff ffa9 	bl	80024b8 <_Z41__static_initialization_and_destruction_0ii>
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	46c0      	nop			; (mov r8, r8)
 800256c:	0000ffff 	.word	0x0000ffff

08002570 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002570:	2201      	movs	r2, #1
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_MspInit+0x18>)
 8002574:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002576:	430a      	orrs	r2, r1
 8002578:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800257a:	2280      	movs	r2, #128	; 0x80
 800257c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800257e:	0552      	lsls	r2, r2, #21
 8002580:	430a      	orrs	r2, r1
 8002582:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002584:	4770      	bx	lr
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	40021000 	.word	0x40021000

0800258c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800258c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800258e:	0006      	movs	r6, r0
 8002590:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002592:	2214      	movs	r2, #20
 8002594:	2100      	movs	r1, #0
 8002596:	a803      	add	r0, sp, #12
 8002598:	f003 f9c8 	bl	800592c <memset>
  if(hi2s->Instance==SPI2)
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <HAL_I2S_MspInit+0xa8>)
 800259e:	6832      	ldr	r2, [r6, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d145      	bne.n	8002630 <HAL_I2S_MspInit+0xa4>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025a4:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a6:	2502      	movs	r5, #2
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025a8:	4b23      	ldr	r3, [pc, #140]	; (8002638 <HAL_I2S_MspInit+0xac>)
 80025aa:	01d2      	lsls	r2, r2, #7
 80025ac:	6b99      	ldr	r1, [r3, #56]	; 0x38
    PD0     ------> I2S2_WS
    PD1     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2700      	movs	r7, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025b0:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b2:	2108      	movs	r1, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80025b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80025b8:	4820      	ldr	r0, [pc, #128]	; (800263c <HAL_I2S_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ba:	432a      	orrs	r2, r5
 80025bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80025be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c0:	402a      	ands	r2, r5
 80025c2:	9201      	str	r2, [sp, #4]
 80025c4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025c8:	430a      	orrs	r2, r1
 80025ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80025cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ce:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025d0:	400b      	ands	r3, r1
 80025d2:	9302      	str	r3, [sp, #8]
 80025d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 80025d6:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80025d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 80025da:	021b      	lsls	r3, r3, #8
 80025dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025de:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e0:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80025e2:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80025e4:	f000 fbb4 	bl	8002d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
 80025e8:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ea:	4815      	ldr	r0, [pc, #84]	; (8002640 <HAL_I2S_MspInit+0xb4>)
    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
 80025ec:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ee:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80025f0:	3b02      	subs	r3, #2
 80025f2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f6:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025f8:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025fa:	f000 fba9 	bl	8002d50 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel7;
 80025fe:	4c11      	ldr	r4, [pc, #68]	; (8002644 <HAL_I2S_MspInit+0xb8>)
 8002600:	4b11      	ldr	r3, [pc, #68]	; (8002648 <HAL_I2S_MspInit+0xbc>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002602:	0020      	movs	r0, r4
    hdma_spi2_tx.Instance = DMA1_Channel7;
 8002604:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002606:	2310      	movs	r3, #16
 8002608:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800260a:	3370      	adds	r3, #112	; 0x70
 800260c:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800260e:	3380      	adds	r3, #128	; 0x80
 8002610:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002612:	2380      	movs	r3, #128	; 0x80
 8002614:	00db      	lsls	r3, r3, #3
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8002616:	6065      	str	r5, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002618:	60e7      	str	r7, [r4, #12]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800261a:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800261c:	61e7      	str	r7, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800261e:	6227      	str	r7, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002620:	f000 faa2 	bl	8002b68 <HAL_DMA_Init>
 8002624:	42b8      	cmp	r0, r7
 8002626:	d001      	beq.n	800262c <HAL_I2S_MspInit+0xa0>
    {
      Error_Handler();
 8002628:	f7ff fe56 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 800262c:	62f4      	str	r4, [r6, #44]	; 0x2c
 800262e:	62a6      	str	r6, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002630:	b009      	add	sp, #36	; 0x24
 8002632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002634:	40003800 	.word	0x40003800
 8002638:	40021000 	.word	0x40021000
 800263c:	50000400 	.word	0x50000400
 8002640:	50000c00 	.word	0x50000c00
 8002644:	200000e0 	.word	0x200000e0
 8002648:	40020080 	.word	0x40020080

0800264c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	0005      	movs	r5, r0
 8002650:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002652:	2214      	movs	r2, #20
 8002654:	2100      	movs	r1, #0
 8002656:	a801      	add	r0, sp, #4
 8002658:	f003 f968 	bl	800592c <memset>
  if(hspi->Instance==SPI1)
 800265c:	4b27      	ldr	r3, [pc, #156]	; (80026fc <HAL_SPI_MspInit+0xb0>)
 800265e:	682a      	ldr	r2, [r5, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d149      	bne.n	80026f8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002664:	2280      	movs	r2, #128	; 0x80
 8002666:	4b26      	ldr	r3, [pc, #152]	; (8002700 <HAL_SPI_MspInit+0xb4>)
 8002668:	0152      	lsls	r2, r2, #5
 800266a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2600      	movs	r6, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800266e:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002670:	2110      	movs	r1, #16
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002672:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002676:	4823      	ldr	r0, [pc, #140]	; (8002704 <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002678:	430a      	orrs	r2, r1
 800267a:	62da      	str	r2, [r3, #44]	; 0x2c
 800267c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267e:	2203      	movs	r2, #3
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002680:	400b      	ands	r3, r1
 8002682:	9300      	str	r3, [sp, #0]
 8002684:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
 8002686:	23e0      	movs	r3, #224	; 0xe0
 8002688:	021b      	lsls	r3, r3, #8
 800268a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800268e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002690:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
 8002692:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002694:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002696:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002698:	f000 fb5a 	bl	8002d50 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800269c:	4c1a      	ldr	r4, [pc, #104]	; (8002708 <HAL_SPI_MspInit+0xbc>)
 800269e:	4b1b      	ldr	r3, [pc, #108]	; (800270c <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026a0:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80026a2:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80026a4:	2301      	movs	r3, #1
 80026a6:	6063      	str	r3, [r4, #4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026a8:	337f      	adds	r3, #127	; 0x7f
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026aa:	60a6      	str	r6, [r4, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ac:	60e6      	str	r6, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026ae:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026b0:	6166      	str	r6, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026b2:	61a6      	str	r6, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80026b4:	61e6      	str	r6, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026b6:	6226      	str	r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80026b8:	f000 fa56 	bl	8002b68 <HAL_DMA_Init>
 80026bc:	42b0      	cmp	r0, r6
 80026be:	d001      	beq.n	80026c4 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 80026c0:	f7ff fe0a 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <HAL_SPI_MspInit+0xc4>)
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80026c6:	64ec      	str	r4, [r5, #76]	; 0x4c
 80026c8:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80026ca:	4c12      	ldr	r4, [pc, #72]	; (8002714 <HAL_SPI_MspInit+0xc8>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026cc:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80026ce:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80026d0:	2301      	movs	r3, #1
 80026d2:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026d4:	330f      	adds	r3, #15
 80026d6:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026d8:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80026da:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026dc:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80026de:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e0:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e2:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80026e4:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026e6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80026e8:	f000 fa3e 	bl	8002b68 <HAL_DMA_Init>
 80026ec:	2800      	cmp	r0, #0
 80026ee:	d001      	beq.n	80026f4 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 80026f0:	f7ff fdf2 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80026f4:	64ac      	str	r4, [r5, #72]	; 0x48
 80026f6:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80026f8:	b006      	add	sp, #24
 80026fa:	bd70      	pop	{r4, r5, r6, pc}
 80026fc:	40013000 	.word	0x40013000
 8002700:	40021000 	.word	0x40021000
 8002704:	50001000 	.word	0x50001000
 8002708:	20000180 	.word	0x20000180
 800270c:	4002001c 	.word	0x4002001c
 8002710:	40020030 	.word	0x40020030
 8002714:	200001c8 	.word	0x200001c8

08002718 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8002718:	2380      	movs	r3, #128	; 0x80
 800271a:	6802      	ldr	r2, [r0, #0]
{
 800271c:	b570      	push	{r4, r5, r6, lr}
  if(htim_base->Instance==TIM2)
 800271e:	05db      	lsls	r3, r3, #23
{
 8002720:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM2)
 8002722:	429a      	cmp	r2, r3
 8002724:	d158      	bne.n	80027d8 <HAL_TIM_Base_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002726:	2301      	movs	r3, #1
 8002728:	4a2c      	ldr	r2, [pc, #176]	; (80027dc <HAL_TIM_Base_MspInit+0xc4>)

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800272a:	4c2d      	ldr	r4, [pc, #180]	; (80027e0 <HAL_TIM_Base_MspInit+0xc8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 800272c:	6b91      	ldr	r1, [r2, #56]	; 0x38
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800272e:	0020      	movs	r0, r4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002730:	430b      	orrs	r3, r1
 8002732:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002734:	4b2b      	ldr	r3, [pc, #172]	; (80027e4 <HAL_TIM_Base_MspInit+0xcc>)
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002736:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002738:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 800273a:	2308      	movs	r3, #8
 800273c:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800273e:	18db      	adds	r3, r3, r3
 8002740:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002742:	2300      	movs	r3, #0
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002744:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002746:	3281      	adds	r2, #129	; 0x81
 8002748:	32ff      	adds	r2, #255	; 0xff
 800274a:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 800274c:	3ae1      	subs	r2, #225	; 0xe1
 800274e:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002750:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002752:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002754:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002756:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002758:	f000 fa06 	bl	8002b68 <HAL_DMA_Init>
 800275c:	2800      	cmp	r0, #0
 800275e:	d001      	beq.n	8002764 <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 8002760:	f7ff fdba 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002764:	622c      	str	r4, [r5, #32]

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8002766:	4b20      	ldr	r3, [pc, #128]	; (80027e8 <HAL_TIM_Base_MspInit+0xd0>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002768:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800276a:	4c20      	ldr	r4, [pc, #128]	; (80027ec <HAL_TIM_Base_MspInit+0xd4>)
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800276c:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800276e:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 8002770:	2308      	movs	r3, #8
 8002772:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002774:	18db      	adds	r3, r3, r3
 8002776:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002778:	2300      	movs	r3, #0
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800277a:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800277c:	3281      	adds	r2, #129	; 0x81
 800277e:	32ff      	adds	r2, #255	; 0xff
 8002780:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 8002782:	3ae1      	subs	r2, #225	; 0xe1
 8002784:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8002786:	0020      	movs	r0, r4
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002788:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800278a:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 800278c:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800278e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8002790:	f000 f9ea 	bl	8002b68 <HAL_DMA_Init>
 8002794:	2800      	cmp	r0, #0
 8002796:	d001      	beq.n	800279c <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8002798:	f7ff fd9e 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 800279c:	4b14      	ldr	r3, [pc, #80]	; (80027f0 <HAL_TIM_Base_MspInit+0xd8>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 800279e:	62ac      	str	r4, [r5, #40]	; 0x28
 80027a0:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80027a2:	4c14      	ldr	r4, [pc, #80]	; (80027f4 <HAL_TIM_Base_MspInit+0xdc>)
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80027a4:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 80027a6:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
 80027a8:	2308      	movs	r3, #8
 80027aa:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027ac:	18db      	adds	r3, r3, r3
 80027ae:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80027b0:	2300      	movs	r3, #0
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80027b2:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027b4:	3281      	adds	r2, #129	; 0x81
 80027b6:	32ff      	adds	r2, #255	; 0xff
 80027b8:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch4.Init.Mode = DMA_CIRCULAR;
 80027ba:	3ae1      	subs	r2, #225	; 0xe1
 80027bc:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80027be:	0020      	movs	r0, r4
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80027c0:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027c2:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch4.Init.Mode = DMA_CIRCULAR;
 80027c4:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80027c6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80027c8:	f000 f9ce 	bl	8002b68 <HAL_DMA_Init>
 80027cc:	2800      	cmp	r0, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_TIM_Base_MspInit+0xbc>
    {
      Error_Handler();
 80027d0:	f7ff fd82 	bl	80022d8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 80027d4:	62ec      	str	r4, [r5, #44]	; 0x2c
 80027d6:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80027d8:	bd70      	pop	{r4, r5, r6, pc}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	40021000 	.word	0x40021000
 80027e0:	2000024c 	.word	0x2000024c
 80027e4:	40020058 	.word	0x40020058
 80027e8:	40020008 	.word	0x40020008
 80027ec:	20000294 	.word	0x20000294
 80027f0:	40020044 	.word	0x40020044
 80027f4:	200002dc 	.word	0x200002dc

080027f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027f8:	b510      	push	{r4, lr}
 80027fa:	0004      	movs	r4, r0
 80027fc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fe:	2214      	movs	r2, #20
 8002800:	2100      	movs	r1, #0
 8002802:	a801      	add	r0, sp, #4
 8002804:	f003 f892 	bl	800592c <memset>
  if(htim->Instance==TIM2)
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	6822      	ldr	r2, [r4, #0]
 800280c:	05db      	lsls	r3, r3, #23
 800280e:	429a      	cmp	r2, r3
 8002810:	d115      	bne.n	800283e <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002812:	2010      	movs	r0, #16
 8002814:	4a0b      	ldr	r2, [pc, #44]	; (8002844 <HAL_TIM_MspPostInit+0x4c>)
 8002816:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002818:	4301      	orrs	r1, r0
 800281a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800281c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800281e:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002820:	4003      	ands	r3, r0
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
 8002826:	23d0      	movs	r3, #208	; 0xd0
 8002828:	015b      	lsls	r3, r3, #5
 800282a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282c:	2302      	movs	r3, #2
 800282e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002832:	4805      	ldr	r0, [pc, #20]	; (8002848 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002836:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
 8002838:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800283a:	f000 fa89 	bl	8002d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800283e:	b006      	add	sp, #24
 8002840:	bd10      	pop	{r4, pc}
 8002842:	46c0      	nop			; (mov r8, r8)
 8002844:	40021000 	.word	0x40021000
 8002848:	50001000 	.word	0x50001000

0800284c <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 800284c:	b530      	push	{r4, r5, lr}
 800284e:	0004      	movs	r4, r0
 8002850:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002852:	2214      	movs	r2, #20
 8002854:	2100      	movs	r1, #0
 8002856:	a803      	add	r0, sp, #12
 8002858:	f003 f868 	bl	800592c <memset>
  if(htsc->Instance==TSC)
 800285c:	4b17      	ldr	r3, [pc, #92]	; (80028bc <HAL_TSC_MspInit+0x70>)
 800285e:	6822      	ldr	r2, [r4, #0]
 8002860:	429a      	cmp	r2, r3
 8002862:	d129      	bne.n	80028b8 <HAL_TSC_MspInit+0x6c>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8002864:	2080      	movs	r0, #128	; 0x80
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <HAL_TSC_MspInit+0x74>)
 8002868:	0240      	lsls	r0, r0, #9
 800286a:	6b19      	ldr	r1, [r3, #48]	; 0x30
    PC1     ------> TSC_G7_IO2
    PC2     ------> TSC_G7_IO3
    */
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286c:	2400      	movs	r4, #0
    __HAL_RCC_TSC_CLK_ENABLE();
 800286e:	4301      	orrs	r1, r0
 8002870:	6319      	str	r1, [r3, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002872:	2104      	movs	r1, #4
    __HAL_RCC_TSC_CLK_ENABLE();
 8002874:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8002876:	2503      	movs	r5, #3
    __HAL_RCC_TSC_CLK_ENABLE();
 8002878:	4002      	ands	r2, r0
 800287a:	9201      	str	r2, [sp, #4]
 800287c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800287e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8002880:	4810      	ldr	r0, [pc, #64]	; (80028c4 <HAL_TSC_MspInit+0x78>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002882:	430a      	orrs	r2, r1
 8002884:	62da      	str	r2, [r3, #44]	; 0x2c
 8002886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800288a:	400b      	ands	r3, r1
 800288c:	9302      	str	r3, [sp, #8]
 800288e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
 8002890:	2301      	movs	r3, #1
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8002892:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
 8002894:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002896:	3311      	adds	r3, #17
 8002898:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800289a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 800289c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 800289e:	f000 fa57 	bl	8002d50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOUCH_G7_2_STAR_0_Pin|GPIO_PIN_2;
 80028a2:	2306      	movs	r3, #6
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a4:	4807      	ldr	r0, [pc, #28]	; (80028c4 <HAL_TSC_MspInit+0x78>)
    GPIO_InitStruct.Pin = TOUCH_G7_2_STAR_0_Pin|GPIO_PIN_2;
 80028a6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028aa:	3b04      	subs	r3, #4
 80028ac:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ae:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b0:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 80028b2:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028b4:	f000 fa4c 	bl	8002d50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 80028b8:	b009      	add	sp, #36	; 0x24
 80028ba:	bd30      	pop	{r4, r5, pc}
 80028bc:	40024000 	.word	0x40024000
 80028c0:	40021000 	.word	0x40021000
 80028c4:	50000800 	.word	0x50000800

080028c8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028c8:	4770      	bx	lr

080028ca <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028ca:	e7fe      	b.n	80028ca <HardFault_Handler>

080028cc <SVC_Handler>:
 80028cc:	4770      	bx	lr

080028ce <PendSV_Handler>:
 80028ce:	4770      	bx	lr

080028d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d2:	f000 f8dd 	bl	8002a90 <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 80028d6:	f002 f829 	bl	800492c <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028da:	bd10      	pop	{r4, pc}

080028dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80028dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 80028de:	4802      	ldr	r0, [pc, #8]	; (80028e8 <DMA1_Channel1_IRQHandler+0xc>)
 80028e0:	f000 f9eb 	bl	8002cba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80028e4:	bd10      	pop	{r4, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	20000294 	.word	0x20000294

080028ec <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80028ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80028ee:	4803      	ldr	r0, [pc, #12]	; (80028fc <DMA1_Channel2_3_IRQHandler+0x10>)
 80028f0:	f000 f9e3 	bl	8002cba <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80028f4:	4802      	ldr	r0, [pc, #8]	; (8002900 <DMA1_Channel2_3_IRQHandler+0x14>)
 80028f6:	f000 f9e0 	bl	8002cba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80028fa:	bd10      	pop	{r4, pc}
 80028fc:	20000180 	.word	0x20000180
 8002900:	200001c8 	.word	0x200001c8

08002904 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002904:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 8002906:	4805      	ldr	r0, [pc, #20]	; (800291c <DMA1_Channel4_5_6_7_IRQHandler+0x18>)
 8002908:	f000 f9d7 	bl	8002cba <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800290c:	4804      	ldr	r0, [pc, #16]	; (8002920 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 800290e:	f000 f9d4 	bl	8002cba <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002912:	4804      	ldr	r0, [pc, #16]	; (8002924 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8002914:	f000 f9d1 	bl	8002cba <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002918:	bd10      	pop	{r4, pc}
 800291a:	46c0      	nop			; (mov r8, r8)
 800291c:	200002dc 	.word	0x200002dc
 8002920:	2000024c 	.word	0x2000024c
 8002924:	200000e0 	.word	0x200000e0

08002928 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002928:	2001      	movs	r0, #1
 800292a:	4770      	bx	lr

0800292c <_kill>:

int _kill(int pid, int sig)
{
 800292c:	b510      	push	{r4, lr}
	errno = EINVAL;
 800292e:	f002 ffa3 	bl	8005878 <__errno>
 8002932:	2316      	movs	r3, #22
 8002934:	6003      	str	r3, [r0, #0]
	return -1;
 8002936:	2001      	movs	r0, #1
}
 8002938:	4240      	negs	r0, r0
 800293a:	bd10      	pop	{r4, pc}

0800293c <_exit>:

void _exit (int status)
{
 800293c:	b510      	push	{r4, lr}
	errno = EINVAL;
 800293e:	f002 ff9b 	bl	8005878 <__errno>
 8002942:	2316      	movs	r3, #22
 8002944:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002946:	e7fe      	b.n	8002946 <_exit+0xa>

08002948 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002948:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <_sbrk+0x30>)
 800294a:	490c      	ldr	r1, [pc, #48]	; (800297c <_sbrk+0x34>)
{
 800294c:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800294e:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002950:	4a0b      	ldr	r2, [pc, #44]	; (8002980 <_sbrk+0x38>)
{
 8002952:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8002954:	6810      	ldr	r0, [r2, #0]
 8002956:	2800      	cmp	r0, #0
 8002958:	d101      	bne.n	800295e <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 800295a:	480a      	ldr	r0, [pc, #40]	; (8002984 <_sbrk+0x3c>)
 800295c:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800295e:	6810      	ldr	r0, [r2, #0]
 8002960:	18c3      	adds	r3, r0, r3
 8002962:	428b      	cmp	r3, r1
 8002964:	d906      	bls.n	8002974 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8002966:	f002 ff87 	bl	8005878 <__errno>
 800296a:	230c      	movs	r3, #12
 800296c:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800296e:	2001      	movs	r0, #1
 8002970:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8002972:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8002974:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8002976:	e7fc      	b.n	8002972 <_sbrk+0x2a>
 8002978:	00000400 	.word	0x00000400
 800297c:	20005000 	.word	0x20005000
 8002980:	20000608 	.word	0x20000608
 8002984:	200006a0 	.word	0x200006a0

08002988 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002988:	2280      	movs	r2, #128	; 0x80
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <SystemInit+0x44>)
 800298c:	0052      	lsls	r2, r2, #1
 800298e:	6819      	ldr	r1, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	490e      	ldr	r1, [pc, #56]	; (80029d0 <SystemInit+0x48>)
 8002998:	400a      	ands	r2, r1
 800299a:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	490d      	ldr	r1, [pc, #52]	; (80029d4 <SystemInit+0x4c>)
 80029a0:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80029a2:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 80029a4:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	438a      	bics	r2, r1
 80029aa:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	490a      	ldr	r1, [pc, #40]	; (80029d8 <SystemInit+0x50>)
 80029b0:	400a      	ands	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 80029b4:	68da      	ldr	r2, [r3, #12]
 80029b6:	4909      	ldr	r1, [pc, #36]	; (80029dc <SystemInit+0x54>)
 80029b8:	400a      	ands	r2, r1
 80029ba:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80029bc:	2200      	movs	r2, #0
 80029be:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80029c0:	2280      	movs	r2, #128	; 0x80
 80029c2:	4b07      	ldr	r3, [pc, #28]	; (80029e0 <SystemInit+0x58>)
 80029c4:	0512      	lsls	r2, r2, #20
 80029c6:	609a      	str	r2, [r3, #8]
#endif
}
 80029c8:	4770      	bx	lr
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	40021000 	.word	0x40021000
 80029d0:	88ff400c 	.word	0x88ff400c
 80029d4:	fef6fff6 	.word	0xfef6fff6
 80029d8:	fffbffff 	.word	0xfffbffff
 80029dc:	ff02ffff 	.word	0xff02ffff
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80029e4:	480d      	ldr	r0, [pc, #52]	; (8002a1c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80029e6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80029e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80029ea:	e003      	b.n	80029f4 <LoopCopyDataInit>

080029ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80029ec:	4b0c      	ldr	r3, [pc, #48]	; (8002a20 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 80029ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80029f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80029f2:	3104      	adds	r1, #4

080029f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 80029f4:	480b      	ldr	r0, [pc, #44]	; (8002a24 <LoopForever+0xa>)
  ldr  r3, =_edata
 80029f6:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <LoopForever+0xe>)
  adds  r2, r0, r1
 80029f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80029fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80029fc:	d3f6      	bcc.n	80029ec <CopyDataInit>
  ldr  r2, =_sbss
 80029fe:	4a0b      	ldr	r2, [pc, #44]	; (8002a2c <LoopForever+0x12>)
  b  LoopFillZerobss
 8002a00:	e002      	b.n	8002a08 <LoopFillZerobss>

08002a02 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002a02:	2300      	movs	r3, #0
  str  r3, [r2]
 8002a04:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a06:	3204      	adds	r2, #4

08002a08 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8002a08:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <LoopForever+0x16>)
  cmp  r2, r3
 8002a0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002a0c:	d3f9      	bcc.n	8002a02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002a0e:	f7ff ffbb 	bl	8002988 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a12:	f002 ff37 	bl	8005884 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a16:	f7ff f87b 	bl	8001b10 <main>

08002a1a <LoopForever>:

LoopForever:
    b LoopForever
 8002a1a:	e7fe      	b.n	8002a1a <LoopForever>
   ldr   r0, =_estack
 8002a1c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8002a20:	08005d30 	.word	0x08005d30
  ldr  r0, =_sdata
 8002a24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002a28:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8002a2c:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002a30:	2000069c 	.word	0x2000069c

08002a34 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a34:	e7fe      	b.n	8002a34 <ADC1_COMP_IRQHandler>
	...

08002a38 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002a38:	21fa      	movs	r1, #250	; 0xfa
 8002a3a:	4b0a      	ldr	r3, [pc, #40]	; (8002a64 <HAL_InitTick+0x2c>)
{
 8002a3c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002a3e:	0089      	lsls	r1, r1, #2
{
 8002a40:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002a42:	6818      	ldr	r0, [r3, #0]
 8002a44:	f7fd fb6a 	bl	800011c <__udivsi3>
 8002a48:	f000 f874 	bl	8002b34 <HAL_SYSTICK_Config>
 8002a4c:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8002a4e:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002a50:	2c00      	cmp	r4, #0
 8002a52:	d105      	bne.n	8002a60 <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8002a54:	3802      	subs	r0, #2
 8002a56:	0022      	movs	r2, r4
 8002a58:	0029      	movs	r1, r5
 8002a5a:	f000 f837 	bl	8002acc <HAL_NVIC_SetPriority>
 8002a5e:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8002a60:	bd70      	pop	{r4, r5, r6, pc}
 8002a62:	46c0      	nop			; (mov r8, r8)
 8002a64:	20000000 	.word	0x20000000

08002a68 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002a68:	2340      	movs	r3, #64	; 0x40
 8002a6a:	4a08      	ldr	r2, [pc, #32]	; (8002a8c <HAL_Init+0x24>)
{
 8002a6c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002a6e:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a70:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002a72:	430b      	orrs	r3, r1
 8002a74:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a76:	f7ff ffdf 	bl	8002a38 <HAL_InitTick>
 8002a7a:	1e04      	subs	r4, r0, #0
 8002a7c:	d103      	bne.n	8002a86 <HAL_Init+0x1e>
    HAL_MspInit();
 8002a7e:	f7ff fd77 	bl	8002570 <HAL_MspInit>
}
 8002a82:	0020      	movs	r0, r4
 8002a84:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8002a86:	2401      	movs	r4, #1
 8002a88:	e7fb      	b.n	8002a82 <HAL_Init+0x1a>
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	40022000 	.word	0x40022000

08002a90 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002a90:	4a02      	ldr	r2, [pc, #8]	; (8002a9c <HAL_IncTick+0xc>)
 8002a92:	6813      	ldr	r3, [r2, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	6013      	str	r3, [r2, #0]
}
 8002a98:	4770      	bx	lr
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	20000630 	.word	0x20000630

08002aa0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002aa0:	4b01      	ldr	r3, [pc, #4]	; (8002aa8 <HAL_GetTick+0x8>)
 8002aa2:	6818      	ldr	r0, [r3, #0]
}
 8002aa4:	4770      	bx	lr
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	20000630 	.word	0x20000630

08002aac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002aac:	b570      	push	{r4, r5, r6, lr}
 8002aae:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002ab0:	f7ff fff6 	bl	8002aa0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 8002ab4:	1c63      	adds	r3, r4, #1
 8002ab6:	1e5a      	subs	r2, r3, #1
 8002ab8:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 8002aba:	0005      	movs	r5, r0
    wait++;
 8002abc:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002abe:	f7ff ffef 	bl	8002aa0 <HAL_GetTick>
 8002ac2:	1b40      	subs	r0, r0, r5
 8002ac4:	42a0      	cmp	r0, r4
 8002ac6:	d3fa      	bcc.n	8002abe <HAL_Delay+0x12>
  {
  }
}
 8002ac8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002acc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002acc:	b530      	push	{r4, r5, lr}
 8002ace:	25ff      	movs	r5, #255	; 0xff
 8002ad0:	2403      	movs	r4, #3
 8002ad2:	002a      	movs	r2, r5
 8002ad4:	4004      	ands	r4, r0
 8002ad6:	00e4      	lsls	r4, r4, #3
 8002ad8:	40a2      	lsls	r2, r4
 8002ada:	0189      	lsls	r1, r1, #6
 8002adc:	4029      	ands	r1, r5
 8002ade:	43d2      	mvns	r2, r2
 8002ae0:	40a1      	lsls	r1, r4
 8002ae2:	b2c3      	uxtb	r3, r0
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002ae4:	2800      	cmp	r0, #0
 8002ae6:	da0b      	bge.n	8002b00 <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ae8:	200f      	movs	r0, #15
 8002aea:	4003      	ands	r3, r0
 8002aec:	3b08      	subs	r3, #8
 8002aee:	480a      	ldr	r0, [pc, #40]	; (8002b18 <HAL_NVIC_SetPriority+0x4c>)
 8002af0:	089b      	lsrs	r3, r3, #2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	181b      	adds	r3, r3, r0
 8002af6:	69d8      	ldr	r0, [r3, #28]
 8002af8:	4002      	ands	r2, r0
 8002afa:	4311      	orrs	r1, r2
 8002afc:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002afe:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b00:	4b06      	ldr	r3, [pc, #24]	; (8002b1c <HAL_NVIC_SetPriority+0x50>)
 8002b02:	0880      	lsrs	r0, r0, #2
 8002b04:	0080      	lsls	r0, r0, #2
 8002b06:	18c0      	adds	r0, r0, r3
 8002b08:	23c0      	movs	r3, #192	; 0xc0
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	58c4      	ldr	r4, [r0, r3]
 8002b0e:	4022      	ands	r2, r4
 8002b10:	4311      	orrs	r1, r2
 8002b12:	50c1      	str	r1, [r0, r3]
 8002b14:	e7f3      	b.n	8002afe <HAL_NVIC_SetPriority+0x32>
 8002b16:	46c0      	nop			; (mov r8, r8)
 8002b18:	e000ed00 	.word	0xe000ed00
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002b20:	231f      	movs	r3, #31
 8002b22:	4018      	ands	r0, r3
 8002b24:	3b1e      	subs	r3, #30
 8002b26:	4083      	lsls	r3, r0
 8002b28:	4a01      	ldr	r2, [pc, #4]	; (8002b30 <HAL_NVIC_EnableIRQ+0x10>)
 8002b2a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002b2c:	4770      	bx	lr
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	e000e100 	.word	0xe000e100

08002b34 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	1e43      	subs	r3, r0, #1
 8002b38:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b3a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d20d      	bcs.n	8002b5c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b40:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b42:	4a07      	ldr	r2, [pc, #28]	; (8002b60 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b44:	4807      	ldr	r0, [pc, #28]	; (8002b64 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b46:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002b48:	6a03      	ldr	r3, [r0, #32]
 8002b4a:	0609      	lsls	r1, r1, #24
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	0a1b      	lsrs	r3, r3, #8
 8002b50:	430b      	orrs	r3, r1
 8002b52:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b54:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b56:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b58:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b5a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002b5c:	4770      	bx	lr
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	e000e010 	.word	0xe000e010
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b6a:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8002b6c:	2001      	movs	r0, #1
  if(hdma == NULL)
 8002b6e:	2c00      	cmp	r4, #0
 8002b70:	d035      	beq.n	8002bde <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b72:	6825      	ldr	r5, [r4, #0]
 8002b74:	4b1a      	ldr	r3, [pc, #104]	; (8002be0 <HAL_DMA_Init+0x78>)
 8002b76:	2114      	movs	r1, #20
 8002b78:	18e8      	adds	r0, r5, r3
 8002b7a:	f7fd facf 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8002b7e:	4b19      	ldr	r3, [pc, #100]	; (8002be4 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b80:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8002b82:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b84:	2302      	movs	r3, #2
 8002b86:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002b88:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b8a:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b8c:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b8e:	4b16      	ldr	r3, [pc, #88]	; (8002be8 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b90:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b92:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8002b94:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b96:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8002b98:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9a:	433b      	orrs	r3, r7
 8002b9c:	6967      	ldr	r7, [r4, #20]
 8002b9e:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba0:	69a7      	ldr	r7, [r4, #24]
 8002ba2:	433b      	orrs	r3, r7
 8002ba4:	69e7      	ldr	r7, [r4, #28]
 8002ba6:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ba8:	6a27      	ldr	r7, [r4, #32]
 8002baa:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8002bac:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002bae:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002bb0:	2380      	movs	r3, #128	; 0x80
 8002bb2:	01db      	lsls	r3, r3, #7
 8002bb4:	4299      	cmp	r1, r3
 8002bb6:	d00c      	beq.n	8002bd2 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002bb8:	251c      	movs	r5, #28
 8002bba:	4028      	ands	r0, r5
 8002bbc:	3d0d      	subs	r5, #13
 8002bbe:	4085      	lsls	r5, r0
 8002bc0:	490a      	ldr	r1, [pc, #40]	; (8002bec <HAL_DMA_Init+0x84>)
 8002bc2:	680b      	ldr	r3, [r1, #0]
 8002bc4:	43ab      	bics	r3, r5
 8002bc6:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002bc8:	6863      	ldr	r3, [r4, #4]
 8002bca:	680d      	ldr	r5, [r1, #0]
 8002bcc:	4083      	lsls	r3, r0
 8002bce:	432b      	orrs	r3, r5
 8002bd0:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bd2:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002bd4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bd6:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bd8:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8002bda:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8002bdc:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8002bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002be0:	bffdfff8 	.word	0xbffdfff8
 8002be4:	40020000 	.word	0x40020000
 8002be8:	ffff800f 	.word	0xffff800f
 8002bec:	400200a8 	.word	0x400200a8

08002bf0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bf2:	1d45      	adds	r5, r0, #5
{
 8002bf4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8002bf6:	7feb      	ldrb	r3, [r5, #31]
{
 8002bf8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8002bfa:	2002      	movs	r0, #2
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d029      	beq.n	8002c54 <HAL_DMA_Start_IT+0x64>
 8002c00:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c02:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8002c04:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c06:	7ffb      	ldrb	r3, [r7, #31]
 8002c08:	2600      	movs	r6, #0
 8002c0a:	469c      	mov	ip, r3
 8002c0c:	4660      	mov	r0, ip
 8002c0e:	b2db      	uxtb	r3, r3
 8002c10:	2801      	cmp	r0, #1
 8002c12:	d12a      	bne.n	8002c6a <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c14:	3001      	adds	r0, #1
 8002c16:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c18:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c1a:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c1c:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8002c1e:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c20:	361c      	adds	r6, #28
 8002c22:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 8002c24:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c26:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 8002c28:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c2a:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002c2c:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c2e:	9b01      	ldr	r3, [sp, #4]
 8002c30:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c32:	68a3      	ldr	r3, [r4, #8]
 8002c34:	2b10      	cmp	r3, #16
 8002c36:	d10e      	bne.n	8002c56 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c38:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c3a:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002c3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00c      	beq.n	8002c5c <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c42:	230e      	movs	r3, #14
 8002c44:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c46:	4313      	orrs	r3, r2
 8002c48:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	6802      	ldr	r2, [r0, #0]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c52:	2000      	movs	r0, #0
}
 8002c54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002c56:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002c58:	60c2      	str	r2, [r0, #12]
 8002c5a:	e7ef      	b.n	8002c3c <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c5c:	2204      	movs	r2, #4
 8002c5e:	6803      	ldr	r3, [r0, #0]
 8002c60:	4393      	bics	r3, r2
 8002c62:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c64:	6802      	ldr	r2, [r0, #0]
 8002c66:	230a      	movs	r3, #10
 8002c68:	e7ed      	b.n	8002c46 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8002c6a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8002c6c:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8002c6e:	e7f1      	b.n	8002c54 <HAL_DMA_Start_IT+0x64>

08002c70 <HAL_DMA_Abort_IT>:
{
 8002c70:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c72:	1d84      	adds	r4, r0, #6
 8002c74:	7fe3      	ldrb	r3, [r4, #31]
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d004      	beq.n	8002c84 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c7a:	2304      	movs	r3, #4
 8002c7c:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8002c7e:	3b03      	subs	r3, #3
}
 8002c80:	0018      	movs	r0, r3
 8002c82:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c84:	210e      	movs	r1, #14
 8002c86:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c88:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	438a      	bics	r2, r1
 8002c8e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002c90:	2201      	movs	r2, #1
 8002c92:	6819      	ldr	r1, [r3, #0]
 8002c94:	4391      	bics	r1, r2
 8002c96:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002c98:	231c      	movs	r3, #28
 8002c9a:	402b      	ands	r3, r5
 8002c9c:	0015      	movs	r5, r2
 8002c9e:	409d      	lsls	r5, r3
 8002ca0:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 8002ca2:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002ca4:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002ca6:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8002ca8:	2400      	movs	r4, #0
 8002caa:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8002cac:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8002cae:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8002cb0:	42a2      	cmp	r2, r4
 8002cb2:	d0e5      	beq.n	8002c80 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8002cb4:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8002cb6:	0023      	movs	r3, r4
 8002cb8:	e7e2      	b.n	8002c80 <HAL_DMA_Abort_IT+0x10>

08002cba <HAL_DMA_IRQHandler>:
{
 8002cba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002cbc:	221c      	movs	r2, #28
 8002cbe:	2704      	movs	r7, #4
 8002cc0:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cc2:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002cc4:	4032      	ands	r2, r6
 8002cc6:	003e      	movs	r6, r7
 8002cc8:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cca:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002ccc:	6803      	ldr	r3, [r0, #0]
 8002cce:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002cd0:	4235      	tst	r5, r6
 8002cd2:	d00d      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x36>
 8002cd4:	423c      	tst	r4, r7
 8002cd6:	d00b      	beq.n	8002cf0 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	0692      	lsls	r2, r2, #26
 8002cdc:	d402      	bmi.n	8002ce4 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	43ba      	bics	r2, r7
 8002ce2:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8002ce4:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002ce6:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d019      	beq.n	8002d20 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8002cec:	4798      	blx	r3
  return;
 8002cee:	e017      	b.n	8002d20 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002cf0:	2702      	movs	r7, #2
 8002cf2:	003e      	movs	r6, r7
 8002cf4:	4096      	lsls	r6, r2
 8002cf6:	4235      	tst	r5, r6
 8002cf8:	d013      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x68>
 8002cfa:	423c      	tst	r4, r7
 8002cfc:	d011      	beq.n	8002d22 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	0692      	lsls	r2, r2, #26
 8002d02:	d406      	bmi.n	8002d12 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d04:	240a      	movs	r4, #10
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	43a2      	bics	r2, r4
 8002d0a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	1d83      	adds	r3, r0, #6
 8002d10:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8002d12:	2200      	movs	r2, #0
 8002d14:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d16:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002d18:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8002d1a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d1e5      	bne.n	8002cec <HAL_DMA_IRQHandler+0x32>
}
 8002d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8002d22:	2608      	movs	r6, #8
 8002d24:	0037      	movs	r7, r6
 8002d26:	4097      	lsls	r7, r2
 8002d28:	423d      	tst	r5, r7
 8002d2a:	d0f9      	beq.n	8002d20 <HAL_DMA_IRQHandler+0x66>
 8002d2c:	4234      	tst	r4, r6
 8002d2e:	d0f7      	beq.n	8002d20 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d30:	250e      	movs	r5, #14
 8002d32:	681c      	ldr	r4, [r3, #0]
 8002d34:	43ac      	bics	r4, r5
 8002d36:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d38:	2301      	movs	r3, #1
 8002d3a:	001c      	movs	r4, r3
 8002d3c:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8002d3e:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002d40:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d42:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002d44:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8002d46:	2200      	movs	r2, #0
 8002d48:	1d43      	adds	r3, r0, #5
 8002d4a:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8002d4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d4e:	e7e5      	b.n	8002d1c <HAL_DMA_IRQHandler+0x62>

08002d50 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002d50:	4a56      	ldr	r2, [pc, #344]	; (8002eac <HAL_GPIO_Init+0x15c>)
{
 8002d52:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002d54:	1882      	adds	r2, r0, r2
 8002d56:	1e54      	subs	r4, r2, #1
 8002d58:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 8002d5a:	2300      	movs	r3, #0
{
 8002d5c:	b085      	sub	sp, #20
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002d5e:	3205      	adds	r2, #5
 8002d60:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d62:	680a      	ldr	r2, [r1, #0]
 8002d64:	0014      	movs	r4, r2
 8002d66:	40dc      	lsrs	r4, r3
 8002d68:	d101      	bne.n	8002d6e <HAL_GPIO_Init+0x1e>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8002d6a:	b005      	add	sp, #20
 8002d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002d6e:	2501      	movs	r5, #1
 8002d70:	0014      	movs	r4, r2
 8002d72:	409d      	lsls	r5, r3
 8002d74:	402c      	ands	r4, r5
 8002d76:	9401      	str	r4, [sp, #4]
    if(iocurrent)
 8002d78:	422a      	tst	r2, r5
 8002d7a:	d100      	bne.n	8002d7e <HAL_GPIO_Init+0x2e>
 8002d7c:	e093      	b.n	8002ea6 <HAL_GPIO_Init+0x156>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002d7e:	684a      	ldr	r2, [r1, #4]
 8002d80:	9200      	str	r2, [sp, #0]
 8002d82:	2210      	movs	r2, #16
 8002d84:	9e00      	ldr	r6, [sp, #0]
 8002d86:	4396      	bics	r6, r2
 8002d88:	2e02      	cmp	r6, #2
 8002d8a:	d10f      	bne.n	8002dac <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8002d8c:	08da      	lsrs	r2, r3, #3
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002d8e:	2407      	movs	r4, #7
 8002d90:	0092      	lsls	r2, r2, #2
 8002d92:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8002d94:	6a17      	ldr	r7, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8002d96:	9202      	str	r2, [sp, #8]
 8002d98:	220f      	movs	r2, #15
 8002d9a:	401c      	ands	r4, r3
 8002d9c:	00a4      	lsls	r4, r4, #2
 8002d9e:	40a2      	lsls	r2, r4
 8002da0:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002da2:	690a      	ldr	r2, [r1, #16]
 8002da4:	40a2      	lsls	r2, r4
 8002da6:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 8002da8:	9a02      	ldr	r2, [sp, #8]
 8002daa:	6217      	str	r7, [r2, #32]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002dac:	2203      	movs	r2, #3
 8002dae:	005c      	lsls	r4, r3, #1
 8002db0:	40a2      	lsls	r2, r4
 8002db2:	3e01      	subs	r6, #1
 8002db4:	43d2      	mvns	r2, r2
 8002db6:	2e01      	cmp	r6, #1
 8002db8:	d80d      	bhi.n	8002dd6 <HAL_GPIO_Init+0x86>
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dba:	68ce      	ldr	r6, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8002dbc:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dbe:	40a6      	lsls	r6, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002dc0:	4017      	ands	r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dc2:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8002dc4:	6086      	str	r6, [r0, #8]
        temp= GPIOx->OTYPER;
 8002dc6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dc8:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002dca:	9d00      	ldr	r5, [sp, #0]
 8002dcc:	06ed      	lsls	r5, r5, #27
 8002dce:	0fed      	lsrs	r5, r5, #31
 8002dd0:	409d      	lsls	r5, r3
 8002dd2:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8002dd4:	6045      	str	r5, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dd6:	2503      	movs	r5, #3
 8002dd8:	9e00      	ldr	r6, [sp, #0]
      temp = GPIOx->MODER;
 8002dda:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ddc:	402e      	ands	r6, r5
 8002dde:	40a6      	lsls	r6, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002de0:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002de2:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8002de4:	6006      	str	r6, [r0, #0]
      temp = GPIOx->PUPDR;
 8002de6:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002de8:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002dea:	688e      	ldr	r6, [r1, #8]
 8002dec:	40a6      	lsls	r6, r4
 8002dee:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8002df0:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002df2:	9a00      	ldr	r2, [sp, #0]
 8002df4:	00d2      	lsls	r2, r2, #3
 8002df6:	d556      	bpl.n	8002ea6 <HAL_GPIO_Init+0x156>
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002df8:	001e      	movs	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dfa:	2701      	movs	r7, #1
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002dfc:	402e      	ands	r6, r5
 8002dfe:	00b6      	lsls	r6, r6, #2
 8002e00:	46b4      	mov	ip, r6
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e02:	4c2b      	ldr	r4, [pc, #172]	; (8002eb0 <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002e04:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e06:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002e08:	433a      	orrs	r2, r7
 8002e0a:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8002e0c:	4a29      	ldr	r2, [pc, #164]	; (8002eb4 <HAL_GPIO_Init+0x164>)
 8002e0e:	089c      	lsrs	r4, r3, #2
 8002e10:	00a4      	lsls	r4, r4, #2
 8002e12:	18a4      	adds	r4, r4, r2
 8002e14:	68a2      	ldr	r2, [r4, #8]
 8002e16:	9202      	str	r2, [sp, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002e18:	4662      	mov	r2, ip
 8002e1a:	4096      	lsls	r6, r2
 8002e1c:	9a02      	ldr	r2, [sp, #8]
 8002e1e:	43b2      	bics	r2, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002e20:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002e22:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002e24:	05f6      	lsls	r6, r6, #23
 8002e26:	2200      	movs	r2, #0
 8002e28:	42b0      	cmp	r0, r6
 8002e2a:	d010      	beq.n	8002e4e <HAL_GPIO_Init+0xfe>
 8002e2c:	4e22      	ldr	r6, [pc, #136]	; (8002eb8 <HAL_GPIO_Init+0x168>)
 8002e2e:	003a      	movs	r2, r7
 8002e30:	42b0      	cmp	r0, r6
 8002e32:	d00c      	beq.n	8002e4e <HAL_GPIO_Init+0xfe>
 8002e34:	4e21      	ldr	r6, [pc, #132]	; (8002ebc <HAL_GPIO_Init+0x16c>)
 8002e36:	19fa      	adds	r2, r7, r7
 8002e38:	42b0      	cmp	r0, r6
 8002e3a:	d008      	beq.n	8002e4e <HAL_GPIO_Init+0xfe>
 8002e3c:	4e20      	ldr	r6, [pc, #128]	; (8002ec0 <HAL_GPIO_Init+0x170>)
 8002e3e:	002a      	movs	r2, r5
 8002e40:	42b0      	cmp	r0, r6
 8002e42:	d004      	beq.n	8002e4e <HAL_GPIO_Init+0xfe>
 8002e44:	4d1f      	ldr	r5, [pc, #124]	; (8002ec4 <HAL_GPIO_Init+0x174>)
 8002e46:	19d2      	adds	r2, r2, r7
 8002e48:	42a8      	cmp	r0, r5
 8002e4a:	d000      	beq.n	8002e4e <HAL_GPIO_Init+0xfe>
 8002e4c:	9a03      	ldr	r2, [sp, #12]
 8002e4e:	4665      	mov	r5, ip
 8002e50:	40aa      	lsls	r2, r5
 8002e52:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e54:	9f00      	ldr	r7, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002e56:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e58:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8002e5a:	4a1b      	ldr	r2, [pc, #108]	; (8002ec8 <HAL_GPIO_Init+0x178>)
        temp &= ~((uint32_t)iocurrent);
 8002e5c:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 8002e5e:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8002e60:	9d01      	ldr	r5, [sp, #4]
        temp &= ~((uint32_t)iocurrent);
 8002e62:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8002e64:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e66:	03ff      	lsls	r7, r7, #15
 8002e68:	d401      	bmi.n	8002e6e <HAL_GPIO_Init+0x11e>
        temp &= ~((uint32_t)iocurrent);
 8002e6a:	0035      	movs	r5, r6
 8002e6c:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8002e6e:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8002e70:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8002e72:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e74:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002e76:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e78:	03bf      	lsls	r7, r7, #14
 8002e7a:	d401      	bmi.n	8002e80 <HAL_GPIO_Init+0x130>
        temp &= ~((uint32_t)iocurrent);
 8002e7c:	0035      	movs	r5, r6
 8002e7e:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8002e80:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8002e82:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8002e84:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e86:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002e88:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e8a:	02ff      	lsls	r7, r7, #11
 8002e8c:	d401      	bmi.n	8002e92 <HAL_GPIO_Init+0x142>
        temp &= ~((uint32_t)iocurrent);
 8002e8e:	0035      	movs	r5, r6
 8002e90:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8002e92:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002e94:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8002e96:	9e01      	ldr	r6, [sp, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e98:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002e9a:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e9c:	02bf      	lsls	r7, r7, #10
 8002e9e:	d401      	bmi.n	8002ea4 <HAL_GPIO_Init+0x154>
        temp &= ~((uint32_t)iocurrent);
 8002ea0:	4025      	ands	r5, r4
 8002ea2:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002ea4:	60d6      	str	r6, [r2, #12]
    position++;
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	e75b      	b.n	8002d62 <HAL_GPIO_Init+0x12>
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	afffe400 	.word	0xafffe400
 8002eb0:	40021000 	.word	0x40021000
 8002eb4:	40010000 	.word	0x40010000
 8002eb8:	50000400 	.word	0x50000400
 8002ebc:	50000800 	.word	0x50000800
 8002ec0:	50000c00 	.word	0x50000c00
 8002ec4:	50001000 	.word	0x50001000
 8002ec8:	40010400 	.word	0x40010400

08002ecc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8002ecc:	2a00      	cmp	r2, #0
 8002ece:	d001      	beq.n	8002ed4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ed0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002ed2:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002ed4:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002ed6:	e7fc      	b.n	8002ed2 <HAL_GPIO_WritePin+0x6>

08002ed8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002eda:	0004      	movs	r4, r0
  uint32_t tmp = 0U, i2sclk = 0U;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 8002edc:	2001      	movs	r0, #1
  if (hi2s == NULL)
 8002ede:	2c00      	cmp	r4, #0
 8002ee0:	d046      	beq.n	8002f70 <HAL_I2S_Init+0x98>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002ee2:	0026      	movs	r6, r4
 8002ee4:	3635      	adds	r6, #53	; 0x35
 8002ee6:	7833      	ldrb	r3, [r6, #0]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d105      	bne.n	8002efa <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002eee:	0023      	movs	r3, r4
 8002ef0:	3334      	adds	r3, #52	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002ef2:	0020      	movs	r0, r4
    hi2s->Lock = HAL_UNLOCKED;
 8002ef4:	701a      	strb	r2, [r3, #0]
    HAL_I2S_MspInit(hi2s);
 8002ef6:	f7ff fb49 	bl	800258c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002efa:	2002      	movs	r0, #2
 8002efc:	7030      	strb	r0, [r6, #0]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	4931      	ldr	r1, [pc, #196]	; (8002fc8 <HAL_I2S_Init+0xf0>)
 8002f02:	69da      	ldr	r2, [r3, #28]
 8002f04:	9101      	str	r1, [sp, #4]
 8002f06:	400a      	ands	r2, r1
 8002f08:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002f0a:	6218      	str	r0, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002f0c:	6963      	ldr	r3, [r4, #20]
 8002f0e:	4283      	cmp	r3, r0
 8002f10:	d036      	beq.n	8002f80 <HAL_I2S_Init+0xa8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002f12:	68e3      	ldr	r3, [r4, #12]
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002f14:	2510      	movs	r5, #16
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d000      	beq.n	8002f1c <HAL_I2S_Init+0x44>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002f1a:	196d      	adds	r5, r5, r5
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002f1c:	68a3      	ldr	r3, [r4, #8]
 8002f1e:	2b20      	cmp	r3, #32
 8002f20:	d800      	bhi.n	8002f24 <HAL_I2S_Init+0x4c>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002f22:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8002f24:	f000 f852 	bl	8002fcc <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002f28:	2380      	movs	r3, #128	; 0x80
 8002f2a:	6922      	ldr	r2, [r4, #16]
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d11f      	bne.n	8002f72 <HAL_I2S_Init+0x9a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002f32:	68e3      	ldr	r3, [r4, #12]
 8002f34:	6967      	ldr	r7, [r4, #20]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002f36:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d100      	bne.n	8002f3e <HAL_I2S_Init+0x66>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002f3c:	00e9      	lsls	r1, r5, #3
 8002f3e:	f7fd f8ed 	bl	800011c <__udivsi3>
 8002f42:	230a      	movs	r3, #10
 8002f44:	0039      	movs	r1, r7
 8002f46:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002f48:	f7fd f8e8 	bl	800011c <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002f4c:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002f4e:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 8002f50:	f7fd f8e4 	bl	800011c <__udivsi3>
 8002f54:	0002      	movs	r2, r0

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002f56:	2001      	movs	r0, #1
 8002f58:	0011      	movs	r1, r2

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002f5a:	4382      	bics	r2, r0
 8002f5c:	0853      	lsrs	r3, r2, #1
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002f5e:	4001      	ands	r1, r0
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002f60:	1e9a      	subs	r2, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002f62:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002f64:	2afd      	cmp	r2, #253	; 0xfd
 8002f66:	d90c      	bls.n	8002f82 <HAL_I2S_Init+0xaa>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002f68:	2310      	movs	r3, #16
 8002f6a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 8002f70:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002f72:	0029      	movs	r1, r5
 8002f74:	f7fd f8d2 	bl	800011c <__udivsi3>
 8002f78:	230a      	movs	r3, #10
 8002f7a:	6961      	ldr	r1, [r4, #20]
 8002f7c:	4358      	muls	r0, r3
 8002f7e:	e7e3      	b.n	8002f48 <HAL_I2S_Init+0x70>
    i2sodd = 0U;
 8002f80:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002f82:	430b      	orrs	r3, r1
 8002f84:	6921      	ldr	r1, [r4, #16]
 8002f86:	6822      	ldr	r2, [r4, #0]
 8002f88:	430b      	orrs	r3, r1
 8002f8a:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002f8c:	68a1      	ldr	r1, [r4, #8]
 8002f8e:	69d0      	ldr	r0, [r2, #28]
 8002f90:	6863      	ldr	r3, [r4, #4]
 8002f92:	9d01      	ldr	r5, [sp, #4]
 8002f94:	430b      	orrs	r3, r1
 8002f96:	4028      	ands	r0, r5
 8002f98:	4303      	orrs	r3, r0
 8002f9a:	68e0      	ldr	r0, [r4, #12]
 8002f9c:	4303      	orrs	r3, r0
 8002f9e:	69a0      	ldr	r0, [r4, #24]
 8002fa0:	4303      	orrs	r3, r0
 8002fa2:	2080      	movs	r0, #128	; 0x80
 8002fa4:	0100      	lsls	r0, r0, #4
 8002fa6:	4303      	orrs	r3, r0
 8002fa8:	61d3      	str	r3, [r2, #28]
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002faa:	2380      	movs	r3, #128	; 0x80
 8002fac:	4399      	bics	r1, r3
 8002fae:	2930      	cmp	r1, #48	; 0x30
 8002fb0:	d104      	bne.n	8002fbc <HAL_I2S_Init+0xe4>
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002fb2:	2380      	movs	r3, #128	; 0x80
 8002fb4:	69d1      	ldr	r1, [r2, #28]
 8002fb6:	015b      	lsls	r3, r3, #5
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002fbc:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002fbe:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002fc0:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8002fc2:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 8002fc4:	e7d4      	b.n	8002f70 <HAL_I2S_Init+0x98>
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	fffff040 	.word	0xfffff040

08002fcc <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fcc:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002fce:	4b19      	ldr	r3, [pc, #100]	; (8003034 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8002fd0:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8002fd2:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002fd4:	400a      	ands	r2, r1
 8002fd6:	2a08      	cmp	r2, #8
 8002fd8:	d029      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x62>
 8002fda:	2a0c      	cmp	r2, #12
 8002fdc:	d009      	beq.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x26>
 8002fde:	2a04      	cmp	r2, #4
 8002fe0:	d11d      	bne.n	800301e <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fe2:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8002fe4:	4b14      	ldr	r3, [pc, #80]	; (8003038 <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fe6:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8002fe8:	17c0      	asrs	r0, r0, #31
 8002fea:	4018      	ands	r0, r3
 8002fec:	4b13      	ldr	r3, [pc, #76]	; (800303c <HAL_RCC_GetSysClockFreq+0x70>)
 8002fee:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8002ff0:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ff2:	4813      	ldr	r0, [pc, #76]	; (8003040 <HAL_RCC_GetSysClockFreq+0x74>)
 8002ff4:	028a      	lsls	r2, r1, #10
 8002ff6:	0f12      	lsrs	r2, r2, #28
 8002ff8:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002ffa:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ffc:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002ffe:	0f89      	lsrs	r1, r1, #30
 8003000:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003002:	03c0      	lsls	r0, r0, #15
 8003004:	d504      	bpl.n	8003010 <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 8003006:	480f      	ldr	r0, [pc, #60]	; (8003044 <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 8003008:	4350      	muls	r0, r2
 800300a:	f7fd f887 	bl	800011c <__udivsi3>
 800300e:	e7ef      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	06db      	lsls	r3, r3, #27
 8003014:	d501      	bpl.n	800301a <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8003016:	480c      	ldr	r0, [pc, #48]	; (8003048 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003018:	e7f6      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 800301a:	4808      	ldr	r0, [pc, #32]	; (800303c <HAL_RCC_GetSysClockFreq+0x70>)
 800301c:	e7f4      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800301e:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003020:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003022:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003024:	041b      	lsls	r3, r3, #16
 8003026:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003028:	3301      	adds	r3, #1
 800302a:	4098      	lsls	r0, r3
  return sysclockfreq;
 800302c:	e7e0      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 800302e:	4805      	ldr	r0, [pc, #20]	; (8003044 <HAL_RCC_GetSysClockFreq+0x78>)
 8003030:	e7de      	b.n	8002ff0 <HAL_RCC_GetSysClockFreq+0x24>
 8003032:	46c0      	nop			; (mov r8, r8)
 8003034:	40021000 	.word	0x40021000
 8003038:	ff48e500 	.word	0xff48e500
 800303c:	00f42400 	.word	0x00f42400
 8003040:	08005bf9 	.word	0x08005bf9
 8003044:	007a1200 	.word	0x007a1200
 8003048:	003d0900 	.word	0x003d0900

0800304c <HAL_RCC_OscConfig>:
{
 800304c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800304e:	0005      	movs	r5, r0
 8003050:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8003052:	2800      	cmp	r0, #0
 8003054:	d058      	beq.n	8003108 <HAL_RCC_OscConfig+0xbc>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003056:	230c      	movs	r3, #12
 8003058:	4cb7      	ldr	r4, [pc, #732]	; (8003338 <HAL_RCC_OscConfig+0x2ec>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800305a:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800305e:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003060:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003062:	2380      	movs	r3, #128	; 0x80
 8003064:	025b      	lsls	r3, r3, #9
 8003066:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003068:	07d2      	lsls	r2, r2, #31
 800306a:	d441      	bmi.n	80030f0 <HAL_RCC_OscConfig+0xa4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800306c:	682b      	ldr	r3, [r5, #0]
 800306e:	079b      	lsls	r3, r3, #30
 8003070:	d500      	bpl.n	8003074 <HAL_RCC_OscConfig+0x28>
 8003072:	e08a      	b.n	800318a <HAL_RCC_OscConfig+0x13e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003074:	682b      	ldr	r3, [r5, #0]
 8003076:	06db      	lsls	r3, r3, #27
 8003078:	d528      	bpl.n	80030cc <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800307a:	2e00      	cmp	r6, #0
 800307c:	d000      	beq.n	8003080 <HAL_RCC_OscConfig+0x34>
 800307e:	e0e2      	b.n	8003246 <HAL_RCC_OscConfig+0x1fa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	059b      	lsls	r3, r3, #22
 8003084:	d502      	bpl.n	800308c <HAL_RCC_OscConfig+0x40>
 8003086:	69eb      	ldr	r3, [r5, #28]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d03d      	beq.n	8003108 <HAL_RCC_OscConfig+0xbc>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800308c:	6862      	ldr	r2, [r4, #4]
 800308e:	49ab      	ldr	r1, [pc, #684]	; (800333c <HAL_RCC_OscConfig+0x2f0>)
 8003090:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8003092:	400a      	ands	r2, r1
 8003094:	431a      	orrs	r2, r3
 8003096:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003098:	6861      	ldr	r1, [r4, #4]
 800309a:	6a2a      	ldr	r2, [r5, #32]
 800309c:	0209      	lsls	r1, r1, #8
 800309e:	0a09      	lsrs	r1, r1, #8
 80030a0:	0612      	lsls	r2, r2, #24
 80030a2:	430a      	orrs	r2, r1
 80030a4:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80030a6:	2280      	movs	r2, #128	; 0x80
 80030a8:	0b5b      	lsrs	r3, r3, #13
 80030aa:	3301      	adds	r3, #1
 80030ac:	0212      	lsls	r2, r2, #8
 80030ae:	409a      	lsls	r2, r3
 80030b0:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80030b2:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80030b4:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80030b6:	060a      	lsls	r2, r1, #24
 80030b8:	49a1      	ldr	r1, [pc, #644]	; (8003340 <HAL_RCC_OscConfig+0x2f4>)
 80030ba:	0f12      	lsrs	r2, r2, #28
 80030bc:	5c8a      	ldrb	r2, [r1, r2]
 80030be:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80030c0:	4aa0      	ldr	r2, [pc, #640]	; (8003344 <HAL_RCC_OscConfig+0x2f8>)
 80030c2:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80030c4:	f7ff fcb8 	bl	8002a38 <HAL_InitTick>
        if(status != HAL_OK)
 80030c8:	2800      	cmp	r0, #0
 80030ca:	d134      	bne.n	8003136 <HAL_RCC_OscConfig+0xea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030cc:	682b      	ldr	r3, [r5, #0]
 80030ce:	071b      	lsls	r3, r3, #28
 80030d0:	d500      	bpl.n	80030d4 <HAL_RCC_OscConfig+0x88>
 80030d2:	e0ef      	b.n	80032b4 <HAL_RCC_OscConfig+0x268>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d4:	682b      	ldr	r3, [r5, #0]
 80030d6:	075b      	lsls	r3, r3, #29
 80030d8:	d500      	bpl.n	80030dc <HAL_RCC_OscConfig+0x90>
 80030da:	e111      	b.n	8003300 <HAL_RCC_OscConfig+0x2b4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030dc:	682b      	ldr	r3, [r5, #0]
 80030de:	069b      	lsls	r3, r3, #26
 80030e0:	d500      	bpl.n	80030e4 <HAL_RCC_OscConfig+0x98>
 80030e2:	e196      	b.n	8003412 <HAL_RCC_OscConfig+0x3c6>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d000      	beq.n	80030ec <HAL_RCC_OscConfig+0xa0>
 80030ea:	e1c5      	b.n	8003478 <HAL_RCC_OscConfig+0x42c>
  return HAL_OK;
 80030ec:	2000      	movs	r0, #0
 80030ee:	e022      	b.n	8003136 <HAL_RCC_OscConfig+0xea>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030f0:	2e08      	cmp	r6, #8
 80030f2:	d003      	beq.n	80030fc <HAL_RCC_OscConfig+0xb0>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80030f4:	2e0c      	cmp	r6, #12
 80030f6:	d109      	bne.n	800310c <HAL_RCC_OscConfig+0xc0>
 80030f8:	2f00      	cmp	r7, #0
 80030fa:	d007      	beq.n	800310c <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	039b      	lsls	r3, r3, #14
 8003100:	d5b4      	bpl.n	800306c <HAL_RCC_OscConfig+0x20>
 8003102:	686b      	ldr	r3, [r5, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1b1      	bne.n	800306c <HAL_RCC_OscConfig+0x20>
          return HAL_ERROR;
 8003108:	2001      	movs	r0, #1
 800310a:	e014      	b.n	8003136 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800310c:	686a      	ldr	r2, [r5, #4]
 800310e:	429a      	cmp	r2, r3
 8003110:	d113      	bne.n	800313a <HAL_RCC_OscConfig+0xee>
 8003112:	6822      	ldr	r2, [r4, #0]
 8003114:	4313      	orrs	r3, r2
 8003116:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003118:	f7ff fcc2 	bl	8002aa0 <HAL_GetTick>
 800311c:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800311e:	2280      	movs	r2, #128	; 0x80
 8003120:	6823      	ldr	r3, [r4, #0]
 8003122:	0292      	lsls	r2, r2, #10
 8003124:	4213      	tst	r3, r2
 8003126:	d1a1      	bne.n	800306c <HAL_RCC_OscConfig+0x20>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003128:	f7ff fcba 	bl	8002aa0 <HAL_GetTick>
 800312c:	9b01      	ldr	r3, [sp, #4]
 800312e:	1ac0      	subs	r0, r0, r3
 8003130:	2864      	cmp	r0, #100	; 0x64
 8003132:	d9f4      	bls.n	800311e <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8003134:	2003      	movs	r0, #3
}
 8003136:	b007      	add	sp, #28
 8003138:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800313a:	21a0      	movs	r1, #160	; 0xa0
 800313c:	02c9      	lsls	r1, r1, #11
 800313e:	428a      	cmp	r2, r1
 8003140:	d105      	bne.n	800314e <HAL_RCC_OscConfig+0x102>
 8003142:	2280      	movs	r2, #128	; 0x80
 8003144:	6821      	ldr	r1, [r4, #0]
 8003146:	02d2      	lsls	r2, r2, #11
 8003148:	430a      	orrs	r2, r1
 800314a:	6022      	str	r2, [r4, #0]
 800314c:	e7e1      	b.n	8003112 <HAL_RCC_OscConfig+0xc6>
 800314e:	6821      	ldr	r1, [r4, #0]
 8003150:	487d      	ldr	r0, [pc, #500]	; (8003348 <HAL_RCC_OscConfig+0x2fc>)
 8003152:	4001      	ands	r1, r0
 8003154:	6021      	str	r1, [r4, #0]
 8003156:	6821      	ldr	r1, [r4, #0]
 8003158:	400b      	ands	r3, r1
 800315a:	9305      	str	r3, [sp, #20]
 800315c:	9b05      	ldr	r3, [sp, #20]
 800315e:	497b      	ldr	r1, [pc, #492]	; (800334c <HAL_RCC_OscConfig+0x300>)
 8003160:	6823      	ldr	r3, [r4, #0]
 8003162:	400b      	ands	r3, r1
 8003164:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003166:	2a00      	cmp	r2, #0
 8003168:	d1d6      	bne.n	8003118 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 800316a:	f7ff fc99 	bl	8002aa0 <HAL_GetTick>
 800316e:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003170:	2280      	movs	r2, #128	; 0x80
 8003172:	6823      	ldr	r3, [r4, #0]
 8003174:	0292      	lsls	r2, r2, #10
 8003176:	4213      	tst	r3, r2
 8003178:	d100      	bne.n	800317c <HAL_RCC_OscConfig+0x130>
 800317a:	e777      	b.n	800306c <HAL_RCC_OscConfig+0x20>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800317c:	f7ff fc90 	bl	8002aa0 <HAL_GetTick>
 8003180:	9b01      	ldr	r3, [sp, #4]
 8003182:	1ac0      	subs	r0, r0, r3
 8003184:	2864      	cmp	r0, #100	; 0x64
 8003186:	d9f3      	bls.n	8003170 <HAL_RCC_OscConfig+0x124>
 8003188:	e7d4      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800318a:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 800318c:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800318e:	4213      	tst	r3, r2
 8003190:	d003      	beq.n	800319a <HAL_RCC_OscConfig+0x14e>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003192:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003194:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8003196:	4311      	orrs	r1, r2
 8003198:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800319a:	2e04      	cmp	r6, #4
 800319c:	d003      	beq.n	80031a6 <HAL_RCC_OscConfig+0x15a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800319e:	2e0c      	cmp	r6, #12
 80031a0:	d123      	bne.n	80031ea <HAL_RCC_OscConfig+0x19e>
 80031a2:	2f00      	cmp	r7, #0
 80031a4:	d121      	bne.n	80031ea <HAL_RCC_OscConfig+0x19e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80031a6:	6822      	ldr	r2, [r4, #0]
 80031a8:	0752      	lsls	r2, r2, #29
 80031aa:	d501      	bpl.n	80031b0 <HAL_RCC_OscConfig+0x164>
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d0ab      	beq.n	8003108 <HAL_RCC_OscConfig+0xbc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b0:	6861      	ldr	r1, [r4, #4]
 80031b2:	692a      	ldr	r2, [r5, #16]
 80031b4:	4866      	ldr	r0, [pc, #408]	; (8003350 <HAL_RCC_OscConfig+0x304>)
 80031b6:	0212      	lsls	r2, r2, #8
 80031b8:	4001      	ands	r1, r0
 80031ba:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80031bc:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031be:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80031c0:	6822      	ldr	r2, [r4, #0]
 80031c2:	438a      	bics	r2, r1
 80031c4:	4313      	orrs	r3, r2
 80031c6:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80031c8:	f7ff ff00 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 80031cc:	68e3      	ldr	r3, [r4, #12]
 80031ce:	4a5c      	ldr	r2, [pc, #368]	; (8003340 <HAL_RCC_OscConfig+0x2f4>)
 80031d0:	061b      	lsls	r3, r3, #24
 80031d2:	0f1b      	lsrs	r3, r3, #28
 80031d4:	5cd3      	ldrb	r3, [r2, r3]
 80031d6:	40d8      	lsrs	r0, r3
 80031d8:	4b5a      	ldr	r3, [pc, #360]	; (8003344 <HAL_RCC_OscConfig+0x2f8>)
 80031da:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80031dc:	2000      	movs	r0, #0
 80031de:	f7ff fc2b 	bl	8002a38 <HAL_InitTick>
      if(status != HAL_OK)
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d100      	bne.n	80031e8 <HAL_RCC_OscConfig+0x19c>
 80031e6:	e745      	b.n	8003074 <HAL_RCC_OscConfig+0x28>
 80031e8:	e7a5      	b.n	8003136 <HAL_RCC_OscConfig+0xea>
      if(hsi_state != RCC_HSI_OFF)
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d019      	beq.n	8003222 <HAL_RCC_OscConfig+0x1d6>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80031ee:	2109      	movs	r1, #9
 80031f0:	6822      	ldr	r2, [r4, #0]
 80031f2:	438a      	bics	r2, r1
 80031f4:	4313      	orrs	r3, r2
 80031f6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80031f8:	f7ff fc52 	bl	8002aa0 <HAL_GetTick>
 80031fc:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031fe:	2204      	movs	r2, #4
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	4213      	tst	r3, r2
 8003204:	d007      	beq.n	8003216 <HAL_RCC_OscConfig+0x1ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003206:	6862      	ldr	r2, [r4, #4]
 8003208:	692b      	ldr	r3, [r5, #16]
 800320a:	4951      	ldr	r1, [pc, #324]	; (8003350 <HAL_RCC_OscConfig+0x304>)
 800320c:	021b      	lsls	r3, r3, #8
 800320e:	400a      	ands	r2, r1
 8003210:	4313      	orrs	r3, r2
 8003212:	6063      	str	r3, [r4, #4]
 8003214:	e72e      	b.n	8003074 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003216:	f7ff fc43 	bl	8002aa0 <HAL_GetTick>
 800321a:	1bc0      	subs	r0, r0, r7
 800321c:	2802      	cmp	r0, #2
 800321e:	d9ee      	bls.n	80031fe <HAL_RCC_OscConfig+0x1b2>
 8003220:	e788      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_HSI_DISABLE();
 8003222:	2201      	movs	r2, #1
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	4393      	bics	r3, r2
 8003228:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800322a:	f7ff fc39 	bl	8002aa0 <HAL_GetTick>
 800322e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003230:	2204      	movs	r2, #4
 8003232:	6823      	ldr	r3, [r4, #0]
 8003234:	4213      	tst	r3, r2
 8003236:	d100      	bne.n	800323a <HAL_RCC_OscConfig+0x1ee>
 8003238:	e71c      	b.n	8003074 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800323a:	f7ff fc31 	bl	8002aa0 <HAL_GetTick>
 800323e:	1bc0      	subs	r0, r0, r7
 8003240:	2802      	cmp	r0, #2
 8003242:	d9f5      	bls.n	8003230 <HAL_RCC_OscConfig+0x1e4>
 8003244:	e776      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003246:	69eb      	ldr	r3, [r5, #28]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d020      	beq.n	800328e <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_MSI_ENABLE();
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	6822      	ldr	r2, [r4, #0]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4313      	orrs	r3, r2
 8003254:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003256:	f7ff fc23 	bl	8002aa0 <HAL_GetTick>
 800325a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800325c:	2280      	movs	r2, #128	; 0x80
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	0092      	lsls	r2, r2, #2
 8003262:	4213      	tst	r3, r2
 8003264:	d00d      	beq.n	8003282 <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003266:	6863      	ldr	r3, [r4, #4]
 8003268:	4a34      	ldr	r2, [pc, #208]	; (800333c <HAL_RCC_OscConfig+0x2f0>)
 800326a:	4013      	ands	r3, r2
 800326c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800326e:	4313      	orrs	r3, r2
 8003270:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003272:	6862      	ldr	r2, [r4, #4]
 8003274:	6a2b      	ldr	r3, [r5, #32]
 8003276:	0212      	lsls	r2, r2, #8
 8003278:	061b      	lsls	r3, r3, #24
 800327a:	0a12      	lsrs	r2, r2, #8
 800327c:	4313      	orrs	r3, r2
 800327e:	6063      	str	r3, [r4, #4]
 8003280:	e724      	b.n	80030cc <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003282:	f7ff fc0d 	bl	8002aa0 <HAL_GetTick>
 8003286:	1bc0      	subs	r0, r0, r7
 8003288:	2802      	cmp	r0, #2
 800328a:	d9e7      	bls.n	800325c <HAL_RCC_OscConfig+0x210>
 800328c:	e752      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_MSI_DISABLE();
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	4a30      	ldr	r2, [pc, #192]	; (8003354 <HAL_RCC_OscConfig+0x308>)
 8003292:	4013      	ands	r3, r2
 8003294:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003296:	f7ff fc03 	bl	8002aa0 <HAL_GetTick>
 800329a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800329c:	2280      	movs	r2, #128	; 0x80
 800329e:	6823      	ldr	r3, [r4, #0]
 80032a0:	0092      	lsls	r2, r2, #2
 80032a2:	4213      	tst	r3, r2
 80032a4:	d100      	bne.n	80032a8 <HAL_RCC_OscConfig+0x25c>
 80032a6:	e711      	b.n	80030cc <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80032a8:	f7ff fbfa 	bl	8002aa0 <HAL_GetTick>
 80032ac:	1bc0      	subs	r0, r0, r7
 80032ae:	2802      	cmp	r0, #2
 80032b0:	d9f4      	bls.n	800329c <HAL_RCC_OscConfig+0x250>
 80032b2:	e73f      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032b4:	696a      	ldr	r2, [r5, #20]
 80032b6:	2301      	movs	r3, #1
 80032b8:	2a00      	cmp	r2, #0
 80032ba:	d010      	beq.n	80032de <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_ENABLE();
 80032bc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80032be:	4313      	orrs	r3, r2
 80032c0:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80032c2:	f7ff fbed 	bl	8002aa0 <HAL_GetTick>
 80032c6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80032c8:	2202      	movs	r2, #2
 80032ca:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80032cc:	4213      	tst	r3, r2
 80032ce:	d000      	beq.n	80032d2 <HAL_RCC_OscConfig+0x286>
 80032d0:	e700      	b.n	80030d4 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032d2:	f7ff fbe5 	bl	8002aa0 <HAL_GetTick>
 80032d6:	1bc0      	subs	r0, r0, r7
 80032d8:	2802      	cmp	r0, #2
 80032da:	d9f5      	bls.n	80032c8 <HAL_RCC_OscConfig+0x27c>
 80032dc:	e72a      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
      __HAL_RCC_LSI_DISABLE();
 80032de:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80032e0:	439a      	bics	r2, r3
 80032e2:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80032e4:	f7ff fbdc 	bl	8002aa0 <HAL_GetTick>
 80032e8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032ea:	2202      	movs	r2, #2
 80032ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80032ee:	4213      	tst	r3, r2
 80032f0:	d100      	bne.n	80032f4 <HAL_RCC_OscConfig+0x2a8>
 80032f2:	e6ef      	b.n	80030d4 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032f4:	f7ff fbd4 	bl	8002aa0 <HAL_GetTick>
 80032f8:	1bc0      	subs	r0, r0, r7
 80032fa:	2802      	cmp	r0, #2
 80032fc:	d9f5      	bls.n	80032ea <HAL_RCC_OscConfig+0x29e>
 80032fe:	e719      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003300:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003302:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003304:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003306:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8003308:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800330a:	421a      	tst	r2, r3
 800330c:	d104      	bne.n	8003318 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003310:	4313      	orrs	r3, r2
 8003312:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003314:	2301      	movs	r3, #1
 8003316:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003318:	2280      	movs	r2, #128	; 0x80
 800331a:	4f0f      	ldr	r7, [pc, #60]	; (8003358 <HAL_RCC_OscConfig+0x30c>)
 800331c:	0052      	lsls	r2, r2, #1
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	4213      	tst	r3, r2
 8003322:	d01b      	beq.n	800335c <HAL_RCC_OscConfig+0x310>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003324:	2280      	movs	r2, #128	; 0x80
 8003326:	68ab      	ldr	r3, [r5, #8]
 8003328:	0052      	lsls	r2, r2, #1
 800332a:	4293      	cmp	r3, r2
 800332c:	d12c      	bne.n	8003388 <HAL_RCC_OscConfig+0x33c>
 800332e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003330:	4313      	orrs	r3, r2
 8003332:	6523      	str	r3, [r4, #80]	; 0x50
 8003334:	e04d      	b.n	80033d2 <HAL_RCC_OscConfig+0x386>
 8003336:	46c0      	nop			; (mov r8, r8)
 8003338:	40021000 	.word	0x40021000
 800333c:	ffff1fff 	.word	0xffff1fff
 8003340:	08005be9 	.word	0x08005be9
 8003344:	20000000 	.word	0x20000000
 8003348:	fffeffff 	.word	0xfffeffff
 800334c:	fffbffff 	.word	0xfffbffff
 8003350:	ffffe0ff 	.word	0xffffe0ff
 8003354:	fffffeff 	.word	0xfffffeff
 8003358:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800335c:	2280      	movs	r2, #128	; 0x80
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	0052      	lsls	r2, r2, #1
 8003362:	4313      	orrs	r3, r2
 8003364:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003366:	f7ff fb9b 	bl	8002aa0 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800336a:	2380      	movs	r3, #128	; 0x80
 800336c:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800336e:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003370:	9303      	str	r3, [sp, #12]
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	9a03      	ldr	r2, [sp, #12]
 8003376:	4213      	tst	r3, r2
 8003378:	d1d4      	bne.n	8003324 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800337a:	f7ff fb91 	bl	8002aa0 <HAL_GetTick>
 800337e:	9b02      	ldr	r3, [sp, #8]
 8003380:	1ac0      	subs	r0, r0, r3
 8003382:	2864      	cmp	r0, #100	; 0x64
 8003384:	d9f5      	bls.n	8003372 <HAL_RCC_OscConfig+0x326>
 8003386:	e6d5      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003388:	2b00      	cmp	r3, #0
 800338a:	d116      	bne.n	80033ba <HAL_RCC_OscConfig+0x36e>
 800338c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800338e:	4a6b      	ldr	r2, [pc, #428]	; (800353c <HAL_RCC_OscConfig+0x4f0>)
 8003390:	4013      	ands	r3, r2
 8003392:	6523      	str	r3, [r4, #80]	; 0x50
 8003394:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003396:	4a6a      	ldr	r2, [pc, #424]	; (8003540 <HAL_RCC_OscConfig+0x4f4>)
 8003398:	4013      	ands	r3, r2
 800339a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800339c:	f7ff fb80 	bl	8002aa0 <HAL_GetTick>
 80033a0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033a2:	2280      	movs	r2, #128	; 0x80
 80033a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80033a6:	0092      	lsls	r2, r2, #2
 80033a8:	4213      	tst	r3, r2
 80033aa:	d01a      	beq.n	80033e2 <HAL_RCC_OscConfig+0x396>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033ac:	f7ff fb78 	bl	8002aa0 <HAL_GetTick>
 80033b0:	4b64      	ldr	r3, [pc, #400]	; (8003544 <HAL_RCC_OscConfig+0x4f8>)
 80033b2:	1bc0      	subs	r0, r0, r7
 80033b4:	4298      	cmp	r0, r3
 80033b6:	d9f4      	bls.n	80033a2 <HAL_RCC_OscConfig+0x356>
 80033b8:	e6bc      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033ba:	21a0      	movs	r1, #160	; 0xa0
 80033bc:	00c9      	lsls	r1, r1, #3
 80033be:	428b      	cmp	r3, r1
 80033c0:	d118      	bne.n	80033f4 <HAL_RCC_OscConfig+0x3a8>
 80033c2:	2380      	movs	r3, #128	; 0x80
 80033c4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80033c6:	00db      	lsls	r3, r3, #3
 80033c8:	430b      	orrs	r3, r1
 80033ca:	6523      	str	r3, [r4, #80]	; 0x50
 80033cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80033ce:	431a      	orrs	r2, r3
 80033d0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80033d2:	f7ff fb65 	bl	8002aa0 <HAL_GetTick>
 80033d6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033d8:	2280      	movs	r2, #128	; 0x80
 80033da:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80033dc:	0092      	lsls	r2, r2, #2
 80033de:	4213      	tst	r3, r2
 80033e0:	d010      	beq.n	8003404 <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 80033e2:	9b01      	ldr	r3, [sp, #4]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d000      	beq.n	80033ea <HAL_RCC_OscConfig+0x39e>
 80033e8:	e678      	b.n	80030dc <HAL_RCC_OscConfig+0x90>
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033ec:	4a56      	ldr	r2, [pc, #344]	; (8003548 <HAL_RCC_OscConfig+0x4fc>)
 80033ee:	4013      	ands	r3, r2
 80033f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80033f2:	e673      	b.n	80030dc <HAL_RCC_OscConfig+0x90>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80033f6:	4a51      	ldr	r2, [pc, #324]	; (800353c <HAL_RCC_OscConfig+0x4f0>)
 80033f8:	4013      	ands	r3, r2
 80033fa:	6523      	str	r3, [r4, #80]	; 0x50
 80033fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80033fe:	4a50      	ldr	r2, [pc, #320]	; (8003540 <HAL_RCC_OscConfig+0x4f4>)
 8003400:	4013      	ands	r3, r2
 8003402:	e796      	b.n	8003332 <HAL_RCC_OscConfig+0x2e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003404:	f7ff fb4c 	bl	8002aa0 <HAL_GetTick>
 8003408:	4b4e      	ldr	r3, [pc, #312]	; (8003544 <HAL_RCC_OscConfig+0x4f8>)
 800340a:	1bc0      	subs	r0, r0, r7
 800340c:	4298      	cmp	r0, r3
 800340e:	d9e3      	bls.n	80033d8 <HAL_RCC_OscConfig+0x38c>
 8003410:	e690      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003412:	69a9      	ldr	r1, [r5, #24]
 8003414:	2301      	movs	r3, #1
 8003416:	4a4d      	ldr	r2, [pc, #308]	; (800354c <HAL_RCC_OscConfig+0x500>)
 8003418:	2900      	cmp	r1, #0
 800341a:	d018      	beq.n	800344e <HAL_RCC_OscConfig+0x402>
        __HAL_RCC_HSI48_ENABLE();
 800341c:	68a1      	ldr	r1, [r4, #8]
 800341e:	4319      	orrs	r1, r3
 8003420:	60a1      	str	r1, [r4, #8]
 8003422:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003424:	430b      	orrs	r3, r1
 8003426:	6363      	str	r3, [r4, #52]	; 0x34
 8003428:	2380      	movs	r3, #128	; 0x80
 800342a:	6a11      	ldr	r1, [r2, #32]
 800342c:	019b      	lsls	r3, r3, #6
 800342e:	430b      	orrs	r3, r1
 8003430:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003432:	f7ff fb35 	bl	8002aa0 <HAL_GetTick>
 8003436:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003438:	2202      	movs	r2, #2
 800343a:	68a3      	ldr	r3, [r4, #8]
 800343c:	4213      	tst	r3, r2
 800343e:	d000      	beq.n	8003442 <HAL_RCC_OscConfig+0x3f6>
 8003440:	e650      	b.n	80030e4 <HAL_RCC_OscConfig+0x98>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003442:	f7ff fb2d 	bl	8002aa0 <HAL_GetTick>
 8003446:	1bc0      	subs	r0, r0, r7
 8003448:	2802      	cmp	r0, #2
 800344a:	d9f5      	bls.n	8003438 <HAL_RCC_OscConfig+0x3ec>
 800344c:	e672      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_HSI48_DISABLE();
 800344e:	68a1      	ldr	r1, [r4, #8]
 8003450:	4399      	bics	r1, r3
 8003452:	60a1      	str	r1, [r4, #8]
 8003454:	6a13      	ldr	r3, [r2, #32]
 8003456:	493e      	ldr	r1, [pc, #248]	; (8003550 <HAL_RCC_OscConfig+0x504>)
 8003458:	400b      	ands	r3, r1
 800345a:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800345c:	f7ff fb20 	bl	8002aa0 <HAL_GetTick>
 8003460:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003462:	2202      	movs	r2, #2
 8003464:	68a3      	ldr	r3, [r4, #8]
 8003466:	4213      	tst	r3, r2
 8003468:	d100      	bne.n	800346c <HAL_RCC_OscConfig+0x420>
 800346a:	e63b      	b.n	80030e4 <HAL_RCC_OscConfig+0x98>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800346c:	f7ff fb18 	bl	8002aa0 <HAL_GetTick>
 8003470:	1bc0      	subs	r0, r0, r7
 8003472:	2802      	cmp	r0, #2
 8003474:	d9f5      	bls.n	8003462 <HAL_RCC_OscConfig+0x416>
 8003476:	e65d      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003478:	2e0c      	cmp	r6, #12
 800347a:	d043      	beq.n	8003504 <HAL_RCC_OscConfig+0x4b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800347c:	4a35      	ldr	r2, [pc, #212]	; (8003554 <HAL_RCC_OscConfig+0x508>)
 800347e:	2b02      	cmp	r3, #2
 8003480:	d12e      	bne.n	80034e0 <HAL_RCC_OscConfig+0x494>
        __HAL_RCC_PLL_DISABLE();
 8003482:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003484:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003486:	4013      	ands	r3, r2
 8003488:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800348a:	f7ff fb09 	bl	8002aa0 <HAL_GetTick>
 800348e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003490:	04bf      	lsls	r7, r7, #18
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	423b      	tst	r3, r7
 8003496:	d11d      	bne.n	80034d4 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003498:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800349a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800349c:	68e2      	ldr	r2, [r4, #12]
 800349e:	430b      	orrs	r3, r1
 80034a0:	492d      	ldr	r1, [pc, #180]	; (8003558 <HAL_RCC_OscConfig+0x50c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80034a2:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034a4:	400a      	ands	r2, r1
 80034a6:	4313      	orrs	r3, r2
 80034a8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80034aa:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80034b0:	2380      	movs	r3, #128	; 0x80
 80034b2:	6822      	ldr	r2, [r4, #0]
 80034b4:	045b      	lsls	r3, r3, #17
 80034b6:	4313      	orrs	r3, r2
 80034b8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80034ba:	f7ff faf1 	bl	8002aa0 <HAL_GetTick>
 80034be:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80034c0:	6823      	ldr	r3, [r4, #0]
 80034c2:	4233      	tst	r3, r6
 80034c4:	d000      	beq.n	80034c8 <HAL_RCC_OscConfig+0x47c>
 80034c6:	e611      	b.n	80030ec <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034c8:	f7ff faea 	bl	8002aa0 <HAL_GetTick>
 80034cc:	1b40      	subs	r0, r0, r5
 80034ce:	2802      	cmp	r0, #2
 80034d0:	d9f6      	bls.n	80034c0 <HAL_RCC_OscConfig+0x474>
 80034d2:	e62f      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034d4:	f7ff fae4 	bl	8002aa0 <HAL_GetTick>
 80034d8:	1b80      	subs	r0, r0, r6
 80034da:	2802      	cmp	r0, #2
 80034dc:	d9d9      	bls.n	8003492 <HAL_RCC_OscConfig+0x446>
 80034de:	e629      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_PLL_DISABLE();
 80034e0:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034e2:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80034e4:	4013      	ands	r3, r2
 80034e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80034e8:	f7ff fada 	bl	8002aa0 <HAL_GetTick>
 80034ec:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034ee:	04b6      	lsls	r6, r6, #18
 80034f0:	6823      	ldr	r3, [r4, #0]
 80034f2:	4233      	tst	r3, r6
 80034f4:	d100      	bne.n	80034f8 <HAL_RCC_OscConfig+0x4ac>
 80034f6:	e5f9      	b.n	80030ec <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f8:	f7ff fad2 	bl	8002aa0 <HAL_GetTick>
 80034fc:	1b40      	subs	r0, r0, r5
 80034fe:	2802      	cmp	r0, #2
 8003500:	d9f6      	bls.n	80034f0 <HAL_RCC_OscConfig+0x4a4>
 8003502:	e617      	b.n	8003134 <HAL_RCC_OscConfig+0xe8>
        return HAL_ERROR;
 8003504:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003506:	2b01      	cmp	r3, #1
 8003508:	d100      	bne.n	800350c <HAL_RCC_OscConfig+0x4c0>
 800350a:	e614      	b.n	8003136 <HAL_RCC_OscConfig+0xea>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800350c:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 800350e:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003510:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8003512:	0252      	lsls	r2, r2, #9
 8003514:	401a      	ands	r2, r3
 8003516:	428a      	cmp	r2, r1
 8003518:	d000      	beq.n	800351c <HAL_RCC_OscConfig+0x4d0>
 800351a:	e5f5      	b.n	8003108 <HAL_RCC_OscConfig+0xbc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800351c:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800351e:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003520:	0392      	lsls	r2, r2, #14
 8003522:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003524:	428a      	cmp	r2, r1
 8003526:	d000      	beq.n	800352a <HAL_RCC_OscConfig+0x4de>
 8003528:	e5ee      	b.n	8003108 <HAL_RCC_OscConfig+0xbc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800352a:	22c0      	movs	r2, #192	; 0xc0
 800352c:	0412      	lsls	r2, r2, #16
 800352e:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003530:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003532:	4293      	cmp	r3, r2
 8003534:	d100      	bne.n	8003538 <HAL_RCC_OscConfig+0x4ec>
 8003536:	e5d9      	b.n	80030ec <HAL_RCC_OscConfig+0xa0>
 8003538:	e5e6      	b.n	8003108 <HAL_RCC_OscConfig+0xbc>
 800353a:	46c0      	nop			; (mov r8, r8)
 800353c:	fffffeff 	.word	0xfffffeff
 8003540:	fffffbff 	.word	0xfffffbff
 8003544:	00001388 	.word	0x00001388
 8003548:	efffffff 	.word	0xefffffff
 800354c:	40010000 	.word	0x40010000
 8003550:	ffffdfff 	.word	0xffffdfff
 8003554:	feffffff 	.word	0xfeffffff
 8003558:	ff02ffff 	.word	0xff02ffff

0800355c <HAL_RCC_ClockConfig>:
{
 800355c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800355e:	1e04      	subs	r4, r0, #0
 8003560:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8003562:	d101      	bne.n	8003568 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8003564:	2001      	movs	r0, #1
}
 8003566:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003568:	2201      	movs	r2, #1
 800356a:	4d51      	ldr	r5, [pc, #324]	; (80036b0 <HAL_RCC_ClockConfig+0x154>)
 800356c:	9901      	ldr	r1, [sp, #4]
 800356e:	682b      	ldr	r3, [r5, #0]
 8003570:	4013      	ands	r3, r2
 8003572:	428b      	cmp	r3, r1
 8003574:	d327      	bcc.n	80035c6 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003576:	6822      	ldr	r2, [r4, #0]
 8003578:	0793      	lsls	r3, r2, #30
 800357a:	d42f      	bmi.n	80035dc <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800357c:	07d3      	lsls	r3, r2, #31
 800357e:	d435      	bmi.n	80035ec <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003580:	2301      	movs	r3, #1
 8003582:	682a      	ldr	r2, [r5, #0]
 8003584:	9901      	ldr	r1, [sp, #4]
 8003586:	401a      	ands	r2, r3
 8003588:	428a      	cmp	r2, r1
 800358a:	d900      	bls.n	800358e <HAL_RCC_ClockConfig+0x32>
 800358c:	e081      	b.n	8003692 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800358e:	6822      	ldr	r2, [r4, #0]
 8003590:	4d48      	ldr	r5, [pc, #288]	; (80036b4 <HAL_RCC_ClockConfig+0x158>)
 8003592:	0753      	lsls	r3, r2, #29
 8003594:	d500      	bpl.n	8003598 <HAL_RCC_ClockConfig+0x3c>
 8003596:	e084      	b.n	80036a2 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003598:	0713      	lsls	r3, r2, #28
 800359a:	d506      	bpl.n	80035aa <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800359c:	68ea      	ldr	r2, [r5, #12]
 800359e:	6923      	ldr	r3, [r4, #16]
 80035a0:	4945      	ldr	r1, [pc, #276]	; (80036b8 <HAL_RCC_ClockConfig+0x15c>)
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	400a      	ands	r2, r1
 80035a6:	4313      	orrs	r3, r2
 80035a8:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80035aa:	f7ff fd0f 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 80035ae:	68eb      	ldr	r3, [r5, #12]
 80035b0:	4a42      	ldr	r2, [pc, #264]	; (80036bc <HAL_RCC_ClockConfig+0x160>)
 80035b2:	061b      	lsls	r3, r3, #24
 80035b4:	0f1b      	lsrs	r3, r3, #28
 80035b6:	5cd3      	ldrb	r3, [r2, r3]
 80035b8:	40d8      	lsrs	r0, r3
 80035ba:	4b41      	ldr	r3, [pc, #260]	; (80036c0 <HAL_RCC_ClockConfig+0x164>)
 80035bc:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80035be:	2000      	movs	r0, #0
 80035c0:	f7ff fa3a 	bl	8002a38 <HAL_InitTick>
  if(status != HAL_OK)
 80035c4:	e7cf      	b.n	8003566 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c6:	682b      	ldr	r3, [r5, #0]
 80035c8:	9901      	ldr	r1, [sp, #4]
 80035ca:	4393      	bics	r3, r2
 80035cc:	430b      	orrs	r3, r1
 80035ce:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d0:	682b      	ldr	r3, [r5, #0]
 80035d2:	4013      	ands	r3, r2
 80035d4:	9a01      	ldr	r2, [sp, #4]
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d1c4      	bne.n	8003564 <HAL_RCC_ClockConfig+0x8>
 80035da:	e7cc      	b.n	8003576 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035dc:	20f0      	movs	r0, #240	; 0xf0
 80035de:	4935      	ldr	r1, [pc, #212]	; (80036b4 <HAL_RCC_ClockConfig+0x158>)
 80035e0:	68cb      	ldr	r3, [r1, #12]
 80035e2:	4383      	bics	r3, r0
 80035e4:	68a0      	ldr	r0, [r4, #8]
 80035e6:	4303      	orrs	r3, r0
 80035e8:	60cb      	str	r3, [r1, #12]
 80035ea:	e7c7      	b.n	800357c <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ec:	4e31      	ldr	r6, [pc, #196]	; (80036b4 <HAL_RCC_ClockConfig+0x158>)
 80035ee:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035f0:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035f2:	2a02      	cmp	r2, #2
 80035f4:	d119      	bne.n	800362a <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80035f6:	039b      	lsls	r3, r3, #14
 80035f8:	d5b4      	bpl.n	8003564 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035fa:	2103      	movs	r1, #3
 80035fc:	68f3      	ldr	r3, [r6, #12]
 80035fe:	438b      	bics	r3, r1
 8003600:	4313      	orrs	r3, r2
 8003602:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 8003604:	f7ff fa4c 	bl	8002aa0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003608:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800360a:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800360c:	2b02      	cmp	r3, #2
 800360e:	d119      	bne.n	8003644 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003610:	220c      	movs	r2, #12
 8003612:	68f3      	ldr	r3, [r6, #12]
 8003614:	4013      	ands	r3, r2
 8003616:	2b08      	cmp	r3, #8
 8003618:	d0b2      	beq.n	8003580 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800361a:	f7ff fa41 	bl	8002aa0 <HAL_GetTick>
 800361e:	4b29      	ldr	r3, [pc, #164]	; (80036c4 <HAL_RCC_ClockConfig+0x168>)
 8003620:	1bc0      	subs	r0, r0, r7
 8003622:	4298      	cmp	r0, r3
 8003624:	d9f4      	bls.n	8003610 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 8003626:	2003      	movs	r0, #3
 8003628:	e79d      	b.n	8003566 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800362a:	2a03      	cmp	r2, #3
 800362c:	d102      	bne.n	8003634 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800362e:	019b      	lsls	r3, r3, #6
 8003630:	d4e3      	bmi.n	80035fa <HAL_RCC_ClockConfig+0x9e>
 8003632:	e797      	b.n	8003564 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003634:	2a01      	cmp	r2, #1
 8003636:	d102      	bne.n	800363e <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003638:	075b      	lsls	r3, r3, #29
 800363a:	d4de      	bmi.n	80035fa <HAL_RCC_ClockConfig+0x9e>
 800363c:	e792      	b.n	8003564 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800363e:	059b      	lsls	r3, r3, #22
 8003640:	d4db      	bmi.n	80035fa <HAL_RCC_ClockConfig+0x9e>
 8003642:	e78f      	b.n	8003564 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003644:	2b03      	cmp	r3, #3
 8003646:	d10b      	bne.n	8003660 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003648:	220c      	movs	r2, #12
 800364a:	68f3      	ldr	r3, [r6, #12]
 800364c:	4013      	ands	r3, r2
 800364e:	4293      	cmp	r3, r2
 8003650:	d096      	beq.n	8003580 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003652:	f7ff fa25 	bl	8002aa0 <HAL_GetTick>
 8003656:	4b1b      	ldr	r3, [pc, #108]	; (80036c4 <HAL_RCC_ClockConfig+0x168>)
 8003658:	1bc0      	subs	r0, r0, r7
 800365a:	4298      	cmp	r0, r3
 800365c:	d9f4      	bls.n	8003648 <HAL_RCC_ClockConfig+0xec>
 800365e:	e7e2      	b.n	8003626 <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003660:	2b01      	cmp	r3, #1
 8003662:	d010      	beq.n	8003686 <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003664:	220c      	movs	r2, #12
 8003666:	68f3      	ldr	r3, [r6, #12]
 8003668:	4213      	tst	r3, r2
 800366a:	d089      	beq.n	8003580 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800366c:	f7ff fa18 	bl	8002aa0 <HAL_GetTick>
 8003670:	4b14      	ldr	r3, [pc, #80]	; (80036c4 <HAL_RCC_ClockConfig+0x168>)
 8003672:	1bc0      	subs	r0, r0, r7
 8003674:	4298      	cmp	r0, r3
 8003676:	d9f5      	bls.n	8003664 <HAL_RCC_ClockConfig+0x108>
 8003678:	e7d5      	b.n	8003626 <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800367a:	f7ff fa11 	bl	8002aa0 <HAL_GetTick>
 800367e:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <HAL_RCC_ClockConfig+0x168>)
 8003680:	1bc0      	subs	r0, r0, r7
 8003682:	4298      	cmp	r0, r3
 8003684:	d8cf      	bhi.n	8003626 <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003686:	220c      	movs	r2, #12
 8003688:	68f3      	ldr	r3, [r6, #12]
 800368a:	4013      	ands	r3, r2
 800368c:	2b04      	cmp	r3, #4
 800368e:	d1f4      	bne.n	800367a <HAL_RCC_ClockConfig+0x11e>
 8003690:	e776      	b.n	8003580 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003692:	682a      	ldr	r2, [r5, #0]
 8003694:	439a      	bics	r2, r3
 8003696:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003698:	682a      	ldr	r2, [r5, #0]
 800369a:	421a      	tst	r2, r3
 800369c:	d100      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x144>
 800369e:	e776      	b.n	800358e <HAL_RCC_ClockConfig+0x32>
 80036a0:	e760      	b.n	8003564 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036a2:	68eb      	ldr	r3, [r5, #12]
 80036a4:	4908      	ldr	r1, [pc, #32]	; (80036c8 <HAL_RCC_ClockConfig+0x16c>)
 80036a6:	400b      	ands	r3, r1
 80036a8:	68e1      	ldr	r1, [r4, #12]
 80036aa:	430b      	orrs	r3, r1
 80036ac:	60eb      	str	r3, [r5, #12]
 80036ae:	e773      	b.n	8003598 <HAL_RCC_ClockConfig+0x3c>
 80036b0:	40022000 	.word	0x40022000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	ffffc7ff 	.word	0xffffc7ff
 80036bc:	08005be9 	.word	0x08005be9
 80036c0:	20000000 	.word	0x20000000
 80036c4:	00001388 	.word	0x00001388
 80036c8:	fffff8ff 	.word	0xfffff8ff

080036cc <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80036cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ce:	0004      	movs	r4, r0
 80036d0:	000d      	movs	r5, r1
 80036d2:	0016      	movs	r6, r2
 80036d4:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036d6:	6822      	ldr	r2, [r4, #0]
 80036d8:	6893      	ldr	r3, [r2, #8]
 80036da:	402b      	ands	r3, r5
 80036dc:	429d      	cmp	r5, r3
 80036de:	d001      	beq.n	80036e4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80036e0:	2000      	movs	r0, #0
 80036e2:	e031      	b.n	8003748 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 80036e4:	1c73      	adds	r3, r6, #1
 80036e6:	d0f7      	beq.n	80036d8 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80036e8:	f7ff f9da 	bl	8002aa0 <HAL_GetTick>
 80036ec:	1bc0      	subs	r0, r0, r7
 80036ee:	4286      	cmp	r6, r0
 80036f0:	d8f1      	bhi.n	80036d6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036f2:	21e0      	movs	r1, #224	; 0xe0
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	438a      	bics	r2, r1
 80036fa:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036fc:	2282      	movs	r2, #130	; 0x82
 80036fe:	6861      	ldr	r1, [r4, #4]
 8003700:	0052      	lsls	r2, r2, #1
 8003702:	4291      	cmp	r1, r2
 8003704:	d10c      	bne.n	8003720 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x54>
 8003706:	2180      	movs	r1, #128	; 0x80
 8003708:	68a2      	ldr	r2, [r4, #8]
 800370a:	0209      	lsls	r1, r1, #8
 800370c:	428a      	cmp	r2, r1
 800370e:	d003      	beq.n	8003718 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003710:	2180      	movs	r1, #128	; 0x80
 8003712:	00c9      	lsls	r1, r1, #3
 8003714:	428a      	cmp	r2, r1
 8003716:	d103      	bne.n	8003720 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x54>
          __HAL_SPI_DISABLE(hspi);
 8003718:	2140      	movs	r1, #64	; 0x40
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	438a      	bics	r2, r1
 800371e:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003720:	2180      	movs	r1, #128	; 0x80
 8003722:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003724:	0189      	lsls	r1, r1, #6
 8003726:	428a      	cmp	r2, r1
 8003728:	d106      	bne.n	8003738 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          SPI_RESET_CRC(hspi);
 800372a:	6819      	ldr	r1, [r3, #0]
 800372c:	4807      	ldr	r0, [pc, #28]	; (800374c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x80>)
 800372e:	4001      	ands	r1, r0
 8003730:	6019      	str	r1, [r3, #0]
 8003732:	6819      	ldr	r1, [r3, #0]
 8003734:	430a      	orrs	r2, r1
 8003736:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8003738:	0023      	movs	r3, r4
 800373a:	2201      	movs	r2, #1
 800373c:	3351      	adds	r3, #81	; 0x51
 800373e:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8003740:	2300      	movs	r3, #0
 8003742:	2003      	movs	r0, #3
 8003744:	3450      	adds	r4, #80	; 0x50
 8003746:	7023      	strb	r3, [r4, #0]
}
 8003748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	ffffdfff 	.word	0xffffdfff

08003750 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003752:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003754:	2282      	movs	r2, #130	; 0x82
{
 8003756:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003758:	6840      	ldr	r0, [r0, #4]
 800375a:	0052      	lsls	r2, r2, #1
 800375c:	4290      	cmp	r0, r2
 800375e:	d11e      	bne.n	800379e <SPI_EndRxTransaction+0x4e>
 8003760:	2080      	movs	r0, #128	; 0x80
 8003762:	2580      	movs	r5, #128	; 0x80
 8003764:	68a2      	ldr	r2, [r4, #8]
 8003766:	0200      	lsls	r0, r0, #8
 8003768:	00ed      	lsls	r5, r5, #3
 800376a:	4282      	cmp	r2, r0
 800376c:	d001      	beq.n	8003772 <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376e:	42aa      	cmp	r2, r5
 8003770:	d106      	bne.n	8003780 <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003772:	2740      	movs	r7, #64	; 0x40
 8003774:	6826      	ldr	r6, [r4, #0]
 8003776:	6830      	ldr	r0, [r6, #0]
 8003778:	43b8      	bics	r0, r7
 800377a:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800377c:	42aa      	cmp	r2, r5
 800377e:	d00e      	beq.n	800379e <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003780:	000a      	movs	r2, r1
 8003782:	2180      	movs	r1, #128	; 0x80
 8003784:	0020      	movs	r0, r4
 8003786:	f7ff ffa1 	bl	80036cc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800378a:	2800      	cmp	r0, #0
 800378c:	d101      	bne.n	8003792 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800378e:	2000      	movs	r0, #0
}
 8003790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003792:	2320      	movs	r3, #32
 8003794:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8003796:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003798:	4313      	orrs	r3, r2
 800379a:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800379c:	e7f8      	b.n	8003790 <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800379e:	000a      	movs	r2, r1
 80037a0:	2101      	movs	r1, #1
 80037a2:	e7ef      	b.n	8003784 <SPI_EndRxTransaction+0x34>

080037a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037a6:	2282      	movs	r2, #130	; 0x82
{
 80037a8:	b510      	push	{r4, lr}
 80037aa:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ac:	6840      	ldr	r0, [r0, #4]
 80037ae:	0052      	lsls	r2, r2, #1
 80037b0:	4290      	cmp	r0, r2
 80037b2:	d108      	bne.n	80037c6 <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80037b4:	000a      	movs	r2, r1
 80037b6:	2180      	movs	r1, #128	; 0x80
 80037b8:	0020      	movs	r0, r4
 80037ba:	f7ff ff87 	bl	80036cc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80037be:	2800      	cmp	r0, #0
 80037c0:	d109      	bne.n	80037d6 <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80037c2:	2000      	movs	r0, #0
}
 80037c4:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80037c6:	0022      	movs	r2, r4
 80037c8:	3251      	adds	r2, #81	; 0x51
 80037ca:	7812      	ldrb	r2, [r2, #0]
 80037cc:	2a05      	cmp	r2, #5
 80037ce:	d1f8      	bne.n	80037c2 <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80037d0:	000a      	movs	r2, r1
 80037d2:	2101      	movs	r1, #1
 80037d4:	e7f0      	b.n	80037b8 <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037d6:	2320      	movs	r3, #32
 80037d8:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 80037da:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80037dc:	4313      	orrs	r3, r2
 80037de:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 80037e0:	e7f0      	b.n	80037c4 <SPI_EndRxTxTransaction+0x20>
	...

080037e4 <HAL_SPI_Init>:
{
 80037e4:	b570      	push	{r4, r5, r6, lr}
 80037e6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80037e8:	2001      	movs	r0, #1
  if (hspi == NULL)
 80037ea:	2c00      	cmp	r4, #0
 80037ec:	d037      	beq.n	800385e <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ee:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80037f0:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037f2:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80037f4:	3551      	adds	r5, #81	; 0x51
 80037f6:	782b      	ldrb	r3, [r5, #0]
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d105      	bne.n	800380a <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 80037fe:	0023      	movs	r3, r4
 8003800:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 8003802:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8003804:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8003806:	f7fe ff21 	bl	800264c <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 800380a:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 800380c:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 800380e:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003810:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003812:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8003814:	680b      	ldr	r3, [r1, #0]
 8003816:	4393      	bics	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800381a:	6863      	ldr	r3, [r4, #4]
 800381c:	69a2      	ldr	r2, [r4, #24]
 800381e:	4303      	orrs	r3, r0
 8003820:	68e0      	ldr	r0, [r4, #12]
 8003822:	4303      	orrs	r3, r0
 8003824:	6920      	ldr	r0, [r4, #16]
 8003826:	4303      	orrs	r3, r0
 8003828:	6960      	ldr	r0, [r4, #20]
 800382a:	4303      	orrs	r3, r0
 800382c:	69e0      	ldr	r0, [r4, #28]
 800382e:	4303      	orrs	r3, r0
 8003830:	6a20      	ldr	r0, [r4, #32]
 8003832:	4303      	orrs	r3, r0
 8003834:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003836:	4303      	orrs	r3, r0
 8003838:	2080      	movs	r0, #128	; 0x80
 800383a:	0080      	lsls	r0, r0, #2
 800383c:	4010      	ands	r0, r2
 800383e:	4303      	orrs	r3, r0
 8003840:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003842:	2304      	movs	r3, #4
 8003844:	0c12      	lsrs	r2, r2, #16
 8003846:	401a      	ands	r2, r3
 8003848:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800384a:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800384c:	431a      	orrs	r2, r3
 800384e:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003850:	69cb      	ldr	r3, [r1, #28]
 8003852:	4a03      	ldr	r2, [pc, #12]	; (8003860 <HAL_SPI_Init+0x7c>)
 8003854:	4013      	ands	r3, r2
 8003856:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003858:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800385a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800385c:	702b      	strb	r3, [r5, #0]
}
 800385e:	bd70      	pop	{r4, r5, r6, pc}
 8003860:	fffff7ff 	.word	0xfffff7ff

08003864 <HAL_SPI_TransmitReceive>:
{
 8003864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003866:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8003868:	0003      	movs	r3, r0
 800386a:	3350      	adds	r3, #80	; 0x50
{
 800386c:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 800386e:	781a      	ldrb	r2, [r3, #0]
{
 8003870:	0004      	movs	r4, r0
 8003872:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8003874:	2002      	movs	r0, #2
{
 8003876:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8003878:	2a01      	cmp	r2, #1
 800387a:	d100      	bne.n	800387e <HAL_SPI_TransmitReceive+0x1a>
 800387c:	e092      	b.n	80039a4 <HAL_SPI_TransmitReceive+0x140>
 800387e:	2201      	movs	r2, #1
 8003880:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003882:	f7ff f90d 	bl	8002aa0 <HAL_GetTick>
  tmp_state           = hspi->State;
 8003886:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8003888:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 800388a:	3351      	adds	r3, #81	; 0x51
 800388c:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800388e:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8003890:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003892:	2b01      	cmp	r3, #1
 8003894:	d00a      	beq.n	80038ac <HAL_SPI_TransmitReceive+0x48>
 8003896:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8003898:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	4299      	cmp	r1, r3
 800389e:	d000      	beq.n	80038a2 <HAL_SPI_TransmitReceive+0x3e>
 80038a0:	e079      	b.n	8003996 <HAL_SPI_TransmitReceive+0x132>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80038a2:	68a3      	ldr	r3, [r4, #8]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d176      	bne.n	8003996 <HAL_SPI_TransmitReceive+0x132>
 80038a8:	2a04      	cmp	r2, #4
 80038aa:	d174      	bne.n	8003996 <HAL_SPI_TransmitReceive+0x132>
    errorcode = HAL_ERROR;
 80038ac:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038ae:	2d00      	cmp	r5, #0
 80038b0:	d071      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x132>
 80038b2:	2f00      	cmp	r7, #0
 80038b4:	d06f      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x132>
 80038b6:	2e00      	cmp	r6, #0
 80038b8:	d06d      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x132>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038ba:	0023      	movs	r3, r4
 80038bc:	3351      	adds	r3, #81	; 0x51
 80038be:	781a      	ldrb	r2, [r3, #0]
 80038c0:	2a04      	cmp	r2, #4
 80038c2:	d001      	beq.n	80038c8 <HAL_SPI_TransmitReceive+0x64>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038c4:	2205      	movs	r2, #5
 80038c6:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038c8:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038ca:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038cc:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80038ce:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80038d0:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038d2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80038d4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80038d6:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038d8:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038da:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80038dc:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038de:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80038e0:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038e2:	4210      	tst	r0, r2
 80038e4:	d102      	bne.n	80038ec <HAL_SPI_TransmitReceive+0x88>
    __HAL_SPI_ENABLE(hspi);
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	4302      	orrs	r2, r0
 80038ea:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038ec:	2280      	movs	r2, #128	; 0x80
 80038ee:	68e0      	ldr	r0, [r4, #12]
 80038f0:	0112      	lsls	r2, r2, #4
 80038f2:	4290      	cmp	r0, r2
 80038f4:	d158      	bne.n	80039a8 <HAL_SPI_TransmitReceive+0x144>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038f6:	2900      	cmp	r1, #0
 80038f8:	d001      	beq.n	80038fe <HAL_SPI_TransmitReceive+0x9a>
 80038fa:	2e01      	cmp	r6, #1
 80038fc:	d107      	bne.n	800390e <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038fe:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003900:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003902:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8003904:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003906:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8003908:	3b01      	subs	r3, #1
 800390a:	b29b      	uxth	r3, r3
 800390c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 800390e:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003910:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003912:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003914:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10e      	bne.n	8003938 <HAL_SPI_TransmitReceive+0xd4>
 800391a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800391c:	2b00      	cmp	r3, #0
 800391e:	d10b      	bne.n	8003938 <HAL_SPI_TransmitReceive+0xd4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003920:	0020      	movs	r0, r4
 8003922:	9a01      	ldr	r2, [sp, #4]
 8003924:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003926:	f7ff ff3d 	bl	80037a4 <SPI_EndRxTxTransaction>
 800392a:	2800      	cmp	r0, #0
 800392c:	d100      	bne.n	8003930 <HAL_SPI_TransmitReceive+0xcc>
 800392e:	e083      	b.n	8003a38 <HAL_SPI_TransmitReceive+0x1d4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003930:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8003932:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003934:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8003936:	e02e      	b.n	8003996 <HAL_SPI_TransmitReceive+0x132>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003938:	6821      	ldr	r1, [r4, #0]
 800393a:	688b      	ldr	r3, [r1, #8]
 800393c:	423b      	tst	r3, r7
 800393e:	d00e      	beq.n	800395e <HAL_SPI_TransmitReceive+0xfa>
 8003940:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00b      	beq.n	800395e <HAL_SPI_TransmitReceive+0xfa>
 8003946:	2d01      	cmp	r5, #1
 8003948:	d109      	bne.n	800395e <HAL_SPI_TransmitReceive+0xfa>
        txallowed = 0U;
 800394a:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800394c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800394e:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003950:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003952:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003954:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8003956:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003958:	3b01      	subs	r3, #1
 800395a:	b29b      	uxth	r3, r3
 800395c:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800395e:	688b      	ldr	r3, [r1, #8]
 8003960:	001a      	movs	r2, r3
 8003962:	4032      	ands	r2, r6
 8003964:	4233      	tst	r3, r6
 8003966:	d00c      	beq.n	8003982 <HAL_SPI_TransmitReceive+0x11e>
 8003968:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800396a:	2b00      	cmp	r3, #0
 800396c:	d009      	beq.n	8003982 <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 800396e:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003970:	68c9      	ldr	r1, [r1, #12]
 8003972:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003974:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003976:	3302      	adds	r3, #2
 8003978:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800397a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800397c:	3b01      	subs	r3, #1
 800397e:	b29b      	uxth	r3, r3
 8003980:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003982:	f7ff f88d 	bl	8002aa0 <HAL_GetTick>
 8003986:	9b01      	ldr	r3, [sp, #4]
 8003988:	1ac0      	subs	r0, r0, r3
 800398a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800398c:	4298      	cmp	r0, r3
 800398e:	d3c1      	bcc.n	8003914 <HAL_SPI_TransmitReceive+0xb0>
 8003990:	3301      	adds	r3, #1
 8003992:	d0bf      	beq.n	8003914 <HAL_SPI_TransmitReceive+0xb0>
        errorcode = HAL_TIMEOUT;
 8003994:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8003996:	0023      	movs	r3, r4
 8003998:	2201      	movs	r2, #1
 800399a:	3351      	adds	r3, #81	; 0x51
 800399c:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 800399e:	2300      	movs	r3, #0
 80039a0:	3450      	adds	r4, #80	; 0x50
 80039a2:	7023      	strb	r3, [r4, #0]
}
 80039a4:	b005      	add	sp, #20
 80039a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039a8:	2900      	cmp	r1, #0
 80039aa:	d001      	beq.n	80039b0 <HAL_SPI_TransmitReceive+0x14c>
 80039ac:	2e01      	cmp	r6, #1
 80039ae:	d108      	bne.n	80039c2 <HAL_SPI_TransmitReceive+0x15e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80039b0:	782a      	ldrb	r2, [r5, #0]
 80039b2:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80039b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80039b6:	3301      	adds	r3, #1
 80039b8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80039ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80039bc:	3b01      	subs	r3, #1
 80039be:	b29b      	uxth	r3, r3
 80039c0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80039c2:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039c4:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039c6:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039c8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d102      	bne.n	80039d4 <HAL_SPI_TransmitReceive+0x170>
 80039ce:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0a5      	beq.n	8003920 <HAL_SPI_TransmitReceive+0xbc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039d4:	6823      	ldr	r3, [r4, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	423a      	tst	r2, r7
 80039da:	d00f      	beq.n	80039fc <HAL_SPI_TransmitReceive+0x198>
 80039dc:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80039de:	2a00      	cmp	r2, #0
 80039e0:	d00c      	beq.n	80039fc <HAL_SPI_TransmitReceive+0x198>
 80039e2:	2d01      	cmp	r5, #1
 80039e4:	d10a      	bne.n	80039fc <HAL_SPI_TransmitReceive+0x198>
        txallowed = 0U;
 80039e6:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80039e8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80039ea:	7812      	ldrb	r2, [r2, #0]
 80039ec:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80039ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80039f0:	3301      	adds	r3, #1
 80039f2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80039f4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80039f6:	3b01      	subs	r3, #1
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039fc:	6823      	ldr	r3, [r4, #0]
 80039fe:	6899      	ldr	r1, [r3, #8]
 8003a00:	000a      	movs	r2, r1
 8003a02:	4032      	ands	r2, r6
 8003a04:	4231      	tst	r1, r6
 8003a06:	d00d      	beq.n	8003a24 <HAL_SPI_TransmitReceive+0x1c0>
 8003a08:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8003a0a:	2900      	cmp	r1, #0
 8003a0c:	d00a      	beq.n	8003a24 <HAL_SPI_TransmitReceive+0x1c0>
        txallowed = 1U;
 8003a0e:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003a14:	700b      	strb	r3, [r1, #0]
        hspi->pRxBuffPtr++;
 8003a16:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a18:	3301      	adds	r3, #1
 8003a1a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8003a1c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003a24:	f7ff f83c 	bl	8002aa0 <HAL_GetTick>
 8003a28:	9b01      	ldr	r3, [sp, #4]
 8003a2a:	1ac0      	subs	r0, r0, r3
 8003a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a2e:	4298      	cmp	r0, r3
 8003a30:	d3ca      	bcc.n	80039c8 <HAL_SPI_TransmitReceive+0x164>
 8003a32:	3301      	adds	r3, #1
 8003a34:	d0c8      	beq.n	80039c8 <HAL_SPI_TransmitReceive+0x164>
 8003a36:	e7ad      	b.n	8003994 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a38:	68a3      	ldr	r3, [r4, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1ab      	bne.n	8003996 <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a3e:	6823      	ldr	r3, [r4, #0]
 8003a40:	9003      	str	r0, [sp, #12]
 8003a42:	68da      	ldr	r2, [r3, #12]
 8003a44:	9203      	str	r2, [sp, #12]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	9303      	str	r3, [sp, #12]
 8003a4a:	9b03      	ldr	r3, [sp, #12]
 8003a4c:	e7a3      	b.n	8003996 <HAL_SPI_TransmitReceive+0x132>
	...

08003a50 <HAL_SPI_TransmitReceive_DMA>:
{
 8003a50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 8003a52:	0006      	movs	r6, r0
 8003a54:	3650      	adds	r6, #80	; 0x50
 8003a56:	7835      	ldrb	r5, [r6, #0]
{
 8003a58:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8003a5a:	2002      	movs	r0, #2
 8003a5c:	2d01      	cmp	r5, #1
 8003a5e:	d048      	beq.n	8003af2 <HAL_SPI_TransmitReceive_DMA+0xa2>
  tmp_state           = hspi->State;
 8003a60:	0025      	movs	r5, r4
  __HAL_LOCK(hspi);
 8003a62:	3801      	subs	r0, #1
 8003a64:	7030      	strb	r0, [r6, #0]
  tmp_state           = hspi->State;
 8003a66:	3551      	adds	r5, #81	; 0x51
 8003a68:	7828      	ldrb	r0, [r5, #0]
 8003a6a:	b2c7      	uxtb	r7, r0
 8003a6c:	9701      	str	r7, [sp, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003a6e:	2801      	cmp	r0, #1
 8003a70:	d00d      	beq.n	8003a8e <HAL_SPI_TransmitReceive_DMA+0x3e>
 8003a72:	2082      	movs	r0, #130	; 0x82
 8003a74:	0040      	lsls	r0, r0, #1
 8003a76:	4684      	mov	ip, r0
 8003a78:	6867      	ldr	r7, [r4, #4]
    errorcode = HAL_BUSY;
 8003a7a:	3803      	subs	r0, #3
 8003a7c:	38ff      	subs	r0, #255	; 0xff
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003a7e:	4567      	cmp	r7, ip
 8003a80:	d135      	bne.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a82:	68a7      	ldr	r7, [r4, #8]
 8003a84:	2f00      	cmp	r7, #0
 8003a86:	d132      	bne.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003a88:	9f01      	ldr	r7, [sp, #4]
 8003a8a:	2f04      	cmp	r7, #4
 8003a8c:	d12f      	bne.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
    errorcode = HAL_ERROR;
 8003a8e:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a90:	2900      	cmp	r1, #0
 8003a92:	d02c      	beq.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003a94:	2a00      	cmp	r2, #0
 8003a96:	d02a      	beq.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d028      	beq.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a9c:	7828      	ldrb	r0, [r5, #0]
 8003a9e:	2804      	cmp	r0, #4
 8003aa0:	d001      	beq.n	8003aa6 <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003aa2:	2005      	movs	r0, #5
 8003aa4:	7028      	strb	r0, [r5, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aa6:	2000      	movs	r0, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003aa8:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aaa:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8003aac:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8003aae:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 8003ab0:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->TxXferSize  = Size;
 8003ab2:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ab4:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8003ab6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003ab8:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003aba:	782b      	ldrb	r3, [r5, #0]
 8003abc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d118      	bne.n	8003af4 <HAL_SPI_TransmitReceive_DMA+0xa4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003ac2:	4b23      	ldr	r3, [pc, #140]	; (8003b50 <HAL_SPI_TransmitReceive_DMA+0x100>)
 8003ac4:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003ac6:	4b23      	ldr	r3, [pc, #140]	; (8003b54 <HAL_SPI_TransmitReceive_DMA+0x104>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003ac8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003aca:	4b23      	ldr	r3, [pc, #140]	; (8003b58 <HAL_SPI_TransmitReceive_DMA+0x108>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003acc:	6821      	ldr	r1, [r4, #0]
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003ace:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003ad4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003ad6:	310c      	adds	r1, #12
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	f7ff f889 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003ade:	1e03      	subs	r3, r0, #0
 8003ae0:	d00c      	beq.n	8003afc <HAL_SPI_TransmitReceive_DMA+0xac>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ae2:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 8003ae4:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ae6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003aec:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 8003aee:	2300      	movs	r3, #0
 8003af0:	7033      	strb	r3, [r6, #0]
}
 8003af2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003af4:	4b19      	ldr	r3, [pc, #100]	; (8003b5c <HAL_SPI_TransmitReceive_DMA+0x10c>)
 8003af6:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003af8:	4b19      	ldr	r3, [pc, #100]	; (8003b60 <HAL_SPI_TransmitReceive_DMA+0x110>)
 8003afa:	e7e5      	b.n	8003ac8 <HAL_SPI_TransmitReceive_DMA+0x78>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003afc:	2701      	movs	r7, #1
 8003afe:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003b00:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003b02:	6851      	ldr	r1, [r2, #4]
 8003b04:	4339      	orrs	r1, r7
 8003b06:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003b08:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003b0a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003b0c:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003b0e:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8003b10:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8003b12:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	320c      	adds	r2, #12
 8003b18:	f7ff f86a 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d006      	beq.n	8003b2e <HAL_SPI_TransmitReceive_DMA+0xde>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b20:	2310      	movs	r3, #16
 8003b22:	6d62      	ldr	r2, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8003b24:	0038      	movs	r0, r7
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003b26:	4313      	orrs	r3, r2
 8003b28:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003b2a:	702f      	strb	r7, [r5, #0]
    goto error;
 8003b2c:	e7df      	b.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b2e:	2240      	movs	r2, #64	; 0x40
 8003b30:	6823      	ldr	r3, [r4, #0]
 8003b32:	6819      	ldr	r1, [r3, #0]
 8003b34:	4211      	tst	r1, r2
 8003b36:	d102      	bne.n	8003b3e <HAL_SPI_TransmitReceive_DMA+0xee>
    __HAL_SPI_ENABLE(hspi);
 8003b38:	6819      	ldr	r1, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003b3e:	2220      	movs	r2, #32
 8003b40:	6859      	ldr	r1, [r3, #4]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003b46:	2202      	movs	r2, #2
 8003b48:	6859      	ldr	r1, [r3, #4]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	605a      	str	r2, [r3, #4]
 8003b4e:	e7ce      	b.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x9e>
 8003b50:	08003c51 	.word	0x08003c51
 8003b54:	08003c8d 	.word	0x08003c8d
 8003b58:	08003c69 	.word	0x08003c69
 8003b5c:	08003c5d 	.word	0x08003c5d
 8003b60:	08003ce3 	.word	0x08003ce3

08003b64 <HAL_SPI_Receive_DMA>:
{
 8003b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b66:	0004      	movs	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003b68:	6880      	ldr	r0, [r0, #8]
{
 8003b6a:	0013      	movs	r3, r2
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003b6c:	2800      	cmp	r0, #0
 8003b6e:	d10f      	bne.n	8003b90 <HAL_SPI_Receive_DMA+0x2c>
 8003b70:	2282      	movs	r2, #130	; 0x82
 8003b72:	6865      	ldr	r5, [r4, #4]
 8003b74:	0052      	lsls	r2, r2, #1
 8003b76:	4295      	cmp	r5, r2
 8003b78:	d10a      	bne.n	8003b90 <HAL_SPI_Receive_DMA+0x2c>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003b7a:	0022      	movs	r2, r4
 8003b7c:	3004      	adds	r0, #4
 8003b7e:	3251      	adds	r2, #81	; 0x51
 8003b80:	7010      	strb	r0, [r2, #0]
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8003b82:	000a      	movs	r2, r1
 8003b84:	0020      	movs	r0, r4
 8003b86:	f7ff ff63 	bl	8003a50 <HAL_SPI_TransmitReceive_DMA>
 8003b8a:	0005      	movs	r5, r0
}
 8003b8c:	0028      	movs	r0, r5
 8003b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8003b90:	0026      	movs	r6, r4
 8003b92:	3650      	adds	r6, #80	; 0x50
 8003b94:	7832      	ldrb	r2, [r6, #0]
 8003b96:	2502      	movs	r5, #2
 8003b98:	2a01      	cmp	r2, #1
 8003b9a:	d0f7      	beq.n	8003b8c <HAL_SPI_Receive_DMA+0x28>
 8003b9c:	2201      	movs	r2, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8003b9e:	0027      	movs	r7, r4
  __HAL_LOCK(hspi);
 8003ba0:	7032      	strb	r2, [r6, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8003ba2:	3751      	adds	r7, #81	; 0x51
 8003ba4:	783a      	ldrb	r2, [r7, #0]
 8003ba6:	b2d5      	uxtb	r5, r2
 8003ba8:	2a01      	cmp	r2, #1
 8003baa:	d145      	bne.n	8003c38 <HAL_SPI_Receive_DMA+0xd4>
  if ((pData == NULL) || (Size == 0U))
 8003bac:	2900      	cmp	r1, #0
 8003bae:	d02e      	beq.n	8003c0e <HAL_SPI_Receive_DMA+0xaa>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d02c      	beq.n	8003c0e <HAL_SPI_Receive_DMA+0xaa>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003bb4:	3203      	adds	r2, #3
 8003bb6:	703a      	strb	r2, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bb8:	2200      	movs	r2, #0
  hspi->RxXferSize  = Size;
 8003bba:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bbc:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8003bbe:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bc0:	2380      	movs	r3, #128	; 0x80
  hspi->RxISR       = NULL;
 8003bc2:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003bc4:	6462      	str	r2, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8003bc6:	86a2      	strh	r2, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003bc8:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003bca:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bcc:	6822      	ldr	r2, [r4, #0]
 8003bce:	021b      	lsls	r3, r3, #8
 8003bd0:	4298      	cmp	r0, r3
 8003bd2:	d103      	bne.n	8003bdc <HAL_SPI_Receive_DMA+0x78>
    SPI_1LINE_RX(hspi);
 8003bd4:	6813      	ldr	r3, [r2, #0]
 8003bd6:	4819      	ldr	r0, [pc, #100]	; (8003c3c <HAL_SPI_Receive_DMA+0xd8>)
 8003bd8:	4003      	ands	r3, r0
 8003bda:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003bdc:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003bde:	4b18      	ldr	r3, [pc, #96]	; (8003c40 <HAL_SPI_Receive_DMA+0xdc>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003be0:	320c      	adds	r2, #12
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003be2:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8003be4:	4b17      	ldr	r3, [pc, #92]	; (8003c44 <HAL_SPI_Receive_DMA+0xe0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003be6:	4694      	mov	ip, r2
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8003be8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003bea:	4b17      	ldr	r3, [pc, #92]	; (8003c48 <HAL_SPI_Receive_DMA+0xe4>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003bec:	000a      	movs	r2, r1
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003bee:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8003bf4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003bf6:	4661      	mov	r1, ip
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	f7fe fff9 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003bfe:	2800      	cmp	r0, #0
 8003c00:	d008      	beq.n	8003c14 <HAL_SPI_Receive_DMA+0xb0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003c02:	2310      	movs	r3, #16
 8003c04:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003c06:	4313      	orrs	r3, r2
 8003c08:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8003c0e:	2300      	movs	r3, #0
 8003c10:	7033      	strb	r3, [r6, #0]
  return errorcode;
 8003c12:	e7bb      	b.n	8003b8c <HAL_SPI_Receive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c14:	2240      	movs	r2, #64	; 0x40
 8003c16:	6823      	ldr	r3, [r4, #0]
 8003c18:	6819      	ldr	r1, [r3, #0]
 8003c1a:	4211      	tst	r1, r2
 8003c1c:	d102      	bne.n	8003c24 <HAL_SPI_Receive_DMA+0xc0>
    __HAL_SPI_ENABLE(hspi);
 8003c1e:	6819      	ldr	r1, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003c24:	2220      	movs	r2, #32
 8003c26:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c28:	2500      	movs	r5, #0
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003c2e:	2201      	movs	r2, #1
 8003c30:	6859      	ldr	r1, [r3, #4]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	605a      	str	r2, [r3, #4]
 8003c36:	e7ea      	b.n	8003c0e <HAL_SPI_Receive_DMA+0xaa>
    errorcode = HAL_BUSY;
 8003c38:	2502      	movs	r5, #2
 8003c3a:	e7e8      	b.n	8003c0e <HAL_SPI_Receive_DMA+0xaa>
 8003c3c:	ffffbfff 	.word	0xffffbfff
 8003c40:	08003c51 	.word	0x08003c51
 8003c44:	08003c8d 	.word	0x08003c8d
 8003c48:	08003c69 	.word	0x08003c69

08003c4c <HAL_SPI_TxRxCpltCallback>:
 8003c4c:	4770      	bx	lr

08003c4e <HAL_SPI_RxHalfCpltCallback>:
 8003c4e:	4770      	bx	lr

08003c50 <SPI_DMAHalfReceiveCplt>:
{
 8003c50:	b510      	push	{r4, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003c52:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003c54:	f7ff fffb 	bl	8003c4e <HAL_SPI_RxHalfCpltCallback>
}
 8003c58:	bd10      	pop	{r4, pc}

08003c5a <HAL_SPI_TxRxHalfCpltCallback>:
 8003c5a:	4770      	bx	lr

08003c5c <SPI_DMAHalfTransmitReceiveCplt>:
{
 8003c5c:	b510      	push	{r4, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003c5e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003c60:	f7ff fffb 	bl	8003c5a <HAL_SPI_TxRxHalfCpltCallback>
}
 8003c64:	bd10      	pop	{r4, pc}

08003c66 <HAL_SPI_ErrorCallback>:
 8003c66:	4770      	bx	lr

08003c68 <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c68:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c6a:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8003c6c:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c6e:	6802      	ldr	r2, [r0, #0]
 8003c70:	6853      	ldr	r3, [r2, #4]
 8003c72:	438b      	bics	r3, r1
 8003c74:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003c76:	2310      	movs	r3, #16
 8003c78:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003c7e:	0003      	movs	r3, r0
 8003c80:	2201      	movs	r2, #1
 8003c82:	3351      	adds	r3, #81	; 0x51
 8003c84:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 8003c86:	f7ff ffee 	bl	8003c66 <HAL_SPI_ErrorCallback>
}
 8003c8a:	bd10      	pop	{r4, pc}

08003c8c <SPI_DMAReceiveCplt>:
{
 8003c8c:	b570      	push	{r4, r5, r6, lr}
 8003c8e:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003c90:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8003c92:	f7fe ff05 	bl	8002aa0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003c96:	682b      	ldr	r3, [r5, #0]
 8003c98:	2520      	movs	r5, #32
 8003c9a:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8003c9c:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003c9e:	422b      	tst	r3, r5
 8003ca0:	d11b      	bne.n	8003cda <SPI_DMAReceiveCplt+0x4e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ca2:	2003      	movs	r0, #3
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	43a9      	bics	r1, r5
 8003caa:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003cac:	6859      	ldr	r1, [r3, #4]
 8003cae:	4381      	bics	r1, r0
 8003cb0:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cb2:	0020      	movs	r0, r4
 8003cb4:	2164      	movs	r1, #100	; 0x64
 8003cb6:	f7ff fd4b 	bl	8003750 <SPI_EndRxTransaction>
 8003cba:	2800      	cmp	r0, #0
 8003cbc:	d000      	beq.n	8003cc0 <SPI_DMAReceiveCplt+0x34>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cbe:	6565      	str	r5, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003cc4:	0023      	movs	r3, r4
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	3351      	adds	r3, #81	; 0x51
 8003cca:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ccc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <SPI_DMAReceiveCplt+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8003cd2:	0020      	movs	r0, r4
 8003cd4:	f7ff ffc7 	bl	8003c66 <HAL_SPI_ErrorCallback>
}
 8003cd8:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8003cda:	0020      	movs	r0, r4
 8003cdc:	f001 fbb4 	bl	8005448 <HAL_SPI_RxCpltCallback>
 8003ce0:	e7fa      	b.n	8003cd8 <SPI_DMAReceiveCplt+0x4c>

08003ce2 <SPI_DMATransmitReceiveCplt>:
{
 8003ce2:	b570      	push	{r4, r5, r6, lr}
 8003ce4:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003ce6:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8003ce8:	f7fe feda 	bl	8002aa0 <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003cec:	682b      	ldr	r3, [r5, #0]
 8003cee:	2520      	movs	r5, #32
 8003cf0:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8003cf2:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003cf4:	422b      	tst	r3, r5
 8003cf6:	d11f      	bne.n	8003d38 <SPI_DMATransmitReceiveCplt+0x56>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003cf8:	6821      	ldr	r1, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003cfa:	0020      	movs	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003cfc:	684b      	ldr	r3, [r1, #4]
 8003cfe:	43ab      	bics	r3, r5
 8003d00:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003d02:	2164      	movs	r1, #100	; 0x64
 8003d04:	f7ff fd4e 	bl	80037a4 <SPI_EndRxTxTransaction>
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d002      	beq.n	8003d12 <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d0c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d0e:	431d      	orrs	r5, r3
 8003d10:	6565      	str	r5, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003d12:	2103      	movs	r1, #3
 8003d14:	6822      	ldr	r2, [r4, #0]
 8003d16:	6853      	ldr	r3, [r2, #4]
 8003d18:	438b      	bics	r3, r1
 8003d1a:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8003d20:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003d22:	0023      	movs	r3, r4
 8003d24:	2201      	movs	r2, #1
 8003d26:	3351      	adds	r3, #81	; 0x51
 8003d28:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <SPI_DMATransmitReceiveCplt+0x56>
      HAL_SPI_ErrorCallback(hspi);
 8003d30:	0020      	movs	r0, r4
 8003d32:	f7ff ff98 	bl	8003c66 <HAL_SPI_ErrorCallback>
}
 8003d36:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8003d38:	0020      	movs	r0, r4
 8003d3a:	f7ff ff87 	bl	8003c4c <HAL_SPI_TxRxCpltCallback>
 8003d3e:	e7fa      	b.n	8003d36 <SPI_DMATransmitReceiveCplt+0x54>

08003d40 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d40:	2280      	movs	r2, #128	; 0x80
  tmpcr1 = TIMx->CR1;
 8003d42:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d44:	05d2      	lsls	r2, r2, #23
 8003d46:	4290      	cmp	r0, r2
 8003d48:	d008      	beq.n	8003d5c <TIM_Base_SetConfig+0x1c>
 8003d4a:	4a15      	ldr	r2, [pc, #84]	; (8003da0 <TIM_Base_SetConfig+0x60>)
 8003d4c:	4290      	cmp	r0, r2
 8003d4e:	d005      	beq.n	8003d5c <TIM_Base_SetConfig+0x1c>
 8003d50:	4a14      	ldr	r2, [pc, #80]	; (8003da4 <TIM_Base_SetConfig+0x64>)
 8003d52:	4290      	cmp	r0, r2
 8003d54:	d002      	beq.n	8003d5c <TIM_Base_SetConfig+0x1c>
 8003d56:	4a14      	ldr	r2, [pc, #80]	; (8003da8 <TIM_Base_SetConfig+0x68>)
 8003d58:	4290      	cmp	r0, r2
 8003d5a:	d114      	bne.n	8003d86 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d5c:	2270      	movs	r2, #112	; 0x70
 8003d5e:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8003d60:	684a      	ldr	r2, [r1, #4]
 8003d62:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d64:	2280      	movs	r2, #128	; 0x80
 8003d66:	05d2      	lsls	r2, r2, #23
 8003d68:	4290      	cmp	r0, r2
 8003d6a:	d008      	beq.n	8003d7e <TIM_Base_SetConfig+0x3e>
 8003d6c:	4a0c      	ldr	r2, [pc, #48]	; (8003da0 <TIM_Base_SetConfig+0x60>)
 8003d6e:	4290      	cmp	r0, r2
 8003d70:	d005      	beq.n	8003d7e <TIM_Base_SetConfig+0x3e>
 8003d72:	4a0c      	ldr	r2, [pc, #48]	; (8003da4 <TIM_Base_SetConfig+0x64>)
 8003d74:	4290      	cmp	r0, r2
 8003d76:	d002      	beq.n	8003d7e <TIM_Base_SetConfig+0x3e>
 8003d78:	4a0b      	ldr	r2, [pc, #44]	; (8003da8 <TIM_Base_SetConfig+0x68>)
 8003d7a:	4290      	cmp	r0, r2
 8003d7c:	d103      	bne.n	8003d86 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d7e:	4a0b      	ldr	r2, [pc, #44]	; (8003dac <TIM_Base_SetConfig+0x6c>)
 8003d80:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d82:	68ca      	ldr	r2, [r1, #12]
 8003d84:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d86:	2280      	movs	r2, #128	; 0x80
 8003d88:	4393      	bics	r3, r2
 8003d8a:	690a      	ldr	r2, [r1, #16]
 8003d8c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8003d8e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d90:	688b      	ldr	r3, [r1, #8]
 8003d92:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d94:	680b      	ldr	r3, [r1, #0]
 8003d96:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	6143      	str	r3, [r0, #20]
}
 8003d9c:	4770      	bx	lr
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	40000400 	.word	0x40000400
 8003da4:	40010800 	.word	0x40010800
 8003da8:	40011400 	.word	0x40011400
 8003dac:	fffffcff 	.word	0xfffffcff

08003db0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003db0:	2201      	movs	r2, #1
{
 8003db2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003db4:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003db6:	6a03      	ldr	r3, [r0, #32]
 8003db8:	4393      	bics	r3, r2
 8003dba:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003dbc:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003dbe:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003dc0:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003dc2:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003dc4:	680d      	ldr	r5, [r1, #0]
 8003dc6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003dc8:	2502      	movs	r5, #2
 8003dca:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003dcc:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dce:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dd0:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dd2:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8003dd4:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8003dd6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd8:	6203      	str	r3, [r0, #32]
}
 8003dda:	bd30      	pop	{r4, r5, pc}

08003ddc <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ddc:	2210      	movs	r2, #16
 8003dde:	6a03      	ldr	r3, [r0, #32]
{
 8003de0:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003de2:	4393      	bics	r3, r2
 8003de4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003de8:	4c09      	ldr	r4, [pc, #36]	; (8003e10 <TIM_OC2_SetConfig+0x34>)
  tmpcr2 =  TIMx->CR2;
 8003dea:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003dec:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003dee:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003df0:	680a      	ldr	r2, [r1, #0]
 8003df2:	0212      	lsls	r2, r2, #8
 8003df4:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003df6:	2420      	movs	r4, #32
 8003df8:	43a3      	bics	r3, r4
 8003dfa:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003dfc:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dfe:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e00:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e02:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e04:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e06:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 8003e08:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e0a:	6203      	str	r3, [r0, #32]
}
 8003e0c:	bd30      	pop	{r4, r5, pc}
 8003e0e:	46c0      	nop			; (mov r8, r8)
 8003e10:	ffff8cff 	.word	0xffff8cff

08003e14 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e14:	231f      	movs	r3, #31
{
 8003e16:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e18:	2401      	movs	r4, #1
 8003e1a:	4019      	ands	r1, r3
 8003e1c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e1e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003e20:	6a03      	ldr	r3, [r0, #32]
 8003e22:	43a3      	bics	r3, r4
 8003e24:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e26:	6a03      	ldr	r3, [r0, #32]
 8003e28:	431a      	orrs	r2, r3
 8003e2a:	6202      	str	r2, [r0, #32]
}
 8003e2c:	bd10      	pop	{r4, pc}

08003e2e <HAL_TIM_Base_Init>:
{
 8003e2e:	b570      	push	{r4, r5, r6, lr}
 8003e30:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003e32:	2001      	movs	r0, #1
  if (htim == NULL)
 8003e34:	2c00      	cmp	r4, #0
 8003e36:	d014      	beq.n	8003e62 <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003e38:	0025      	movs	r5, r4
 8003e3a:	3539      	adds	r5, #57	; 0x39
 8003e3c:	782b      	ldrb	r3, [r5, #0]
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d105      	bne.n	8003e50 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003e44:	0023      	movs	r3, r4
 8003e46:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003e48:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003e4a:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8003e4c:	f7fe fc64 	bl	8002718 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003e50:	2302      	movs	r3, #2
 8003e52:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e54:	6820      	ldr	r0, [r4, #0]
 8003e56:	1d21      	adds	r1, r4, #4
 8003e58:	f7ff ff72 	bl	8003d40 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003e5c:	2301      	movs	r3, #1
  return HAL_OK;
 8003e5e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e60:	702b      	strb	r3, [r5, #0]
}
 8003e62:	bd70      	pop	{r4, r5, r6, pc}

08003e64 <HAL_TIM_OC_Start_DMA>:
{
 8003e64:	b570      	push	{r4, r5, r6, lr}
 8003e66:	000d      	movs	r5, r1
 8003e68:	0011      	movs	r1, r2
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8003e6a:	0002      	movs	r2, r0
 8003e6c:	3239      	adds	r2, #57	; 0x39
 8003e6e:	7816      	ldrb	r6, [r2, #0]
{
 8003e70:	0004      	movs	r4, r0
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8003e72:	b2f0      	uxtb	r0, r6
 8003e74:	2e02      	cmp	r6, #2
 8003e76:	d007      	beq.n	8003e88 <HAL_TIM_OC_Start_DMA+0x24>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8003e78:	7810      	ldrb	r0, [r2, #0]
 8003e7a:	2801      	cmp	r0, #1
 8003e7c:	d107      	bne.n	8003e8e <HAL_TIM_OC_Start_DMA+0x2a>
    if ((pData == NULL) && (Length > 0U))
 8003e7e:	2900      	cmp	r1, #0
 8003e80:	d103      	bne.n	8003e8a <HAL_TIM_OC_Start_DMA+0x26>
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <HAL_TIM_OC_Start_DMA+0x26>
      return HAL_ERROR;
 8003e86:	2001      	movs	r0, #1
}
 8003e88:	bd70      	pop	{r4, r5, r6, pc}
      htim->State = HAL_TIM_STATE_BUSY;
 8003e8a:	2002      	movs	r0, #2
 8003e8c:	7010      	strb	r0, [r2, #0]
  switch (Channel)
 8003e8e:	6822      	ldr	r2, [r4, #0]
 8003e90:	2d08      	cmp	r5, #8
 8003e92:	d04c      	beq.n	8003f2e <HAL_TIM_OC_Start_DMA+0xca>
 8003e94:	d814      	bhi.n	8003ec0 <HAL_TIM_OC_Start_DMA+0x5c>
 8003e96:	2d00      	cmp	r5, #0
 8003e98:	d025      	beq.n	8003ee6 <HAL_TIM_OC_Start_DMA+0x82>
 8003e9a:	2d04      	cmp	r5, #4
 8003e9c:	d036      	beq.n	8003f0c <HAL_TIM_OC_Start_DMA+0xa8>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	0029      	movs	r1, r5
 8003ea2:	6820      	ldr	r0, [r4, #0]
 8003ea4:	f7ff ffb6 	bl	8003e14 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ea8:	2107      	movs	r1, #7
 8003eaa:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8003eac:	2000      	movs	r0, #0
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eb2:	2a06      	cmp	r2, #6
 8003eb4:	d0e8      	beq.n	8003e88 <HAL_TIM_OC_Start_DMA+0x24>
    __HAL_TIM_ENABLE(htim);
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	6819      	ldr	r1, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	e7e3      	b.n	8003e88 <HAL_TIM_OC_Start_DMA+0x24>
  switch (Channel)
 8003ec0:	2d0c      	cmp	r5, #12
 8003ec2:	d1ec      	bne.n	8003e9e <HAL_TIM_OC_Start_DMA+0x3a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003ec4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003ec6:	4e22      	ldr	r6, [pc, #136]	; (8003f50 <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8003ec8:	3240      	adds	r2, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003eca:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003ecc:	4e21      	ldr	r6, [pc, #132]	; (8003f54 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003ece:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003ed0:	4e21      	ldr	r6, [pc, #132]	; (8003f58 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003ed2:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 8003ed4:	f7fe fe8c 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d1d4      	bne.n	8003e86 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003edc:	2380      	movs	r3, #128	; 0x80
 8003ede:	6822      	ldr	r2, [r4, #0]
 8003ee0:	015b      	lsls	r3, r3, #5
 8003ee2:	68d1      	ldr	r1, [r2, #12]
 8003ee4:	e00f      	b.n	8003f06 <HAL_TIM_OC_Start_DMA+0xa2>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003ee6:	6a20      	ldr	r0, [r4, #32]
 8003ee8:	4e19      	ldr	r6, [pc, #100]	; (8003f50 <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8003eea:	3234      	adds	r2, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003eec:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003eee:	4e19      	ldr	r6, [pc, #100]	; (8003f54 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003ef0:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003ef2:	4e19      	ldr	r6, [pc, #100]	; (8003f58 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003ef4:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8003ef6:	f7fe fe7b 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003efa:	2800      	cmp	r0, #0
 8003efc:	d1c3      	bne.n	8003e86 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003efe:	2380      	movs	r3, #128	; 0x80
 8003f00:	6822      	ldr	r2, [r4, #0]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	68d1      	ldr	r1, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003f06:	430b      	orrs	r3, r1
 8003f08:	60d3      	str	r3, [r2, #12]
      break;
 8003f0a:	e7c8      	b.n	8003e9e <HAL_TIM_OC_Start_DMA+0x3a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f0c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003f0e:	4e10      	ldr	r6, [pc, #64]	; (8003f50 <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8003f10:	3238      	adds	r2, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f12:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f14:	4e0f      	ldr	r6, [pc, #60]	; (8003f54 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003f16:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003f18:	4e0f      	ldr	r6, [pc, #60]	; (8003f58 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003f1a:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8003f1c:	f7fe fe68 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003f20:	2800      	cmp	r0, #0
 8003f22:	d1b0      	bne.n	8003e86 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	6822      	ldr	r2, [r4, #0]
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	68d1      	ldr	r1, [r2, #12]
 8003f2c:	e7eb      	b.n	8003f06 <HAL_TIM_OC_Start_DMA+0xa2>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f2e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003f30:	4e07      	ldr	r6, [pc, #28]	; (8003f50 <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8003f32:	323c      	adds	r2, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f34:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f36:	4e07      	ldr	r6, [pc, #28]	; (8003f54 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003f38:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003f3a:	4e07      	ldr	r6, [pc, #28]	; (8003f58 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003f3c:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 8003f3e:	f7fe fe57 	bl	8002bf0 <HAL_DMA_Start_IT>
 8003f42:	2800      	cmp	r0, #0
 8003f44:	d19f      	bne.n	8003e86 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	6822      	ldr	r2, [r4, #0]
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	68d1      	ldr	r1, [r2, #12]
 8003f4e:	e7da      	b.n	8003f06 <HAL_TIM_OC_Start_DMA+0xa2>
 8003f50:	0800429b 	.word	0x0800429b
 8003f54:	080042d9 	.word	0x080042d9
 8003f58:	08004319 	.word	0x08004319

08003f5c <HAL_TIM_OC_Stop_DMA>:
{
 8003f5c:	b570      	push	{r4, r5, r6, lr}
 8003f5e:	6803      	ldr	r3, [r0, #0]
 8003f60:	0004      	movs	r4, r0
 8003f62:	000d      	movs	r5, r1
  switch (Channel)
 8003f64:	2908      	cmp	r1, #8
 8003f66:	d02d      	beq.n	8003fc4 <HAL_TIM_OC_Stop_DMA+0x68>
 8003f68:	d816      	bhi.n	8003f98 <HAL_TIM_OC_Stop_DMA+0x3c>
 8003f6a:	2900      	cmp	r1, #0
 8003f6c:	d01c      	beq.n	8003fa8 <HAL_TIM_OC_Stop_DMA+0x4c>
 8003f6e:	2904      	cmp	r1, #4
 8003f70:	d022      	beq.n	8003fb8 <HAL_TIM_OC_Stop_DMA+0x5c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f72:	2200      	movs	r2, #0
 8003f74:	0029      	movs	r1, r5
 8003f76:	6820      	ldr	r0, [r4, #0]
 8003f78:	f7ff ff4c 	bl	8003e14 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	4a14      	ldr	r2, [pc, #80]	; (8003fd0 <HAL_TIM_OC_Stop_DMA+0x74>)
 8003f80:	6a19      	ldr	r1, [r3, #32]
 8003f82:	4211      	tst	r1, r2
 8003f84:	d103      	bne.n	8003f8e <HAL_TIM_OC_Stop_DMA+0x32>
 8003f86:	2101      	movs	r1, #1
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	438a      	bics	r2, r1
 8003f8c:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	3439      	adds	r4, #57	; 0x39
}
 8003f92:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	7023      	strb	r3, [r4, #0]
}
 8003f96:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003f98:	290c      	cmp	r1, #12
 8003f9a:	d1ea      	bne.n	8003f72 <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	490d      	ldr	r1, [pc, #52]	; (8003fd4 <HAL_TIM_OC_Stop_DMA+0x78>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003fa0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003fa2:	400a      	ands	r2, r1
 8003fa4:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003fa6:	e004      	b.n	8003fb2 <HAL_TIM_OC_Stop_DMA+0x56>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003fa8:	68da      	ldr	r2, [r3, #12]
 8003faa:	490b      	ldr	r1, [pc, #44]	; (8003fd8 <HAL_TIM_OC_Stop_DMA+0x7c>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003fac:	6a00      	ldr	r0, [r0, #32]
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003fae:	400a      	ands	r2, r1
 8003fb0:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003fb2:	f7fe fe5d 	bl	8002c70 <HAL_DMA_Abort_IT>
      break;
 8003fb6:	e7dc      	b.n	8003f72 <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003fb8:	68da      	ldr	r2, [r3, #12]
 8003fba:	4908      	ldr	r1, [pc, #32]	; (8003fdc <HAL_TIM_OC_Stop_DMA+0x80>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003fbc:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003fbe:	400a      	ands	r2, r1
 8003fc0:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003fc2:	e7f6      	b.n	8003fb2 <HAL_TIM_OC_Stop_DMA+0x56>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	4906      	ldr	r1, [pc, #24]	; (8003fe0 <HAL_TIM_OC_Stop_DMA+0x84>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003fc8:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003fca:	400a      	ands	r2, r1
 8003fcc:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003fce:	e7f0      	b.n	8003fb2 <HAL_TIM_OC_Stop_DMA+0x56>
 8003fd0:	00001111 	.word	0x00001111
 8003fd4:	ffffefff 	.word	0xffffefff
 8003fd8:	fffffdff 	.word	0xfffffdff
 8003fdc:	fffffbff 	.word	0xfffffbff
 8003fe0:	fffff7ff 	.word	0xfffff7ff

08003fe4 <HAL_TIM_PWM_MspInit>:
 8003fe4:	4770      	bx	lr

08003fe6 <HAL_TIM_PWM_Init>:
{
 8003fe6:	b570      	push	{r4, r5, r6, lr}
 8003fe8:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003fea:	2001      	movs	r0, #1
  if (htim == NULL)
 8003fec:	2c00      	cmp	r4, #0
 8003fee:	d014      	beq.n	800401a <HAL_TIM_PWM_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003ff0:	0025      	movs	r5, r4
 8003ff2:	3539      	adds	r5, #57	; 0x39
 8003ff4:	782b      	ldrb	r3, [r5, #0]
 8003ff6:	b2da      	uxtb	r2, r3
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d105      	bne.n	8004008 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003ffc:	0023      	movs	r3, r4
 8003ffe:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8004000:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004002:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004004:	f7ff ffee 	bl	8003fe4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004008:	2302      	movs	r3, #2
 800400a:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800400c:	6820      	ldr	r0, [r4, #0]
 800400e:	1d21      	adds	r1, r4, #4
 8004010:	f7ff fe96 	bl	8003d40 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004014:	2301      	movs	r3, #1
  return HAL_OK;
 8004016:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004018:	702b      	strb	r3, [r5, #0]
}
 800401a:	bd70      	pop	{r4, r5, r6, pc}

0800401c <HAL_TIM_PWM_Start_DMA>:
 800401c:	b510      	push	{r4, lr}
 800401e:	f7ff ff21 	bl	8003e64 <HAL_TIM_OC_Start_DMA>
 8004022:	bd10      	pop	{r4, pc}

08004024 <HAL_TIM_PWM_Stop_DMA>:
 8004024:	b510      	push	{r4, lr}
 8004026:	f7ff ff99 	bl	8003f5c <HAL_TIM_OC_Stop_DMA>
 800402a:	bd10      	pop	{r4, pc}

0800402c <HAL_TIM_PWM_ConfigChannel>:
{
 800402c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800402e:	0006      	movs	r6, r0
 8004030:	2302      	movs	r3, #2
 8004032:	3638      	adds	r6, #56	; 0x38
{
 8004034:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8004036:	7831      	ldrb	r1, [r6, #0]
{
 8004038:	0005      	movs	r5, r0
  __HAL_LOCK(htim);
 800403a:	0018      	movs	r0, r3
 800403c:	2901      	cmp	r1, #1
 800403e:	d010      	beq.n	8004062 <HAL_TIM_PWM_ConfigChannel+0x36>
 8004040:	2101      	movs	r1, #1
 8004042:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	0029      	movs	r1, r5
 8004046:	3139      	adds	r1, #57	; 0x39
 8004048:	700b      	strb	r3, [r1, #0]
  switch (Channel)
 800404a:	2a08      	cmp	r2, #8
 800404c:	d054      	beq.n	80040f8 <HAL_TIM_PWM_ConfigChannel+0xcc>
 800404e:	d809      	bhi.n	8004064 <HAL_TIM_PWM_ConfigChannel+0x38>
 8004050:	2a00      	cmp	r2, #0
 8004052:	d02d      	beq.n	80040b0 <HAL_TIM_PWM_ConfigChannel+0x84>
 8004054:	2a04      	cmp	r2, #4
 8004056:	d03d      	beq.n	80040d4 <HAL_TIM_PWM_ConfigChannel+0xa8>
  htim->State = HAL_TIM_STATE_READY;
 8004058:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800405a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800405c:	3539      	adds	r5, #57	; 0x39
 800405e:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004060:	7030      	strb	r0, [r6, #0]
}
 8004062:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004064:	2a0c      	cmp	r2, #12
 8004066:	d1f7      	bne.n	8004058 <HAL_TIM_PWM_ConfigChannel+0x2c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004068:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800406a:	4935      	ldr	r1, [pc, #212]	; (8004140 <HAL_TIM_PWM_ConfigChannel+0x114>)
 800406c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800406e:	4835      	ldr	r0, [pc, #212]	; (8004144 <HAL_TIM_PWM_ConfigChannel+0x118>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004070:	400a      	ands	r2, r1
 8004072:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8004074:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004076:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8004078:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800407a:	4001      	ands	r1, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800407c:	6820      	ldr	r0, [r4, #0]
 800407e:	0200      	lsls	r0, r0, #8
 8004080:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC4P;
 8004082:	4831      	ldr	r0, [pc, #196]	; (8004148 <HAL_TIM_PWM_ConfigChannel+0x11c>)
 8004084:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004086:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8004088:	605f      	str	r7, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800408a:	0312      	lsls	r2, r2, #12
  TIMx->CCMR2 = tmpccmrx;
 800408c:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800408e:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004090:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 8004092:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8004094:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004096:	2280      	movs	r2, #128	; 0x80
 8004098:	69d9      	ldr	r1, [r3, #28]
 800409a:	0112      	lsls	r2, r2, #4
 800409c:	430a      	orrs	r2, r1
 800409e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040a0:	69da      	ldr	r2, [r3, #28]
 80040a2:	492a      	ldr	r1, [pc, #168]	; (800414c <HAL_TIM_PWM_ConfigChannel+0x120>)
 80040a4:	400a      	ands	r2, r1
 80040a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040a8:	68e2      	ldr	r2, [r4, #12]
 80040aa:	69d9      	ldr	r1, [r3, #28]
 80040ac:	0212      	lsls	r2, r2, #8
 80040ae:	e044      	b.n	800413a <HAL_TIM_PWM_ConfigChannel+0x10e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80040b0:	0021      	movs	r1, r4
 80040b2:	6828      	ldr	r0, [r5, #0]
 80040b4:	f7ff fe7c 	bl	8003db0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040b8:	2208      	movs	r2, #8
 80040ba:	682b      	ldr	r3, [r5, #0]
 80040bc:	6999      	ldr	r1, [r3, #24]
 80040be:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040c0:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80040c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040c4:	699a      	ldr	r2, [r3, #24]
 80040c6:	438a      	bics	r2, r1
 80040c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040ca:	699a      	ldr	r2, [r3, #24]
 80040cc:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040ce:	430a      	orrs	r2, r1
 80040d0:	619a      	str	r2, [r3, #24]
      break;
 80040d2:	e7c1      	b.n	8004058 <HAL_TIM_PWM_ConfigChannel+0x2c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040d4:	0021      	movs	r1, r4
 80040d6:	6828      	ldr	r0, [r5, #0]
 80040d8:	f7ff fe80 	bl	8003ddc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040dc:	2280      	movs	r2, #128	; 0x80
 80040de:	682b      	ldr	r3, [r5, #0]
 80040e0:	0112      	lsls	r2, r2, #4
 80040e2:	6999      	ldr	r1, [r3, #24]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040e8:	699a      	ldr	r2, [r3, #24]
 80040ea:	4918      	ldr	r1, [pc, #96]	; (800414c <HAL_TIM_PWM_ConfigChannel+0x120>)
 80040ec:	400a      	ands	r2, r1
 80040ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040f0:	68e2      	ldr	r2, [r4, #12]
 80040f2:	6999      	ldr	r1, [r3, #24]
 80040f4:	0212      	lsls	r2, r2, #8
 80040f6:	e7ea      	b.n	80040ce <HAL_TIM_PWM_ConfigChannel+0xa2>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040f8:	2773      	movs	r7, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040fa:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040fc:	4814      	ldr	r0, [pc, #80]	; (8004150 <HAL_TIM_PWM_ConfigChannel+0x124>)
 80040fe:	6a19      	ldr	r1, [r3, #32]
 8004100:	4001      	ands	r1, r0
 8004102:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 8004104:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8004106:	6858      	ldr	r0, [r3, #4]
 8004108:	9001      	str	r0, [sp, #4]
  tmpccmrx = TIMx->CCMR2;
 800410a:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800410c:	43b8      	bics	r0, r7
  tmpccmrx |= OC_Config->OCMode;
 800410e:	6827      	ldr	r7, [r4, #0]
 8004110:	4338      	orrs	r0, r7
  tmpccer &= ~TIM_CCER_CC3P;
 8004112:	4f10      	ldr	r7, [pc, #64]	; (8004154 <HAL_TIM_PWM_ConfigChannel+0x128>)
 8004114:	400f      	ands	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004116:	68a1      	ldr	r1, [r4, #8]
 8004118:	0209      	lsls	r1, r1, #8
 800411a:	4339      	orrs	r1, r7
  TIMx->CR2 = tmpcr2;
 800411c:	9f01      	ldr	r7, [sp, #4]
 800411e:	605f      	str	r7, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004120:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8004122:	6860      	ldr	r0, [r4, #4]
 8004124:	63d8      	str	r0, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8004126:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004128:	69d9      	ldr	r1, [r3, #28]
 800412a:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800412c:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800412e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004130:	69da      	ldr	r2, [r3, #28]
 8004132:	438a      	bics	r2, r1
 8004134:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004136:	69da      	ldr	r2, [r3, #28]
 8004138:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800413a:	430a      	orrs	r2, r1
 800413c:	61da      	str	r2, [r3, #28]
      break;
 800413e:	e78b      	b.n	8004058 <HAL_TIM_PWM_ConfigChannel+0x2c>
 8004140:	ffffefff 	.word	0xffffefff
 8004144:	ffff8cff 	.word	0xffff8cff
 8004148:	ffffdfff 	.word	0xffffdfff
 800414c:	fffffbff 	.word	0xfffffbff
 8004150:	fffffeff 	.word	0xfffffeff
 8004154:	fffffdff 	.word	0xfffffdff

08004158 <HAL_TIM_ConfigClockSource>:
{
 8004158:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800415a:	0004      	movs	r4, r0
 800415c:	2202      	movs	r2, #2
 800415e:	3438      	adds	r4, #56	; 0x38
 8004160:	7825      	ldrb	r5, [r4, #0]
{
 8004162:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004164:	0010      	movs	r0, r2
 8004166:	2d01      	cmp	r5, #1
 8004168:	d024      	beq.n	80041b4 <HAL_TIM_ConfigClockSource+0x5c>
  htim->State = HAL_TIM_STATE_BUSY;
 800416a:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 800416c:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800416e:	3539      	adds	r5, #57	; 0x39
  __HAL_LOCK(htim);
 8004170:	7026      	strb	r6, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004172:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004174:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004176:	4845      	ldr	r0, [pc, #276]	; (800428c <HAL_TIM_ConfigClockSource+0x134>)
  tmpsmcr = htim->Instance->SMCR;
 8004178:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800417a:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 800417c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800417e:	680a      	ldr	r2, [r1, #0]
 8004180:	2a60      	cmp	r2, #96	; 0x60
 8004182:	d055      	beq.n	8004230 <HAL_TIM_ConfigClockSource+0xd8>
 8004184:	d82f      	bhi.n	80041e6 <HAL_TIM_ConfigClockSource+0x8e>
 8004186:	2a40      	cmp	r2, #64	; 0x40
 8004188:	d100      	bne.n	800418c <HAL_TIM_ConfigClockSource+0x34>
 800418a:	e069      	b.n	8004260 <HAL_TIM_ConfigClockSource+0x108>
 800418c:	d813      	bhi.n	80041b6 <HAL_TIM_ConfigClockSource+0x5e>
 800418e:	2a20      	cmp	r2, #32
 8004190:	d004      	beq.n	800419c <HAL_TIM_ConfigClockSource+0x44>
 8004192:	d809      	bhi.n	80041a8 <HAL_TIM_ConfigClockSource+0x50>
 8004194:	2110      	movs	r1, #16
 8004196:	0010      	movs	r0, r2
 8004198:	4388      	bics	r0, r1
 800419a:	d107      	bne.n	80041ac <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr &= ~TIM_SMCR_TS;
 800419c:	2070      	movs	r0, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 800419e:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80041a0:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041a2:	430a      	orrs	r2, r1
 80041a4:	2107      	movs	r1, #7
 80041a6:	e040      	b.n	800422a <HAL_TIM_ConfigClockSource+0xd2>
  switch (sClockSourceConfig->ClockSource)
 80041a8:	2a30      	cmp	r2, #48	; 0x30
 80041aa:	d0f7      	beq.n	800419c <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_READY;
 80041ac:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80041ae:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80041b0:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80041b2:	7020      	strb	r0, [r4, #0]
}
 80041b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80041b6:	2a50      	cmp	r2, #80	; 0x50
 80041b8:	d1f8      	bne.n	80041ac <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ba:	6848      	ldr	r0, [r1, #4]
 80041bc:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80041be:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041c0:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041c2:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041c4:	43b7      	bics	r7, r6
 80041c6:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041c8:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80041ca:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041cc:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ce:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041d0:	260a      	movs	r6, #10
 80041d2:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 80041d4:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80041d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041d8:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80041da:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80041dc:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80041de:	438a      	bics	r2, r1
 80041e0:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80041e2:	2257      	movs	r2, #87	; 0x57
 80041e4:	e021      	b.n	800422a <HAL_TIM_ConfigClockSource+0xd2>
  switch (sClockSourceConfig->ClockSource)
 80041e6:	2a70      	cmp	r2, #112	; 0x70
 80041e8:	d012      	beq.n	8004210 <HAL_TIM_ConfigClockSource+0xb8>
 80041ea:	2080      	movs	r0, #128	; 0x80
 80041ec:	0180      	lsls	r0, r0, #6
 80041ee:	4282      	cmp	r2, r0
 80041f0:	d1dc      	bne.n	80041ac <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr = TIMx->SMCR;
 80041f2:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f4:	4826      	ldr	r0, [pc, #152]	; (8004290 <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041f6:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f8:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80041fa:	688a      	ldr	r2, [r1, #8]
 80041fc:	68c9      	ldr	r1, [r1, #12]
 80041fe:	4332      	orrs	r2, r6
 8004200:	0209      	lsls	r1, r1, #8
 8004202:	430a      	orrs	r2, r1
 8004204:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8004206:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004208:	2280      	movs	r2, #128	; 0x80
 800420a:	6899      	ldr	r1, [r3, #8]
 800420c:	01d2      	lsls	r2, r2, #7
 800420e:	e00c      	b.n	800422a <HAL_TIM_ConfigClockSource+0xd2>
  tmpsmcr = TIMx->SMCR;
 8004210:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004212:	481f      	ldr	r0, [pc, #124]	; (8004290 <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004214:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004216:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004218:	688a      	ldr	r2, [r1, #8]
 800421a:	68c9      	ldr	r1, [r1, #12]
 800421c:	4332      	orrs	r2, r6
 800421e:	0209      	lsls	r1, r1, #8
 8004220:	430a      	orrs	r2, r1
 8004222:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8004224:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004226:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8004228:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800422a:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 800422c:	609a      	str	r2, [r3, #8]
}
 800422e:	e7bd      	b.n	80041ac <HAL_TIM_ConfigClockSource+0x54>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004230:	2610      	movs	r6, #16
 8004232:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004234:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004236:	43b0      	bics	r0, r6
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004238:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800423a:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800423c:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800423e:	4f15      	ldr	r7, [pc, #84]	; (8004294 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004240:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004242:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004244:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004246:	26a0      	movs	r6, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8004248:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800424a:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800424c:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800424e:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 8004250:	0112      	lsls	r2, r2, #4
 8004252:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8004254:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8004256:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004258:	438a      	bics	r2, r1
 800425a:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800425c:	2267      	movs	r2, #103	; 0x67
 800425e:	e7e4      	b.n	800422a <HAL_TIM_ConfigClockSource+0xd2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004260:	6848      	ldr	r0, [r1, #4]
 8004262:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8004264:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004266:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004268:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800426a:	43b7      	bics	r7, r6
 800426c:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800426e:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004270:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004272:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004274:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004276:	260a      	movs	r6, #10
 8004278:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 800427a:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800427c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800427e:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004280:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8004282:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004284:	438a      	bics	r2, r1
 8004286:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004288:	2247      	movs	r2, #71	; 0x47
 800428a:	e7ce      	b.n	800422a <HAL_TIM_ConfigClockSource+0xd2>
 800428c:	ffff0088 	.word	0xffff0088
 8004290:	ffff00ff 	.word	0xffff00ff
 8004294:	ffff0fff 	.word	0xffff0fff

08004298 <HAL_TIM_PWM_PulseFinishedCallback>:
 8004298:	4770      	bx	lr

0800429a <TIM_DMADelayPulseCplt>:
{
 800429a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800429c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800429e:	2301      	movs	r3, #1
 80042a0:	0022      	movs	r2, r4
 80042a2:	3239      	adds	r2, #57	; 0x39
 80042a4:	7013      	strb	r3, [r2, #0]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80042a6:	6a22      	ldr	r2, [r4, #32]
 80042a8:	4282      	cmp	r2, r0
 80042aa:	d106      	bne.n	80042ba <TIM_DMADelayPulseCplt+0x20>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042ac:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ae:	0020      	movs	r0, r4
 80042b0:	f7ff fff2 	bl	8004298 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042b4:	2300      	movs	r3, #0
 80042b6:	7623      	strb	r3, [r4, #24]
}
 80042b8:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80042ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042bc:	4283      	cmp	r3, r0
 80042be:	d101      	bne.n	80042c4 <TIM_DMADelayPulseCplt+0x2a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042c0:	2302      	movs	r3, #2
 80042c2:	e7f3      	b.n	80042ac <TIM_DMADelayPulseCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80042c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80042c6:	4283      	cmp	r3, r0
 80042c8:	d101      	bne.n	80042ce <TIM_DMADelayPulseCplt+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80042ca:	2304      	movs	r3, #4
 80042cc:	e7ee      	b.n	80042ac <TIM_DMADelayPulseCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80042ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80042d0:	4283      	cmp	r3, r0
 80042d2:	d1ec      	bne.n	80042ae <TIM_DMADelayPulseCplt+0x14>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042d4:	2308      	movs	r3, #8
 80042d6:	e7e9      	b.n	80042ac <TIM_DMADelayPulseCplt+0x12>

080042d8 <TIM_DMADelayPulseHalfCplt>:
{
 80042d8:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042da:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 80042dc:	2301      	movs	r3, #1
 80042de:	0022      	movs	r2, r4
 80042e0:	3239      	adds	r2, #57	; 0x39
 80042e2:	7013      	strb	r3, [r2, #0]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80042e4:	6a22      	ldr	r2, [r4, #32]
 80042e6:	4282      	cmp	r2, r0
 80042e8:	d106      	bne.n	80042f8 <TIM_DMADelayPulseHalfCplt+0x20>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042ea:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80042ec:	0020      	movs	r0, r4
 80042ee:	f7fd ffe5 	bl	80022bc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f2:	2300      	movs	r3, #0
 80042f4:	7623      	strb	r3, [r4, #24]
}
 80042f6:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80042f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80042fa:	4283      	cmp	r3, r0
 80042fc:	d101      	bne.n	8004302 <TIM_DMADelayPulseHalfCplt+0x2a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042fe:	2302      	movs	r3, #2
 8004300:	e7f3      	b.n	80042ea <TIM_DMADelayPulseHalfCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004302:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004304:	4283      	cmp	r3, r0
 8004306:	d101      	bne.n	800430c <TIM_DMADelayPulseHalfCplt+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004308:	2304      	movs	r3, #4
 800430a:	e7ee      	b.n	80042ea <TIM_DMADelayPulseHalfCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800430c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800430e:	4283      	cmp	r3, r0
 8004310:	d1ec      	bne.n	80042ec <TIM_DMADelayPulseHalfCplt+0x14>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004312:	2308      	movs	r3, #8
 8004314:	e7e9      	b.n	80042ea <TIM_DMADelayPulseHalfCplt+0x12>

08004316 <HAL_TIM_ErrorCallback>:
 8004316:	4770      	bx	lr

08004318 <TIM_DMAError>:
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004318:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 800431a:	2201      	movs	r2, #1
 800431c:	0003      	movs	r3, r0
{
 800431e:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_READY;
 8004320:	3339      	adds	r3, #57	; 0x39
 8004322:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8004324:	f7ff fff7 	bl	8004316 <HAL_TIM_ErrorCallback>
}
 8004328:	bd10      	pop	{r4, pc}

0800432a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800432a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800432c:	0004      	movs	r4, r0
 800432e:	2202      	movs	r2, #2
 8004330:	3438      	adds	r4, #56	; 0x38
 8004332:	7825      	ldrb	r5, [r4, #0]
{
 8004334:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004336:	0010      	movs	r0, r2
 8004338:	2d01      	cmp	r5, #1
 800433a:	d013      	beq.n	8004364 <HAL_TIMEx_MasterConfigSynchronization+0x3a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800433c:	0018      	movs	r0, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800433e:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004340:	3039      	adds	r0, #57	; 0x39
 8004342:	7002      	strb	r2, [r0, #0]
  tmpcr2 = htim->Instance->CR2;
 8004344:	681d      	ldr	r5, [r3, #0]
 8004346:	686a      	ldr	r2, [r5, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004348:	68ab      	ldr	r3, [r5, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800434a:	43b2      	bics	r2, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800434c:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800434e:	6849      	ldr	r1, [r1, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004350:	4332      	orrs	r2, r6
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004352:	2680      	movs	r6, #128	; 0x80
 8004354:	43b3      	bics	r3, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004356:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004358:	606a      	str	r2, [r5, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800435a:	60ab      	str	r3, [r5, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800435c:	2301      	movs	r3, #1
 800435e:	7003      	strb	r3, [r0, #0]

  __HAL_UNLOCK(htim);
 8004360:	2000      	movs	r0, #0
 8004362:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004364:	bd70      	pop	{r4, r5, r6, pc}

08004366 <TSC_extract_groups>:
static uint32_t TSC_extract_groups(uint32_t iomask)
{
  uint32_t groups = 0UL;
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8004366:	2300      	movs	r3, #0
{
 8004368:	0002      	movs	r2, r0
 800436a:	b570      	push	{r4, r5, r6, lr}
  uint32_t groups = 0UL;
 800436c:	0018      	movs	r0, r3
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 800436e:	210f      	movs	r1, #15
    {
      groups |= (1UL << idx);
 8004370:	2401      	movs	r4, #1
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 8004372:	000e      	movs	r6, r1
 8004374:	009d      	lsls	r5, r3, #2
 8004376:	40ae      	lsls	r6, r5
 8004378:	4232      	tst	r2, r6
 800437a:	d002      	beq.n	8004382 <TSC_extract_groups+0x1c>
      groups |= (1UL << idx);
 800437c:	0025      	movs	r5, r4
 800437e:	409d      	lsls	r5, r3
 8004380:	4328      	orrs	r0, r5
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8004382:	3301      	adds	r3, #1
 8004384:	2b08      	cmp	r3, #8
 8004386:	d1f4      	bne.n	8004372 <TSC_extract_groups+0xc>
    }
  }

  return groups;
}
 8004388:	bd70      	pop	{r4, r5, r6, pc}

0800438a <HAL_TSC_Init>:
{
 800438a:	b570      	push	{r4, r5, r6, lr}
 800438c:	0004      	movs	r4, r0
    return HAL_ERROR;
 800438e:	2001      	movs	r0, #1
  if (htsc == NULL)
 8004390:	2c00      	cmp	r4, #0
 8004392:	d041      	beq.n	8004418 <HAL_TSC_Init+0x8e>
  if (htsc->State == HAL_TSC_STATE_RESET)
 8004394:	0026      	movs	r6, r4
 8004396:	363c      	adds	r6, #60	; 0x3c
 8004398:	7833      	ldrb	r3, [r6, #0]
 800439a:	b2da      	uxtb	r2, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d105      	bne.n	80043ac <HAL_TSC_Init+0x22>
    htsc->Lock = HAL_UNLOCKED;
 80043a0:	0023      	movs	r3, r4
 80043a2:	333d      	adds	r3, #61	; 0x3d
    HAL_TSC_MspInit(htsc);
 80043a4:	0020      	movs	r0, r4
    htsc->Lock = HAL_UNLOCKED;
 80043a6:	701a      	strb	r2, [r3, #0]
    HAL_TSC_MspInit(htsc);
 80043a8:	f7fe fa50 	bl	800284c <HAL_TSC_MspInit>
  htsc->State = HAL_TSC_STATE_BUSY;
 80043ac:	2302      	movs	r3, #2
 80043ae:	7033      	strb	r3, [r6, #0]
  htsc->Instance->CR = TSC_CR_TSCE;
 80043b0:	6825      	ldr	r5, [r4, #0]
 80043b2:	3b01      	subs	r3, #1
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80043b4:	68a1      	ldr	r1, [r4, #8]
  htsc->Instance->CR = TSC_CR_TSCE;
 80043b6:	602b      	str	r3, [r5, #0]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80043b8:	6863      	ldr	r3, [r4, #4]
 80043ba:	682a      	ldr	r2, [r5, #0]
 80043bc:	430b      	orrs	r3, r1
 80043be:	6961      	ldr	r1, [r4, #20]
 80043c0:	430b      	orrs	r3, r1
 80043c2:	69a1      	ldr	r1, [r4, #24]
 80043c4:	430b      	orrs	r3, r1
 80043c6:	69e1      	ldr	r1, [r4, #28]
 80043c8:	430b      	orrs	r3, r1
 80043ca:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80043cc:	430b      	orrs	r3, r1
 80043ce:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80043d0:	430b      	orrs	r3, r1
 80043d2:	4313      	orrs	r3, r2
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80043d4:	6922      	ldr	r2, [r4, #16]
 80043d6:	0452      	lsls	r2, r2, #17
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80043d8:	4313      	orrs	r3, r2
 80043da:	602b      	str	r3, [r5, #0]
  if ((FunctionalState)htsc->Init.SpreadSpectrum == ENABLE)
 80043dc:	68e3      	ldr	r3, [r4, #12]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d104      	bne.n	80043ee <HAL_TSC_Init+0x64>
    htsc->Instance->CR |= TSC_CR_SSE;
 80043e4:	2380      	movs	r3, #128	; 0x80
 80043e6:	682a      	ldr	r2, [r5, #0]
 80043e8:	025b      	lsls	r3, r3, #9
 80043ea:	4313      	orrs	r3, r2
 80043ec:	602b      	str	r3, [r5, #0]
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80043ee:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80043f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043f2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80043f4:	4303      	orrs	r3, r0
 80043f6:	001a      	movs	r2, r3
 80043f8:	430a      	orrs	r2, r1
 80043fa:	43d2      	mvns	r2, r2
 80043fc:	612a      	str	r2, [r5, #16]
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 80043fe:	62ab      	str	r3, [r5, #40]	; 0x28
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8004400:	6229      	str	r1, [r5, #32]
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8004402:	f7ff ffb0 	bl	8004366 <TSC_extract_groups>
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 8004406:	2203      	movs	r2, #3
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8004408:	6328      	str	r0, [r5, #48]	; 0x30
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 800440a:	686b      	ldr	r3, [r5, #4]
  return HAL_OK;
 800440c:	2000      	movs	r0, #0
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 800440e:	4393      	bics	r3, r2
 8004410:	606b      	str	r3, [r5, #4]
  htsc->State = HAL_TSC_STATE_READY;
 8004412:	2301      	movs	r3, #1
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8004414:	60aa      	str	r2, [r5, #8]
  htsc->State = HAL_TSC_STATE_READY;
 8004416:	7033      	strb	r3, [r6, #0]
}
 8004418:	bd70      	pop	{r4, r5, r6, pc}
	...

0800441c <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 800441c:	b510      	push	{r4, lr}

  // Get banks array
  TSL_Globals.Bank_Array = bank;

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 800441e:	4b08      	ldr	r3, [pc, #32]	; (8004440 <TSL_Init+0x24>)
  TSL_Globals.Bank_Array = bank;
 8004420:	4c08      	ldr	r4, [pc, #32]	; (8004444 <TSL_Init+0x28>)
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8004422:	4909      	ldr	r1, [pc, #36]	; (8004448 <TSL_Init+0x2c>)
  TSL_Globals.Bank_Array = bank;
 8004424:	6060      	str	r0, [r4, #4]
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8004426:	6818      	ldr	r0, [r3, #0]
 8004428:	f7fb fe78 	bl	800011c <__udivsi3>
 800442c:	23fa      	movs	r3, #250	; 0xfa
 800442e:	00db      	lsls	r3, r3, #3
 8004430:	2148      	movs	r1, #72	; 0x48
 8004432:	4358      	muls	r0, r3
 8004434:	f7fb fe72 	bl	800011c <__udivsi3>
 8004438:	6120      	str	r0, [r4, #16]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
}
 800443a:	2000      	movs	r0, #0
 800443c:	bd10      	pop	{r4, pc}
 800443e:	46c0      	nop			; (mov r8, r8)
 8004440:	20000000 	.word	0x20000000
 8004444:	20000634 	.word	0x20000634
 8004448:	000f4240 	.word	0x000f4240

0800444c <TSL_acq_BankGetResult>:
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
  {
    return TSL_STATUS_ERROR;
 800444c:	2302      	movs	r3, #2
{
 800444e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004450:	b089      	sub	sp, #36	; 0x24
 8004452:	9101      	str	r1, [sp, #4]
 8004454:	9202      	str	r2, [sp, #8]
    return TSL_STATUS_ERROR;
 8004456:	9300      	str	r3, [sp, #0]
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8004458:	2801      	cmp	r0, #1
 800445a:	d80f      	bhi.n	800447c <TSL_acq_BankGetResult+0x30>
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 800445c:	2700      	movs	r7, #0
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800445e:	3316      	adds	r3, #22
 8004460:	4a40      	ldr	r2, [pc, #256]	; (8004564 <TSL_acq_BankGetResult+0x118>)
 8004462:	4358      	muls	r0, r3
 8004464:	6854      	ldr	r4, [r2, #4]
  TSL_Status_enum_T retval = TSL_STATUS_OK;
 8004466:	9700      	str	r7, [sp, #0]
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8004468:	1824      	adds	r4, r4, r0
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 800446a:	6862      	ldr	r2, [r4, #4]
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 800446c:	9307      	str	r3, [sp, #28]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 800446e:	9204      	str	r2, [sp, #16]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8004470:	6822      	ldr	r2, [r4, #0]
 8004472:	9205      	str	r2, [sp, #20]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 8004474:	89a2      	ldrh	r2, [r4, #12]
 8004476:	b2fb      	uxtb	r3, r7
 8004478:	4293      	cmp	r3, r2
 800447a:	d302      	bcc.n	8004482 <TSL_acq_BankGetResult+0x36>
    pchSrc++;

  }

  return retval;
}
 800447c:	9800      	ldr	r0, [sp, #0]
 800447e:	b009      	add	sp, #36	; 0x24
 8004480:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8004482:	9a04      	ldr	r2, [sp, #16]
    idx_dest = pchDest->IdxDest;
 8004484:	007b      	lsls	r3, r7, #1
    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8004486:	5ad5      	ldrh	r5, [r2, r3]
 8004488:	230c      	movs	r3, #12
 800448a:	435d      	muls	r5, r3
 800448c:	68a3      	ldr	r3, [r4, #8]
 800448e:	5d5a      	ldrb	r2, [r3, r5]
 8004490:	1959      	adds	r1, r3, r5
 8004492:	9b07      	ldr	r3, [sp, #28]
 8004494:	4013      	ands	r3, r2
 8004496:	2b18      	cmp	r3, #24
 8004498:	d11d      	bne.n	80044d6 <TSL_acq_BankGetResult+0x8a>
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 800449a:	3b17      	subs	r3, #23
 800449c:	4313      	orrs	r3, r2
 800449e:	700b      	strb	r3, [r1, #0]
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 80044a0:	230c      	movs	r3, #12
 80044a2:	437b      	muls	r3, r7
 80044a4:	9a05      	ldr	r2, [sp, #20]
 80044a6:	5cd0      	ldrb	r0, [r2, r3]
 80044a8:	f000 f8b8 	bl	800461c <TSL_acq_GetMeas>
 80044ac:	0006      	movs	r6, r0
      old_meas = bank->p_chData[idx_dest].Meas;
 80044ae:	68a3      	ldr	r3, [r4, #8]
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 80044b0:	9006      	str	r0, [sp, #24]
      old_meas = bank->p_chData[idx_dest].Meas;
 80044b2:	1958      	adds	r0, r3, r5
 80044b4:	8943      	ldrh	r3, [r0, #10]
      bank->p_chData[idx_dest].Meas = new_meas;
 80044b6:	8146      	strh	r6, [r0, #10]
      old_meas = bank->p_chData[idx_dest].Meas;
 80044b8:	9303      	str	r3, [sp, #12]
      if (new_meas < TSL_Params.AcqMin)
 80044ba:	4b2b      	ldr	r3, [pc, #172]	; (8004568 <TSL_acq_BankGetResult+0x11c>)
 80044bc:	881a      	ldrh	r2, [r3, #0]
 80044be:	42b2      	cmp	r2, r6
 80044c0:	d90b      	bls.n	80044da <TSL_acq_BankGetResult+0x8e>
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 80044c2:	2306      	movs	r3, #6
 80044c4:	7802      	ldrb	r2, [r0, #0]
 80044c6:	439a      	bics	r2, r3
 80044c8:	3b02      	subs	r3, #2
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80044ca:	4313      	orrs	r3, r2
 80044cc:	7003      	strb	r3, [r0, #0]
          bank->p_chData[idx_dest].Delta = 0;
 80044ce:	2300      	movs	r3, #0
 80044d0:	8103      	strh	r3, [r0, #8]
          retval = TSL_STATUS_ERROR;
 80044d2:	3302      	adds	r3, #2
 80044d4:	9300      	str	r3, [sp, #0]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80044d6:	3701      	adds	r7, #1
 80044d8:	e7cc      	b.n	8004474 <TSL_acq_BankGetResult+0x28>
        if (new_meas > TSL_Params.AcqMax)
 80044da:	885b      	ldrh	r3, [r3, #2]
 80044dc:	42b3      	cmp	r3, r6
 80044de:	d202      	bcs.n	80044e6 <TSL_acq_BankGetResult+0x9a>
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80044e0:	2206      	movs	r2, #6
 80044e2:	7803      	ldrb	r3, [r0, #0]
 80044e4:	e7f1      	b.n	80044ca <TSL_acq_BankGetResult+0x7e>
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 80044e6:	f000 f8ad 	bl	8004644 <TSL_acq_UseFilter>
 80044ea:	2800      	cmp	r0, #0
 80044ec:	d026      	beq.n	800453c <TSL_acq_BankGetResult+0xf0>
            if (mfilter)
 80044ee:	9b01      	ldr	r3, [sp, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d006      	beq.n	8004502 <TSL_acq_BankGetResult+0xb6>
              new_meas = mfilter(old_meas, new_meas);
 80044f4:	0031      	movs	r1, r6
 80044f6:	9803      	ldr	r0, [sp, #12]
 80044f8:	4798      	blx	r3
 80044fa:	0006      	movs	r6, r0
              bank->p_chData[idx_dest].Meas = new_meas;
 80044fc:	68a3      	ldr	r3, [r4, #8]
 80044fe:	195b      	adds	r3, r3, r5
 8004500:	8158      	strh	r0, [r3, #10]
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 8004502:	68a3      	ldr	r3, [r4, #8]
 8004504:	0031      	movs	r1, r6
 8004506:	195b      	adds	r3, r3, r5
 8004508:	8898      	ldrh	r0, [r3, #4]
 800450a:	f000 f893 	bl	8004634 <TSL_acq_ComputeDelta>
 800450e:	9003      	str	r0, [sp, #12]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8004510:	f000 f896 	bl	8004640 <TSL_acq_CheckNoise>
 8004514:	2303      	movs	r3, #3
 8004516:	68a2      	ldr	r2, [r4, #8]
 8004518:	4003      	ands	r3, r0
 800451a:	1956      	adds	r6, r2, r5
 800451c:	5d50      	ldrb	r0, [r2, r5]
 800451e:	2206      	movs	r2, #6
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	4390      	bics	r0, r2
 8004524:	4318      	orrs	r0, r3
            if (dfilter)
 8004526:	9b02      	ldr	r3, [sp, #8]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8004528:	7030      	strb	r0, [r6, #0]
            if (dfilter)
 800452a:	2b00      	cmp	r3, #0
 800452c:	d003      	beq.n	8004536 <TSL_acq_BankGetResult+0xea>
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 800452e:	9803      	ldr	r0, [sp, #12]
 8004530:	4798      	blx	r3
 8004532:	8130      	strh	r0, [r6, #8]
 8004534:	e7cf      	b.n	80044d6 <TSL_acq_BankGetResult+0x8a>
              bank->p_chData[idx_dest].Delta = new_delta;
 8004536:	9b03      	ldr	r3, [sp, #12]
 8004538:	8133      	strh	r3, [r6, #8]
 800453a:	e7cc      	b.n	80044d6 <TSL_acq_BankGetResult+0x8a>
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 800453c:	68a3      	ldr	r3, [r4, #8]
 800453e:	9906      	ldr	r1, [sp, #24]
 8004540:	195e      	adds	r6, r3, r5
 8004542:	88b0      	ldrh	r0, [r6, #4]
 8004544:	f000 f876 	bl	8004634 <TSL_acq_ComputeDelta>
 8004548:	8130      	strh	r0, [r6, #8]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800454a:	f000 f879 	bl	8004640 <TSL_acq_CheckNoise>
 800454e:	2203      	movs	r2, #3
 8004550:	2106      	movs	r1, #6
 8004552:	68a3      	ldr	r3, [r4, #8]
 8004554:	4002      	ands	r2, r0
 8004556:	5d58      	ldrb	r0, [r3, r5]
 8004558:	0052      	lsls	r2, r2, #1
 800455a:	4388      	bics	r0, r1
 800455c:	4310      	orrs	r0, r2
 800455e:	5558      	strb	r0, [r3, r5]
 8004560:	e7b9      	b.n	80044d6 <TSL_acq_BankGetResult+0x8a>
 8004562:	46c0      	nop			; (mov r8, r8)
 8004564:	20000634 	.word	0x20000634
 8004568:	20000014 	.word	0x20000014

0800456c <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	e002      	b.n	8004580 <SoftDelay+0x14>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	3b01      	subs	r3, #1
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1f9      	bne.n	800457a <SoftDelay+0xe>
  {}
}
 8004586:	46c0      	nop			; (mov r8, r8)
 8004588:	46c0      	nop			; (mov r8, r8)
 800458a:	46bd      	mov	sp, r7
 800458c:	b004      	add	sp, #16
 800458e:	bd80      	pop	{r7, pc}

08004590 <TSL_acq_BankConfig>:
{
 8004590:	0002      	movs	r2, r0
 8004592:	b573      	push	{r0, r1, r4, r5, r6, lr}
    return TSL_STATUS_ERROR;
 8004594:	2002      	movs	r0, #2
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8004596:	2a01      	cmp	r2, #1
 8004598:	d816      	bhi.n	80045c8 <TSL_acq_BankConfig+0x38>
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800459a:	2318      	movs	r3, #24
 800459c:	4917      	ldr	r1, [pc, #92]	; (80045fc <TSL_acq_BankConfig+0x6c>)
 800459e:	4353      	muls	r3, r2
 80045a0:	6848      	ldr	r0, [r1, #4]
 80045a2:	18c3      	adds	r3, r0, r3
  pchDest = bank->p_chDest;
 80045a4:	6858      	ldr	r0, [r3, #4]
  pchSrc = bank->p_chSrc;
 80045a6:	681c      	ldr	r4, [r3, #0]
  TSL_Globals.This_Bank = idx_bk;
 80045a8:	720a      	strb	r2, [r1, #8]
  TSC->IOCCR = bank->msk_IOCCR_channels;
 80045aa:	6919      	ldr	r1, [r3, #16]
 80045ac:	4a14      	ldr	r2, [pc, #80]	; (8004600 <TSL_acq_BankConfig+0x70>)
  pchDest = bank->p_chDest;
 80045ae:	9001      	str	r0, [sp, #4]
  TSC->IOCCR = bank->msk_IOCCR_channels;
 80045b0:	6291      	str	r1, [r2, #40]	; 0x28
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 80045b2:	6959      	ldr	r1, [r3, #20]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80045b4:	2000      	movs	r0, #0
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 80045b6:	6311      	str	r1, [r2, #48]	; 0x30
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80045b8:	8999      	ldrh	r1, [r3, #12]
 80045ba:	9100      	str	r1, [sp, #0]
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80045bc:	210c      	movs	r1, #12
 80045be:	468c      	mov	ip, r1
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80045c0:	9900      	ldr	r1, [sp, #0]
 80045c2:	4281      	cmp	r1, r0
 80045c4:	d801      	bhi.n	80045ca <TSL_acq_BankConfig+0x3a>
  return TSL_STATUS_OK;
 80045c6:	2000      	movs	r0, #0
}
 80045c8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80045ca:	9d01      	ldr	r5, [sp, #4]
 80045cc:	0041      	lsls	r1, r0, #1
 80045ce:	5a69      	ldrh	r1, [r5, r1]
 80045d0:	4665      	mov	r5, ip
 80045d2:	4369      	muls	r1, r5
 80045d4:	689d      	ldr	r5, [r3, #8]
 80045d6:	5d49      	ldrb	r1, [r1, r5]
 80045d8:	06c9      	lsls	r1, r1, #27
 80045da:	0f89      	lsrs	r1, r1, #30
    if (objs != TSL_OBJ_STATUS_ON)
 80045dc:	2903      	cmp	r1, #3
 80045de:	d009      	beq.n	80045f4 <TSL_acq_BankConfig+0x64>
      TSC->IOGCSR &= (uint32_t)~gx;
 80045e0:	6b15      	ldr	r5, [r2, #48]	; 0x30
 80045e2:	68a6      	ldr	r6, [r4, #8]
 80045e4:	43b5      	bics	r5, r6
 80045e6:	6315      	str	r5, [r2, #48]	; 0x30
      if (objs == TSL_OBJ_STATUS_OFF)
 80045e8:	2900      	cmp	r1, #0
 80045ea:	d103      	bne.n	80045f4 <TSL_acq_BankConfig+0x64>
        TSC->IOCCR &= (uint32_t)~ioy;
 80045ec:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80045ee:	6865      	ldr	r5, [r4, #4]
 80045f0:	43a9      	bics	r1, r5
 80045f2:	6291      	str	r1, [r2, #40]	; 0x28
    pchSrc++;
 80045f4:	340c      	adds	r4, #12
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80045f6:	3001      	adds	r0, #1
 80045f8:	e7e2      	b.n	80045c0 <TSL_acq_BankConfig+0x30>
 80045fa:	46c0      	nop			; (mov r8, r8)
 80045fc:	20000634 	.word	0x20000634
 8004600:	40024000 	.word	0x40024000

08004604 <TSL_acq_BankWaitEOC>:
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 8004604:	2001      	movs	r0, #1
  if (TSC->ISR & 0x01)
 8004606:	4b04      	ldr	r3, [pc, #16]	; (8004618 <TSL_acq_BankWaitEOC+0x14>)
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	4202      	tst	r2, r0
 800460c:	d002      	beq.n	8004614 <TSL_acq_BankWaitEOC+0x10>
    if (TSC->ISR & 0x02)
 800460e:	68d8      	ldr	r0, [r3, #12]
      retval = TSL_STATUS_OK;
 8004610:	2302      	movs	r3, #2
 8004612:	4018      	ands	r0, r3
}
 8004614:	4770      	bx	lr
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	40024000 	.word	0x40024000

0800461c <TSL_acq_GetMeas>:
{
 800461c:	0003      	movs	r3, r0
    return((TSL_tMeas_T)0);
 800461e:	2000      	movs	r0, #0
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8004620:	2b07      	cmp	r3, #7
 8004622:	d804      	bhi.n	800462e <TSL_acq_GetMeas+0x12>
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8004624:	4a02      	ldr	r2, [pc, #8]	; (8004630 <TSL_acq_GetMeas+0x14>)
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	189b      	adds	r3, r3, r2
 800462a:	6858      	ldr	r0, [r3, #4]
 800462c:	b280      	uxth	r0, r0
}
 800462e:	4770      	bx	lr
 8004630:	40024030 	.word	0x40024030

08004634 <TSL_acq_ComputeDelta>:
  return((TSL_tDelta_T)(ref - meas));
 8004634:	1a40      	subs	r0, r0, r1
 8004636:	b200      	sxth	r0, r0
}
 8004638:	4770      	bx	lr

0800463a <TSL_acq_ComputeMeas>:
  return((TSL_tMeas_T)(ref - delta));
 800463a:	1a40      	subs	r0, r0, r1
 800463c:	b280      	uxth	r0, r0
}
 800463e:	4770      	bx	lr

08004640 <TSL_acq_CheckNoise>:
}
 8004640:	2000      	movs	r0, #0
 8004642:	4770      	bx	lr

08004644 <TSL_acq_UseFilter>:
}
 8004644:	2001      	movs	r0, #1
 8004646:	4770      	bx	lr

08004648 <TSL_acq_TestReferenceOutOfRange>:
}
 8004648:	2000      	movs	r0, #0
 800464a:	4770      	bx	lr

0800464c <TSL_acq_TestFirstReferenceIsValid>:
}
 800464c:	2001      	movs	r0, #1
 800464e:	4770      	bx	lr

08004650 <TSL_acq_BankStartAcq>:
{
 8004650:	b570      	push	{r4, r5, r6, lr}
  TSC->ICR |= 0x03;
 8004652:	2503      	movs	r5, #3
 8004654:	4c07      	ldr	r4, [pc, #28]	; (8004674 <TSL_acq_BankStartAcq+0x24>)
 8004656:	68a3      	ldr	r3, [r4, #8]
 8004658:	432b      	orrs	r3, r5
 800465a:	60a3      	str	r3, [r4, #8]
  SoftDelay(TSL_Globals.DelayDischarge);
 800465c:	4b06      	ldr	r3, [pc, #24]	; (8004678 <TSL_acq_BankStartAcq+0x28>)
 800465e:	6918      	ldr	r0, [r3, #16]
 8004660:	f7ff ff84 	bl	800456c <SoftDelay>
  TSC->IER &= (uint32_t)(~0x03);
 8004664:	6863      	ldr	r3, [r4, #4]
 8004666:	43ab      	bics	r3, r5
 8004668:	6063      	str	r3, [r4, #4]
  TSC->CR |= 0x02;
 800466a:	2302      	movs	r3, #2
 800466c:	6822      	ldr	r2, [r4, #0]
 800466e:	4313      	orrs	r3, r2
 8004670:	6023      	str	r3, [r4, #0]
}
 8004672:	bd70      	pop	{r4, r5, r6, pc}
 8004674:	40024000 	.word	0x40024000
 8004678:	20000634 	.word	0x20000634

0800467c <TSL_dxs_FirstObj>:
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 800467c:	4770      	bx	lr
	...

08004680 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8004680:	b5f0      	push	{r4, r5, r6, r7, lr}
  TSL_tDelta_T ECS_Fast_Enable = 1;
  TSL_tDelta_T ECS_Fast_Direction = 0;
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
  TSL_ChannelData_T *p_Ch = 0;
 8004682:	2400      	movs	r4, #0
{
 8004684:	000d      	movs	r5, r1
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8004686:	0027      	movs	r7, r4
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8004688:	2601      	movs	r6, #1
 800468a:	6803      	ldr	r3, [r0, #0]
{
 800468c:	b087      	sub	sp, #28
 800468e:	9004      	str	r0, [sp, #16]
 8004690:	9205      	str	r2, [sp, #20]
 8004692:	9302      	str	r3, [sp, #8]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8004694:	9403      	str	r4, [sp, #12]
  if (k_fast > 255) k_fast = 255;

  pobj = objgrp->p_Obj; // First object in the group

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004696:	9401      	str	r4, [sp, #4]
 8004698:	9b04      	ldr	r3, [sp, #16]
 800469a:	9a01      	ldr	r2, [sp, #4]
 800469c:	889b      	ldrh	r3, [r3, #4]
 800469e:	4293      	cmp	r3, r2
 80046a0:	d80b      	bhi.n	80046ba <TSL_ecs_CalcK+0x3a>
    pobj++; // Next object

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 80046a2:	2e00      	cmp	r6, #0
 80046a4:	d006      	beq.n	80046b4 <TSL_ecs_CalcK+0x34>
 80046a6:	466b      	mov	r3, sp
 80046a8:	8a9d      	ldrh	r5, [r3, #20]
 80046aa:	9b05      	ldr	r3, [sp, #20]
 80046ac:	2bff      	cmp	r3, #255	; 0xff
 80046ae:	d900      	bls.n	80046b2 <TSL_ecs_CalcK+0x32>
 80046b0:	25ff      	movs	r5, #255	; 0xff
 80046b2:	b2ad      	uxth	r5, r5
  {
    retval = k_fast;
  }

  return retval;
}
 80046b4:	0028      	movs	r0, r5
 80046b6:	b007      	add	sp, #28
 80046b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 80046ba:	9802      	ldr	r0, [sp, #8]
 80046bc:	f000 f8ce 	bl	800485c <TSL_obj_SetGlobalObj>
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80046c0:	4a18      	ldr	r2, [pc, #96]	; (8004724 <TSL_ecs_CalcK+0xa4>)
 80046c2:	68d3      	ldr	r3, [r2, #12]
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	3b10      	subs	r3, #16
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d807      	bhi.n	80046dc <TSL_ecs_CalcK+0x5c>
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80046cc:	6953      	ldr	r3, [r2, #20]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	7812      	ldrb	r2, [r2, #0]
 80046d2:	2a02      	cmp	r2, #2
 80046d4:	d108      	bne.n	80046e8 <TSL_ecs_CalcK+0x68>
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 80046d6:	689c      	ldr	r4, [r3, #8]
      nb_channels = 1;
 80046d8:	2301      	movs	r3, #1
 80046da:	9303      	str	r3, [sp, #12]
    if (p_Ch == 0) return 0;
 80046dc:	2c00      	cmp	r4, #0
 80046de:	d01e      	beq.n	800471e <TSL_ecs_CalcK+0x9e>
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80046e0:	2300      	movs	r3, #0
 80046e2:	9a03      	ldr	r2, [sp, #12]
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d307      	bcc.n	80046f8 <TSL_ecs_CalcK+0x78>
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80046e8:	9b01      	ldr	r3, [sp, #4]
 80046ea:	3301      	adds	r3, #1
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	9301      	str	r3, [sp, #4]
 80046f0:	9b02      	ldr	r3, [sp, #8]
 80046f2:	3308      	adds	r3, #8
 80046f4:	9302      	str	r3, [sp, #8]
 80046f6:	e7cf      	b.n	8004698 <TSL_ecs_CalcK+0x18>
      ldelta = p_Ch->Delta;
 80046f8:	2108      	movs	r1, #8
 80046fa:	5e62      	ldrsh	r2, [r4, r1]
      if (ldelta == 0) // No Fast ECS !
 80046fc:	2a00      	cmp	r2, #0
 80046fe:	d00c      	beq.n	800471a <TSL_ecs_CalcK+0x9a>
        if (ldelta < 0)
 8004700:	da07      	bge.n	8004712 <TSL_ecs_CalcK+0x92>
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 8004702:	2f00      	cmp	r7, #0
 8004704:	dc09      	bgt.n	800471a <TSL_ecs_CalcK+0x9a>
            ECS_Fast_Direction = -1;
 8004706:	2701      	movs	r7, #1
 8004708:	427f      	negs	r7, r7
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 800470a:	3301      	adds	r3, #1
      p_Ch++; // Next channel
 800470c:	340c      	adds	r4, #12
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 800470e:	b2db      	uxtb	r3, r3
 8004710:	e7e7      	b.n	80046e2 <TSL_ecs_CalcK+0x62>
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 8004712:	2f00      	cmp	r7, #0
 8004714:	db01      	blt.n	800471a <TSL_ecs_CalcK+0x9a>
            ECS_Fast_Direction = 1;
 8004716:	2701      	movs	r7, #1
 8004718:	e7f7      	b.n	800470a <TSL_ecs_CalcK+0x8a>
            ECS_Fast_Enable = 0;
 800471a:	2600      	movs	r6, #0
 800471c:	e7f5      	b.n	800470a <TSL_ecs_CalcK+0x8a>
    if (p_Ch == 0) return 0;
 800471e:	0025      	movs	r5, r4
 8004720:	e7c8      	b.n	80046b4 <TSL_ecs_CalcK+0x34>
 8004722:	46c0      	nop			; (mov r8, r8)
 8004724:	20000634 	.word	0x20000634

08004728 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8004728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800472a:	b087      	sub	sp, #28
 800472c:	9004      	str	r0, [sp, #16]
 800472e:	1c0b      	adds	r3, r1, #0
 8004730:	29ff      	cmp	r1, #255	; 0xff
 8004732:	d900      	bls.n	8004736 <TSL_ecs_ProcessK+0xe>
 8004734:	23ff      	movs	r3, #255	; 0xff
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
  TSL_ChannelData_T *p_Ch = 0;
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 8004736:	2500      	movs	r5, #0
 8004738:	b29b      	uxth	r3, r3
 800473a:	9302      	str	r3, [sp, #8]
  if (Kcoeff > 255) Kcoeff = 255;

  pobj = objgrp->p_Obj; // First object in the group

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 800473c:	23ff      	movs	r3, #255	; 0xff
  TSL_ChannelData_T *p_Ch = 0;
 800473e:	002c      	movs	r4, r5
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8004740:	9a02      	ldr	r2, [sp, #8]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8004742:	9503      	str	r5, [sp, #12]
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8004744:	4053      	eors	r3, r2
 8004746:	3301      	adds	r3, #1
 8004748:	b29b      	uxth	r3, r3
 800474a:	9305      	str	r3, [sp, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800474c:	9b04      	ldr	r3, [sp, #16]
 800474e:	9501      	str	r5, [sp, #4]
 8004750:	681f      	ldr	r7, [r3, #0]
 8004752:	9b04      	ldr	r3, [sp, #16]
 8004754:	9a01      	ldr	r2, [sp, #4]
 8004756:	889b      	ldrh	r3, [r3, #4]
 8004758:	4293      	cmp	r3, r2
 800475a:	d913      	bls.n	8004784 <TSL_ecs_ProcessK+0x5c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800475c:	0038      	movs	r0, r7
 800475e:	f000 f87d 	bl	800485c <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 8004762:	4a1d      	ldr	r2, [pc, #116]	; (80047d8 <TSL_ecs_ProcessK+0xb0>)
 8004764:	68d3      	ldr	r3, [r2, #12]
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	3b10      	subs	r3, #16
 800476a:	2b01      	cmp	r3, #1
 800476c:	d808      	bhi.n	8004780 <TSL_ecs_ProcessK+0x58>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 800476e:	6953      	ldr	r3, [r2, #20]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	7812      	ldrb	r2, [r2, #0]
 8004774:	2a02      	cmp	r2, #2
 8004776:	d127      	bne.n	80047c8 <TSL_ecs_ProcessK+0xa0>
      {
        pobj++; // Next object
        continue; // Stop processing of current object
      }
      nb_channels = 1;
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8004778:	689c      	ldr	r4, [r3, #8]
      nb_channels = 1;
 800477a:	2301      	movs	r3, #1
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 800477c:	4d17      	ldr	r5, [pc, #92]	; (80047dc <TSL_ecs_ProcessK+0xb4>)
      nb_channels = 1;
 800477e:	9303      	str	r3, [sp, #12]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 8004780:	2c00      	cmp	r4, #0
 8004782:	d127      	bne.n	80047d4 <TSL_ecs_ProcessK+0xac>

    pobj++; // Next object

  } // for all objects

}
 8004784:	b007      	add	sp, #28
 8004786:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 8004788:	2308      	movs	r3, #8
 800478a:	5ee1      	ldrsh	r1, [r4, r3]
 800478c:	88a0      	ldrh	r0, [r4, #4]
 800478e:	f7ff ff54 	bl	800463a <TSL_acq_ComputeMeas>
      ECS_ref = (uint32_t)(p_Ch->Ref);
 8004792:	88a2      	ldrh	r2, [r4, #4]
      ECS_ref += p_Ch->RefRest;
 8004794:	79a3      	ldrb	r3, [r4, #6]
      ECS_ref <<= 8;
 8004796:	0212      	lsls	r2, r2, #8
      ECS_ref += p_Ch->RefRest;
 8004798:	189b      	adds	r3, r3, r2
      ECS_ref *= Kcoeff_comp;
 800479a:	9a05      	ldr	r2, [sp, #20]
      ECS_meas <<= 8;
 800479c:	0200      	lsls	r0, r0, #8
      ECS_ref *= Kcoeff_comp;
 800479e:	4353      	muls	r3, r2
      ECS_ref += (Kcoeff * ECS_meas);
 80047a0:	9a02      	ldr	r2, [sp, #8]
 80047a2:	4350      	muls	r0, r2
 80047a4:	18c0      	adds	r0, r0, r3
      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 80047a6:	0a03      	lsrs	r3, r0, #8
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 80047a8:	0c00      	lsrs	r0, r0, #16
 80047aa:	80a0      	strh	r0, [r4, #4]
      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 80047ac:	71a3      	strb	r3, [r4, #6]
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 80047ae:	0020      	movs	r0, r4
 80047b0:	f7ff ff4a 	bl	8004648 <TSL_acq_TestReferenceOutOfRange>
 80047b4:	2801      	cmp	r0, #1
 80047b6:	d101      	bne.n	80047bc <TSL_ecs_ProcessK+0x94>
        pFunc_SetStateCalibration(0);
 80047b8:	2000      	movs	r0, #0
 80047ba:	47a8      	blx	r5
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80047bc:	3601      	adds	r6, #1
      p_Ch++; // Next channel
 80047be:	340c      	adds	r4, #12
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80047c0:	b2f6      	uxtb	r6, r6
 80047c2:	9b03      	ldr	r3, [sp, #12]
 80047c4:	429e      	cmp	r6, r3
 80047c6:	d3df      	bcc.n	8004788 <TSL_ecs_ProcessK+0x60>
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80047c8:	9b01      	ldr	r3, [sp, #4]
 80047ca:	3708      	adds	r7, #8
 80047cc:	3301      	adds	r3, #1
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	9301      	str	r3, [sp, #4]
 80047d2:	e7be      	b.n	8004752 <TSL_ecs_ProcessK+0x2a>
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80047d4:	2600      	movs	r6, #0
 80047d6:	e7f4      	b.n	80047c2 <TSL_ecs_ProcessK+0x9a>
 80047d8:	20000634 	.word	0x20000634
 80047dc:	08004a05 	.word	0x08004a05

080047e0 <TSL_ecs_Process>:
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80047e0:	233f      	movs	r3, #63	; 0x3f
{
 80047e2:	b570      	push	{r4, r5, r6, lr}
  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80047e4:	88c2      	ldrh	r2, [r0, #6]
{
 80047e6:	0004      	movs	r4, r0
  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80047e8:	4013      	ands	r3, r2
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d124      	bne.n	8004838 <TSL_ecs_Process+0x58>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 80047ee:	7a85      	ldrb	r5, [r0, #10]
 80047f0:	2d00      	cmp	r5, #0
 80047f2:	d12a      	bne.n	800484a <TSL_ecs_Process+0x6a>
    {
      disableInterrupts();
 80047f4:	2102      	movs	r1, #2
 80047f6:	4a17      	ldr	r2, [pc, #92]	; (8004854 <TSL_ecs_Process+0x74>)
 80047f8:	6810      	ldr	r0, [r2, #0]
 80047fa:	4388      	bics	r0, r1
 80047fc:	6010      	str	r0, [r2, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 80047fe:	4816      	ldr	r0, [pc, #88]	; (8004858 <TSL_ecs_Process+0x78>)
 8004800:	8800      	ldrh	r0, [r0, #0]
 8004802:	81a0      	strh	r0, [r4, #12]
      enableInterrupts();
 8004804:	6810      	ldr	r0, [r2, #0]
 8004806:	4301      	orrs	r1, r0
 8004808:	6011      	str	r1, [r2, #0]
      objgrp->ECS_wait = 1;
 800480a:	72a3      	strb	r3, [r4, #10]
      objgrp->ECS_exec = 0;
 800480c:	7265      	strb	r5, [r4, #9]

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 800480e:	0021      	movs	r1, r4
 8004810:	20fa      	movs	r0, #250	; 0xfa
 8004812:	310c      	adds	r1, #12
 8004814:	0040      	lsls	r0, r0, #1
 8004816:	f000 f8a5 	bl	8004964 <TSL_tim_CheckDelay_ms>
 800481a:	2800      	cmp	r0, #0
 800481c:	d111      	bne.n	8004842 <TSL_ecs_Process+0x62>
    {
      objgrp->ECS_exec = 1;
 800481e:	2301      	movs	r3, #1
 8004820:	7263      	strb	r3, [r4, #9]
#endif

  if (objgrp->ECS_exec)
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8004822:	2214      	movs	r2, #20
 8004824:	210a      	movs	r1, #10
 8004826:	0020      	movs	r0, r4
 8004828:	f7ff ff2a 	bl	8004680 <TSL_ecs_CalcK>
 800482c:	0001      	movs	r1, r0
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 800482e:	0020      	movs	r0, r4
 8004830:	f7ff ff7a 	bl	8004728 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8004834:	2000      	movs	r0, #0
  else
  {
    retval = TSL_STATUS_BUSY;
  }

  return retval;
 8004836:	e003      	b.n	8004840 <TSL_ecs_Process+0x60>
    objgrp->ECS_wait = 0;
 8004838:	2300      	movs	r3, #0
 800483a:	7283      	strb	r3, [r0, #10]
    objgrp->ECS_exec = 0;
 800483c:	7243      	strb	r3, [r0, #9]
    retval = TSL_STATUS_BUSY;
 800483e:	2001      	movs	r0, #1
}
 8004840:	bd70      	pop	{r4, r5, r6, pc}
  if (objgrp->ECS_exec)
 8004842:	7a63      	ldrb	r3, [r4, #9]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0fa      	beq.n	800483e <TSL_ecs_Process+0x5e>
 8004848:	e7eb      	b.n	8004822 <TSL_ecs_Process+0x42>
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 800484a:	7a43      	ldrb	r3, [r0, #9]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1e8      	bne.n	8004822 <TSL_ecs_Process+0x42>
 8004850:	e7dd      	b.n	800480e <TSL_ecs_Process+0x2e>
 8004852:	46c0      	nop			; (mov r8, r8)
 8004854:	e000e010 	.word	0xe000e010
 8004858:	20000634 	.word	0x20000634

0800485c <TSL_obj_SetGlobalObj>:
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{

  TSL_Globals.This_Obj = pobj;

  switch (pobj->Type)
 800485c:	7803      	ldrb	r3, [r0, #0]
  TSL_Globals.This_Obj = pobj;
 800485e:	4a04      	ldr	r2, [pc, #16]	; (8004870 <TSL_obj_SetGlobalObj+0x14>)
  switch (pobj->Type)
 8004860:	3b10      	subs	r3, #16
  TSL_Globals.This_Obj = pobj;
 8004862:	60d0      	str	r0, [r2, #12]
  switch (pobj->Type)
 8004864:	2b01      	cmp	r3, #1
 8004866:	d801      	bhi.n	800486c <TSL_obj_SetGlobalObj+0x10>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 8004868:	6843      	ldr	r3, [r0, #4]
 800486a:	6153      	str	r3, [r2, #20]
      break;
#endif
    default:
      break;
  }
}
 800486c:	4770      	bx	lr
 800486e:	46c0      	nop			; (mov r8, r8)
 8004870:	20000634 	.word	0x20000634

08004874 <TSL_obj_GroupInit>:
{
 8004874:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8004876:	2500      	movs	r5, #0
{
 8004878:	0004      	movs	r4, r0
  pobj = objgrp->p_Obj; // First object in the group
 800487a:	6806      	ldr	r6, [r0, #0]
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 800487c:	7205      	strb	r5, [r0, #8]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800487e:	9501      	str	r5, [sp, #4]
 8004880:	88a3      	ldrh	r3, [r4, #4]
 8004882:	9a01      	ldr	r2, [sp, #4]
 8004884:	4293      	cmp	r3, r2
 8004886:	d801      	bhi.n	800488c <TSL_obj_GroupInit+0x18>
  objgrp->StateMask = objgrp_state_mask;
 8004888:	80e5      	strh	r5, [r4, #6]
}
 800488a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 800488c:	0030      	movs	r0, r6
 800488e:	f7ff ffe5 	bl	800485c <TSL_obj_SetGlobalObj>
    switch (pobj->Type)
 8004892:	7833      	ldrb	r3, [r6, #0]
 8004894:	2b11      	cmp	r3, #17
 8004896:	d111      	bne.n	80048bc <TSL_obj_GroupInit+0x48>
        TSL_Params.p_TKeyMT->Init();
 8004898:	4f0b      	ldr	r7, [pc, #44]	; (80048c8 <TSL_obj_GroupInit+0x54>)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 80048a0:	2140      	movs	r1, #64	; 0x40
 80048a2:	4b0a      	ldr	r3, [pc, #40]	; (80048cc <TSL_obj_GroupInit+0x58>)
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	789a      	ldrb	r2, [r3, #2]
 80048aa:	420a      	tst	r2, r1
 80048ac:	d001      	beq.n	80048b2 <TSL_obj_GroupInit+0x3e>
          objgrp->Change = TSL_STATE_CHANGED;
 80048ae:	2201      	movs	r2, #1
 80048b0:	7222      	strb	r2, [r4, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	00db      	lsls	r3, r3, #3
 80048b8:	5c9b      	ldrb	r3, [r3, r2]
 80048ba:	431d      	orrs	r5, r3
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80048bc:	9b01      	ldr	r3, [sp, #4]
    pobj++; // Next object
 80048be:	3608      	adds	r6, #8
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80048c0:	3301      	adds	r3, #1
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	9301      	str	r3, [sp, #4]
 80048c6:	e7db      	b.n	8004880 <TSL_obj_GroupInit+0xc>
 80048c8:	20000014 	.word	0x20000014
 80048cc:	20000634 	.word	0x20000634

080048d0 <TSL_obj_GroupProcess>:
{
 80048d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80048d2:	2500      	movs	r5, #0
{
 80048d4:	0004      	movs	r4, r0
  pobj = objgrp->p_Obj; // First object in the group
 80048d6:	6806      	ldr	r6, [r0, #0]
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 80048d8:	7205      	strb	r5, [r0, #8]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80048da:	9501      	str	r5, [sp, #4]
 80048dc:	88a3      	ldrh	r3, [r4, #4]
 80048de:	9a01      	ldr	r2, [sp, #4]
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d801      	bhi.n	80048e8 <TSL_obj_GroupProcess+0x18>
  objgrp->StateMask = objgrp_state_mask;
 80048e4:	80e5      	strh	r5, [r4, #6]
}
 80048e6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 80048e8:	0030      	movs	r0, r6
 80048ea:	f7ff ffb7 	bl	800485c <TSL_obj_SetGlobalObj>
    switch (pobj->Type)
 80048ee:	7833      	ldrb	r3, [r6, #0]
 80048f0:	2b11      	cmp	r3, #17
 80048f2:	d111      	bne.n	8004918 <TSL_obj_GroupProcess+0x48>
        TSL_Params.p_TKeyMT->Process();
 80048f4:	4f0b      	ldr	r7, [pc, #44]	; (8004924 <TSL_obj_GroupProcess+0x54>)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 80048fc:	2140      	movs	r1, #64	; 0x40
 80048fe:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <TSL_obj_GroupProcess+0x58>)
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	789a      	ldrb	r2, [r3, #2]
 8004906:	420a      	tst	r2, r1
 8004908:	d001      	beq.n	800490e <TSL_obj_GroupProcess+0x3e>
          objgrp->Change = TSL_STATE_CHANGED;
 800490a:	2201      	movs	r2, #1
 800490c:	7222      	strb	r2, [r4, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	5c9b      	ldrb	r3, [r3, r2]
 8004916:	431d      	orrs	r5, r3
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8004918:	9b01      	ldr	r3, [sp, #4]
    pobj++; // Next object
 800491a:	3608      	adds	r6, #8
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800491c:	3301      	adds	r3, #1
 800491e:	b2db      	uxtb	r3, r3
 8004920:	9301      	str	r3, [sp, #4]
 8004922:	e7db      	b.n	80048dc <TSL_obj_GroupProcess+0xc>
 8004924:	20000014 	.word	0x20000014
 8004928:	20000634 	.word	0x20000634

0800492c <TSL_tim_ProcessIT>:
  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;

  // Check if 1 second has elapsed
  count_1s++;
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 800492c:	20fa      	movs	r0, #250	; 0xfa
  TSL_Globals.Tick_ms++;
 800492e:	4a0b      	ldr	r2, [pc, #44]	; (800495c <TSL_tim_ProcessIT+0x30>)
  count_1s++;
 8004930:	490b      	ldr	r1, [pc, #44]	; (8004960 <TSL_tim_ProcessIT+0x34>)
  TSL_Globals.Tick_ms++;
 8004932:	8813      	ldrh	r3, [r2, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8004934:	0080      	lsls	r0, r0, #2
  TSL_Globals.Tick_ms++;
 8004936:	3301      	adds	r3, #1
 8004938:	8013      	strh	r3, [r2, #0]
  count_1s++;
 800493a:	880b      	ldrh	r3, [r1, #0]
 800493c:	3301      	adds	r3, #1
 800493e:	b29b      	uxth	r3, r3
 8004940:	800b      	strh	r3, [r1, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8004942:	4283      	cmp	r3, r0
 8004944:	d307      	bcc.n	8004956 <TSL_tim_ProcessIT+0x2a>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8004946:	7893      	ldrb	r3, [r2, #2]
 8004948:	2000      	movs	r0, #0
 800494a:	3301      	adds	r3, #1
 800494c:	b2db      	uxtb	r3, r3
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 800494e:	2b3f      	cmp	r3, #63	; 0x3f
 8004950:	d802      	bhi.n	8004958 <TSL_tim_ProcessIT+0x2c>
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8004952:	7093      	strb	r3, [r2, #2]
    {
      TSL_Globals.Tick_sec = 0;
    }
    count_1s = 0;
 8004954:	8008      	strh	r0, [r1, #0]
  }
}
 8004956:	4770      	bx	lr
      TSL_Globals.Tick_sec = 0;
 8004958:	7090      	strb	r0, [r2, #2]
 800495a:	e7fb      	b.n	8004954 <TSL_tim_ProcessIT+0x28>
 800495c:	20000634 	.word	0x20000634
 8004960:	2000060c 	.word	0x2000060c

08004964 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8004964:	0002      	movs	r2, r0
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8004966:	2002      	movs	r0, #2
 8004968:	4b0f      	ldr	r3, [pc, #60]	; (80049a8 <TSL_tim_CheckDelay_ms+0x44>)
{
 800496a:	b530      	push	{r4, r5, lr}
  disableInterrupts();
 800496c:	681c      	ldr	r4, [r3, #0]
 800496e:	4384      	bics	r4, r0
 8004970:	601c      	str	r4, [r3, #0]

  tick = TSL_Globals.Tick_ms;

  if (delay_ms == 0)
 8004972:	001c      	movs	r4, r3
 8004974:	2a00      	cmp	r2, #0
 8004976:	d103      	bne.n	8004980 <TSL_tim_CheckDelay_ms+0x1c>
  {
    enableInterrupts();
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	4302      	orrs	r2, r0
 800497c:	601a      	str	r2, [r3, #0]
  }

  enableInterrupts();
  return TSL_STATUS_BUSY;

}
 800497e:	bd30      	pop	{r4, r5, pc}
  tick = TSL_Globals.Tick_ms;
 8004980:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <TSL_tim_CheckDelay_ms+0x48>)
 8004982:	2502      	movs	r5, #2
 8004984:	8818      	ldrh	r0, [r3, #0]
  if (tick >= *last_tick)
 8004986:	880b      	ldrh	r3, [r1, #0]
    diff = (0xFFFF - *last_tick) + tick + 1;
 8004988:	880b      	ldrh	r3, [r1, #0]
 800498a:	1ac3      	subs	r3, r0, r3
 800498c:	b29b      	uxth	r3, r3
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 800498e:	4293      	cmp	r3, r2
 8004990:	d305      	bcc.n	800499e <TSL_tim_CheckDelay_ms+0x3a>
    *last_tick = tick;
 8004992:	8008      	strh	r0, [r1, #0]
    enableInterrupts();
 8004994:	6823      	ldr	r3, [r4, #0]
    return TSL_STATUS_OK;
 8004996:	2000      	movs	r0, #0
    enableInterrupts();
 8004998:	431d      	orrs	r5, r3
 800499a:	6025      	str	r5, [r4, #0]
    return TSL_STATUS_OK;
 800499c:	e7ef      	b.n	800497e <TSL_tim_CheckDelay_ms+0x1a>
  enableInterrupts();
 800499e:	6823      	ldr	r3, [r4, #0]
  return TSL_STATUS_BUSY;
 80049a0:	2001      	movs	r0, #1
  enableInterrupts();
 80049a2:	431d      	orrs	r5, r3
 80049a4:	6025      	str	r5, [r4, #0]
  return TSL_STATUS_BUSY;
 80049a6:	e7ea      	b.n	800497e <TSL_tim_CheckDelay_ms+0x1a>
 80049a8:	e000e010 	.word	0xe000e010
 80049ac:	20000634 	.word	0x20000634

080049b0 <TSL_tkey_Process>:
  */
void TSL_tkey_Process(void)
{
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 80049b0:	2101      	movs	r1, #1
{
 80049b2:	b570      	push	{r4, r5, r6, lr}
  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 80049b4:	4d11      	ldr	r5, [pc, #68]	; (80049fc <TSL_tkey_Process+0x4c>)
 80049b6:	696a      	ldr	r2, [r5, #20]
 80049b8:	6893      	ldr	r3, [r2, #8]
 80049ba:	6812      	ldr	r2, [r2, #0]
 80049bc:	7814      	ldrb	r4, [r2, #0]
 80049be:	781a      	ldrb	r2, [r3, #0]
 80049c0:	420a      	tst	r2, r1
 80049c2:	d101      	bne.n	80049c8 <TSL_tkey_Process+0x18>
 80049c4:	2c13      	cmp	r4, #19
 80049c6:	d115      	bne.n	80049f4 <TSL_tkey_Process+0x44>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 80049c8:	781a      	ldrb	r2, [r3, #0]
 80049ca:	438a      	bics	r2, r1
 80049cc:	701a      	strb	r2, [r3, #0]
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
    }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 80049ce:	68eb      	ldr	r3, [r5, #12]
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	2b11      	cmp	r3, #17
 80049d4:	d105      	bne.n	80049e2 <TSL_tkey_Process+0x32>
    {
      // Launch the TSL_Params state function
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
 80049d6:	4b0a      	ldr	r3, [pc, #40]	; (8004a00 <TSL_tkey_Process+0x50>)
 80049d8:	00e2      	lsls	r2, r4, #3
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	189b      	adds	r3, r3, r2
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4798      	blx	r3
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 80049e2:	696b      	ldr	r3, [r5, #20]
 80049e4:	2240      	movs	r2, #64	; 0x40
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	7818      	ldrb	r0, [r3, #0]
 80049ea:	7899      	ldrb	r1, [r3, #2]
 80049ec:	42a0      	cmp	r0, r4
 80049ee:	d102      	bne.n	80049f6 <TSL_tkey_Process+0x46>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 80049f0:	4391      	bics	r1, r2
 80049f2:	7099      	strb	r1, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
      THIS_CHANGE = TSL_STATE_CHANGED;
 80049f6:	430a      	orrs	r2, r1
 80049f8:	709a      	strb	r2, [r3, #2]
}
 80049fa:	e7fb      	b.n	80049f4 <TSL_tkey_Process+0x44>
 80049fc:	20000634 	.word	0x20000634
 8004a00:	20000014 	.word	0x20000014

08004a04 <TSL_tkey_SetStateCalibration>:
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
  THIS_STATEID = TSL_STATEID_CALIB;
 8004a04:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <TSL_tkey_SetStateCalibration+0x48>)
{
 8004a06:	b530      	push	{r4, r5, lr}
  THIS_STATEID = TSL_STATEID_CALIB;
 8004a08:	6959      	ldr	r1, [r3, #20]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	680a      	ldr	r2, [r1, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8004a0e:	7894      	ldrb	r4, [r2, #2]
  THIS_STATEID = TSL_STATEID_CALIB;
 8004a10:	7013      	strb	r3, [r2, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8004a12:	3340      	adds	r3, #64	; 0x40
 8004a14:	4323      	orrs	r3, r4
 8004a16:	7093      	strb	r3, [r2, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8004a18:	688b      	ldr	r3, [r1, #8]
 8004a1a:	2118      	movs	r1, #24
 8004a1c:	781c      	ldrb	r4, [r3, #0]
 8004a1e:	4321      	orrs	r1, r4
 8004a20:	7019      	strb	r1, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 8004a22:	490b      	ldr	r1, [pc, #44]	; (8004a50 <TSL_tkey_SetStateCalibration+0x4c>)
 8004a24:	4c0b      	ldr	r4, [pc, #44]	; (8004a54 <TSL_tkey_SetStateCalibration+0x50>)
 8004a26:	888d      	ldrh	r5, [r1, #4]
 8004a28:	2d04      	cmp	r5, #4
 8004a2a:	d005      	beq.n	8004a38 <TSL_tkey_SetStateCalibration+0x34>
 8004a2c:	2d10      	cmp	r5, #16
 8004a2e:	d00b      	beq.n	8004a48 <TSL_tkey_SetStateCalibration+0x44>
      break;
    case 16:
      CalibDiv = 4;
      break;
    default:
      TSL_Params.NbCalibSamples =  8;
 8004a30:	2508      	movs	r5, #8
 8004a32:	808d      	strh	r5, [r1, #4]
      CalibDiv = 3;
 8004a34:	3d05      	subs	r5, #5
 8004a36:	e000      	b.n	8004a3a <TSL_tkey_SetStateCalibration+0x36>
      CalibDiv = 2;
 8004a38:	2502      	movs	r5, #2
      CalibDiv = 3;
 8004a3a:	8025      	strh	r5, [r4, #0]
      break;
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8004a3c:	8889      	ldrh	r1, [r1, #4]
 8004a3e:	1840      	adds	r0, r0, r1
 8004a40:	7050      	strb	r0, [r2, #1]
  THIS_REF = 0;
 8004a42:	2200      	movs	r2, #0
 8004a44:	809a      	strh	r2, [r3, #4]
}
 8004a46:	bd30      	pop	{r4, r5, pc}
      CalibDiv = 4;
 8004a48:	2504      	movs	r5, #4
 8004a4a:	e7f6      	b.n	8004a3a <TSL_tkey_SetStateCalibration+0x36>
 8004a4c:	20000634 	.word	0x20000634
 8004a50:	20000014 	.word	0x20000014
 8004a54:	2000060e 	.word	0x2000060e

08004a58 <TSL_tkey_Init>:
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8004a58:	220c      	movs	r2, #12
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <TSL_tkey_Init+0x2c>)
{
 8004a5c:	b510      	push	{r4, lr}
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8004a5e:	695b      	ldr	r3, [r3, #20]
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8004a60:	2000      	movs	r0, #0
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	701a      	strb	r2, [r3, #0]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 8004a66:	3a04      	subs	r2, #4
 8004a68:	705a      	strb	r2, [r3, #1]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8004a6a:	3a02      	subs	r2, #2
 8004a6c:	709a      	strb	r2, [r3, #2]
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8004a6e:	3204      	adds	r2, #4
 8004a70:	70da      	strb	r2, [r3, #3]
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8004a72:	3a07      	subs	r2, #7
 8004a74:	711a      	strb	r2, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8004a76:	715a      	strb	r2, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8004a78:	321b      	adds	r2, #27
 8004a7a:	719a      	strb	r2, [r3, #6]
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8004a7c:	f7ff ffc2 	bl	8004a04 <TSL_tkey_SetStateCalibration>
}
 8004a80:	bd10      	pop	{r4, pc}
 8004a82:	46c0      	nop			; (mov r8, r8)
 8004a84:	20000634 	.word	0x20000634

08004a88 <TSL_tkey_GetStateMask>:
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
  }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8004a88:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <TSL_tkey_GetStateMask+0x1c>)
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8004a8a:	2000      	movs	r0, #0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8004a8c:	68da      	ldr	r2, [r3, #12]
 8004a8e:	7812      	ldrb	r2, [r2, #0]
 8004a90:	2a11      	cmp	r2, #17
 8004a92:	d106      	bne.n	8004aa2 <TSL_tkey_GetStateMask+0x1a>
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
 8004a94:	695b      	ldr	r3, [r3, #20]
 8004a96:	4a04      	ldr	r2, [pc, #16]	; (8004aa8 <TSL_tkey_GetStateMask+0x20>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6892      	ldr	r2, [r2, #8]
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	5c98      	ldrb	r0, [r3, r2]
  }
#endif

  return state_mask;
}
 8004aa2:	4770      	bx	lr
 8004aa4:	20000634 	.word	0x20000634
 8004aa8:	20000014 	.word	0x20000014

08004aac <TSL_tkey_DebReleaseDetectStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004aac:	4b0d      	ldr	r3, [pc, #52]	; (8004ae4 <TSL_tkey_DebReleaseDetectStateProcess+0x38>)
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	6899      	ldr	r1, [r3, #8]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	7808      	ldrb	r0, [r1, #0]
 8004ab6:	0740      	lsls	r0, r0, #29
 8004ab8:	d502      	bpl.n	8004ac0 <TSL_tkey_DebReleaseDetectStateProcess+0x14>
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 8004aba:	230a      	movs	r3, #10
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
      if (THIS_COUNTER_DEB == 0)
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004abc:	7013      	strb	r3, [r2, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8004abe:	4770      	bx	lr
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2008      	movs	r0, #8
 8004ac4:	5e09      	ldrsh	r1, [r1, r0]
 8004ac6:	785b      	ldrb	r3, [r3, #1]
 8004ac8:	4299      	cmp	r1, r3
 8004aca:	dcf6      	bgt.n	8004aba <TSL_tkey_DebReleaseDetectStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004acc:	7853      	ldrb	r3, [r2, #1]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d101      	bne.n	8004ad6 <TSL_tkey_DebReleaseDetectStateProcess+0x2a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e7f2      	b.n	8004abc <TSL_tkey_DebReleaseDetectStateProcess+0x10>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ee      	bne.n	8004abe <TSL_tkey_DebReleaseDetectStateProcess+0x12>
 8004ae0:	e7f7      	b.n	8004ad2 <TSL_tkey_DebReleaseDetectStateProcess+0x26>
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	20000634 	.word	0x20000634

08004ae8 <TSL_tkey_DebReleaseTouchStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <TSL_tkey_DebReleaseTouchStateProcess+0x38>)
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	6899      	ldr	r1, [r3, #8]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	7808      	ldrb	r0, [r1, #0]
 8004af2:	0740      	lsls	r0, r0, #29
 8004af4:	d502      	bpl.n	8004afc <TSL_tkey_DebReleaseTouchStateProcess+0x14>
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 8004af6:	230c      	movs	r3, #12
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
      if (THIS_COUNTER_DEB == 0)
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004af8:	7013      	strb	r3, [r2, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8004afa:	4770      	bx	lr
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	2008      	movs	r0, #8
 8004b00:	5e09      	ldrsh	r1, [r1, r0]
 8004b02:	785b      	ldrb	r3, [r3, #1]
 8004b04:	4299      	cmp	r1, r3
 8004b06:	dcf6      	bgt.n	8004af6 <TSL_tkey_DebReleaseTouchStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004b08:	7853      	ldrb	r3, [r2, #1]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d101      	bne.n	8004b12 <TSL_tkey_DebReleaseTouchStateProcess+0x2a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004b0e:	2302      	movs	r3, #2
 8004b10:	e7f2      	b.n	8004af8 <TSL_tkey_DebReleaseTouchStateProcess+0x10>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1ee      	bne.n	8004afa <TSL_tkey_DebReleaseTouchStateProcess+0x12>
 8004b1c:	e7f7      	b.n	8004b0e <TSL_tkey_DebReleaseTouchStateProcess+0x26>
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	20000634 	.word	0x20000634

08004b24 <TSL_tkey_ReleaseStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004b24:	4b16      	ldr	r3, [pc, #88]	; (8004b80 <TSL_tkey_ReleaseStateProcess+0x5c>)
{
 8004b26:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004b28:	695a      	ldr	r2, [r3, #20]
 8004b2a:	6891      	ldr	r1, [r2, #8]
 8004b2c:	6853      	ldr	r3, [r2, #4]
 8004b2e:	7808      	ldrb	r0, [r1, #0]
 8004b30:	0740      	lsls	r0, r0, #29
 8004b32:	d509      	bpl.n	8004b48 <TSL_tkey_ReleaseStateProcess+0x24>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004b34:	6812      	ldr	r2, [r2, #0]
 8004b36:	799b      	ldrb	r3, [r3, #6]
 8004b38:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d102      	bne.n	8004b44 <TSL_tkey_ReleaseStateProcess+0x20>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004b3e:	330d      	adds	r3, #13
      {
        TSL_tkey_SetStateCalibration(0);
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8004b40:	7013      	strb	r3, [r2, #0]
 8004b42:	e01b      	b.n	8004b7c <TSL_tkey_ReleaseStateProcess+0x58>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8004b44:	230f      	movs	r3, #15
 8004b46:	e7fb      	b.n	8004b40 <TSL_tkey_ReleaseStateProcess+0x1c>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8004b48:	2008      	movs	r0, #8
 8004b4a:	5e08      	ldrsh	r0, [r1, r0]
 8004b4c:	7819      	ldrb	r1, [r3, #0]
 8004b4e:	4288      	cmp	r0, r1
 8004b50:	db08      	blt.n	8004b64 <TSL_tkey_ReleaseStateProcess+0x40>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	791b      	ldrb	r3, [r3, #4]
 8004b56:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <TSL_tkey_ReleaseStateProcess+0x3c>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004b5c:	330a      	adds	r3, #10
 8004b5e:	e7ef      	b.n	8004b40 <TSL_tkey_ReleaseStateProcess+0x1c>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8004b60:	230b      	movs	r3, #11
 8004b62:	e7ed      	b.n	8004b40 <TSL_tkey_ReleaseStateProcess+0x1c>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8004b64:	7899      	ldrb	r1, [r3, #2]
 8004b66:	4249      	negs	r1, r1
 8004b68:	4288      	cmp	r0, r1
 8004b6a:	dc07      	bgt.n	8004b7c <TSL_tkey_ReleaseStateProcess+0x58>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8004b6c:	78d8      	ldrb	r0, [r3, #3]
 8004b6e:	6812      	ldr	r2, [r2, #0]
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8004b70:	2301      	movs	r3, #1
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8004b72:	7050      	strb	r0, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004b74:	2800      	cmp	r0, #0
 8004b76:	d1e3      	bne.n	8004b40 <TSL_tkey_ReleaseStateProcess+0x1c>
        TSL_tkey_SetStateCalibration(0);
 8004b78:	f7ff ff44 	bl	8004a04 <TSL_tkey_SetStateCalibration>
      }
    }
  }
}
 8004b7c:	bd10      	pop	{r4, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	20000634 	.word	0x20000634

08004b84 <TSL_tkey_DebCalibrationStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004b84:	4b0f      	ldr	r3, [pc, #60]	; (8004bc4 <TSL_tkey_DebCalibrationStateProcess+0x40>)
{
 8004b86:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	2102      	movs	r1, #2
 8004b8c:	6898      	ldr	r0, [r3, #8]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	7804      	ldrb	r4, [r0, #0]
 8004b92:	0764      	lsls	r4, r4, #29
 8004b94:	d501      	bpl.n	8004b9a <TSL_tkey_DebCalibrationStateProcess+0x16>
      }
      // else stay in Debounce Calibration
    }
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004b96:	7011      	strb	r1, [r2, #0]
    }
  }
}
 8004b98:	e00c      	b.n	8004bb4 <TSL_tkey_DebCalibrationStateProcess+0x30>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	2408      	movs	r4, #8
 8004b9e:	5f00      	ldrsh	r0, [r0, r4]
 8004ba0:	789b      	ldrb	r3, [r3, #2]
 8004ba2:	425b      	negs	r3, r3
 8004ba4:	4298      	cmp	r0, r3
 8004ba6:	dcf6      	bgt.n	8004b96 <TSL_tkey_DebCalibrationStateProcess+0x12>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004ba8:	7853      	ldrb	r3, [r2, #1]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d103      	bne.n	8004bb6 <TSL_tkey_DebCalibrationStateProcess+0x32>
        TSL_tkey_SetStateCalibration(0);
 8004bae:	2000      	movs	r0, #0
 8004bb0:	f7ff ff28 	bl	8004a04 <TSL_tkey_SetStateCalibration>
}
 8004bb4:	bd10      	pop	{r4, pc}
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1f9      	bne.n	8004bb4 <TSL_tkey_DebCalibrationStateProcess+0x30>
 8004bc0:	e7f5      	b.n	8004bae <TSL_tkey_DebCalibrationStateProcess+0x2a>
 8004bc2:	46c0      	nop			; (mov r8, r8)
 8004bc4:	20000634 	.word	0x20000634

08004bc8 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8004bc8:	b570      	push	{r4, r5, r6, lr}
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004bca:	4c22      	ldr	r4, [pc, #136]	; (8004c54 <TSL_tkey_CalibrationStateProcess+0x8c>)
 8004bcc:	2602      	movs	r6, #2
 8004bce:	6965      	ldr	r5, [r4, #20]
 8004bd0:	68a8      	ldr	r0, [r5, #8]
 8004bd2:	682a      	ldr	r2, [r5, #0]
 8004bd4:	7803      	ldrb	r3, [r0, #0]
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	0019      	movs	r1, r3
 8004bda:	4031      	ands	r1, r6
 8004bdc:	4233      	tst	r3, r6
 8004bde:	d009      	beq.n	8004bf4 <TSL_tkey_CalibrationStateProcess+0x2c>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004be0:	686b      	ldr	r3, [r5, #4]
 8004be2:	799b      	ldrb	r3, [r3, #6]
 8004be4:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d101      	bne.n	8004bee <TSL_tkey_CalibrationStateProcess+0x26>

      // Check reference overflow
      if (THIS_REF < new_meas)
      {
        THIS_REF = 0; // Suppress the bad reference
        THIS_STATEID = TSL_STATEID_ERROR;
 8004bea:	230d      	movs	r3, #13
 8004bec:	e000      	b.n	8004bf0 <TSL_tkey_CalibrationStateProcess+0x28>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8004bee:	230e      	movs	r3, #14
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
      THIS_REFREST = 0;
      THIS_DELTA = 0;
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004bf0:	7013      	strb	r3, [r2, #0]
 8004bf2:	e01e      	b.n	8004c32 <TSL_tkey_CalibrationStateProcess+0x6a>
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8004bf4:	4b18      	ldr	r3, [pc, #96]	; (8004c58 <TSL_tkey_CalibrationStateProcess+0x90>)
 8004bf6:	7856      	ldrb	r6, [r2, #1]
 8004bf8:	791b      	ldrb	r3, [r3, #4]
    new_meas = THIS_MEAS;
 8004bfa:	8945      	ldrh	r5, [r0, #10]
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8004bfc:	429e      	cmp	r6, r3
 8004bfe:	d119      	bne.n	8004c34 <TSL_tkey_CalibrationStateProcess+0x6c>
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8004c00:	0029      	movs	r1, r5
 8004c02:	f7ff fd23 	bl	800464c <TSL_acq_TestFirstReferenceIsValid>
        THIS_REF = new_meas;
 8004c06:	6963      	ldr	r3, [r4, #20]
 8004c08:	689b      	ldr	r3, [r3, #8]
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8004c0a:	2800      	cmp	r0, #0
 8004c0c:	d010      	beq.n	8004c30 <TSL_tkey_CalibrationStateProcess+0x68>
        THIS_REF = new_meas;
 8004c0e:	809d      	strh	r5, [r3, #4]
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004c10:	6961      	ldr	r1, [r4, #20]
 8004c12:	680a      	ldr	r2, [r1, #0]
 8004c14:	7853      	ldrb	r3, [r2, #1]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d115      	bne.n	8004c46 <TSL_tkey_CalibrationStateProcess+0x7e>
      THIS_REF >>= CalibDiv;
 8004c1a:	688b      	ldr	r3, [r1, #8]
 8004c1c:	480f      	ldr	r0, [pc, #60]	; (8004c5c <TSL_tkey_CalibrationStateProcess+0x94>)
 8004c1e:	8899      	ldrh	r1, [r3, #4]
 8004c20:	8800      	ldrh	r0, [r0, #0]
 8004c22:	4101      	asrs	r1, r0
 8004c24:	8099      	strh	r1, [r3, #4]
      THIS_REFREST = 0;
 8004c26:	2100      	movs	r1, #0
 8004c28:	7199      	strb	r1, [r3, #6]
      THIS_DELTA = 0;
 8004c2a:	8119      	strh	r1, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	e7df      	b.n	8004bf0 <TSL_tkey_CalibrationStateProcess+0x28>
        THIS_REF = 0;
 8004c30:	8098      	strh	r0, [r3, #4]
    }
  }
}
 8004c32:	bd70      	pop	{r4, r5, r6, pc}
      THIS_REF += new_meas;
 8004c34:	8883      	ldrh	r3, [r0, #4]
 8004c36:	18eb      	adds	r3, r5, r3
 8004c38:	b29b      	uxth	r3, r3
      if (THIS_REF < new_meas)
 8004c3a:	42ab      	cmp	r3, r5
 8004c3c:	d201      	bcs.n	8004c42 <TSL_tkey_CalibrationStateProcess+0x7a>
        THIS_REF = 0; // Suppress the bad reference
 8004c3e:	8081      	strh	r1, [r0, #4]
 8004c40:	e7d3      	b.n	8004bea <TSL_tkey_CalibrationStateProcess+0x22>
      THIS_REF += new_meas;
 8004c42:	8083      	strh	r3, [r0, #4]
 8004c44:	e7e4      	b.n	8004c10 <TSL_tkey_CalibrationStateProcess+0x48>
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004c46:	3b01      	subs	r3, #1
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d1f0      	bne.n	8004c32 <TSL_tkey_CalibrationStateProcess+0x6a>
 8004c50:	e7e3      	b.n	8004c1a <TSL_tkey_CalibrationStateProcess+0x52>
 8004c52:	46c0      	nop			; (mov r8, r8)
 8004c54:	20000634 	.word	0x20000634
 8004c58:	20000014 	.word	0x20000014
 8004c5c:	2000060e 	.word	0x2000060e

08004c60 <TSL_tkey_DebDetectStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004c60:	4b0e      	ldr	r3, [pc, #56]	; (8004c9c <TSL_tkey_DebDetectStateProcess+0x3c>)
{
 8004c62:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	2102      	movs	r1, #2
 8004c68:	6898      	ldr	r0, [r3, #8]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	7804      	ldrb	r4, [r0, #0]
 8004c6e:	0764      	lsls	r4, r4, #29
 8004c70:	d501      	bpl.n	8004c76 <TSL_tkey_DebDetectStateProcess+0x16>
      else
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004c72:	7011      	strb	r1, [r2, #0]
#endif
    }
  }
}
 8004c74:	e00a      	b.n	8004c8c <TSL_tkey_DebDetectStateProcess+0x2c>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2408      	movs	r4, #8
 8004c7a:	5f00      	ldrsh	r0, [r0, r4]
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	4298      	cmp	r0, r3
 8004c80:	dbf7      	blt.n	8004c72 <TSL_tkey_DebDetectStateProcess+0x12>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004c82:	7853      	ldrb	r3, [r2, #1]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d102      	bne.n	8004c8e <TSL_tkey_DebDetectStateProcess+0x2e>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004c88:	230a      	movs	r3, #10
 8004c8a:	7013      	strb	r3, [r2, #0]
}
 8004c8c:	bd10      	pop	{r4, pc}
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1f9      	bne.n	8004c8c <TSL_tkey_DebDetectStateProcess+0x2c>
 8004c98:	e7f6      	b.n	8004c88 <TSL_tkey_DebDetectStateProcess+0x28>
 8004c9a:	46c0      	nop			; (mov r8, r8)
 8004c9c:	20000634 	.word	0x20000634

08004ca0 <TSL_tkey_DetectStateProcess>:
{
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004ca0:	4b0f      	ldr	r3, [pc, #60]	; (8004ce0 <TSL_tkey_DetectStateProcess+0x40>)
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	6899      	ldr	r1, [r3, #8]
 8004ca6:	685a      	ldr	r2, [r3, #4]
 8004ca8:	7808      	ldrb	r0, [r1, #0]
 8004caa:	0740      	lsls	r0, r0, #29
 8004cac:	d509      	bpl.n	8004cc2 <TSL_tkey_DetectStateProcess+0x22>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	7992      	ldrb	r2, [r2, #6]
 8004cb2:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004cb4:	2a00      	cmp	r2, #0
 8004cb6:	d102      	bne.n	8004cbe <TSL_tkey_DetectStateProcess+0x1e>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004cb8:	320d      	adds	r2, #13
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8004cba:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8004cbc:	4770      	bx	lr
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8004cbe:	2211      	movs	r2, #17
 8004cc0:	e7fb      	b.n	8004cba <TSL_tkey_DetectStateProcess+0x1a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004cc2:	2008      	movs	r0, #8
 8004cc4:	5e08      	ldrsh	r0, [r1, r0]
 8004cc6:	7851      	ldrb	r1, [r2, #1]
 8004cc8:	4288      	cmp	r0, r1
 8004cca:	dcf7      	bgt.n	8004cbc <TSL_tkey_DetectStateProcess+0x1c>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	7952      	ldrb	r2, [r2, #5]
 8004cd0:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004cd2:	2a00      	cmp	r2, #0
 8004cd4:	d101      	bne.n	8004cda <TSL_tkey_DetectStateProcess+0x3a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004cd6:	3202      	adds	r2, #2
 8004cd8:	e7ef      	b.n	8004cba <TSL_tkey_DetectStateProcess+0x1a>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8004cda:	2204      	movs	r2, #4
 8004cdc:	e7ed      	b.n	8004cba <TSL_tkey_DetectStateProcess+0x1a>
 8004cde:	46c0      	nop			; (mov r8, r8)
 8004ce0:	20000634 	.word	0x20000634

08004ce4 <TSL_tkey_TouchStateProcess>:
{
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004ce4:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <TSL_tkey_TouchStateProcess+0x40>)
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	6899      	ldr	r1, [r3, #8]
 8004cea:	685a      	ldr	r2, [r3, #4]
 8004cec:	7808      	ldrb	r0, [r1, #0]
 8004cee:	0740      	lsls	r0, r0, #29
 8004cf0:	d509      	bpl.n	8004d06 <TSL_tkey_TouchStateProcess+0x22>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	7992      	ldrb	r2, [r2, #6]
 8004cf6:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004cf8:	2a00      	cmp	r2, #0
 8004cfa:	d102      	bne.n	8004d02 <TSL_tkey_TouchStateProcess+0x1e>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004cfc:	320d      	adds	r2, #13
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004cfe:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8004d00:	4770      	bx	lr
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8004d02:	2212      	movs	r2, #18
 8004d04:	e7fb      	b.n	8004cfe <TSL_tkey_TouchStateProcess+0x1a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8004d06:	2008      	movs	r0, #8
 8004d08:	5e08      	ldrsh	r0, [r1, r0]
 8004d0a:	7851      	ldrb	r1, [r2, #1]
 8004d0c:	4288      	cmp	r0, r1
 8004d0e:	dcf7      	bgt.n	8004d00 <TSL_tkey_TouchStateProcess+0x1c>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	7952      	ldrb	r2, [r2, #5]
 8004d14:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8004d16:	2a00      	cmp	r2, #0
 8004d18:	d101      	bne.n	8004d1e <TSL_tkey_TouchStateProcess+0x3a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8004d1a:	3202      	adds	r2, #2
 8004d1c:	e7ef      	b.n	8004cfe <TSL_tkey_TouchStateProcess+0x1a>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8004d1e:	2205      	movs	r2, #5
 8004d20:	e7ed      	b.n	8004cfe <TSL_tkey_TouchStateProcess+0x1a>
 8004d22:	46c0      	nop			; (mov r8, r8)
 8004d24:	20000634 	.word	0x20000634

08004d28 <TSL_tkey_DebErrorStateProcess>:
  */
void TSL_tkey_DebErrorStateProcess(void)
{
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004d28:	4b1b      	ldr	r3, [pc, #108]	; (8004d98 <TSL_tkey_DebErrorStateProcess+0x70>)
{
 8004d2a:	b513      	push	{r0, r1, r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8004d2c:	695c      	ldr	r4, [r3, #20]
 8004d2e:	68a3      	ldr	r3, [r4, #8]
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	075b      	lsls	r3, r3, #29
 8004d34:	d50c      	bpl.n	8004d50 <TSL_tkey_DebErrorStateProcess+0x28>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004d36:	6822      	ldr	r2, [r4, #0]
 8004d38:	7853      	ldrb	r3, [r2, #1]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d102      	bne.n	8004d44 <TSL_tkey_DebErrorStateProcess+0x1c>
    if (THIS_COUNTER_DEB == 0)
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8004d3e:	230d      	movs	r3, #13
 8004d40:	7013      	strb	r3, [r2, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 8004d42:	bd13      	pop	{r0, r1, r4, pc}
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1f9      	bne.n	8004d42 <TSL_tkey_DebErrorStateProcess+0x1a>
 8004d4e:	e7f6      	b.n	8004d3e <TSL_tkey_DebErrorStateProcess+0x16>
    mask = TSL_tkey_GetStateMask();
 8004d50:	f7ff fe9a 	bl	8004a88 <TSL_tkey_GetStateMask>
 8004d54:	466b      	mov	r3, sp
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8004d56:	215f      	movs	r1, #95	; 0x5f
    mask = TSL_tkey_GetStateMask();
 8004d58:	71d8      	strb	r0, [r3, #7]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8004d5a:	79da      	ldrb	r2, [r3, #7]
    mask = TSL_tkey_GetStateMask();
 8004d5c:	3307      	adds	r3, #7
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8004d5e:	400a      	ands	r2, r1
 8004d60:	701a      	strb	r2, [r3, #0]
    switch (mask)
 8004d62:	7818      	ldrb	r0, [r3, #0]
 8004d64:	3801      	subs	r0, #1
 8004d66:	2807      	cmp	r0, #7
 8004d68:	d812      	bhi.n	8004d90 <TSL_tkey_DebErrorStateProcess+0x68>
 8004d6a:	f7fb f9cd 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004d6e:	0804      	.short	0x0804
 8004d70:	11110b11 	.word	0x11110b11
 8004d74:	0e11      	.short	0x0e11
        THIS_STATEID = TSL_STATEID_RELEASE;
 8004d76:	2202      	movs	r2, #2
 8004d78:	6823      	ldr	r3, [r4, #0]
        THIS_STATEID = TSL_STATEID_TOUCH;
 8004d7a:	701a      	strb	r2, [r3, #0]
        break;
 8004d7c:	e7e1      	b.n	8004d42 <TSL_tkey_DebErrorStateProcess+0x1a>
        THIS_STATEID = TSL_STATEID_PROX;
 8004d7e:	2206      	movs	r2, #6
 8004d80:	6823      	ldr	r3, [r4, #0]
 8004d82:	e7fa      	b.n	8004d7a <TSL_tkey_DebErrorStateProcess+0x52>
        THIS_STATEID = TSL_STATEID_DETECT;
 8004d84:	220a      	movs	r2, #10
 8004d86:	6823      	ldr	r3, [r4, #0]
 8004d88:	e7f7      	b.n	8004d7a <TSL_tkey_DebErrorStateProcess+0x52>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8004d8a:	220c      	movs	r2, #12
 8004d8c:	6823      	ldr	r3, [r4, #0]
 8004d8e:	e7f4      	b.n	8004d7a <TSL_tkey_DebErrorStateProcess+0x52>
        TSL_tkey_SetStateCalibration(0);
 8004d90:	2000      	movs	r0, #0
 8004d92:	f7ff fe37 	bl	8004a04 <TSL_tkey_SetStateCalibration>
}
 8004d96:	e7d4      	b.n	8004d42 <TSL_tkey_DebErrorStateProcess+0x1a>
 8004d98:	20000634 	.word	0x20000634

08004d9c <disk_status>:

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
	if (SD_ff_hw.initialized)
 8004d9c:	4b02      	ldr	r3, [pc, #8]	; (8004da8 <disk_status+0xc>)
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	4243      	negs	r3, r0
 8004da2:	4158      	adcs	r0, r3
 8004da4:	b2c0      	uxtb	r0, r0
		return 0;

	return STA_NOINIT;
}
 8004da6:	4770      	bx	lr
 8004da8:	2000064c 	.word	0x2000064c

08004dac <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8004dac:	b510      	push	{r4, lr}
	if (hwif_init(&SD_ff_hw) == 0)
 8004dae:	4803      	ldr	r0, [pc, #12]	; (8004dbc <disk_initialize+0x10>)
 8004db0:	f000 fa7e 	bl	80052b0 <hwif_init>
 8004db4:	1e43      	subs	r3, r0, #1
 8004db6:	4198      	sbcs	r0, r3
		return 0;

	return STA_NOINIT;
}
 8004db8:	b2c0      	uxtb	r0, r0
 8004dba:	bd10      	pop	{r4, pc}
 8004dbc:	2000064c 	.word	0x2000064c

08004dc0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8004dc0:	b570      	push	{r4, r5, r6, lr}
 8004dc2:	0014      	movs	r4, r2
 8004dc4:	000d      	movs	r5, r1
 8004dc6:	189e      	adds	r6, r3, r2
	int i;

	for (i=0; i<count; i++)
 8004dc8:	42b4      	cmp	r4, r6
 8004dca:	d101      	bne.n	8004dd0 <disk_read+0x10>
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
			return RES_ERROR;

	return RES_OK;
 8004dcc:	2000      	movs	r0, #0
}
 8004dce:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
 8004dd0:	002a      	movs	r2, r5
 8004dd2:	0021      	movs	r1, r4
 8004dd4:	4805      	ldr	r0, [pc, #20]	; (8004dec <disk_read+0x2c>)
 8004dd6:	f000 fb15 	bl	8005404 <sd_read>
 8004dda:	2380      	movs	r3, #128	; 0x80
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	3401      	adds	r4, #1
 8004de0:	18ed      	adds	r5, r5, r3
 8004de2:	2800      	cmp	r0, #0
 8004de4:	d0f0      	beq.n	8004dc8 <disk_read+0x8>
			return RES_ERROR;
 8004de6:	2001      	movs	r0, #1
 8004de8:	e7f1      	b.n	8004dce <disk_read+0xe>
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	2000064c 	.word	0x2000064c

08004df0 <crc7_one>:
	int i;
	const uint8_t g = 0x89;
	t ^= data;
	for (i=0; i<8; i++) {
		if (t & 0x80)
			t ^= g;
 8004df0:	2277      	movs	r2, #119	; 0x77
	t ^= data;
 8004df2:	2308      	movs	r3, #8
 8004df4:	4048      	eors	r0, r1
			t ^= g;
 8004df6:	4252      	negs	r2, r2
		if (t & 0x80)
 8004df8:	b241      	sxtb	r1, r0
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	da01      	bge.n	8004e02 <crc7_one+0x12>
			t ^= g;
 8004dfe:	4050      	eors	r0, r2
 8004e00:	b2c0      	uxtb	r0, r0
		t <<= 1;
 8004e02:	0040      	lsls	r0, r0, #1
 8004e04:	3b01      	subs	r3, #1
 8004e06:	b2c0      	uxtb	r0, r0
	for (i=0; i<8; i++) {
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1f5      	bne.n	8004df8 <crc7_one+0x8>
	}
	return t;
}
 8004e0c:	4770      	bx	lr
	...

08004e10 <spi_txrx>:
{
 8004e10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t out = 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	466a      	mov	r2, sp
{
 8004e16:	210f      	movs	r1, #15
	uint8_t out = 0;
 8004e18:	75d3      	strb	r3, [r2, #23]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8004e1a:	2217      	movs	r2, #23
{
 8004e1c:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8004e1e:	3b01      	subs	r3, #1
{
 8004e20:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8004e22:	446a      	add	r2, sp
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	4804      	ldr	r0, [pc, #16]	; (8004e38 <spi_txrx+0x28>)
 8004e28:	3302      	adds	r3, #2
 8004e2a:	f7fe fd1b 	bl	8003864 <HAL_SPI_TransmitReceive>
	return out;
 8004e2e:	466b      	mov	r3, sp
 8004e30:	7dd8      	ldrb	r0, [r3, #23]
}
 8004e32:	b007      	add	sp, #28
 8004e34:	bd00      	pop	{pc}
 8004e36:	46c0      	nop			; (mov r8, r8)
 8004e38:	20000128 	.word	0x20000128

08004e3c <sd_cmd>:


/*** sd functions - on top of spi code ***/

static void sd_cmd(uint8_t cmd, uint32_t arg)
{
 8004e3c:	b570      	push	{r4, r5, r6, lr}
	uint8_t crc = 0;
	spi_txrx(0x40 | cmd);
 8004e3e:	2540      	movs	r5, #64	; 0x40
 8004e40:	4305      	orrs	r5, r0
 8004e42:	0028      	movs	r0, r5
{
 8004e44:	000c      	movs	r4, r1
	spi_txrx(0x40 | cmd);
 8004e46:	f7ff ffe3 	bl	8004e10 <spi_txrx>
	crc = crc7_one(crc, 0x40 | cmd);
 8004e4a:	0029      	movs	r1, r5
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	f7ff ffcf 	bl	8004df0 <crc7_one>
 8004e52:	0005      	movs	r5, r0
	spi_txrx(arg >> 24);
 8004e54:	0e26      	lsrs	r6, r4, #24
 8004e56:	0030      	movs	r0, r6
 8004e58:	f7ff ffda 	bl	8004e10 <spi_txrx>
	crc = crc7_one(crc, arg >> 24);
 8004e5c:	0031      	movs	r1, r6
 8004e5e:	0028      	movs	r0, r5
 8004e60:	f7ff ffc6 	bl	8004df0 <crc7_one>
 8004e64:	0006      	movs	r6, r0
	spi_txrx(arg >> 16);
 8004e66:	0c25      	lsrs	r5, r4, #16
 8004e68:	b2ed      	uxtb	r5, r5
 8004e6a:	0028      	movs	r0, r5
 8004e6c:	f7ff ffd0 	bl	8004e10 <spi_txrx>
	crc = crc7_one(crc, arg >> 16);
 8004e70:	0029      	movs	r1, r5
 8004e72:	0030      	movs	r0, r6
 8004e74:	f7ff ffbc 	bl	8004df0 <crc7_one>
 8004e78:	0006      	movs	r6, r0
	spi_txrx(arg >> 8);
 8004e7a:	0a25      	lsrs	r5, r4, #8
 8004e7c:	b2ed      	uxtb	r5, r5
 8004e7e:	0028      	movs	r0, r5
 8004e80:	f7ff ffc6 	bl	8004e10 <spi_txrx>
	crc = crc7_one(crc, arg >> 8);
 8004e84:	0029      	movs	r1, r5
 8004e86:	0030      	movs	r0, r6
 8004e88:	f7ff ffb2 	bl	8004df0 <crc7_one>
 8004e8c:	0005      	movs	r5, r0
	spi_txrx(arg);
 8004e8e:	b2e4      	uxtb	r4, r4
 8004e90:	0020      	movs	r0, r4
 8004e92:	f7ff ffbd 	bl	8004e10 <spi_txrx>
	crc = crc7_one(crc, arg);
 8004e96:	0021      	movs	r1, r4
 8004e98:	0028      	movs	r0, r5
 8004e9a:	f7ff ffa9 	bl	8004df0 <crc7_one>
	//spi_txrx(0x95);
	spi_txrx(crc | 0x1);	/* crc7, for cmd0 */
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	4318      	orrs	r0, r3
 8004ea2:	b2c0      	uxtb	r0, r0
 8004ea4:	f7ff ffb4 	bl	8004e10 <spi_txrx>
}
 8004ea8:	bd70      	pop	{r4, r5, r6, pc}
	...

08004eac <sd_get_r1>:

static uint8_t sd_get_r1()
{
 8004eac:	b510      	push	{r4, lr}
	int tries = 1000;
	uint8_t r;

	while (tries--) {
 8004eae:	4c05      	ldr	r4, [pc, #20]	; (8004ec4 <sd_get_r1+0x18>)
 8004eb0:	3c01      	subs	r4, #1
		r = spi_txrx(0xff);
 8004eb2:	20ff      	movs	r0, #255	; 0xff
	while (tries--) {
 8004eb4:	2c00      	cmp	r4, #0
 8004eb6:	d003      	beq.n	8004ec0 <sd_get_r1+0x14>
		r = spi_txrx(0xff);
 8004eb8:	f7ff ffaa 	bl	8004e10 <spi_txrx>
		if ((r & 0x80) == 0)
 8004ebc:	0603      	lsls	r3, r0, #24
 8004ebe:	d4f7      	bmi.n	8004eb0 <sd_get_r1+0x4>
			return r;
	}
	return 0xff;
}
 8004ec0:	bd10      	pop	{r4, pc}
 8004ec2:	46c0      	nop			; (mov r8, r8)
 8004ec4:	000003e9 	.word	0x000003e9

08004ec8 <sd_nec>:


/* Nec (=Ncr? which is limited to [0,8]) dummy bytes before lowering CS,
 * as described in sandisk doc, 5.4. */
static void sd_nec()
{
 8004ec8:	b510      	push	{r4, lr}
 8004eca:	2408      	movs	r4, #8
	int i;
	for (i=0; i<8; i++)
		spi_txrx(0xff);
 8004ecc:	20ff      	movs	r0, #255	; 0xff
 8004ece:	3c01      	subs	r4, #1
 8004ed0:	f7ff ff9e 	bl	8004e10 <spi_txrx>
	for (i=0; i<8; i++)
 8004ed4:	2c00      	cmp	r4, #0
 8004ed6:	d1f9      	bne.n	8004ecc <sd_nec+0x4>
}
 8004ed8:	bd10      	pop	{r4, pc}

08004eda <sd_get_r7>:
{
 8004eda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004edc:	0006      	movs	r6, r0
	r = sd_get_r1();
 8004ede:	f7ff ffe5 	bl	8004eac <sd_get_r1>
 8004ee2:	0005      	movs	r5, r0
	if (r != 0x01)
 8004ee4:	2801      	cmp	r0, #1
 8004ee6:	d113      	bne.n	8004f10 <sd_get_r7+0x36>
	r = spi_txrx(0xff) << 24;
 8004ee8:	20ff      	movs	r0, #255	; 0xff
 8004eea:	f7ff ff91 	bl	8004e10 <spi_txrx>
 8004eee:	0604      	lsls	r4, r0, #24
	r |= spi_txrx(0xff) << 16;
 8004ef0:	20ff      	movs	r0, #255	; 0xff
 8004ef2:	f7ff ff8d 	bl	8004e10 <spi_txrx>
 8004ef6:	0407      	lsls	r7, r0, #16
	r |= spi_txrx(0xff) << 8;
 8004ef8:	20ff      	movs	r0, #255	; 0xff
 8004efa:	f7ff ff89 	bl	8004e10 <spi_txrx>
	r |= spi_txrx(0xff) << 16;
 8004efe:	4327      	orrs	r7, r4
	r |= spi_txrx(0xff) << 8;
 8004f00:	0004      	movs	r4, r0
	r |= spi_txrx(0xff);
 8004f02:	20ff      	movs	r0, #255	; 0xff
 8004f04:	f7ff ff84 	bl	8004e10 <spi_txrx>
	r |= spi_txrx(0xff) << 8;
 8004f08:	0224      	lsls	r4, r4, #8
 8004f0a:	4307      	orrs	r7, r0
	r |= spi_txrx(0xff);
 8004f0c:	433c      	orrs	r4, r7
	*r7 = r;
 8004f0e:	6034      	str	r4, [r6, #0]
}
 8004f10:	0028      	movs	r0, r5
 8004f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004f14 <sd_read_status.isra.0>:

static int sd_read_status(hwif *hw)
{
	uint16_t r2;

	spi_cs_low();
 8004f14:	2180      	movs	r1, #128	; 0x80
 8004f16:	20a0      	movs	r0, #160	; 0xa0
static int sd_read_status(hwif *hw)
 8004f18:	b570      	push	{r4, r5, r6, lr}
	spi_cs_low();
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	0209      	lsls	r1, r1, #8
 8004f1e:	05c0      	lsls	r0, r0, #23
 8004f20:	f7fd ffd4 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(13, 0);
 8004f24:	2100      	movs	r1, #0
 8004f26:	200d      	movs	r0, #13
 8004f28:	f7ff ff88 	bl	8004e3c <sd_cmd>
	while (tries--) {
 8004f2c:	4d0b      	ldr	r5, [pc, #44]	; (8004f5c <sd_read_status.isra.0+0x48>)
 8004f2e:	3d01      	subs	r5, #1
 8004f30:	2d00      	cmp	r5, #0
 8004f32:	d10a      	bne.n	8004f4a <sd_read_status.isra.0+0x36>
	r2 = sd_get_r2();
	sd_nec();
 8004f34:	f7ff ffc8 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 8004f38:	2180      	movs	r1, #128	; 0x80
 8004f3a:	20a0      	movs	r0, #160	; 0xa0
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	0209      	lsls	r1, r1, #8
 8004f40:	05c0      	lsls	r0, r0, #23
 8004f42:	f7fd ffc3 	bl	8002ecc <HAL_GPIO_WritePin>
	if (r2 & 0x8000)
		return -1;
	if (r2)

	return 0;
}
 8004f46:	2000      	movs	r0, #0
 8004f48:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8004f4a:	20ff      	movs	r0, #255	; 0xff
 8004f4c:	f7ff ff60 	bl	8004e10 <spi_txrx>
		if ((r & 0x80) == 0)
 8004f50:	0603      	lsls	r3, r0, #24
 8004f52:	d4ec      	bmi.n	8004f2e <sd_read_status.isra.0+0x1a>
	r = r<<8 | spi_txrx(0xff);
 8004f54:	20ff      	movs	r0, #255	; 0xff
 8004f56:	f7ff ff5b 	bl	8004e10 <spi_txrx>
	return r;
 8004f5a:	e7eb      	b.n	8004f34 <sd_read_status.isra.0+0x20>
 8004f5c:	000003e9 	.word	0x000003e9

08004f60 <sd_get_data.isra.0>:

/* 0xfe marks data start, then len bytes of data and crc16 */
static int sd_get_data(hwif *hw, uint8_t *buf, int len)
 8004f60:	b570      	push	{r4, r5, r6, lr}
 8004f62:	0005      	movs	r5, r0
 8004f64:	000c      	movs	r4, r1
 8004f66:	4e0c      	ldr	r6, [pc, #48]	; (8004f98 <sd_get_data.isra.0+0x38>)
	uint8_t r;
	uint16_t _crc16;
	uint16_t calc_crc;
	int i;

	while (tries--) {
 8004f68:	3e01      	subs	r6, #1
 8004f6a:	2e00      	cmp	r6, #0
 8004f6c:	d102      	bne.n	8004f74 <sd_get_data.isra.0+0x14>
		r = spi_txrx(0xff);
		if (r == 0xfe)
			break;
	}
	if (tries < 0)
		return -1;
 8004f6e:	2001      	movs	r0, #1
 8004f70:	4240      	negs	r0, r0
	//if (_crc16 != calc_crc) {
	//	return -1;
	//}

	return 0;
}
 8004f72:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8004f74:	20ff      	movs	r0, #255	; 0xff
 8004f76:	f7ff ff4b 	bl	8004e10 <spi_txrx>
		if (r == 0xfe)
 8004f7a:	28fe      	cmp	r0, #254	; 0xfe
 8004f7c:	d1f4      	bne.n	8004f68 <sd_get_data.isra.0+0x8>
	dma_complete = 0;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	4e06      	ldr	r6, [pc, #24]	; (8004f9c <sd_get_data.isra.0+0x3c>)
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8004f82:	0029      	movs	r1, r5
 8004f84:	4806      	ldr	r0, [pc, #24]	; (8004fa0 <sd_get_data.isra.0+0x40>)
 8004f86:	b2a2      	uxth	r2, r4
	dma_complete = 0;
 8004f88:	7033      	strb	r3, [r6, #0]
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8004f8a:	f7fe fdeb 	bl	8003b64 <HAL_SPI_Receive_DMA>
	while (dma_complete == 0);
 8004f8e:	7833      	ldrb	r3, [r6, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0fc      	beq.n	8004f8e <sd_get_data.isra.0+0x2e>
 8004f94:	2000      	movs	r0, #0
 8004f96:	e7ec      	b.n	8004f72 <sd_get_data.isra.0+0x12>
 8004f98:	00004e21 	.word	0x00004e21
 8004f9c:	20000610 	.word	0x20000610
 8004fa0:	20000128 	.word	0x20000128

08004fa4 <sd_readsector.isra.0>:

	return 0;
}


static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 8004fa4:	b570      	push	{r4, r5, r6, lr}
 8004fa6:	0005      	movs	r5, r0
 8004fa8:	000c      	movs	r4, r1
{
	int r;

	spi_cs_low();
 8004faa:	20a0      	movs	r0, #160	; 0xa0
 8004fac:	2180      	movs	r1, #128	; 0x80
static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 8004fae:	0016      	movs	r6, r2
	spi_cs_low();
 8004fb0:	0209      	lsls	r1, r1, #8
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	05c0      	lsls	r0, r0, #23
 8004fb6:	f7fd ff89 	bl	8002ecc <HAL_GPIO_WritePin>
	if (hw->capabilities & CAP_SDHC)
 8004fba:	682b      	ldr	r3, [r5, #0]
		sd_cmd(17, address); /* read single block */
 8004fbc:	0021      	movs	r1, r4
	if (hw->capabilities & CAP_SDHC)
 8004fbe:	079b      	lsls	r3, r3, #30
 8004fc0:	d400      	bmi.n	8004fc4 <sd_readsector.isra.0+0x20>
	else
		sd_cmd(17, address*512); /* read single block */
 8004fc2:	0261      	lsls	r1, r4, #9
 8004fc4:	2011      	movs	r0, #17
 8004fc6:	f7ff ff39 	bl	8004e3c <sd_cmd>

	r = sd_get_r1();
 8004fca:	f7ff ff6f 	bl	8004eac <sd_get_r1>
	if (r == 0xff) {
 8004fce:	28ff      	cmp	r0, #255	; 0xff
 8004fd0:	d109      	bne.n	8004fe6 <sd_readsector.isra.0+0x42>
		spi_cs_high();
 8004fd2:	2180      	movs	r1, #128	; 0x80
 8004fd4:	20a0      	movs	r0, #160	; 0xa0
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	05c0      	lsls	r0, r0, #23
 8004fda:	0209      	lsls	r1, r1, #8
 8004fdc:	f7fd ff76 	bl	8002ecc <HAL_GPIO_WritePin>
		r = -1;
 8004fe0:	2001      	movs	r0, #1

	r = sd_get_data(hw, buf, 512);
	sd_nec();
	spi_cs_high();
	if (r == -1) {
		r = -3;
 8004fe2:	4240      	negs	r0, r0
	}

	return 0;
 fail:
	return r;
}
 8004fe4:	bd70      	pop	{r4, r5, r6, pc}
	if (r & 0xfe) {
 8004fe6:	2501      	movs	r5, #1
 8004fe8:	43a8      	bics	r0, r5
 8004fea:	b2c4      	uxtb	r4, r0
 8004fec:	2c00      	cmp	r4, #0
 8004fee:	d008      	beq.n	8005002 <sd_readsector.isra.0+0x5e>
		spi_cs_high();
 8004ff0:	2180      	movs	r1, #128	; 0x80
 8004ff2:	20a0      	movs	r0, #160	; 0xa0
 8004ff4:	002a      	movs	r2, r5
 8004ff6:	05c0      	lsls	r0, r0, #23
 8004ff8:	0209      	lsls	r1, r1, #8
 8004ffa:	f7fd ff67 	bl	8002ecc <HAL_GPIO_WritePin>
		r = -2;
 8004ffe:	2002      	movs	r0, #2
 8005000:	e7ef      	b.n	8004fe2 <sd_readsector.isra.0+0x3e>
	r = sd_get_data(hw, buf, 512);
 8005002:	2180      	movs	r1, #128	; 0x80
 8005004:	0030      	movs	r0, r6
 8005006:	0089      	lsls	r1, r1, #2
 8005008:	f7ff ffaa 	bl	8004f60 <sd_get_data.isra.0>
 800500c:	0006      	movs	r6, r0
	sd_nec();
 800500e:	f7ff ff5b 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 8005012:	2180      	movs	r1, #128	; 0x80
 8005014:	20a0      	movs	r0, #160	; 0xa0
 8005016:	002a      	movs	r2, r5
 8005018:	05c0      	lsls	r0, r0, #23
 800501a:	0209      	lsls	r1, r1, #8
 800501c:	f7fd ff56 	bl	8002ecc <HAL_GPIO_WritePin>
	return 0;
 8005020:	0020      	movs	r0, r4
	if (r == -1) {
 8005022:	1c73      	adds	r3, r6, #1
 8005024:	d1de      	bne.n	8004fe4 <sd_readsector.isra.0+0x40>
		r = -3;
 8005026:	2003      	movs	r0, #3
 8005028:	e7db      	b.n	8004fe2 <sd_readsector.isra.0+0x3e>
	...

0800502c <sd_init.isra.0>:
	hw->capabilities = 0;
 800502c:	2300      	movs	r3, #0
static int sd_init(hwif *hw)
 800502e:	b5f0      	push	{r4, r5, r6, r7, lr}
	hw->capabilities = 0;
 8005030:	6003      	str	r3, [r0, #0]
static int sd_init(hwif *hw)
 8005032:	0004      	movs	r4, r0
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8005034:	489c      	ldr	r0, [pc, #624]	; (80052a8 <sd_init.isra.0+0x27c>)
 8005036:	3328      	adds	r3, #40	; 0x28
static int sd_init(hwif *hw)
 8005038:	b085      	sub	sp, #20
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800503a:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 800503c:	f7fe fbd2 	bl	80037e4 <HAL_SPI_Init>
	spi_cs_high();
 8005040:	2180      	movs	r1, #128	; 0x80
 8005042:	20a0      	movs	r0, #160	; 0xa0
 8005044:	2201      	movs	r2, #1
 8005046:	0209      	lsls	r1, r1, #8
 8005048:	05c0      	lsls	r0, r0, #23
 800504a:	f7fd ff3f 	bl	8002ecc <HAL_GPIO_WritePin>
 800504e:	260a      	movs	r6, #10
		spi_txrx(0xff);
 8005050:	20ff      	movs	r0, #255	; 0xff
 8005052:	3e01      	subs	r6, #1
 8005054:	f7ff fedc 	bl	8004e10 <spi_txrx>
	for (i=0; i<10; i++)
 8005058:	2e00      	cmp	r6, #0
 800505a:	d1f9      	bne.n	8005050 <sd_init.isra.0+0x24>
	spi_cs_low();
 800505c:	2180      	movs	r1, #128	; 0x80
 800505e:	20a0      	movs	r0, #160	; 0xa0
 8005060:	0032      	movs	r2, r6
 8005062:	0209      	lsls	r1, r1, #8
 8005064:	05c0      	lsls	r0, r0, #23
 8005066:	f7fd ff31 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(0, 0);
 800506a:	0031      	movs	r1, r6
 800506c:	0030      	movs	r0, r6
 800506e:	f7ff fee5 	bl	8004e3c <sd_cmd>
	r = sd_get_r1();
 8005072:	f7ff ff1b 	bl	8004eac <sd_get_r1>
 8005076:	0005      	movs	r5, r0
	sd_nec();
 8005078:	f7ff ff26 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 800507c:	2180      	movs	r1, #128	; 0x80
 800507e:	20a0      	movs	r0, #160	; 0xa0
 8005080:	2201      	movs	r2, #1
 8005082:	0209      	lsls	r1, r1, #8
 8005084:	05c0      	lsls	r0, r0, #23
 8005086:	f7fd ff21 	bl	8002ecc <HAL_GPIO_WritePin>
	if (r == 0xff)
 800508a:	2dff      	cmp	r5, #255	; 0xff
 800508c:	d104      	bne.n	8005098 <sd_init.isra.0+0x6c>
	return -1;
 800508e:	2501      	movs	r5, #1
	return -2;
 8005090:	426d      	negs	r5, r5
}
 8005092:	0028      	movs	r0, r5
 8005094:	b005      	add	sp, #20
 8005096:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (r != 0x01) {
 8005098:	2d01      	cmp	r5, #1
 800509a:	d001      	beq.n	80050a0 <sd_init.isra.0+0x74>
	return -2;
 800509c:	2502      	movs	r5, #2
 800509e:	e7f7      	b.n	8005090 <sd_init.isra.0+0x64>
	spi_cs_low();
 80050a0:	2180      	movs	r1, #128	; 0x80
 80050a2:	20a0      	movs	r0, #160	; 0xa0
 80050a4:	0032      	movs	r2, r6
 80050a6:	0209      	lsls	r1, r1, #8
 80050a8:	05c0      	lsls	r0, r0, #23
 80050aa:	f7fd ff0f 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(8, 0x1aa /* VHS = 1 */);
 80050ae:	21d5      	movs	r1, #213	; 0xd5
 80050b0:	2008      	movs	r0, #8
 80050b2:	0049      	lsls	r1, r1, #1
 80050b4:	f7ff fec2 	bl	8004e3c <sd_cmd>
	r = sd_get_r7(&r7);
 80050b8:	a802      	add	r0, sp, #8
 80050ba:	f7ff ff0e 	bl	8004eda <sd_get_r7>
 80050be:	0007      	movs	r7, r0
	sd_nec();
 80050c0:	f7ff ff02 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 80050c4:	2180      	movs	r1, #128	; 0x80
 80050c6:	20a0      	movs	r0, #160	; 0xa0
 80050c8:	002a      	movs	r2, r5
 80050ca:	0209      	lsls	r1, r1, #8
 80050cc:	05c0      	lsls	r0, r0, #23
 80050ce:	f7fd fefd 	bl	8002ecc <HAL_GPIO_WritePin>
	hw->capabilities |= CAP_VER2_00;
 80050d2:	002a      	movs	r2, r5
 80050d4:	6823      	ldr	r3, [r4, #0]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	6022      	str	r2, [r4, #0]
	if (r == 0xff)
 80050da:	2fff      	cmp	r7, #255	; 0xff
 80050dc:	d0d7      	beq.n	800508e <sd_init.isra.0+0x62>
	if (r == 0x01)
 80050de:	2f01      	cmp	r7, #1
 80050e0:	d003      	beq.n	80050ea <sd_init.isra.0+0xbe>
	else if (r & 0x4) {
 80050e2:	077a      	lsls	r2, r7, #29
 80050e4:	d5da      	bpl.n	800509c <sd_init.isra.0+0x70>
		hw->capabilities &= ~CAP_VER2_00;
 80050e6:	43ab      	bics	r3, r5
 80050e8:	6023      	str	r3, [r4, #0]
	spi_cs_low();
 80050ea:	2180      	movs	r1, #128	; 0x80
 80050ec:	20a0      	movs	r0, #160	; 0xa0
 80050ee:	2200      	movs	r2, #0
 80050f0:	0209      	lsls	r1, r1, #8
 80050f2:	05c0      	lsls	r0, r0, #23
 80050f4:	f7fd feea 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(58, 0);
 80050f8:	2100      	movs	r1, #0
 80050fa:	203a      	movs	r0, #58	; 0x3a
 80050fc:	f7ff fe9e 	bl	8004e3c <sd_cmd>
	r = sd_get_r3(&r3);
 8005100:	a803      	add	r0, sp, #12
 8005102:	f7ff feea 	bl	8004eda <sd_get_r7>
 8005106:	0005      	movs	r5, r0
	sd_nec();
 8005108:	f7ff fede 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 800510c:	2180      	movs	r1, #128	; 0x80
 800510e:	20a0      	movs	r0, #160	; 0xa0
 8005110:	2201      	movs	r2, #1
 8005112:	0209      	lsls	r1, r1, #8
 8005114:	05c0      	lsls	r0, r0, #23
 8005116:	f7fd fed9 	bl	8002ecc <HAL_GPIO_WritePin>
	if (r == 0xff)
 800511a:	2dff      	cmp	r5, #255	; 0xff
 800511c:	d0b7      	beq.n	800508e <sd_init.isra.0+0x62>
	if (r != 0x01 && !(r & 0x4)) { /* allow it to not be implemented - old cards */
 800511e:	2d01      	cmp	r5, #1
 8005120:	d001      	beq.n	8005126 <sd_init.isra.0+0xfa>
 8005122:	076b      	lsls	r3, r5, #29
 8005124:	d5ba      	bpl.n	800509c <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00)
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	07db      	lsls	r3, r3, #31
 800512a:	d501      	bpl.n	8005130 <sd_init.isra.0+0x104>
		hcs = 1<<30;
 800512c:	2680      	movs	r6, #128	; 0x80
 800512e:	05f6      	lsls	r6, r6, #23
 8005130:	4b5e      	ldr	r3, [pc, #376]	; (80052ac <sd_init.isra.0+0x280>)
 8005132:	9301      	str	r3, [sp, #4]
		spi_cs_low();
 8005134:	2180      	movs	r1, #128	; 0x80
 8005136:	20a0      	movs	r0, #160	; 0xa0
 8005138:	2200      	movs	r2, #0
 800513a:	0209      	lsls	r1, r1, #8
 800513c:	05c0      	lsls	r0, r0, #23
 800513e:	f7fd fec5 	bl	8002ecc <HAL_GPIO_WritePin>
		sd_cmd(55, 0);
 8005142:	2100      	movs	r1, #0
 8005144:	2037      	movs	r0, #55	; 0x37
 8005146:	f7ff fe79 	bl	8004e3c <sd_cmd>
		r = sd_get_r1();
 800514a:	f7ff feaf 	bl	8004eac <sd_get_r1>
 800514e:	0005      	movs	r5, r0
		sd_nec();
 8005150:	f7ff feba 	bl	8004ec8 <sd_nec>
		spi_cs_high();
 8005154:	2180      	movs	r1, #128	; 0x80
 8005156:	20a0      	movs	r0, #160	; 0xa0
 8005158:	2201      	movs	r2, #1
 800515a:	0209      	lsls	r1, r1, #8
 800515c:	05c0      	lsls	r0, r0, #23
 800515e:	f7fd feb5 	bl	8002ecc <HAL_GPIO_WritePin>
		if (r == 0xff)
 8005162:	2dff      	cmp	r5, #255	; 0xff
 8005164:	d100      	bne.n	8005168 <sd_init.isra.0+0x13c>
 8005166:	e792      	b.n	800508e <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8005168:	2701      	movs	r7, #1
 800516a:	43bd      	bics	r5, r7
 800516c:	b2ea      	uxtb	r2, r5
 800516e:	2a00      	cmp	r2, #0
 8005170:	d194      	bne.n	800509c <sd_init.isra.0+0x70>
		spi_cs_low();
 8005172:	2180      	movs	r1, #128	; 0x80
 8005174:	20a0      	movs	r0, #160	; 0xa0
 8005176:	0209      	lsls	r1, r1, #8
 8005178:	05c0      	lsls	r0, r0, #23
 800517a:	f7fd fea7 	bl	8002ecc <HAL_GPIO_WritePin>
		sd_cmd(41, hcs);
 800517e:	0031      	movs	r1, r6
 8005180:	2029      	movs	r0, #41	; 0x29
 8005182:	f7ff fe5b 	bl	8004e3c <sd_cmd>
		r = sd_get_r1();
 8005186:	f7ff fe91 	bl	8004eac <sd_get_r1>
 800518a:	0005      	movs	r5, r0
		sd_nec();
 800518c:	f7ff fe9c 	bl	8004ec8 <sd_nec>
		spi_cs_high();
 8005190:	2180      	movs	r1, #128	; 0x80
 8005192:	20a0      	movs	r0, #160	; 0xa0
 8005194:	003a      	movs	r2, r7
 8005196:	0209      	lsls	r1, r1, #8
 8005198:	05c0      	lsls	r0, r0, #23
 800519a:	f7fd fe97 	bl	8002ecc <HAL_GPIO_WritePin>
		if (r == 0xff)
 800519e:	2dff      	cmp	r5, #255	; 0xff
 80051a0:	d100      	bne.n	80051a4 <sd_init.isra.0+0x178>
 80051a2:	e774      	b.n	800508e <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 80051a4:	002b      	movs	r3, r5
 80051a6:	43bb      	bics	r3, r7
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d000      	beq.n	80051b0 <sd_init.isra.0+0x184>
 80051ae:	e775      	b.n	800509c <sd_init.isra.0+0x70>
	} while (r != 0 && tries--);
 80051b0:	2d00      	cmp	r5, #0
 80051b2:	d023      	beq.n	80051fc <sd_init.isra.0+0x1d0>
 80051b4:	9b01      	ldr	r3, [sp, #4]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	9301      	str	r3, [sp, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1ba      	bne.n	8005134 <sd_init.isra.0+0x108>
 80051be:	e76d      	b.n	800509c <sd_init.isra.0+0x70>
		spi_cs_low();
 80051c0:	2180      	movs	r1, #128	; 0x80
 80051c2:	20a0      	movs	r0, #160	; 0xa0
 80051c4:	0209      	lsls	r1, r1, #8
 80051c6:	05c0      	lsls	r0, r0, #23
 80051c8:	f7fd fe80 	bl	8002ecc <HAL_GPIO_WritePin>
		sd_cmd(16, 512);
 80051cc:	2180      	movs	r1, #128	; 0x80
 80051ce:	2010      	movs	r0, #16
 80051d0:	0089      	lsls	r1, r1, #2
 80051d2:	f7ff fe33 	bl	8004e3c <sd_cmd>
		r = sd_get_r1();
 80051d6:	f7ff fe69 	bl	8004eac <sd_get_r1>
 80051da:	0004      	movs	r4, r0
		sd_nec();
 80051dc:	f7ff fe74 	bl	8004ec8 <sd_nec>
		spi_cs_high();
 80051e0:	2180      	movs	r1, #128	; 0x80
 80051e2:	20a0      	movs	r0, #160	; 0xa0
 80051e4:	2201      	movs	r2, #1
 80051e6:	0209      	lsls	r1, r1, #8
 80051e8:	05c0      	lsls	r0, r0, #23
 80051ea:	f7fd fe6f 	bl	8002ecc <HAL_GPIO_WritePin>
		if (r == 0xff)
 80051ee:	2cff      	cmp	r4, #255	; 0xff
 80051f0:	d100      	bne.n	80051f4 <sd_init.isra.0+0x1c8>
 80051f2:	e74c      	b.n	800508e <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 80051f4:	23fe      	movs	r3, #254	; 0xfe
 80051f6:	421c      	tst	r4, r3
 80051f8:	d031      	beq.n	800525e <sd_init.isra.0+0x232>
 80051fa:	e74f      	b.n	800509c <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00) {
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	423b      	tst	r3, r7
 8005200:	d027      	beq.n	8005252 <sd_init.isra.0+0x226>
		spi_cs_low();
 8005202:	2180      	movs	r1, #128	; 0x80
 8005204:	20a0      	movs	r0, #160	; 0xa0
 8005206:	002a      	movs	r2, r5
 8005208:	0209      	lsls	r1, r1, #8
 800520a:	05c0      	lsls	r0, r0, #23
 800520c:	f7fd fe5e 	bl	8002ecc <HAL_GPIO_WritePin>
		sd_cmd(58, 0);
 8005210:	0029      	movs	r1, r5
 8005212:	203a      	movs	r0, #58	; 0x3a
 8005214:	f7ff fe12 	bl	8004e3c <sd_cmd>
		r = sd_get_r3(&r3);
 8005218:	a803      	add	r0, sp, #12
 800521a:	f7ff fe5e 	bl	8004eda <sd_get_r7>
 800521e:	0006      	movs	r6, r0
		sd_nec();
 8005220:	f7ff fe52 	bl	8004ec8 <sd_nec>
		spi_cs_high();
 8005224:	2180      	movs	r1, #128	; 0x80
 8005226:	20a0      	movs	r0, #160	; 0xa0
 8005228:	003a      	movs	r2, r7
 800522a:	0209      	lsls	r1, r1, #8
 800522c:	05c0      	lsls	r0, r0, #23
 800522e:	f7fd fe4d 	bl	8002ecc <HAL_GPIO_WritePin>
		if (r == 0xff)
 8005232:	2eff      	cmp	r6, #255	; 0xff
 8005234:	d100      	bne.n	8005238 <sd_init.isra.0+0x20c>
 8005236:	e72a      	b.n	800508e <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8005238:	43be      	bics	r6, r7
 800523a:	b2f6      	uxtb	r6, r6
 800523c:	2e00      	cmp	r6, #0
 800523e:	d000      	beq.n	8005242 <sd_init.isra.0+0x216>
 8005240:	e72c      	b.n	800509c <sd_init.isra.0+0x70>
			if (r3>>30 & 1) {
 8005242:	9b03      	ldr	r3, [sp, #12]
 8005244:	0f9b      	lsrs	r3, r3, #30
 8005246:	423b      	tst	r3, r7
 8005248:	d003      	beq.n	8005252 <sd_init.isra.0+0x226>
				hw->capabilities |= CAP_SDHC;
 800524a:	2302      	movs	r3, #2
 800524c:	6822      	ldr	r2, [r4, #0]
 800524e:	4313      	orrs	r3, r2
 8005250:	6023      	str	r3, [r4, #0]
	if ((hw->capabilities & CAP_SDHC) == 0) {
 8005252:	6821      	ldr	r1, [r4, #0]
 8005254:	2302      	movs	r3, #2
 8005256:	000a      	movs	r2, r1
 8005258:	401a      	ands	r2, r3
 800525a:	4219      	tst	r1, r3
 800525c:	d0b0      	beq.n	80051c0 <sd_init.isra.0+0x194>
	spi_cs_low();
 800525e:	2180      	movs	r1, #128	; 0x80
 8005260:	20a0      	movs	r0, #160	; 0xa0
 8005262:	2200      	movs	r2, #0
 8005264:	0209      	lsls	r1, r1, #8
 8005266:	05c0      	lsls	r0, r0, #23
 8005268:	f7fd fe30 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(59, 0);
 800526c:	2100      	movs	r1, #0
 800526e:	203b      	movs	r0, #59	; 0x3b
 8005270:	f7ff fde4 	bl	8004e3c <sd_cmd>
	r = sd_get_r1();
 8005274:	f7ff fe1a 	bl	8004eac <sd_get_r1>
 8005278:	0004      	movs	r4, r0
	sd_nec();
 800527a:	f7ff fe25 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 800527e:	2180      	movs	r1, #128	; 0x80
 8005280:	20a0      	movs	r0, #160	; 0xa0
 8005282:	2201      	movs	r2, #1
 8005284:	0209      	lsls	r1, r1, #8
 8005286:	05c0      	lsls	r0, r0, #23
 8005288:	f7fd fe20 	bl	8002ecc <HAL_GPIO_WritePin>
	if (r == 0xff)
 800528c:	2cff      	cmp	r4, #255	; 0xff
 800528e:	d100      	bne.n	8005292 <sd_init.isra.0+0x266>
 8005290:	e6fd      	b.n	800508e <sd_init.isra.0+0x62>
	if (r & 0xfe) {
 8005292:	23fe      	movs	r3, #254	; 0xfe
 8005294:	421c      	tst	r4, r3
 8005296:	d000      	beq.n	800529a <sd_init.isra.0+0x26e>
 8005298:	e700      	b.n	800509c <sd_init.isra.0+0x70>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 800529a:	4803      	ldr	r0, [pc, #12]	; (80052a8 <sd_init.isra.0+0x27c>)
 800529c:	3bee      	subs	r3, #238	; 0xee
 800529e:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 80052a0:	f7fe faa0 	bl	80037e4 <HAL_SPI_Init>
}
 80052a4:	e6f5      	b.n	8005092 <sd_init.isra.0+0x66>
 80052a6:	46c0      	nop			; (mov r8, r8)
 80052a8:	20000128 	.word	0x20000128
 80052ac:	000003e9 	.word	0x000003e9

080052b0 <hwif_init>:


/*** public API - on top of sd/spi code ***/

int hwif_init(hwif* hw)
{
 80052b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int tries = 10;

	if (hw->initialized)
		return 0;
 80052b2:	2500      	movs	r5, #0
	if (hw->initialized)
 80052b4:	6803      	ldr	r3, [r0, #0]
{
 80052b6:	0004      	movs	r4, r0
	if (hw->initialized)
 80052b8:	42ab      	cmp	r3, r5
 80052ba:	d10a      	bne.n	80052d2 <hwif_init+0x22>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80052bc:	2328      	movs	r3, #40	; 0x28
 80052be:	4850      	ldr	r0, [pc, #320]	; (8005400 <hwif_init+0x150>)
}
 80052c0:	260b      	movs	r6, #11
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80052c2:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 80052c4:	f7fe fa8e 	bl	80037e4 <HAL_SPI_Init>

	spi_init();

	while (tries--) {
 80052c8:	3e01      	subs	r6, #1
 80052ca:	2e00      	cmp	r6, #0
 80052cc:	d104      	bne.n	80052d8 <hwif_init+0x28>
	/* read status register */
	sd_read_status(hw);

	sd_read_cid(hw);
	if (sd_read_csd(hw) != 0)
		return -1;
 80052ce:	2501      	movs	r5, #1
 80052d0:	426d      	negs	r5, r5

	hw->initialized = 1;
	return 0;
}
 80052d2:	0028      	movs	r0, r5
 80052d4:	b004      	add	sp, #16
 80052d6:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_init(hw) == 0)
 80052d8:	0020      	movs	r0, r4
 80052da:	300c      	adds	r0, #12
 80052dc:	f7ff fea6 	bl	800502c <sd_init.isra.0>
 80052e0:	1e05      	subs	r5, r0, #0
 80052e2:	d1f1      	bne.n	80052c8 <hwif_init+0x18>
	sd_read_status(hw);
 80052e4:	f7ff fe16 	bl	8004f14 <sd_read_status.isra.0>
	spi_cs_low();
 80052e8:	2180      	movs	r1, #128	; 0x80
 80052ea:	20a0      	movs	r0, #160	; 0xa0
 80052ec:	002a      	movs	r2, r5
 80052ee:	0209      	lsls	r1, r1, #8
 80052f0:	05c0      	lsls	r0, r0, #23
 80052f2:	f7fd fdeb 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(10, 0);
 80052f6:	0029      	movs	r1, r5
 80052f8:	200a      	movs	r0, #10
 80052fa:	f7ff fd9f 	bl	8004e3c <sd_cmd>
	r = sd_get_r1();
 80052fe:	f7ff fdd5 	bl	8004eac <sd_get_r1>
	if (r == 0xff) {
 8005302:	28ff      	cmp	r0, #255	; 0xff
 8005304:	d11d      	bne.n	8005342 <hwif_init+0x92>
		spi_cs_high();
 8005306:	2201      	movs	r2, #1
	spi_cs_high();
 8005308:	2180      	movs	r1, #128	; 0x80
 800530a:	20a0      	movs	r0, #160	; 0xa0
 800530c:	0209      	lsls	r1, r1, #8
 800530e:	05c0      	lsls	r0, r0, #23
 8005310:	f7fd fddc 	bl	8002ecc <HAL_GPIO_WritePin>
	spi_cs_low();
 8005314:	2180      	movs	r1, #128	; 0x80
 8005316:	20a0      	movs	r0, #160	; 0xa0
 8005318:	2200      	movs	r2, #0
 800531a:	0209      	lsls	r1, r1, #8
 800531c:	05c0      	lsls	r0, r0, #23
 800531e:	f7fd fdd5 	bl	8002ecc <HAL_GPIO_WritePin>
	sd_cmd(9, 0);
 8005322:	2100      	movs	r1, #0
 8005324:	2009      	movs	r0, #9
 8005326:	f7ff fd89 	bl	8004e3c <sd_cmd>
	r = sd_get_r1();
 800532a:	f7ff fdbf 	bl	8004eac <sd_get_r1>
	if (r == 0xff) {
 800532e:	28ff      	cmp	r0, #255	; 0xff
 8005330:	d114      	bne.n	800535c <hwif_init+0xac>
		spi_cs_high();
 8005332:	2180      	movs	r1, #128	; 0x80
 8005334:	20a0      	movs	r0, #160	; 0xa0
 8005336:	2201      	movs	r2, #1
 8005338:	0209      	lsls	r1, r1, #8
 800533a:	05c0      	lsls	r0, r0, #23
 800533c:	f7fd fdc6 	bl	8002ecc <HAL_GPIO_WritePin>
 8005340:	e7c5      	b.n	80052ce <hwif_init+0x1e>
	if (r & 0xfe) {
 8005342:	2501      	movs	r5, #1
 8005344:	43a8      	bics	r0, r5
 8005346:	b2c0      	uxtb	r0, r0
 8005348:	2800      	cmp	r0, #0
 800534a:	d1dc      	bne.n	8005306 <hwif_init+0x56>
	r = sd_get_data(hw, buf, 16);
 800534c:	2110      	movs	r1, #16
 800534e:	4668      	mov	r0, sp
 8005350:	f7ff fe06 	bl	8004f60 <sd_get_data.isra.0>
	sd_nec();
 8005354:	f7ff fdb8 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 8005358:	002a      	movs	r2, r5
 800535a:	e7d5      	b.n	8005308 <hwif_init+0x58>
	if (r & 0xfe) {
 800535c:	2601      	movs	r6, #1
 800535e:	43b0      	bics	r0, r6
 8005360:	b2c0      	uxtb	r0, r0
 8005362:	2800      	cmp	r0, #0
 8005364:	d1e5      	bne.n	8005332 <hwif_init+0x82>
	r = sd_get_data(hw, buf, 16);
 8005366:	2110      	movs	r1, #16
 8005368:	4668      	mov	r0, sp
 800536a:	f7ff fdf9 	bl	8004f60 <sd_get_data.isra.0>
 800536e:	0005      	movs	r5, r0
	sd_nec();
 8005370:	f7ff fdaa 	bl	8004ec8 <sd_nec>
	spi_cs_high();
 8005374:	2180      	movs	r1, #128	; 0x80
 8005376:	20a0      	movs	r0, #160	; 0xa0
 8005378:	0032      	movs	r2, r6
 800537a:	0209      	lsls	r1, r1, #8
 800537c:	05c0      	lsls	r0, r0, #23
 800537e:	f7fd fda5 	bl	8002ecc <HAL_GPIO_WritePin>
	if (r == -1) {
 8005382:	1c6b      	adds	r3, r5, #1
 8005384:	d0a5      	beq.n	80052d2 <hwif_init+0x22>
	if ((buf[0] >> 6) + 1 == 1) {
 8005386:	466b      	mov	r3, sp
 8005388:	7a99      	ldrb	r1, [r3, #10]
 800538a:	79da      	ldrb	r2, [r3, #7]
 800538c:	7a1d      	ldrb	r5, [r3, #8]
 800538e:	7a58      	ldrb	r0, [r3, #9]
 8005390:	781b      	ldrb	r3, [r3, #0]
 8005392:	099b      	lsrs	r3, r3, #6
 8005394:	d12a      	bne.n	80053ec <hwif_init+0x13c>
	capacity = (((buf[6]&0x3)<<10 | buf[7]<<2 | buf[8]>>6)+1) << (2+(((buf[9]&3) << 1) | buf[10]>>7)) << ((buf[5] & 0xf) - 9);
 8005396:	466b      	mov	r3, sp
 8005398:	26c0      	movs	r6, #192	; 0xc0
 800539a:	799b      	ldrb	r3, [r3, #6]
 800539c:	0136      	lsls	r6, r6, #4
 800539e:	029b      	lsls	r3, r3, #10
 80053a0:	0092      	lsls	r2, r2, #2
 80053a2:	09ad      	lsrs	r5, r5, #6
 80053a4:	432a      	orrs	r2, r5
 80053a6:	4033      	ands	r3, r6
 80053a8:	4313      	orrs	r3, r2
 80053aa:	2206      	movs	r2, #6
 80053ac:	0040      	lsls	r0, r0, #1
 80053ae:	4010      	ands	r0, r2
 80053b0:	09ca      	lsrs	r2, r1, #7
 80053b2:	4310      	orrs	r0, r2
 80053b4:	466a      	mov	r2, sp
 80053b6:	3002      	adds	r0, #2
 80053b8:	3301      	adds	r3, #1
 80053ba:	4083      	lsls	r3, r0
 80053bc:	200f      	movs	r0, #15
 80053be:	7952      	ldrb	r2, [r2, #5]
 80053c0:	4002      	ands	r2, r0
 80053c2:	3a09      	subs	r2, #9
 80053c4:	4093      	lsls	r3, r2
	hw->sectors = capacity;
 80053c6:	6063      	str	r3, [r4, #4]
	hw->erase_sectors = 1;
 80053c8:	2301      	movs	r3, #1
	if (((buf[10]>>6)&1) == 0)
 80053ca:	098a      	lsrs	r2, r1, #6
	hw->erase_sectors = 1;
 80053cc:	60a3      	str	r3, [r4, #8]
	if (((buf[10]>>6)&1) == 0)
 80053ce:	421a      	tst	r2, r3
 80053d0:	d108      	bne.n	80053e4 <hwif_init+0x134>
		hw->erase_sectors = ((buf[10]&0x3f)<<1 | buf[11]>>7) + 1;
 80053d2:	4099      	lsls	r1, r3
 80053d4:	337d      	adds	r3, #125	; 0x7d
 80053d6:	4019      	ands	r1, r3
 80053d8:	466b      	mov	r3, sp
 80053da:	7adb      	ldrb	r3, [r3, #11]
 80053dc:	09db      	lsrs	r3, r3, #7
 80053de:	4319      	orrs	r1, r3
 80053e0:	3101      	adds	r1, #1
 80053e2:	60a1      	str	r1, [r4, #8]
	hw->initialized = 1;
 80053e4:	2301      	movs	r3, #1
	return 0;
 80053e6:	2500      	movs	r5, #0
	hw->initialized = 1;
 80053e8:	6023      	str	r3, [r4, #0]
	return 0;
 80053ea:	e772      	b.n	80052d2 <hwif_init+0x22>
		hw->capabilities |= CAP_SDHC;
 80053ec:	2302      	movs	r3, #2
 80053ee:	68e6      	ldr	r6, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80053f0:	0412      	lsls	r2, r2, #16
		hw->capabilities |= CAP_SDHC;
 80053f2:	4333      	orrs	r3, r6
 80053f4:	60e3      	str	r3, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80053f6:	022b      	lsls	r3, r5, #8
 80053f8:	4313      	orrs	r3, r2
 80053fa:	4303      	orrs	r3, r0
	capacity *= 1024; /* in 512 B sectors */
 80053fc:	029b      	lsls	r3, r3, #10
 80053fe:	e7e2      	b.n	80053c6 <hwif_init+0x116>
 8005400:	20000128 	.word	0x20000128

08005404 <sd_read>:

int sd_read(hwif* hw, uint32_t address, uint8_t *buf)
{
 8005404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005406:	300c      	adds	r0, #12
 8005408:	000e      	movs	r6, r1
 800540a:	0017      	movs	r7, r2
 800540c:	0005      	movs	r5, r0
	int r;
	int tries = 10;

	r = sd_readsector(hw, address, buf);
 800540e:	f7ff fdc9 	bl	8004fa4 <sd_readsector.isra.0>

	while (r < 0 && tries--) {
 8005412:	230b      	movs	r3, #11
	r = sd_readsector(hw, address, buf);
 8005414:	0004      	movs	r4, r0
	while (r < 0 && tries--) {
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	2c00      	cmp	r4, #0
 800541a:	da04      	bge.n	8005426 <sd_read+0x22>
 800541c:	9b01      	ldr	r3, [sp, #4]
 800541e:	3b01      	subs	r3, #1
 8005420:	9301      	str	r3, [sp, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <sd_read+0x26>
		r = sd_readsector(hw, address, buf);
	}
	if (tries == -1)

	return r;
}
 8005426:	0020      	movs	r0, r4
 8005428:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (sd_init(hw) != 0)
 800542a:	0028      	movs	r0, r5
 800542c:	f7ff fdfe 	bl	800502c <sd_init.isra.0>
 8005430:	2800      	cmp	r0, #0
 8005432:	d1f1      	bne.n	8005418 <sd_read+0x14>
		sd_read_status(hw);
 8005434:	f7ff fd6e 	bl	8004f14 <sd_read_status.isra.0>
		r = sd_readsector(hw, address, buf);
 8005438:	003a      	movs	r2, r7
 800543a:	0031      	movs	r1, r6
 800543c:	0028      	movs	r0, r5
 800543e:	f7ff fdb1 	bl	8004fa4 <sd_readsector.isra.0>
 8005442:	0004      	movs	r4, r0
 8005444:	e7e8      	b.n	8005418 <sd_read+0x14>
	...

08005448 <HAL_SPI_RxCpltCallback>:

	return r;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi) {
    dma_complete = 1;
 8005448:	2201      	movs	r2, #1
 800544a:	4b01      	ldr	r3, [pc, #4]	; (8005450 <HAL_SPI_RxCpltCallback+0x8>)
 800544c:	701a      	strb	r2, [r3, #0]
	return;
}
 800544e:	4770      	bx	lr
 8005450:	20000610 	.word	0x20000610

08005454 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8005454:	6802      	ldr	r2, [r0, #0]
 8005456:	1e13      	subs	r3, r2, #0
 8005458:	d103      	bne.n	8005462 <get_ldnumber+0xe>
	int vol = -1;
 800545a:	2001      	movs	r0, #1
 800545c:	4240      	negs	r0, r0
 800545e:	e00e      	b.n	800547e <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8005460:	3301      	adds	r3, #1
 8005462:	7819      	ldrb	r1, [r3, #0]
 8005464:	291f      	cmp	r1, #31
 8005466:	d909      	bls.n	800547c <get_ldnumber+0x28>
 8005468:	293a      	cmp	r1, #58	; 0x3a
 800546a:	d1f9      	bne.n	8005460 <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 800546c:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800546e:	428b      	cmp	r3, r1
 8005470:	d1f3      	bne.n	800545a <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005472:	7812      	ldrb	r2, [r2, #0]
 8005474:	2a30      	cmp	r2, #48	; 0x30
 8005476:	d1f0      	bne.n	800545a <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8005478:	3301      	adds	r3, #1
 800547a:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800547c:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800547e:	4770      	bx	lr

08005480 <move_window>:
{
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	0004      	movs	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8005484:	6a63      	ldr	r3, [r4, #36]	; 0x24
{
 8005486:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 8005488:	2000      	movs	r0, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 800548a:	428b      	cmp	r3, r1
 800548c:	d00c      	beq.n	80054a8 <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800548e:	000a      	movs	r2, r1
 8005490:	0021      	movs	r1, r4
 8005492:	2301      	movs	r3, #1
 8005494:	7860      	ldrb	r0, [r4, #1]
 8005496:	3128      	adds	r1, #40	; 0x28
 8005498:	f7ff fc92 	bl	8004dc0 <disk_read>
 800549c:	2800      	cmp	r0, #0
 800549e:	d002      	beq.n	80054a6 <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80054a0:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 80054a2:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80054a4:	426d      	negs	r5, r5
			fs->winsect = sector;
 80054a6:	6265      	str	r5, [r4, #36]	; 0x24
}
 80054a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080054ac <check_fs>:
BYTE check_fs (	/* 0:Valid FAT-BS, 1:Valid BS but not FAT, 2:Not a BS, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80054ac:	2300      	movs	r3, #0
{
 80054ae:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 80054b0:	7103      	strb	r3, [r0, #4]
 80054b2:	3b01      	subs	r3, #1
 80054b4:	6243      	str	r3, [r0, #36]	; 0x24
{
 80054b6:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80054b8:	f7ff ffe2 	bl	8005480 <move_window>
 80054bc:	2800      	cmp	r0, #0
 80054be:	d121      	bne.n	8005504 <check_fs+0x58>
		return 3;

	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80054c0:	4b12      	ldr	r3, [pc, #72]	; (800550c <check_fs+0x60>)
 80054c2:	5ce2      	ldrb	r2, [r4, r3]
 80054c4:	4b12      	ldr	r3, [pc, #72]	; (8005510 <check_fs+0x64>)
 80054c6:	0212      	lsls	r2, r2, #8
 80054c8:	5ce3      	ldrb	r3, [r4, r3]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	4a11      	ldr	r2, [pc, #68]	; (8005514 <check_fs+0x68>)
 80054ce:	b21b      	sxth	r3, r3
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d119      	bne.n	8005508 <check_fs+0x5c>
		return 2;

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80054d4:	0022      	movs	r2, r4
 80054d6:	325e      	adds	r2, #94	; 0x5e
 80054d8:	8853      	ldrh	r3, [r2, #2]
 80054da:	8811      	ldrh	r1, [r2, #0]
 80054dc:	041b      	lsls	r3, r3, #16
 80054de:	430b      	orrs	r3, r1
 80054e0:	4a0d      	ldr	r2, [pc, #52]	; (8005518 <check_fs+0x6c>)
 80054e2:	021b      	lsls	r3, r3, #8
 80054e4:	0a1b      	lsrs	r3, r3, #8
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d00b      	beq.n	8005502 <check_fs+0x56>
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80054ea:	347a      	adds	r4, #122	; 0x7a
 80054ec:	8860      	ldrh	r0, [r4, #2]
 80054ee:	8823      	ldrh	r3, [r4, #0]
 80054f0:	0400      	lsls	r0, r0, #16
 80054f2:	4318      	orrs	r0, r3
 80054f4:	0200      	lsls	r0, r0, #8
 80054f6:	4b09      	ldr	r3, [pc, #36]	; (800551c <check_fs+0x70>)
 80054f8:	0a00      	lsrs	r0, r0, #8
 80054fa:	18c0      	adds	r0, r0, r3
 80054fc:	1e43      	subs	r3, r0, #1
 80054fe:	4198      	sbcs	r0, r3
		return 3;
 8005500:	b2c0      	uxtb	r0, r0
		return 0;

	return 1;
}
 8005502:	bd10      	pop	{r4, pc}
		return 3;
 8005504:	2003      	movs	r0, #3
 8005506:	e7fc      	b.n	8005502 <check_fs+0x56>
		return 2;
 8005508:	2002      	movs	r0, #2
 800550a:	e7fa      	b.n	8005502 <check_fs+0x56>
 800550c:	00000227 	.word	0x00000227
 8005510:	00000226 	.word	0x00000226
 8005514:	ffffaa55 	.word	0xffffaa55
 8005518:	00544146 	.word	0x00544146
 800551c:	ffabbeba 	.word	0xffabbeba

08005520 <find_volume.isra.0>:
/*-----------------------------------------------------------------------*/
/* Find logical drive and check if the volume is mounted                 */
/*-----------------------------------------------------------------------*/

static
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8005520:	b5f0      	push	{r4, r5, r6, r7, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 8005522:	2300      	movs	r3, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8005524:	0007      	movs	r7, r0
 8005526:	b08b      	sub	sp, #44	; 0x2c
 8005528:	0008      	movs	r0, r1
	*rfs = 0;
 800552a:	603b      	str	r3, [r7, #0]
	vol = get_ldnumber(path);
 800552c:	f7ff ff92 	bl	8005454 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8005530:	250b      	movs	r5, #11
	vol = get_ldnumber(path);
 8005532:	1e06      	subs	r6, r0, #0
	if (vol < 0) return FR_INVALID_DRIVE;
 8005534:	db15      	blt.n	8005562 <find_volume.isra.0+0x42>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005536:	4b78      	ldr	r3, [pc, #480]	; (8005718 <find_volume.isra.0+0x1f8>)
 8005538:	0082      	lsls	r2, r0, #2
 800553a:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800553c:	3501      	adds	r5, #1
 800553e:	2c00      	cmp	r4, #0
 8005540:	d00f      	beq.n	8005562 <find_volume.isra.0+0x42>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */

	if (fs->fs_type) {					/* If the volume has been mounted */
 8005542:	7823      	ldrb	r3, [r4, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 8005544:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10e      	bne.n	8005568 <find_volume.isra.0+0x48>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800554a:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800554c:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800554e:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005550:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005552:	f7ff fc2b 	bl	8004dac <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8005556:	2601      	movs	r6, #1
 8005558:	0007      	movs	r7, r0
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800555a:	2503      	movs	r5, #3
 800555c:	4037      	ands	r7, r6
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800555e:	4230      	tst	r0, r6
 8005560:	d00b      	beq.n	800557a <find_volume.isra.0+0x5a>
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
}
 8005562:	0028      	movs	r0, r5
 8005564:	b00b      	add	sp, #44	; 0x2c
 8005566:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = disk_status(fs->drv);
 8005568:	7860      	ldrb	r0, [r4, #1]
 800556a:	f7ff fc17 	bl	8004d9c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800556e:	2301      	movs	r3, #1
 8005570:	0005      	movs	r5, r0
 8005572:	401d      	ands	r5, r3
 8005574:	4218      	tst	r0, r3
 8005576:	d1e8      	bne.n	800554a <find_volume.isra.0+0x2a>
 8005578:	e7f3      	b.n	8005562 <find_volume.isra.0+0x42>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 800557a:	0039      	movs	r1, r7
 800557c:	0020      	movs	r0, r4
 800557e:	f7ff ff95 	bl	80054ac <check_fs>
 8005582:	0005      	movs	r5, r0
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8005584:	2801      	cmp	r0, #1
 8005586:	d12c      	bne.n	80055e2 <find_volume.isra.0+0xc2>
 8005588:	0023      	movs	r3, r4
 800558a:	4a64      	ldr	r2, [pc, #400]	; (800571c <find_volume.isra.0+0x1fc>)
 800558c:	33e7      	adds	r3, #231	; 0xe7
 800558e:	a906      	add	r1, sp, #24
 8005590:	33ff      	adds	r3, #255	; 0xff
 8005592:	18a0      	adds	r0, r4, r2
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8005594:	2200      	movs	r2, #0
 8005596:	791e      	ldrb	r6, [r3, #4]
 8005598:	4296      	cmp	r6, r2
 800559a:	d009      	beq.n	80055b0 <find_volume.isra.0+0x90>
 800559c:	7a5e      	ldrb	r6, [r3, #9]
 800559e:	7a1a      	ldrb	r2, [r3, #8]
 80055a0:	0236      	lsls	r6, r6, #8
 80055a2:	4316      	orrs	r6, r2
 80055a4:	7a9a      	ldrb	r2, [r3, #10]
 80055a6:	0412      	lsls	r2, r2, #16
 80055a8:	4316      	orrs	r6, r2
 80055aa:	7ada      	ldrb	r2, [r3, #11]
 80055ac:	0612      	lsls	r2, r2, #24
 80055ae:	4332      	orrs	r2, r6
 80055b0:	3310      	adds	r3, #16
 80055b2:	c104      	stmia	r1!, {r2}
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80055b4:	4298      	cmp	r0, r3
 80055b6:	d1ed      	bne.n	8005594 <find_volume.isra.0+0x74>
 80055b8:	2600      	movs	r6, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80055ba:	2702      	movs	r7, #2
			bsect = br[i];
 80055bc:	00b3      	lsls	r3, r6, #2
 80055be:	aa06      	add	r2, sp, #24
 80055c0:	58d3      	ldr	r3, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80055c2:	0038      	movs	r0, r7
			bsect = br[i];
 80055c4:	9301      	str	r3, [sp, #4]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <find_volume.isra.0+0xb6>
 80055ca:	0019      	movs	r1, r3
 80055cc:	0020      	movs	r0, r4
 80055ce:	f7ff ff6d 	bl	80054ac <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80055d2:	2800      	cmp	r0, #0
 80055d4:	d00d      	beq.n	80055f2 <find_volume.isra.0+0xd2>
 80055d6:	3601      	adds	r6, #1
 80055d8:	2e04      	cmp	r6, #4
 80055da:	d1ef      	bne.n	80055bc <find_volume.isra.0+0x9c>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80055dc:	2803      	cmp	r0, #3
 80055de:	d106      	bne.n	80055ee <find_volume.isra.0+0xce>
 80055e0:	e7bf      	b.n	8005562 <find_volume.isra.0+0x42>
 80055e2:	2803      	cmp	r0, #3
 80055e4:	d100      	bne.n	80055e8 <find_volume.isra.0+0xc8>
 80055e6:	e095      	b.n	8005714 <find_volume.isra.0+0x1f4>
	bsect = 0;
 80055e8:	9701      	str	r7, [sp, #4]
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80055ea:	2800      	cmp	r0, #0
 80055ec:	d001      	beq.n	80055f2 <find_volume.isra.0+0xd2>
 80055ee:	250d      	movs	r5, #13
 80055f0:	e7b7      	b.n	8005562 <find_volume.isra.0+0x42>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80055f2:	0023      	movs	r3, r4
 80055f4:	3334      	adds	r3, #52	; 0x34
 80055f6:	781a      	ldrb	r2, [r3, #0]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	0212      	lsls	r2, r2, #8
 80055fe:	4313      	orrs	r3, r2
 8005600:	2280      	movs	r2, #128	; 0x80
 8005602:	b21b      	sxth	r3, r3
 8005604:	0092      	lsls	r2, r2, #2
 8005606:	4293      	cmp	r3, r2
 8005608:	d1f1      	bne.n	80055ee <find_volume.isra.0+0xce>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 800560a:	0023      	movs	r3, r4
 800560c:	0022      	movs	r2, r4
 800560e:	333f      	adds	r3, #63	; 0x3f
 8005610:	781b      	ldrb	r3, [r3, #0]
 8005612:	323e      	adds	r2, #62	; 0x3e
 8005614:	7817      	ldrb	r7, [r2, #0]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	431f      	orrs	r7, r3
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 800561a:	d100      	bne.n	800561e <find_volume.isra.0+0xfe>
 800561c:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 800561e:	0023      	movs	r3, r4
	fs->fsize = fasize;
 8005620:	6127      	str	r7, [r4, #16]
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8005622:	3338      	adds	r3, #56	; 0x38
 8005624:	781a      	ldrb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8005626:	1e53      	subs	r3, r2, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8005628:	70e2      	strb	r2, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 800562a:	2b01      	cmp	r3, #1
 800562c:	d8df      	bhi.n	80055ee <find_volume.isra.0+0xce>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 800562e:	0023      	movs	r3, r4
 8005630:	3335      	adds	r3, #53	; 0x35
 8005632:	781e      	ldrb	r6, [r3, #0]
 8005634:	70a6      	strb	r6, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8005636:	2e00      	cmp	r6, #0
 8005638:	d0d9      	beq.n	80055ee <find_volume.isra.0+0xce>
 800563a:	1e73      	subs	r3, r6, #1
 800563c:	421e      	tst	r6, r3
 800563e:	d1d6      	bne.n	80055ee <find_volume.isra.0+0xce>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005640:	0023      	movs	r3, r4
 8005642:	333a      	adds	r3, #58	; 0x3a
 8005644:	781d      	ldrb	r5, [r3, #0]
 8005646:	3b01      	subs	r3, #1
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	022d      	lsls	r5, r5, #8
 800564c:	431d      	orrs	r5, r3
 800564e:	8125      	strh	r5, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 8005650:	072b      	lsls	r3, r5, #28
 8005652:	d1cc      	bne.n	80055ee <find_volume.isra.0+0xce>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8005654:	0023      	movs	r3, r4
 8005656:	333c      	adds	r3, #60	; 0x3c
 8005658:	7819      	ldrb	r1, [r3, #0]
 800565a:	3b01      	subs	r3, #1
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	0209      	lsls	r1, r1, #8
 8005660:	430b      	orrs	r3, r1
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 8005662:	d100      	bne.n	8005666 <find_volume.isra.0+0x146>
 8005664:	6ca3      	ldr	r3, [r4, #72]	; 0x48
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8005666:	0021      	movs	r1, r4
 8005668:	0020      	movs	r0, r4
 800566a:	3137      	adds	r1, #55	; 0x37
 800566c:	7809      	ldrb	r1, [r1, #0]
 800566e:	3036      	adds	r0, #54	; 0x36
 8005670:	7800      	ldrb	r0, [r0, #0]
 8005672:	0209      	lsls	r1, r1, #8
 8005674:	4308      	orrs	r0, r1
 8005676:	9002      	str	r0, [sp, #8]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8005678:	d0b9      	beq.n	80055ee <find_volume.isra.0+0xce>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 800567a:	437a      	muls	r2, r7
 800567c:	9204      	str	r2, [sp, #16]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800567e:	9904      	ldr	r1, [sp, #16]
 8005680:	092a      	lsrs	r2, r5, #4
 8005682:	1812      	adds	r2, r2, r0
 8005684:	1852      	adds	r2, r2, r1
 8005686:	9203      	str	r2, [sp, #12]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8005688:	429a      	cmp	r2, r3
 800568a:	d8b0      	bhi.n	80055ee <find_volume.isra.0+0xce>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 800568c:	1a9b      	subs	r3, r3, r2
 800568e:	0018      	movs	r0, r3
 8005690:	0031      	movs	r1, r6
 8005692:	9305      	str	r3, [sp, #20]
 8005694:	f7fa fd42 	bl	800011c <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8005698:	9b05      	ldr	r3, [sp, #20]
 800569a:	42b3      	cmp	r3, r6
 800569c:	d3a7      	bcc.n	80055ee <find_volume.isra.0+0xce>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800569e:	4a20      	ldr	r2, [pc, #128]	; (8005720 <find_volume.isra.0+0x200>)
	fmt = FS_FAT12;
 80056a0:	2301      	movs	r3, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80056a2:	4290      	cmp	r0, r2
 80056a4:	d904      	bls.n	80056b0 <find_volume.isra.0+0x190>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80056a6:	4b1f      	ldr	r3, [pc, #124]	; (8005724 <find_volume.isra.0+0x204>)
 80056a8:	4283      	cmp	r3, r0
 80056aa:	419b      	sbcs	r3, r3
 80056ac:	425b      	negs	r3, r3
 80056ae:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80056b0:	9901      	ldr	r1, [sp, #4]
	fs->volbase = bsect;								/* Volume start sector */
 80056b2:	9a01      	ldr	r2, [sp, #4]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80056b4:	468c      	mov	ip, r1
	fs->volbase = bsect;								/* Volume start sector */
 80056b6:	6162      	str	r2, [r4, #20]
	fs->database = bsect + sysect;						/* Data start sector */
 80056b8:	9903      	ldr	r1, [sp, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80056ba:	9a02      	ldr	r2, [sp, #8]
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80056bc:	3002      	adds	r0, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80056be:	4462      	add	r2, ip
	fs->database = bsect + sysect;						/* Data start sector */
 80056c0:	4461      	add	r1, ip
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80056c2:	60e0      	str	r0, [r4, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80056c4:	61a2      	str	r2, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
 80056c6:	6221      	str	r1, [r4, #32]
	if (fmt == FS_FAT32) {
 80056c8:	2b03      	cmp	r3, #3
 80056ca:	d112      	bne.n	80056f2 <find_volume.isra.0+0x1d2>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80056cc:	2d00      	cmp	r5, #0
 80056ce:	d18e      	bne.n	80055ee <find_volume.isra.0+0xce>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80056d0:	6d62      	ldr	r2, [r4, #84]	; 0x54
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80056d2:	0080      	lsls	r0, r0, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80056d4:	61e2      	str	r2, [r4, #28]
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80056d6:	4a14      	ldr	r2, [pc, #80]	; (8005728 <find_volume.isra.0+0x208>)
 80056d8:	1880      	adds	r0, r0, r2
 80056da:	0a40      	lsrs	r0, r0, #9
 80056dc:	4287      	cmp	r7, r0
 80056de:	d386      	bcc.n	80055ee <find_volume.isra.0+0xce>
	fs->id = ++Fsid;	/* File system mount ID */
 80056e0:	4a12      	ldr	r2, [pc, #72]	; (800572c <find_volume.isra.0+0x20c>)
	fs->fs_type = fmt;	/* FAT sub-type */
 80056e2:	7023      	strb	r3, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80056e4:	8813      	ldrh	r3, [r2, #0]
	return FR_OK;
 80056e6:	2500      	movs	r5, #0
	fs->id = ++Fsid;	/* File system mount ID */
 80056e8:	3301      	adds	r3, #1
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	8013      	strh	r3, [r2, #0]
 80056ee:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 80056f0:	e737      	b.n	8005562 <find_volume.isra.0+0x42>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80056f2:	2d00      	cmp	r5, #0
 80056f4:	d100      	bne.n	80056f8 <find_volume.isra.0+0x1d8>
 80056f6:	e77a      	b.n	80055ee <find_volume.isra.0+0xce>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80056f8:	9904      	ldr	r1, [sp, #16]
 80056fa:	188a      	adds	r2, r1, r2
 80056fc:	61e2      	str	r2, [r4, #28]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d101      	bne.n	8005706 <find_volume.isra.0+0x1e6>
 8005702:	0040      	lsls	r0, r0, #1
 8005704:	e7e7      	b.n	80056d6 <find_volume.isra.0+0x1b6>
 8005706:	2203      	movs	r2, #3
 8005708:	2101      	movs	r1, #1
 800570a:	4342      	muls	r2, r0
 800570c:	4008      	ands	r0, r1
 800570e:	0852      	lsrs	r2, r2, #1
 8005710:	1810      	adds	r0, r2, r0
 8005712:	e7e0      	b.n	80056d6 <find_volume.isra.0+0x1b6>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005714:	0035      	movs	r5, r6
 8005716:	e724      	b.n	8005562 <find_volume.isra.0+0x42>
 8005718:	20000614 	.word	0x20000614
 800571c:	00000226 	.word	0x00000226
 8005720:	00000ff5 	.word	0x00000ff5
 8005724:	0000fff5 	.word	0x0000fff5
 8005728:	000001ff 	.word	0x000001ff
 800572c:	20000618 	.word	0x20000618

08005730 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005732:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8005734:	a803      	add	r0, sp, #12
{
 8005736:	0014      	movs	r4, r2
 8005738:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 800573a:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 800573c:	f7ff fe8a 	bl	8005454 <get_ldnumber>
 8005740:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 8005742:	200b      	movs	r0, #11
 8005744:	2b00      	cmp	r3, #0
 8005746:	db15      	blt.n	8005774 <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005748:	490b      	ldr	r1, [pc, #44]	; (8005778 <f_mount+0x48>)
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	585a      	ldr	r2, [r3, r1]

	if (cfs) {
 800574e:	2a00      	cmp	r2, #0
 8005750:	d001      	beq.n	8005756 <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8005752:	2000      	movs	r0, #0
 8005754:	7010      	strb	r0, [r2, #0]
	}

	if (fs) {
 8005756:	9a01      	ldr	r2, [sp, #4]
 8005758:	2a00      	cmp	r2, #0
 800575a:	d001      	beq.n	8005760 <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 800575c:	2000      	movs	r0, #0
 800575e:	7010      	strb	r0, [r2, #0]
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005760:	1e10      	subs	r0, r2, #0
	FatFs[vol] = fs;					/* Register new fs object */
 8005762:	50ca      	str	r2, [r1, r3]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8005764:	d006      	beq.n	8005774 <f_mount+0x44>
 8005766:	2000      	movs	r0, #0
 8005768:	2c01      	cmp	r4, #1
 800576a:	d103      	bne.n	8005774 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 800576c:	4669      	mov	r1, sp
 800576e:	a801      	add	r0, sp, #4
 8005770:	f7ff fed6 	bl	8005520 <find_volume.isra.0>
	LEAVE_FF(fs, res);
}
 8005774:	b004      	add	sp, #16
 8005776:	bd10      	pop	{r4, pc}
 8005778:	20000614 	.word	0x20000614

0800577c <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 800577c:	b510      	push	{r4, lr}
/***************************************/
   /**
  */

  tsl_user_Init();
 800577e:	f000 f803 	bl	8005788 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8005782:	bd10      	pop	{r4, pc}

08005784 <MyTKeys_OffStateProcess>:
 8005784:	4770      	bx	lr

08005786 <MyTKeys_ErrorStateProcess>:
 8005786:	4770      	bx	lr

08005788 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8005788:	b510      	push	{r4, lr}
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 800578a:	4803      	ldr	r0, [pc, #12]	; (8005798 <tsl_user_Init+0x10>)
 800578c:	f7ff f872 	bl	8004874 <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 8005790:	4802      	ldr	r0, [pc, #8]	; (800579c <tsl_user_Init+0x14>)
 8005792:	f7fe fe43 	bl	800441c <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
}
 8005796:	bd10      	pop	{r4, pc}
 8005798:	20000004 	.word	0x20000004
 800579c:	08005c04 	.word	0x08005c04

080057a0 <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 80057a0:	b570      	push	{r4, r5, r6, lr}
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;

  /* Configure and start bank acquisition */
  if (!config_done)
 80057a2:	4e1c      	ldr	r6, [pc, #112]	; (8005814 <tsl_user_Exec+0x74>)
 80057a4:	4c1c      	ldr	r4, [pc, #112]	; (8005818 <tsl_user_Exec+0x78>)
 80057a6:	6833      	ldr	r3, [r6, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d107      	bne.n	80057bc <tsl_user_Exec+0x1c>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	b2d8      	uxtb	r0, r3
 80057b0:	f7fe feee 	bl	8004590 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 80057b4:	f7fe ff4c 	bl	8004650 <TSL_acq_BankStartAcq>
    config_done = 1;
 80057b8:	2301      	movs	r3, #1
 80057ba:	6033      	str	r3, [r6, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 80057bc:	f7fe ff22 	bl	8004604 <TSL_acq_BankWaitEOC>
 80057c0:	1e05      	subs	r5, r0, #0
 80057c2:	d109      	bne.n	80057d8 <tsl_user_Exec+0x38>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 80057c4:	6823      	ldr	r3, [r4, #0]
 80057c6:	002a      	movs	r2, r5
 80057c8:	b2d8      	uxtb	r0, r3
 80057ca:	0029      	movs	r1, r5
 80057cc:	f7fe fe3e 	bl	800444c <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 80057d0:	6823      	ldr	r3, [r4, #0]
    config_done = 0;
 80057d2:	6035      	str	r5, [r6, #0]
    idx_bank++; /* Next bank */
 80057d4:	3301      	adds	r3, #1
 80057d6:	6023      	str	r3, [r4, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 80057d8:	6823      	ldr	r3, [r4, #0]
 80057da:	2000      	movs	r0, #0
 80057dc:	2b01      	cmp	r3, #1
 80057de:	d917      	bls.n	8005810 <tsl_user_Exec+0x70>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 80057e0:	6020      	str	r0, [r4, #0]
    config_done = 0;

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 80057e2:	4c0e      	ldr	r4, [pc, #56]	; (800581c <tsl_user_Exec+0x7c>)
    config_done = 0;
 80057e4:	6030      	str	r0, [r6, #0]
    TSL_obj_GroupProcess(&MyObjGroup);
 80057e6:	0020      	movs	r0, r4
 80057e8:	f7ff f872 	bl	80048d0 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 80057ec:	0020      	movs	r0, r4
 80057ee:	f7fe ff45 	bl	800467c <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80057f2:	20fa      	movs	r0, #250	; 0xfa
 80057f4:	490a      	ldr	r1, [pc, #40]	; (8005820 <tsl_user_Exec+0x80>)
 80057f6:	0040      	lsls	r0, r0, #1
 80057f8:	f7ff f8b4 	bl	8004964 <TSL_tim_CheckDelay_ms>
 80057fc:	0003      	movs	r3, r0
        status = TSL_USER_STATUS_OK_ECS_OFF;
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 80057fe:	2001      	movs	r0, #1
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 8005800:	2b00      	cmp	r3, #0
 8005802:	d105      	bne.n	8005810 <tsl_user_Exec+0x70>
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 8005804:	0020      	movs	r0, r4
 8005806:	f7fe ffeb 	bl	80047e0 <TSL_ecs_Process>
        status = TSL_USER_STATUS_OK_ECS_OFF;
 800580a:	1e43      	subs	r3, r0, #1
 800580c:	4198      	sbcs	r0, r3
 800580e:	3002      	adds	r0, #2

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
}
 8005810:	bd70      	pop	{r4, r5, r6, pc}
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	2000061c 	.word	0x2000061c
 8005818:	20000620 	.word	0x20000620
 800581c:	20000004 	.word	0x20000004
 8005820:	20000682 	.word	0x20000682

08005824 <_ZdlPv>:
 8005824:	b510      	push	{r4, lr}
 8005826:	f000 f85b 	bl	80058e0 <free>
 800582a:	bd10      	pop	{r4, pc}

0800582c <_Znwj>:
 800582c:	b510      	push	{r4, lr}
 800582e:	1e04      	subs	r4, r0, #0
 8005830:	d100      	bne.n	8005834 <_Znwj+0x8>
 8005832:	3401      	adds	r4, #1
 8005834:	0020      	movs	r0, r4
 8005836:	f000 f849 	bl	80058cc <malloc>
 800583a:	2800      	cmp	r0, #0
 800583c:	d107      	bne.n	800584e <_Znwj+0x22>
 800583e:	f000 f80d 	bl	800585c <_ZSt15get_new_handlerv>
 8005842:	2800      	cmp	r0, #0
 8005844:	d101      	bne.n	800584a <_Znwj+0x1e>
 8005846:	f000 f80f 	bl	8005868 <abort>
 800584a:	4780      	blx	r0
 800584c:	e7f2      	b.n	8005834 <_Znwj+0x8>
 800584e:	bd10      	pop	{r4, pc}

08005850 <_ZSt17__throw_bad_allocv>:
 8005850:	b510      	push	{r4, lr}
 8005852:	f000 f809 	bl	8005868 <abort>

08005856 <_ZSt20__throw_length_errorPKc>:
 8005856:	b510      	push	{r4, lr}
 8005858:	f000 f806 	bl	8005868 <abort>

0800585c <_ZSt15get_new_handlerv>:
 800585c:	4b01      	ldr	r3, [pc, #4]	; (8005864 <_ZSt15get_new_handlerv+0x8>)
 800585e:	6818      	ldr	r0, [r3, #0]
 8005860:	4770      	bx	lr
 8005862:	46c0      	nop			; (mov r8, r8)
 8005864:	20000624 	.word	0x20000624

08005868 <abort>:
 8005868:	2006      	movs	r0, #6
 800586a:	b510      	push	{r4, lr}
 800586c:	f000 f94a 	bl	8005b04 <raise>
 8005870:	2001      	movs	r0, #1
 8005872:	f7fd f863 	bl	800293c <_exit>
	...

08005878 <__errno>:
 8005878:	4b01      	ldr	r3, [pc, #4]	; (8005880 <__errno+0x8>)
 800587a:	6818      	ldr	r0, [r3, #0]
 800587c:	4770      	bx	lr
 800587e:	46c0      	nop			; (mov r8, r8)
 8005880:	20000024 	.word	0x20000024

08005884 <__libc_init_array>:
 8005884:	b570      	push	{r4, r5, r6, lr}
 8005886:	2600      	movs	r6, #0
 8005888:	4d0c      	ldr	r5, [pc, #48]	; (80058bc <__libc_init_array+0x38>)
 800588a:	4c0d      	ldr	r4, [pc, #52]	; (80058c0 <__libc_init_array+0x3c>)
 800588c:	1b64      	subs	r4, r4, r5
 800588e:	10a4      	asrs	r4, r4, #2
 8005890:	42a6      	cmp	r6, r4
 8005892:	d109      	bne.n	80058a8 <__libc_init_array+0x24>
 8005894:	2600      	movs	r6, #0
 8005896:	f000 f967 	bl	8005b68 <_init>
 800589a:	4d0a      	ldr	r5, [pc, #40]	; (80058c4 <__libc_init_array+0x40>)
 800589c:	4c0a      	ldr	r4, [pc, #40]	; (80058c8 <__libc_init_array+0x44>)
 800589e:	1b64      	subs	r4, r4, r5
 80058a0:	10a4      	asrs	r4, r4, #2
 80058a2:	42a6      	cmp	r6, r4
 80058a4:	d105      	bne.n	80058b2 <__libc_init_array+0x2e>
 80058a6:	bd70      	pop	{r4, r5, r6, pc}
 80058a8:	00b3      	lsls	r3, r6, #2
 80058aa:	58eb      	ldr	r3, [r5, r3]
 80058ac:	4798      	blx	r3
 80058ae:	3601      	adds	r6, #1
 80058b0:	e7ee      	b.n	8005890 <__libc_init_array+0xc>
 80058b2:	00b3      	lsls	r3, r6, #2
 80058b4:	58eb      	ldr	r3, [r5, r3]
 80058b6:	4798      	blx	r3
 80058b8:	3601      	adds	r6, #1
 80058ba:	e7f2      	b.n	80058a2 <__libc_init_array+0x1e>
 80058bc:	08005d20 	.word	0x08005d20
 80058c0:	08005d20 	.word	0x08005d20
 80058c4:	08005d20 	.word	0x08005d20
 80058c8:	08005d28 	.word	0x08005d28

080058cc <malloc>:
 80058cc:	b510      	push	{r4, lr}
 80058ce:	4b03      	ldr	r3, [pc, #12]	; (80058dc <malloc+0x10>)
 80058d0:	0001      	movs	r1, r0
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	f000 f87c 	bl	80059d0 <_malloc_r>
 80058d8:	bd10      	pop	{r4, pc}
 80058da:	46c0      	nop			; (mov r8, r8)
 80058dc:	20000024 	.word	0x20000024

080058e0 <free>:
 80058e0:	b510      	push	{r4, lr}
 80058e2:	4b03      	ldr	r3, [pc, #12]	; (80058f0 <free+0x10>)
 80058e4:	0001      	movs	r1, r0
 80058e6:	6818      	ldr	r0, [r3, #0]
 80058e8:	f000 f828 	bl	800593c <_free_r>
 80058ec:	bd10      	pop	{r4, pc}
 80058ee:	46c0      	nop			; (mov r8, r8)
 80058f0:	20000024 	.word	0x20000024

080058f4 <memcpy>:
 80058f4:	2300      	movs	r3, #0
 80058f6:	b510      	push	{r4, lr}
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d100      	bne.n	80058fe <memcpy+0xa>
 80058fc:	bd10      	pop	{r4, pc}
 80058fe:	5ccc      	ldrb	r4, [r1, r3]
 8005900:	54c4      	strb	r4, [r0, r3]
 8005902:	3301      	adds	r3, #1
 8005904:	e7f8      	b.n	80058f8 <memcpy+0x4>

08005906 <memmove>:
 8005906:	b510      	push	{r4, lr}
 8005908:	4288      	cmp	r0, r1
 800590a:	d902      	bls.n	8005912 <memmove+0xc>
 800590c:	188b      	adds	r3, r1, r2
 800590e:	4298      	cmp	r0, r3
 8005910:	d303      	bcc.n	800591a <memmove+0x14>
 8005912:	2300      	movs	r3, #0
 8005914:	e007      	b.n	8005926 <memmove+0x20>
 8005916:	5c8b      	ldrb	r3, [r1, r2]
 8005918:	5483      	strb	r3, [r0, r2]
 800591a:	3a01      	subs	r2, #1
 800591c:	d2fb      	bcs.n	8005916 <memmove+0x10>
 800591e:	bd10      	pop	{r4, pc}
 8005920:	5ccc      	ldrb	r4, [r1, r3]
 8005922:	54c4      	strb	r4, [r0, r3]
 8005924:	3301      	adds	r3, #1
 8005926:	429a      	cmp	r2, r3
 8005928:	d1fa      	bne.n	8005920 <memmove+0x1a>
 800592a:	e7f8      	b.n	800591e <memmove+0x18>

0800592c <memset>:
 800592c:	0003      	movs	r3, r0
 800592e:	1882      	adds	r2, r0, r2
 8005930:	4293      	cmp	r3, r2
 8005932:	d100      	bne.n	8005936 <memset+0xa>
 8005934:	4770      	bx	lr
 8005936:	7019      	strb	r1, [r3, #0]
 8005938:	3301      	adds	r3, #1
 800593a:	e7f9      	b.n	8005930 <memset+0x4>

0800593c <_free_r>:
 800593c:	b570      	push	{r4, r5, r6, lr}
 800593e:	0005      	movs	r5, r0
 8005940:	2900      	cmp	r1, #0
 8005942:	d010      	beq.n	8005966 <_free_r+0x2a>
 8005944:	1f0c      	subs	r4, r1, #4
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	2b00      	cmp	r3, #0
 800594a:	da00      	bge.n	800594e <_free_r+0x12>
 800594c:	18e4      	adds	r4, r4, r3
 800594e:	0028      	movs	r0, r5
 8005950:	f000 f8f8 	bl	8005b44 <__malloc_lock>
 8005954:	4a1d      	ldr	r2, [pc, #116]	; (80059cc <_free_r+0x90>)
 8005956:	6813      	ldr	r3, [r2, #0]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d105      	bne.n	8005968 <_free_r+0x2c>
 800595c:	6063      	str	r3, [r4, #4]
 800595e:	6014      	str	r4, [r2, #0]
 8005960:	0028      	movs	r0, r5
 8005962:	f000 f8f7 	bl	8005b54 <__malloc_unlock>
 8005966:	bd70      	pop	{r4, r5, r6, pc}
 8005968:	42a3      	cmp	r3, r4
 800596a:	d908      	bls.n	800597e <_free_r+0x42>
 800596c:	6821      	ldr	r1, [r4, #0]
 800596e:	1860      	adds	r0, r4, r1
 8005970:	4283      	cmp	r3, r0
 8005972:	d1f3      	bne.n	800595c <_free_r+0x20>
 8005974:	6818      	ldr	r0, [r3, #0]
 8005976:	685b      	ldr	r3, [r3, #4]
 8005978:	1841      	adds	r1, r0, r1
 800597a:	6021      	str	r1, [r4, #0]
 800597c:	e7ee      	b.n	800595c <_free_r+0x20>
 800597e:	001a      	movs	r2, r3
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d001      	beq.n	800598a <_free_r+0x4e>
 8005986:	42a3      	cmp	r3, r4
 8005988:	d9f9      	bls.n	800597e <_free_r+0x42>
 800598a:	6811      	ldr	r1, [r2, #0]
 800598c:	1850      	adds	r0, r2, r1
 800598e:	42a0      	cmp	r0, r4
 8005990:	d10b      	bne.n	80059aa <_free_r+0x6e>
 8005992:	6820      	ldr	r0, [r4, #0]
 8005994:	1809      	adds	r1, r1, r0
 8005996:	1850      	adds	r0, r2, r1
 8005998:	6011      	str	r1, [r2, #0]
 800599a:	4283      	cmp	r3, r0
 800599c:	d1e0      	bne.n	8005960 <_free_r+0x24>
 800599e:	6818      	ldr	r0, [r3, #0]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	1841      	adds	r1, r0, r1
 80059a4:	6011      	str	r1, [r2, #0]
 80059a6:	6053      	str	r3, [r2, #4]
 80059a8:	e7da      	b.n	8005960 <_free_r+0x24>
 80059aa:	42a0      	cmp	r0, r4
 80059ac:	d902      	bls.n	80059b4 <_free_r+0x78>
 80059ae:	230c      	movs	r3, #12
 80059b0:	602b      	str	r3, [r5, #0]
 80059b2:	e7d5      	b.n	8005960 <_free_r+0x24>
 80059b4:	6821      	ldr	r1, [r4, #0]
 80059b6:	1860      	adds	r0, r4, r1
 80059b8:	4283      	cmp	r3, r0
 80059ba:	d103      	bne.n	80059c4 <_free_r+0x88>
 80059bc:	6818      	ldr	r0, [r3, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	1841      	adds	r1, r0, r1
 80059c2:	6021      	str	r1, [r4, #0]
 80059c4:	6063      	str	r3, [r4, #4]
 80059c6:	6054      	str	r4, [r2, #4]
 80059c8:	e7ca      	b.n	8005960 <_free_r+0x24>
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	20000628 	.word	0x20000628

080059d0 <_malloc_r>:
 80059d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059d2:	2303      	movs	r3, #3
 80059d4:	1ccd      	adds	r5, r1, #3
 80059d6:	439d      	bics	r5, r3
 80059d8:	3508      	adds	r5, #8
 80059da:	0006      	movs	r6, r0
 80059dc:	2d0c      	cmp	r5, #12
 80059de:	d21f      	bcs.n	8005a20 <_malloc_r+0x50>
 80059e0:	250c      	movs	r5, #12
 80059e2:	42a9      	cmp	r1, r5
 80059e4:	d81e      	bhi.n	8005a24 <_malloc_r+0x54>
 80059e6:	0030      	movs	r0, r6
 80059e8:	f000 f8ac 	bl	8005b44 <__malloc_lock>
 80059ec:	4925      	ldr	r1, [pc, #148]	; (8005a84 <_malloc_r+0xb4>)
 80059ee:	680a      	ldr	r2, [r1, #0]
 80059f0:	0014      	movs	r4, r2
 80059f2:	2c00      	cmp	r4, #0
 80059f4:	d11a      	bne.n	8005a2c <_malloc_r+0x5c>
 80059f6:	4f24      	ldr	r7, [pc, #144]	; (8005a88 <_malloc_r+0xb8>)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d104      	bne.n	8005a08 <_malloc_r+0x38>
 80059fe:	0021      	movs	r1, r4
 8005a00:	0030      	movs	r0, r6
 8005a02:	f000 f843 	bl	8005a8c <_sbrk_r>
 8005a06:	6038      	str	r0, [r7, #0]
 8005a08:	0029      	movs	r1, r5
 8005a0a:	0030      	movs	r0, r6
 8005a0c:	f000 f83e 	bl	8005a8c <_sbrk_r>
 8005a10:	1c43      	adds	r3, r0, #1
 8005a12:	d12b      	bne.n	8005a6c <_malloc_r+0x9c>
 8005a14:	230c      	movs	r3, #12
 8005a16:	0030      	movs	r0, r6
 8005a18:	6033      	str	r3, [r6, #0]
 8005a1a:	f000 f89b 	bl	8005b54 <__malloc_unlock>
 8005a1e:	e003      	b.n	8005a28 <_malloc_r+0x58>
 8005a20:	2d00      	cmp	r5, #0
 8005a22:	dade      	bge.n	80059e2 <_malloc_r+0x12>
 8005a24:	230c      	movs	r3, #12
 8005a26:	6033      	str	r3, [r6, #0]
 8005a28:	2000      	movs	r0, #0
 8005a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a2c:	6823      	ldr	r3, [r4, #0]
 8005a2e:	1b5b      	subs	r3, r3, r5
 8005a30:	d419      	bmi.n	8005a66 <_malloc_r+0x96>
 8005a32:	2b0b      	cmp	r3, #11
 8005a34:	d903      	bls.n	8005a3e <_malloc_r+0x6e>
 8005a36:	6023      	str	r3, [r4, #0]
 8005a38:	18e4      	adds	r4, r4, r3
 8005a3a:	6025      	str	r5, [r4, #0]
 8005a3c:	e003      	b.n	8005a46 <_malloc_r+0x76>
 8005a3e:	6863      	ldr	r3, [r4, #4]
 8005a40:	42a2      	cmp	r2, r4
 8005a42:	d10e      	bne.n	8005a62 <_malloc_r+0x92>
 8005a44:	600b      	str	r3, [r1, #0]
 8005a46:	0030      	movs	r0, r6
 8005a48:	f000 f884 	bl	8005b54 <__malloc_unlock>
 8005a4c:	0020      	movs	r0, r4
 8005a4e:	2207      	movs	r2, #7
 8005a50:	300b      	adds	r0, #11
 8005a52:	1d23      	adds	r3, r4, #4
 8005a54:	4390      	bics	r0, r2
 8005a56:	1ac2      	subs	r2, r0, r3
 8005a58:	4298      	cmp	r0, r3
 8005a5a:	d0e6      	beq.n	8005a2a <_malloc_r+0x5a>
 8005a5c:	1a1b      	subs	r3, r3, r0
 8005a5e:	50a3      	str	r3, [r4, r2]
 8005a60:	e7e3      	b.n	8005a2a <_malloc_r+0x5a>
 8005a62:	6053      	str	r3, [r2, #4]
 8005a64:	e7ef      	b.n	8005a46 <_malloc_r+0x76>
 8005a66:	0022      	movs	r2, r4
 8005a68:	6864      	ldr	r4, [r4, #4]
 8005a6a:	e7c2      	b.n	80059f2 <_malloc_r+0x22>
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	1cc4      	adds	r4, r0, #3
 8005a70:	439c      	bics	r4, r3
 8005a72:	42a0      	cmp	r0, r4
 8005a74:	d0e1      	beq.n	8005a3a <_malloc_r+0x6a>
 8005a76:	1a21      	subs	r1, r4, r0
 8005a78:	0030      	movs	r0, r6
 8005a7a:	f000 f807 	bl	8005a8c <_sbrk_r>
 8005a7e:	1c43      	adds	r3, r0, #1
 8005a80:	d1db      	bne.n	8005a3a <_malloc_r+0x6a>
 8005a82:	e7c7      	b.n	8005a14 <_malloc_r+0x44>
 8005a84:	20000628 	.word	0x20000628
 8005a88:	2000062c 	.word	0x2000062c

08005a8c <_sbrk_r>:
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	b570      	push	{r4, r5, r6, lr}
 8005a90:	4d06      	ldr	r5, [pc, #24]	; (8005aac <_sbrk_r+0x20>)
 8005a92:	0004      	movs	r4, r0
 8005a94:	0008      	movs	r0, r1
 8005a96:	602b      	str	r3, [r5, #0]
 8005a98:	f7fc ff56 	bl	8002948 <_sbrk>
 8005a9c:	1c43      	adds	r3, r0, #1
 8005a9e:	d103      	bne.n	8005aa8 <_sbrk_r+0x1c>
 8005aa0:	682b      	ldr	r3, [r5, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d000      	beq.n	8005aa8 <_sbrk_r+0x1c>
 8005aa6:	6023      	str	r3, [r4, #0]
 8005aa8:	bd70      	pop	{r4, r5, r6, pc}
 8005aaa:	46c0      	nop			; (mov r8, r8)
 8005aac:	2000068c 	.word	0x2000068c

08005ab0 <_raise_r>:
 8005ab0:	b570      	push	{r4, r5, r6, lr}
 8005ab2:	0004      	movs	r4, r0
 8005ab4:	000d      	movs	r5, r1
 8005ab6:	291f      	cmp	r1, #31
 8005ab8:	d904      	bls.n	8005ac4 <_raise_r+0x14>
 8005aba:	2316      	movs	r3, #22
 8005abc:	6003      	str	r3, [r0, #0]
 8005abe:	2001      	movs	r0, #1
 8005ac0:	4240      	negs	r0, r0
 8005ac2:	bd70      	pop	{r4, r5, r6, pc}
 8005ac4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d004      	beq.n	8005ad4 <_raise_r+0x24>
 8005aca:	008a      	lsls	r2, r1, #2
 8005acc:	189b      	adds	r3, r3, r2
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	2a00      	cmp	r2, #0
 8005ad2:	d108      	bne.n	8005ae6 <_raise_r+0x36>
 8005ad4:	0020      	movs	r0, r4
 8005ad6:	f000 f831 	bl	8005b3c <_getpid_r>
 8005ada:	002a      	movs	r2, r5
 8005adc:	0001      	movs	r1, r0
 8005ade:	0020      	movs	r0, r4
 8005ae0:	f000 f81a 	bl	8005b18 <_kill_r>
 8005ae4:	e7ed      	b.n	8005ac2 <_raise_r+0x12>
 8005ae6:	2000      	movs	r0, #0
 8005ae8:	2a01      	cmp	r2, #1
 8005aea:	d0ea      	beq.n	8005ac2 <_raise_r+0x12>
 8005aec:	1c51      	adds	r1, r2, #1
 8005aee:	d103      	bne.n	8005af8 <_raise_r+0x48>
 8005af0:	2316      	movs	r3, #22
 8005af2:	3001      	adds	r0, #1
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	e7e4      	b.n	8005ac2 <_raise_r+0x12>
 8005af8:	2400      	movs	r4, #0
 8005afa:	0028      	movs	r0, r5
 8005afc:	601c      	str	r4, [r3, #0]
 8005afe:	4790      	blx	r2
 8005b00:	0020      	movs	r0, r4
 8005b02:	e7de      	b.n	8005ac2 <_raise_r+0x12>

08005b04 <raise>:
 8005b04:	b510      	push	{r4, lr}
 8005b06:	4b03      	ldr	r3, [pc, #12]	; (8005b14 <raise+0x10>)
 8005b08:	0001      	movs	r1, r0
 8005b0a:	6818      	ldr	r0, [r3, #0]
 8005b0c:	f7ff ffd0 	bl	8005ab0 <_raise_r>
 8005b10:	bd10      	pop	{r4, pc}
 8005b12:	46c0      	nop			; (mov r8, r8)
 8005b14:	20000024 	.word	0x20000024

08005b18 <_kill_r>:
 8005b18:	2300      	movs	r3, #0
 8005b1a:	b570      	push	{r4, r5, r6, lr}
 8005b1c:	4d06      	ldr	r5, [pc, #24]	; (8005b38 <_kill_r+0x20>)
 8005b1e:	0004      	movs	r4, r0
 8005b20:	0008      	movs	r0, r1
 8005b22:	0011      	movs	r1, r2
 8005b24:	602b      	str	r3, [r5, #0]
 8005b26:	f7fc ff01 	bl	800292c <_kill>
 8005b2a:	1c43      	adds	r3, r0, #1
 8005b2c:	d103      	bne.n	8005b36 <_kill_r+0x1e>
 8005b2e:	682b      	ldr	r3, [r5, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d000      	beq.n	8005b36 <_kill_r+0x1e>
 8005b34:	6023      	str	r3, [r4, #0]
 8005b36:	bd70      	pop	{r4, r5, r6, pc}
 8005b38:	2000068c 	.word	0x2000068c

08005b3c <_getpid_r>:
 8005b3c:	b510      	push	{r4, lr}
 8005b3e:	f7fc fef3 	bl	8002928 <_getpid>
 8005b42:	bd10      	pop	{r4, pc}

08005b44 <__malloc_lock>:
 8005b44:	b510      	push	{r4, lr}
 8005b46:	4802      	ldr	r0, [pc, #8]	; (8005b50 <__malloc_lock+0xc>)
 8005b48:	f000 f80c 	bl	8005b64 <__retarget_lock_acquire_recursive>
 8005b4c:	bd10      	pop	{r4, pc}
 8005b4e:	46c0      	nop			; (mov r8, r8)
 8005b50:	20000694 	.word	0x20000694

08005b54 <__malloc_unlock>:
 8005b54:	b510      	push	{r4, lr}
 8005b56:	4802      	ldr	r0, [pc, #8]	; (8005b60 <__malloc_unlock+0xc>)
 8005b58:	f000 f805 	bl	8005b66 <__retarget_lock_release_recursive>
 8005b5c:	bd10      	pop	{r4, pc}
 8005b5e:	46c0      	nop			; (mov r8, r8)
 8005b60:	20000694 	.word	0x20000694

08005b64 <__retarget_lock_acquire_recursive>:
 8005b64:	4770      	bx	lr

08005b66 <__retarget_lock_release_recursive>:
 8005b66:	4770      	bx	lr

08005b68 <_init>:
 8005b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6a:	46c0      	nop			; (mov r8, r8)
 8005b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b6e:	bc08      	pop	{r3}
 8005b70:	469e      	mov	lr, r3
 8005b72:	4770      	bx	lr

08005b74 <_fini>:
 8005b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b7a:	bc08      	pop	{r3}
 8005b7c:	469e      	mov	lr, r3
 8005b7e:	4770      	bx	lr
