set ::env(PROJECT_NAME) cpu6502_true_cycle
set ::env(DESIGN_TOP) R6502_TC
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/cpu6502_true_cycle/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/cpu6502_true_cycle/rtl/r6502_tc.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
