<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nouveau_mem.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nouveau_mem.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) The Weather Channel, Inc.  2002.  All Rights Reserved.</span>
<span class="cm"> * Copyright 2005 Stephane Marchesin</span>
<span class="cm"> *</span>
<span class="cm"> * The Weather Channel (TM) funded Tungsten Graphics to develop the</span>
<span class="cm"> * initial release of the Radeon 8500 driver under the XFree86 license.</span>
<span class="cm"> * This notice must be preserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE AUTHORS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Ben Skeggs &lt;bskeggs@redhat.com&gt;</span>
<span class="cm"> *    Roy Spliet &lt;r.spliet@student.tudelft.nl&gt;</span>
<span class="cm"> */</span>


<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;drm_sarea.h&quot;</span>

<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_pm.h&quot;</span>
<span class="cp">#include &quot;nouveau_mm.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_fence.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * NV10-NV40 tiling helpers</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv10_mem_update_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span>
			    <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="n">tile</span> <span class="o">-</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">save</span><span class="p">;</span>

	<span class="n">nouveau_fence_unref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tile</span><span class="o">-&gt;</span><span class="n">fence</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">)</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">free_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pitch</span><span class="p">)</span>
		<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">init_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">pitch</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">save</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv04_fifo_cache_pull</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">pfb</span><span class="o">-&gt;</span><span class="n">set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">NVOBJ_ENGINE_NR</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">j</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">set_tile_region</span><span class="p">)</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">j</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">set_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">nv04_fifo_cache_pull</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span>
<span class="nf">nv10_mem_get_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tile</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="o">!</span><span class="n">tile</span><span class="o">-&gt;</span><span class="n">fence</span> <span class="o">||</span> <span class="n">nouveau_fence_done</span><span class="p">(</span><span class="n">tile</span><span class="o">-&gt;</span><span class="n">fence</span><span class="p">)))</span>
		<span class="n">tile</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tile</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">tile</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv10_mem_put_tile_region</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">nouveau_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tile</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fence</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Mark it as pending. */</span>
			<span class="n">tile</span><span class="o">-&gt;</span><span class="n">fence</span> <span class="o">=</span> <span class="n">fence</span><span class="p">;</span>
			<span class="n">nouveau_fence_ref</span><span class="p">(</span><span class="n">fence</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">tile</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">tile</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span>
<span class="nf">nv10_mem_set_tiling</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span>
		    <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fb_engine</span> <span class="o">*</span><span class="n">pfb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">fb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_tile_reg</span> <span class="o">*</span><span class="n">tile</span><span class="p">,</span> <span class="o">*</span><span class="n">found</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pfb</span><span class="o">-&gt;</span><span class="n">num_tiles</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tile</span> <span class="o">=</span> <span class="n">nv10_mem_get_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pitch</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">found</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">found</span> <span class="o">=</span> <span class="n">tile</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tile</span> <span class="o">&amp;&amp;</span> <span class="n">tile</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Kill an unused tile region. */</span>
			<span class="n">nv10_mem_update_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tile</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">nv10_mem_put_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">tile</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">found</span><span class="p">)</span>
		<span class="n">nv10_mem_update_tile_region</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">found</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
					    <span class="n">pitch</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">found</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Cleanup everything</span>
<span class="cm"> */</span>
<span class="kt">void</span>
<span class="nf">nouveau_mem_vram_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">ttm_bo_device_release</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">bdev</span><span class="p">);</span>

	<span class="n">nouveau_ttm_global_release</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mtrr</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_mtrr_del</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mtrr</span><span class="p">,</span>
			     <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
			     <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span> <span class="n">DRM_MTRR_WC</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mtrr</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_mem_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nouveau_sgdma_takedown</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_core_has_AGP</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">drm_agp_mem</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="o">*</span><span class="n">tempe</span><span class="p">;</span>

		<span class="cm">/* Remove AGP resources, but leave dev-&gt;agp</span>
<span class="cm">		   intact until drv_cleanup is called. */</span>
		<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">tempe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">bound</span><span class="p">)</span>
				<span class="n">drm_unbind_agp</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">);</span>
			<span class="n">drm_free_agp</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">pages</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">acquired</span><span class="p">)</span>
			<span class="n">drm_agp_release</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">acquired</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bool</span>
<span class="nf">nouveau_mem_flags_valid</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">tile_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tile_flags</span> <span class="o">&amp;</span> <span class="n">NOUVEAU_GEM_TILE_LAYOUT_MASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if __OS_HAS_AGP</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span>
<span class="nf">get_agp_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * FW seems to be broken on nv18, it makes the card lock up</span>
<span class="cm">	 * randomly.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x18</span><span class="p">)</span>
		<span class="n">mode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_AGP_COMMAND_FW</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * AGP mode set in the command line.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_agpmode</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">agpv3</span> <span class="o">=</span> <span class="n">mode</span> <span class="o">&amp;</span> <span class="mh">0x8</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">agpv3</span> <span class="o">?</span> <span class="n">nouveau_agpmode</span> <span class="o">/</span> <span class="mi">4</span> <span class="o">:</span> <span class="n">nouveau_agpmode</span><span class="p">;</span>

		<span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">rate</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">mode</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_reset_agp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if __OS_HAS_AGP</span>
	<span class="kt">uint32_t</span> <span class="n">saved_pci_nv_1</span><span class="p">,</span> <span class="n">pmc_enable</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* First of all, disable fast writes, otherwise if it&#39;s</span>
<span class="cm">	 * already enabled in the AGP bridge and we disable the card&#39;s</span>
<span class="cm">	 * AGP controller we might be locking ourselves out of it. */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PBUS_PCI_NV_19</span><span class="p">)</span> <span class="o">|</span>
	     <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCI_AGP_COMMAND_FW</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">drm_agp_info</span> <span class="n">info</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">drm_agp_mode</span> <span class="n">mode</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_agp_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">mode</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">get_agp_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="p">.</span><span class="n">mode</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PCI_AGP_COMMAND_FW</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_agp_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">saved_pci_nv_1</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PBUS_PCI_NV_1</span><span class="p">);</span>

	<span class="cm">/* clear busmaster bit */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PBUS_PCI_NV_1</span><span class="p">,</span> <span class="n">saved_pci_nv_1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x4</span><span class="p">);</span>
	<span class="cm">/* disable AGP */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PBUS_PCI_NV_19</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* power cycle pgraph, if enabled */</span>
	<span class="n">pmc_enable</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmc_enable</span> <span class="o">&amp;</span> <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span>
				<span class="n">pmc_enable</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* and restore (gives effect of resetting AGP) */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PBUS_PCI_NV_1</span><span class="p">,</span> <span class="n">saved_pci_nv_1</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_init_agp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_agp_info</span> <span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_agp_mode</span> <span class="n">mode</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">acquired</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_agp_acquire</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to acquire AGP: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">nouveau_mem_reset_agp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_agp_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get AGP info: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* see agp.h for the AGPSTAT_* modes available */</span>
	<span class="n">mode</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">get_agp_mode</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="p">.</span><span class="n">mode</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_agp_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to enable AGP: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span>	<span class="o">=</span> <span class="n">NOUVEAU_GART_AGP</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span>	<span class="o">=</span> <span class="n">info</span><span class="p">.</span><span class="n">aperture_base</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span>	<span class="o">=</span> <span class="n">info</span><span class="p">.</span><span class="n">aperture_size</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">vram_types</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
<span class="p">}</span> <span class="n">vram_type_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_STOLEN</span> <span class="p">,</span> <span class="s">&quot;stolen system memory&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_SGRAM</span>  <span class="p">,</span> <span class="s">&quot;SGRAM&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_SDRAM</span>  <span class="p">,</span> <span class="s">&quot;SDRAM&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_DDR1</span>   <span class="p">,</span> <span class="s">&quot;DDR1&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_DDR2</span>   <span class="p">,</span> <span class="s">&quot;DDR2&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_DDR3</span>   <span class="p">,</span> <span class="s">&quot;DDR3&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_GDDR2</span>  <span class="p">,</span> <span class="s">&quot;GDDR2&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_GDDR3</span>  <span class="p">,</span> <span class="s">&quot;GDDR3&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_GDDR4</span>  <span class="p">,</span> <span class="s">&quot;GDDR4&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_GDDR5</span>  <span class="p">,</span> <span class="s">&quot;GDDR5&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV_MEM_TYPE_UNKNOWN</span><span class="p">,</span> <span class="s">&quot;unknown type&quot;</span> <span class="p">}</span>
<span class="p">};</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_vram_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="o">*</span><span class="n">bdev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">bdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">vram_types</span> <span class="o">*</span><span class="n">vram_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">dma_bits</span><span class="p">;</span>

	<span class="n">dma_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_dma_supported</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">40</span><span class="p">)))</span>
			<span class="n">dma_bits</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">pci_is_pcie</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span>  <span class="o">&gt;</span> <span class="mh">0x40</span> <span class="o">&amp;&amp;</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">!=</span> <span class="mh">0x45</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_dma_supported</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">39</span><span class="p">)))</span>
			<span class="n">dma_bits</span> <span class="o">=</span> <span class="mi">39</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="n">dma_bits</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="n">dma_bits</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Reset to default value. */</span>
		<span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="p">}</span>


	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ttm_global_init</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ttm_bo_device_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">bdev</span><span class="p">,</span>
				 <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">bo_global_ref</span><span class="p">.</span><span class="n">ref</span><span class="p">.</span><span class="n">object</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">nouveau_bo_driver</span><span class="p">,</span> <span class="n">DRM_FILE_PAGE_OFFSET</span><span class="p">,</span>
				 <span class="n">dma_bits</span> <span class="o">&lt;=</span> <span class="mi">32</span> <span class="o">?</span> <span class="nb">true</span> <span class="o">:</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error initialising bo driver: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">vram_type</span> <span class="o">=</span> <span class="n">vram_type_map</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">vram_type</span><span class="o">-&gt;</span><span class="n">value</span> <span class="o">!=</span> <span class="n">NV_MEM_TYPE_UNKNOWN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_vram_type</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcasecmp</span><span class="p">(</span><span class="n">nouveau_vram_type</span><span class="p">,</span> <span class="n">vram_type</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">=</span> <span class="n">vram_type</span><span class="o">-&gt;</span><span class="n">value</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">vram_type</span><span class="o">-&gt;</span><span class="n">value</span> <span class="o">==</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">vram_type</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Detected %dMiB VRAM (%s)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span> <span class="n">vram_type</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_sys_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Stolen system memory at: 0x%010llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_sys_base</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_size</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mappable_pages</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mappable_pages</span> <span class="o">&gt;</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mappable_pages</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mappable_pages</span> <span class="o">&gt;&gt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span> <span class="o">-=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_rsvd_vram</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_aper_free</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span><span class="p">;</span>

	<span class="cm">/* mappable vram */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ttm_bo_init_mm</span><span class="p">(</span><span class="n">bdev</span><span class="p">,</span> <span class="n">TTM_PL_VRAM</span><span class="p">,</span>
			     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed VRAM mm init: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&lt;</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_bo_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">256</span><span class="o">*</span><span class="mi">1024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TTM_PL_FLAG_VRAM</span><span class="p">,</span>
				     <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vga_ram</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_bo_pin</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vga_ram</span><span class="p">,</span>
					     <span class="n">TTM_PL_FLAG_VRAM</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to reserve VGA memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bo_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vga_ram</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_mtrr</span> <span class="o">=</span> <span class="n">drm_mtrr_add</span><span class="p">(</span><span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
					 <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">),</span>
					 <span class="n">DRM_MTRR_WC</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ttm_bo_device</span> <span class="o">*</span><span class="n">bdev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ttm</span><span class="p">.</span><span class="n">bdev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">NOUVEAU_GART_NONE</span><span class="p">;</span>

<span class="cp">#if !defined(__powerpc__) &amp;&amp; !defined(__ia64__)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">drm_pci_device_is_agp</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_agpmode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_init_agp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error initialising AGP: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">NOUVEAU_GART_NONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_sgdma_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error initialising PCI(E): %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%d MiB GART (aperture)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">int</span><span class="p">)(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">));</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_free</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ttm_bo_init_mm</span><span class="p">(</span><span class="n">bdev</span><span class="p">,</span> <span class="n">TTM_PL_TT</span><span class="p">,</span>
			     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed TT mm init: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv40_mem_timing_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRP</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRAS</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRFC</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRC</span><span class="p">);</span>

	<span class="cm">/* XXX: I don&#39;t trust the -1&#39;s and +1&#39;s... they must come</span>
<span class="cm">	 *      from somewhere! */</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
		    <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWTR</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x20200000</span> <span class="o">|</span>
		    <span class="p">((</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
		     <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRRD</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
		     <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDWR</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
		     <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDRD</span><span class="p">);</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Entry %d: 220: %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
		 <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv50_mem_timing_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bit_entry</span> <span class="n">P</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">unk18</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">unk20</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">unk21</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tmp7_3</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bit_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="sc">&#39;P&#39;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">min</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="mi">22</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">22</span>:
		<span class="n">unk21</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_21</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">21</span>:
		<span class="n">unk20</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_20</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">20</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">19</span>:
		<span class="n">unk18</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_18</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRP</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRAS</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRFC</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRC</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
				<span class="n">max</span><span class="p">(</span><span class="n">unk18</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWTR</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">+</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
		    <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRRD</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
		    <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDWR</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
		    <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDRD</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_13</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span>  <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_13</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRFC</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">max</span><span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDRD</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDWR</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRP</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">P</span><span class="p">.</span><span class="n">version</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x14</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
			    <span class="mh">0x16</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">;</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x33</span> <span class="o">-</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
			    <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
			    <span class="p">(</span><span class="mh">0x2e</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">);</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x4000202</span> <span class="o">|</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>

		<span class="cm">/* XXX: P.version == 1 only has DDR2 and GDDR3? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">==</span> <span class="n">NV_MEM_TYPE_DDR2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">4</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">|=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">2</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">5</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">));</span>

		<span class="cm">/* XXX: 0xb? 0x30? */</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x30</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">)</span><span class="o">|</span>
			    <span class="p">(</span><span class="mh">0xb</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
			    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">unk20</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="n">unk21</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

		<span class="cm">/* XXX: +6? */</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">+</span> <span class="mi">6</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x5a</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
			    <span class="p">(</span><span class="mi">6</span> <span class="o">-</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">+</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span>
			    <span class="p">(</span><span class="mh">0x50</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">);</span>

		<span class="n">tmp7_3</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp7_3</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">tmp7_3</span> <span class="o">-</span> <span class="mi">6</span> <span class="o">+</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			    <span class="mh">0x202</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Entry %d: 220: %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
		 <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;         230: %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">7</span><span class="p">]);</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;         240: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_mem_timing_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRP</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRAS</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span> <span class="o">|</span>
		     <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRFC</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tRC</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xff000000</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDWR</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRCDRD</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xff0000ff</span><span class="p">)</span> <span class="o">|</span>
		    <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWTR</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_20</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_21</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tUNK_13</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xfff00fff</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tRRD</span><span class="o">&amp;</span><span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Entry %d: 290: %08x %08x %08x %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
		 <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;         2a0: %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * MR generation methods</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_mem_ddr2_mr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_CL_DDR2_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tCL: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_WR_DDR2_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tWR: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid odt value, assuming disabled: %x&quot;</span><span class="p">,</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">);</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x100f</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x101fbb</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) MR: %08x&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">uint8_t</span> <span class="n">nv_mem_wr_lut_ddr3</span><span class="p">[</span><span class="n">NV_MEM_WR_DDR3_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_mem_ddr3_mr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">cl</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_CL_DDR3_MAX</span> <span class="o">||</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tCL: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_WR_DDR3_MAX</span> <span class="o">||</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tWR: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tCWL: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x180b</span><span class="p">)</span> <span class="o">|</span>
		   <span class="cm">/* CAS */</span>
		   <span class="p">(</span><span class="n">cl</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">cl</span> <span class="o">&amp;</span> <span class="mh">0x8</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">nv_mem_wr_lut_ddr3</span><span class="p">[</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">])</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x101dbb</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&amp;</span> <span class="mh">0x2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&amp;</span> <span class="mh">0x4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x20ffb7</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">-</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) MR: %08x %08x&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">uint8_t</span> <span class="n">nv_mem_cl_lut_gddr3</span><span class="p">[</span><span class="n">NV_MEM_CL_GDDR3_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">};</span>
<span class="kt">uint8_t</span> <span class="n">nv_mem_wr_lut_gddr3</span><span class="p">[</span><span class="n">NV_MEM_WR_GDDR3_MAX</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_mem_gddr3_mr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">drive_strength</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_CL_GDDR3_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tCL: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_WR_GDDR3_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tWR: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid odt value, assuming autocal: %x&quot;</span><span class="p">,</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">);</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xe0b</span><span class="p">)</span> <span class="o">|</span>
		   <span class="cm">/* CAS */</span>
		   <span class="p">((</span><span class="n">nv_mem_cl_lut_gddr3</span><span class="p">[</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">((</span><span class="n">nv_mem_cl_lut_gddr3</span><span class="p">[</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x8</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x100f40</span><span class="p">)</span> <span class="o">|</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">nv_mem_wr_lut_gddr3</span><span class="p">[</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) MR: %08x %08x %08x&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
		      <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_mem_gddr5_mr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">,</span> <span class="n">u8</span> <span class="n">len</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">drive_strength</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">RAM_FT1</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_CL_GDDR5_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tCL: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">&gt;=</span> <span class="n">NV_MEM_WR_GDDR5_MAX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid tWR: %u&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERANGE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_WARN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) Invalid odt value, assuming autocal: %x&quot;</span><span class="p">,</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span><span class="p">);</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x007</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">((</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tCL</span> <span class="o">-</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">((</span><span class="n">e</span><span class="o">-&gt;</span><span class="n">tWR</span> <span class="o">-</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">boot</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x1007f0</span><span class="p">)</span> <span class="o">|</span>
		   <span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%u) MR: %08x %08x&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_timing_calc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_engine</span> <span class="o">*</span><span class="n">pm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">pm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">boot</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pm</span><span class="o">-&gt;</span><span class="n">boot</span><span class="p">.</span><span class="n">timing</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="n">e</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="o">*</span><span class="n">ptr</span><span class="p">,</span> <span class="o">*</span><span class="n">ramcfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="n">nouveau_perf_timing</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ver</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ptr</span> <span class="o">||</span> <span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x00</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="o">*</span><span class="n">boot</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">e</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_pm_tbl_entry</span> <span class="o">*</span><span class="p">)</span><span class="n">ptr</span><span class="p">;</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="n">boot</span><span class="o">-&gt;</span><span class="n">tCWL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_40</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nv40_mem_timing_calc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_50</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nv50_mem_timing_calc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_C0</span>:
	<span class="k">case</span> <span class="n">NV_D0</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nvc0_mem_timing_calc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">*</span> <span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR3</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_gddr3_mr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR5</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_gddr5_mr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR2</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_ddr2_mr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR3</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_mem_ddr3_mr</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">e</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">boot</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ramcfg</span> <span class="o">=</span> <span class="n">nouveau_perf_ramcfg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ver</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ramcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">dll_off</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ver</span> <span class="o">==</span> <span class="mh">0x00</span><span class="p">)</span>
			<span class="n">dll_off</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">dll_off</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">ramcfg</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR3</span>:
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000040</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span>  <span class="mh">0x00000040</span> <span class="o">*</span> <span class="n">dll_off</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000001</span><span class="p">;</span>
			<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|=</span>  <span class="mh">0x00000001</span> <span class="o">*</span> <span class="n">dll_off</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_mem_timing_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timing_base</span><span class="p">,</span> <span class="n">timing_regs</span><span class="p">,</span> <span class="n">mr_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="mh">0xC0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">timing_base</span> <span class="o">=</span> <span class="mh">0x10f290</span><span class="p">;</span>
		<span class="n">mr_base</span> <span class="o">=</span> <span class="mh">0x10f300</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">timing_base</span> <span class="o">=</span> <span class="mh">0x100220</span><span class="p">;</span>
		<span class="n">mr_base</span> <span class="o">=</span> <span class="mh">0x1002c0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_50</span>:
		<span class="n">timing_regs</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_C0</span>:
	<span class="k">case</span> <span class="n">NV_D0</span>:
		<span class="n">timing_regs</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_30</span>:
	<span class="k">case</span> <span class="n">NV_40</span>:
		<span class="n">timing_regs</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">timing_regs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">timing_regs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">timing_base</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x04</span> <span class="o">*</span> <span class="n">i</span><span class="p">));</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&lt;</span> <span class="n">NV_C0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x100228</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&lt;=</span> <span class="n">NV_D0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">tCWL</span> <span class="o">=</span> <span class="p">((</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f294</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00000f80</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mr_base</span><span class="p">);</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mr_base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mr_base</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mr_base</span> <span class="o">+</span> <span class="mh">0x24</span><span class="p">);</span>

	<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR3</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x200</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR2</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">|=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span> <span class="o">|</span>
			  <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR3</span>:
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR5</span>:
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">drive_strength</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="n">t</span><span class="o">-&gt;</span><span class="n">odt</span> <span class="o">=</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0c</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_exec</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span>
		 <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_memtiming</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tMRD</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">,</span> <span class="n">tCKSRE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tCKSRX</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tXS</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tDLLK</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="p">};</span>
	<span class="n">u32</span> <span class="n">mr1_dlloff</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR2</span>:
		<span class="n">tDLLK</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">;</span>
		<span class="n">mr1_dlloff</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR3</span>:
		<span class="n">tDLLK</span> <span class="o">=</span> <span class="mi">12000</span><span class="p">;</span>
		<span class="n">tCKSRE</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">;</span>
		<span class="n">tXS</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
		<span class="n">mr1_dlloff</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR3</span>:
		<span class="n">tDLLK</span> <span class="o">=</span> <span class="mi">40000</span><span class="p">;</span>
		<span class="n">mr1_dlloff</span> <span class="o">=</span> <span class="mh">0x00000040</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot reclock unsupported memtype</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* fetch current MRs */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_GDDR3</span>:
	<span class="k">case</span> <span class="n">NV_MEM_TYPE_DDR3</span>:
		<span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrg</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrg</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrg</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* DLL &#39;on&#39; -&gt; DLL &#39;off&#39; mode, disable before entering self-refresh  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mr1_dlloff</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mr1_dlloff</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">precharge</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="n">mr1_dlloff</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* enter self-refresh mode */</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">precharge</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh_auto</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh_self</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tCKSRE</span><span class="p">);</span>

	<span class="cm">/* modify input clock frequency */</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">clock_set</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>

	<span class="cm">/* exit self-refresh mode */</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tCKSRX</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">precharge</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh_self</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">refresh_auto</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tXS</span><span class="p">);</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tXS</span><span class="p">);</span>

	<span class="cm">/* update MRs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">!=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">!=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="cm">/* need to keep DLL off until later, at least on GDDR3 */</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mr1_dlloff</span><span class="p">));</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* update PFB timing registers */</span>
	<span class="n">exec</span><span class="o">-&gt;</span><span class="n">timing_set</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>

	<span class="cm">/* DLL (enable + ) reset */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mr1_dlloff</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mr1_dlloff</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
			<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="mh">0x00000100</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">mrs</span> <span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tMRD</span><span class="p">);</span>
		<span class="n">exec</span><span class="o">-&gt;</span><span class="n">wait</span><span class="p">(</span><span class="n">exec</span><span class="p">,</span> <span class="n">tDLLK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">==</span> <span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">)</span>
			<span class="n">exec</span><span class="o">-&gt;</span><span class="n">precharge</span><span class="p">(</span><span class="n">exec</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_mem_vbios_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bit_entry</span> <span class="n">M</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ramcfg</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x101000</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0000003c</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bit_table</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="sc">&#39;M&#39;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">)</span> <span class="o">||</span> <span class="n">M</span><span class="p">.</span><span class="n">version</span> <span class="o">!=</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">M</span><span class="p">.</span><span class="n">length</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">table</span> <span class="o">=</span> <span class="n">ROMPTR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">M</span><span class="p">.</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">&amp;&amp;</span> <span class="n">table</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x10</span> <span class="o">&amp;&amp;</span> <span class="n">ramcfg</span> <span class="o">&lt;</span> <span class="n">table</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="o">*</span><span class="n">entry</span> <span class="o">=</span> <span class="n">table</span> <span class="o">+</span> <span class="n">table</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">ramcfg</span> <span class="o">*</span> <span class="n">table</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">entry</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">0</span>: <span class="k">return</span> <span class="n">NV_MEM_TYPE_DDR2</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">1</span>: <span class="k">return</span> <span class="n">NV_MEM_TYPE_DDR3</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">2</span>: <span class="k">return</span> <span class="n">NV_MEM_TYPE_GDDR3</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">3</span>: <span class="k">return</span> <span class="n">NV_MEM_TYPE_GDDR5</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>

		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">NV_MEM_TYPE_UNKNOWN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_vram_manager_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* nothing to do */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_vram_manager_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* nothing to do */</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">nouveau_mem_node_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nouveau_vm_unmap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">nouveau_vm_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nouveau_vm_unmap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">nouveau_vm_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">node</span><span class="o">-&gt;</span><span class="n">vma</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nouveau_vram_manager_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nouveau_bdev</span><span class="p">(</span><span class="n">man</span><span class="o">-&gt;</span><span class="n">bdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_vram_engine</span> <span class="o">*</span><span class="n">vram</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">vram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">nouveau_mem_node_cleanup</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span><span class="p">);</span>
	<span class="n">vram</span><span class="o">-&gt;</span><span class="n">put</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">**</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_vram_manager_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_placement</span> <span class="o">*</span><span class="n">placement</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nouveau_bdev</span><span class="p">(</span><span class="n">man</span><span class="o">-&gt;</span><span class="n">bdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_vram_engine</span> <span class="o">*</span><span class="n">vram</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">vram</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_bo</span> <span class="o">*</span><span class="n">nvbo</span> <span class="o">=</span> <span class="n">nouveau_bo</span><span class="p">(</span><span class="n">bo</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size_nc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nvbo</span><span class="o">-&gt;</span><span class="n">tile_flags</span> <span class="o">&amp;</span> <span class="n">NOUVEAU_GEM_TILE_NONCONTIG</span><span class="p">)</span>
		<span class="n">size_nc</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">nvbo</span><span class="o">-&gt;</span><span class="n">page_shift</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">vram</span><span class="o">-&gt;</span><span class="n">get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">num_pages</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">,</span>
			<span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_alignment</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">,</span> <span class="n">size_nc</span><span class="p">,</span>
			<span class="p">(</span><span class="n">nvbo</span><span class="o">-&gt;</span><span class="n">tile_flags</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">node</span><span class="o">-&gt;</span><span class="n">page_shift</span> <span class="o">=</span> <span class="n">nvbo</span><span class="o">-&gt;</span><span class="n">page_shift</span><span class="p">;</span>

	<span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>
	<span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span>   <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_vram_manager_debug</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">prefix</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_mm</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="n">man</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_mm_node</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">total</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">free</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">nodes</span><span class="p">,</span> <span class="n">nl_entry</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s %d: 0x%010llx 0x%010llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">prefix</span><span class="p">,</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">,</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">),</span>
		       <span class="p">(((</span><span class="n">u64</span><span class="p">)</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">));</span>

		<span class="n">total</span> <span class="o">+=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span>
			<span class="n">free</span> <span class="o">+=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">length</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s  total: 0x%010llx free: 0x%010llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">prefix</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">total</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">free</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;%s  block: 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">prefix</span><span class="p">,</span> <span class="n">mm</span><span class="o">-&gt;</span><span class="n">block_size</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">ttm_mem_type_manager_func</span> <span class="n">nouveau_vram_manager</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">nouveau_vram_manager_init</span><span class="p">,</span>
	<span class="n">nouveau_vram_manager_fini</span><span class="p">,</span>
	<span class="n">nouveau_vram_manager_new</span><span class="p">,</span>
	<span class="n">nouveau_vram_manager_del</span><span class="p">,</span>
	<span class="n">nouveau_vram_manager_debug</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_gart_manager_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_gart_manager_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nouveau_gart_manager_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nouveau_mem_node_cleanup</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span><span class="p">);</span>
	<span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_gart_manager_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_buffer_object</span> <span class="o">*</span><span class="n">bo</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_placement</span> <span class="o">*</span><span class="n">placement</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">ttm_mem_reg</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">nouveau_bdev</span><span class="p">(</span><span class="n">bo</span><span class="o">-&gt;</span><span class="n">bdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_mem</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">((</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">num_pages</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">&gt;=</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">node</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">node</span><span class="o">-&gt;</span><span class="n">page_shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>

	<span class="n">mem</span><span class="o">-&gt;</span><span class="n">mm_node</span> <span class="o">=</span> <span class="n">node</span><span class="p">;</span>
	<span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span>   <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_gart_manager_debug</span><span class="p">(</span><span class="k">struct</span> <span class="n">ttm_mem_type_manager</span> <span class="o">*</span><span class="n">man</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">prefix</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">ttm_mem_type_manager_func</span> <span class="n">nouveau_gart_manager</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">nouveau_gart_manager_init</span><span class="p">,</span>
	<span class="n">nouveau_gart_manager_fini</span><span class="p">,</span>
	<span class="n">nouveau_gart_manager_new</span><span class="p">,</span>
	<span class="n">nouveau_gart_manager_del</span><span class="p">,</span>
	<span class="n">nouveau_gart_manager_debug</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
