Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic