<?xml version="1.0" encoding="utf-8"?>
<messageFile name="x3ctw" fid="7014" alias="x3ctw" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>
    <msg uid="1001" type="Error" text="INTERNAL ERROR: X3C_TW_DATA::getDataPinCount() should not be used." />
    <msg uid="1002" type="Error" text="Cannot find prim $$s for PLL $$s." />
    <msg uid="1003" type="Warning" level="2" text="DQSDLL: $$s pin CLK has no preference. A preference is required that provides the period of the clock to calculate the 90 degree delay.\n" />
    <msg uid="1004" type="Warning" level="2" text="DQSDLL: $$s pin CLK is not connected.\n" />
    <msg uid="1005" type="Warning" level="2" text="Cannot find the master DQSDLL that is driving DQS $$s.\n" />
    <msg uid="1006" type="Warning" level="2" text="DLLDEL: $$s CLKI has no preference. A preference is required that provides the period of the clock to calculate the 90 degree delay.\n" />
    <msg uid="1007" type="Warning" level="2" text="DLLDEL: $$s CLKI pin is not connected.\n" />
    <msg uid="1008" type="Error" text="NC_COMP &lt;$$d, $$s&gt; is not a pcm.\n" />
    <msg uid="1009" type="Error" text="Comp &quot;$$s&quot; configuration error: prim DELAYCELL has noDELAYTYPE property.\n" />
    <msg uid="1010" type="Error" text="Comp &quot;$$s&quot; configuration error: prim DELAYCELL has illegal DELAYTYPE property &quot;$$s&quot;.\n" />
    <msg uid="1011" type="Error" text="INTERNAL ERROR: X3C_TW_DATA::need_half_cycle(). Cannot find NC_COMP." />
    <msg uid="1012" type="Warning" level="2" text="Frequency is not defined on $$s pin $$s.\n" />
    <msg uid="1013" type="Warning" level="2" text="Cannot find feedback frequency for $$s.\n" />
    <msg uid="1014" type="Warning" level="2" text="Input and feedback clock frequencies do not match their divider settings for $$s. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module. \n" />
    <msg uid="1015" type="Warning" level="2" text="Bypassed output clock $$s frequency does not match input clock for $$s. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module.\n" />
    <msg uid="1016" type="Warning" level="2" text="The preference FREQUENCY NET at signal $$s ($$s) or signal $$s ($$s) does not match the divider settings for $$s. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module. \n" />
    <msg uid="1017" type="Warning" level="2" text="The preference FREQUENCY NET at pin $$s or pin $$s does not match the divider settings for $$s. If you desire to change the PLL frequency settings, please do so by regenerating your PLL module. \n" />
    <msg uid="1018" type="Warning" level="2" text="Output clock frequency on pin $$s of $$s is $$6.1f MHz. With divider $$6.1f, this requires the internal VCO frequency to be  $$6.1f MHz ($$6.1f MHz x $$6.1f), which is outside the VCO valid range [200, 900] MHz.\n" />
  </messages>
</messageFile>
