m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavalon_buffer_stimuli
Z0 w1574826235
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench
Z5 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/avalon_buffer_stimuli.vhd
Z6 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/avalon_buffer_stimuli.vhd
l0
L5
VOiV:Vg`>[7hSJQCkc>WB41
!s100 ajDTbRz;?Mg4eUnNi1TkE3
Z7 OV;C;10.5b;63
32
Z8 !s110 1591843942
!i10b 1
Z9 !s108 1591843942.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/avalon_buffer_stimuli.vhd|
Z11 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/avalon_buffer_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 21 avalon_buffer_stimuli 0 22 OiV:Vg`>[7hSJQCkc>WB41
l62
L22
ViWI;KiWGB;6A7AJeWbI7>2
!s100 lUPIBPdNl:m[NXzT>m3C91
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Pavalon_mm_data_buffer_pkg
R1
R2
R3
R0
R4
Z15 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
Z16 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
l0
L5
VX?c6S7RaI?DQAnQG2V=nn1
!s100 z>:1K3mmXj5bnM;^Z9I122
R7
32
Z17 !s110 1591843934
!i10b 1
Z18 !s108 1591843934.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
Z20 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
!i113 1
R12
R13
Bbody
Z21 DPx4 work 25 avalon_mm_data_buffer_pkg 0 22 X?c6S7RaI?DQAnQG2V=nn1
R1
R2
R3
l0
L26
V^nQFOJN=@JQhPRzl`X7FH1
!s100 Lz04?4e1c3a9C]YVXLOC<0
R7
32
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Eavalon_mm_data_buffer_write_ent
R0
R21
R1
R2
R3
R4
Z22 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
Z23 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
l0
L7
V3fmEg`lfHzRm79;BnlEZ;1
!s100 <6KkFRi?Q4BTQbc;24ZQ@1
R7
32
Z24 !s110 1591843935
!i10b 1
Z25 !s108 1591843935.000000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
Z27 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
!i113 1
R12
R13
Artl
R21
R1
R2
R3
Z28 DEx4 work 31 avalon_mm_data_buffer_write_ent 0 22 3fmEg`lfHzRm79;BnlEZ;1
l26
L22
V9F7c9oQBN0g]GN?L2[>@30
!s100 9=4ZVZT8J2HRfS6J78P983
R7
32
R24
!i10b 1
R25
R26
R27
!i113 1
R12
R13
Pavalon_mm_dcom_pkg
R1
R2
R3
Z29 w1591840351
R4
Z30 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Z31 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
l0
L5
V6611B7QYohdzj8nSWf=>B0
!s100 RnHgenjU]Q^MYbMBV]K]d2
R7
32
R24
!i10b 1
R25
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
Z33 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
!i113 1
R12
R13
Bbody
Z34 DPx4 work 18 avalon_mm_dcom_pkg 0 22 6611B7QYohdzj8nSWf=>B0
R1
R2
R3
l0
L59
V7W70l67`[POVIz2RFRd8D3
!s100 MiW90Qg;fG4I5a1DI_XLg3
R7
32
R24
!i10b 1
R25
R32
R33
!i113 1
R12
R13
Eavalon_mm_dcom_read_ent
Z35 w1591841927
Z36 DPx4 work 28 avalon_mm_dcom_registers_pkg 0 22 Ea82=>9YMY_Wmo]>0X[Zd1
R34
R1
R2
R3
R4
Z37 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Z38 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
l0
L8
Vn:^5X^Zm_[PV2o5zLbGZA0
!s100 9H:QW?3hMKO_z89l9jSAU0
R7
32
R24
!i10b 1
R25
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
Z40 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
!i113 1
R12
R13
Artl
R36
R34
R1
R2
R3
Z41 DEx4 work 23 avalon_mm_dcom_read_ent 0 22 n:^5X^Zm_[PV2o5zLbGZA0
l21
L19
VfifAi`P2iW]O<U8E5hon^1
!s100 WWAB<c_O6CkM:`IW<]jn72
R7
32
R24
!i10b 1
R25
R39
R40
!i113 1
R12
R13
Pavalon_mm_dcom_registers_pkg
R1
R2
R3
Z42 w1591841504
R4
Z43 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Z44 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
l0
L5
VEa82=>9YMY_Wmo]>0X[Zd1
!s100 ngE3^nal`_KnIb032fLYd0
R7
32
R17
!i10b 1
R18
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
Z46 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R36
R1
R2
R3
l0
L190
Vo<0EM5^oBM44N@mlEiY<C3
!s100 R=eXdi8YgnEQGh?7m`Zid0
R7
32
R17
!i10b 1
R18
R45
R46
!i113 1
R12
R13
Eavalon_mm_dcom_write_ent
Z47 w1591841969
R36
R34
R1
R2
R3
R4
Z48 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Z49 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
l0
L8
VcnNL@7m]lkJ=PPXkGCIf]3
!s100 iEDRL;QDjZ?^BY;`[BgEd0
R7
32
R24
!i10b 1
R25
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
Z51 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
!i113 1
R12
R13
Artl
R36
R34
R1
R2
R3
Z52 DEx4 work 24 avalon_mm_dcom_write_ent 0 22 cnNL@7m]lkJ=PPXkGCIf]3
l22
L18
VFT00[h1d^dF5Cf8@WkUM11
!s100 63A3LETbkAO2^::hKFQTh0
R7
32
R24
!i10b 1
R25
R50
R51
!i113 1
R12
R13
Eavs_byteen_buffer_sc_fifo
R0
R2
R3
R4
Z53 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Z54 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
l0
L43
Vg6Cl9^3l7d[^30e`bf_5T3
!s100 ]c=nzP[CU[HPjF:n^;TOk2
R7
32
R24
!i10b 1
R25
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
Z56 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z57 DEx4 work 25 avs_byteen_buffer_sc_fifo 0 22 g6Cl9^3l7d[^30e`bf_5T3
l96
L60
VO>9OBg51HJ?Xg7VV?Q2:@2
!s100 JU6Jf=?e0^Q19PLE^AjV>3
R7
32
R24
!i10b 1
R25
R55
R56
!i113 1
R12
R13
Eavs_data_buffer_sc_fifo
R0
R2
R3
R4
Z58 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Z59 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
l0
L43
VJOkKTM1YTj`jka_aJUC=73
!s100 <f:a2_]c]m:_V36e;WlMM0
R7
32
Z60 !s110 1591843936
!i10b 1
Z61 !s108 1591843936.000000
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
Z63 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z64 DEx4 work 23 avs_data_buffer_sc_fifo 0 22 JOkKTM1YTj`jka_aJUC=73
l96
L60
VNf4l_N@RO?BzVMg429XXM2
!s100 U<W9gfWUoa05U5XzTKb?13
R7
32
R60
!i10b 1
R61
R62
R63
!i113 1
R12
R13
Econfig_avalon_stimuli
R0
R1
R2
R3
R4
Z65 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/config_avalon_stimuli.vhd
Z66 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/config_avalon_stimuli.vhd
l0
L5
VcZZk14[i070ASPiTnIdYa0
!s100 SDOQCH?n_?Gdmh1zM][U<2
R7
32
Z67 !s110 1591843943
!i10b 1
R9
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/config_avalon_stimuli.vhd|
Z69 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z70 DEx4 work 21 config_avalon_stimuli 0 22 cZZk14[i070ASPiTnIdYa0
l26
L22
V[j]4PF6926EWckIa>:6b31
!s100 CM[Zz8k9bW_1aQ593O5]S3
R7
32
R67
!i10b 1
R9
R68
R69
!i113 1
R12
R13
Edata_buffer_ent
R0
Z71 DPx4 work 15 data_buffer_pkg 0 22 0eA:C:QjS>U2d9b:?:VaL3
R1
R2
R3
R4
Z72 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd
Z73 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd
l0
L7
V67BMPj382]nQU`fMiNnzm2
!s100 BJblZG98ehUGhS[<UbkY90
R7
32
R60
!i10b 1
R61
Z74 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd|
Z75 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z76 DEx4 work 25 dctrl_data_buffer_sc_fifo 0 22 =bQl[ieYF=hl2c0gPgI0>3
R57
R64
R71
R1
R2
R3
Z77 DEx4 work 15 data_buffer_ent 0 22 67BMPj382]nQU`fMiNnzm2
l60
L29
VdT:DjFCPCT_IfK]V63W6d3
!s100 ?aU[P5dh>@Zk2_Q_XU`o@2
R7
32
R60
!i10b 1
R61
R74
R75
!i113 1
R12
R13
Pdata_buffer_pkg
R1
R2
R3
R0
R4
Z78 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd
Z79 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd
l0
L5
V0eA:C:QjS>U2d9b:?:VaL3
!s100 N::_X`[W<H7@ekCg^Gi7_0
R7
32
R60
!i10b 1
R61
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd|
Z81 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/data_buffer_pkg.vhd|
!i113 1
R12
R13
Bbody
R71
R1
R2
R3
l0
L55
Vj@nQm__DoRfGWOaW1nWFa0
!s100 3IH?W5J1zzgR:MhGa45Q73
R7
32
R60
!i10b 1
R61
R80
R81
!i113 1
R12
R13
Edata_controller_ent
R0
R1
R2
R3
R4
Z82 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd
Z83 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VcmHa7Z_Uhl^f95;3M<YHM3
!s100 NMjEkc[^1Yg6:eL2;XDGG3
R7
32
R60
!i10b 1
R61
Z84 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd|
Z85 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z86 DEx4 work 19 data_controller_ent 0 22 cmHa7Z_Uhl^f95;3M<YHM3
l71
L31
VRJ95=Fl^Oj9O:BiJde7fz1
!s100 _gf>JQ6n4l2I?1A>lNK`V2
R7
32
R60
!i10b 1
R61
R84
R85
!i113 1
R12
R13
Edata_scheduler_ent
R0
R1
R2
R3
R4
Z87 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd
Z88 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd
l0
L5
VT;TGD0]2;:?QFHVc2aC?d0
!s100 <OT`<RC4[<9A1KhoT=i5R0
R7
32
Z89 !s110 1591843937
!i10b 1
Z90 !s108 1591843937.000000
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd|
Z92 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_SCHEDULER/data_scheduler_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z93 DEx4 work 18 data_scheduler_ent 0 22 T;TGD0]2;:?QFHVc2aC?d0
l47
L29
VHmgla@KMnNf`1PaVM5`2?3
!s100 NA@4=<9<nGe4Y0UH3LR2L1
R7
32
R89
!i10b 1
R90
R91
R92
!i113 1
R12
R13
Edcom_v1_top
Z94 w1556821657
Z95 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z96 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R71
R21
Z97 DPx4 work 28 avalon_mm_dcom_registers_pkg 0 22 aDaH8Qng[Fh_6>]g[6Ub;1
Z98 DPx4 work 18 avalon_mm_dcom_pkg 0 22 8@MaP3e_X3nRa<C6;Q0F12
R1
R2
R3
Z99 dC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench
Z100 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
Z101 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
l0
L21
VEEZV2A?J4LZ9]BLPEnaEm2
!s100 01@K`_4b=IF49h6QbLfkm2
R7
32
Z102 !s110 1556910951
!i10b 1
Z103 !s108 1556910951.000000
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
!i113 1
R12
R13
Artl
Z106 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z107 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
R93
R86
R77
R28
R52
R41
R95
R96
R71
R21
R97
R98
R1
R2
R3
DEx4 work 11 dcom_v1_top 0 22 EEZV2A?J4LZ9]BLPEnaEm2
l126
L46
V[S8HU7:3enm`M2]UMN7cg1
!s100 cMDBEGJXKVkoXT`ZF8MFZ2
R7
32
R102
!i10b 1
R103
R104
R105
!i113 1
R12
R13
Edcom_v2_top
Z108 w1591843064
R95
R96
Z109 DPx4 work 15 rmap_target_pkg 0 22 ah]IYm8aM:f_3lR0CIIW<0
R71
R21
R36
R34
R1
R2
R3
R4
Z110 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/dcom_v2_top.vhd
Z111 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/dcom_v2_top.vhd
l0
L22
V`b58H2ICQVf<Q[A1b7LFV0
!s100 BYiFneK;l;ES=PA9j2Q=T2
R7
32
R8
!i10b 1
R9
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/dcom_v2_top.vhd|
Z113 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/dcom_v2_top.vhd|
!i113 1
R12
R13
Artl
Z114 DEx4 work 11 spw_mux_ent 0 22 R2oo4i<@g4=8_NO`=VVOO1
Z115 DEx4 work 15 rmap_target_top 0 22 SC8@Ne<jWICl5I5SiAE0d2
R93
R86
R77
R28
R52
R41
R95
R96
R109
R71
R21
R36
R34
R1
R2
R3
Z116 DEx4 work 11 dcom_v2_top 0 22 `b58H2ICQVf<Q[A1b7LFV0
l189
L80
VTdNKik<ckcjn0987JF;]23
!s100 ?jUgzjJ]B1zkFk:6UoKTm1
R7
32
R8
!i10b 1
R9
R112
R113
!i113 1
R12
R13
Edctrl_data_buffer_sc_fifo
R0
R2
R3
R4
Z117 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Z118 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
l0
L43
V=bQl[ieYF=hl2c0gPgI0>3
!s100 9L1^L:cYBh=SP>95B0bg13
R7
32
R60
!i10b 1
R61
Z119 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
Z120 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R76
l96
L60
V4AZBfRJgVniKaHgU3hd6O2
!s100 H[;BAG_06Qa4cE@_^5?E>2
R7
32
R60
!i10b 1
R61
R119
R120
!i113 1
R12
R13
Ermap_target_command_ent
Z121 w1586577701
Z122 DPx4 work 19 rmap_target_crc_pkg 0 22 Hfehg<?WN0czF^5koE`ZM1
R109
R1
R2
R3
R4
Z123 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd
Z124 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd
l0
L57
V]MnS]^h>?Vk[lOJQ[:aI_0
!s100 YL8df86V0E?R>>>h[N0zd1
R7
32
R89
!i10b 1
R90
Z125 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd|
Z126 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_command_ent.vhd|
!i113 1
R12
R13
Artl
R122
R109
R1
R2
R3
Z127 DEx4 work 23 rmap_target_command_ent 0 22 ]MnS]^h>?Vk[lOJQ[:aI_0
l124
L79
V]kE[Wdf7SOJG0aP69cP`82
!s100 ];YU5j>ZL<9[1S6P6FPe=1
R7
32
R89
!i10b 1
R90
R125
R126
!i113 1
R12
R13
Prmap_target_crc_pkg
R1
R2
R3
R121
R4
Z128 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd
Z129 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd
l0
L5
VHfehg<?WN0czF^5koE`ZM1
!s100 `9Y[YfAQKH^TCPiXhl9zD2
R7
32
b1
R89
!i10b 1
R90
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd|
Z131 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_crc_pkg.vhd|
!i113 1
R12
R13
Bbody
R122
R1
R2
R3
l0
L14
VV]zmZnO`iTRI1cX?98>[32
!s100 ;k?BRa?jX0^AeK[1UHQaa2
R7
32
R89
!i10b 1
R90
R130
R131
!i113 1
R12
R13
Prmap_target_pkg
R1
R2
R3
Z132 w1591500091
R4
Z133 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd
Z134 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd
l0
L52
Vah]IYm8aM:f_3lR0CIIW<0
!s100 g;0IZGOm@H34hQ13_UVDl2
R7
32
R89
!i10b 1
R90
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd|
Z136 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_pkg.vhd|
!i113 1
R12
R13
Bbody
R109
R1
R2
R3
l0
L354
V=^b6ngIN`C@Vd98ARAH7O3
!s100 cgI6;W27bFDSIh:Xk3G4U3
R7
32
R89
!i10b 1
R90
R135
R136
!i113 1
R12
R13
Ermap_target_read_ent
R132
R122
R109
R1
R2
R3
R4
Z137 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd
Z138 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd
l0
L59
VF9<kW9HInQ?5gEQ_@16h>0
!s100 M^:W7j<39[`3e[9XdRgNG3
R7
32
R89
!i10b 1
R90
Z139 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd|
Z140 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_read_ent.vhd|
!i113 1
R12
R13
Artl
R122
R109
R1
R2
R3
Z141 DEx4 work 20 rmap_target_read_ent 0 22 F9<kW9HInQ?5gEQ_@16h>0
l125
L89
V9=_R4jeVmAl3ogDU6<nP_1
!s100 BCiO4UDN41Z`ngM<;efGC0
R7
32
R89
!i10b 1
R90
R139
R140
!i113 1
R12
R13
Ermap_target_reply_ent
R121
R122
R109
R1
R2
R3
R4
Z142 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd
Z143 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd
l0
L58
V7GgORU0WT1BnFdHge>^8[1
!s100 8A[M5HJB?A>j=;?Td5Hc;1
R7
32
Z144 !s110 1591843938
!i10b 1
Z145 !s108 1591843938.000000
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd|
Z147 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_reply_ent.vhd|
!i113 1
R12
R13
Artl
R122
R109
R1
R2
R3
Z148 DEx4 work 21 rmap_target_reply_ent 0 22 7GgORU0WT1BnFdHge>^8[1
l112
L79
Va>cH]nWB5g^B8A[oY]OM`1
!s100 EC5S:X9lFK;CLCATF?Ab72
R7
32
R144
!i10b 1
R145
R146
R147
!i113 1
R12
R13
Ermap_target_top
R121
R109
R1
R2
R3
R4
Z149 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd
Z150 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd
l0
L54
VSC8@Ne<jWICl5I5SiAE0d2
!s100 JE5ZX0o=_Lf>7nZVSM^SW3
R7
32
R144
!i10b 1
R145
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd|
Z152 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_top.vhd|
!i113 1
R12
R13
Artl
R148
R141
Z153 DEx4 work 21 rmap_target_write_ent 0 22 iPWF6>LKhebiDKkQ^G<:_0
R122
R127
Z154 DEx4 work 20 rmap_target_user_ent 0 22 Oh^J83586Wn:A64IN_CaI3
R109
R1
R2
R3
R115
l119
L100
V3mcGnX3A740Ja;LooE@oA1
!s100 PMd3U5lWoiKkNB;Fd@?>m0
R7
32
R144
!i10b 1
R145
R151
R152
!i113 1
R12
R13
Ermap_target_user_ent
R121
R109
R1
R2
R3
R4
Z155 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd
Z156 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd
l0
L57
VOh^J83586Wn:A64IN_CaI3
!s100 `eZ=YiGo_zGmVQGhb>NTd2
R7
32
R144
!i10b 1
R145
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd|
Z158 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_user_ent.vhd|
!i113 1
R12
R13
Artl
R109
R1
R2
R3
R154
l116
L84
V?F`PJddBiQ`=]He7_5Qk03
!s100 Q1^o0WQ9zh48`EkjAzNJV0
R7
32
R144
!i10b 1
R145
R157
R158
!i113 1
R12
R13
Ermap_target_write_ent
R132
R122
R109
R1
R2
R3
R4
Z159 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd
Z160 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd
l0
L60
ViPWF6>LKhebiDKkQ^G<:_0
!s100 RQfnj^`HLToof3=e[_6]b2
R7
32
R144
!i10b 1
R145
Z161 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd|
Z162 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/RMAP_TARGET/rmap_target_write_ent.vhd|
!i113 1
R12
R13
Artl
R122
R109
R1
R2
R3
R153
l135
L91
VLWcGZD^eZJU0SV^RJf4EN1
!s100 hI[F>P^JAk7kn[9KG_::P0
R7
32
R144
!i10b 1
R145
R161
R162
!i113 1
R12
R13
Espw_clk_synchronization_ent
Z163 w1584579163
R95
R96
R1
R2
R3
R4
Z164 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z165 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
R8
!i10b 1
R9
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z167 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z168 DEx4 work 20 spw_timecode_dc_fifo 0 22 G>XDQFiRglK[KUzK5SMGb0
Z169 DEx4 work 16 spw_data_dc_fifo 0 22 I<6zf3<^8n7:`Kbadk85z3
R95
R96
R1
R2
R3
R107
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R7
32
R8
!i10b 1
R9
R166
R167
!i113 1
R12
R13
Espw_codec_ent
R163
R96
R95
R1
R2
R3
R4
Z170 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec.vhd
Z171 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
Z172 !s110 1591843941
!i10b 1
Z173 !s108 1591843941.000000
Z174 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec.vhd|
Z175 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z176 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R96
R95
R1
R2
R3
R106
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R172
!i10b 1
R173
R174
R175
!i113 1
R12
R13
Pspw_codec_pkg
R95
R1
R2
R3
R163
R4
8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd
FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R172
!i10b 1
R173
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_dc_fifo
R163
R2
R3
R4
Z177 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z178 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L42
VI<6zf3<^8n7:`Kbadk85z3
!s100 RP3OUQ^5Rgb[2g6[olbW`3
R7
32
R172
!i10b 1
R173
Z179 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z180 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R169
l101
L60
VAjGhRN_WQG>jDEa0YBUcK2
!s100 ^[GUkD9caOW]H`dCjbjLV2
R7
32
R172
!i10b 1
R173
R179
R180
!i113 1
R12
R13
Espw_mux_ent
R163
R95
R96
R1
R2
R3
R4
Z181 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd
Z182 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd
l0
L7
VR2oo4i<@g4=8_NO`=VVOO1
!s100 8?@6CU`mYGXR:1YJ@1=de0
R7
32
R8
!i10b 1
R9
Z183 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd|
Z184 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R95
R96
R1
R2
R3
R114
l80
L29
V58RJY;=][NW:n<5CQL5k11
!s100 8=4XfTXd3c`BcRncAS]O>0
R7
32
R8
!i10b 1
R9
R183
R184
!i113 1
R12
R13
Espw_timecode_dc_fifo
R163
R2
R3
R4
Z185 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z186 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L42
VG>XDQFiRglK[KUzK5SMGb0
!s100 8FW;7V79ICVJ5W[PW77i>2
R7
32
R172
!i10b 1
R173
Z187 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z188 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R168
l101
L60
V_R8TJm::g06W6A2BhUlzJ0
!s100 L@l7SL8>jTVPRUlYXHK1U0
R7
32
R172
!i10b 1
R173
R187
R188
!i113 1
R12
R13
Espwlink
R163
R95
R1
R2
R3
R4
Z189 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z190 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
Z191 !s110 1591843939
!i10b 1
Z192 !s108 1591843939.000000
Z193 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z194 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R95
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R191
!i10b 1
R192
R193
R194
!i113 1
R12
R13
Pspwpkg
R2
R3
R163
R4
8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R191
!i10b 1
R145
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R163
R1
R2
R3
R4
Z195 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z196 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R191
!i10b 1
R192
Z197 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z198 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R191
!i10b 1
R192
R197
R198
!i113 1
R12
R13
Espwrecv
R163
R95
R1
R2
R3
R4
Z199 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z200 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R191
!i10b 1
R192
Z201 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z202 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R95
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R191
!i10b 1
R192
R201
R202
!i113 1
R12
R13
Espwrecvfront_fast
R163
R95
R1
R2
R3
R4
Z203 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z204 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R191
!i10b 1
R192
Z205 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z206 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R95
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R191
!i10b 1
R192
R205
R206
!i113 1
R12
R13
Espwrecvfront_generic
R163
R1
R2
R3
R4
Z207 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z208 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
Z209 !s110 1591843940
!i10b 1
Z210 !s108 1591843940.000000
Z211 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z212 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R209
!i10b 1
R210
R211
R212
!i113 1
R12
R13
Espwstream
R163
R95
R1
R2
R3
R4
Z213 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z214 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R209
!i10b 1
R210
Z215 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z216 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R95
R1
R2
R3
R176
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R209
!i10b 1
R210
R215
R216
!i113 1
R12
R13
Espwxmit
R163
R95
R1
R2
R3
R4
Z217 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z218 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R209
!i10b 1
R210
Z219 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z220 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R95
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R209
!i10b 1
R210
R219
R220
!i113 1
R12
R13
Espwxmit_fast
R163
R95
R1
R2
R3
R4
Z221 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z222 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R209
!i10b 1
R210
Z223 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z224 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R95
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R209
!i10b 1
R210
R223
R224
!i113 1
R12
R13
Estreamtest
R163
R95
R1
R2
R3
R4
Z225 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z226 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R209
!i10b 1
R210
Z227 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z228 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R95
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R209
!i10b 1
R210
R227
R228
!i113 1
R12
R13
Esyncdff
R163
R2
R3
R4
Z229 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z230 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R172
!i10b 1
R173
Z231 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z232 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Dumb_Communications_Module_v2/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R172
!i10b 1
R173
R231
R232
!i113 1
R12
R13
Etestbench_top
Z233 w1591843283
R1
R2
R3
R4
Z234 8D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/testbench_top.vhd
Z235 FD:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R67
!i10b 1
Z236 !s108 1591843943.000000
Z237 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/testbench_top.vhd|
Z238 !s107 D:/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module_v2/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R95
R96
R109
R71
R21
R36
R34
R116
R14
R70
R1
R2
R3
Z239 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l79
L8
Z240 VEFb`]1o6gIJ5_[5amW^E20
Z241 !s100 Wn86bzLI6Rlza^n:2n1M^3
R7
32
R67
!i10b 1
R236
R237
R238
!i113 1
R12
R13
