<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="unioncvmx__mhbwx__abx__sltx__derr__int__w1s.html">cvmx_mhbwx_abx_sltx_derr_int_w1s</a>::<a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html">cvmx_mhbwx_abx_sltx_derr_int_w1s_s</a>
  </div>
</div>
<div class="contents">
<h1>cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s Struct Reference</h1><!-- doxytag: class="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s" -->
<p><code>#include &lt;<a class="el" href="cvmx-mhbwx-defs_8h_source.html">cvmx-mhbwx-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a4471784a26c59c70d8baaab06276e28f">rd_dma_oflow_port0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a28d577bc563c556de2e6c7ccb0ffb3e2">rd_dma_oflow_port1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8cbe4f8a6ea45fa0e5d6964b6c4b24e2">rd_dma_oflow_port2</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac7daa8b36cc800f68abdf7e0dfbf152d">rd_dma_oflow_port3</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a25605107537dfc5b60fe5c359ff36b03">rd_dma_uflow_port0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a1c09bdcfc23f1bcd7d8fd67afb291425">rd_dma_uflow_port1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a478cc3b9bc0f4c68c19f1af42e9ff274">rd_dma_uflow_port2</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#af49a3aa35b2429d51e6b8ab38c70adff">rd_dma_uflow_port3</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a35fbceb5053d54e54171345e5003e7ef">wr_dma_oflow_port0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8842720cd42572bed3f009745f2c44da">wr_dma_oflow_port1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a47ead2d6616716e1d22ac52eafc302e1">wr_dma_oflow_port2</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a56a89a7d23bbabc9187cafefd0494988">wr_dma_oflow_port3</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ab8fb77e10e3c11e18b22395bce6a86ea">wr_dma_uflow_port0</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac83066f3bac7c87fd41028911b3858d6">wr_dma_uflow_port1</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a9cce83425b806a10036cd460ea58321f">wr_dma_uflow_port2</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a33c2f8947ada2ce5f154f2dee68db761">wr_dma_uflow_port3</a>: 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#aed94316f0c0921f9e698ac3b1c0e9e50">reserved_16_63</a>: 48</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a4471784a26c59c70d8baaab06276e28f"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port0" ref="a4471784a26c59c70d8baaab06276e28f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a4471784a26c59c70d8baaab06276e28f">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28d577bc563c556de2e6c7ccb0ffb3e2"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port1" ref="a28d577bc563c556de2e6c7ccb0ffb3e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a28d577bc563c556de2e6c7ccb0ffb3e2">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cbe4f8a6ea45fa0e5d6964b6c4b24e2"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port2" ref="a8cbe4f8a6ea45fa0e5d6964b6c4b24e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8cbe4f8a6ea45fa0e5d6964b6c4b24e2">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7daa8b36cc800f68abdf7e0dfbf152d"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port3" ref="ac7daa8b36cc800f68abdf7e0dfbf152d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac7daa8b36cc800f68abdf7e0dfbf152d">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_oflow_port3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25605107537dfc5b60fe5c359ff36b03"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port0" ref="a25605107537dfc5b60fe5c359ff36b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a25605107537dfc5b60fe5c359ff36b03">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c09bdcfc23f1bcd7d8fd67afb291425"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port1" ref="a1c09bdcfc23f1bcd7d8fd67afb291425" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a1c09bdcfc23f1bcd7d8fd67afb291425">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a478cc3b9bc0f4c68c19f1af42e9ff274"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port2" ref="a478cc3b9bc0f4c68c19f1af42e9ff274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a478cc3b9bc0f4c68c19f1af42e9ff274">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af49a3aa35b2429d51e6b8ab38c70adff"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port3" ref="af49a3aa35b2429d51e6b8ab38c70adff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#af49a3aa35b2429d51e6b8ab38c70adff">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::rd_dma_uflow_port3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed94316f0c0921f9e698ac3b1c0e9e50"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::reserved_16_63" ref="aed94316f0c0921f9e698ac3b1c0e9e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#aed94316f0c0921f9e698ac3b1c0e9e50">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::reserved_16_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a35fbceb5053d54e54171345e5003e7ef"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port0" ref="a35fbceb5053d54e54171345e5003e7ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a35fbceb5053d54e54171345e5003e7ef">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8842720cd42572bed3f009745f2c44da"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port1" ref="a8842720cd42572bed3f009745f2c44da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a8842720cd42572bed3f009745f2c44da">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47ead2d6616716e1d22ac52eafc302e1"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port2" ref="a47ead2d6616716e1d22ac52eafc302e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a47ead2d6616716e1d22ac52eafc302e1">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a56a89a7d23bbabc9187cafefd0494988"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port3" ref="a56a89a7d23bbabc9187cafefd0494988" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a56a89a7d23bbabc9187cafefd0494988">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_oflow_port3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8fb77e10e3c11e18b22395bce6a86ea"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port0" ref="ab8fb77e10e3c11e18b22395bce6a86ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ab8fb77e10e3c11e18b22395bce6a86ea">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac83066f3bac7c87fd41028911b3858d6"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port1" ref="ac83066f3bac7c87fd41028911b3858d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#ac83066f3bac7c87fd41028911b3858d6">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cce83425b806a10036cd460ea58321f"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port2" ref="a9cce83425b806a10036cd460ea58321f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a9cce83425b806a10036cd460ea58321f">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33c2f8947ada2ce5f154f2dee68db761"></a><!-- doxytag: member="cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port3" ref="a33c2f8947ada2ce5f154f2dee68db761" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structcvmx__mhbwx__abx__sltx__derr__int__w1s_1_1cvmx__mhbwx__abx__sltx__derr__int__w1s__s.html#a33c2f8947ada2ce5f154f2dee68db761">cvmx_mhbwx_abx_sltx_derr_int_w1s::cvmx_mhbwx_abx_sltx_derr_int_w1s_s::wr_dma_uflow_port3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-mhbwx-defs_8h_source.html">cvmx-mhbwx-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
