<html><body><samp><pre>
<!@TC:1413205028>
<a name=mapperReport2>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC:@XP_FILE">FX3_OMC</a>
Printing clock  summary report in "E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC - Pipelined\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1413205028> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1413205028> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\caviar2wsaer.vhd:48:3:48:5:@N:BN362:@XP_MSG">caviar2wsaer.vhd(48)</a><!@TM:1413205028> | Removing sequential instance alex[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\caviar2wsaer.vhd:48:3:48:5:@N:BN362:@XP_MSG">caviar2wsaer.vhd(48)</a><!@TM:1413205028> | Removing sequential instance WSAER_data[17:0] of view:PrimLib.dffre(prim) in hierarchy view:work.CAVIAR2WSAER(structural) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\logicclocksynchronizer.vhd:83:28:83:48:@N:BN115:@XP_MSG">logicclocksynchronizer.vhd(83)</a><!@TM:1413205028> | Removing instance syncSyncOutSwitch of view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\logicclocksynchronizer.vhd:90:26:90:46:@N:BN115:@XP_MSG">logicclocksynchronizer.vhd(90)</a><!@TM:1413205028> | Removing instance syncSyncInClock of view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\logicclocksynchronizer.vhd:97:27:97:47:@N:BN115:@XP_MSG">logicclocksynchronizer.vhd(97)</a><!@TM:1413205028> | Removing instance syncSyncInSwitch of view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\dvsaerstatemachine.vhd:172:2:172:4:@N:BN362:@XP_MSG">dvsaerstatemachine.vhd(172)</a><!@TM:1413205028> | Removing sequential instance DVSAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.DVSAERStateMachine(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\miscaerstatemachine.vhd:172:2:172:4:@N:BN362:@XP_MSG">miscaerstatemachine.vhd(172)</a><!@TM:1413205028> | Removing sequential instance MISCAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.MISCAERStateMachine(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\ext\fifo.vhd:121:2:121:4:@N:BN362:@XP_MSG">fifo.vhd(121)</a><!@TM:1413205028> | Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_dvsAerFifo(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\ext\fifo.vhd:121:2:121:4:@N:BN362:@XP_MSG">fifo.vhd(121)</a><!@TM:1413205028> | Removing sequential instance FifoControl_SO\.ReadSide\.AlmostEmpty_S of view:PrimLib.dffs(prim) in hierarchy view:work.FIFO_15_16_0_4_16_14_EBR_miscAerFifo(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncOutSwitch(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInClock(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\dffsynchronizer.vhd:28:2:28:4:@N:BN362:@XP_MSG">dffsynchronizer.vhd(28)</a><!@TM:1413205028> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizerZ0_syncSyncInSwitch(behavioral) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\mullercelement.vhd:44:1:44:5:@W:MT462:@XP_MSG">mullercelement.vhd(44)</a><!@TM:1413205028> | Net OMCellSM.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=240  set on top level netlist TopLevel


<a name=mapperReport3>Clock Summary</a>
**************

Start                              Requested      Requested     Clock        Clock                
Clock                              Frequency      Period        Type         Group                
--------------------------------------------------------------------------------------------------
PLL|OutClock_CO_inferred_clock     59.2 MHz       16.893        inferred     Autoconstr_clkgroup_0
System                             1251.7 MHz     0.799         system       system_clkgroup      
TopLevel|USBClock_CI               243.6 MHz      4.104         inferred     Autoconstr_clkgroup_1
==================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\mullercelement.vhd:44:1:44:5:@W:MT531:@XP_MSG">mullercelement.vhd(44)</a><!@TM:1413205028> | Found signal identified as System clock which controls 1 sequential elements including OMCellSM.AcknowledgeCElement.Cout.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\private-source\wsaer2caviar2.vhd:51:3:51:5:@W:MT529:@XP_MSG">wsaer2caviar2.vhd(51)</a><!@TM:1413205028> | Found inferred clock PLL|OutClock_CO_inferred_clock which controls 5559 sequential elements including BWSAER2CAVIAR.CAVIAR_data[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc - pipelined\..\common-source\support\resetsynchronizer.vhd:26:2:26:4:@W:MT529:@XP_MSG">resetsynchronizer.vhd(26)</a><!@TM:1413205028> | Found inferred clock TopLevel|USBClock_CI which controls 107 sequential elements including syncInputsToUSBClock.syncReset.SyncSignalDemetFF_S. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 107MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Oct 13 14:57:08 2014

###########################################################]

</pre></samp></body></html>
