0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.sim/sim_5/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sim_5/new/addsub_tester.sv,1579559435,systemVerilog,,,,addsub_test,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/imports/new/fulladder.sv,1579286958,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sim_5/new/addsub_tester.sv,,fulladder,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/add_sub_8bit.sv,1579327084,systemVerilog,,,,add_sub_8bit,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/adder.sv,1579556067,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/addsub.sv,,adder,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/adder4bit.sv,1579306463,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/adder8bit.sv,,adder4bit,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/adder8bit.sv,1579313444,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/imports/new/fulladder.sv,,adder8bit,,,,,,,,
C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/new/addsub.sv,1579558966,systemVerilog,,C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab2a/lab2a.srcs/sources_1/imports/new/fulladder.sv,,addsub,,,,,,,,
