# This is a makefile that automates the compilation process for a C program

# Define variables
CC = gcc            # The C compiler
CFLAGS = -Wall      # Compiler flags
LDFLAGS = -lm       # Linker flags
SOURCES = main.c foo.c bar.c   # List of source files
OBJECTS = $(SOURCES:.c=.o)      # Object files to be generated
EXECUTABLE = program            # Name of the final executable

# Default target
all: ${EXECUTABLE}

# Target for the executable
${EXECUTABLE}: ${OBJECTS}
	${CC} ${CFLAGS} $^ -o $@ ${LDFLAGS}

# Target for object files
%.o: %.c
	${CC} ${CFLAGS} -c $< -o $@

# Phony target to clean up object and executable files
.PHONY: clean
clean:
	-rm -f ${OBJECTS} ${EXECUTABLE}