#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Apr 26 08:08:35 2017
# Process ID: 12504
# Current directory: E:/vivado_homework/SCPUwithFPGA/SCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9740 E:\vivado_homework\SCPUwithFPGA\SCPU\SCPU.xpr
# Log file: E:/vivado_homework/SCPUwithFPGA/SCPU/vivado.log
# Journal file: E:/vivado_homework/SCPUwithFPGA/SCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/vivado_homework/SCPUwithFPGA/SCPU/SCPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 736.387 ; gain = 105.020
open_project E:/vivado_homework/SCPU/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/vivado_homework/SCPU/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_RegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALUSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALU_memory_to_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sim_1/new/SCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5036de1aabf34b718ac0266cebc7d9ce --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_sim_behav xil_defaultlib.SCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Mux_RegDst
Compiling module xil_defaultlib.Mux_signExtend
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux_ALUSrc
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux_ALU_memory_to_reg
Compiling module xil_defaultlib.addr_shift
Compiling module xil_defaultlib.Mux_PCSrc
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/xsim.dir/SCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 50.656 ; gain = 0.660
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 08:22:33 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 771.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_sim_behav -key {Behavioral:sim_1:Functional:SCPU_sim} -tclbatch {SCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source SCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File E:/vivado_homework/SCPU1/instruction.txt referenced on E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 773.387 ; gain = 1.758
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 773.387 ; gain = 1.758
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 800.246 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'SCPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj SCPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_PCSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_PCSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_RegDst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_RegDst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/Mux_ALUSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALUSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/instructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU_mem_to_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_ALU_memory_to_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/addr_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sources_1/new/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.srcs/sim_1/new/SCPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 5036de1aabf34b718ac0266cebc7d9ce --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SCPU_sim_behav xil_defaultlib.SCPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.Mux_RegDst
Compiling module xil_defaultlib.Mux_signExtend
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Mux_ALUSrc
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Mux_ALU_memory_to_reg
Compiling module xil_defaultlib.addr_shift
Compiling module xil_defaultlib.Mux_PCSrc
Compiling module xil_defaultlib.SCPU
Compiling module xil_defaultlib.SCPU_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot SCPU_sim_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav/xsim.dir/SCPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 50.719 ; gain = 0.660
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 08:24:27 2017...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 800.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado_homework/SCPU/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "SCPU_sim_behav -key {Behavioral:sim_1:Functional:SCPU_sim} -tclbatch {SCPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source SCPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SCPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 800.246 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run all
run: Time (s): cpu = 00:02:38 ; elapsed = 00:03:38 . Memory (MB): peak = 807.004 ; gain = 6.758
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 807.004 ; gain = 0.000
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 08:54:57 2017...
