Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 88098927bab34f4b8b8fc381841718ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab2_2_1TOP_tb_behav xil_defaultlib.lab2_2_1TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:35]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:36]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 's' [C:/Users/xy424/Documents/VivadoRepository/lab8_1_2/lab8_1_2.srcs/sources_1/imports/new/lab2_2_1.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_dataflow
Compiling module xil_defaultlib.lab2_circuitA_dataflow
Compiling module xil_defaultlib.mux_2to1
Compiling module xil_defaultlib.lab2_2_1
Compiling module xil_defaultlib.SegmentDisplay
Compiling module xil_defaultlib.lab2_2_1TOP
Compiling module xil_defaultlib.lab2_2_1TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_1TOP_tb_behav
