<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_myOLEDrgb_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">12</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 19:25:21 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74d4b42b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74d4b42b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myOLEDrgb_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 19:25:21 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74d4b42b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myOLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 19:25:21 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b9736643</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_myOLEDrgb_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 19:25:21 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b9736643</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 19:25:44 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:74d4b42b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RES</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VCCEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMODEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/cursor_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/myOLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/oled_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/myOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_myOLEDrgb_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/cursor_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/myOLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/oled_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d7ca/hdl/myOLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_myOLEDrgb_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_myOLEDrgb_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myOLEDrgb_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myOLEDrgb_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myOLEDrgb_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_myOLEDrgb_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_myOLEDrgb_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>myOLEDrgb_v1.0</xilinx:displayName>
      <xilinx:coreRevision>22</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240a5363_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbbe136_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c075824_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3afa6a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ed781c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6560bf8c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2247adf3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404922b4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c6cae_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcab2ae_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2673854a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6451d7b2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd95308_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b31eea0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca1a98e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b9c458_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3d449d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c875e2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263bbbf9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f231ba9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d717782_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b946d6c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc53572_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4251c7f0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db37538_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c8b341_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1c7f09_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a88133_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c8820f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df62d60_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecb17cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482e2edc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362424ed_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9e3e35_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7592cd06_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58832e1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e97079_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a145bf3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adeab25_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3292c4cc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406faf87_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704f3a04_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6e6776_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e90e1ab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34596b69_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220c1cfe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0ec3b5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a84d56_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfca3c8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3894a6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55440f3b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d7d5d4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355e6c5f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef21b8d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2697e3a1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5f67d8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359d7040_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec3dc3d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467d929f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c224012_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a1bc11_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a737762_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cc4c39_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2592820_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa2e3a2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5e5dd8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108a58ae_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae9d740_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bf637_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4e7eec_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef5e276_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d21105d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83bafb4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eee879_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a5a6fa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71eaceaa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13549f95_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4bdfbd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab05386_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec3fce_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208d7c16_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d951b6d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b6c514_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169b8c22_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b35a84f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbaf6d4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f390ffb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301a7ceb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14902f43_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ecfb37_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4e94bd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407c99a4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580d3071_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7359ac19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b309542_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8ca979_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2387a4ac_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bad3a3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ba63fb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4c87ab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255213cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b78c1bb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f211d2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220d1302_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709584c6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e22d327_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200c853c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13169261_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635239a9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3dd9cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe79c7a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fa815a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c515f2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67df69b7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a13e9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efa37bc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb9b3cf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e42abc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4226398f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3274bdea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d91ca5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ce2534_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c67e16c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79df5d77_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f455789_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368b5e19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b944f74_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41de6f37_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5044ad1b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a723136_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b7c018_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254021dc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab79ecf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cda8ba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef66ea2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2282b21a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af3b78f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2e81_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e40ae9d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59dfda07_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753a217c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d85162_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401a300f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deb7730_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a446a27_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1837c6c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645f701d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38261658_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6a8053_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61613ae9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fde9ea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67791288_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcc113_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e6731d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb63bff_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a1e19b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e534b1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f022caa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be321b9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3447d3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c129c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9a7d51_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab28390_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f542123_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b3883c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5869c8ad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dae4807_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349b742d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62183ce6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486f1984_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5d1b45_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2bc2b8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6656c4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69db8257_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f4bf5e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bc4bf6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b096657_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75cf4b6f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22611c8b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f05fde1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507aa01_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d605045_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748e112b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5effd2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d094eaf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3123ffee_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2518d1b3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e97e7c1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213db442_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b54a3d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7361e7dc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cf43b3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8635cb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434df246_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c878434_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53adabdb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f86bb83_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ff1c28_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5576fe50_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f368e3a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f7909b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9aa8a5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ffba2e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac06d5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d8cdb1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3333782d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c03ca7a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d50085_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291a77ed_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@803af66_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667dc75_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fabe5d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b1f201_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2626d566_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb91c8e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1133645e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6fc643_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc794e9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d041aa1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33437e4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715053b2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3bdbbf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3fc0ca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548b74a0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c232d53_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c58f89b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eda8248_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6c8bca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4763ad13_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb0c9a3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60649f4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfcb178_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f59bec6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d82aed0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fd16fd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72629f32_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347502bf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a0623_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284e2ef5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87b46fa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c106df_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f2d5d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ad49c1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c63ea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cde74af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e6bbe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692e6c2f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b23da1f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420ab0fa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2c57dd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620daab0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab3892a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25213dec_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ae2d9b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae08914_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402d173e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393b8ef5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33be30b9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33864822_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43fe232d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb66401_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417af88f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51011619_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0bbfa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb003b0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24691478_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bac9c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a21b2e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbd7c3e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fedf2e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1bd4ea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d567217_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511b8e39_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faa5904_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccbfc34_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f24d40e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5965bc09_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74752d95_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcd769_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1deb4a73_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6bbef7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a6a65_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38285047_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3a9604_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b989a8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e94c1fe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ba23c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0d5998_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3887b627_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3287d8ba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3950831_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124c6336_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce098a5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c3b8dd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7c3ce6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f87658a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f1083a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156215a3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddddd13_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234887fd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60747701_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298ff83a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a22448_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148ce01b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a355929_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a42e40_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8592ae6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59110bab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f2efa49_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76da9c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68115a7e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7d1c19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be7c658_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e89b9f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0c68b1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d1407f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54225b80_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5170756d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a8682e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605fa383_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b30516c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2929d9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b74be4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca0d267_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad8c9fb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31419922_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b69168_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792f0912_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1bb2a6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76569dd4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb4aacd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d549530_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76666572_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ddedbe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f134746_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dec1c67_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b2fdd8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fde8ff5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c21ede_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12994e55_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a0ca88_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3256bd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6280c0fe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c455ad6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cf4236_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c91107_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ea411e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43382cde_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f70c9a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd07c33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b19ad2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189b9697_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb3f581_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668ed2de_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54096c95_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129c6d6c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa51207_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2e161c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa94b8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c28aa9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204c870c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1330f2c5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60cadff4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1713b9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22cfc7c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360cc5f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e6afff_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49785c57_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd48b3c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f30cd72_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da00448_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10bd762_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8bfad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2798d76a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4c18e0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4456d7cf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612c9e6e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7195b8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5da5e9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5c0811_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74868315_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f8894_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8a4f64_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d49d660_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c423380_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364f08ab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63810a77_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be08762_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669184e2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d320d48_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e4a591_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c81c26_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d889f8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3c803e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d39239_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aea86f1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2028e4e5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa2fed1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4add504d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239936d1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49957344_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5175d682_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4cf600_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b331607_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b8cd27_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227271de_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6c7525_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0dd301_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c045486_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d39a99b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6850c8c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f3980a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7158dc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435d7442_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f96a39_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe4b167_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d61ee9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e005c05_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ede8945_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1ebd3f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be182f2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a18658d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54de3256_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea8155a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5ebb26_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de2764a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fd5e2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f39664_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c14ecb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47db50e6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afc1a9f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21bfeb5f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bda7b13_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0717c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464cb493_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e64385_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4399f1e1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1367df5a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4130b936_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3af9cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17939dea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be784a7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526cbaf0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2ea298_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3bd3d0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e570017_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ddcd8ac_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5964abc3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535f92b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19272255_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f60a05_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad8f256_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143996db_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1a190f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d942644_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a52021_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b62734_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1a50a7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f23a82f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a5563a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40660c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb16094_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a9b7e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebc9364_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddd341a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66668c6b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78978c00_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782c5cd5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d6b33c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f97394d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aaa7100_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683051f4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3136b24c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306655d0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6953f83e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42392d8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435cd81f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28532846_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/myOLEDrgb_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9bdbf060"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e7f803d1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9b10f933"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c65c29a0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
