git clone --depth 1 --no-tags https://github.com/QifanWang28/SME309_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699702416
git clone --depth 1 --no-tags https://github.com/SherifMohamed2602/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692762007
git clone --depth 1 --no-tags https://github.com/vossi1/nu6509.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699180068
git clone --depth 1 --no-tags https://github.com/muzhiyun/Tang_138K_HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698543314
git clone --depth 1 --no-tags https://github.com/Benisonpin/ADC_LVDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697073345
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-14-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699498567
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-10-Johnson-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698266012
git clone --depth 1 --no-tags https://github.com/HeiHuDie/UCAS-CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698825873
git clone --depth 1 --no-tags https://github.com/Jaya-Bansal/ONN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695789216
git clone --depth 1 --no-tags https://github.com/eslamaoao/Low_Power_Configurable_Multi_Clock_Digital_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697596715
git clone --depth 1 --no-tags https://github.com/FluFFka/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699189517
git clone --depth 1 --no-tags https://github.com/clsf/Problema_1_Monitoramento_Umidade_e_Temperatura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692732837
git clone --depth 1 --no-tags https://github.com/SS1234567890/corundum_13p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696530207
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-2-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694170967
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-3-Sequential-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694691190
git clone --depth 1 --no-tags https://github.com/sk20ecsksjti/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692698870
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-8-4x1Mux-using-2x1Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697307212
git clone --depth 1 --no-tags https://github.com/adrianparvino/myrv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698265231
git clone --depth 1 --no-tags https://github.com/JoyenBenitto/physical-design-exploration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693083052
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-13-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699389246
git clone --depth 1 --no-tags https://github.com/osainhh/9K_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699017988
git clone --depth 1 --no-tags https://github.com/sususjysjy/Linux-on-c906-with-litex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697369652
git clone --depth 1 --no-tags https://github.com/Vmykfmp/NYCU_ICLAB_2023F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695578672
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-11-Ring-and-Gray-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698631420
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-4-Up-Down-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695134283
git clone --depth 1 --no-tags https://github.com/Vikkdsun/IIC_EEPROM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699229286
git clone --depth 1 --no-tags https://github.com/Cal-Poly-RAMP/tapeout-ci-2311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698400480
git clone --depth 1 --no-tags https://github.com/Manancdac/Verilog_lab_CDAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698969089
git clone --depth 1 --no-tags https://github.com/acawhiz/DE10-LITE-Digital-Oscilloscope-with-FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695290816
git clone --depth 1 --no-tags https://github.com/madhumitamukherjee/Ditty_systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699247446
git clone --depth 1 --no-tags https://github.com/Wolfenstein31/RTL-Design-and-Synthesis-of-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693922971
git clone --depth 1 --no-tags https://github.com/Peng-Yuyang-2003/RAW-to-RGB888-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693070805
git clone --depth 1 --no-tags https://github.com/alvin0912/ImageDemosaicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699418533
git clone --depth 1 --no-tags https://github.com/AndrejChoo/AVR_like_core_on_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693976113
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/YosysModuleExporter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698586125
git clone --depth 1 --no-tags https://github.com/almtorres805/eec180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696496161
git clone --depth 1 --no-tags https://github.com/ObrinaOlivewing/DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699442486
git clone --depth 1 --no-tags https://github.com/KONGM1MG/structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698516465
git clone --depth 1 --no-tags https://github.com/eslamaoao/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697594951
git clone --depth 1 --no-tags https://github.com/OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699654994
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-6-Parallel-Adder-Subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696138118
git clone --depth 1 --no-tags https://github.com/birdybro/PartyParrot_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696507287
git clone --depth 1 --no-tags https://github.com/Fireinthesky1/Digital-Clock-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694925450
git clone --depth 1 --no-tags https://github.com/francoriba/ALU-UART-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697449249
git clone --depth 1 --no-tags https://github.com/ycx122/qiaomu-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693708792
git clone --depth 1 --no-tags https://github.com/jpppppppppppppppppppppppp/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694084895
git clone --depth 1 --no-tags https://github.com/sijah/MaxPooling_Verilog_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694514025
git clone --depth 1 --no-tags https://github.com/TheLapisGoat/COA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699242168
git clone --depth 1 --no-tags https://github.com/eslamaoao/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697593972
git clone --depth 1 --no-tags https://github.com/kathtian/ML-based-Feedback-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692821604
git clone --depth 1 --no-tags https://github.com/KanishR1/RISCV_Automatic-Sanitizer-Dispenser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699006484
git clone --depth 1 --no-tags https://github.com/deva2711/RTL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699359592
git clone --depth 1 --no-tags https://github.com/TDIE/cpu_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693866178
git clone --depth 1 --no-tags https://github.com/bassantatef/ATM-based-bank-system-Design-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698603362
git clone --depth 1 --no-tags https://github.com/cp024s/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692951696
git clone --depth 1 --no-tags https://github.com/Sabitabrata2014/Dual-Port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694479101
git clone --depth 1 --no-tags https://github.com/Offliners/NYCU_ICLAB_writeup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698966254
git clone --depth 1 --no-tags https://github.com/exhan100chou/BCH_EUCLIDEAN_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697863725
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-1-Logic-Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693792090
git clone --depth 1 --no-tags https://github.com/bhargav-vlsi/RISCV-Display-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699702873
git clone --depth 1 --no-tags https://github.com/zeyadahmed465/RTL_TO_GDS_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695787093
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-12-One-Digit-BCD-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698936782
git clone --depth 1 --no-tags https://github.com/DishanChulawnasa/SequentialToCombinational.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694040674
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-7-2-Bit-Binary-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696498720
git clone --depth 1 --no-tags https://github.com/pu-cc/tt05-verilog-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692691265
git clone --depth 1 --no-tags https://github.com/kapil-0511/OTFS-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694639785
git clone --depth 1 --no-tags https://github.com/omikami747/grav_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698573957
git clone --depth 1 --no-tags https://github.com/vernamlab/HWGN2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697483187
git clone --depth 1 --no-tags https://github.com/FunPlus007/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695837386
git clone --depth 1 --no-tags https://github.com/Peng-Yuyang-2003/digital-stopwatch-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/693077865
git clone --depth 1 --no-tags https://github.com/NarayanaRavada/risc_v_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695170897
git clone --depth 1 --no-tags https://github.com/Facu-hub-code/tp2_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695325253
git clone --depth 1 --no-tags https://github.com/humna2531/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/692809515
git clone --depth 1 --no-tags https://github.com/tangchang2003/FPGA_Canny.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696349893
git clone --depth 1 --no-tags https://github.com/tusharshenoy/RTL-Day-5-Code-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695720055
git clone --depth 1 --no-tags https://github.com/Davi-Moura14/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696555482
git clone --depth 1 --no-tags https://github.com/SohaibAlaraby/Single_Cycle_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695960225
git clone --depth 1 --no-tags https://github.com/Ahmedtayel22/Digital-IC-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695610357
git clone --depth 1 --no-tags https://github.com/Chill-97068/FPFA_fina_projectl-Elliptic_Curve_Cryptography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/694795999
git clone --depth 1 --no-tags https://github.com/sdmay24-21/ASIC-GuitarPedal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697643999
git clone --depth 1 --no-tags https://github.com/akshatsabavat/verilogStuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/695685835
git clone --depth 1 --no-tags https://github.com/alebld/gowin-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696018087
git clone --depth 1 --no-tags https://github.com/annie910201/ICDC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697190701
git clone --depth 1 --no-tags https://github.com/BrianBeerbower/LED-Matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696559161
git clone --depth 1 --no-tags https://github.com/suraj4840/Binary_to_gray_018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696827526
git clone --depth 1 --no-tags https://github.com/Van-Walker/ToyALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697284537
git clone --depth 1 --no-tags https://github.com/emaarnolfo/TP1-Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696996966
git clone --depth 1 --no-tags https://github.com/OmarBadr108/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699656920
git clone --depth 1 --no-tags https://github.com/briansune/Xilinx-DNA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698281483
git clone --depth 1 --no-tags https://github.com/Sup3Legacy/rv-trng-tt05.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/699847124
git clone --depth 1 --no-tags https://github.com/junior-jl/unic-cass-dpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/698713753
git clone --depth 1 --no-tags https://github.com/OrientalHorizon/Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/696896344
git clone --depth 1 --no-tags https://github.com/theweird-kid/verilog-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697888083
git clone --depth 1 --no-tags https://github.com/Chih-Ling-Wu/SoC_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697760645
git clone --depth 1 --no-tags https://github.com/Punejap/64-Bit-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/697803277
