{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667814905344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667814905344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov  7 17:55:05 2022 " "Processing started: Mon Nov  7 17:55:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667814905344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814905344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814905344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667814905461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667814905461 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1667814913297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-muxWork " "Found design unit 1: mux-muxWork" {  } { { "mux.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913297 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814913297 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "dff.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/dff.vhd" 5 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1667814913297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-a " "Found design unit 1: dff-a" {  } { { "dff.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/dff.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814913298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5-dosth " "Found design unit 1: lab5-dosth" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913298 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814913298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab5_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab5_package " "Found design unit 1: lab5_package" {  } { { "lab5_package.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667814913298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814913298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667814913330 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clk_out lab5.vhd(25) " "VHDL Signal Declaration warning at lab5.vhd(25): used explicit default value for signal \"clk_out\" because signal was never assigned a value" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667814913332 "|lab5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load lab5.vhd(56) " "VHDL Process Statement warning at lab5.vhd(56): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667814913332 "|lab5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "di lab5.vhd(58) " "VHDL Process Statement warning at lab5.vhd(58): signal \"di\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667814913332 "|lab5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clearn lab5.vhd(61) " "VHDL Process Statement warning at lab5.vhd(61): signal \"clearn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667814913332 "|lab5"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[0\]~reg0 qo\[0\]~reg0_emulated qo\[0\]~1 " "Register \"qo\[0\]~reg0\" is converted into an equivalent circuit using register \"qo\[0\]~reg0_emulated\" and latch \"qo\[0\]~1\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[1\]~reg0 qo\[1\]~reg0_emulated qo\[1\]~6 " "Register \"qo\[1\]~reg0\" is converted into an equivalent circuit using register \"qo\[1\]~reg0_emulated\" and latch \"qo\[1\]~6\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[2\]~reg0 qo\[2\]~reg0_emulated qo\[2\]~11 " "Register \"qo\[2\]~reg0\" is converted into an equivalent circuit using register \"qo\[2\]~reg0_emulated\" and latch \"qo\[2\]~11\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[3\]~reg0 qo\[3\]~reg0_emulated qo\[3\]~16 " "Register \"qo\[3\]~reg0\" is converted into an equivalent circuit using register \"qo\[3\]~reg0_emulated\" and latch \"qo\[3\]~16\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[4\]~reg0 qo\[4\]~reg0_emulated qo\[4\]~21 " "Register \"qo\[4\]~reg0\" is converted into an equivalent circuit using register \"qo\[4\]~reg0_emulated\" and latch \"qo\[4\]~21\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[5\]~reg0 qo\[5\]~reg0_emulated qo\[5\]~26 " "Register \"qo\[5\]~reg0\" is converted into an equivalent circuit using register \"qo\[5\]~reg0_emulated\" and latch \"qo\[5\]~26\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[6\]~reg0 qo\[6\]~reg0_emulated qo\[6\]~31 " "Register \"qo\[6\]~reg0\" is converted into an equivalent circuit using register \"qo\[6\]~reg0_emulated\" and latch \"qo\[6\]~31\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qo\[7\]~reg0 qo\[7\]~reg0_emulated qo\[7\]~36 " "Register \"qo\[7\]~reg0\" is converted into an equivalent circuit using register \"qo\[7\]~reg0_emulated\" and latch \"qo\[7\]~36\"" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 66 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1667814913597 "|lab5|qo[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1667814913597 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out_led GND " "Pin \"clk_out_led\" is stuck at GND" {  } { { "lab5.vhd" "" { Text "/home/huhuhu/code/vhdl/lab5/part1/lab5.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667814913607 "|lab5|clk_out_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667814913607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667814913654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667814913950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667814913950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667814913977 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667814913977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667814913977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667814913977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667814913982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov  7 17:55:13 2022 " "Processing ended: Mon Nov  7 17:55:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667814913982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667814913982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667814913982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667814913982 ""}
