/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:11:36 2024 GMT
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 1999-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,xtypes,icarus-misc
PARSING INPUT
ELABORATING DESIGN
 ... done, 0.02 seconds.
RUNNING FUNCTORS
 ... done, 0.02 seconds.
 -F cprop ...
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 618 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 618 dangling signals and 14 events.
 ... done
CALCULATING ISLANDS
 ... done, 0 seconds.
CODE GENERATION
 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5532 hit_count=31507
Icarus Verilog version 13.0 (devel) (s20221226-241-g999bcb6)

Copyright (c) 2000-2023 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg25317ea0" -f"/tmp/ivrlg5317ea0" -p"/tmp/ivrli5317ea0" |/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh5317ea0" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/02_11_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
FST info: dumpfile tb.vcd opened for output.
NEGEDGE 1: weA = 0, weB = 0, addrA = 510, addrB = 0, dinA = 0, dinB = 0
NEGEDGE 2: addrA = 510, doutA = 1020 | addrB = 0, doutB = 0


NEGEDGE 3: weA = 1, weB = 0, addrA = 510, addrB = 10, dinA = 1020, dinB = 0
NEGEDGE 4: addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 5: weA = 1, weB = 1, addrA = 510, addrB = 10, dinA = 1020, dinB = 1245
NEGEDGE 6:  addrA = 510, doutA = 1020 | addrB = 10, doutB = 1245


NEGEDGE 7: weA = 0, weB = 1, addrA = 510, addrB = 0, dinA = 2124, dinB = 1245
NEGEDGE 8: addrA = 510, doutA = 1020 | addrB = 0, doutB = 5555


/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-2492/ram_true_reg_addr_dp_1024x32_verilator/./sim/co_sim_tb/co_sim_ram_true_reg_addr_dp_1024x32_verilator.v:201: $finish called at 160000 (1ps)
