// mcu_subsystem_iopll_1.v

// Generated using ACDS version 18.1.2 277

`timescale 1 ps / 1 ps
module mcu_subsystem_iopll_1 (
		input  wire  rst,         //       reset.reset
		input  wire  refclk,      //      refclk.clk
		output wire  locked,      //      locked.export
		output wire  outclk_0,    //     outclk0.clk
		output wire  cascade_out  // cascade_out.clk
	);

	mcu_subsystem_iopll_1_altera_iopll_181_atfwdny iopll_1 (
		.rst         (rst),         //   input,  width = 1,       reset.reset
		.refclk      (refclk),      //   input,  width = 1,      refclk.clk
		.locked      (locked),      //  output,  width = 1,      locked.export
		.outclk_0    (outclk_0),    //  output,  width = 1,     outclk0.clk
		.cascade_out (cascade_out)  //  output,  width = 1, cascade_out.clk
	);

endmodule
