Cortex M0 Instruction Set Test.

The processor implements the ARMv6-M Thumb instruction set, including a number
of 32-bit instructions that use Thumb-2 technology. The ARMv6-M instruction set
comprises:
1. all of the 16-bit Thumb instructions from ARMv7-M excluding CBZ, CBNZ and IT
2. the 32-bit Thumb instructions BL, DMB, DSB, ISB, MRS and MSR.