

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sat Jul 27 22:49:31 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.097 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 2, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wsp23_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp23"   --->   Operation 20 'read' 'wsp23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 21 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 22 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 23 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp23_cast = zext i3 %wsp23_read"   --->   Operation 24 'zext' 'wsp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %wsp2_read"   --->   Operation 25 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp2_read, i2 0"   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i10 %tmp"   --->   Operation 27 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i11 %zext_ln870_5, i11 %zext_ln870_4"   --->   Operation 28 'add' 'add_ln870_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 29 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_5 = add i11 %add_ln870_4, i11 %wsp23_cast"   --->   Operation 29 'add' 'add_ln870_5' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_5, i4 0"   --->   Operation 30 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870_10 = zext i15 %tmp_45"   --->   Operation 31 'zext' 'zext_ln870_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%wsp1_2_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_10"   --->   Operation 32 'getelementptr' 'wsp1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 33 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln870_11 = zext i8 %wsp1_read"   --->   Operation 34 'zext' 'zext_ln870_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %wsp1_read, i2 0"   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln870_12 = zext i10 %tmp_s"   --->   Operation 36 'zext' 'zext_ln870_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_6 = add i11 %zext_ln870_12, i11 %zext_ln870_11"   --->   Operation 37 'add' 'add_ln870_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 38 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln870_7 = add i11 %add_ln870_6, i11 %wsp11_cast"   --->   Operation 38 'add' 'add_ln870_7' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln870_7, i4 0"   --->   Operation 39 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln870_13 = zext i15 %tmp_46"   --->   Operation 40 'zext' 'zext_ln870_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wsp1_2_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_13"   --->   Operation 41 'getelementptr' 'wsp1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr_1"   --->   Operation 42 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_1 : Operation 43 [2/2] (1.64ns)   --->   "%wsp1_2_load_1 = load i12 %wsp1_2_addr"   --->   Operation 43 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 2 <SV = 1> <Delay = 3.09>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %wsp1_2, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.64ns)   --->   "%wsp1_2_load = load i12 %wsp1_2_addr_1"   --->   Operation 45 'load' 'wsp1_2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 46 [1/2] (1.64ns)   --->   "%wsp1_2_load_1 = load i12 %wsp1_2_addr"   --->   Operation 46 'load' 'wsp1_2_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_2 : Operation 47 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %wsp1_2_load, i64 %wsp1_2_load_1"   --->   Operation 47 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln37 = br i1 %icmp_ln870, void %._crit_edge, void" [patchMaker.cpp:37]   --->   Operation 48 'br' 'br_ln37' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp1_read, i9 0"   --->   Operation 49 'bitconcatenate' 'shl_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i17 %shl_ln870_2"   --->   Operation 50 'zext' 'zext_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln870_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp1_read, i7 0"   --->   Operation 51 'bitconcatenate' 'shl_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i15 %shl_ln870_3"   --->   Operation 52 'zext' 'zext_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp11_read, i7 0"   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %shl_ln"   --->   Operation 54 'zext' 'zext_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln870_2 = add i16 %zext_ln870_1, i16 %zext_ln870_2"   --->   Operation 55 'add' 'add_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i16 %add_ln870_2"   --->   Operation 56 'zext' 'zext_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln870 = add i18 %zext_ln870_3, i18 %zext_ln870"   --->   Operation 57 'add' 'add_ln870' <Predicate = (icmp_ln870)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870, i32 7, i32 17"   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_2 : Operation 59 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 59 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 60 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 60 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln870_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 %wsp2_read, i9 0"   --->   Operation 61 'bitconcatenate' 'shl_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i17 %shl_ln870_4"   --->   Operation 62 'zext' 'zext_ln870_6' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln870_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %wsp2_read, i7 0"   --->   Operation 63 'bitconcatenate' 'shl_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i15 %shl_ln870_5"   --->   Operation 64 'zext' 'zext_ln870_7' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %wsp23_read, i7 0"   --->   Operation 65 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i10 %shl_ln870_1"   --->   Operation 66 'zext' 'zext_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln870_3 = add i16 %zext_ln870_7, i16 %zext_ln870_8"   --->   Operation 67 'add' 'add_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln870_9 = zext i16 %add_ln870_3"   --->   Operation 68 'zext' 'zext_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.79ns)   --->   "%add_ln870_1 = add i18 %zext_ln870_9, i18 %zext_ln870_6"   --->   Operation 69 'add' 'add_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = partselect i11 @_ssdm_op_PartSelect.i11.i18.i32.i32, i18 %add_ln870_1, i32 7, i32 17"   --->   Operation 70 'partselect' 'trunc_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 71 [15/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 71 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.95>
ST_4 : Operation 72 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 72 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [14/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 73 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 74 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 74 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [13/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 75 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 76 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 76 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [12/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 77 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 78 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 78 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [11/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 79 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 80 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 80 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [10/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 81 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 82 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 82 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [9/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 83 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 84 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 84 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [8/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 85 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 86 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 86 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [7/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 87 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 88 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 88 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [6/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 89 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 90 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 90 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [5/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 91 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln870 = or i18 %add_ln870, i18 120"   --->   Operation 92 'or' 'or_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln870_14 = zext i18 %or_ln870"   --->   Operation 93 'zext' 'zext_ln870_14' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_14 : Operation 94 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 94 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 95 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 95 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [4/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 96 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 97 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 97 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 98 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 98 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln870_1 = or i18 %add_ln870_1, i18 120"   --->   Operation 99 'or' 'or_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln870_16 = zext i18 %or_ln870_1"   --->   Operation 100 'zext' 'zext_ln870_16' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 101 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 101 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 102 [3/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 102 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 103 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 103 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 104 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 104 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 105 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 105 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 106 [2/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 106 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i37 %zext_ln870_14, i37 419431"   --->   Operation 107 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870, i32 28, i32 35"   --->   Operation 108 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870, i32 28, i32 33"   --->   Operation 109 'partselect' 'tmp_47' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_103_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_47, i2 0"   --->   Operation 110 'bitconcatenate' 'tmp_103_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_8 = add i8 %tmp_103_cast, i8 %udiv_ln_cast"   --->   Operation 111 'add' 'add_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i8 %urem_ln870"   --->   Operation 112 'trunc' 'trunc_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_9 = add i8 %add_ln870_8, i8 %trunc_ln870"   --->   Operation 113 'add' 'add_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_17 : Operation 114 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 114 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 115 [1/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 115 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.48>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_105_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_9, i4 0"   --->   Operation 116 'bitconcatenate' 'tmp_105_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln870_2 = or i12 %tmp_105_cast, i12 15"   --->   Operation 117 'or' 'or_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln870_15 = zext i12 %or_ln870_2"   --->   Operation 118 'zext' 'zext_ln870_15' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%wsp2_1_addr = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_15"   --->   Operation 119 'getelementptr' 'wsp2_1_addr' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 120 [2/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 120 'load' 'wsp2_1_load' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_18 : Operation 121 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i37 %zext_ln870_16, i37 419431"   --->   Operation 121 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%udiv_ln870_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i37.i32.i32, i37 %mul_ln870_1, i32 28, i32 35"   --->   Operation 122 'partselect' 'udiv_ln870_1_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i6 @_ssdm_op_PartSelect.i6.i37.i32.i32, i37 %mul_ln870_1, i32 28, i32 33"   --->   Operation 123 'partselect' 'tmp_48' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_107_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_48, i2 0"   --->   Operation 124 'bitconcatenate' 'tmp_107_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_10 = add i8 %tmp_107_cast, i8 %udiv_ln870_1_cast"   --->   Operation 125 'add' 'add_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i8 %urem_ln870_1"   --->   Operation 126 'trunc' 'trunc_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_11 = add i8 %add_ln870_10, i8 %trunc_ln870_2"   --->   Operation 127 'add' 'add_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_109_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln870_11, i4 0"   --->   Operation 128 'bitconcatenate' 'tmp_109_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln870_3 = or i12 %tmp_109_cast, i12 15"   --->   Operation 129 'or' 'or_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln870_17 = zext i12 %or_ln870_3"   --->   Operation 130 'zext' 'zext_ln870_17' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%wsp2_1_addr_1 = getelementptr i64 %wsp1_2, i64 0, i64 %zext_ln870_17"   --->   Operation 131 'getelementptr' 'wsp2_1_addr_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 132 [2/2] (1.64ns)   --->   "%wsp2_1_load_1 = load i12 %wsp2_1_addr_1"   --->   Operation 132 'load' 'wsp2_1_load_1' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 19 <SV = 18> <Delay = 3.09>
ST_19 : Operation 133 [1/2] (1.64ns)   --->   "%wsp2_1_load = load i12 %wsp2_1_addr"   --->   Operation 133 'load' 'wsp2_1_load' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 134 [1/2] (1.64ns)   --->   "%wsp2_1_load_1 = load i12 %wsp2_1_addr_1"   --->   Operation 134 'load' 'wsp2_1_load_1' <Predicate = (icmp_ln870)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_19 : Operation 135 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %wsp2_1_load, i64 %wsp2_1_load_1"   --->   Operation 135 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln870)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 136 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.38>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln870_1, void, i1 0, void"   --->   Operation 137 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %empty" [patchMaker.cpp:37]   --->   Operation 138 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.42ns
The critical path consists of the following:
	wire read on port 'wsp11' [8]  (0 ns)
	'add' operation ('add_ln870_7') [24]  (0.777 ns)
	'getelementptr' operation ('wsp1_2_addr_1') [27]  (0 ns)
	'load' operation ('wsp1_2_load') on array 'wsp1_2' [29]  (1.65 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'load' operation ('wsp1_2_load') on array 'wsp1_2' [29]  (1.65 ns)
	'icmp' operation ('icmp_ln870') [31]  (1.06 ns)
	multiplexor before 'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [87]  (0.387 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'add' operation ('add_ln870_3') [65]  (0.775 ns)
	'add' operation ('add_ln870_1') [67]  (0.791 ns)
	'urem' operation ('urem_ln870_1') [76]  (0.959 ns)

 <State 4>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 5>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 6>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 7>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 8>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 9>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 10>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 11>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 12>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 13>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 14>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 15>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 16>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870') [51]  (0.959 ns)

 <State 17>: 0.959ns
The critical path consists of the following:
	'urem' operation ('urem_ln870_1') [76]  (0.959 ns)

 <State 18>: 2.48ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('mul_ln870_1') [70]  (0 ns)
	'add' operation ('add_ln870_10') [74]  (0 ns)
	'add' operation ('add_ln870_11') [78]  (0.838 ns)
	'or' operation ('or_ln870_3') [80]  (0 ns)
	'getelementptr' operation ('wsp2_1_addr_1') [82]  (0 ns)
	'load' operation ('wsp2_1_load_1') on array 'wsp1_2' [83]  (1.65 ns)

 <State 19>: 3.1ns
The critical path consists of the following:
	'load' operation ('wsp2_1_load') on array 'wsp1_2' [58]  (1.65 ns)
	'icmp' operation ('icmp_ln870_1') [84]  (1.06 ns)
	multiplexor before 'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [87]  (0.387 ns)
	'phi' operation ('empty') with incoming values : ('icmp_ln870_1') [87]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
