rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1:1: No timescale set for "test_module".

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1:1: Compile module "work@test_module".

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@test_module
  |vpiParameter:
  \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:test_parameter
    |vpiFullName:work@test_module.test_parameter
    |vpiTypespec:
    \_logic_typespec: , line:2:35, endln:2:40
      |vpiParent:
      \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
  |vpiDefName:work@test_module
  |vpiNet:
  \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiFullName:work@test_module.state_i
  |vpiPort:
  \_port: (state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@test_module.state_i.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_port: (state_i), line:4:24, endln:4:31
      |vpiName:state_i
      |vpiFullName:work@test_module.state_i.state_i
      |vpiActual:
      \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiTypedef:
    \_logic_typespec: , line:2:35, endln:2:40
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:StateWidth
    |vpiFullName:work@top.StateWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiRhs:
    \_constant: , line:11:31, endln:11:32
      |vpiParent:
      \_param_assign: , line:11:18, endln:11:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
  |vpiTypedef:
  \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:state_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiBaseTypespec:
    \_logic_typespec: , line:12:16, endln:12:38
      |vpiRange:
      \_range: , line:12:22, endln:12:38
        |vpiParent:
        \_logic_typespec: , line:12:16, endln:12:38
        |vpiLeftRange:
        \_operation: , line:12:23, endln:12:35
          |vpiParent:
          \_range: , line:12:22, endln:12:38
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (StateWidth), line:12:23, endln:12:33
            |vpiParent:
            \_operation: , line:12:23, endln:12:35
            |vpiName:StateWidth
          |vpiOperand:
          \_constant: , line:12:34, endln:12:35
            |vpiParent:
            \_operation: , line:12:23, endln:12:35
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:36, endln:12:37
          |vpiParent:
          \_range: , line:12:22, endln:12:38
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (StActive), line:13:5, endln:13:28
      |vpiParent:
      \_enum_typespec: (state_e), line:12:3, endln:14:13
      |vpiName:StActive
      |BIN:100100001
      |vpiDecompile:9'b100100001
      |vpiSize:9
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.state_d), line:16:11, endln:16:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:state_d
    |vpiFullName:work@top.state_d
  |vpiRefModule:
  \_ref_module: work@test_module (inst1), line:20:5, endln:20:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:inst1
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:1:1, endln:6:10
    |vpiPort:
    \_port: (state_i), line:21:5, endln:21:23
      |vpiParent:
      \_ref_module: work@test_module (inst1), line:20:5, endln:20:10
      |vpiName:state_i
      |vpiHighConn:
      \_ref_obj: (work@top.inst1.state_i.state_d), line:21:15, endln:21:22
        |vpiParent:
        \_port: (state_i), line:21:5, endln:21:23
        |vpiName:state_d
        |vpiFullName:work@top.inst1.state_i.state_d
        |vpiActual:
        \_logic_net: (work@top.state_d), line:16:11, endln:16:18
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
  |vpiName:work@top
  |vpiVariables:
  \_enum_var: (work@top.state_d), line:16:11, endln:16:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiTypespec:
    \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiName:state_d
    |vpiFullName:work@top.state_d
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:11:14, endln:11:17
      |vpiParent:
      \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:StateWidth
    |vpiFullName:work@top.StateWidth
  |vpiParamAssign:
  \_param_assign: , line:11:18, endln:11:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiRhs:
    \_constant: , line:11:31, endln:11:32
      |vpiParent:
      \_param_assign: , line:11:18, endln:11:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:11:14, endln:11:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.StateWidth), line:11:18, endln:11:28
  |vpiTypedef:
  \_enum_typespec: (state_e), line:12:3, endln:14:13
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiName:inst1
    |vpiFullName:work@top.inst1
    |vpiVariables:
    \_enum_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiTypespec:
      \_enum_typespec: (state_e), line:12:3, endln:14:13
        |vpiParent:
        \_type_parameter: (work@top.inst1.test_parameter)
        |vpiName:state_e
        |vpiBaseTypespec:
        \_logic_typespec: , line:12:16, endln:12:38
          |vpiParent:
          \_enum_typespec: (state_e), line:12:3, endln:14:13
          |vpiRange:
          \_range: , line:12:22, endln:12:38
            |vpiParent:
            \_logic_typespec: , line:12:16, endln:12:38
            |vpiLeftRange:
            \_operation: , line:12:23, endln:12:35
              |vpiParent:
              \_range: , line:12:22, endln:12:38
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.inst1.test_parameter.state_e.StateWidth), line:12:23, endln:12:33
                |vpiParent:
                \_operation: , line:12:23, endln:12:35
                |vpiName:StateWidth
                |vpiFullName:work@top.inst1.test_parameter.state_e.StateWidth
              |vpiOperand:
              \_constant: , line:12:34, endln:12:35
                |vpiParent:
                \_operation: , line:12:23, endln:12:35
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:12:36, endln:12:37
              |vpiParent:
              \_range: , line:12:22, endln:12:38
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiEnumConst:
        \_enum_const: (StActive), line:13:5, endln:13:28
          |vpiParent:
          \_enum_typespec: (state_e), line:12:3, endln:14:13
          |vpiName:StActive
          |BIN:100100001
          |vpiDecompile:9'b100100001
          |vpiSize:9
      |vpiName:state_i
      |vpiFullName:work@top.inst1.state_i
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst1.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiName:test_parameter
      |vpiFullName:work@top.inst1.test_parameter
      |vpiTypespec:
      \_enum_typespec: (state_e), line:12:3, endln:14:13
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:8:1, endln:24:16
    |vpiPort:
    \_port: (state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv, line:18:3, endln:22:5
      |vpiName:state_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.state_d), line:21:15, endln:21:22
        |vpiParent:
        \_port: (state_i), line:4:24, endln:4:31
        |vpiName:state_d
        |vpiFullName:work@top.state_d
        |vpiActual:
        \_enum_var: (work@top.state_d), line:16:11, endln:16:18
      |vpiLowConn:
      \_ref_obj: (work@top.inst1.state_i), line:21:6, endln:21:13
        |vpiParent:
        \_port: (state_i), line:4:24, endln:4:31
        |vpiName:state_i
        |vpiFullName:work@top.inst1.state_i
        |vpiActual:
        \_enum_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:40
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'test_parameter' of type 'type_parameter'
      Object '' of type 'logic_typespec'
    Object 'state_i' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'state_e' of type 'enum_typespec'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'StActive' of type 'enum_const'
    Object 'StateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'StateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'state_d' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'inst1' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'state_e' of type 'enum_typespec'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'StActive' of type 'enum_const'
      Object 'state_i' of type 'enum_var'
        Object 'state_e' of type 'enum_typespec'
          Object '' of type 'logic_typespec'
            Object '' of type 'range'
              Object '' of type 'constant'
              Object '' of type 'constant'
          Object 'StActive' of type 'enum_const'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
      Object 'state_d' of type 'ref_obj'
    Object 'StateWidth' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'StateWidth' of type 'parameter'
      Object '' of type 'constant'
    Object 'state_d' of type 'enum_var'
      Object 'state_e' of type 'enum_typespec'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object 'StActive' of type 'enum_const'
Warning: Removing unelaborated module: \test_module from the design.
Generating RTLIL representation for module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1.1-6.10> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'
      AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:4.24-4.31> str='\state_i' input reg basic_prep port=1 range=[8:0] multirange=[ 0 9 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613
        ATTR \enum_value_100100001:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1.\StActive' bits='010111000111001101110100011000010111010001100101010111110110010100100100011001010110111001110101011011010011000100101110010111000101001101110100010000010110001101110100011010010111011001100101'(192) basic_prep range=[191:0] int=1953068645
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> str='\state_e$enum1.\StActive' logic basic_prep range=[8:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1' bits='0101110001110011011101000110000101110100011001010101111101100101001001000110010101101110011101010110110100110001'(112) basic_prep range=[111:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> bits='100100001'(9) basic_prep range=[8:0] int=289
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e'
        AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> reg basic_prep range=[8:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1' bits='0101110001110011011101000110000101110100011001010101111101100101001001000110010101101110011101010110110100110001'(112) basic_prep range=[111:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
      (* wiretype = "\state_e" *)
      (* enum_value_100100001 = "\state_e$enum1.\StActive" *)
      input reg [8:0] state_i;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1.1-6.10> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:4.24-4.31> str='\state_i' input reg basic_prep port=1 range=[8:0] multirange=[ 0 9 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613
        ATTR \enum_value_100100001:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1.\StActive' bits='010111000111001101110100011000010111010001100101010111110110010100100100011001010110111001110101011011010011000100101110010111000101001101110100010000010110001101110100011010010111011001100101'(192) basic_prep range=[191:0] int=1953068645
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ENUM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e$enum1' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> str='\state_e$enum1.\StActive' logic basic_prep range=[8:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1' bits='0101110001110011011101000110000101110100011001010101111101100101001001000110010101101110011101010110110100110001'(112) basic_prep range=[111:0] int=1853189425
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> bits='100100001'(9) basic_prep range=[8:0] int=289
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> reg basic_prep range=[8:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e$enum1' bits='0101110001110011011101000110000101110100011001010101111101100101001001000110010101101110011101010110110100110001'(112) basic_prep range=[111:0] int=1853189425
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
      (* wiretype = "\state_e" *)
      (* enum_value_100100001 = "\state_e$enum1.\StActive" *)
      input reg [8:0] state_i;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8.1-24.16> str='\top'
      AST_ENUM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> str='\StActive' logic basic_prep range=[8:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> bits='100100001'(9) basic_prep range=[8:0] int=289
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e'
        AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> reg basic_prep range=[8:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:11.18-11.32> str='\StateWidth' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) signed range=[31:0] int=9
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:16.11-16.18> str='\state_d' reg basic_prep range=[8:0] multirange=[ 0 9 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613
        ATTR \enum_value_100100001:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\StActive' bits='010111000101001101110100010000010110001101110100011010010111011001100101'(72) basic_prep range=[71:0] int=1953068645
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:18.3-22.5> str='\inst1'
        AST_CELLTYPE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'
        AST_ARGUMENT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:18.3-22.5> str='\state_i'
          AST_IDENTIFIER <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:21.15-21.22> str='\state_d'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_LOCALPARAM **/
      (* wiretype = "\state_e" *)
      (* enum_value_100100001 = "\StActive" *)
      reg [8:0] state_d;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8.1-24.16> str='\top' basic_prep
      AST_ENUM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='$enum0' logic basic_prep
        AST_ENUM_ITEM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> str='\StActive' logic basic_prep range=[8:0]
          ATTR \enum_base_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:13.5-13.28> bits='100100001'(9) basic_prep range=[8:0] int=289
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_TYPEDEF <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.3-14.13> str='\state_e' basic_prep
        AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> reg basic_prep range=[8:0]
          ATTR \enum_type:
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$enum0' bits='001001000110010101101110011101010110110100110000'(48) basic_prep range=[47:0] int=1853189424
          AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
            AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:11.18-11.32> str='\StateWidth' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001001'(32) basic_prep range=[31:0] int=9
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:16.11-16.18> str='\state_d' reg basic_prep range=[8:0] multirange=[ 0 9 ] multirange_swapped=[ 0 ]
        ATTR \wiretype:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613
        ATTR \enum_value_100100001:
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='\StActive' bits='010111000101001101110100010000010110001101110100011010010111011001100101'(72) basic_prep range=[71:0] int=1953068645
        AST_RANGE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:12.22-12.38> basic_prep range=[8:0]
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000001000'(32) signed basic_prep range=[31:0] int=8
          AST_CONSTANT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_CELL <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:18.3-22.5> str='\inst1' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:0.0-0.0> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:18.3-22.5> str='\state_i' basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:21.15-21.22> str='\state_d' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_LOCALPARAM **/
      (* wiretype = "\state_e" *)
      (* enum_value_100100001 = "\StActive" *)
      reg [8:0] state_d;
      /** AST_ENUM **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module...
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module ===

   Number of wires:                  1
   Number of wire bits:              9
   Number of public wires:           1
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== top ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   top                               1

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.12. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module...
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */
Dumping module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.

(* src = "UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:1.1-6.10" *)
module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
  (* enum_value_100100001 = "\\state_e$enum1.\\StActive" *)
  (* src = "UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:4.24-4.31" *)
  (* wiretype = "\\state_e" *)
  input [8:0] state_i;
  wire [8:0] state_i;
endmodule
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/TypeParameterAsPortTypeWithEnumOfParametrizedWidth/top.sv:8.1-24.16" *)
module top();
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Dumping module `\top'.

Warnings: 1 unique messages, 1 total

Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

