$date
	Wed Dec 16 15:41:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_serialzer $end
$scope module tb_serializer $end
$var wire 16 ! data_in [15:0] $end
$var wire 4 " select_in [3:0] $end
$var wire 1 # data_out $end
$scope module counter_sel_in $end
$var wire 1 $ clk $end
$var wire 1 % init $end
$var reg 4 & count [3:0] $end
$upscope $end
$scope module mux_serializer $end
$var wire 16 ' in [15:0] $end
$var wire 4 ( sel [3:0] $end
$var wire 4 ) t [3:0] $end
$var wire 1 # out $end
$scope module M0 $end
$var wire 4 * in [3:0] $end
$var wire 2 + sel [1:0] $end
$var wire 1 , out $end
$upscope $end
$scope module M1 $end
$var wire 4 - in [3:0] $end
$var wire 2 . sel [1:0] $end
$var wire 1 / out $end
$upscope $end
$scope module M2 $end
$var wire 4 0 in [3:0] $end
$var wire 2 1 sel [1:0] $end
$var wire 1 2 out $end
$upscope $end
$scope module M3 $end
$var wire 4 3 in [3:0] $end
$var wire 2 4 sel [1:0] $end
$var wire 1 5 out $end
$upscope $end
$scope module M4 $end
$var wire 4 6 in [3:0] $end
$var wire 2 7 sel [1:0] $end
$var wire 1 # out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7
bx 6
x5
bx 4
b0 3
x2
bx 1
b0 0
x/
bx .
b0 -
x,
bx +
b0 *
bx )
bx (
b0 '
bx &
z%
z$
x#
bx "
b0 !
$end
#5
b1 *
b1 -
b1 0
b1 3
b1000100010001 !
b1000100010001 '
#10
b0 *
b0 -
b0 0
b0 3
b0 !
b0 '
#15
