// Seed: 3581491200
module module_0 (
    input  wand  id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri1  id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_2  = 32'd90,
    parameter id_22 = 32'd25
) (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 _id_2,
    output tri0 id_3,
    output wire id_4,
    input tri id_5,
    input supply0 id_6,
    input wor id_7,
    input supply1 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    input tri id_15,
    output supply0 id_16,
    output logic id_17,
    output wor id_18,
    input wor id_19,
    input supply1 id_20,
    input tri1 id_21,
    input uwire _id_22
);
  wire id_24;
  wire id_25 [{  id_22  } : id_2];
  ;
  assign id_25 = id_8;
  assign id_18 = 1'b0;
  wire id_26;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_13,
      id_13,
      id_16
  );
  assign modCall_1.id_1 = 0;
  always_comb id_17 <= 1;
endmodule
