# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1465 \
    name flattened_output_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_13 \
    op interface \
    ports { flattened_output_13_address0 { O 8 vector } flattened_output_13_ce0 { O 1 bit } flattened_output_13_we0 { O 1 bit } flattened_output_13_d0 { O 15 vector } flattened_output_13_address1 { O 8 vector } flattened_output_13_ce1 { O 1 bit } flattened_output_13_we1 { O 1 bit } flattened_output_13_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1466 \
    name flattened_output_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_12 \
    op interface \
    ports { flattened_output_12_address0 { O 8 vector } flattened_output_12_ce0 { O 1 bit } flattened_output_12_we0 { O 1 bit } flattened_output_12_d0 { O 15 vector } flattened_output_12_address1 { O 8 vector } flattened_output_12_ce1 { O 1 bit } flattened_output_12_we1 { O 1 bit } flattened_output_12_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1467 \
    name flattened_output_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_11 \
    op interface \
    ports { flattened_output_11_address0 { O 8 vector } flattened_output_11_ce0 { O 1 bit } flattened_output_11_we0 { O 1 bit } flattened_output_11_d0 { O 15 vector } flattened_output_11_address1 { O 8 vector } flattened_output_11_ce1 { O 1 bit } flattened_output_11_we1 { O 1 bit } flattened_output_11_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1468 \
    name flattened_output_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_10 \
    op interface \
    ports { flattened_output_10_address0 { O 8 vector } flattened_output_10_ce0 { O 1 bit } flattened_output_10_we0 { O 1 bit } flattened_output_10_d0 { O 15 vector } flattened_output_10_address1 { O 8 vector } flattened_output_10_ce1 { O 1 bit } flattened_output_10_we1 { O 1 bit } flattened_output_10_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1469 \
    name flattened_output_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_9 \
    op interface \
    ports { flattened_output_9_address0 { O 8 vector } flattened_output_9_ce0 { O 1 bit } flattened_output_9_we0 { O 1 bit } flattened_output_9_d0 { O 15 vector } flattened_output_9_address1 { O 8 vector } flattened_output_9_ce1 { O 1 bit } flattened_output_9_we1 { O 1 bit } flattened_output_9_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1470 \
    name flattened_output_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_8 \
    op interface \
    ports { flattened_output_8_address0 { O 8 vector } flattened_output_8_ce0 { O 1 bit } flattened_output_8_we0 { O 1 bit } flattened_output_8_d0 { O 15 vector } flattened_output_8_address1 { O 8 vector } flattened_output_8_ce1 { O 1 bit } flattened_output_8_we1 { O 1 bit } flattened_output_8_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1471 \
    name flattened_output_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_7 \
    op interface \
    ports { flattened_output_7_address0 { O 8 vector } flattened_output_7_ce0 { O 1 bit } flattened_output_7_we0 { O 1 bit } flattened_output_7_d0 { O 15 vector } flattened_output_7_address1 { O 8 vector } flattened_output_7_ce1 { O 1 bit } flattened_output_7_we1 { O 1 bit } flattened_output_7_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1472 \
    name flattened_output_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_6 \
    op interface \
    ports { flattened_output_6_address0 { O 8 vector } flattened_output_6_ce0 { O 1 bit } flattened_output_6_we0 { O 1 bit } flattened_output_6_d0 { O 15 vector } flattened_output_6_address1 { O 8 vector } flattened_output_6_ce1 { O 1 bit } flattened_output_6_we1 { O 1 bit } flattened_output_6_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1473 \
    name flattened_output_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_5 \
    op interface \
    ports { flattened_output_5_address0 { O 8 vector } flattened_output_5_ce0 { O 1 bit } flattened_output_5_we0 { O 1 bit } flattened_output_5_d0 { O 15 vector } flattened_output_5_address1 { O 8 vector } flattened_output_5_ce1 { O 1 bit } flattened_output_5_we1 { O 1 bit } flattened_output_5_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1474 \
    name flattened_output_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_4 \
    op interface \
    ports { flattened_output_4_address0 { O 8 vector } flattened_output_4_ce0 { O 1 bit } flattened_output_4_we0 { O 1 bit } flattened_output_4_d0 { O 15 vector } flattened_output_4_address1 { O 8 vector } flattened_output_4_ce1 { O 1 bit } flattened_output_4_we1 { O 1 bit } flattened_output_4_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1475 \
    name flattened_output_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_3 \
    op interface \
    ports { flattened_output_3_address0 { O 8 vector } flattened_output_3_ce0 { O 1 bit } flattened_output_3_we0 { O 1 bit } flattened_output_3_d0 { O 15 vector } flattened_output_3_address1 { O 8 vector } flattened_output_3_ce1 { O 1 bit } flattened_output_3_we1 { O 1 bit } flattened_output_3_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1476 \
    name flattened_output_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_2 \
    op interface \
    ports { flattened_output_2_address0 { O 8 vector } flattened_output_2_ce0 { O 1 bit } flattened_output_2_we0 { O 1 bit } flattened_output_2_d0 { O 15 vector } flattened_output_2_address1 { O 8 vector } flattened_output_2_ce1 { O 1 bit } flattened_output_2_we1 { O 1 bit } flattened_output_2_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1477 \
    name flattened_output_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output_1 \
    op interface \
    ports { flattened_output_1_address0 { O 8 vector } flattened_output_1_ce0 { O 1 bit } flattened_output_1_we0 { O 1 bit } flattened_output_1_d0 { O 15 vector } flattened_output_1_address1 { O 8 vector } flattened_output_1_ce1 { O 1 bit } flattened_output_1_we1 { O 1 bit } flattened_output_1_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1478 \
    name flattened_output \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename flattened_output \
    op interface \
    ports { flattened_output_address0 { O 8 vector } flattened_output_ce0 { O 1 bit } flattened_output_we0 { O 1 bit } flattened_output_d0 { O 15 vector } flattened_output_address1 { O 8 vector } flattened_output_ce1 { O 1 bit } flattened_output_we1 { O 1 bit } flattened_output_d1 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'flattened_output'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1479 \
    name output_conv_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1 \
    op interface \
    ports { output_conv_1_address0 { O 5 vector } output_conv_1_ce0 { O 1 bit } output_conv_1_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1480 \
    name output_conv_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_1 \
    op interface \
    ports { output_conv_1_1_address0 { O 5 vector } output_conv_1_1_ce0 { O 1 bit } output_conv_1_1_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1481 \
    name output_conv_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_2 \
    op interface \
    ports { output_conv_1_2_address0 { O 5 vector } output_conv_1_2_ce0 { O 1 bit } output_conv_1_2_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1482 \
    name output_conv_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_3 \
    op interface \
    ports { output_conv_1_3_address0 { O 5 vector } output_conv_1_3_ce0 { O 1 bit } output_conv_1_3_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1483 \
    name output_conv_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_4 \
    op interface \
    ports { output_conv_1_4_address0 { O 5 vector } output_conv_1_4_ce0 { O 1 bit } output_conv_1_4_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1484 \
    name output_conv_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_5 \
    op interface \
    ports { output_conv_1_5_address0 { O 5 vector } output_conv_1_5_ce0 { O 1 bit } output_conv_1_5_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1485 \
    name output_conv_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_6 \
    op interface \
    ports { output_conv_1_6_address0 { O 5 vector } output_conv_1_6_ce0 { O 1 bit } output_conv_1_6_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1486 \
    name output_conv_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_7 \
    op interface \
    ports { output_conv_1_7_address0 { O 5 vector } output_conv_1_7_ce0 { O 1 bit } output_conv_1_7_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1487 \
    name output_conv_1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_8 \
    op interface \
    ports { output_conv_1_8_address0 { O 5 vector } output_conv_1_8_ce0 { O 1 bit } output_conv_1_8_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1488 \
    name output_conv_1_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_9 \
    op interface \
    ports { output_conv_1_9_address0 { O 5 vector } output_conv_1_9_ce0 { O 1 bit } output_conv_1_9_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1489 \
    name output_conv_1_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_10 \
    op interface \
    ports { output_conv_1_10_address0 { O 5 vector } output_conv_1_10_ce0 { O 1 bit } output_conv_1_10_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1490 \
    name output_conv_1_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_11 \
    op interface \
    ports { output_conv_1_11_address0 { O 5 vector } output_conv_1_11_ce0 { O 1 bit } output_conv_1_11_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1491 \
    name output_conv_1_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_12 \
    op interface \
    ports { output_conv_1_12_address0 { O 5 vector } output_conv_1_12_ce0 { O 1 bit } output_conv_1_12_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1492 \
    name output_conv_1_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_13 \
    op interface \
    ports { output_conv_1_13_address0 { O 5 vector } output_conv_1_13_ce0 { O 1 bit } output_conv_1_13_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1493 \
    name output_conv_1_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_14 \
    op interface \
    ports { output_conv_1_14_address0 { O 5 vector } output_conv_1_14_ce0 { O 1 bit } output_conv_1_14_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1494 \
    name output_conv_1_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_15 \
    op interface \
    ports { output_conv_1_15_address0 { O 5 vector } output_conv_1_15_ce0 { O 1 bit } output_conv_1_15_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1495 \
    name output_conv_1_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_16 \
    op interface \
    ports { output_conv_1_16_address0 { O 5 vector } output_conv_1_16_ce0 { O 1 bit } output_conv_1_16_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1496 \
    name output_conv_1_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_17 \
    op interface \
    ports { output_conv_1_17_address0 { O 5 vector } output_conv_1_17_ce0 { O 1 bit } output_conv_1_17_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1497 \
    name output_conv_1_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_18 \
    op interface \
    ports { output_conv_1_18_address0 { O 5 vector } output_conv_1_18_ce0 { O 1 bit } output_conv_1_18_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1498 \
    name output_conv_1_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_19 \
    op interface \
    ports { output_conv_1_19_address0 { O 5 vector } output_conv_1_19_ce0 { O 1 bit } output_conv_1_19_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1499 \
    name output_conv_1_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_20 \
    op interface \
    ports { output_conv_1_20_address0 { O 5 vector } output_conv_1_20_ce0 { O 1 bit } output_conv_1_20_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1500 \
    name output_conv_1_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_21 \
    op interface \
    ports { output_conv_1_21_address0 { O 5 vector } output_conv_1_21_ce0 { O 1 bit } output_conv_1_21_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1501 \
    name output_conv_1_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_22 \
    op interface \
    ports { output_conv_1_22_address0 { O 5 vector } output_conv_1_22_ce0 { O 1 bit } output_conv_1_22_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1502 \
    name output_conv_1_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_23 \
    op interface \
    ports { output_conv_1_23_address0 { O 5 vector } output_conv_1_23_ce0 { O 1 bit } output_conv_1_23_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1503 \
    name output_conv_1_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_24 \
    op interface \
    ports { output_conv_1_24_address0 { O 5 vector } output_conv_1_24_ce0 { O 1 bit } output_conv_1_24_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1504 \
    name output_conv_1_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_25 \
    op interface \
    ports { output_conv_1_25_address0 { O 5 vector } output_conv_1_25_ce0 { O 1 bit } output_conv_1_25_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1505 \
    name output_conv_1_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_26 \
    op interface \
    ports { output_conv_1_26_address0 { O 5 vector } output_conv_1_26_ce0 { O 1 bit } output_conv_1_26_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1506 \
    name output_conv_1_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename output_conv_1_27 \
    op interface \
    ports { output_conv_1_27_address0 { O 5 vector } output_conv_1_27_ce0 { O 1 bit } output_conv_1_27_q0 { I 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_1_27'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName cnn_flow_control_loop_pipe_sequential_init_U
set CompName cnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix cnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


