{"fast just in time translated simulator for asip design": {"filter": "Header Section", "author": ["Zdenek Prikryl", "Jakub Kroustek", "Tomas Hruska", "Dusan Kolar"]}, "validation and optimization of tmr protections for circuits in radiation environments": {"filter": "Header Section", "author": ["Oscar Ruano", "Juan Antonio Maestro", "Pedro Reviriego"]}, "dodt increasing requirements formalism using domain ontologies for improved embedded systems development": {"filter": "Header Section", "author": ["Stefan Farfeleder", "Thomas Moser", "Andreas Krall", "Tor Stalhane", "Herbert Zojer", "Christian Panis"]}, "receiver oeic using a bipolar translinear loop": {"filter": "Header Section", "author": ["Artur Marchlewski", "Horst Zimmermann", "Ingrid Jonak-Auer", "Ewald Wachmann"]}, "a chaos based pseudo random bit generator implemented in fpga device": {"filter": "Header Section", "author": ["Pawel Dabal", "Ryszard Pelka"]}, "future of eda usual suspect or silent hero for successful semiconductor business": {"filter": "Header Section", "author": ["Jurgen Alt"]}, "software defined radio design and implementation of complete platform": {"filter": "Header Section", "author": ["Pawel Pawlowski", "Adam Dabrowski", "Piotr Skrzypek", "Piotr Roszak", "Andrzej Palejko", "Tomasz Walenciak", "Mateusz Mor"]}, "indirect detection of clock skew induced hold time violations on functional paths using scan shift operations": {"filter": "Header Section", "author": ["Tsuyoshi Iwagaki", "Kewal K. Saluja"]}, "a wireless ecg sensor node based on huffman data encoder": {"filter": "Header Section", "author": ["Uros Pesovic", "Sinisa Randic", "Zoran Stamenkovic"]}, "hardware efficient design of variable length fft processor": {"filter": "Header Section", "author": ["Vinay Gautam", "Kailash Chandra Ray", "Pauline Haddow"]}, "abstract modeling and simulation based selective estimation": {"filter": "Header Section", "author": ["Yaseen Zaidi", "Sumit Adhikari", "Christoph Grimm"]}, "test vector overlapping based compression tool for narrow test access mechanism": {"filter": "Manual Removal", "author": ["Jiri Jenicek", "Martin Rozkovec", "Ondrej Novak"]}, "introduction to the systemc ams extension standard": {"filter": "Header Section", "author": ["Karsten Einwich"]}, "testing and design for testability solutions for 3d integrated circuits": {"filter": "Header Section", "author": ["Krishnendu Chakrabarty"]}, "advanced fault tolerant bus for multicore system implemented in fpga": {"filter": "Header Section", "author": ["Martin Straka", "Jan Kastil", "Jaroslav Novotny", "Zdenek Kotasek"]}, "decomposition of multi output logic function in reed muller spectral domain": {"filter": "Header Section", "author": ["Stefan Kolodzinski", "Edward Hrynkiewicz"]}, "design technology and the cloud": {"filter": "Header Section", "author": ["Raul Camposano"]}, "a new hierarchical built in self test with on chip diagnosis for vliw processors": {"filter": "Header Section", "author": ["Markus Ulbricht", "Mario Scholzel", "Tobias Koal", "Heinrich Theodor Vierhaus"]}, "a 5gb s equalizer for usb 3 0 receiver in 65 nm cmos technology": {"filter": "Header Section", "author": ["Jakub Kopanski", "Witold A. Pleskacz", "Dariusz Pienkowski"]}, "hybrid simulation environment for rapid msp430 system design test and validation using mspsim and systemc": {"filter": "Header Section", "author": ["Oliver Stecklina", "Frank Vater", "Thomas Basmer", "Erik Bergmann", "Hannes Menzel"]}, "dynamic placement applications into self adaptive network on fpga": {"filter": "Manual Removal", "author": ["Petr Honzik", "Jiri Kadlec"]}, "cad tool for pll design": {"filter": "Header Section", "author": ["Krzysztof Siwiec", "Tomasz Borejko", "Witold A. Pleskacz"]}, "a 20 pj b 10 w digital receiver based on a new modulation sas for retinal prosthesis application": {"filter": "Header Section", "author": ["Farhad Goodarzy", "Efstratios Skafidas"]}, "small scale energy harvesting principles practices and future trends": {"filter": "Header Section", "author": ["Dong S. Ha"]}, "sige bicmos platform baseline technology for more than moore process module integration": {"filter": "Header Section", "author": ["Bernd Tillack"]}, "behavioral model of trng based on oscillator rings implemented in fpga": {"filter": "Header Section", "author": ["Knut Wold", "Slobodan Petrovic"]}, "failure probability of sram fpga systems with stochastic activity networks": {"filter": "Header Section", "author": ["Cinzia Bernardeschi", "Luca Cassano", "Andrea Domenici"]}, "low power quadrature vco design for medical implant communication service": {"filter": "Header Section", "author": ["Jeong-Ki Kim", "Jihoon Jeong", "Dong Sam Ha", "Hyung-soo Lee"]}, "current sensing methodology for completion detection in self timed systems": {"filter": "Header Section", "author": ["Lukas Nagy", "Viera Stopjakova"]}, "cost effective scaling to 22nm and below technology nodes": {"filter": "Header Section", "author": ["Andrzej J. Strojwas"]}, "an analog perspective on device reliability in 32nm high  metal gate technology": {"filter": "Manual Removal", "author": ["Florian Chouard", "Shailesh More", "Michael Fulde", "Doris Schmitt-Landsiedel"]}, "sample synchronization of multiple multiplexed da and ad converters in fpgas": {"filter": "Header Section", "author": ["Thilo Ohlemueller", "Markus Petri"]}, "comparison of iddt test efficiency in covering opens in srams realised in two different technologies": {"filter": "Header Section", "author": ["Gabor Gyepes", "Juraj Brenkus", "Daniel Arbet", "Viera Stopjakova"]}, "verification of jpeg2000 encoder based on rate and distortion curve analysis": {"filter": "Header Section", "author": ["Damian Modrzyk", "Michal Staworko"]}, "influence of parasitic memory effect on single cell faults in srams": {"filter": "Header Section", "author": ["Sandra Irobi", "Zaid Al-Ars", "Said Hamdioui", "Michel Renovell"]}, "improving performance of robust self adaptive caches by optimizing the switching algorithm": {"filter": "Header Section", "author": ["Liviu Agnola", "Mircea Vladutiu", "Mihai Udrescu", "Lucian Prodan"]}, "reduction of fpga resources for regular expression matching by relation similarity": {"filter": "Header Section", "author": ["Vlastimil Kosar", "Jan Korenek"]}, "an example of display ctrl ip component verification in sce mi based emulation platform": {"filter": "Manual Removal", "author": ["Wlodzimierz Wrona", "Pawel Duc", "Lukasz Barcik", "Wojciech Pietrasina"]}, "fault tolerance of sram based fpga via configuration frames": {"filter": "Header Section", "author": ["Farid Lahrach", "Abderrahim Doumar", "Eric Chatelet"]}, "advanced rectifier and driver for analog vu meter": {"filter": "Header Section", "author": ["Martin Pospisilik", "Milan Adamek"]}}