[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of LPS22HBTR production of ST MICROELECTRONICS from the text:This is information on a product in full production. June 2017  DocID027083 Rev 6 1/49LPS22HB\nMEMS nano pressure sensor: 260-1260 hPa absolute\n digital output barometer\nDatasheet - production data\nFeatures\n\uf0b7260 to 1260 hPa absolute pressure range\n\uf0b7Current consumption down to 3 μA\n\uf0b7High overpressure capability: 20x full-scale \n\uf0b7Embedded temperature compensation \n\uf0b724-bit pressure data output\n\uf0b716-bit temperature data output\n\uf0b7ODR from 1 Hz to 75 Hz\n\uf0b7SPI and I²C interfaces\n\uf0b7Embedded FIFO\n\uf0b7Interrupt functions: Data Ready, FIFO flags, \npressure thresholds\n\uf0b7Supply voltage: 1.7 to 3.6 V\n\uf0b7High shock survivability: 22,000 g\n\uf0b7Small and thin package \n\uf0b7ECOPACK® lead-free compliantApplications\n\uf0b7Altimeters and barometers for portable devices\n\uf0b7GPS applications\n\uf0b7Weather station equipment\n\uf0b7Sport watches\nDescription\nThe LPS22HB is an ultra-compact piezoresistive \nabsolute pressure sensor which functions as a digital output barometer. The device comprises a sensing element and an IC interface which communicates through I\n2C or SPI from the \nsensing element to the application.\nThe sensing element, which detects absolute \npressure, consists of a suspended membrane manufactured using a dedicated process developed by ST. \nThe LPS22HB is available in a full-mold, holed \nLGA package (HLGA). It is guaranteed to operate over a temperature range extending from -40 °C to +85 °C. The package is holed to allow external pressure to reach the sensing element.\n          \nHLGA-10L \n(2.0 x 2.0 x 0.76 mm)\nTable 1. Device summary\nOrder code Temperature range [°C] Package Packing\nLPS22HBTR -40 to +85°C HLGA-10L Tape and reel\nwww.st.com\nContents LPS22HB\n2/49  DocID027083 Rev 6Contents\n1 Block diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\n2 Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 Mechanical and electrical specifications  . . . . . . . . . . . . . . . . . . . . . . . 10\n3.1 Mechanical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n3.2 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113.3 Communication interface characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.3.1 SPI - serial peripheral interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.3.2 I2C - inter-IC control interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.4 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n4 Functionality  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n4.1 Sensing element . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n4.2 IC interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154.3 Factory calibration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154.4 Interpreting pressure readings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n5 FIFO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n5.1 Bypass mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175.2 FIFO mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 185.3 Stream mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 195.4 Dynamic-Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 205.5 Stream-to-FIFO mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215.6 Bypass-to-Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225.7 Bypass-to-FIFO mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 235.8 Retrieving data from FIFO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n6 Application hints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n6.1 Soldering information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n7 Digital interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n7.1 Serial interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n DocID027083 Rev 6 3/49LPS22HB Contents\n497.2 I2C serial interface (CS = High)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n7.2.1 I2C operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n7.3 SPI bus interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n7.3.1 SPI read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n7.3.2 SPI write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 307.3.3 SPI read in 3-wire mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n8 Register mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n9 Register description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n9.1 INTERRUPT_CFG (0Bh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n9.2 THS_P_L (0Ch)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 369.3 THS_P_H (0Dh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 369.4 WHO_AM_I (0Fh) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 369.5 CTRL_REG1 (10h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 379.6 CTRL_REG2 (11h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 389.7 CTRL_REG3 (12h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 399.8 FIFO_CTRL (14h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419.9 REF_P_XL (15h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419.10 REF_P_L (16h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429.11 REF_P_H (17h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429.12 RPDS_L (18h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429.13 RPDS_H (19h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429.14 RES_CONF (1Ah)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 439.15 INT_SOURCE (25h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 439.16 FIFO_STATUS (26h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 449.17 STATUS (27h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 459.18 PRESS_OUT_XL (28h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 459.19 PRESS_OUT_L (29h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469.20 PRESS_OUT_H (2Ah) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469.21 TEMP_OUT_L (2Bh)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469.22 TEMP_OUT_H (2Ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 469.23 LPFP_RES (33h)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nContents LPS22HB\n4/49  DocID027083 Rev 610 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n10.1 HLGA-10L package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47\n11 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48\n DocID027083 Rev 6 5/49LPS22HB List of tables\n49List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. Pin description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . 9\nTable 3. Pressure and temperature sensor characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10Table 4. Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 11\nTable 5. DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 11\nTable 6. SPI slave timing values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTable 7. I\n2C slave timing values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 8. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nTable 9. Serial interface pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\nTable 10. I2C terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2 5\nTable 11. SAD+Read/Write patterns  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 12. Transfer when master is writing one byte to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26Table 13. Transfer when master is writing multiple bytes to slave . . . . . . . . . . . . . . . . . . . . . . . . . . . 27Table 14. Transfer when master is receiving (reading) one byte of data from slave  . . . . . . . . . . . . . 27Table 15. Transfer when master is receiving (reading) multiple bytes of data from slave . . . . . . . . . 27Table 16. Registers address map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 32\nTable 17. Output data rate bit configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 18. Low-pass filter configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nTable 19. Interrupt configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 20. FIFO mode selection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 41\nTable 21. FIFO_STATUS example: OVR/FSS details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44Table 22. Document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 48\nList of figures LPS22HB\n6/49  DocID027083 Rev 6List of figures\nFigure 1. Device architecture block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\nFigure 2. Digital logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\nFigure 3. Pin connections (bottom view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\nFigure 4. SPI slave timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 12\nFigure 5. I2C slave timing diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nFigure 6. Pressure readings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 16\nFigure 7. Bypass mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 8. FIFO mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 9. Stream mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\nFigure 10. Dynamic-Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\nFigure 11. Stream-to-FIFO mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\nFigure 12. Bypass-to-Stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nFigure 13. Bypass-to-FIFO mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 14. LPS22HB electrical connections (top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Figure 15. Read and write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 28\nFigure 16. SPI read protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 29\nFigure 17. Multiple byte SPI read protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Figure 18. SPI write protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 19. Multiple byte SPI write protocol (2-byte example). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30Figure 20. SPI read protocol in 3-wire mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\nFigure 21. “Threshold based” interrupt event. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 22. Interrupt events on INT_DRDY pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nFigure 23. HLGA-10L (2.0 x 2.0 x 0.76 mm typ.) package outline and mechanical dimensions . . . . . 47\n DocID027083 Rev 6 7/49LPS22HB Block diagrams\n491 Block diagrams\nFigure 1. Device architecture block diagram\nFigure 2. Digital logic\n*$06\x15\x13\x14\x18\x14\x14\x14\x1c(&\x10\x14\x14\x18\x16\n\nPin description LPS22HB\n8/49  DocID027083 Rev 62 Pin description\nFigure 3. Pin connections (bottom view)\n\x14\x15\n\x16\n\x18\x17\x14\x13\n\x1b\x1c\n\x1a\x199GGB,2\n6&/\x1263&\n5(6\n6'$\x126',\x126'26'2\x126$\x139''\n*1'*1'\n,17B'5'<\n&6\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x13\x17\x19\n DocID027083 Rev 6 9/49LPS22HB Pin description\n49Table 2. Pin description\nPin number Name Function\n1 Vdd_IO Power supply for I/O pins\n2SCL\nSPCI2C serial clock (SCL)\nSPI serial port clock (SPC)\n3 Reserved Connect to GND\n4SDA\nSDI\nSDI/SDOI2C serial data (SDA)\n4-wire SPI serial data input (SDI)3-wire serial data input/output (SDI/SDO)\n5SDO\nSA04-wire SPI serial data output (SDO)\nI\n2C less significant bit of the device address (SA0)\n6C SSPI enable\nI2C/SPI mode selection \n(1: SPI idle mode / I2C communication enabled; \n0: SPI communication mode / I2C disabled)\n7 INT_DRDY Interrupt or Data Ready8 GND 0 V supply\n9 GND 0 V supply\n10 VDD Power supply\nMechanical and electrical specifications LPS22HB\n10/49  DocID027083 Rev 63 Mechanical and electrical specifications\n3.1 Mechanical characteristics\nVDD = 1.8 V, T = 25 °C, unless otherwise noted.\n          Table 3. Pressure and temperature sensor characteristics\nSymbol Parameter Test condition Min. Typ.(1)Max. Unit\nPressure sensor characteristics\nPTopOperating temperature range -40 +85 °C\nPTfull Full accuracy temperature range 0 +65 °C\nPop Operating pressure range 260 1260 hPa\nPbits Pressure output data 24 bits\nPsens Pressure sensitivity 4096LSB/\nhPa\nPAccRel Relative accuracy  over pressureP = 800 - 1100 hPa\nT = 25 °C±0.1 hPa\nPAccT Absolute accuracy over temperaturePop\nT = 0 to 65 °C\nAfter OPC(2)±0.1\nhPaPop\nT = 0 to 65 °C\nno OPC (2) ±1\nPnoise RMS pressure sensing noise(3) with embedded \nfiltering0.0075hPa \nRMS\nODRPres Pressure output data rate(4)1 \n10255075Hz\nTemperature sensor characteristics\nT\nop Operating temperature range -40 +85 °C\nTsens Temperature sensitivity 100 LSB/°C\nTacc Temperature absolute accuracy  T = 0 to 65 °C ±1.5 °C\nODRT Output temperature data rate(4)1\n10255075Hz\n1. Typical specifications are not guaranteed.\n2. OPC: One-Point Calibration, see RPDS_L (18h) , RPDS_H (19h) .\n3. Pressure noise RMS evaluated in a controlled environment, based on the average standard deviation of 50 measurements \nat highest ODR and with LC_EN bit = 0, EN_LPFP = 1, LPFP_CFG = 1.\n4. Output data rate is configured acting on ODR[2:0] in CTRL_REG1 (10h) .\n DocID027083 Rev 6 11/49LPS22HB Mechanical and electrical specifications\n493.2 Electrical characteristics\nVDD = 1.8 V, T = 25 °C, unless otherwise noted.\nTable 4. Electrical characteristics\nSymbol Parameter T est condition Min. T yp.(1)\n1. Typical specifications are not guaranteed.Max. Unit\nVDD Supply voltage 1.7 3.6 V\nVdd_IO IO supply voltage 1.7 Vdd+0.1 V\nIdd Supply current @ ODR 1 Hz\nLC_EN bit = 012\nμA\n@ ODR 1 Hz\nLC_EN bit = 13\nIddPdnSupply current in power-down \nmode1 μA\nTable 5. DC characteristics\nSymbol Parameter Condition Min. T yp. Max. Unit\nDC input characteristics\nVilLow-level input voltage \n(Schmitt buffer)- - - 0.2 * Vdd_IO V\nVihHigh-level input voltage \n(Schmitt buffer)- 0.8 * Vdd_IO - - V\nDC output characteristics\nVol Low-level output voltage - - 0.2 V\nVoh High-level output voltage Vdd_IO - 0.2 - - V\nMechanical and electrical specifications LPS22HB\n12/49  DocID027083 Rev 63.3 Communication interface characteristics\n3.3.1 SPI - serial peripheral interface\nSubject to general operating conditions for Vdd and TOP.\nFigure 4. SPI slave timing diagram\nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.Table 6. SPI slave timing values\nSymbol ParameterValue(1) \n1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on \ncharacterization results, not tested in production.Unit\nMin Max\ntc(SPC) SPI clock cycle 100 ns\nfc(SPC) SPI clock frequency 10 MHz\ntsu(CS) CS setup time 6\nnsth(CS) CS hold time 8\ntsu(SI) SDI input setup time 5\nth(SI) SDI input hold time 15\ntv(SO) SDO valid output time 50\nth(SO) SDO output hold time 9\ntdis(SO) SDO output disable time 50\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x13\x18\x15\n DocID027083 Rev 6 13/49LPS22HB Mechanical and electrical specifications\n493.3.2 I2C - inter-IC control interface\nSubject to general operating conditions for Vdd and TOP.\nFigure 5. I2C slave timing diagram\nNote: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.Table 7. I2C slave timing values\nSymbol Parameter (1)I²C standard mode(1)I²C fast mode(1)\nUnitMin Max Min Max\nf(SCL) SCL clock frequency 0 100 0 400 kHz\ntw(SCLL) SCL clock low time 4.7 1.3\nμs\ntw(SCLH) SCL clock high time 4.0 0.6\ntsu(SDA) SDA setup time 250 100 ns\nth(SDA) SDA data hold time 0 3.45 0 0.9 μs\nth(ST) ST ART condition hold time 4 0.6\nμstsu(SR)Repeated ST ART condition \nsetup time4.7 0.6\ntsu(SP) STOP condition setup time 4 0.6\ntw(SP:SR)Bus free time between STOP\nand ST ART condition4.7 1.3\n1. Data based on standard I2C protocol requirement, not tested in production.\n6'$\x03\n6&/\x03\x03\nWVX\x0b63\x0c\x03\nWZ\x0b6&//\x0c\x03WVX\x0b6'$\x0cWVX\x0b65\x0c\x03\nWK\x0b67\x0c\x03 WZ\x0b6&/+\x0c\x03WK\x0b6'$\x0cWZ\x0b63\x1d65\x0c\x0367$57\x035(3($7('\n67$57\x03\n672367$57\nMechanical and electrical specifications LPS22HB\n14/49  DocID027083 Rev 63.4 Absolute maximum ratings\nStress above those listed as “Absolute maxi mum ratings” may cause permanent damage to \nthe device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.\nNote: Supply voltage on any pin should never exceed 4.8 V.\n          Table 8. Absolute maximum ratings\nSymbol Ratings Maximum value Unit\nVdd Supply voltage -0.3 to 4.8 V\nVdd_IO I/O pins supply voltage -0.3 to 4.8 V\nVin Input voltage on any control pin -0.3 to Vdd_IO +0.3 V\nP Overpressure 2 MPa\nTSTG Storage temperature range -40 to +125 °C\nESD Electrostatic discharge protection 2 (HBM) kV\nThis device is sensitive to mechanical shock, improper handling can cause \npermanent damage to the part.\nThis device is sensitive to electrostatic discharge (ESD), improper handling can \ncause permanent damage to the part.\n\n DocID027083 Rev 6 15/49LPS22HB Functionality\n494 Functionality\nThe LPS22HB is a high-resol ution, digital output pressure sensor packaged in an HLGA full-\nmold package. The complete de vice includes a sensing element based on a piezoresistive \nWheatstone bridge approach, and an IC interface which communicates a digital signal from the sensing element to the application.\n4.1 Sensing element\nAn ST proprietary process is used to obtain a silicon membrane for MEMS pressure \nsensors. When pressure is applied, the membrane deflection induces an imbalance in the Wheatstone bridge piezoresistances whose output signal is converted by the IC interface.\n4.2 IC interface\nThe complete measurement chain is composed  of a low-noise amplifier which converts the \nresistance unbalance of the MEMS sensors (p ressure and temperature) into an analog \nvoltage using an analog-to-digital converter.\nThe pressure and temperature data may be ac cessed through an I²C/SPI interface thus \nmaking the device particularly suitable fo r direct interfacing with a microcontroller.\nThe LPS22HB features a Data-Ready signal whic h indicates when a new set of measured \npressure and temperature data are available, th us simplifying data synchronization in the \ndigital system that uses the device.\n4.3 Factory calibration\nThe trimming values are stored inside the device in a non-volatile structure. When the \ndevice is turned on, the trimming paramete rs are downloaded into the registers to be \nemployed during the normal operation which allows the device to be used without requiring \nany further calibration.\n4.4 Interpreting pressure readings\nThe pressure data are stored in 3 registers: PRESS_OUT_H (2Ah) , PRESS_OUT_L (29h) , \nand PRESS_OUT_XL (28h) . The value is expressed as 2’s complement. \nTo obtain the pressure in hPa, take the two’s complement of the complete word and then \ndivide by 4096 LSB/hPa.\nFunctionality LPS22HB\n16/49  DocID027083 Rev 6Figure 6. Pressure readings\nEquation 1\nEquation 2\n\n DocID027083 Rev 6 17/49LPS22HB FIFO\n495 FIFO\nThe LPS22HB embeds 32 slots of 40-bit data FIFO to store the pressure and temperature \noutput values. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work according to seven different modes: Bypass mode, FIFO mode, Stream mode, Dynamic-Stream mode, Stream-to-FIFO mode, Bypass-to-Stream and Bypass-to-FIFO mode. The FIFO buffer is enabled when the FIFO_EN bit in CTRL_REG2 (11h)  is set to '1' and each \nmode is selected by the FIFO_MODE[2:0] bits in FIFO_CTRL (14h) . Programmable FIFO \nthreshold status, FIFO overrun events and the number of unread samples stored are available in the FIFO_STATUS (26h)  register and can be set to generate dedicated \ninterrupts on the INT_DRDY pad using the CTRL_REG3 (12h)  register.\nFIFO_STATUS (26h) (FTH_FIFO) goes to '1' when the number of unread samples \n(FIFO_STATUS (26h) (FSS5:0)) is greater than or equal to WTM[4:0] in FIFO_CTRL (14h) . \nIf FIFO_CTRL (14h) (WTM4:0) is equal to 0, FIFO_STATUS (26h) (FTH_FIFO) goes to '0'.\nFIFO_STATUS (26h) (OVRN) is equal to '1' if a FIFO slot is overwritten.\nFIFO_STATUS (26h) (FSS5:0) contains stored data levels of unread samples; when \nFSS[5:0] is equal to '000000' FIFO is empty, when FSS[5:0] is equal to '100000' FIFO is full and the unread samples are 32.\nTo guarantee the switching into and out of FIFO mode, discard the first sample acquired.\n5.1 Bypass mode\nIn Bypass mode ( FIFO_CTRL (14h) (FMODE2:0)=000), the FIFO is not operational and it \nremains empty.\nBypass mode is also used to reset the FIFO when in FIFO mode.\nAs described in the next figure, for each channel only the first address is used. When new \ndata is available, the older data is overwritten.\nFigure 7. Bypass mode\n\nFIFO LPS22HB\n18/49  DocID027083 Rev 65.2 FIFO mode\nIn FIFO mode ( FIFO_CTRL (14h) (FMODE2:0) = 001) data from the output \nPRESS_OUT_XL (28h) , PRESS_OUT_L (29h) , PRESS_OUT_H (2Ah)  and TEMP_OUT_L \n(2Bh) , TEMP_OUT_H (2Ch)  are stored in the FIFO until it is overwritten.\nTo reset FIFO content, in Bypass mode the value '000' must be written in FIFO_CTRL \n(14h) (FMODE2:0). After this reset command, it is possible to restart FIFO mode, writing the \nvalue '001' in FIFO_CTRL (14h) (FMODE2:0).\nFIFO buffer memorizes 32 levels of data but the depth of the FIFO can be resized by setting \nthe CTRL_REG2 (11h) (STOP_ON_FTH) bit. If the STOP_ON_FTH bit is set to '1', FIFO \ndepth is limited to FIFO_CTRL (14h) (WTM4:0) + 1 data.\nA FIFO threshold interrupt can be enabled (F_OVR bit in CTRL_REG3 (12h)  in order to be \nraised when the FIFO is filled to the level specified by the WTM4:0 bits of FIFO_CTRL \n(14h) . When a FIFO threshold interrupt occurs, the first data has been overwritten and the \nFIFO stops collecting data from the input pressure and temperature.\nFigure 8. FIFO mode\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x17\x15\x1b\n\n DocID027083 Rev 6 19/49LPS22HB FIFO\n495.3 Stream mode\nStream mode ( FIFO_CTRL (14h) (FMODE2:0) = 010) provides continuous FIFO update: as \nnew data arrive, the older is discarded.\nOnce the entire FIFO has been read, the last data read remains in the FIFO and hence once \na new sample is acquired, the FIFO_STATUS (26h) (FSS5:0) value rises from 0 to 2.\nAn overrun interrupt can be enabled, CTRL_REG3 (12h) (F_OVR) = '1', in order to inform \nwhen the FIFO is full and eventually read its content all at once. If an overrun occurs, the oldest sample in FIFO is overwritten, so if the FIFO was empty, the lost sample has already been read.\nFigure 9. Stream mode\nIn the latter case reading all FIFO content before an overrun interrupt has occurred, the first \ndata read is equal to the last already read in the previous burst, so the number of new data available in FIFO depends on the previous reading.\n\nFIFO LPS22HB\n20/49  DocID027083 Rev 65.4 Dynamic-Stream mode\nIn Dynamic-Stream mode ( FIFO_CTRL (14h) (FMODE2:0) = 110) after emptying the FIFO, \nthe first new sample that arrives becomes the first to be read in a subsequent read burst. In this way, the number of new data available in FIFO does not depend on the previous reading.\nIn Dynamic-Stream mode FIFO_STATUS (26h) (FSS5:0) is the number of new pressure and \ntemperature samples available in the FIFO buffer.\nStream Mode is intended to be used to read all 32 samples of FIFO within an ODR after \nreceiving an overrun signal.\nDynamic-Stream is intended to be used to read FIFO_STATUS (26h) (FSS5:0) samples \nwhen it is not possible to guarantee reading data within an ODR.\nAlso, a FIFO threshold interrupt on the INT_DRDY pad through CTRL_REG3 (12h) (F_FTH) \ncan be enabled in order to read data from the FIFO and leave free memory slots for incoming data.\nFigure 10. Dynamic-Stream mode\n\n DocID027083 Rev 6 21/49LPS22HB FIFO\n495.5 Stream-to-FIFO mode\nIn Stream-to-FIFO mode ( FIFO_CTRL (14h) (FMODE2:0) = 011), FIFO behavior changes \naccording to the INT_SOURCE(IA) bit. When the INT_SOURCE(IA) bit is equal to '1', FIFO operates in FIFO mode. When the INT_SOURCE(IA) bit is equal to '0', FIFO operates in Stream mode.\nAn interrupt generator can be set to the desired configuration through INTERRUPT_CFG \n(0Bh) . \nThe INTERRUPT_CFG (0Bh) (LIR) bit should be set to '1' in order to have latched interrupt.\nFigure 11. Stream-to-FIFO mode\n\nFIFO LPS22HB\n22/49  DocID027083 Rev 65.6 Bypass-to-Stream mode\nIn Bypass-to-Stream mode ( FIFO_CTRL (14h) (FMODE2:0) = '100'), data measurement \nstorage inside FIFO operates in Stream mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).\nAn interrupt generator can be set to the desired configuration through INTERRUPT_CFG \n(0Bh) .\nThe INTERRUPT_CFG (0Bh) (LIR) bit should be set to '1' in order to have latched interrupt.\nFigure 12. Bypass-to-Stream mode\n\n DocID027083 Rev 6 23/49LPS22HB FIFO\n495.7 Bypass-to-FIFO mode\nIn Bypass-to-FIFO mode ( FIFO_CTRL (14h) (FMODE2:0) = '111'), data measurement \nstorage inside FIFO operates in FIFO mode when INT_SOURCE(IA) is equal to '1', otherwise FIFO content is reset (Bypass mode).\nAn interrupt generator can be set to the desired configuration through INTERRUPT_CFG \n(0Bh) .\nThe INTERRUPT_CFG (0Bh)  (LIR) bit should be set to '1' in order to have latched interrupt.\nFigure 13. Bypass-to-FIFO mode\n5.8 Retrieving data from FIFO\nFIFO data is read from PRESS_OUT (Addr. reg 28h,29h,2Ah) and TEMP_OUT (Addr. reg \n2Bh,2Ch). \nEach time data is read from the FIFO, the oldest data are placed in the PRESS_OUT_XL \n(28h) , PRESS_OUT_L (29h) , PRESS_OUT_H (2Ah) , TEMP_OUT_L (2Bh)  and \nTEMP_OUT_H (2Ch)  registers and both single-read and read-burst operations can be \nused.\nThe device automatically updates the reading address and it rolls back to 28h when register \n2Ch is reached. In order to read all FIFO levels in multiple byte reading, 160 bytes (5 output registers by 32 levels) must be read.\n\nApplication hints LPS22HB\n24/49  DocID027083 Rev 66 Application hints\nFigure 14. LPS22HB electrical connections (top view)\nThe device power supply must be provided through the VDD line; a power supply \ndecoupling capacitor C1 (100 nF) must be placed as near as possible to the supply pads of the device. Depending on the application, an additional capacitor of 4.7 μF could be placed \non VDD line.\nThe functionality of the device and the measured data outputs are selectable and accessible \nthrough the I²C/SPI interface. When using the I\n2C, CS must be tied to Vdd_IO.\nAll the voltage and ground supplies must be present at the same time to have proper \nbehavior of the IC (refer to Figure 14 ). It is possible to remove VDD while maintaining \nVdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.\n6.1 Soldering information\nThe HLGA package is compliant with the ECOP ACK® standard, and it is qualified for \nsoldering heat resistance according to JEDEC J-STD-020.\x14\x13\n*1'\x1b\x1c\n\x16\x18\x17\x1a\n\x19\x14\n\x159GGB,2\n6&/\x1263&\n6'$\x126',\x126'2\n6'2\x126$\x139''\n,17B'5'<\n&6*1'\n&\x14*1'\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x14\x16\x13\n DocID027083 Rev 6 25/49LPS22HB Digital interfaces\n497 Digital interfaces\n7.1 Serial interfaces\nThe registers embedded in the LPS22HB may be accessed through both the I²C and SPI \nserial interfaces. The latter may be SW config ured to operate either in 3-wire or 4-wire \ninterface mode.\nThe serial interfaces are mapped onto the same pads. T o select/exploit the I²C interface, the \nCS line must be tied high (i.e. connected to Vdd_IO).\n7.2 I2C serial interface (CS = High)\nThe LPS22HB I²C is a bus slave. The I²C is em ployed to write data into registers whose \ncontent can also be read back.\nThe relevant I²C terminology is given in  Table 10.\nThere are two signals associated with the I²C bus:  the serial clock line (SCL) and the serial \ndata line (SDA). The latter is a bidirectional  line used for sending and receiving the data \nto/from the interface. Both lines have to be connected to Vdd_IO through pull-up resistors.\nThe I²C interface is compliant with fast mode (4 00 kHz) I²C standards as well as with the \nnormal mode.Table 9. Serial interface pin description\nPin name Pin description\nCSSPI enable\nI²C/SPI mode selection (1: SPI idle mode / I2C communication enabled; 0: SPI \ncommunication mode / I2C disabled)\nSCL/SPCI²C serial clock (SCL)\nSPI serial port clock (SPC)\nSDA \nSDI \nSDI/SDOI²C serial data (SDA)4-wire SPI serial data input (SDI)3-wire serial data input /output (SDI/SDO)\nSDO \nSAOSPI serial data output (SDO)\nI²C less significant bit of the device address (SA0)\nTable 10. I2C terminology\nT erm Description\nTransmitter The device which sends data to the bus\nReceiver The device which receives data from the bus\nMaster The device which initiates a transfer, generates clock signals and terminates a transfer\nSlave The device addressed by the master\nDigital interfaces LPS22HB\n26/49  DocID027083 Rev 67.2.1 I2C operation\nThe transaction on the bus is started through a ST ART (ST) signal. A start condition is \ndefined as a HIGH-to-LOW transition on the data  line while the SCL line is held HIGH. After \nthe master has transmitted this, the bus is considered busy. The next data byte transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit \ntells whether the master is receiving data from the slave or transmitti ng data to the slave. \nWhen an address is sent, each device in the system compares the first seven bits after a start \ncondition with its address. If they match, the device considers itself addressed by the master.\nThe slave address (SAD) associated to the LPS22HB is 101 110xb. The SDO /SA0 pad can \nbe used to modify the less sign ificant bit of the device addres s. If the SA0 pad is connected \nto voltage supply , LSb is ‘1’ (address 101 1 101b), otherwise if the SA0 pad is connected to ground, the LSb value is ‘0’ (address 101 1 100b). This solution permits connecting and addressing two different LPS22HB devi ces to the same I²C lines.\nData transfer with acknowledge is mandatory . The transmitter must release the SDA line \nduring the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of  the acknowledge clock pulse. A receiver which \nhas been addressed is obliged to generate an  acknowledge after each byte of data received.\nThe I\n2C embedded inside the ASIC behaves like a slave device and the following protocol \nmust be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge has been returned (SAK), an 8-bit sub-address will be transmitted (SUB): the 7 LSB represent the actual register address while the MSB has no meaning. The IF_ADD_INC bit in CTRL_REG2 (11h)  enables sub-address auto increment (IF_ADD_INC \nis '1' by default), so if IF_ADD_INC = '1' the SUB (sub-address) will be automatically increased to allow multiple data read/write.\nThe slave address is completed with a Read/Write bit. If the bit is ‘1’ (Read), a repeated \nST ART (SR) condition must be issued after the two sub-address bytes; if the bit is ‘0’ (Write) the master will transmit to the sl ave with direction unchanged. Table 11  explains how the \nSAD+read/write bit pattern is composed, listing all the possible configurations.\nTable 11. SAD+Read/Write patterns\nCommand SAD[6:1] SAD[0] = SA0 R/W SAD+R/W\nRead 101 1 10 0 1 101 1 1001 (B9h)\nWrite 101 1 10 0 0 1011 1000 (B8h)\nRead 101 1 10 1 1 101 1 101 1 (BBh)\nWr i t e 1 0 111 0 1 0 1 0 111 0 1 0  ( B A h )\nTable 12. Transfer when master is writing one byte to slave\nMaster ST SAD + W SUB DA T A SP\nSlave SAK SAK SAK\n DocID027083 Rev 6 27/49LPS22HB Digital interfaces\n49Data are transmitted in byte fo rmat (DA T A). Each data transfer contains 8 bits. The number \nof bytes transferred per transfer is unlimited. Da ta is transferred with the most significant bit \n(MSb) first. If a receiver cannot receive anot her complete byte of data until it has performed \nsome other functions, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases \nthe data line. If a slave receiver does not ack nowledge the slave address (i.e. it is not able to \nreceive because it is performing some real-tim e function), the data line must be kept HIGH \nby the slave. The master can then abort the transfer. A LOW-to-HIGH transition on the SDA \nline while the SCL line is HIGH is defined as  a STOP condition. Each data transfer must be \nterminated by the generation  of a STOP (SP) condition.\nIn order to read multiple bytes incrementing the register address, it is necessary to assert \nthe most significant bit of the sub-address fiel d. In other words, SUB(7) must be equal to 1 \nwhile SUB(6-0) represents the addres s of the first register to be read.\nIn the presented communication format MAK is Master acknowledge and NMAK is no \nmaster acknowledge.Table 13. Transfer when master is writing multiple bytes to slave\nMaster ST SAD + W SUB DA T A DA T A SP\nSlave SAK SAK SAK SAK\nTable 14. Transfer when master is receiving (reading) one byte of data from slave\nMaster ST SAD + W SUB SR SAD + R NMAK SP\nSlave SAK SAK SAK DA T A\nTable 15. Transfer when master is receiving (reading) multiple bytes of data from slave\nMaster ST SAD+W SUB SR SAD+R MAK MAK NMAK SP\nSlave SAK SAK SAK DA T A DA T A DA T A\nDigital interfaces LPS22HB\n28/49  DocID027083 Rev 67.3 SPI bus interface\nThe LPS22HB SPI is a bus slave. The SPI allows writing to and reading from the registers of \nthe device.\nThe serial interface interacts with the application using 4 wires: CS, SPC, SDI and SDO .\nFigure 15. Read and write protocol\nCS is the serial port enable and it is controlled by the SPI master. It goes low at the start of \nthe transmission and returns to high at the end. SPC is the serial port clock and it is \ncontrolled by the SPI master. It is stopped high when CS is high (no transmission). SDI and \nSDO are respectively the serial port data input and output. Those lines are driven at the \nfalling edge of SPC and should be captured at the rising edge of SPC.\nBoth the read register and write register commands are completed in 16 clock pulses or \nmultiples of 8 in the case of multiple read/writ e bytes. Bit duration is the time between two \nfalling edges of SPC. The first bit (bit 0) starts  at the first falling edge of SPC after the falling \nedge of CS while the last bit (bit 15, bit 23,...) starts at the last falling edge of SPC just before \nthe rising edge of CS.\nbit 0: RW bit. When 0, the data DI(7:0) is written into the device. When  1, the data DO(7:0) \nfrom the device is read. In the la tter case, the chip will drive SDO at the start of bit 8.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data  that is written into the device (MSb first). \nbit 8-15 : data DO(7:0) (read mode). This is the data  that is read from the device (MSb first). \nIn multiple read/write commands further blocks  of 8 clock periods are added. When the \nIF_ADD_INC bit is 0, the address used to read/write data remains the same  for every block. \nWhen the IF_ADD_INC bit is 1, the addres s used to read/write da ta is incremented  at every \nblock.\nThe function and the behavior of SDI and SDO remain unchanged.&6\n63&\n6',\n6'25:\n$'\x18 $'\x17 $'\x16 $'\x15 $'\x14 $'\x13',\x1a ',\x19 ',\x18 ',\x17 ',\x16 ',\x15 ',\x14 ',\x13\n'2\x1a '2\x19 '2\x18 '2\x17 '2\x16 '2\x15 '2\x14 '2\x13$'\x19\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x14\x16\x1a\n DocID027083 Rev 6 29/49LPS22HB Digital interfaces\n497.3.1 SPI read\nFigure 16. SPI read protocol\nThe SPI read command is performed with 16 clock pulses. The multiple byte read command \nis performed by adding blocks of 8 clock pulses to the previous one.\nbit 0: READ bit. The value is 1.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DO(7:0) (read mode). This is the data that is read from the device (MSb first).\nbit 16-... : data DO(...-8). Further data in multiple byte reads .\nFigure 17. Multiple byte SPI read protocol (2-byte example)&6\n63&\n6',\n6'25:\n'2\x1a'2\x19'2\x18'2\x17'2\x16'2\x15'2\x14'2\x13$'\x18 $'\x17$'\x16 $'\x15 $'\x14 $'\x13$'\x19\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x14\x17\x13\n$4\n41$\n4%*\n4%0\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x15\x13\x17\nDigital interfaces LPS22HB\n30/49  DocID027083 Rev 67.3.2 SPI write\nFigure 18. SPI write protocol\nThe SPI write command is performed with 16 cl ock pulses. The multiple byte write command \nis performed by adding blocks of 8 clock pulses to the previous one.\nbit 0: WRITE bit. The value is 0.\nbit 1-7 : address AD(6:0). This is the ad dress field of the indexed register.\nbit 8-15 : data DI(7:0) (write mode). This is the data that is written in the device (MSb first).\nbit 16-... : data DI(...-8). Further data in multiple byte writes.\nFigure 19. Multiple byte SPI write protocol (2-byte example)&6\n63&\n6',\n5: ',\x1a ',\x19 ',\x18 ',\x17 ',\x16 ',\x15 ',\x14 ',\x13\n$'\x18 $'\x17 $'\x16 $'\x15 $'\x14 $'\x13$'\x19\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x16\x16\x1a\n&6\n63&\n6',\n5:\n$'\x18 $'\x17$'\x16 $'\x15 $'\x14 $'\x13',\x1a ',\x19 ',\x18 ',\x17 ',\x16 ',\x15 ',\x14 ',\x13 ',\x14\x18\x03',\x14\x17\x03',\x14\x16\x03',\x14\x15\x03',\x14\x14\x03',\x14\x13\x03',\x1c ',\x1b\n$'\x19\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x16\x16\x1c\n DocID027083 Rev 6 31/49LPS22HB Digital interfaces\n497.3.3 SPI read in 3-wire mode\nA 3-wire mode is entered by setting bit SIM to ‘1’ (SPI serial interface mode selection) in \nCTRL_REG1 (10h) .\nFigure 20. SPI read protocol in 3-wire mode\nThe SPI read command is performed with 16 clock pulses:\nbit 0: READ bit. The value is 1.\nbit 1-7 : address AD(6:0). This is the address field of the indexed register.\nbit 8-15 : data DO(7:0) (read mode). This is the data  that is read from the device (MSb first). \nA multiple read command is also available in 3-wire mode.&6\n63&\n6',\x122\n5: '2\x1a '2\x19 '2\x18 '2\x17 '2\x16 '2\x15 '2\x14 '2\x13\n$'\x18 $'\x17 $'\x16 $'\x15 $'\x14 $'\x1306$'\x19\n*$06\x15\x13\x14\x18\x14\x14\x15\x15(&\x10\x14\x16\x17\x15\nRegister mapping LPS22HB\n32/49  DocID027083 Rev 68 Register mapping\nTable 16  provides a quick overvi ew of the 8-bit registers embedded in the device.\nTable 16. Registers address map\nName T ypeRegister\nAddressDefault\nFunction and comment\nHex Binary\nReserved 00 - 0A - Reserved\nINTERRUPT_CFG R/W 0B 00000000 Interrupt register\nTHS_P_L R/W 0C 00000000\nPressure threshold registers\nTHS_P_H R/W 0D 00000000\nReserved 0E - Reserved\nWHO_AM_I R 0F 10110001 Who am I\nCTRL_REG1 R/W 10 00000000\nControl registers CTRL_REG2 R/W 1 1 00010000\nCTRL_REG3 R/W 12 00000000\nReserved 13 - Reserved\nFIFO_CTRL R/W 14 00000000 FIFO configuration register\nREF_P_XL R/W 15 00000000\nReference pressure registers REF_P_L R/W 16 00000000\nREF_P_H R/W 17 00000000\nRPDS_L R/W 18 00000000\nPressure offset registers\nRPDS_H R/W 19 00000000\nRES_CONF R/W 1A 00000000 Resolution register\nReserved 1B - 24 - Reserved\nINT_SOURCE R 25 output Interrupt register\nFIFO_ST A TUS R 26 output FIFO status register\nSTATUS R 27 output Status register\nPRESS_OUT_XL R 28 output\nPressure output registers PRESS_OUT_L R 29 output\nPRESS_OUT_H R 2A output\nTEMP_OUT_L R 2B output\nTemperature output registers\nTEMP_OUT_H R 2C output\nReserved 2D - 32 - Reserved\nLPFP_RES R 33 output Filter reset register\n DocID027083 Rev 6 33/49LPS22HB Register mapping\n49Registers marked as Reserved must not be changed. Writing to those registers may cause \npermanent damage to the device. \nTo guarantee the proper behavior of the device, all register addresses not listed in the above \ntable must not be accessed and the content stored in those registers must not be changed.\nThe content of the registers that are loaded at boot should not be changed. They contain the \nfactory calibration values. Their content is automatically restored when the device is powered up.\nRegister description LPS22HB\n34/49  DocID027083 Rev 69 Register description\nThe device contains a set of re gisters which are used to control  its behavior and to retrieve \npressure and temperature data. The register address, made up of 7 bits, is used to identify them and to read/write the data  through the se rial interface.\n9.1 INTERRUPT_CFG (0Bh)\nInterrupt mode for pressure acquisition configuration.\n          \n           \nTo generate an interrupt event based on a user-defined threshold, the DIFF_EN  bit must be \nset to '1' and the threshold values stored in THS_P_L (0Ch)  and THS_P_H (0Dh) .\nWhen DIFF_EN = '1', the PHE bit or PLE bit (or both bits)  have to be enabled. \nWhen DIFF_EN is enabled and AUTOZERO or AUTORIFP is enabled, the defined pressure \nthreshold values in THS_P (0Ch, 0Dh) is compared with:\nP_DIFF_IN = measured pressure - REF_P  76543210\nAUTORIFP RESET_ARP AUTOZERO RESET_AZ DIFF_EN LIR PLE PHE\nAUTORIFP Enable AUTORIFP: function. Default value: 0\n(0: normal mode; 1: AutoRifP enabled)\nRESET_ARP Reset AutoRifP function. Default value: 0\n(0: normal mode; 1: reset AutoRifP function)\nAUTOZERO Enable Autozero function. Default value: 0\n(0: normal mode; 1: Autozero enabled)\nRESET_AZ Reset Autozero function. Default value: 0\n(0: normal mode; 1: reset Autozero function)\nDIFF_EN Enable interrupt generation. Default value: 0\n(0: interrupt generation disabled; 1: interrupt generation enabled)\nLIR Latch interrupt request to the INT_SOURCE (25h)  register. Default value: 0 \n(0: interrupt request not latched; 1: interrupt request latched)\nPLE Enable interrupt generation on pressure low event. Default value: 0 \n(0: disable interrupt request; \n1: enable interrupt request on pressure value lower than preset threshold)\nPHE Enable interrupt generation on pressure high event. Default value: 0\n(0: disable interrupt request; 1: enable interrupt request on pressure value higher than preset threshold)\n DocID027083 Rev 6 35/49LPS22HB Register description\n49Figure 21. “Threshold based” interrupt event\nIf the AUTOZERO bit is set to '1', the measured pressure is used as the reference in the \nregister REF_P (15h, 16h and 17h). From that point on, the output pressure registers PRESS_OUT (28h, 29h and 2Ah)  are updated and the same value is also used for the \ninterrupt generation:\n– PRESS_OUT = measured pressure - REF_P– P_DIFF_IN = measured pressure - REF_P\nAfter the first conversion, the AUTOZERO bit is automatically set to '0'. To return back to \nnormal mode, RESET_AZ bit has to be set to '1'. This resets also the content of the REF_P \nregisters.\nIf the AUTORIFP bit is set to '1', the measured pressure is used as the reference in the \nregister REF_P (15h, 16h and 17h). From that point on, the value used for the interrupt generation is the following:\n– P_DIFF_IN = measured pressure - REF_P\nThe output registers PRESS_OUT (28h, 29h and 2Ah)  show the difference between the \nmeasured pressure and the content of the RPDS registers (18h and 19h):\n– PRESS_OUT = measured pressure - RPDS\nAfter the first conversion, AUTORIFP bit is automatically set to '0'. To return back to normal \nmode, the RESET_ARP bit has to be set to '1'. \n3B',))B,1\n1HJDWLYH7KUHVKROG\x03SRVLWLYH\x03YDOXH\n7KUHVKROG\x03QHJDWLYH\x03YDOXH3RVLWLYH\n*$06\x15\x13\x14\x18\x14\x15\x13\x16(&\x10\x14\x18\x14\x15\nRegister description LPS22HB\n36/49  DocID027083 Rev 69.2 THS_P_L (0Ch)\nUser-defined threshold value for pressure interrupt event (Least significant bits).\n          \n          \nThe threshold value for pressure interrupt generation is a 16-bit unsigned right-justified \nvalue composed of THS_P_H (0Dh)  and THS_P_L (0Ch) .The value is expressed as:\nInterrupt threshold (hPa) = ±THS_P / 16\nTo enable the interrupt event based on this user-defined threshold, the DIFF_EN bit in \nINTERRUPT_CFG (0Bh)  must be set to '1', the PHE bit or PLE bit (or both bits) in \nINTERRUPT_CFG (0Bh)  has to be enabled.\n9.3 THS_P_H (0Dh)\nUser-defined threshold value for pressure interrupt event (Most significant bits).\n          \n          \n9.4 WHO_AM_I (0Fh)\nDevice Who am I\n          76543210\nTHS7 THS6 THS5 THS4 THS3 THS2 THS1 THS0\nTHS[7:0] This register contains the low part of threshold value for pressure interrupt generation.\n76543210\nTHS15 THS14 THS13 THS12 THS11 THS10 THS9 THS8\nTHS[15:8]This register contains the high part of threshold value for pressure interrupt genera-\ntion. Refer to THS_P_L (0Ch) .\n76543210\n10110001\n DocID027083 Rev 6 37/49LPS22HB Register description\n499.5 CTRL_REG1 (10h)\nControl register 1\n          \n          \nWhen the ODR bits are set to '000', the device is in Power-down mode . When the device is \nin power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. The I\n2C interface is still active to allow communication with the device. \nThe content of the configuration registers is preserved and output data registers are not \nupdated, therefore keeping the last data sampled in memory before going into power-down mode.\nIf the ONE_SHOT bit in CTRL_REG2 (11h)  is set to '1', One-shot mode  is triggered and a \nnew acquisition starts when it is required. Enabling this mode is possible only if the device was previously in power-down mode (ODR bits set to '000'). Once the acquisition is completed and the output registers updated, the device automatically enters in power-down mode. ONE_SHOT bit self-clears itself. 76543210\n0(1)\n1. This bit must be set to ‘0’ for proper operation of the device.ODR2 ODR1 ODR0 EN_LPFP LPFP_CFG BDU SIM\nODR[2:0] Output data rate selection. Default value: 000\nRefer to Table 17 .\nEN_LPFP Enable low-pass filter on pressure data when Continuous mode is used. Default \nvalue: 0(0: Low-pass filter disabled; 1: Low-pass filter enabled)\nLPFP_CFG LPFP_CFG: Low-pass configuration register. Default value:0 \nRefer to Table 18 .\nBDU\n(1)\n1. To guarantee the correct behavior of BDU feature, PRESS_OUT_H (2Ah)  must be the last address read.Block data update. Default value: 0\n(0: continuous update; 1: output registers not updated until MSB and LSB have been read\n(2))\n2. When I2C is used with BDU=1, the IF_ADD_INC bit has to be set to ‘0’ in CTRL_REG2 (11h)  and only a \nsingle-byte read of the output registers is allowed.SIM SPI Serial Interface Mode selection.Default value: 0\n(0: 4-wire interface; 1: 3-wire interface)\nTable 17. Output data rate bit configurations\nODR2 ODR1 ODR0 Pressure (Hz) T emperature (Hz)\n000 Power down / one-shot mode enabled\n001 1  Hz 1 Hz\n0 1 0 10 Hz 10 Hz\n011 2 5  Hz 25 Hz\n100 5 0  Hz 50 Hz\n1 0 1 75 Hz 75 Hz\nRegister description LPS22HB\n38/49  DocID027083 Rev 6When the ODR bits are set to a value different than '000', the device is in Continuous \nmode  and automatically acquires a set of data (pressure and temperature) at the frequency \nselected through the ODR[2:0] bits. \nOnce the additional low-pass filter has been enabled through the EN_LPFP bit, it is possible \nto configure the device bandwidth acting on the LPFP_CFG bit. See Table 18  for low-pass \nfilter configurations.\n          \nThe BDU bit is used to inhibit the update of the output registers b etween the reading of upper, \nmiddle and lower register parts. In default mode (BDU = ‘0’), the lower and upper register parts are updated continuously . When the BDU is activated (BDU = ‘1’), the content of the output registers is not updated until PRESS_OUT_H (2Ah)  is read, avoiding the reading of values \nrelated to different samples.\n9.6 CTRL_REG2 (11h)\nControl register 2\n          \n           Table 18. Low-pass filter configurations\nEN_LPFP LPFP_CFG Additional low-pass filter status Device bandwidth\n0 x Disabled ODR/2\n1 0 Enabled ODR/9\n1 1 Enabled ODR/20\n7 6 5 43210\nBOOT FIFO_EN STOP_ON_FTH IF_ADD_INC I2C_DIS SWRESET 0(1)\n1. This bit must be set to ‘0’ for proper operation of the deviceONE_SHOT\nBOOT Reboot memory content. Default value: 0\n(0: normal mode; 1: reboot memory content). The bit is self-cleared when the BOOT is completed.\nFIFO_EN FIFO enable. Default value: 0\n(0: disable; 1: enable)\nSTOP_ON_FTH Stop on FIFO watermark. Enable FIFO watermark level use. Default value: 0\n(0: disable; 1: enable)\nIF_ADD_INC\n(1)\n1. It is recommend to use a single-byte read (with IF_ADD_INC = 0) when output data registers are acquired \nwithout using the FIFO. If a read of the data occurs during the refresh of the output data register, it is recommended to set the BDU bit to ‘1’ in CTRL_REG1 (10h)  in order to avoid mixing data.Register address automatically incremented during a multiple byte access with a \nserial interface (I2C or SPI). Default value: 1\n(0: disable; 1 enable)\nI2C_DIS Disable I2C interface. Default value: 0\n(0: I2C enabled;1: I2C disabled)\nSWRESET Software reset. Default value: 0\n(0: normal mode; 1: software reset).\nThe bit is self-cleared when the reset is completed.\nONE_SHOT One-shot enable. Default value: 0\n(0: idle mode; 1: a new dataset is acquired)\n DocID027083 Rev 6 39/49LPS22HB Register description\n49The BOOT bit is used to refresh the content of the internal registers stored in the Flash \nmemory block. At device power-up, the content of the Flash memory block is transferred to \nthe internal registers related to the trimming functions to allow correct behavior of the device \nitself. If for any reason the content of the trimming registers is modified, it  is sufficient to use \nthis bit to restore the correct values. When the BOOT bit is set to ‘1’, the content of the \ninternal Flash is copied into the corresponding in ternal registers and is used to calibrate the \ndevice. These values are factory trimmed and they are different for ev ery device. They allow \nthe correct behavior of the device and normally they should not be changed. At the end of the boot process the BOOT bit is  set again to ‘0’ by hardware. The BOOT bit takes effect \nafter one ODR clock cycle.\nSWRESET  is the software reset bit. The following device registers ( INTERRUPT_CFG \n(0Bh) , THS_P_L (0Ch) , REF_P_H (17h) , CTRL_REG1 (10h) , CTRL_REG2 (11h) , \nCTRL_REG3 (12h) , FIFO_CTRL (14h) , REF_P_XL (15h) , REF_P_L (16h) , REF_P_H \n(17h) ) are reset to the default value if the SWRESET bit is set to '1'. The SWRESET bit \nreturns to '0' by hardware. \nThe ONE_SHOT bit is used to start a new conversion when the O DR[2:0] bits in \nCTRL_REG1 (10h)  are set to ‘000’. Writing a ‘1’ in ONE_SHOT triggers a single \nmeasurement of pressure and temperature. Once the measurement is done, the ONE_SHOT bit will self-clear, the new data ar e available in the output registers, and the \nSTATUS (27h)  bits are updated.\n9.7 CTRL_REG3 (12h)\nControl register 3 - INT_DRDY pin control register\n          \n76543210\nINT_H_L PP_OD F_FSS5 F_FTH F_OVR DRDY INT_S2 INT_S1\nINT_H_L Interrupt active-high/low. Default value: 0\n(0: active high; 1: active low)\nPP_OD Push-pull/open drain selection on interrupt pads. Default value: 0\n(0: push-pull; 1: open drain)\nF_FSS5 FIFO full flag on INT_DRDY pin. Default value: 0\n(0: disable; 1: enable)\nF_FTH FIFO watermark status on INT_DRDY pin. Default value: 0\n(0: disable; 1: enable)\nF_OVR FIFO overrun interrupt on INT_DRDY pin. Default value: 0\n(0: disable; 1: enable)\nDRDY Data-ready signal on INT_DRDY pin. Default value: 0\n(0: disable; 1: enable)\nINT_S[2:1] Data signal on INT_DRDY pin control bits. Default value: 00\nRefer to Table 19 .\nRegister description LPS22HB\n40/49  DocID027083 Rev 6Figure 22. Interrupt events on INT_DRDY pinTable 19. Interrupt configurations\nINT_S2 INT_S1 INT_DRDY pin configuration\n00 Data signal (in order of priority: DRDY or F_FTH or F_OVR or F_FSS5\n0 1 Pressure high (P_high)\n1 0 Pressure low (P_low)1 1 Pressure low OR high\n\n DocID027083 Rev 6 41/49LPS22HB Register description\n499.8 FIFO_CTRL (14h)\nFIFO control register\n          \n          \n9.9 REF_P_XL (15h)\nReference pressure (LSB data)\n          \nThe Reference pressure value is a 24-bit data and it is composed of REF_P_H (17h) , \nREF_P_L (16h)  and REF_P_XL (15h) . The value is expressed as 2’s complement.\nThe reference pressure value is used when AUTOZERO or AUTORIFP function is enabled. \nPlease refer to INTERRUPT_CFG (0Bh)  register description.76543210\nF_MODE2 F_MODE1 F_MODE0 WTM4 WTM3 WTM2 WTM1 WTM0\nF_MODE[2:0] FIFO mode selection. Default value: 000\nRefer to Table 20  and Section 5  for additional details.\nWTM[4:0] FIFO watermark level selection.\nTable 20. FIFO mode selection\nF_MODE2 F_MODE1 F_MODE0 FIFO mode selection\n00 0 Bypass mode\n00 1 FIFO mode\n01 0 Stream mode\n01 1 Stream-to-FIFO mode\n10 0 Bypass-to-Stream mode\n10 1 Reserved\n11 0 Dynamic-Stream mode\n11 1 Bypass-to-FIFO mode\n76543210\nREFL7 REFL6 REFL5 REFL4 REFL3 REFL2 REFL1 REFL0\nREFL[7:0] This register contains the low part of the reference pressure value.\nRegister description LPS22HB\n42/49  DocID027083 Rev 69.10 REF_P_L (16h)\nReference pressure (middle part)\n          \n          \n9.11 REF_P_H (17h)\nReference pressure (MSB part)\n          \n          \n9.12 RPDS_L (18h)\nPressure offset (LSB data)\n          \n          \nThe pressure offset value is 16-bit data that can be used to implement one-point calibration \n(OPC) after soldering. This value is composed of RPDS_H (19h)  and RPDS_L (18h) . The \nvalue is expressed as 2’s complement.\n9.13 RPDS_H (19h)\nPressure offset (MSB data)\n          \n          76543210\nREFL15 REFL14 REFL13 REFL12 REFL11 REFL10 REFL9 REFL8\nREFL[15:8] This register contains the mid part of the reference pressure value.\nRefer to REF_P_XL (15h) .\n76543210\nREFL23 REFL22 REFL21 REFL20 REFL19 REFL18 REFL17 REFL16\nREFL[23:16] This register contains  the high part  of the reference pressure value.\nRefer to REF_P_XL (15h) .\n76543210\nRPDS7 RPDS6 RPDS5 RPDS4 RPDS3 RPDS2 RPDS1 RPDS0\nRPDS[7:0] This register contains the low part of the pressure offset value.\n76543210\nRPDS15 RPDS14 RPDS13 RPDS12 RPDS11 RPDS10 RPDS9 RPDS8\nRPDS[15:8] This register contains  the high part of the pressure offset value.\nRefer to RPDS_L (18h) .\n DocID027083 Rev 6 43/49LPS22HB Register description\n499.14 RES_CONF (1Ah)\nLow-power mode configuration\n          \n           \n9.15 INT_SOURCE (25h)\nInterrupt source\n          \n          76543210\n0(1)\n1. These bits must be set to ‘0’ for proper operation of the device.0(1)0(1)0(1)0(1)0(1)reserved(2)\n2. The content of this bit must not be modified for proper operation of the deviceLC_EN\nLC_EN(1)\n1. The LC_EN bit must be changed only with the device in power down and not during operation. Once \nLC_EN bit is configured, it affects both One-shot mode and Continuous mode.Low current mode enable. Default 0\n0: Normal mode (low-noise mode); 1: Low-current mode.\n7 6543210\nBOOT_STATUS 0000 I A P L P H\nBOOT_STATUS If ‘1’ indicates that the Boot (Reboot) phase is running.\nIA Interrupt active.\n(0: no interrupt has been generated; 1: one or more interrupt events have been generated).\nPL Differential pressure Low.\n(0: no interrupt has been generated; 1: low differential pressure event has occurred).\nPH Differential pressure High.\n(0: no interrupt has been generated; 1: high differential pressure event has occurred).\nRegister description LPS22HB\n44/49  DocID027083 Rev 69.16 FIFO_STATUS (26h)\nFIFO status\n          \n           \n          76543210\nFTH_FIFO OVR FSS5 FSS4 FSS3 FSS2 FSS1 FSS0\nFTH_FIFO FIFO watermark status.\n(0: FIFO filling is lower than treshold level; 1: FIFO filling is equal or higher than treshold level).\nOVR FIFO overrun status. \n(0: FIFO is not completely full;1: FIFO is full and at least one sample in the FIFO has been overwritten).\nFSS[5:0] FIFO stored data level. \n(000000: FIFO empty, 100000: FIFO is full and has 32 unread samples).\nTable 21. FIFO_STATUS example: OVR/FSS details  \nFTH OVRN FSS5 FSS4 FSS3 FSS2 FSS1 FSS0 Description\n0 0 0 0 0 0 0 0 FIFO empty\n--(1)\n1. When the number of unread samples in FIFO is greater than the threshold level set in register \nFIFO_CTRL (14h) , the FTH value is ‘1’.0 0 0 0 0 0 1 1 unread sample\n--\n--(1)0 1 0 0 0 0 0 32 unread samples\n11100000At least one sample \nhas been written\n DocID027083 Rev 6 45/49LPS22HB Register description\n499.17 STATUS (27h)\nStatus register\n          \n \nThis register is updated every ODR cycle.\n9.18 PRESS_OUT_XL (28h)\nPressure output value (LSB)\n          \n          \nThe pressure output value is a 24-bit data that contains the measured pressure. It is \ncomposed of PRESS_OUT_H (2Ah) , PRESS_OUT_L (29h)  and PRESS_OUT_XL (28h) . \nThe value is expressed as 2’s complement.\nThe output pressure register PRESS_OUT  is provided as the difference between the \nmeasured pressure and the content of the register RPDS (18h, 19h)*.\nPlease refer to Section 4.4: Interpreting pressure readings  for additional info.\n*DIFF_EN = '0', AUTOZERO = '0', AUTORIFP = '0'76543210\n-- -- T_OR P_OR -- -- T_DA P_DA\nT_OR Temperature data overrun.\n(0: no overrun has occurred; 1: a new data for temperature has overwritten the previous data)\nP_OR Pressure data overrun.\n(0: no overrun has occurred; 1: new data for pressure has overwritten the previous data)\nT_DA Temperature data available.\n(0: new data for temperature is not yet available; 1: a new temperature data is generated)\nP_DA Pressure data available.\n(0: new data for pressure is not yet available; 1: a new pressure data is generated)\n76543210\nPOUT7 POUT6 POUT5 POUT4 POUT3 POUT2 POUT1 POUT0\nPOUT[7:0] This register contains the low part of the pressure output value.\nRegister description LPS22HB\n46/49  DocID027083 Rev 69.19 PRESS_OUT_L (29h)\nPressure output value (mid part)\n          \n          \n9.20 PRESS_OUT_H (2Ah)\nPressure output value (MSB)\n          \n          \n9.21 TEMP_OUT_L (2Bh)\nTemperature output value (LSB)\n          \n          \nThe temperature output value is 16-bit data that contains the measured temperature. It is \ncomposed of TEMP_OUT_H (2Ch) , and TEMP_OUT_L (2Bh) . The value is expressed as \n2’s complement.\n9.22 TEMP_OUT_H (2Ch)\nTemperature output value (MSB)\n           \n          \n9.23 LPFP_RES (33h)\nLow-pass filter reset register. If the LPFP is active, in order to avoid the transitory phase, the \nfilter can be reset by reading this register before generating pressure measurements.76543210\nPOUT15 POUT14 POUT13 POUT12 POUT11 POUT10 POUT9 POUT8\nPOUT[15:8]This register contains the mid part of the pressure output value. Refer to \nPRESS_OUT_XL (28h)\n76543210\nPOUT23 POUT22 POUT21 POUT20 POUT19 POUT18 POUT17 POUT16\nPOUT[23:16]This register contains the high part of the pressure output value.\nRefer to PRESS_OUT_XL (28h)\n76543210\nTOUT7 TOUT6 TOUT5 TOUT4 TOUT3 TOUT2 TOUT1 TOUT0\nTOUT[7:0] This register contains the low part of the temperature output value.\n76543210\nTOUT15 TOUT14 TOUT13 TOUT12 TOUT11 TOUT10 TOUT9 TOUT8\nTOUT[15:8] This register contai ns the high part  of the temperature output value.\n DocID027083 Rev 6 47/49LPS22HB Package information\n4910 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n10.1 HLGA-10L package information\nFigure 23. HLGA-10L (2.0 x 2.0 x 0.76 mm typ.) package outline \nand mechanical dimensions\n\x03\n\x03\x03\n\x03\n\x03\n'LPHQVLRQV\x03DUH\x03LQ\x03PLOOLPHWHU\x03XQOHVV\x03RWKHUZLVH\x03VSHFLILHG \x03\n*HQHUDO\x037ROHUDQFH\x03LV\x03\x0e\x12\x10\x13\x11\x14PP\x03XQOHVV\x03RWKHUZLVH\x03VSHFLILHG \x03\n\x03\n287(5\x03',0(16,216\x03\n\x03\n,7(0\x03 ',0(16,21\x03>PP@\x03 72/(5$1&(\x03>PP@\x03\n/HQJWK\x03>/@\x03 \x15\x03 \x93\x13\x11\x14\x03\n:LGWK\x03>:@\x03 \x15\x03 \x93\x13\x11\x14\x03\n+HLJKW\x03>+@\x03 \x13\x11\x1b\x03PD[\x03 \x12\x03\n\x1b\x17\x1a\x1c\x1b\x16\x14B\x16\nRevision history LPS22HB\n48/49  DocID027083 Rev 611 Revision history\nTable 22. Document revision history\nDate Revision Changes\n29-Oct-2014 1 Initial release.\n05-May-2015 2Datasheet status promoted from “Target specification” to \n“Preliminary data”. \nUpdated: note 2 in Table 3: Pressure and temperature sensor \ncharacteristics, Section 4: FIFO, Table 20: FIFO mode selection and the following registers: FIFO_STATUS (26h), CTRL_REG1 (10h), CTRL_REG2 (11h), Section 9: Package mechanical data.\n04-Sep-2015 3Datasheet status promoted from “Preliminary data” to “Production \ndata”. \nUpdates: Table 1: Device summary , Sections: 4.2: IC interface , 4.3: \nFactory calibration , 7.1: Serial interfaces , Table 17: Output data \nrate bit configurations  and 9.17: STATUS (27h) .\n15-Dec-2015 4Updated: Section 1: Block diagrams , Section 4.4: Interpreting \npressure readings , Table 16: Registers address map , Figure 21 .\nAdded: TEMP_OUT_H (2Ch)  and LPFP_RES (33h) .\nMinor text changes. \n22-Nov-2016 5Added footnote 2 to CTRL_REG1 (10h)\nMinor textual updates\n29-Jun-2017 6Updated Vol and Voh in Table 5: DC characteristics\nUpdated Table 7: I\n2C slave timing values  and Figure 5: I2C slave \ntiming diagram\nUpdated Table 16: Registers address map\nAdded footnote 1 to IF_ADD_INC bit in CTRL_REG2 (11h)\n DocID027083 Rev 6 49/49LPS22HB\n49IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\n"}]
!==============================================================================!
### Component Summary: LPS22HBTR

**Manufacturer:** STMicroelectronics  
**Product Code:** LPS22HBTR  
**Component Type:** MEMS Nano Pressure Sensor

#### Key Specifications:
- **Pressure Range:** 260 to 1260 hPa (absolute pressure)
- **Supply Voltage:** 1.7 to 3.6 V
- **Current Consumption:** Down to 3 μA
- **Power Consumption:** Very low, especially in power-down mode (1 μA)
- **Operating Temperature Range:** -40 °C to +85 °C
- **Package Type:** HLGA-10L (2.0 x 2.0 x 0.76 mm)
- **Output Data Rate (ODR):** Configurable from 1 Hz to 75 Hz
- **Special Features:**
  - 24-bit pressure data output
  - 16-bit temperature data output
  - SPI and I²C communication interfaces
  - Embedded FIFO for data storage
  - Interrupt functions for data ready, FIFO flags, and pressure thresholds
  - High shock survivability (up to 22,000 g)
  - Embedded temperature compensation
  - ECOPACK® lead-free compliant
- **Moisture Sensitive Level:** JEDEC J-STD-020E

#### Description:
The LPS22HB is an ultra-compact piezoresistive absolute pressure sensor designed for digital output applications. It integrates a sensing element that detects absolute pressure through a suspended membrane, which is manufactured using a proprietary process by STMicroelectronics. The sensor communicates with external devices via I²C or SPI interfaces, making it suitable for various digital applications.

#### Typical Applications:
- **Altimeters and Barometers:** Used in portable devices to measure altitude and atmospheric pressure.
- **GPS Applications:** Enhances location accuracy by providing altitude data.
- **Weather Station Equipment:** Measures atmospheric pressure for weather forecasting.
- **Sport Watches:** Monitors altitude changes during outdoor activities like hiking or climbing.

The LPS22HB is particularly valuable in applications requiring precise pressure measurements in a compact form factor, making it ideal for consumer electronics, wearables, and environmental monitoring devices.