$date
	Tue Mar 16 16:14:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex01_test $end
$var wire 1 ! out1 $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
0!
0#
0"
#20
1"
#30
1#
0"
#40
1!
1"
#50
