Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Mar  5 02:00:10 2014
| Host         : rafael-90X3A running 64-bit Ubuntu 13.10
| Command      : report_control_sets -verbose -file RGB_controller_control_sets_placed.rpt
| Design       : RGB_controller
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     2 |
| Minimum Number of register sites lost to control set restrictions |    11 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               |                                  |                2 |              3 |
|  CLK_IBUF_BUFG |               | Controlador_1/n_0_cnt_clk[0]_i_1 |                5 |             18 |
+----------------+---------------+----------------------------------+------------------+----------------+


