/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  reg [2:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[148] ? in_data[175] : in_data[113];
  assign celloutsig_1_3z = celloutsig_1_2z[22] ? celloutsig_1_2z[11] : celloutsig_1_2z[17];
  assign celloutsig_1_18z = celloutsig_1_5z[2] ? celloutsig_1_17z[2] : celloutsig_1_16z;
  assign celloutsig_0_13z = celloutsig_0_11z[3] ? celloutsig_0_4z : celloutsig_0_1z[6];
  assign celloutsig_1_14z = ~celloutsig_1_8z;
  assign celloutsig_0_7z = ~((celloutsig_0_3z | celloutsig_0_3z) & celloutsig_0_6z[9]);
  assign celloutsig_1_16z = celloutsig_1_0z | celloutsig_1_4z[6];
  assign celloutsig_0_30z = celloutsig_0_22z | celloutsig_0_17z;
  assign celloutsig_0_4z = { celloutsig_0_1z[11:7], celloutsig_0_2z, celloutsig_0_1z } === in_data[68:50];
  assign celloutsig_0_5z = { celloutsig_0_1z[12:10], celloutsig_0_3z, celloutsig_0_1z } <= { in_data[11], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[94:90], celloutsig_0_13z } <= celloutsig_0_11z[13:8];
  assign celloutsig_1_10z = celloutsig_1_2z[14:11] && { celloutsig_1_4z[6:4], celloutsig_1_8z };
  assign celloutsig_0_18z = { celloutsig_0_8z[3:0], celloutsig_0_17z } && { in_data[72:69], celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_1z[12:11], celloutsig_0_10z, celloutsig_0_12z } && { celloutsig_0_11z[8:4], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_16z[12:6], celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_7z } && { celloutsig_0_11z[7:3], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_4z[8]);
  assign celloutsig_0_2z = celloutsig_0_1z[10] & ~(in_data[40]);
  assign celloutsig_0_25z = celloutsig_0_9z & ~(celloutsig_0_23z);
  assign celloutsig_1_4z = { in_data[151:138], celloutsig_1_3z } * { celloutsig_1_2z[19:6], celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_1z[10:9], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } * celloutsig_0_8z[6:2];
  assign celloutsig_0_24z = celloutsig_0_8z[1] ? { celloutsig_0_1z[10:8], celloutsig_0_3z } : in_data[3:0];
  assign celloutsig_0_23z = { celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_4z } !== { celloutsig_0_10z[2:1], celloutsig_0_19z };
  assign celloutsig_0_32z = celloutsig_0_11z[12:2] | { celloutsig_0_16z[14:5], celloutsig_0_19z };
  assign celloutsig_1_17z = { celloutsig_1_2z[10:6], celloutsig_1_10z } | celloutsig_1_4z[6:1];
  assign celloutsig_0_0z = & in_data[15:12];
  assign celloutsig_0_9z = & { celloutsig_0_7z, celloutsig_0_3z, in_data[62:48] };
  assign celloutsig_0_12z = & { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, in_data[62:48] };
  assign celloutsig_0_31z = | { celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_27z };
  assign celloutsig_1_1z = ~^ { in_data[119:110], celloutsig_1_0z };
  assign celloutsig_0_15z = ~^ celloutsig_0_11z[13:3];
  assign celloutsig_0_11z = { celloutsig_0_6z[10:1], celloutsig_0_6z[2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z } >>> { in_data[63:58], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[131:111], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } - in_data[127:104];
  assign celloutsig_1_19z = celloutsig_1_4z[13:1] ^ { celloutsig_1_2z[21:18], celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z[5]) | celloutsig_0_1z[12]);
  assign celloutsig_0_21z = ~((celloutsig_0_7z & celloutsig_0_17z) | celloutsig_0_8z[6]);
  assign celloutsig_0_22z = ~((celloutsig_0_15z & celloutsig_0_19z) | celloutsig_0_15z);
  assign celloutsig_0_27z = ~((celloutsig_0_25z & celloutsig_0_24z[1]) | celloutsig_0_11z[1]);
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[115], celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_1z[8:1];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_1z = { in_data[94:83], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_16z = { celloutsig_0_8z[7:1], celloutsig_0_8z };
  assign { celloutsig_0_6z[1], celloutsig_0_6z[3:2], celloutsig_0_6z[13:4] } = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z[9:0] } | { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, in_data[28:19] };
  assign celloutsig_0_6z[0] = celloutsig_0_6z[2];
  assign { out_data[128], out_data[108:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
