// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_sqrt_fixed_32_10_s (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] x;
output  [26:0] ap_return;
input   ap_ce;

reg[26:0] ap_return;

reg   [31:0] x_read_reg_4062;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] x_read_reg_4062_pp0_iter1_reg;
reg   [31:0] x_read_reg_4062_pp0_iter2_reg;
reg   [31:0] x_read_reg_4062_pp0_iter3_reg;
reg   [31:0] x_read_reg_4062_pp0_iter4_reg;
reg   [31:0] x_read_reg_4062_pp0_iter5_reg;
wire   [12:0] x_l_I_V_84_fu_670_p3;
reg   [12:0] x_l_I_V_84_reg_4067;
wire   [4:0] res_I_V_13_fu_678_p3;
reg   [4:0] res_I_V_13_reg_4072;
reg   [4:0] res_I_V_13_reg_4072_pp0_iter1_reg;
reg   [4:0] res_I_V_13_reg_4072_pp0_iter2_reg;
reg   [4:0] res_I_V_13_reg_4072_pp0_iter3_reg;
reg   [4:0] res_I_V_13_reg_4072_pp0_iter4_reg;
reg   [4:0] res_I_V_13_reg_4072_pp0_iter5_reg;
wire   [12:0] x_l_I_V_85_fu_768_p2;
reg   [12:0] x_l_I_V_85_reg_4096;
wire   [0:0] or_ln318_1_fu_774_p2;
reg   [0:0] or_ln318_1_reg_4101;
wire   [22:0] p_Val2_133_fu_780_p3;
reg   [22:0] p_Val2_133_reg_4106;
wire   [22:0] res_FH_V_45_fu_788_p3;
reg   [22:0] res_FH_V_45_reg_4114;
reg   [1:0] tmp_10_reg_4120;
wire   [0:0] trunc_ln58_fu_806_p1;
reg   [0:0] trunc_ln58_reg_4125;
reg   [3:0] tmp_11_reg_4130;
wire   [1:0] trunc_ln58_1_fu_820_p1;
reg   [1:0] trunc_ln58_1_reg_4135;
reg   [2:0] tmp_13_reg_4140;
wire   [2:0] trunc_ln58_2_fu_834_p1;
reg   [2:0] trunc_ln58_2_reg_4145;
reg   [1:0] tmp_17_reg_4150;
wire   [3:0] trunc_ln58_3_fu_848_p1;
reg   [3:0] trunc_ln58_3_reg_4155;
reg   [0:0] tmp_20_reg_4160;
wire   [12:0] x_l_I_V_92_fu_1220_p3;
reg   [12:0] x_l_I_V_92_reg_4165;
wire   [22:0] x_l_FH_V_49_fu_1228_p3;
reg   [22:0] x_l_FH_V_49_reg_4171;
wire   [22:0] res_FH_V_48_fu_1236_p3;
reg   [22:0] res_FH_V_48_reg_4176;
wire   [12:0] zext_ln1649_4_fu_1270_p1;
reg   [12:0] zext_ln1649_4_reg_4182;
wire   [0:0] icmp_ln1649_4_fu_1274_p2;
reg   [0:0] icmp_ln1649_4_reg_4187;
wire   [0:0] icmp_ln1653_4_fu_1280_p2;
reg   [0:0] icmp_ln1653_4_reg_4192;
wire   [0:0] icmp_ln318_4_fu_1286_p2;
reg   [0:0] icmp_ln318_4_reg_4197;
wire   [0:0] icmp_ln1650_4_fu_1292_p2;
reg   [0:0] icmp_ln1650_4_reg_4202;
wire   [12:0] x_l_I_V_26_fu_1298_p2;
reg   [12:0] x_l_I_V_26_reg_4207;
wire   [22:0] x_l_FH_V_50_fu_1304_p2;
reg   [22:0] x_l_FH_V_50_reg_4212;
wire   [12:0] x_l_I_V_100_fu_1621_p3;
reg   [12:0] x_l_I_V_100_reg_4217;
wire   [22:0] x_l_FH_V_57_fu_1629_p3;
reg   [22:0] x_l_FH_V_57_reg_4223;
wire   [22:0] res_FH_V_fu_1637_p3;
reg   [22:0] res_FH_V_reg_4228;
wire   [0:0] icmp_ln1649_8_fu_1670_p2;
reg   [0:0] icmp_ln1649_8_reg_4234;
wire   [0:0] icmp_ln318_8_fu_1676_p2;
reg   [0:0] icmp_ln318_8_reg_4239;
wire   [22:0] x_l_FH_V_58_fu_1682_p2;
reg   [22:0] x_l_FH_V_58_reg_4245;
wire   [12:0] x_l_I_V_107_fu_2004_p3;
reg   [12:0] x_l_I_V_107_reg_4250;
wire   [22:0] x_l_FH_V_65_fu_2012_p3;
reg   [22:0] x_l_FH_V_65_reg_4256;
wire   [22:0] x_l_FL_l_V_fu_2020_p3;
reg   [22:0] x_l_FL_l_V_reg_4263;
wire   [22:0] res_FH_V_55_fu_2028_p3;
reg   [22:0] res_FH_V_55_reg_4269;
wire   [22:0] zext_ln818_6_fu_2065_p1;
reg   [22:0] zext_ln818_6_reg_4275;
wire   [22:0] mul_FL_V_fu_2069_p3;
reg   [22:0] mul_FL_V_reg_4281;
wire   [0:0] icmp_ln318_12_fu_2077_p2;
reg   [0:0] icmp_ln318_12_reg_4286;
wire   [0:0] icmp_ln1649_12_fu_2083_p2;
reg   [0:0] icmp_ln1649_12_reg_4291;
wire   [0:0] icmp_ln1653_5_fu_2089_p2;
reg   [0:0] icmp_ln1653_5_reg_4296;
wire   [0:0] icmp_ln1651_fu_2095_p2;
reg   [0:0] icmp_ln1651_reg_4302;
wire   [0:0] signbit_fu_2101_p2;
reg   [0:0] signbit_reg_4307;
wire   [12:0] x_l_I_V_115_fu_2749_p3;
reg   [12:0] x_l_I_V_115_reg_4313;
wire   [22:0] x_l_FH_V_73_fu_2757_p3;
reg   [22:0] x_l_FH_V_73_reg_4320;
wire   [22:0] x_l_FL_V_24_fu_2765_p3;
reg   [22:0] x_l_FL_V_24_reg_4329;
wire   [22:0] res_FH_V_59_fu_2773_p3;
reg   [22:0] res_FH_V_59_reg_4337;
reg   [9:0] tmp_27_reg_4343;
reg   [6:0] tmp_41_reg_4348;
wire   [12:0] x_l_I_V_121_fu_3306_p3;
reg   [12:0] x_l_I_V_121_reg_4353;
wire   [22:0] x_l_FH_V_79_fu_3314_p3;
reg   [22:0] x_l_FH_V_79_reg_4358;
wire   [22:0] x_l_FL_V_27_fu_3322_p3;
reg   [22:0] x_l_FL_V_27_reg_4363;
wire   [22:0] res_FH_V_62_fu_3330_p3;
reg   [22:0] res_FH_V_62_reg_4368;
wire   [0:0] icmp_ln1653_12_fu_3391_p2;
reg   [0:0] icmp_ln1653_12_reg_4374;
wire   [0:0] signbit_7_fu_3415_p2;
reg   [0:0] signbit_7_reg_4379;
wire   [0:0] icmp_ln1650_20_fu_3421_p2;
reg   [0:0] icmp_ln1650_20_reg_4384;
wire   [12:0] x_l_I_V_72_fu_3437_p2;
reg   [12:0] x_l_I_V_72_reg_4389;
wire   [22:0] x_l_FH_V_80_fu_3443_p2;
reg   [22:0] x_l_FH_V_80_reg_4394;
wire   [22:0] x_l_FL_V_15_fu_3449_p2;
reg   [22:0] x_l_FL_V_15_reg_4399;
wire   [0:0] or_ln318_21_fu_3461_p2;
reg   [0:0] or_ln318_21_reg_4404;
wire    ap_block_pp0_stage0;
wire   [8:0] trunc_ln_fu_294_p4;
wire   [21:0] trunc_ln841_fu_308_p1;
wire  signed [1:0] tmp_1_fu_320_p4;
wire  signed [2:0] sext_ln594_fu_330_p1;
wire   [12:0] zext_ln818_fu_304_p1;
wire   [2:0] add_ln277_fu_340_p2;
wire   [0:0] icmp_ln443_fu_334_p2;
wire   [12:0] p_Result_48_fu_346_p5;
wire   [4:0] res_I_V_10_fu_366_p3;
wire   [1:0] tmp_s_fu_374_p4;
wire   [12:0] x_l_I_V_80_fu_358_p3;
wire   [2:0] tmp_fu_384_p3;
wire   [3:0] tmp_4_fu_392_p4;
wire   [3:0] zext_ln443_fu_402_p1;
wire   [3:0] sub_ln277_fu_412_p2;
wire   [0:0] icmp_ln443_1_fu_406_p2;
wire   [12:0] p_Result_49_fu_418_p5;
wire   [4:0] p_Result_50_fu_430_p4;
wire   [4:0] res_I_V_11_fu_448_p3;
wire   [2:0] tmp_6_fu_456_p4;
wire   [12:0] x_l_I_V_81_fu_440_p3;
wire   [3:0] tmp_2_fu_466_p3;
wire   [4:0] tmp_7_fu_474_p4;
wire   [4:0] zext_ln443_1_fu_484_p1;
wire   [4:0] sub_ln277_1_fu_494_p2;
wire   [0:0] icmp_ln443_2_fu_488_p2;
wire   [12:0] p_Result_51_fu_500_p5;
wire   [4:0] p_Result_52_fu_512_p4;
wire   [4:0] res_I_V_12_fu_530_p3;
wire   [3:0] tmp_8_fu_538_p4;
wire   [12:0] x_l_I_V_82_fu_522_p3;
wire   [4:0] tmp_3_fu_548_p3;
wire   [5:0] tmp_9_fu_556_p4;
wire   [5:0] zext_ln443_2_fu_566_p1;
wire   [5:0] sub_ln277_2_fu_576_p2;
wire   [0:0] icmp_ln443_3_fu_570_p2;
wire   [12:0] p_Result_53_fu_582_p5;
wire   [4:0] p_Result_54_fu_594_p4;
wire   [4:0] res_I_V_fu_612_p3;
wire   [12:0] x_l_I_V_83_fu_604_p3;
wire   [5:0] tmp_5_fu_620_p3;
wire   [6:0] trunc_ln594_fu_628_p1;
wire   [6:0] zext_ln443_3_fu_632_p1;
wire   [6:0] sub_ln277_3_fu_642_p2;
wire   [0:0] icmp_ln443_4_fu_636_p2;
wire   [12:0] p_Result_55_fu_648_p5;
wire   [4:0] p_Result_56_fu_660_p4;
wire   [5:0] trunc_ln3_fu_686_p3;
wire   [12:0] zext_ln1649_fu_694_p1;
wire   [1:0] tmp_14_fu_710_p4;
wire   [0:0] icmp_ln1653_fu_704_p2;
wire   [0:0] icmp_ln318_fu_720_p2;
wire   [1:0] tmp_15_fu_732_p4;
wire   [0:0] icmp_ln1650_fu_742_p2;
wire   [12:0] x_l_I_V_fu_748_p2;
wire   [22:0] x_l_FH_V_43_fu_312_p3;
wire   [12:0] x_l_I_V_11_fu_754_p3;
wire   [0:0] icmp_ln1649_fu_698_p2;
wire   [0:0] and_ln318_fu_726_p2;
wire   [22:0] x_l_FH_V_44_fu_762_p2;
wire   [4:0] trunc_ln1649_1_fu_873_p3;
wire   [12:0] x_l_I_V_86_fu_860_p3;
wire   [12:0] zext_ln1649_1_fu_880_p1;
wire   [22:0] mul_FH_V_fu_865_p4;
wire   [0:0] icmp_ln318_1_fu_896_p2;
wire   [0:0] icmp_ln1653_1_fu_890_p2;
wire   [0:0] xor_ln318_fu_901_p2;
wire   [0:0] icmp_ln1650_1_fu_913_p2;
wire   [12:0] x_l_I_V_14_fu_918_p2;
wire   [12:0] x_l_I_V_15_fu_924_p3;
wire   [0:0] icmp_ln1649_1_fu_884_p2;
wire   [0:0] and_ln318_1_fu_907_p2;
wire   [0:0] or_ln318_2_fu_952_p2;
wire   [12:0] x_l_I_V_87_fu_937_p2;
wire   [22:0] x_l_FH_V_fu_932_p2;
wire   [22:0] p_Result_57_fu_943_p4;
wire   [22:0] res_FH_V_46_fu_973_p3;
wire   [2:0] tmp_12_fu_980_p4;
wire   [3:0] trunc_ln1649_2_fu_999_p3;
wire   [12:0] x_l_I_V_88_fu_958_p3;
wire   [12:0] zext_ln1649_2_fu_1006_p1;
wire   [22:0] x_l_FH_V_45_fu_966_p3;
wire   [22:0] mul_FH_V_1_fu_990_p4;
wire   [0:0] icmp_ln318_2_fu_1022_p2;
wire   [0:0] icmp_ln1653_2_fu_1016_p2;
wire   [0:0] xor_ln318_1_fu_1028_p2;
wire   [0:0] icmp_ln1650_2_fu_1040_p2;
wire   [12:0] x_l_I_V_18_fu_1046_p2;
wire   [12:0] x_l_I_V_19_fu_1052_p3;
wire   [0:0] icmp_ln1649_2_fu_1010_p2;
wire   [0:0] and_ln318_2_fu_1034_p2;
wire   [0:0] or_ln318_3_fu_1082_p2;
wire   [12:0] x_l_I_V_89_fu_1066_p2;
wire   [22:0] x_l_FH_V_46_fu_1060_p2;
wire   [22:0] p_Result_58_fu_1072_p4;
wire   [22:0] res_FH_V_47_fu_1104_p3;
wire   [3:0] tmp_16_fu_1112_p4;
wire   [2:0] trunc_ln1649_3_fu_1131_p3;
wire   [12:0] x_l_I_V_90_fu_1088_p3;
wire   [12:0] zext_ln1649_3_fu_1138_p1;
wire   [22:0] x_l_FH_V_47_fu_1096_p3;
wire   [22:0] mul_FH_V_2_fu_1122_p4;
wire   [0:0] icmp_ln318_3_fu_1154_p2;
wire   [0:0] icmp_ln1653_3_fu_1148_p2;
wire   [0:0] xor_ln318_2_fu_1160_p2;
wire   [0:0] icmp_ln1650_3_fu_1172_p2;
wire   [12:0] x_l_I_V_22_fu_1178_p2;
wire   [12:0] x_l_I_V_23_fu_1184_p3;
wire   [0:0] icmp_ln1649_3_fu_1142_p2;
wire   [0:0] and_ln318_3_fu_1166_p2;
wire   [0:0] or_ln318_4_fu_1214_p2;
wire   [12:0] x_l_I_V_91_fu_1198_p2;
wire   [22:0] x_l_FH_V_48_fu_1192_p2;
wire   [22:0] p_Result_59_fu_1204_p4;
wire   [4:0] tmp_18_fu_1244_p4;
wire   [1:0] trunc_ln1649_4_fu_1263_p3;
wire   [22:0] mul_FH_V_3_fu_1254_p4;
wire   [0:0] xor_ln318_3_fu_1310_p2;
wire   [12:0] x_l_I_V_27_fu_1320_p3;
wire   [0:0] and_ln318_4_fu_1315_p2;
wire   [0:0] or_ln318_5_fu_1339_p2;
wire   [12:0] x_l_I_V_93_fu_1325_p2;
wire   [22:0] p_Result_60_fu_1330_p4;
wire   [22:0] res_FH_V_49_fu_1357_p3;
wire   [5:0] tmp_22_fu_1364_p4;
wire   [12:0] x_l_I_V_94_fu_1344_p3;
wire   [22:0] x_l_FH_V_51_fu_1351_p3;
wire   [22:0] mul_FH_V_4_fu_1374_p4;
wire   [0:0] icmp_ln1649_5_fu_1383_p2;
wire   [0:0] icmp_ln318_5_fu_1389_p2;
wire   [12:0] x_l_I_V_30_fu_1401_p2;
wire   [0:0] and_ln318_5_fu_1395_p2;
wire   [12:0] x_l_I_V_95_fu_1407_p3;
wire   [22:0] x_l_FH_V_52_fu_1415_p2;
wire   [22:0] p_Result_61_fu_1421_p4;
wire   [22:0] res_FH_V_50_fu_1447_p3;
wire   [6:0] tmp_23_fu_1455_p4;
wire   [12:0] x_l_I_V_96_fu_1431_p3;
wire   [22:0] x_l_FH_V_53_fu_1439_p3;
wire   [22:0] mul_FH_V_5_fu_1465_p5;
wire   [0:0] icmp_ln1649_6_fu_1476_p2;
wire   [0:0] icmp_ln318_6_fu_1482_p2;
wire   [12:0] x_l_I_V_33_fu_1494_p2;
wire   [0:0] and_ln318_6_fu_1488_p2;
wire   [12:0] x_l_I_V_97_fu_1500_p3;
wire   [22:0] x_l_FH_V_54_fu_1508_p2;
wire   [22:0] p_Result_62_fu_1514_p4;
wire   [22:0] res_FH_V_51_fu_1540_p3;
wire   [7:0] tmp_24_fu_1548_p4;
wire   [21:0] mul_FH_V_6_fu_1558_p5;
wire   [12:0] x_l_I_V_98_fu_1524_p3;
wire   [22:0] x_l_FH_V_55_fu_1532_p3;
wire   [22:0] zext_ln818_1_fu_1569_p1;
wire   [0:0] icmp_ln1649_7_fu_1573_p2;
wire   [0:0] icmp_ln318_7_fu_1579_p2;
wire   [12:0] x_l_I_V_36_fu_1591_p2;
wire   [0:0] and_ln318_7_fu_1585_p2;
wire   [12:0] x_l_I_V_99_fu_1597_p3;
wire   [22:0] x_l_FH_V_56_fu_1605_p2;
wire   [22:0] p_Result_63_fu_1611_p4;
wire   [8:0] tmp_28_fu_1645_p4;
wire   [20:0] mul_FH_V_7_fu_1655_p5;
wire   [22:0] zext_ln818_2_fu_1666_p1;
wire   [12:0] x_l_I_V_39_fu_1692_p2;
wire   [0:0] and_ln318_8_fu_1688_p2;
wire   [12:0] x_l_I_V_101_fu_1697_p3;
wire   [22:0] p_Result_64_fu_1703_p4;
wire   [22:0] res_FH_V_52_fu_1726_p3;
wire   [9:0] tmp_30_fu_1733_p4;
wire   [19:0] mul_FH_V_8_fu_1743_p5;
wire   [12:0] x_l_I_V_102_fu_1712_p3;
wire   [22:0] x_l_FH_V_59_fu_1720_p3;
wire   [22:0] zext_ln818_3_fu_1754_p1;
wire   [0:0] icmp_ln1649_9_fu_1758_p2;
wire   [0:0] icmp_ln318_9_fu_1764_p2;
wire   [12:0] x_l_I_V_42_fu_1776_p2;
wire   [0:0] and_ln318_9_fu_1770_p2;
wire   [12:0] x_l_I_V_103_fu_1782_p3;
wire   [22:0] x_l_FH_V_60_fu_1790_p2;
wire   [22:0] p_Result_65_fu_1796_p4;
wire   [22:0] res_FH_V_53_fu_1822_p3;
wire   [10:0] tmp_32_fu_1830_p4;
wire   [18:0] mul_FH_V_9_fu_1840_p5;
wire   [12:0] x_l_I_V_104_fu_1806_p3;
wire   [22:0] x_l_FH_V_61_fu_1814_p3;
wire   [22:0] zext_ln818_4_fu_1851_p1;
wire   [0:0] icmp_ln1649_10_fu_1855_p2;
wire   [0:0] icmp_ln318_10_fu_1861_p2;
wire   [12:0] x_l_I_V_45_fu_1873_p2;
wire   [0:0] and_ln318_10_fu_1867_p2;
wire   [12:0] x_l_I_V_105_fu_1879_p3;
wire   [22:0] x_l_FH_V_62_fu_1887_p2;
wire   [22:0] p_Result_66_fu_1893_p4;
wire   [22:0] res_FH_V_54_fu_1919_p3;
wire   [11:0] tmp_34_fu_1927_p4;
wire   [17:0] mul_FH_V_s_fu_1937_p4;
wire   [12:0] x_l_I_V_106_fu_1903_p3;
wire   [22:0] x_l_FH_V_63_fu_1911_p3;
wire   [22:0] zext_ln818_5_fu_1946_p1;
wire   [0:0] icmp_ln318_11_fu_1950_p2;
wire   [0:0] icmp_ln1649_11_fu_1956_p2;
wire   [12:0] x_l_I_V_48_fu_1974_p2;
wire   [22:0] add_ln813_fu_1968_p2;
wire   [0:0] or_ln318_fu_1962_p2;
wire   [12:0] p_Val2_134_fu_1980_p3;
wire   [22:0] x_l_FH_V_64_fu_1988_p2;
wire   [22:0] p_Result_67_fu_1994_p4;
wire   [10:0] tmp_36_fu_2046_p4;
wire   [16:0] mul_FH_V_10_fu_2056_p4;
wire   [1:0] tmp_19_fu_2036_p4;
wire   [0:0] xor_ln1651_fu_2107_p2;
wire   [0:0] icmp_ln1650_6_fu_2117_p2;
wire   [0:0] and_ln331_fu_2121_p2;
wire   [22:0] zext_ln813_fu_2131_p1;
wire   [0:0] or_ln331_fu_2125_p2;
wire   [12:0] x_l_I_V_51_fu_2139_p2;
wire   [22:0] sub_ln813_fu_2134_p2;
wire   [0:0] and_ln318_11_fu_2112_p2;
wire   [0:0] or_ln318_6_fu_2169_p2;
wire   [0:0] or_ln318_7_fu_2174_p2;
wire   [12:0] x_l_I_V_108_fu_2144_p3;
wire   [22:0] x_l_FH_V_66_fu_2151_p2;
wire   [22:0] x_l_FL_V_fu_2156_p2;
wire   [22:0] p_Result_68_fu_2160_p4;
wire   [22:0] res_FH_V_56_fu_2201_p3;
wire   [9:0] tmp_38_fu_2218_p4;
wire   [15:0] mul_FH_V_11_fu_2228_p4;
wire   [3:0] tmp_21_fu_2208_p4;
wire   [12:0] x_l_I_V_109_fu_2179_p3;
wire   [22:0] x_l_FH_V_67_fu_2187_p3;
wire   [22:0] zext_ln818_7_fu_2237_p1;
wire   [22:0] x_l_FL_V_21_fu_2194_p3;
wire   [22:0] mul_FL_V_1_fu_2241_p3;
wire   [0:0] icmp_ln1651_1_fu_2267_p2;
wire   [0:0] icmp_ln1653_6_fu_2261_p2;
wire   [0:0] xor_ln1651_1_fu_2273_p2;
wire   [0:0] signbit_1_fu_2285_p2;
wire   [0:0] icmp_ln1650_8_fu_2291_p2;
wire   [0:0] and_ln331_1_fu_2297_p2;
wire   [22:0] zext_ln813_1_fu_2309_p1;
wire   [0:0] or_ln331_1_fu_2303_p2;
wire   [12:0] x_l_I_V_54_fu_2319_p2;
wire   [22:0] sub_ln813_7_fu_2313_p2;
wire   [0:0] icmp_ln1649_13_fu_2255_p2;
wire   [0:0] and_ln318_12_fu_2279_p2;
wire   [0:0] or_ln318_8_fu_2355_p2;
wire   [0:0] icmp_ln318_13_fu_2249_p2;
wire   [0:0] or_ln318_9_fu_2361_p2;
wire   [12:0] x_l_I_V_110_fu_2325_p3;
wire   [22:0] x_l_FH_V_68_fu_2333_p2;
wire   [22:0] x_l_FL_V_3_fu_2339_p2;
wire   [22:0] p_Result_69_fu_2345_p4;
wire   [22:0] res_FH_V_57_fu_2391_p3;
wire   [8:0] tmp_39_fu_2409_p4;
wire   [14:0] mul_FH_V_12_fu_2419_p4;
wire   [5:0] tmp_25_fu_2399_p4;
wire   [12:0] x_l_I_V_111_fu_2367_p3;
wire   [22:0] x_l_FH_V_69_fu_2375_p3;
wire   [22:0] zext_ln818_8_fu_2428_p1;
wire   [22:0] x_l_FL_V_22_fu_2383_p3;
wire   [22:0] mul_FL_V_2_fu_2432_p3;
wire   [0:0] icmp_ln1651_2_fu_2458_p2;
wire   [0:0] icmp_ln1653_7_fu_2452_p2;
wire   [0:0] xor_ln1651_2_fu_2464_p2;
wire   [0:0] signbit_2_fu_2476_p2;
wire   [0:0] icmp_ln1650_10_fu_2482_p2;
wire   [0:0] and_ln331_2_fu_2488_p2;
wire   [22:0] zext_ln813_2_fu_2500_p1;
wire   [0:0] or_ln331_2_fu_2494_p2;
wire   [12:0] x_l_I_V_57_fu_2510_p2;
wire   [22:0] sub_ln813_10_fu_2504_p2;
wire   [0:0] icmp_ln1649_14_fu_2446_p2;
wire   [0:0] and_ln318_13_fu_2470_p2;
wire   [0:0] or_ln318_10_fu_2546_p2;
wire   [0:0] icmp_ln318_14_fu_2440_p2;
wire   [0:0] or_ln318_11_fu_2552_p2;
wire   [12:0] x_l_I_V_112_fu_2516_p3;
wire   [22:0] x_l_FH_V_70_fu_2524_p2;
wire   [22:0] x_l_FL_V_5_fu_2530_p2;
wire   [22:0] p_Result_70_fu_2536_p4;
wire   [22:0] res_FH_V_58_fu_2582_p3;
wire   [7:0] tmp_40_fu_2600_p4;
wire   [13:0] mul_FH_V_13_fu_2610_p4;
wire   [7:0] tmp_26_fu_2590_p4;
wire   [12:0] x_l_I_V_113_fu_2558_p3;
wire   [22:0] x_l_FH_V_71_fu_2566_p3;
wire   [22:0] zext_ln818_9_fu_2619_p1;
wire   [22:0] x_l_FL_V_23_fu_2574_p3;
wire   [22:0] mul_FL_V_3_fu_2623_p3;
wire   [0:0] icmp_ln1651_3_fu_2649_p2;
wire   [0:0] icmp_ln1653_8_fu_2643_p2;
wire   [0:0] xor_ln1651_3_fu_2655_p2;
wire   [0:0] signbit_3_fu_2667_p2;
wire   [0:0] icmp_ln1650_12_fu_2673_p2;
wire   [0:0] and_ln331_3_fu_2679_p2;
wire   [22:0] zext_ln813_3_fu_2691_p1;
wire   [0:0] or_ln331_3_fu_2685_p2;
wire   [12:0] x_l_I_V_60_fu_2701_p2;
wire   [22:0] sub_ln813_13_fu_2695_p2;
wire   [0:0] icmp_ln1649_15_fu_2637_p2;
wire   [0:0] and_ln318_14_fu_2661_p2;
wire   [0:0] or_ln318_12_fu_2737_p2;
wire   [0:0] icmp_ln318_15_fu_2631_p2;
wire   [0:0] or_ln318_13_fu_2743_p2;
wire   [12:0] x_l_I_V_114_fu_2707_p3;
wire   [22:0] x_l_FH_V_72_fu_2715_p2;
wire   [22:0] x_l_FL_V_7_fu_2721_p2;
wire   [22:0] p_Result_71_fu_2727_p4;
wire   [12:0] mul_FH_V_14_fu_2801_p4;
wire   [22:0] zext_ln818_10_fu_2809_p1;
wire   [22:0] mul_FL_V_4_fu_2813_p3;
wire   [0:0] icmp_ln1651_4_fu_2835_p2;
wire   [0:0] icmp_ln1653_9_fu_2830_p2;
wire   [0:0] xor_ln1651_4_fu_2840_p2;
wire   [0:0] signbit_4_fu_2852_p2;
wire   [0:0] icmp_ln1650_14_fu_2857_p2;
wire   [0:0] and_ln331_4_fu_2862_p2;
wire   [22:0] zext_ln813_4_fu_2874_p1;
wire   [0:0] or_ln331_4_fu_2868_p2;
wire   [12:0] x_l_I_V_63_fu_2883_p2;
wire   [22:0] sub_ln813_16_fu_2878_p2;
wire   [0:0] icmp_ln1649_16_fu_2825_p2;
wire   [0:0] and_ln318_15_fu_2846_p2;
wire   [0:0] or_ln318_14_fu_2915_p2;
wire   [0:0] icmp_ln318_16_fu_2820_p2;
wire   [0:0] or_ln318_15_fu_2921_p2;
wire   [12:0] x_l_I_V_116_fu_2888_p3;
wire   [22:0] x_l_FH_V_74_fu_2895_p2;
wire   [22:0] x_l_FL_V_9_fu_2901_p2;
wire   [22:0] p_Result_72_fu_2906_p4;
wire   [22:0] res_FH_V_60_fu_2949_p3;
wire   [5:0] tmp_42_fu_2966_p4;
wire   [11:0] mul_FH_V_15_fu_2976_p4;
wire   [11:0] tmp_29_fu_2956_p4;
wire   [12:0] x_l_I_V_117_fu_2927_p3;
wire   [22:0] x_l_FH_V_75_fu_2935_p3;
wire   [22:0] zext_ln818_11_fu_2985_p1;
wire   [22:0] x_l_FL_V_25_fu_2942_p3;
wire   [22:0] mul_FL_V_5_fu_2989_p3;
wire   [0:0] icmp_ln1651_5_fu_3015_p2;
wire   [0:0] icmp_ln1653_10_fu_3009_p2;
wire   [0:0] xor_ln1651_5_fu_3021_p2;
wire   [0:0] signbit_5_fu_3033_p2;
wire   [0:0] icmp_ln1650_16_fu_3039_p2;
wire   [0:0] and_ln331_5_fu_3045_p2;
wire   [22:0] zext_ln813_5_fu_3057_p1;
wire   [0:0] or_ln331_5_fu_3051_p2;
wire   [12:0] x_l_I_V_66_fu_3067_p2;
wire   [22:0] sub_ln813_19_fu_3061_p2;
wire   [0:0] icmp_ln1649_17_fu_3003_p2;
wire   [0:0] and_ln318_16_fu_3027_p2;
wire   [0:0] or_ln318_16_fu_3103_p2;
wire   [0:0] icmp_ln318_17_fu_2997_p2;
wire   [0:0] or_ln318_17_fu_3109_p2;
wire   [12:0] x_l_I_V_118_fu_3073_p3;
wire   [22:0] x_l_FH_V_76_fu_3081_p2;
wire   [22:0] x_l_FL_V_11_fu_3087_p2;
wire   [22:0] p_Result_73_fu_3093_p4;
wire   [22:0] res_FH_V_61_fu_3139_p3;
wire   [4:0] tmp_43_fu_3157_p4;
wire   [10:0] mul_FH_V_16_fu_3167_p4;
wire   [13:0] tmp_31_fu_3147_p4;
wire   [12:0] x_l_I_V_119_fu_3115_p3;
wire   [22:0] x_l_FH_V_77_fu_3123_p3;
wire   [22:0] zext_ln818_12_fu_3176_p1;
wire   [22:0] x_l_FL_V_26_fu_3131_p3;
wire   [22:0] mul_FL_V_6_fu_3180_p3;
wire   [0:0] icmp_ln1651_6_fu_3206_p2;
wire   [0:0] icmp_ln1653_11_fu_3200_p2;
wire   [0:0] xor_ln1651_6_fu_3212_p2;
wire   [0:0] signbit_6_fu_3224_p2;
wire   [0:0] icmp_ln1650_18_fu_3230_p2;
wire   [0:0] and_ln331_6_fu_3236_p2;
wire   [22:0] zext_ln813_6_fu_3248_p1;
wire   [0:0] or_ln331_6_fu_3242_p2;
wire   [12:0] x_l_I_V_69_fu_3258_p2;
wire   [22:0] sub_ln813_22_fu_3252_p2;
wire   [0:0] icmp_ln1649_18_fu_3194_p2;
wire   [0:0] and_ln318_17_fu_3218_p2;
wire   [0:0] or_ln318_18_fu_3294_p2;
wire   [0:0] icmp_ln318_18_fu_3188_p2;
wire   [0:0] or_ln318_19_fu_3300_p2;
wire   [12:0] x_l_I_V_120_fu_3264_p3;
wire   [22:0] x_l_FH_V_78_fu_3272_p2;
wire   [22:0] x_l_FL_V_13_fu_3278_p2;
wire   [22:0] p_Result_74_fu_3284_p4;
wire   [3:0] tmp_44_fu_3348_p4;
wire   [9:0] mul_FH_V_17_fu_3358_p4;
wire   [15:0] tmp_33_fu_3338_p4;
wire   [22:0] zext_ln818_13_fu_3367_p1;
wire   [22:0] mul_FL_V_7_fu_3371_p3;
wire   [0:0] icmp_ln1651_7_fu_3397_p2;
wire   [0:0] xor_ln1651_7_fu_3403_p2;
wire   [22:0] zext_ln813_7_fu_3427_p1;
wire   [22:0] sub_ln813_25_fu_3431_p2;
wire   [0:0] icmp_ln1649_19_fu_3385_p2;
wire   [0:0] and_ln318_18_fu_3409_p2;
wire   [0:0] or_ln318_20_fu_3455_p2;
wire   [0:0] icmp_ln318_19_fu_3379_p2;
wire   [0:0] and_ln331_7_fu_3474_p2;
wire   [0:0] or_ln331_7_fu_3478_p2;
wire   [12:0] x_l_I_V_122_fu_3483_p3;
wire   [22:0] p_Result_75_fu_3489_p4;
wire   [22:0] res_FH_V_63_fu_3515_p3;
wire   [2:0] tmp_45_fu_3531_p4;
wire   [8:0] mul_FH_V_18_fu_3541_p4;
wire   [17:0] tmp_35_fu_3521_p4;
wire   [12:0] x_l_I_V_123_fu_3498_p3;
wire   [22:0] x_l_FH_V_81_fu_3505_p3;
wire   [22:0] zext_ln818_14_fu_3550_p1;
wire   [22:0] x_l_FL_V_28_fu_3510_p3;
wire   [22:0] mul_FL_V_8_fu_3554_p3;
wire   [0:0] icmp_ln1651_8_fu_3580_p2;
wire   [0:0] icmp_ln1653_13_fu_3574_p2;
wire   [0:0] xor_ln1651_8_fu_3586_p2;
wire   [0:0] signbit_8_fu_3598_p2;
wire   [0:0] icmp_ln1650_21_fu_3604_p2;
wire   [0:0] and_ln331_8_fu_3610_p2;
wire   [22:0] zext_ln813_8_fu_3622_p1;
wire   [0:0] or_ln331_8_fu_3616_p2;
wire   [12:0] x_l_I_V_75_fu_3632_p2;
wire   [22:0] sub_ln813_28_fu_3626_p2;
wire   [0:0] icmp_ln1649_20_fu_3568_p2;
wire   [0:0] and_ln318_19_fu_3592_p2;
wire   [0:0] or_ln318_22_fu_3668_p2;
wire   [0:0] icmp_ln318_20_fu_3562_p2;
wire   [0:0] or_ln318_23_fu_3674_p2;
wire   [12:0] x_l_I_V_124_fu_3638_p3;
wire   [22:0] x_l_FH_V_82_fu_3646_p2;
wire   [22:0] x_l_FL_V_17_fu_3652_p2;
wire   [22:0] p_Result_76_fu_3658_p4;
wire   [22:0] res_FH_V_64_fu_3704_p3;
wire   [1:0] tmp_46_fu_3722_p4;
wire   [7:0] mul_FH_V_19_fu_3732_p4;
wire   [19:0] tmp_37_fu_3712_p4;
wire   [12:0] x_l_I_V_125_fu_3680_p3;
wire   [22:0] x_l_FH_V_83_fu_3688_p3;
wire   [22:0] zext_ln818_15_fu_3741_p1;
wire   [22:0] x_l_FL_V_29_fu_3696_p3;
wire   [22:0] mul_FL_V_9_fu_3745_p3;
wire   [0:0] icmp_ln1651_9_fu_3771_p2;
wire   [0:0] icmp_ln1653_14_fu_3765_p2;
wire   [0:0] xor_ln1651_9_fu_3777_p2;
wire   [0:0] signbit_9_fu_3789_p2;
wire   [0:0] icmp_ln1650_22_fu_3795_p2;
wire   [0:0] and_ln331_9_fu_3801_p2;
wire   [22:0] zext_ln813_9_fu_3813_p1;
wire   [0:0] or_ln331_9_fu_3807_p2;
wire   [12:0] x_l_I_V_78_fu_3823_p2;
wire   [22:0] sub_ln813_31_fu_3817_p2;
wire   [12:0] x_l_I_V_126_fu_3829_p3;
wire   [0:0] icmp_ln1649_21_fu_3759_p2;
wire   [0:0] and_ln318_20_fu_3783_p2;
wire   [0:0] or_ln318_24_fu_3865_p2;
wire   [0:0] icmp_ln318_21_fu_3753_p2;
wire   [0:0] or_ln318_25_fu_3871_p2;
wire   [0:0] icmp_ln353_fu_3859_p2;
wire   [22:0] x_l_FH_V_84_fu_3837_p2;
wire   [22:0] x_l_FL_V_19_fu_3843_p2;
wire   [22:0] p_Result_77_fu_3849_p4;
wire   [22:0] res_FH_V_65_fu_3899_p3;
wire   [21:0] trunc_ln58_4_fu_3907_p1;
wire   [0:0] tmp_60_fu_3919_p3;
wire   [6:0] mul_FH_V_20_fu_3927_p4;
wire   [22:0] x_l_FH_V_85_fu_3883_p3;
wire   [22:0] zext_ln818_16_fu_3936_p1;
wire   [22:0] x_l_FL_V_20_fu_3891_p3;
wire   [22:0] mul_FL_V_10_fu_3911_p3;
wire   [0:0] icmp_ln1651_10_fu_3952_p2;
wire   [0:0] icmp_ln1653_15_fu_3946_p2;
wire   [0:0] xor_ln1651_10_fu_3958_p2;
wire   [0:0] icmp_ln1649_22_fu_3940_p2;
wire   [0:0] and_ln318_21_fu_3964_p2;
wire   [0:0] or_ln318_26_fu_3980_p2;
wire   [0:0] and_ln318_22_fu_3877_p2;
wire   [0:0] or_ln318_27_fu_3986_p2;
wire   [22:0] p_Result_78_fu_3970_p4;
wire   [22:0] res_FH_V_43_fu_3992_p3;
wire   [23:0] zext_ln813_10_fu_4000_p1;
wire   [23:0] res_FH_l_V_fu_4004_p2;
wire   [0:0] p_Result_45_fu_4016_p3;
wire   [4:0] res_I_V_8_fu_4024_p2;
wire   [22:0] res_FH_V_66_fu_4010_p2;
wire   [4:0] res_I_V_14_fu_4029_p3;
wire   [21:0] tmp_47_fu_4036_p4;
wire   [0:0] p_Result_s_fu_3467_p3;
wire   [26:0] trunc_ln5_fu_4046_p3;
wire   [26:0] select_ln53_fu_4054_p3;
reg    ap_ce_reg;
reg   [31:0] x_int_reg;
reg   [26:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln53_fu_4054_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_ln1649_12_reg_4291 <= icmp_ln1649_12_fu_2083_p2;
        icmp_ln1649_4_reg_4187 <= icmp_ln1649_4_fu_1274_p2;
        icmp_ln1649_8_reg_4234 <= icmp_ln1649_8_fu_1670_p2;
        icmp_ln1650_20_reg_4384 <= icmp_ln1650_20_fu_3421_p2;
        icmp_ln1650_4_reg_4202 <= icmp_ln1650_4_fu_1292_p2;
        icmp_ln1651_reg_4302 <= icmp_ln1651_fu_2095_p2;
        icmp_ln1653_12_reg_4374 <= icmp_ln1653_12_fu_3391_p2;
        icmp_ln1653_4_reg_4192 <= icmp_ln1653_4_fu_1280_p2;
        icmp_ln1653_5_reg_4296 <= icmp_ln1653_5_fu_2089_p2;
        icmp_ln318_12_reg_4286 <= icmp_ln318_12_fu_2077_p2;
        icmp_ln318_4_reg_4197 <= icmp_ln318_4_fu_1286_p2;
        icmp_ln318_8_reg_4239 <= icmp_ln318_8_fu_1676_p2;
        mul_FL_V_reg_4281[22 : 21] <= mul_FL_V_fu_2069_p3[22 : 21];
        or_ln318_1_reg_4101 <= or_ln318_1_fu_774_p2;
        or_ln318_21_reg_4404 <= or_ln318_21_fu_3461_p2;
        p_Val2_133_reg_4106[22 : 1] <= p_Val2_133_fu_780_p3[22 : 1];
        res_FH_V_45_reg_4114[22] <= res_FH_V_45_fu_788_p3[22];
        res_FH_V_48_reg_4176 <= res_FH_V_48_fu_1236_p3;
        res_FH_V_55_reg_4269 <= res_FH_V_55_fu_2028_p3;
        res_FH_V_59_reg_4337 <= res_FH_V_59_fu_2773_p3;
        res_FH_V_62_reg_4368 <= res_FH_V_62_fu_3330_p3;
        res_FH_V_reg_4228 <= res_FH_V_fu_1637_p3;
        res_I_V_13_reg_4072 <= res_I_V_13_fu_678_p3;
        res_I_V_13_reg_4072_pp0_iter1_reg <= res_I_V_13_reg_4072;
        res_I_V_13_reg_4072_pp0_iter2_reg <= res_I_V_13_reg_4072_pp0_iter1_reg;
        res_I_V_13_reg_4072_pp0_iter3_reg <= res_I_V_13_reg_4072_pp0_iter2_reg;
        res_I_V_13_reg_4072_pp0_iter4_reg <= res_I_V_13_reg_4072_pp0_iter3_reg;
        res_I_V_13_reg_4072_pp0_iter5_reg <= res_I_V_13_reg_4072_pp0_iter4_reg;
        signbit_7_reg_4379 <= signbit_7_fu_3415_p2;
        signbit_reg_4307 <= signbit_fu_2101_p2;
        tmp_10_reg_4120 <= {{res_FH_V_45_fu_788_p3[22:21]}};
        tmp_11_reg_4130 <= {{res_I_V_13_fu_678_p3[4:1]}};
        tmp_13_reg_4140 <= {{res_I_V_13_fu_678_p3[4:2]}};
        tmp_17_reg_4150 <= {{res_I_V_13_fu_678_p3[4:3]}};
        tmp_20_reg_4160 <= res_I_V_13_fu_678_p3[32'd4];
        tmp_27_reg_4343 <= {{res_FH_V_59_fu_2773_p3[15:6]}};
        tmp_41_reg_4348 <= {{res_FH_V_59_fu_2773_p3[22:16]}};
        trunc_ln58_1_reg_4135 <= trunc_ln58_1_fu_820_p1;
        trunc_ln58_2_reg_4145 <= trunc_ln58_2_fu_834_p1;
        trunc_ln58_3_reg_4155 <= trunc_ln58_3_fu_848_p1;
        trunc_ln58_reg_4125 <= trunc_ln58_fu_806_p1;
        x_l_FH_V_49_reg_4171[22 : 1] <= x_l_FH_V_49_fu_1228_p3[22 : 1];
        x_l_FH_V_50_reg_4212[22 : 1] <= x_l_FH_V_50_fu_1304_p2[22 : 1];
        x_l_FH_V_57_reg_4223[22 : 1] <= x_l_FH_V_57_fu_1629_p3[22 : 1];
        x_l_FH_V_58_reg_4245[22 : 1] <= x_l_FH_V_58_fu_1682_p2[22 : 1];
        x_l_FH_V_65_reg_4256 <= x_l_FH_V_65_fu_2012_p3;
        x_l_FH_V_73_reg_4320 <= x_l_FH_V_73_fu_2757_p3;
        x_l_FH_V_79_reg_4358 <= x_l_FH_V_79_fu_3314_p3;
        x_l_FH_V_80_reg_4394 <= x_l_FH_V_80_fu_3443_p2;
        x_l_FL_V_15_reg_4399[22 : 7] <= x_l_FL_V_15_fu_3449_p2[22 : 7];
        x_l_FL_V_24_reg_4329[22 : 14] <= x_l_FL_V_24_fu_2765_p3[22 : 14];
        x_l_FL_V_27_reg_4363[22 : 8] <= x_l_FL_V_27_fu_3322_p3[22 : 8];
        x_l_FL_l_V_reg_4263[22] <= x_l_FL_l_V_fu_2020_p3[22];
        x_l_I_V_100_reg_4217 <= x_l_I_V_100_fu_1621_p3;
        x_l_I_V_107_reg_4250 <= x_l_I_V_107_fu_2004_p3;
        x_l_I_V_115_reg_4313 <= x_l_I_V_115_fu_2749_p3;
        x_l_I_V_121_reg_4353 <= x_l_I_V_121_fu_3306_p3;
        x_l_I_V_26_reg_4207 <= x_l_I_V_26_fu_1298_p2;
        x_l_I_V_72_reg_4389 <= x_l_I_V_72_fu_3437_p2;
        x_l_I_V_84_reg_4067 <= x_l_I_V_84_fu_670_p3;
        x_l_I_V_85_reg_4096 <= x_l_I_V_85_fu_768_p2;
        x_l_I_V_92_reg_4165 <= x_l_I_V_92_fu_1220_p3;
        x_read_reg_4062 <= x_int_reg;
        x_read_reg_4062_pp0_iter1_reg <= x_read_reg_4062;
        x_read_reg_4062_pp0_iter2_reg <= x_read_reg_4062_pp0_iter1_reg;
        x_read_reg_4062_pp0_iter3_reg <= x_read_reg_4062_pp0_iter2_reg;
        x_read_reg_4062_pp0_iter4_reg <= x_read_reg_4062_pp0_iter3_reg;
        x_read_reg_4062_pp0_iter5_reg <= x_read_reg_4062_pp0_iter4_reg;
        zext_ln1649_4_reg_4182[0] <= zext_ln1649_4_fu_1270_p1[0];
        zext_ln818_6_reg_4275[15 : 0] <= zext_ln818_6_fu_2065_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln53_fu_4054_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln277_fu_340_p2 = ($signed(sext_ln594_fu_330_p1) + $signed(3'd7));

assign add_ln813_fu_1968_p2 = ($signed(x_l_FH_V_63_fu_1911_p3) + $signed(23'd8388607));

assign and_ln318_10_fu_1867_p2 = (icmp_ln318_10_fu_1861_p2 & icmp_ln1649_10_fu_1855_p2);

assign and_ln318_11_fu_2112_p2 = (xor_ln1651_fu_2107_p2 & icmp_ln1653_5_reg_4296);

assign and_ln318_12_fu_2279_p2 = (xor_ln1651_1_fu_2273_p2 & icmp_ln1653_6_fu_2261_p2);

assign and_ln318_13_fu_2470_p2 = (xor_ln1651_2_fu_2464_p2 & icmp_ln1653_7_fu_2452_p2);

assign and_ln318_14_fu_2661_p2 = (xor_ln1651_3_fu_2655_p2 & icmp_ln1653_8_fu_2643_p2);

assign and_ln318_15_fu_2846_p2 = (xor_ln1651_4_fu_2840_p2 & icmp_ln1653_9_fu_2830_p2);

assign and_ln318_16_fu_3027_p2 = (xor_ln1651_5_fu_3021_p2 & icmp_ln1653_10_fu_3009_p2);

assign and_ln318_17_fu_3218_p2 = (xor_ln1651_6_fu_3212_p2 & icmp_ln1653_11_fu_3200_p2);

assign and_ln318_18_fu_3409_p2 = (xor_ln1651_7_fu_3403_p2 & icmp_ln1653_12_fu_3391_p2);

assign and_ln318_19_fu_3592_p2 = (xor_ln1651_8_fu_3586_p2 & icmp_ln1653_13_fu_3574_p2);

assign and_ln318_1_fu_907_p2 = (xor_ln318_fu_901_p2 & icmp_ln1653_1_fu_890_p2);

assign and_ln318_20_fu_3783_p2 = (xor_ln1651_9_fu_3777_p2 & icmp_ln1653_14_fu_3765_p2);

assign and_ln318_21_fu_3964_p2 = (xor_ln1651_10_fu_3958_p2 & icmp_ln1653_15_fu_3946_p2);

assign and_ln318_22_fu_3877_p2 = (or_ln318_25_fu_3871_p2 & icmp_ln353_fu_3859_p2);

assign and_ln318_2_fu_1034_p2 = (xor_ln318_1_fu_1028_p2 & icmp_ln1653_2_fu_1016_p2);

assign and_ln318_3_fu_1166_p2 = (xor_ln318_2_fu_1160_p2 & icmp_ln1653_3_fu_1148_p2);

assign and_ln318_4_fu_1315_p2 = (xor_ln318_3_fu_1310_p2 & icmp_ln1653_4_reg_4192);

assign and_ln318_5_fu_1395_p2 = (icmp_ln318_5_fu_1389_p2 & icmp_ln1649_5_fu_1383_p2);

assign and_ln318_6_fu_1488_p2 = (icmp_ln318_6_fu_1482_p2 & icmp_ln1649_6_fu_1476_p2);

assign and_ln318_7_fu_1585_p2 = (icmp_ln318_7_fu_1579_p2 & icmp_ln1649_7_fu_1573_p2);

assign and_ln318_8_fu_1688_p2 = (icmp_ln318_8_reg_4239 & icmp_ln1649_8_reg_4234);

assign and_ln318_9_fu_1770_p2 = (icmp_ln318_9_fu_1764_p2 & icmp_ln1649_9_fu_1758_p2);

assign and_ln318_fu_726_p2 = (icmp_ln318_fu_720_p2 & icmp_ln1653_fu_704_p2);

assign and_ln331_1_fu_2297_p2 = (signbit_1_fu_2285_p2 & icmp_ln1653_6_fu_2261_p2);

assign and_ln331_2_fu_2488_p2 = (signbit_2_fu_2476_p2 & icmp_ln1653_7_fu_2452_p2);

assign and_ln331_3_fu_2679_p2 = (signbit_3_fu_2667_p2 & icmp_ln1653_8_fu_2643_p2);

assign and_ln331_4_fu_2862_p2 = (signbit_4_fu_2852_p2 & icmp_ln1653_9_fu_2830_p2);

assign and_ln331_5_fu_3045_p2 = (signbit_5_fu_3033_p2 & icmp_ln1653_10_fu_3009_p2);

assign and_ln331_6_fu_3236_p2 = (signbit_6_fu_3224_p2 & icmp_ln1653_11_fu_3200_p2);

assign and_ln331_7_fu_3474_p2 = (signbit_7_reg_4379 & icmp_ln1653_12_reg_4374);

assign and_ln331_8_fu_3610_p2 = (signbit_8_fu_3598_p2 & icmp_ln1653_13_fu_3574_p2);

assign and_ln331_9_fu_3801_p2 = (signbit_9_fu_3789_p2 & icmp_ln1653_14_fu_3765_p2);

assign and_ln331_fu_2121_p2 = (signbit_reg_4307 & icmp_ln1653_5_reg_4296);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign icmp_ln1649_10_fu_1855_p2 = ((x_l_I_V_104_fu_1806_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_11_fu_1956_p2 = ((x_l_FH_V_63_fu_1911_p3 > zext_ln818_5_fu_1946_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_12_fu_2083_p2 = ((x_l_FH_V_65_fu_2012_p3 > zext_ln818_6_fu_2065_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_13_fu_2255_p2 = ((x_l_FH_V_67_fu_2187_p3 > zext_ln818_7_fu_2237_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_14_fu_2446_p2 = ((x_l_FH_V_69_fu_2375_p3 > zext_ln818_8_fu_2428_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_15_fu_2637_p2 = ((x_l_FH_V_71_fu_2566_p3 > zext_ln818_9_fu_2619_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_16_fu_2825_p2 = ((x_l_FH_V_73_reg_4320 > zext_ln818_10_fu_2809_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_17_fu_3003_p2 = ((x_l_FH_V_75_fu_2935_p3 > zext_ln818_11_fu_2985_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_18_fu_3194_p2 = ((x_l_FH_V_77_fu_3123_p3 > zext_ln818_12_fu_3176_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_19_fu_3385_p2 = ((x_l_FH_V_79_fu_3314_p3 > zext_ln818_13_fu_3367_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_1_fu_884_p2 = ((x_l_I_V_86_fu_860_p3 > zext_ln1649_1_fu_880_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_20_fu_3568_p2 = ((x_l_FH_V_81_fu_3505_p3 > zext_ln818_14_fu_3550_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_21_fu_3759_p2 = ((x_l_FH_V_83_fu_3688_p3 > zext_ln818_15_fu_3741_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_22_fu_3940_p2 = ((x_l_FH_V_85_fu_3883_p3 > zext_ln818_16_fu_3936_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_2_fu_1010_p2 = ((x_l_I_V_88_fu_958_p3 > zext_ln1649_2_fu_1006_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_3_fu_1142_p2 = ((x_l_I_V_90_fu_1088_p3 > zext_ln1649_3_fu_1138_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_4_fu_1274_p2 = ((x_l_I_V_92_fu_1220_p3 > zext_ln1649_4_fu_1270_p1) ? 1'b1 : 1'b0);

assign icmp_ln1649_5_fu_1383_p2 = ((x_l_I_V_94_fu_1344_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_6_fu_1476_p2 = ((x_l_I_V_96_fu_1431_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_7_fu_1573_p2 = ((x_l_I_V_98_fu_1524_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_8_fu_1670_p2 = ((x_l_I_V_100_fu_1621_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_9_fu_1758_p2 = ((x_l_I_V_102_fu_1712_p3 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_698_p2 = ((x_l_I_V_84_fu_670_p3 > zext_ln1649_fu_694_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_10_fu_2482_p2 = ((x_l_FH_V_69_fu_2375_p3 < zext_ln818_8_fu_2428_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_12_fu_2673_p2 = ((x_l_FH_V_71_fu_2566_p3 < zext_ln818_9_fu_2619_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_14_fu_2857_p2 = ((x_l_FH_V_73_reg_4320 < zext_ln818_10_fu_2809_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_16_fu_3039_p2 = ((x_l_FH_V_75_fu_2935_p3 < zext_ln818_11_fu_2985_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_18_fu_3230_p2 = ((x_l_FH_V_77_fu_3123_p3 < zext_ln818_12_fu_3176_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_1_fu_913_p2 = ((p_Val2_133_reg_4106 < mul_FH_V_fu_865_p4) ? 1'b1 : 1'b0);

assign icmp_ln1650_20_fu_3421_p2 = ((x_l_FH_V_79_fu_3314_p3 < zext_ln818_13_fu_3367_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_21_fu_3604_p2 = ((x_l_FH_V_81_fu_3505_p3 < zext_ln818_14_fu_3550_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_22_fu_3795_p2 = ((x_l_FH_V_83_fu_3688_p3 < zext_ln818_15_fu_3741_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_2_fu_1040_p2 = ((x_l_FH_V_45_fu_966_p3 < mul_FH_V_1_fu_990_p4) ? 1'b1 : 1'b0);

assign icmp_ln1650_3_fu_1172_p2 = ((x_l_FH_V_47_fu_1096_p3 < mul_FH_V_2_fu_1122_p4) ? 1'b1 : 1'b0);

assign icmp_ln1650_4_fu_1292_p2 = ((x_l_FH_V_49_fu_1228_p3 < mul_FH_V_3_fu_1254_p4) ? 1'b1 : 1'b0);

assign icmp_ln1650_6_fu_2117_p2 = ((x_l_FH_V_65_reg_4256 < zext_ln818_6_reg_4275) ? 1'b1 : 1'b0);

assign icmp_ln1650_8_fu_2291_p2 = ((x_l_FH_V_67_fu_2187_p3 < zext_ln818_7_fu_2237_p1) ? 1'b1 : 1'b0);

assign icmp_ln1650_fu_742_p2 = ((tmp_15_fu_732_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1651_10_fu_3952_p2 = ((x_l_FL_V_20_fu_3891_p3 < mul_FL_V_10_fu_3911_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_1_fu_2267_p2 = ((x_l_FL_V_21_fu_2194_p3 < mul_FL_V_1_fu_2241_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_2_fu_2458_p2 = ((x_l_FL_V_22_fu_2383_p3 < mul_FL_V_2_fu_2432_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_3_fu_2649_p2 = ((x_l_FL_V_23_fu_2574_p3 < mul_FL_V_3_fu_2623_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_4_fu_2835_p2 = ((x_l_FL_V_24_reg_4329 < mul_FL_V_4_fu_2813_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_5_fu_3015_p2 = ((x_l_FL_V_25_fu_2942_p3 < mul_FL_V_5_fu_2989_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_6_fu_3206_p2 = ((x_l_FL_V_26_fu_3131_p3 < mul_FL_V_6_fu_3180_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_7_fu_3397_p2 = ((x_l_FL_V_27_fu_3322_p3 < mul_FL_V_7_fu_3371_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_8_fu_3580_p2 = ((x_l_FL_V_28_fu_3510_p3 < mul_FL_V_8_fu_3554_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_9_fu_3771_p2 = ((x_l_FL_V_29_fu_3696_p3 < mul_FL_V_9_fu_3745_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_2095_p2 = ((x_l_FL_l_V_fu_2020_p3 < mul_FL_V_fu_2069_p3) ? 1'b1 : 1'b0);

assign icmp_ln1653_10_fu_3009_p2 = ((x_l_FH_V_75_fu_2935_p3 == zext_ln818_11_fu_2985_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_11_fu_3200_p2 = ((x_l_FH_V_77_fu_3123_p3 == zext_ln818_12_fu_3176_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_12_fu_3391_p2 = ((x_l_FH_V_79_fu_3314_p3 == zext_ln818_13_fu_3367_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_13_fu_3574_p2 = ((x_l_FH_V_81_fu_3505_p3 == zext_ln818_14_fu_3550_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_14_fu_3765_p2 = ((x_l_FH_V_83_fu_3688_p3 == zext_ln818_15_fu_3741_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_15_fu_3946_p2 = ((x_l_FH_V_85_fu_3883_p3 == zext_ln818_16_fu_3936_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_1_fu_890_p2 = ((x_l_I_V_86_fu_860_p3 == zext_ln1649_1_fu_880_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_2_fu_1016_p2 = ((x_l_I_V_88_fu_958_p3 == zext_ln1649_2_fu_1006_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_3_fu_1148_p2 = ((x_l_I_V_90_fu_1088_p3 == zext_ln1649_3_fu_1138_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_4_fu_1280_p2 = ((x_l_I_V_92_fu_1220_p3 == zext_ln1649_4_fu_1270_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_5_fu_2089_p2 = ((x_l_FH_V_65_fu_2012_p3 == zext_ln818_6_fu_2065_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_6_fu_2261_p2 = ((x_l_FH_V_67_fu_2187_p3 == zext_ln818_7_fu_2237_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_7_fu_2452_p2 = ((x_l_FH_V_69_fu_2375_p3 == zext_ln818_8_fu_2428_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_8_fu_2643_p2 = ((x_l_FH_V_71_fu_2566_p3 == zext_ln818_9_fu_2619_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_9_fu_2830_p2 = ((x_l_FH_V_73_reg_4320 == zext_ln818_10_fu_2809_p1) ? 1'b1 : 1'b0);

assign icmp_ln1653_fu_704_p2 = ((x_l_I_V_84_fu_670_p3 == zext_ln1649_fu_694_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_10_fu_1861_p2 = ((x_l_FH_V_61_fu_1814_p3 < zext_ln818_4_fu_1851_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_11_fu_1950_p2 = ((x_l_I_V_106_fu_1903_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_12_fu_2077_p2 = ((x_l_I_V_107_fu_2004_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_13_fu_2249_p2 = ((x_l_I_V_109_fu_2179_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_14_fu_2440_p2 = ((x_l_I_V_111_fu_2367_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_15_fu_2631_p2 = ((x_l_I_V_113_fu_2558_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_16_fu_2820_p2 = ((x_l_I_V_115_reg_4313 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_17_fu_2997_p2 = ((x_l_I_V_117_fu_2927_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_18_fu_3188_p2 = ((x_l_I_V_119_fu_3115_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_19_fu_3379_p2 = ((x_l_I_V_121_fu_3306_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_1_fu_896_p2 = ((p_Val2_133_reg_4106 < mul_FH_V_fu_865_p4) ? 1'b1 : 1'b0);

assign icmp_ln318_20_fu_3562_p2 = ((x_l_I_V_123_fu_3498_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_21_fu_3753_p2 = ((x_l_I_V_125_fu_3680_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln318_2_fu_1022_p2 = ((x_l_FH_V_45_fu_966_p3 < mul_FH_V_1_fu_990_p4) ? 1'b1 : 1'b0);

assign icmp_ln318_3_fu_1154_p2 = ((x_l_FH_V_47_fu_1096_p3 < mul_FH_V_2_fu_1122_p4) ? 1'b1 : 1'b0);

assign icmp_ln318_4_fu_1286_p2 = ((x_l_FH_V_49_fu_1228_p3 < mul_FH_V_3_fu_1254_p4) ? 1'b1 : 1'b0);

assign icmp_ln318_5_fu_1389_p2 = ((x_l_FH_V_51_fu_1351_p3 < mul_FH_V_4_fu_1374_p4) ? 1'b1 : 1'b0);

assign icmp_ln318_6_fu_1482_p2 = ((x_l_FH_V_53_fu_1439_p3 < mul_FH_V_5_fu_1465_p5) ? 1'b1 : 1'b0);

assign icmp_ln318_7_fu_1579_p2 = ((x_l_FH_V_55_fu_1532_p3 < zext_ln818_1_fu_1569_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_8_fu_1676_p2 = ((x_l_FH_V_57_fu_1629_p3 < zext_ln818_2_fu_1666_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_9_fu_1764_p2 = ((x_l_FH_V_59_fu_1720_p3 < zext_ln818_3_fu_1754_p1) ? 1'b1 : 1'b0);

assign icmp_ln318_fu_720_p2 = ((tmp_14_fu_710_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_3859_p2 = ((x_l_I_V_126_fu_3829_p3 != 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_406_p2 = ((tmp_4_fu_392_p4 < zext_ln443_fu_402_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_488_p2 = ((tmp_7_fu_474_p4 < zext_ln443_1_fu_484_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_570_p2 = ((tmp_9_fu_556_p4 < zext_ln443_2_fu_566_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_636_p2 = ((trunc_ln594_fu_628_p1 < zext_ln443_3_fu_632_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_334_p2 = ((tmp_1_fu_320_p4 == 2'd0) ? 1'b1 : 1'b0);

assign mul_FH_V_10_fu_2056_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter2_reg}}}, {tmp_36_fu_2046_p4}};

assign mul_FH_V_11_fu_2228_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter3_reg}}}, {tmp_38_fu_2218_p4}};

assign mul_FH_V_12_fu_2419_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter3_reg}}}, {tmp_39_fu_2409_p4}};

assign mul_FH_V_13_fu_2610_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter3_reg}}}, {tmp_40_fu_2600_p4}};

assign mul_FH_V_14_fu_2801_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter4_reg}}}, {tmp_41_reg_4348}};

assign mul_FH_V_15_fu_2976_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter4_reg}}}, {tmp_42_fu_2966_p4}};

assign mul_FH_V_16_fu_3167_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter4_reg}}}, {tmp_43_fu_3157_p4}};

assign mul_FH_V_17_fu_3358_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter4_reg}}}, {tmp_44_fu_3348_p4}};

assign mul_FH_V_18_fu_3541_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter5_reg}}}, {tmp_45_fu_3531_p4}};

assign mul_FH_V_19_fu_3732_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter5_reg}}}, {tmp_46_fu_3722_p4}};

assign mul_FH_V_1_fu_990_p4 = {{{trunc_ln58_1_reg_4135}, {tmp_12_fu_980_p4}}, {18'd131072}};

assign mul_FH_V_20_fu_3927_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter5_reg}}}, {tmp_60_fu_3919_p3}};

assign mul_FH_V_2_fu_1122_p4 = {{{trunc_ln58_2_reg_4145}, {tmp_16_fu_1112_p4}}, {16'd32768}};

assign mul_FH_V_3_fu_1254_p4 = {{{trunc_ln58_3_reg_4155}, {tmp_18_fu_1244_p4}}, {14'd8192}};

assign mul_FH_V_4_fu_1374_p4 = {{{res_I_V_13_reg_4072_pp0_iter1_reg}, {tmp_22_fu_1364_p4}}, {12'd2048}};

assign mul_FH_V_5_fu_1465_p5 = {{{{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter1_reg}}}, {tmp_23_fu_1455_p4}}}, {10'd512}};

assign mul_FH_V_6_fu_1558_p5 = {{{{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter1_reg}}}, {tmp_24_fu_1548_p4}}}, {8'd128}};

assign mul_FH_V_7_fu_1655_p5 = {{{{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter1_reg}}}, {tmp_28_fu_1645_p4}}}, {6'd32}};

assign mul_FH_V_8_fu_1743_p5 = {{{{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter2_reg}}}, {tmp_30_fu_1733_p4}}}, {4'd8}};

assign mul_FH_V_9_fu_1840_p5 = {{{{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter2_reg}}}, {tmp_32_fu_1830_p4}}}, {2'd2}};

assign mul_FH_V_fu_865_p4 = {{{trunc_ln58_reg_4125}, {tmp_10_reg_4120}}, {20'd524288}};

assign mul_FH_V_s_fu_1937_p4 = {{{{1'd0}, {res_I_V_13_reg_4072_pp0_iter2_reg}}}, {tmp_34_fu_1927_p4}};

assign mul_FL_V_10_fu_3911_p3 = {{trunc_ln58_4_fu_3907_p1}, {1'd1}};

assign mul_FL_V_1_fu_2241_p3 = {{tmp_21_fu_2208_p4}, {19'd262144}};

assign mul_FL_V_2_fu_2432_p3 = {{tmp_25_fu_2399_p4}, {17'd65536}};

assign mul_FL_V_3_fu_2623_p3 = {{tmp_26_fu_2590_p4}, {15'd16384}};

assign mul_FL_V_4_fu_2813_p3 = {{tmp_27_reg_4343}, {13'd4096}};

assign mul_FL_V_5_fu_2989_p3 = {{tmp_29_fu_2956_p4}, {11'd1024}};

assign mul_FL_V_6_fu_3180_p3 = {{tmp_31_fu_3147_p4}, {9'd256}};

assign mul_FL_V_7_fu_3371_p3 = {{tmp_33_fu_3338_p4}, {7'd64}};

assign mul_FL_V_8_fu_3554_p3 = {{tmp_35_fu_3521_p4}, {5'd16}};

assign mul_FL_V_9_fu_3745_p3 = {{tmp_37_fu_3712_p4}, {3'd4}};

assign mul_FL_V_fu_2069_p3 = {{tmp_19_fu_2036_p4}, {21'd1048576}};

assign or_ln318_10_fu_2546_p2 = (icmp_ln1649_14_fu_2446_p2 | and_ln318_13_fu_2470_p2);

assign or_ln318_11_fu_2552_p2 = (or_ln318_10_fu_2546_p2 | icmp_ln318_14_fu_2440_p2);

assign or_ln318_12_fu_2737_p2 = (icmp_ln1649_15_fu_2637_p2 | and_ln318_14_fu_2661_p2);

assign or_ln318_13_fu_2743_p2 = (or_ln318_12_fu_2737_p2 | icmp_ln318_15_fu_2631_p2);

assign or_ln318_14_fu_2915_p2 = (icmp_ln1649_16_fu_2825_p2 | and_ln318_15_fu_2846_p2);

assign or_ln318_15_fu_2921_p2 = (or_ln318_14_fu_2915_p2 | icmp_ln318_16_fu_2820_p2);

assign or_ln318_16_fu_3103_p2 = (icmp_ln1649_17_fu_3003_p2 | and_ln318_16_fu_3027_p2);

assign or_ln318_17_fu_3109_p2 = (or_ln318_16_fu_3103_p2 | icmp_ln318_17_fu_2997_p2);

assign or_ln318_18_fu_3294_p2 = (icmp_ln1649_18_fu_3194_p2 | and_ln318_17_fu_3218_p2);

assign or_ln318_19_fu_3300_p2 = (or_ln318_18_fu_3294_p2 | icmp_ln318_18_fu_3188_p2);

assign or_ln318_1_fu_774_p2 = (icmp_ln1649_fu_698_p2 | and_ln318_fu_726_p2);

assign or_ln318_20_fu_3455_p2 = (icmp_ln1649_19_fu_3385_p2 | and_ln318_18_fu_3409_p2);

assign or_ln318_21_fu_3461_p2 = (or_ln318_20_fu_3455_p2 | icmp_ln318_19_fu_3379_p2);

assign or_ln318_22_fu_3668_p2 = (icmp_ln1649_20_fu_3568_p2 | and_ln318_19_fu_3592_p2);

assign or_ln318_23_fu_3674_p2 = (or_ln318_22_fu_3668_p2 | icmp_ln318_20_fu_3562_p2);

assign or_ln318_24_fu_3865_p2 = (icmp_ln1649_21_fu_3759_p2 | and_ln318_20_fu_3783_p2);

assign or_ln318_25_fu_3871_p2 = (or_ln318_24_fu_3865_p2 | icmp_ln318_21_fu_3753_p2);

assign or_ln318_26_fu_3980_p2 = (icmp_ln1649_22_fu_3940_p2 | and_ln318_21_fu_3964_p2);

assign or_ln318_27_fu_3986_p2 = (or_ln318_26_fu_3980_p2 | and_ln318_22_fu_3877_p2);

assign or_ln318_2_fu_952_p2 = (icmp_ln1649_1_fu_884_p2 | and_ln318_1_fu_907_p2);

assign or_ln318_3_fu_1082_p2 = (icmp_ln1649_2_fu_1010_p2 | and_ln318_2_fu_1034_p2);

assign or_ln318_4_fu_1214_p2 = (icmp_ln1649_3_fu_1142_p2 | and_ln318_3_fu_1166_p2);

assign or_ln318_5_fu_1339_p2 = (icmp_ln1649_4_reg_4187 | and_ln318_4_fu_1315_p2);

assign or_ln318_6_fu_2169_p2 = (icmp_ln1649_12_reg_4291 | and_ln318_11_fu_2112_p2);

assign or_ln318_7_fu_2174_p2 = (or_ln318_6_fu_2169_p2 | icmp_ln318_12_reg_4286);

assign or_ln318_8_fu_2355_p2 = (icmp_ln1649_13_fu_2255_p2 | and_ln318_12_fu_2279_p2);

assign or_ln318_9_fu_2361_p2 = (or_ln318_8_fu_2355_p2 | icmp_ln318_13_fu_2249_p2);

assign or_ln318_fu_1962_p2 = (icmp_ln318_11_fu_1950_p2 | icmp_ln1649_11_fu_1956_p2);

assign or_ln331_1_fu_2303_p2 = (icmp_ln1650_8_fu_2291_p2 | and_ln331_1_fu_2297_p2);

assign or_ln331_2_fu_2494_p2 = (icmp_ln1650_10_fu_2482_p2 | and_ln331_2_fu_2488_p2);

assign or_ln331_3_fu_2685_p2 = (icmp_ln1650_12_fu_2673_p2 | and_ln331_3_fu_2679_p2);

assign or_ln331_4_fu_2868_p2 = (icmp_ln1650_14_fu_2857_p2 | and_ln331_4_fu_2862_p2);

assign or_ln331_5_fu_3051_p2 = (icmp_ln1650_16_fu_3039_p2 | and_ln331_5_fu_3045_p2);

assign or_ln331_6_fu_3242_p2 = (icmp_ln1650_18_fu_3230_p2 | and_ln331_6_fu_3236_p2);

assign or_ln331_7_fu_3478_p2 = (icmp_ln1650_20_reg_4384 | and_ln331_7_fu_3474_p2);

assign or_ln331_8_fu_3616_p2 = (icmp_ln1650_21_fu_3604_p2 | and_ln331_8_fu_3610_p2);

assign or_ln331_9_fu_3807_p2 = (icmp_ln1650_22_fu_3795_p2 | and_ln331_9_fu_3801_p2);

assign or_ln331_fu_2125_p2 = (icmp_ln1650_6_fu_2117_p2 | and_ln331_fu_2121_p2);

assign p_Result_45_fu_4016_p3 = res_FH_l_V_fu_4004_p2[32'd23];

assign p_Result_48_fu_346_p5 = {{zext_ln818_fu_304_p1[12:11]}, {add_ln277_fu_340_p2}, {zext_ln818_fu_304_p1[7:0]}};

assign p_Result_49_fu_418_p5 = {{x_l_I_V_80_fu_358_p3[12:10]}, {sub_ln277_fu_412_p2}, {x_l_I_V_80_fu_358_p3[5:0]}};

assign p_Result_50_fu_430_p4 = {res_I_V_10_fu_366_p3[5 - 1:4], |(1'd1), res_I_V_10_fu_366_p3[2:0]};

assign p_Result_51_fu_500_p5 = {{x_l_I_V_81_fu_440_p3[12:9]}, {sub_ln277_1_fu_494_p2}, {x_l_I_V_81_fu_440_p3[3:0]}};

assign p_Result_52_fu_512_p4 = {res_I_V_11_fu_448_p3[5 - 1:3], |(1'd1), res_I_V_11_fu_448_p3[1:0]};

assign p_Result_53_fu_582_p5 = {{x_l_I_V_82_fu_522_p3[12:8]}, {sub_ln277_2_fu_576_p2}, {x_l_I_V_82_fu_522_p3[1:0]}};

assign p_Result_54_fu_594_p4 = {res_I_V_12_fu_530_p3[5 - 1:2], |(1'd1), res_I_V_12_fu_530_p3[0:0]};

assign p_Result_55_fu_648_p5 = {{x_l_I_V_83_fu_604_p3[12:7]}, {sub_ln277_3_fu_642_p2}};

assign p_Result_56_fu_660_p4 = {res_I_V_fu_612_p3[5-1:1], |(1'd1)};

assign p_Result_57_fu_943_p4 = {res_FH_V_45_reg_4114[23 - 1:22], |(1'd1), res_FH_V_45_reg_4114[20:0]};

assign p_Result_58_fu_1072_p4 = {res_FH_V_46_fu_973_p3[23 - 1:21], |(1'd1), res_FH_V_46_fu_973_p3[19:0]};

assign p_Result_59_fu_1204_p4 = {res_FH_V_47_fu_1104_p3[23 - 1:20], |(1'd1), res_FH_V_47_fu_1104_p3[18:0]};

assign p_Result_60_fu_1330_p4 = {res_FH_V_48_reg_4176[23 - 1:19], |(1'd1), res_FH_V_48_reg_4176[17:0]};

assign p_Result_61_fu_1421_p4 = {res_FH_V_49_fu_1357_p3[23 - 1:18], |(1'd1), res_FH_V_49_fu_1357_p3[16:0]};

assign p_Result_62_fu_1514_p4 = {res_FH_V_50_fu_1447_p3[23 - 1:17], |(1'd1), res_FH_V_50_fu_1447_p3[15:0]};

assign p_Result_63_fu_1611_p4 = {res_FH_V_51_fu_1540_p3[23 - 1:16], |(1'd1), res_FH_V_51_fu_1540_p3[14:0]};

assign p_Result_64_fu_1703_p4 = {res_FH_V_reg_4228[23 - 1:15], |(1'd1), res_FH_V_reg_4228[13:0]};

assign p_Result_65_fu_1796_p4 = {res_FH_V_52_fu_1726_p3[23 - 1:14], |(1'd1), res_FH_V_52_fu_1726_p3[12:0]};

assign p_Result_66_fu_1893_p4 = {res_FH_V_53_fu_1822_p3[23 - 1:13], |(1'd1), res_FH_V_53_fu_1822_p3[11:0]};

assign p_Result_67_fu_1994_p4 = {res_FH_V_54_fu_1919_p3[23 - 1:12], |(1'd1), res_FH_V_54_fu_1919_p3[10:0]};

assign p_Result_68_fu_2160_p4 = {res_FH_V_55_reg_4269[23 - 1:11], |(1'd1), res_FH_V_55_reg_4269[9:0]};

assign p_Result_69_fu_2345_p4 = {res_FH_V_56_fu_2201_p3[23 - 1:10], |(1'd1), res_FH_V_56_fu_2201_p3[8:0]};

assign p_Result_70_fu_2536_p4 = {res_FH_V_57_fu_2391_p3[23 - 1:9], |(1'd1), res_FH_V_57_fu_2391_p3[7:0]};

assign p_Result_71_fu_2727_p4 = {res_FH_V_58_fu_2582_p3[23 - 1:8], |(1'd1), res_FH_V_58_fu_2582_p3[6:0]};

assign p_Result_72_fu_2906_p4 = {res_FH_V_59_reg_4337[23 - 1:7], |(1'd1), res_FH_V_59_reg_4337[5:0]};

assign p_Result_73_fu_3093_p4 = {res_FH_V_60_fu_2949_p3[23 - 1:6], |(1'd1), res_FH_V_60_fu_2949_p3[4:0]};

assign p_Result_74_fu_3284_p4 = {res_FH_V_61_fu_3139_p3[23 - 1:5], |(1'd1), res_FH_V_61_fu_3139_p3[3:0]};

assign p_Result_75_fu_3489_p4 = {res_FH_V_62_reg_4368[23 - 1:4], |(1'd1), res_FH_V_62_reg_4368[2:0]};

assign p_Result_76_fu_3658_p4 = {res_FH_V_63_fu_3515_p3[23 - 1:3], |(1'd1), res_FH_V_63_fu_3515_p3[1:0]};

assign p_Result_77_fu_3849_p4 = {res_FH_V_64_fu_3704_p3[23 - 1:2], |(1'd1), res_FH_V_64_fu_3704_p3[0:0]};

assign p_Result_78_fu_3970_p4 = {res_FH_V_65_fu_3899_p3[23-1:1], |(1'd1)};

assign p_Result_s_fu_3467_p3 = x_read_reg_4062_pp0_iter5_reg[32'd31];

assign p_Val2_133_fu_780_p3 = ((or_ln318_1_fu_774_p2[0:0] == 1'b1) ? x_l_FH_V_44_fu_762_p2 : x_l_FH_V_43_fu_312_p3);

assign p_Val2_134_fu_1980_p3 = ((icmp_ln1649_11_fu_1956_p2[0:0] == 1'b1) ? x_l_I_V_106_fu_1903_p3 : x_l_I_V_48_fu_1974_p2);

assign res_FH_V_43_fu_3992_p3 = ((or_ln318_27_fu_3986_p2[0:0] == 1'b1) ? p_Result_78_fu_3970_p4 : res_FH_V_65_fu_3899_p3);

assign res_FH_V_45_fu_788_p3 = ((or_ln318_1_fu_774_p2[0:0] == 1'b1) ? 23'd4194304 : 23'd0);

assign res_FH_V_46_fu_973_p3 = ((or_ln318_2_fu_952_p2[0:0] == 1'b1) ? p_Result_57_fu_943_p4 : res_FH_V_45_reg_4114);

assign res_FH_V_47_fu_1104_p3 = ((or_ln318_3_fu_1082_p2[0:0] == 1'b1) ? p_Result_58_fu_1072_p4 : res_FH_V_46_fu_973_p3);

assign res_FH_V_48_fu_1236_p3 = ((or_ln318_4_fu_1214_p2[0:0] == 1'b1) ? p_Result_59_fu_1204_p4 : res_FH_V_47_fu_1104_p3);

assign res_FH_V_49_fu_1357_p3 = ((or_ln318_5_fu_1339_p2[0:0] == 1'b1) ? p_Result_60_fu_1330_p4 : res_FH_V_48_reg_4176);

assign res_FH_V_50_fu_1447_p3 = ((and_ln318_5_fu_1395_p2[0:0] == 1'b1) ? res_FH_V_49_fu_1357_p3 : p_Result_61_fu_1421_p4);

assign res_FH_V_51_fu_1540_p3 = ((and_ln318_6_fu_1488_p2[0:0] == 1'b1) ? res_FH_V_50_fu_1447_p3 : p_Result_62_fu_1514_p4);

assign res_FH_V_52_fu_1726_p3 = ((and_ln318_8_fu_1688_p2[0:0] == 1'b1) ? res_FH_V_reg_4228 : p_Result_64_fu_1703_p4);

assign res_FH_V_53_fu_1822_p3 = ((and_ln318_9_fu_1770_p2[0:0] == 1'b1) ? res_FH_V_52_fu_1726_p3 : p_Result_65_fu_1796_p4);

assign res_FH_V_54_fu_1919_p3 = ((and_ln318_10_fu_1867_p2[0:0] == 1'b1) ? res_FH_V_53_fu_1822_p3 : p_Result_66_fu_1893_p4);

assign res_FH_V_55_fu_2028_p3 = ((or_ln318_fu_1962_p2[0:0] == 1'b1) ? p_Result_67_fu_1994_p4 : res_FH_V_54_fu_1919_p3);

assign res_FH_V_56_fu_2201_p3 = ((or_ln318_7_fu_2174_p2[0:0] == 1'b1) ? p_Result_68_fu_2160_p4 : res_FH_V_55_reg_4269);

assign res_FH_V_57_fu_2391_p3 = ((or_ln318_9_fu_2361_p2[0:0] == 1'b1) ? p_Result_69_fu_2345_p4 : res_FH_V_56_fu_2201_p3);

assign res_FH_V_58_fu_2582_p3 = ((or_ln318_11_fu_2552_p2[0:0] == 1'b1) ? p_Result_70_fu_2536_p4 : res_FH_V_57_fu_2391_p3);

assign res_FH_V_59_fu_2773_p3 = ((or_ln318_13_fu_2743_p2[0:0] == 1'b1) ? p_Result_71_fu_2727_p4 : res_FH_V_58_fu_2582_p3);

assign res_FH_V_60_fu_2949_p3 = ((or_ln318_15_fu_2921_p2[0:0] == 1'b1) ? p_Result_72_fu_2906_p4 : res_FH_V_59_reg_4337);

assign res_FH_V_61_fu_3139_p3 = ((or_ln318_17_fu_3109_p2[0:0] == 1'b1) ? p_Result_73_fu_3093_p4 : res_FH_V_60_fu_2949_p3);

assign res_FH_V_62_fu_3330_p3 = ((or_ln318_19_fu_3300_p2[0:0] == 1'b1) ? p_Result_74_fu_3284_p4 : res_FH_V_61_fu_3139_p3);

assign res_FH_V_63_fu_3515_p3 = ((or_ln318_21_reg_4404[0:0] == 1'b1) ? p_Result_75_fu_3489_p4 : res_FH_V_62_reg_4368);

assign res_FH_V_64_fu_3704_p3 = ((or_ln318_23_fu_3674_p2[0:0] == 1'b1) ? p_Result_76_fu_3658_p4 : res_FH_V_63_fu_3515_p3);

assign res_FH_V_65_fu_3899_p3 = ((or_ln318_25_fu_3871_p2[0:0] == 1'b1) ? p_Result_77_fu_3849_p4 : res_FH_V_64_fu_3704_p3);

assign res_FH_V_66_fu_4010_p2 = (res_FH_V_43_fu_3992_p3 + 23'd1);

assign res_FH_V_fu_1637_p3 = ((and_ln318_7_fu_1585_p2[0:0] == 1'b1) ? res_FH_V_51_fu_1540_p3 : p_Result_63_fu_1611_p4);

assign res_FH_l_V_fu_4004_p2 = (zext_ln813_10_fu_4000_p1 + 24'd1);

assign res_I_V_10_fu_366_p3 = ((icmp_ln443_fu_334_p2[0:0] == 1'b1) ? 5'd0 : 5'd16);

assign res_I_V_11_fu_448_p3 = ((icmp_ln443_1_fu_406_p2[0:0] == 1'b1) ? res_I_V_10_fu_366_p3 : p_Result_50_fu_430_p4);

assign res_I_V_12_fu_530_p3 = ((icmp_ln443_2_fu_488_p2[0:0] == 1'b1) ? res_I_V_11_fu_448_p3 : p_Result_52_fu_512_p4);

assign res_I_V_13_fu_678_p3 = ((icmp_ln443_4_fu_636_p2[0:0] == 1'b1) ? res_I_V_fu_612_p3 : p_Result_56_fu_660_p4);

assign res_I_V_14_fu_4029_p3 = ((p_Result_45_fu_4016_p3[0:0] == 1'b1) ? res_I_V_8_fu_4024_p2 : res_I_V_13_reg_4072_pp0_iter5_reg);

assign res_I_V_8_fu_4024_p2 = (res_I_V_13_reg_4072_pp0_iter5_reg + 5'd1);

assign res_I_V_fu_612_p3 = ((icmp_ln443_3_fu_570_p2[0:0] == 1'b1) ? res_I_V_12_fu_530_p3 : p_Result_54_fu_594_p4);

assign select_ln53_fu_4054_p3 = ((p_Result_s_fu_3467_p3[0:0] == 1'b1) ? 27'd0 : trunc_ln5_fu_4046_p3);

assign sext_ln594_fu_330_p1 = tmp_1_fu_320_p4;

assign signbit_1_fu_2285_p2 = ((x_l_FL_V_21_fu_2194_p3 < mul_FL_V_1_fu_2241_p3) ? 1'b1 : 1'b0);

assign signbit_2_fu_2476_p2 = ((x_l_FL_V_22_fu_2383_p3 < mul_FL_V_2_fu_2432_p3) ? 1'b1 : 1'b0);

assign signbit_3_fu_2667_p2 = ((x_l_FL_V_23_fu_2574_p3 < mul_FL_V_3_fu_2623_p3) ? 1'b1 : 1'b0);

assign signbit_4_fu_2852_p2 = ((x_l_FL_V_24_reg_4329 < mul_FL_V_4_fu_2813_p3) ? 1'b1 : 1'b0);

assign signbit_5_fu_3033_p2 = ((x_l_FL_V_25_fu_2942_p3 < mul_FL_V_5_fu_2989_p3) ? 1'b1 : 1'b0);

assign signbit_6_fu_3224_p2 = ((x_l_FL_V_26_fu_3131_p3 < mul_FL_V_6_fu_3180_p3) ? 1'b1 : 1'b0);

assign signbit_7_fu_3415_p2 = ((x_l_FL_V_27_fu_3322_p3 < mul_FL_V_7_fu_3371_p3) ? 1'b1 : 1'b0);

assign signbit_8_fu_3598_p2 = ((x_l_FL_V_28_fu_3510_p3 < mul_FL_V_8_fu_3554_p3) ? 1'b1 : 1'b0);

assign signbit_9_fu_3789_p2 = ((x_l_FL_V_29_fu_3696_p3 < mul_FL_V_9_fu_3745_p3) ? 1'b1 : 1'b0);

assign signbit_fu_2101_p2 = ((x_l_FL_l_V_fu_2020_p3 < mul_FL_V_fu_2069_p3) ? 1'b1 : 1'b0);

assign sub_ln277_1_fu_494_p2 = (tmp_7_fu_474_p4 - zext_ln443_1_fu_484_p1);

assign sub_ln277_2_fu_576_p2 = (tmp_9_fu_556_p4 - zext_ln443_2_fu_566_p1);

assign sub_ln277_3_fu_642_p2 = (trunc_ln594_fu_628_p1 - zext_ln443_3_fu_632_p1);

assign sub_ln277_fu_412_p2 = (tmp_4_fu_392_p4 - zext_ln443_fu_402_p1);

assign sub_ln813_10_fu_2504_p2 = (x_l_FH_V_69_fu_2375_p3 - zext_ln813_2_fu_2500_p1);

assign sub_ln813_13_fu_2695_p2 = (x_l_FH_V_71_fu_2566_p3 - zext_ln813_3_fu_2691_p1);

assign sub_ln813_16_fu_2878_p2 = (x_l_FH_V_73_reg_4320 - zext_ln813_4_fu_2874_p1);

assign sub_ln813_19_fu_3061_p2 = (x_l_FH_V_75_fu_2935_p3 - zext_ln813_5_fu_3057_p1);

assign sub_ln813_22_fu_3252_p2 = (x_l_FH_V_77_fu_3123_p3 - zext_ln813_6_fu_3248_p1);

assign sub_ln813_25_fu_3431_p2 = (x_l_FH_V_79_fu_3314_p3 - zext_ln813_7_fu_3427_p1);

assign sub_ln813_28_fu_3626_p2 = (x_l_FH_V_81_fu_3505_p3 - zext_ln813_8_fu_3622_p1);

assign sub_ln813_31_fu_3817_p2 = (x_l_FH_V_83_fu_3688_p3 - zext_ln813_9_fu_3813_p1);

assign sub_ln813_7_fu_2313_p2 = (x_l_FH_V_67_fu_2187_p3 - zext_ln813_1_fu_2309_p1);

assign sub_ln813_fu_2134_p2 = (x_l_FH_V_65_reg_4256 - zext_ln813_fu_2131_p1);

assign tmp_12_fu_980_p4 = {{res_FH_V_46_fu_973_p3[22:20]}};

assign tmp_14_fu_710_p4 = {{x_int_reg[21:20]}};

assign tmp_15_fu_732_p4 = {{x_int_reg[21:20]}};

assign tmp_16_fu_1112_p4 = {{res_FH_V_47_fu_1104_p3[22:19]}};

assign tmp_18_fu_1244_p4 = {{res_FH_V_48_fu_1236_p3[22:18]}};

assign tmp_19_fu_2036_p4 = {{res_FH_V_55_fu_2028_p3[11:10]}};

assign tmp_1_fu_320_p4 = {{x_int_reg[31:30]}};

assign tmp_21_fu_2208_p4 = {{res_FH_V_56_fu_2201_p3[12:9]}};

assign tmp_22_fu_1364_p4 = {{res_FH_V_49_fu_1357_p3[22:17]}};

assign tmp_23_fu_1455_p4 = {{res_FH_V_50_fu_1447_p3[22:16]}};

assign tmp_24_fu_1548_p4 = {{res_FH_V_51_fu_1540_p3[22:15]}};

assign tmp_25_fu_2399_p4 = {{res_FH_V_57_fu_2391_p3[13:8]}};

assign tmp_26_fu_2590_p4 = {{res_FH_V_58_fu_2582_p3[14:7]}};

assign tmp_28_fu_1645_p4 = {{res_FH_V_fu_1637_p3[22:14]}};

assign tmp_29_fu_2956_p4 = {{res_FH_V_60_fu_2949_p3[16:5]}};

assign tmp_2_fu_466_p3 = {{tmp_6_fu_456_p4}, {1'd1}};

assign tmp_30_fu_1733_p4 = {{res_FH_V_52_fu_1726_p3[22:13]}};

assign tmp_31_fu_3147_p4 = {{res_FH_V_61_fu_3139_p3[17:4]}};

assign tmp_32_fu_1830_p4 = {{res_FH_V_53_fu_1822_p3[22:12]}};

assign tmp_33_fu_3338_p4 = {{res_FH_V_62_fu_3330_p3[18:3]}};

assign tmp_34_fu_1927_p4 = {{res_FH_V_54_fu_1919_p3[22:11]}};

assign tmp_35_fu_3521_p4 = {{res_FH_V_63_fu_3515_p3[19:2]}};

assign tmp_36_fu_2046_p4 = {{res_FH_V_55_fu_2028_p3[22:12]}};

assign tmp_37_fu_3712_p4 = {{res_FH_V_64_fu_3704_p3[20:1]}};

assign tmp_38_fu_2218_p4 = {{res_FH_V_56_fu_2201_p3[22:13]}};

assign tmp_39_fu_2409_p4 = {{res_FH_V_57_fu_2391_p3[22:14]}};

assign tmp_3_fu_548_p3 = {{tmp_8_fu_538_p4}, {1'd1}};

assign tmp_40_fu_2600_p4 = {{res_FH_V_58_fu_2582_p3[22:15]}};

assign tmp_42_fu_2966_p4 = {{res_FH_V_60_fu_2949_p3[22:17]}};

assign tmp_43_fu_3157_p4 = {{res_FH_V_61_fu_3139_p3[22:18]}};

assign tmp_44_fu_3348_p4 = {{res_FH_V_62_fu_3330_p3[22:19]}};

assign tmp_45_fu_3531_p4 = {{res_FH_V_63_fu_3515_p3[22:20]}};

assign tmp_46_fu_3722_p4 = {{res_FH_V_64_fu_3704_p3[22:21]}};

assign tmp_47_fu_4036_p4 = {{res_FH_V_66_fu_4010_p2[22:1]}};

assign tmp_4_fu_392_p4 = {{x_l_I_V_80_fu_358_p3[9:6]}};

assign tmp_5_fu_620_p3 = {{res_I_V_fu_612_p3}, {1'd1}};

assign tmp_60_fu_3919_p3 = res_FH_V_65_fu_3899_p3[32'd22];

assign tmp_6_fu_456_p4 = {{res_I_V_11_fu_448_p3[4:2]}};

assign tmp_7_fu_474_p4 = {{x_l_I_V_81_fu_440_p3[8:4]}};

assign tmp_8_fu_538_p4 = {{res_I_V_12_fu_530_p3[4:1]}};

assign tmp_9_fu_556_p4 = {{x_l_I_V_82_fu_522_p3[7:2]}};

assign tmp_fu_384_p3 = {{tmp_s_fu_374_p4}, {1'd1}};

assign tmp_s_fu_374_p4 = {{res_I_V_10_fu_366_p3[4:3]}};

assign trunc_ln1649_1_fu_873_p3 = {{1'd0}, {tmp_11_reg_4130}};

assign trunc_ln1649_2_fu_999_p3 = {{1'd0}, {tmp_13_reg_4140}};

assign trunc_ln1649_3_fu_1131_p3 = {{1'd0}, {tmp_17_reg_4150}};

assign trunc_ln1649_4_fu_1263_p3 = {{1'd0}, {tmp_20_reg_4160}};

assign trunc_ln3_fu_686_p3 = {{1'd0}, {res_I_V_13_fu_678_p3}};

assign trunc_ln58_1_fu_820_p1 = res_I_V_13_fu_678_p3[1:0];

assign trunc_ln58_2_fu_834_p1 = res_I_V_13_fu_678_p3[2:0];

assign trunc_ln58_3_fu_848_p1 = res_I_V_13_fu_678_p3[3:0];

assign trunc_ln58_4_fu_3907_p1 = res_FH_V_65_fu_3899_p3[21:0];

assign trunc_ln58_fu_806_p1 = res_I_V_13_fu_678_p3[0:0];

assign trunc_ln594_fu_628_p1 = x_l_I_V_83_fu_604_p3[6:0];

assign trunc_ln5_fu_4046_p3 = {{res_I_V_14_fu_4029_p3}, {tmp_47_fu_4036_p4}};

assign trunc_ln841_fu_308_p1 = x_int_reg[21:0];

assign trunc_ln_fu_294_p4 = {{x_int_reg[30:22]}};

assign x_l_FH_V_43_fu_312_p3 = {{trunc_ln841_fu_308_p1}, {1'd0}};

assign x_l_FH_V_44_fu_762_p2 = ($signed(x_l_FH_V_43_fu_312_p3) + $signed(23'd6291456));

assign x_l_FH_V_45_fu_966_p3 = ((or_ln318_2_fu_952_p2[0:0] == 1'b1) ? x_l_FH_V_fu_932_p2 : p_Val2_133_reg_4106);

assign x_l_FH_V_46_fu_1060_p2 = (x_l_FH_V_45_fu_966_p3 - mul_FH_V_1_fu_990_p4);

assign x_l_FH_V_47_fu_1096_p3 = ((or_ln318_3_fu_1082_p2[0:0] == 1'b1) ? x_l_FH_V_46_fu_1060_p2 : x_l_FH_V_45_fu_966_p3);

assign x_l_FH_V_48_fu_1192_p2 = (x_l_FH_V_47_fu_1096_p3 - mul_FH_V_2_fu_1122_p4);

assign x_l_FH_V_49_fu_1228_p3 = ((or_ln318_4_fu_1214_p2[0:0] == 1'b1) ? x_l_FH_V_48_fu_1192_p2 : x_l_FH_V_47_fu_1096_p3);

assign x_l_FH_V_50_fu_1304_p2 = (x_l_FH_V_49_fu_1228_p3 - mul_FH_V_3_fu_1254_p4);

assign x_l_FH_V_51_fu_1351_p3 = ((or_ln318_5_fu_1339_p2[0:0] == 1'b1) ? x_l_FH_V_50_reg_4212 : x_l_FH_V_49_reg_4171);

assign x_l_FH_V_52_fu_1415_p2 = (x_l_FH_V_51_fu_1351_p3 - mul_FH_V_4_fu_1374_p4);

assign x_l_FH_V_53_fu_1439_p3 = ((and_ln318_5_fu_1395_p2[0:0] == 1'b1) ? x_l_FH_V_51_fu_1351_p3 : x_l_FH_V_52_fu_1415_p2);

assign x_l_FH_V_54_fu_1508_p2 = (x_l_FH_V_53_fu_1439_p3 - mul_FH_V_5_fu_1465_p5);

assign x_l_FH_V_55_fu_1532_p3 = ((and_ln318_6_fu_1488_p2[0:0] == 1'b1) ? x_l_FH_V_53_fu_1439_p3 : x_l_FH_V_54_fu_1508_p2);

assign x_l_FH_V_56_fu_1605_p2 = (x_l_FH_V_55_fu_1532_p3 - zext_ln818_1_fu_1569_p1);

assign x_l_FH_V_57_fu_1629_p3 = ((and_ln318_7_fu_1585_p2[0:0] == 1'b1) ? x_l_FH_V_55_fu_1532_p3 : x_l_FH_V_56_fu_1605_p2);

assign x_l_FH_V_58_fu_1682_p2 = (x_l_FH_V_57_fu_1629_p3 - zext_ln818_2_fu_1666_p1);

assign x_l_FH_V_59_fu_1720_p3 = ((and_ln318_8_fu_1688_p2[0:0] == 1'b1) ? x_l_FH_V_57_reg_4223 : x_l_FH_V_58_reg_4245);

assign x_l_FH_V_60_fu_1790_p2 = (x_l_FH_V_59_fu_1720_p3 - zext_ln818_3_fu_1754_p1);

assign x_l_FH_V_61_fu_1814_p3 = ((and_ln318_9_fu_1770_p2[0:0] == 1'b1) ? x_l_FH_V_59_fu_1720_p3 : x_l_FH_V_60_fu_1790_p2);

assign x_l_FH_V_62_fu_1887_p2 = (x_l_FH_V_61_fu_1814_p3 - zext_ln818_4_fu_1851_p1);

assign x_l_FH_V_63_fu_1911_p3 = ((and_ln318_10_fu_1867_p2[0:0] == 1'b1) ? x_l_FH_V_61_fu_1814_p3 : x_l_FH_V_62_fu_1887_p2);

assign x_l_FH_V_64_fu_1988_p2 = (add_ln813_fu_1968_p2 - zext_ln818_5_fu_1946_p1);

assign x_l_FH_V_65_fu_2012_p3 = ((or_ln318_fu_1962_p2[0:0] == 1'b1) ? x_l_FH_V_64_fu_1988_p2 : x_l_FH_V_63_fu_1911_p3);

assign x_l_FH_V_66_fu_2151_p2 = (sub_ln813_fu_2134_p2 - zext_ln818_6_reg_4275);

assign x_l_FH_V_67_fu_2187_p3 = ((or_ln318_7_fu_2174_p2[0:0] == 1'b1) ? x_l_FH_V_66_fu_2151_p2 : x_l_FH_V_65_reg_4256);

assign x_l_FH_V_68_fu_2333_p2 = (sub_ln813_7_fu_2313_p2 - zext_ln818_7_fu_2237_p1);

assign x_l_FH_V_69_fu_2375_p3 = ((or_ln318_9_fu_2361_p2[0:0] == 1'b1) ? x_l_FH_V_68_fu_2333_p2 : x_l_FH_V_67_fu_2187_p3);

assign x_l_FH_V_70_fu_2524_p2 = (sub_ln813_10_fu_2504_p2 - zext_ln818_8_fu_2428_p1);

assign x_l_FH_V_71_fu_2566_p3 = ((or_ln318_11_fu_2552_p2[0:0] == 1'b1) ? x_l_FH_V_70_fu_2524_p2 : x_l_FH_V_69_fu_2375_p3);

assign x_l_FH_V_72_fu_2715_p2 = (sub_ln813_13_fu_2695_p2 - zext_ln818_9_fu_2619_p1);

assign x_l_FH_V_73_fu_2757_p3 = ((or_ln318_13_fu_2743_p2[0:0] == 1'b1) ? x_l_FH_V_72_fu_2715_p2 : x_l_FH_V_71_fu_2566_p3);

assign x_l_FH_V_74_fu_2895_p2 = (sub_ln813_16_fu_2878_p2 - zext_ln818_10_fu_2809_p1);

assign x_l_FH_V_75_fu_2935_p3 = ((or_ln318_15_fu_2921_p2[0:0] == 1'b1) ? x_l_FH_V_74_fu_2895_p2 : x_l_FH_V_73_reg_4320);

assign x_l_FH_V_76_fu_3081_p2 = (sub_ln813_19_fu_3061_p2 - zext_ln818_11_fu_2985_p1);

assign x_l_FH_V_77_fu_3123_p3 = ((or_ln318_17_fu_3109_p2[0:0] == 1'b1) ? x_l_FH_V_76_fu_3081_p2 : x_l_FH_V_75_fu_2935_p3);

assign x_l_FH_V_78_fu_3272_p2 = (sub_ln813_22_fu_3252_p2 - zext_ln818_12_fu_3176_p1);

assign x_l_FH_V_79_fu_3314_p3 = ((or_ln318_19_fu_3300_p2[0:0] == 1'b1) ? x_l_FH_V_78_fu_3272_p2 : x_l_FH_V_77_fu_3123_p3);

assign x_l_FH_V_80_fu_3443_p2 = (sub_ln813_25_fu_3431_p2 - zext_ln818_13_fu_3367_p1);

assign x_l_FH_V_81_fu_3505_p3 = ((or_ln318_21_reg_4404[0:0] == 1'b1) ? x_l_FH_V_80_reg_4394 : x_l_FH_V_79_reg_4358);

assign x_l_FH_V_82_fu_3646_p2 = (sub_ln813_28_fu_3626_p2 - zext_ln818_14_fu_3550_p1);

assign x_l_FH_V_83_fu_3688_p3 = ((or_ln318_23_fu_3674_p2[0:0] == 1'b1) ? x_l_FH_V_82_fu_3646_p2 : x_l_FH_V_81_fu_3505_p3);

assign x_l_FH_V_84_fu_3837_p2 = (sub_ln813_31_fu_3817_p2 - zext_ln818_15_fu_3741_p1);

assign x_l_FH_V_85_fu_3883_p3 = ((or_ln318_25_fu_3871_p2[0:0] == 1'b1) ? x_l_FH_V_84_fu_3837_p2 : x_l_FH_V_83_fu_3688_p3);

assign x_l_FH_V_fu_932_p2 = (p_Val2_133_reg_4106 - mul_FH_V_fu_865_p4);

assign x_l_FL_V_11_fu_3087_p2 = (x_l_FL_V_25_fu_2942_p3 - mul_FL_V_5_fu_2989_p3);

assign x_l_FL_V_13_fu_3278_p2 = (x_l_FL_V_26_fu_3131_p3 - mul_FL_V_6_fu_3180_p3);

assign x_l_FL_V_15_fu_3449_p2 = (x_l_FL_V_27_fu_3322_p3 - mul_FL_V_7_fu_3371_p3);

assign x_l_FL_V_17_fu_3652_p2 = (x_l_FL_V_28_fu_3510_p3 - mul_FL_V_8_fu_3554_p3);

assign x_l_FL_V_19_fu_3843_p2 = (x_l_FL_V_29_fu_3696_p3 - mul_FL_V_9_fu_3745_p3);

assign x_l_FL_V_20_fu_3891_p3 = ((or_ln318_25_fu_3871_p2[0:0] == 1'b1) ? x_l_FL_V_19_fu_3843_p2 : x_l_FL_V_29_fu_3696_p3);

assign x_l_FL_V_21_fu_2194_p3 = ((or_ln318_7_fu_2174_p2[0:0] == 1'b1) ? x_l_FL_V_fu_2156_p2 : x_l_FL_l_V_reg_4263);

assign x_l_FL_V_22_fu_2383_p3 = ((or_ln318_9_fu_2361_p2[0:0] == 1'b1) ? x_l_FL_V_3_fu_2339_p2 : x_l_FL_V_21_fu_2194_p3);

assign x_l_FL_V_23_fu_2574_p3 = ((or_ln318_11_fu_2552_p2[0:0] == 1'b1) ? x_l_FL_V_5_fu_2530_p2 : x_l_FL_V_22_fu_2383_p3);

assign x_l_FL_V_24_fu_2765_p3 = ((or_ln318_13_fu_2743_p2[0:0] == 1'b1) ? x_l_FL_V_7_fu_2721_p2 : x_l_FL_V_23_fu_2574_p3);

assign x_l_FL_V_25_fu_2942_p3 = ((or_ln318_15_fu_2921_p2[0:0] == 1'b1) ? x_l_FL_V_9_fu_2901_p2 : x_l_FL_V_24_reg_4329);

assign x_l_FL_V_26_fu_3131_p3 = ((or_ln318_17_fu_3109_p2[0:0] == 1'b1) ? x_l_FL_V_11_fu_3087_p2 : x_l_FL_V_25_fu_2942_p3);

assign x_l_FL_V_27_fu_3322_p3 = ((or_ln318_19_fu_3300_p2[0:0] == 1'b1) ? x_l_FL_V_13_fu_3278_p2 : x_l_FL_V_26_fu_3131_p3);

assign x_l_FL_V_28_fu_3510_p3 = ((or_ln318_21_reg_4404[0:0] == 1'b1) ? x_l_FL_V_15_reg_4399 : x_l_FL_V_27_reg_4363);

assign x_l_FL_V_29_fu_3696_p3 = ((or_ln318_23_fu_3674_p2[0:0] == 1'b1) ? x_l_FL_V_17_fu_3652_p2 : x_l_FL_V_28_fu_3510_p3);

assign x_l_FL_V_3_fu_2339_p2 = (x_l_FL_V_21_fu_2194_p3 - mul_FL_V_1_fu_2241_p3);

assign x_l_FL_V_5_fu_2530_p2 = (x_l_FL_V_22_fu_2383_p3 - mul_FL_V_2_fu_2432_p3);

assign x_l_FL_V_7_fu_2721_p2 = (x_l_FL_V_23_fu_2574_p3 - mul_FL_V_3_fu_2623_p3);

assign x_l_FL_V_9_fu_2901_p2 = (x_l_FL_V_24_reg_4329 - mul_FL_V_4_fu_2813_p3);

assign x_l_FL_V_fu_2156_p2 = (x_l_FL_l_V_reg_4263 - mul_FL_V_reg_4281);

assign x_l_FL_l_V_fu_2020_p3 = ((or_ln318_fu_1962_p2[0:0] == 1'b1) ? 23'd4194304 : 23'd0);

assign x_l_I_V_100_fu_1621_p3 = ((and_ln318_7_fu_1585_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_99_fu_1597_p3);

assign x_l_I_V_101_fu_1697_p3 = ((icmp_ln318_8_reg_4239[0:0] == 1'b1) ? x_l_I_V_39_fu_1692_p2 : x_l_I_V_100_reg_4217);

assign x_l_I_V_102_fu_1712_p3 = ((and_ln318_8_fu_1688_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_101_fu_1697_p3);

assign x_l_I_V_103_fu_1782_p3 = ((icmp_ln318_9_fu_1764_p2[0:0] == 1'b1) ? x_l_I_V_42_fu_1776_p2 : x_l_I_V_102_fu_1712_p3);

assign x_l_I_V_104_fu_1806_p3 = ((and_ln318_9_fu_1770_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_103_fu_1782_p3);

assign x_l_I_V_105_fu_1879_p3 = ((icmp_ln318_10_fu_1861_p2[0:0] == 1'b1) ? x_l_I_V_45_fu_1873_p2 : x_l_I_V_104_fu_1806_p3);

assign x_l_I_V_106_fu_1903_p3 = ((and_ln318_10_fu_1867_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_105_fu_1879_p3);

assign x_l_I_V_107_fu_2004_p3 = ((or_ln318_fu_1962_p2[0:0] == 1'b1) ? p_Val2_134_fu_1980_p3 : 13'd0);

assign x_l_I_V_108_fu_2144_p3 = ((or_ln331_fu_2125_p2[0:0] == 1'b1) ? x_l_I_V_51_fu_2139_p2 : x_l_I_V_107_reg_4250);

assign x_l_I_V_109_fu_2179_p3 = ((or_ln318_7_fu_2174_p2[0:0] == 1'b1) ? x_l_I_V_108_fu_2144_p3 : 13'd0);

assign x_l_I_V_110_fu_2325_p3 = ((or_ln331_1_fu_2303_p2[0:0] == 1'b1) ? x_l_I_V_54_fu_2319_p2 : x_l_I_V_109_fu_2179_p3);

assign x_l_I_V_111_fu_2367_p3 = ((or_ln318_9_fu_2361_p2[0:0] == 1'b1) ? x_l_I_V_110_fu_2325_p3 : 13'd0);

assign x_l_I_V_112_fu_2516_p3 = ((or_ln331_2_fu_2494_p2[0:0] == 1'b1) ? x_l_I_V_57_fu_2510_p2 : x_l_I_V_111_fu_2367_p3);

assign x_l_I_V_113_fu_2558_p3 = ((or_ln318_11_fu_2552_p2[0:0] == 1'b1) ? x_l_I_V_112_fu_2516_p3 : 13'd0);

assign x_l_I_V_114_fu_2707_p3 = ((or_ln331_3_fu_2685_p2[0:0] == 1'b1) ? x_l_I_V_60_fu_2701_p2 : x_l_I_V_113_fu_2558_p3);

assign x_l_I_V_115_fu_2749_p3 = ((or_ln318_13_fu_2743_p2[0:0] == 1'b1) ? x_l_I_V_114_fu_2707_p3 : 13'd0);

assign x_l_I_V_116_fu_2888_p3 = ((or_ln331_4_fu_2868_p2[0:0] == 1'b1) ? x_l_I_V_63_fu_2883_p2 : x_l_I_V_115_reg_4313);

assign x_l_I_V_117_fu_2927_p3 = ((or_ln318_15_fu_2921_p2[0:0] == 1'b1) ? x_l_I_V_116_fu_2888_p3 : 13'd0);

assign x_l_I_V_118_fu_3073_p3 = ((or_ln331_5_fu_3051_p2[0:0] == 1'b1) ? x_l_I_V_66_fu_3067_p2 : x_l_I_V_117_fu_2927_p3);

assign x_l_I_V_119_fu_3115_p3 = ((or_ln318_17_fu_3109_p2[0:0] == 1'b1) ? x_l_I_V_118_fu_3073_p3 : 13'd0);

assign x_l_I_V_11_fu_754_p3 = ((icmp_ln1650_fu_742_p2[0:0] == 1'b1) ? x_l_I_V_fu_748_p2 : x_l_I_V_84_fu_670_p3);

assign x_l_I_V_120_fu_3264_p3 = ((or_ln331_6_fu_3242_p2[0:0] == 1'b1) ? x_l_I_V_69_fu_3258_p2 : x_l_I_V_119_fu_3115_p3);

assign x_l_I_V_121_fu_3306_p3 = ((or_ln318_19_fu_3300_p2[0:0] == 1'b1) ? x_l_I_V_120_fu_3264_p3 : 13'd0);

assign x_l_I_V_122_fu_3483_p3 = ((or_ln331_7_fu_3478_p2[0:0] == 1'b1) ? x_l_I_V_72_reg_4389 : x_l_I_V_121_reg_4353);

assign x_l_I_V_123_fu_3498_p3 = ((or_ln318_21_reg_4404[0:0] == 1'b1) ? x_l_I_V_122_fu_3483_p3 : 13'd0);

assign x_l_I_V_124_fu_3638_p3 = ((or_ln331_8_fu_3616_p2[0:0] == 1'b1) ? x_l_I_V_75_fu_3632_p2 : x_l_I_V_123_fu_3498_p3);

assign x_l_I_V_125_fu_3680_p3 = ((or_ln318_23_fu_3674_p2[0:0] == 1'b1) ? x_l_I_V_124_fu_3638_p3 : 13'd0);

assign x_l_I_V_126_fu_3829_p3 = ((or_ln331_9_fu_3807_p2[0:0] == 1'b1) ? x_l_I_V_78_fu_3823_p2 : x_l_I_V_125_fu_3680_p3);

assign x_l_I_V_14_fu_918_p2 = ($signed(x_l_I_V_86_fu_860_p3) + $signed(13'd8191));

assign x_l_I_V_15_fu_924_p3 = ((icmp_ln1650_1_fu_913_p2[0:0] == 1'b1) ? x_l_I_V_14_fu_918_p2 : x_l_I_V_86_fu_860_p3);

assign x_l_I_V_18_fu_1046_p2 = ($signed(x_l_I_V_88_fu_958_p3) + $signed(13'd8191));

assign x_l_I_V_19_fu_1052_p3 = ((icmp_ln1650_2_fu_1040_p2[0:0] == 1'b1) ? x_l_I_V_18_fu_1046_p2 : x_l_I_V_88_fu_958_p3);

assign x_l_I_V_22_fu_1178_p2 = ($signed(x_l_I_V_90_fu_1088_p3) + $signed(13'd8191));

assign x_l_I_V_23_fu_1184_p3 = ((icmp_ln1650_3_fu_1172_p2[0:0] == 1'b1) ? x_l_I_V_22_fu_1178_p2 : x_l_I_V_90_fu_1088_p3);

assign x_l_I_V_26_fu_1298_p2 = ($signed(x_l_I_V_92_fu_1220_p3) + $signed(13'd8191));

assign x_l_I_V_27_fu_1320_p3 = ((icmp_ln1650_4_reg_4202[0:0] == 1'b1) ? x_l_I_V_26_reg_4207 : x_l_I_V_92_reg_4165);

assign x_l_I_V_30_fu_1401_p2 = ($signed(x_l_I_V_94_fu_1344_p3) + $signed(13'd8191));

assign x_l_I_V_33_fu_1494_p2 = ($signed(x_l_I_V_96_fu_1431_p3) + $signed(13'd8191));

assign x_l_I_V_36_fu_1591_p2 = ($signed(x_l_I_V_98_fu_1524_p3) + $signed(13'd8191));

assign x_l_I_V_39_fu_1692_p2 = ($signed(x_l_I_V_100_reg_4217) + $signed(13'd8191));

assign x_l_I_V_42_fu_1776_p2 = ($signed(x_l_I_V_102_fu_1712_p3) + $signed(13'd8191));

assign x_l_I_V_45_fu_1873_p2 = ($signed(x_l_I_V_104_fu_1806_p3) + $signed(13'd8191));

assign x_l_I_V_48_fu_1974_p2 = ($signed(x_l_I_V_106_fu_1903_p3) + $signed(13'd8191));

assign x_l_I_V_51_fu_2139_p2 = ($signed(x_l_I_V_107_reg_4250) + $signed(13'd8191));

assign x_l_I_V_54_fu_2319_p2 = ($signed(x_l_I_V_109_fu_2179_p3) + $signed(13'd8191));

assign x_l_I_V_57_fu_2510_p2 = ($signed(x_l_I_V_111_fu_2367_p3) + $signed(13'd8191));

assign x_l_I_V_60_fu_2701_p2 = ($signed(x_l_I_V_113_fu_2558_p3) + $signed(13'd8191));

assign x_l_I_V_63_fu_2883_p2 = ($signed(x_l_I_V_115_reg_4313) + $signed(13'd8191));

assign x_l_I_V_66_fu_3067_p2 = ($signed(x_l_I_V_117_fu_2927_p3) + $signed(13'd8191));

assign x_l_I_V_69_fu_3258_p2 = ($signed(x_l_I_V_119_fu_3115_p3) + $signed(13'd8191));

assign x_l_I_V_72_fu_3437_p2 = ($signed(x_l_I_V_121_fu_3306_p3) + $signed(13'd8191));

assign x_l_I_V_75_fu_3632_p2 = ($signed(x_l_I_V_123_fu_3498_p3) + $signed(13'd8191));

assign x_l_I_V_78_fu_3823_p2 = ($signed(x_l_I_V_125_fu_3680_p3) + $signed(13'd8191));

assign x_l_I_V_80_fu_358_p3 = ((icmp_ln443_fu_334_p2[0:0] == 1'b1) ? zext_ln818_fu_304_p1 : p_Result_48_fu_346_p5);

assign x_l_I_V_81_fu_440_p3 = ((icmp_ln443_1_fu_406_p2[0:0] == 1'b1) ? x_l_I_V_80_fu_358_p3 : p_Result_49_fu_418_p5);

assign x_l_I_V_82_fu_522_p3 = ((icmp_ln443_2_fu_488_p2[0:0] == 1'b1) ? x_l_I_V_81_fu_440_p3 : p_Result_51_fu_500_p5);

assign x_l_I_V_83_fu_604_p3 = ((icmp_ln443_3_fu_570_p2[0:0] == 1'b1) ? x_l_I_V_82_fu_522_p3 : p_Result_53_fu_582_p5);

assign x_l_I_V_84_fu_670_p3 = ((icmp_ln443_4_fu_636_p2[0:0] == 1'b1) ? x_l_I_V_83_fu_604_p3 : p_Result_55_fu_648_p5);

assign x_l_I_V_85_fu_768_p2 = (x_l_I_V_11_fu_754_p3 - zext_ln1649_fu_694_p1);

assign x_l_I_V_86_fu_860_p3 = ((or_ln318_1_reg_4101[0:0] == 1'b1) ? x_l_I_V_85_reg_4096 : x_l_I_V_84_reg_4067);

assign x_l_I_V_87_fu_937_p2 = (x_l_I_V_15_fu_924_p3 - zext_ln1649_1_fu_880_p1);

assign x_l_I_V_88_fu_958_p3 = ((or_ln318_2_fu_952_p2[0:0] == 1'b1) ? x_l_I_V_87_fu_937_p2 : x_l_I_V_86_fu_860_p3);

assign x_l_I_V_89_fu_1066_p2 = (x_l_I_V_19_fu_1052_p3 - zext_ln1649_2_fu_1006_p1);

assign x_l_I_V_90_fu_1088_p3 = ((or_ln318_3_fu_1082_p2[0:0] == 1'b1) ? x_l_I_V_89_fu_1066_p2 : x_l_I_V_88_fu_958_p3);

assign x_l_I_V_91_fu_1198_p2 = (x_l_I_V_23_fu_1184_p3 - zext_ln1649_3_fu_1138_p1);

assign x_l_I_V_92_fu_1220_p3 = ((or_ln318_4_fu_1214_p2[0:0] == 1'b1) ? x_l_I_V_91_fu_1198_p2 : x_l_I_V_90_fu_1088_p3);

assign x_l_I_V_93_fu_1325_p2 = (x_l_I_V_27_fu_1320_p3 - zext_ln1649_4_reg_4182);

assign x_l_I_V_94_fu_1344_p3 = ((or_ln318_5_fu_1339_p2[0:0] == 1'b1) ? x_l_I_V_93_fu_1325_p2 : x_l_I_V_92_reg_4165);

assign x_l_I_V_95_fu_1407_p3 = ((icmp_ln318_5_fu_1389_p2[0:0] == 1'b1) ? x_l_I_V_30_fu_1401_p2 : x_l_I_V_94_fu_1344_p3);

assign x_l_I_V_96_fu_1431_p3 = ((and_ln318_5_fu_1395_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_95_fu_1407_p3);

assign x_l_I_V_97_fu_1500_p3 = ((icmp_ln318_6_fu_1482_p2[0:0] == 1'b1) ? x_l_I_V_33_fu_1494_p2 : x_l_I_V_96_fu_1431_p3);

assign x_l_I_V_98_fu_1524_p3 = ((and_ln318_6_fu_1488_p2[0:0] == 1'b1) ? 13'd0 : x_l_I_V_97_fu_1500_p3);

assign x_l_I_V_99_fu_1597_p3 = ((icmp_ln318_7_fu_1579_p2[0:0] == 1'b1) ? x_l_I_V_36_fu_1591_p2 : x_l_I_V_98_fu_1524_p3);

assign x_l_I_V_fu_748_p2 = ($signed(x_l_I_V_84_fu_670_p3) + $signed(13'd8191));

assign xor_ln1651_10_fu_3958_p2 = (icmp_ln1651_10_fu_3952_p2 ^ 1'd1);

assign xor_ln1651_1_fu_2273_p2 = (icmp_ln1651_1_fu_2267_p2 ^ 1'd1);

assign xor_ln1651_2_fu_2464_p2 = (icmp_ln1651_2_fu_2458_p2 ^ 1'd1);

assign xor_ln1651_3_fu_2655_p2 = (icmp_ln1651_3_fu_2649_p2 ^ 1'd1);

assign xor_ln1651_4_fu_2840_p2 = (icmp_ln1651_4_fu_2835_p2 ^ 1'd1);

assign xor_ln1651_5_fu_3021_p2 = (icmp_ln1651_5_fu_3015_p2 ^ 1'd1);

assign xor_ln1651_6_fu_3212_p2 = (icmp_ln1651_6_fu_3206_p2 ^ 1'd1);

assign xor_ln1651_7_fu_3403_p2 = (icmp_ln1651_7_fu_3397_p2 ^ 1'd1);

assign xor_ln1651_8_fu_3586_p2 = (icmp_ln1651_8_fu_3580_p2 ^ 1'd1);

assign xor_ln1651_9_fu_3777_p2 = (icmp_ln1651_9_fu_3771_p2 ^ 1'd1);

assign xor_ln1651_fu_2107_p2 = (icmp_ln1651_reg_4302 ^ 1'd1);

assign xor_ln318_1_fu_1028_p2 = (icmp_ln318_2_fu_1022_p2 ^ 1'd1);

assign xor_ln318_2_fu_1160_p2 = (icmp_ln318_3_fu_1154_p2 ^ 1'd1);

assign xor_ln318_3_fu_1310_p2 = (icmp_ln318_4_reg_4197 ^ 1'd1);

assign xor_ln318_fu_901_p2 = (icmp_ln318_1_fu_896_p2 ^ 1'd1);

assign zext_ln1649_1_fu_880_p1 = trunc_ln1649_1_fu_873_p3;

assign zext_ln1649_2_fu_1006_p1 = trunc_ln1649_2_fu_999_p3;

assign zext_ln1649_3_fu_1138_p1 = trunc_ln1649_3_fu_1131_p3;

assign zext_ln1649_4_fu_1270_p1 = trunc_ln1649_4_fu_1263_p3;

assign zext_ln1649_fu_694_p1 = trunc_ln3_fu_686_p3;

assign zext_ln443_1_fu_484_p1 = tmp_2_fu_466_p3;

assign zext_ln443_2_fu_566_p1 = tmp_3_fu_548_p3;

assign zext_ln443_3_fu_632_p1 = tmp_5_fu_620_p3;

assign zext_ln443_fu_402_p1 = tmp_fu_384_p3;

assign zext_ln813_10_fu_4000_p1 = res_FH_V_43_fu_3992_p3;

assign zext_ln813_1_fu_2309_p1 = signbit_1_fu_2285_p2;

assign zext_ln813_2_fu_2500_p1 = signbit_2_fu_2476_p2;

assign zext_ln813_3_fu_2691_p1 = signbit_3_fu_2667_p2;

assign zext_ln813_4_fu_2874_p1 = signbit_4_fu_2852_p2;

assign zext_ln813_5_fu_3057_p1 = signbit_5_fu_3033_p2;

assign zext_ln813_6_fu_3248_p1 = signbit_6_fu_3224_p2;

assign zext_ln813_7_fu_3427_p1 = signbit_7_fu_3415_p2;

assign zext_ln813_8_fu_3622_p1 = signbit_8_fu_3598_p2;

assign zext_ln813_9_fu_3813_p1 = signbit_9_fu_3789_p2;

assign zext_ln813_fu_2131_p1 = signbit_reg_4307;

assign zext_ln818_10_fu_2809_p1 = mul_FH_V_14_fu_2801_p4;

assign zext_ln818_11_fu_2985_p1 = mul_FH_V_15_fu_2976_p4;

assign zext_ln818_12_fu_3176_p1 = mul_FH_V_16_fu_3167_p4;

assign zext_ln818_13_fu_3367_p1 = mul_FH_V_17_fu_3358_p4;

assign zext_ln818_14_fu_3550_p1 = mul_FH_V_18_fu_3541_p4;

assign zext_ln818_15_fu_3741_p1 = mul_FH_V_19_fu_3732_p4;

assign zext_ln818_16_fu_3936_p1 = mul_FH_V_20_fu_3927_p4;

assign zext_ln818_1_fu_1569_p1 = mul_FH_V_6_fu_1558_p5;

assign zext_ln818_2_fu_1666_p1 = mul_FH_V_7_fu_1655_p5;

assign zext_ln818_3_fu_1754_p1 = mul_FH_V_8_fu_1743_p5;

assign zext_ln818_4_fu_1851_p1 = mul_FH_V_9_fu_1840_p5;

assign zext_ln818_5_fu_1946_p1 = mul_FH_V_s_fu_1937_p4;

assign zext_ln818_6_fu_2065_p1 = mul_FH_V_10_fu_2056_p4;

assign zext_ln818_7_fu_2237_p1 = mul_FH_V_11_fu_2228_p4;

assign zext_ln818_8_fu_2428_p1 = mul_FH_V_12_fu_2419_p4;

assign zext_ln818_9_fu_2619_p1 = mul_FH_V_13_fu_2610_p4;

assign zext_ln818_fu_304_p1 = trunc_ln_fu_294_p4;

always @ (posedge ap_clk) begin
    p_Val2_133_reg_4106[0] <= 1'b0;
    res_FH_V_45_reg_4114[21:0] <= 22'b0000000000000000000000;
    x_l_FH_V_49_reg_4171[0] <= 1'b0;
    zext_ln1649_4_reg_4182[12:1] <= 12'b000000000000;
    x_l_FH_V_50_reg_4212[0] <= 1'b0;
    x_l_FH_V_57_reg_4223[0] <= 1'b0;
    x_l_FH_V_58_reg_4245[0] <= 1'b0;
    x_l_FL_l_V_reg_4263[21:0] <= 22'b0000000000000000000000;
    zext_ln818_6_reg_4275[22:16] <= 7'b0000000;
    mul_FL_V_reg_4281[20:0] <= 21'b100000000000000000000;
    x_l_FL_V_24_reg_4329[13:0] <= 14'b00000000000000;
    x_l_FL_V_27_reg_4363[7:0] <= 8'b00000000;
    x_l_FL_V_15_reg_4399[6:0] <= 7'b1000000;
end

endmodule //ViT_act_sqrt_fixed_32_10_s
