Search.setIndex({envversion:49,filenames:["index","intro","programming","vprprogram"],objects:{},objnames:{},objtypes:{},terms:{"function":1,"import":[0,1,2],"int":3,"switch":[0,1],"try":2,about:1,accomplish:1,accumul:[0,2],achiev:2,adder_160bit:3,after:0,all:[0,2],also:[1,2],amplifier:0,ani:0,arch:3,architectur:[0,1,3],architecture_fil:3,articl:0,asynchron:0,avail:1,bai:1,base:[1,3],basic:[0,1],bee:1,behind:1,best:2,betz:0,bigger:0,bit:[0,2],ble:0,blif:3,blob:3,block:[0,1],book:0,cad:[0,3],california:1,call:0,can:[0,2,3],cell:[0,2],chang:3,channel:1,choos:2,circuit:[0,3],circuit_fil:3,clock:0,cmos:0,collabor:3,com:[0,3],combin:0,common:[0,1],complet:0,compon:[0,1],comput:1,conduct:3,connect:0,control:0,creat:[0,1],david:0,decod:[0,2],deep:0,depart:1,describ:0,describl:3,descript:[],design:[0,3],desir:[0,3],desmistifi:1,develop:[1,3],digit:3,directori:3,discuss:1,driver:0,each:0,east:1,effort:3,elabor:0,element:0,end:[2,3],engineer:1,error:3,exampl:3,execut:3,file:[2,3],first:2,flip:0,flop:0,flow:3,form:0,fpga_project:3,fpgas:0,framework:3,from:1,futur:1,gate:0,gener:3,github:3,give:3,goal:1,harri:0,have:[1,2],here:0,hold:0,how:[2,3],http:[0,3],ijs:0,index:0,inform:0,input:[0,3],jame:1,jonathan:0,just:3,languag:3,larger:0,latest:[0,3],lenght:1,less:2,level:0,link:3,logic:[0,2],lut:0,manag:0,mani:0,master:3,modul:0,monei:0,mux:0,need:[0,3],neil:0,onli:1,open:3,oper:0,operat:0,origin:3,our:[0,2,3],output:3,pad:2,page:0,per:2,perspect:0,php:0,place:[2,3],place_fil:3,place_file_nam:3,port:2,possibl:3,pre:3,present:1,probabl:3,professor:1,project:[],proper:0,propperli:3,provid:3,pull:0,put:3,ran:3,read:0,readthedoc:[0,3],referenc:0,research:[1,3],rgjournal:0,rose:0,rout:[2,3],route_chan_width:3,route_fil:3,route_file_nam:3,run:3,run_vtr_flow:3,schemat:0,search:0,section:0,see:3,sens:0,sever:[0,1,2],shifter:0,should:3,show:0,simul:0,size:0,softwar:2,sourc:3,sphinx:3,start:1,state:1,step:2,student:1,submicron:0,supervis:1,synchron:0,system:0,take:3,tandon:1,target:3,tavar:1,technolog:1,temp:3,them:0,thi:[1,3],time:[0,1,2,3],tipe:1,togeth:0,tool:[1,3],transform:[0,2],transistor:0,translat:[2,3],two:3,undergrad:1,univers:1,using:[],vaughn:0,veri:0,verilog:[2,3],viewer:3,viewfil:0,vlsi:0,vpr:3,vtr:[],vtr_flow:3,vtr_testfil:3,wai:[0,2],want:2,well:0,west:0,when:0,where:3,which:[0,2],wide:3,width:1,wilton:1,wire:1,work:[0,3],world:3,write:0,xml:3,yang:1,yangtavar:3,you:[2,3],your:2},titles:["Welcome to CSUEB FPGA&#8217;s documentation!","FPGA Project Description","Programming","Using VTR"],titleterms:{csueb:0,descript:1,document:0,fpga:[0,1],indice:0,interconnect:0,program:[0,2],project:1,refer:0,sram:0,structur:0,tabl:0,tile:0,using:3,vtr:3,welcom:0}})