{
  "main": {
    "id": "7c622b760869cacf",
    "type": "split",
    "children": [
      {
        "id": "9f225eb12c37a55a",
        "type": "tabs",
        "children": [
          {
            "id": "ca8454e67935c940",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "872290db05a99f57",
    "type": "split",
    "children": [
      {
        "id": "d1a4135a4c009f1e",
        "type": "tabs",
        "children": [
          {
            "id": "9da67dfcce4e8838",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "356bd72cc0237c4e",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "164bc4146780d259",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 276.5
  },
  "right": {
    "id": "82c60f36bf5d1248",
    "type": "split",
    "children": [
      {
        "id": "5a7fd81b344858e5",
        "type": "tabs",
        "children": [
          {
            "id": "771263d918e8f811",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "dca6e99bcf1287bb",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Programming languages/Verilog/Modules.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "00218455365598d3",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "6e5df4667b59128a",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Programming languages/Verilog/Modules.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "audio-recorder:Start/stop recording": false,
      "random-note:Open random note": false
    }
  },
  "active": "ca8454e67935c940",
  "lastOpenFiles": [
    "Programming languages/Verilog/Verilog.md",
    "Programming languages/Verilog/Syntax.md",
    "Programming languages/Verilog/Introduction.md",
    "Programming languages/Programming languages.md",
    "Programming languages/Python/Python.md",
    "conflict-files-obsidian-git.md",
    "Uni/Uni.md",
    "Uni/Struttura esame FDP.md",
    "Uni",
    "Programming languages/Verilog/Modules.md",
    "Programming languages/Verilog",
    "Programming languages/Python/Lambda.md",
    "Programming languages/Python/Iterazione.md",
    "Programming languages/Python/Comparatori e operatori di appartenenza.md",
    "Flet-notes/2023-11-02.md",
    "Flet-notes/2023-10-31.md",
    "Flet-notes/2023-10-26.md",
    "Flet-notes/2023-10-19.md",
    "Flet-notes/2023-10-17.md",
    "Flet-notes/12.10.md",
    "Flet-notes/10.10.md",
    "Flet-notes",
    "Files/Screenshot 2023-11-03 at 00-11-39 PowerPoint Presentation - Verilog-1-Combinational-AM-23-Bellani.pdf.png",
    "Files/Screenshot 2023-11-02 at 23-27-28 PowerPoint Presentation - Verilog-1-Combinational-AM-23-Bellani.pdf.png",
    "Files",
    "Programming languages/Python/str.md",
    "Programming languages/Python/slicing.md",
    "Programming languages/Python/float.md",
    "Programming languages/Python/Test.md",
    "Programming languages/Python/Expression statements.md",
    "Programming languages/Python/Comparatori.md",
    "Programming languages/Python/for.md",
    "Programming languages/Python",
    "test",
    "Programming languages",
    "Flet notes"
  ]
}