0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/conv_sgnmag.sv,1696536178,systemVerilog,,C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv,,conv_sgnmag,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/dbl_dabble_ext.sv,1695923480,systemVerilog,,C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/round.sv,,dbl_dabble_ext,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/round.sv,1702939798,systemVerilog,,C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv,,round,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tconvert.sv,1696535665,systemVerilog,,C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tdisplay.sv,,tconvert,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/designs/tdisplay.sv,1702914255,systemVerilog,,C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/testbenches/tdisplay_tb.sv,,tdisplay,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/testbenches/round_tb.sv,1702929568,systemVerilog,,,,round_tb,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/hdl/testbenches/tdisplay_tb.sv,1702929777,systemVerilog,,,,tdisplay_tb,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/conv_sgnmag_tb.sv,1702929240,systemVerilog,,,,conv_sgnmag_tb,,uvm,,,,,,
C:/Users/otienom/Documents/ece212_alex_maurice/lab3/project file/lab3_0/lab3_0.srcs/sim_1/new/tconvert_tb.sv,1702927463,systemVerilog,,,,tconvert_tb,,uvm,,,,,,
