# Loading project sim_test_2nd
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:22:34 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_req_ready_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_ready_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_valid \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_ready \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_ready \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
quit -sim
# End time: 09:27:00 on May 06,2025, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:27:06 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_req_ready_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_ready_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i \
sim:/tb_dmi_jtag/dbg_dmi_clear_o
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_valid \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_ready \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_ready \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
quit -sim
# End time: 09:39:24 on May 06,2025, Elapsed time: 0:12:18
# Errors: 0, Warnings: 1
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:39:26 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dut/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dut/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dut/dbg_dmi_resp_ready_o
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_valid \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(147)
#    Time: 5200 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 147
quit -sim
# End time: 09:44:48 on May 06,2025, Elapsed time: 0:05:22
# Errors: 0, Warnings: 1
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:46:12 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
quit -sim
# End time: 09:46:21 on May 06,2025, Elapsed time: 0:00:09
# Errors: 0, Warnings: 3
# Compile of dm_pkg.sv was successful.
# Compile of dtm_jtag_tap.sv was successful.
# Compile of dtm_registers.sv was successful with warnings.
# Compile of tb_dtm_jtag_tap.sv was successful.
# Compile of tb_dmi_jtag.sv was successful.
# Compile of dmi_jtag.sv was successful with warnings.
# Compile of cdc_stage.sv was successful with warnings.
# Compile of dtm_cdc.sv was successful with warnings.
# Compile of tb_dmi_jtag_old.sv was successful.
# Compile of dmi_jtag_old.sv was successful with warnings.
# 10 compiles, 0 failed with no errors.
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:46:30 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_valid \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
quit -sim
# End time: 09:49:16 on May 06,2025, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
vsim work.tb_dmi_jtag
# vsim work.tb_dmi_jtag 
# Start time: 09:49:22 on May 06,2025
# Loading sv_std.std
# Loading work.dm
# Loading work.tb_dmi_jtag
# Loading work.dmi_jtag
# Loading work.dtm_jtag_tap
# Loading work.dtm_registers
# Loading work.dtm_cdc
# Loading work.cdc_stage
add wave -position insertpoint  \
sim:/tb_dmi_jtag/tck_i \
sim:/tb_dmi_jtag/clk
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dbg_dmi_req_o \
sim:/tb_dmi_jtag/dbg_dmi_req_valid_o \
sim:/tb_dmi_jtag/dbg_dmi_resp_i \
sim:/tb_dmi_jtag/dbg_dmi_resp_valid_i
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/jtag_dmi_req \
sim:/tb_dmi_jtag/dut/jtag_dmi_req_valid \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp \
sim:/tb_dmi_jtag/dut/jtag_dmi_resp_valid
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_dtm_regs/dmiaccess_q
add wave -position insertpoint  \
sim:/tb_dmi_jtag/dut/i_tap/tap_state_q
run -all
# [2590000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2610000] DMI_REQ → addr=10 data=07ffffc1 op=2
# [2770000] DMI_RESP ← data=00000000 resp=0
# [2790000] DMI_RESP ← data=00000000 resp=0
# [2810000] DMI_RESP ← data=00000000 resp=0
# [2830000] DMI_RESP ← data=00000000 resp=0
# [2850000] DMI_RESP ← data=00000000 resp=0
# [4750000] DMI_REQ → addr=10 data=00000000 op=1
# [4770000] DMI_REQ → addr=10 data=00000000 op=1
# [4910000] DMI_RESP ← data=cafebabe resp=0
# [4930000] DMI_RESP ← data=cafebabe resp=0
# [4950000] DMI_RESP ← data=cafebabe resp=0
# [4970000] DMI_RESP ← data=cafebabe resp=0
# [4990000] DMI_RESP ← data=cafebabe resp=0
# ** Note: $finish    : /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv(154)
#    Time: 5360 ns  Iteration: 0  Instance: /tb_dmi_jtag
# 1
# Break in Module tb_dmi_jtag at /home/hoangdang/Documents/DATN/debug_code/tb/tb_dmi_jtag.sv line 154
