Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec  4 15:30:24 2023
| Host         : Lenova running 64-bit Debian GNU/Linux trixie/sid
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       314         
HPDR-1     Warning           Port pin direction inconsistency  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (314)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (629)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (314)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (629)
--------------------------------------------------
 There are 629 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  636          inf        0.000                      0                  636           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           636 Endpoints
Min Delay           636 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwmGen/PWM_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 4.038ns (46.513%)  route 4.643ns (53.487%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE                         0.000     0.000 r  pwmGen/PWM_reg[1]/C
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmGen/PWM_reg[1]/Q
                         net (fo=1, routed)           4.643     5.161    PWM_OBUF[1]
    A14                  OBUF (Prop_obuf_I_O)         3.520     8.681 r  PWM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.681    PWM[1]
    A14                                                               r  PWM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/SDA_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.293ns  (logic 4.036ns (48.673%)  route 4.256ns (51.327%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/SDA_OUT_reg/C
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i2cExternal/I_I2CITF/SDA_OUT_reg/Q
                         net (fo=3, routed)           4.256     4.774    sda_master_TRI
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.518     8.293 r  sda_slave_OBUFT_inst/O
                         net (fo=0)                   0.000     8.293    sda_slave
    A15                                                               r  sda_slave (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scl_master
                            (input port)
  Destination:            scl_slave
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.962ns (71.975%)  route 1.932ns (28.025%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  scl_master (INOUT)
                         net (fo=0)                   0.000     0.000    scl_master
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  scl_master_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.389    scl_slave_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505     6.894 r  scl_slave_OBUF_inst/O
                         net (fo=0)                   0.000     6.894    scl_slave
    C15                                                               r  scl_slave (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/SDA_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sda_master
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 4.045ns (61.596%)  route 2.522ns (38.404%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/SDA_OUT_reg/C
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  i2cExternal/I_I2CITF/SDA_OUT_reg/Q
                         net (fo=3, routed)           2.522     3.040    sda_master_TRI
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.527     6.568 r  sda_master_OBUFT_inst/O
                         net (fo=0)                   0.000     6.568    sda_master
    M3                                                                r  sda_master (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmGen/PWM_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 3.966ns (63.493%)  route 2.280ns (36.507%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE                         0.000     0.000 r  pwmGen/PWM_reg[0]/C
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pwmGen/PWM_reg[0]/Q
                         net (fo=1, routed)           2.280     2.736    PWM_OBUF[0]
    N1                   OBUF (Prop_obuf_I_O)         3.510     6.246 r  PWM_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.246    PWM[0]
    N1                                                                r  PWM[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmGen/PWM_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.141ns  (logic 4.029ns (65.608%)  route 2.112ns (34.392%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE                         0.000     0.000 r  pwmGen/PWM_reg[3]/C
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pwmGen/PWM_reg[3]/Q
                         net (fo=1, routed)           2.112     2.630    PWM_OBUF[3]
    M1                   OBUF (Prop_obuf_I_O)         3.511     6.141 r  PWM_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.141    PWM[3]
    M1                                                                r  PWM[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.392ns (55.965%)  route 2.669ns (44.035%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/Q
                         net (fo=3, routed)           0.677     1.195    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.124     1.319 r  readSensor/Byte_compiler/Read_Byte/i__carry_i_1/O
                         net (fo=1, routed)           0.541     1.860    readSensor/Byte_compiler/Read_Byte/i__carry_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.440 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.440    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.554 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.554    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.668 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.668    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.896 f  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[2]
                         net (fo=34, routed)          1.451     4.347    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_1
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.313     4.660 r  readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4/O
                         net (fo=1, routed)           0.000     4.660    readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.036 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.036    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.153 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.270    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.621    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.061 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.061    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_6
    SLICE_X54Y99         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.053ns  (logic 3.384ns (55.907%)  route 2.669ns (44.093%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/Q
                         net (fo=3, routed)           0.677     1.195    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.124     1.319 r  readSensor/Byte_compiler/Read_Byte/i__carry_i_1/O
                         net (fo=1, routed)           0.541     1.860    readSensor/Byte_compiler/Read_Byte/i__carry_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.440 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.440    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.554 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.554    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.668 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.668    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.896 f  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[2]
                         net (fo=34, routed)          1.451     4.347    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_1
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.313     4.660 r  readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4/O
                         net (fo=1, routed)           0.000     4.660    readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.036 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.036    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.153 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.270    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.621    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.053 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.053    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_4
    SLICE_X54Y99         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 3.308ns (55.346%)  route 2.669ns (44.654%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/Q
                         net (fo=3, routed)           0.677     1.195    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.124     1.319 r  readSensor/Byte_compiler/Read_Byte/i__carry_i_1/O
                         net (fo=1, routed)           0.541     1.860    readSensor/Byte_compiler/Read_Byte/i__carry_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.440 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.440    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.554 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.554    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.668 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.668    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.896 f  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[2]
                         net (fo=34, routed)          1.451     4.347    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_1
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.313     4.660 r  readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4/O
                         net (fo=1, routed)           0.000     4.660    readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.036 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.036    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.153 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.270    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.621    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.977 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.977    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_5
    SLICE_X54Y99         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 3.288ns (55.196%)  route 2.669ns (44.804%))
  Logic Levels:           15  (CARRY4=12 FDRE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/C
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]/Q
                         net (fo=3, routed)           0.677     1.195    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]
    SLICE_X55Y92         LUT2 (Prop_lut2_I1_O)        0.124     1.319 r  readSensor/Byte_compiler/Read_Byte/i__carry_i_1/O
                         net (fo=1, routed)           0.541     1.860    readSensor/Byte_compiler/Read_Byte/i__carry_i_1_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.440 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.440    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.554 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.554    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__0_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.668 r  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.668    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__1_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.896 f  readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2/CO[2]
                         net (fo=34, routed)          1.451     4.347    readSensor/Byte_compiler/Read_Byte/STATE0_inferred__0/i__carry__2_n_1
    SLICE_X54Y92         LUT2 (Prop_lut2_I1_O)        0.313     4.660 r  readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4/O
                         net (fo=1, routed)           0.000     4.660    readSensor/Byte_compiler/Read_Byte/WaitClock[0]_i_4_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.036 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.036    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[0]_i_2_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.153 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[4]_i_1_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.270 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.270    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[8]_i_1_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.387 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[12]_i_1_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.504 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.504    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[16]_i_1_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.621 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.621    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[20]_i_1_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.738 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.738    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[24]_i_1_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.957 r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.957    readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]_i_1_n_7
    SLICE_X54Y99         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/WaitClock_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_reg[39][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/ENABLE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.191ns (77.926%)  route 0.054ns (22.074%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE                         0.000     0.000 r  memory_reg[39][8]/C
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  memory_reg[39][8]/Q
                         net (fo=1, routed)           0.054     0.200    readSensor/ENABLE_reg[3]_2[8]
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.245 r  readSensor/ENABLE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.245    readSensor/ENABLE[0]
    SLICE_X54Y91         FDRE                                         r  readSensor/ENABLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/WriteMemBus_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[4]/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[4]/Q
                         net (fo=4, routed)           0.115     0.256    readSensor/Byte_compiler/DATA[4]
    SLICE_X60Y97         FDRE                                         r  readSensor/Byte_compiler/WriteMemBus_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/WriteMemBus_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.866%)  route 0.116ns (45.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[5]/C
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[5]/Q
                         net (fo=4, routed)           0.116     0.257    readSensor/Byte_compiler/DATA[5]
    SLICE_X60Y97         FDRE                                         r  readSensor/Byte_compiler/WriteMemBus_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[5]/C
    SLICE_X57Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.076     0.217    readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.262    readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X56Y98         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[6]/C
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.135     0.263    readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx[6]
    SLICE_X55Y97         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_ADDRESS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDRE                         0.000     0.000 r  i2cExternal/BUFFER_8_reg[0]/C
    SLICE_X49Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_8_reg[0]/Q
                         net (fo=2, routed)           0.125     0.266    i2cExternal/BUFFER_8_reg_n_0_[0]
    SLICE_X49Y95         FDRE                                         r  i2cExternal/WRITE_ADDRESS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/I2CADDR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE                         0.000     0.000 r  readSensor/I2CADDR_reg[5]/C
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/I2CADDR_reg[5]/Q
                         net (fo=2, routed)           0.127     0.268    readSensor/Byte_compiler/Read_Byte/I2C_Master/D[6]
    SLICE_X55Y96         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/I2CADDR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDRE                         0.000     0.000 r  readSensor/I2CADDR_reg[6]/C
    SLICE_X57Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/I2CADDR_reg[6]/Q
                         net (fo=2, routed)           0.127     0.268    readSensor/Byte_compiler/Read_Byte/I2C_Master/D[7]
    SLICE_X55Y96         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/addr_rw_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.684%)  route 0.127ns (47.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[1]/C
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.127     0.268    readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx[1]
    SLICE_X55Y97         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE                         0.000     0.000 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[3]/C
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rx[3]
    SLICE_X55Y97         FDRE                                         r  readSensor/Byte_compiler/Read_Byte/I2C_Master/data_rd_reg[3]/D
  -------------------------------------------------------------------    -------------------





