//Verilog generated by VPR  from post-place-and-route implementation
module up_counter_neg (
    input \clock0 ,
    input \reset ,
    input \load ,
    input \counter_input[0] ,
    input \counter_input[1] ,
    input \counter_input[2] ,
    input \counter_input[3] ,
    input \counter_input[4] ,
    input \counter_input[5] ,
    input \counter_input[6] ,
    input \counter_input[7] ,
    input \counter_input[8] ,
    input \counter_input[9] ,
    input \counter_input[10] ,
    input \counter_input[11] ,
    input \counter_input[12] ,
    input \counter_input[13] ,
    input \counter_input[14] ,
    input \counter_input[15] ,
    input \counter_input[16] ,
    input \counter_input[17] ,
    input \counter_input[18] ,
    input \counter_input[19] ,
    input \counter_input[20] ,
    input \counter_input[21] ,
    input \counter_input[22] ,
    input \counter_input[23] ,
    input \counter_input[24] ,
    input \counter_input[25] ,
    input \counter_input[26] ,
    input \counter_input[27] ,
    input \counter_input[28] ,
    input \counter_input[29] ,
    input \counter_input[30] ,
    input \counter_input[31] ,
    input \counter_input[32] ,
    input \counter_input[33] ,
    input \counter_input[34] ,
    input \counter_input[35] ,
    input \counter_input[36] ,
    input \counter_input[37] ,
    input \counter_input[38] ,
    input \counter_input[39] ,
    input \counter_input[40] ,
    input \counter_input[41] ,
    input \counter_input[42] ,
    input \counter_input[43] ,
    input \counter_input[44] ,
    input \counter_input[45] ,
    input \counter_input[46] ,
    input \counter_input[47] ,
    output \counter_output[0] ,
    output \counter_output[1] ,
    output \counter_output[2] ,
    output \counter_output[3] ,
    output \counter_output[4] ,
    output \counter_output[5] ,
    output \counter_output[6] ,
    output \counter_output[7] ,
    output \counter_output[8] ,
    output \counter_output[9] ,
    output \counter_output[10] ,
    output \counter_output[11] ,
    output \counter_output[12] ,
    output \counter_output[13] ,
    output \counter_output[14] ,
    output \counter_output[15] ,
    output \counter_output[16] ,
    output \counter_output[17] ,
    output \counter_output[18] ,
    output \counter_output[19] ,
    output \counter_output[20] ,
    output \counter_output[21] ,
    output \counter_output[22] ,
    output \counter_output[23] ,
    output \counter_output[24] ,
    output \counter_output[25] ,
    output \counter_output[26] ,
    output \counter_output[27] ,
    output \counter_output[28] ,
    output \counter_output[29] ,
    output \counter_output[30] ,
    output \counter_output[31] ,
    output \counter_output[32] ,
    output \counter_output[33] ,
    output \counter_output[34] ,
    output \counter_output[35] ,
    output \counter_output[36] ,
    output \counter_output[37] ,
    output \counter_output[38] ,
    output \counter_output[39] ,
    output \counter_output[40] ,
    output \counter_output[41] ,
    output \counter_output[42] ,
    output \counter_output[43] ,
    output \counter_output[44] ,
    output \counter_output[45] ,
    output \counter_output[46] ,
    output \counter_output[47] 
);

    //Wires
    wire \clock0_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \load_output_0_0 ;
    wire \counter_input[0]_output_0_0 ;
    wire \counter_input[1]_output_0_0 ;
    wire \counter_input[2]_output_0_0 ;
    wire \counter_input[3]_output_0_0 ;
    wire \counter_input[4]_output_0_0 ;
    wire \counter_input[5]_output_0_0 ;
    wire \counter_input[6]_output_0_0 ;
    wire \counter_input[7]_output_0_0 ;
    wire \counter_input[8]_output_0_0 ;
    wire \counter_input[9]_output_0_0 ;
    wire \counter_input[10]_output_0_0 ;
    wire \counter_input[11]_output_0_0 ;
    wire \counter_input[12]_output_0_0 ;
    wire \counter_input[13]_output_0_0 ;
    wire \counter_input[14]_output_0_0 ;
    wire \counter_input[15]_output_0_0 ;
    wire \counter_input[16]_output_0_0 ;
    wire \counter_input[17]_output_0_0 ;
    wire \counter_input[18]_output_0_0 ;
    wire \counter_input[19]_output_0_0 ;
    wire \counter_input[20]_output_0_0 ;
    wire \counter_input[21]_output_0_0 ;
    wire \counter_input[22]_output_0_0 ;
    wire \counter_input[23]_output_0_0 ;
    wire \counter_input[24]_output_0_0 ;
    wire \counter_input[25]_output_0_0 ;
    wire \counter_input[26]_output_0_0 ;
    wire \counter_input[27]_output_0_0 ;
    wire \counter_input[28]_output_0_0 ;
    wire \counter_input[29]_output_0_0 ;
    wire \counter_input[30]_output_0_0 ;
    wire \counter_input[31]_output_0_0 ;
    wire \counter_input[32]_output_0_0 ;
    wire \counter_input[33]_output_0_0 ;
    wire \counter_input[34]_output_0_0 ;
    wire \counter_input[35]_output_0_0 ;
    wire \counter_input[36]_output_0_0 ;
    wire \counter_input[37]_output_0_0 ;
    wire \counter_input[38]_output_0_0 ;
    wire \counter_input[39]_output_0_0 ;
    wire \counter_input[40]_output_0_0 ;
    wire \counter_input[41]_output_0_0 ;
    wire \counter_input[42]_output_0_0 ;
    wire \counter_input[43]_output_0_0 ;
    wire \counter_input[44]_output_0_0 ;
    wire \counter_input[45]_output_0_0 ;
    wire \counter_input[46]_output_0_0 ;
    wire \counter_input[47]_output_0_0 ;
    wire \dffnre_counter_output[0]_output_0_0 ;
    wire \dffnre_counter_output[1]_output_0_0 ;
    wire \dffnre_counter_output[2]_output_0_0 ;
    wire \dffnre_counter_output[3]_output_0_0 ;
    wire \dffnre_counter_output[4]_output_0_0 ;
    wire \dffnre_counter_output[5]_output_0_0 ;
    wire \dffnre_counter_output[6]_output_0_0 ;
    wire \dffnre_counter_output[7]_output_0_0 ;
    wire \dffnre_counter_output[8]_output_0_0 ;
    wire \dffnre_counter_output[9]_output_0_0 ;
    wire \dffnre_counter_output[10]_output_0_0 ;
    wire \dffnre_counter_output[11]_output_0_0 ;
    wire \dffnre_counter_output[12]_output_0_0 ;
    wire \dffnre_counter_output[13]_output_0_0 ;
    wire \dffnre_counter_output[14]_output_0_0 ;
    wire \dffnre_counter_output[15]_output_0_0 ;
    wire \dffnre_counter_output[16]_output_0_0 ;
    wire \dffnre_counter_output[17]_output_0_0 ;
    wire \dffnre_counter_output[18]_output_0_0 ;
    wire \dffnre_counter_output[19]_output_0_0 ;
    wire \dffnre_counter_output[20]_output_0_0 ;
    wire \dffnre_counter_output[21]_output_0_0 ;
    wire \dffnre_counter_output[22]_output_0_0 ;
    wire \dffnre_counter_output[23]_output_0_0 ;
    wire \dffnre_counter_output[24]_output_0_0 ;
    wire \dffnre_counter_output[25]_output_0_0 ;
    wire \dffnre_counter_output[26]_output_0_0 ;
    wire \dffnre_counter_output[27]_output_0_0 ;
    wire \dffnre_counter_output[28]_output_0_0 ;
    wire \dffnre_counter_output[29]_output_0_0 ;
    wire \dffnre_counter_output[30]_output_0_0 ;
    wire \dffnre_counter_output[31]_output_0_0 ;
    wire \dffnre_counter_output[32]_output_0_0 ;
    wire \dffnre_counter_output[33]_output_0_0 ;
    wire \dffnre_counter_output[34]_output_0_0 ;
    wire \dffnre_counter_output[35]_output_0_0 ;
    wire \dffnre_counter_output[36]_output_0_0 ;
    wire \dffnre_counter_output[37]_output_0_0 ;
    wire \dffnre_counter_output[38]_output_0_0 ;
    wire \dffnre_counter_output[39]_output_0_0 ;
    wire \dffnre_counter_output[40]_output_0_0 ;
    wire \dffnre_counter_output[41]_output_0_0 ;
    wire \dffnre_counter_output[42]_output_0_0 ;
    wire \dffnre_counter_output[43]_output_0_0 ;
    wire \dffnre_counter_output[44]_output_0_0 ;
    wire \dffnre_counter_output[45]_output_0_0 ;
    wire \dffnre_counter_output[46]_output_0_0 ;
    wire \dffnre_counter_output[47]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$3384$li00_li00_output_0_0 ;
    wire \lut_$abc$3384$li01_li01_output_0_0 ;
    wire \lut_$abc$3384$li02_li02_output_0_0 ;
    wire \lut_$abc$3384$li03_li03_output_0_0 ;
    wire \lut_$abc$3384$li04_li04_output_0_0 ;
    wire \lut_$abc$3384$li05_li05_output_0_0 ;
    wire \lut_$abc$3384$li06_li06_output_0_0 ;
    wire \lut_$abc$3384$li07_li07_output_0_0 ;
    wire \lut_$abc$3384$li08_li08_output_0_0 ;
    wire \lut_$abc$3384$li09_li09_output_0_0 ;
    wire \lut_$abc$3384$li10_li10_output_0_0 ;
    wire \lut_$abc$3384$li11_li11_output_0_0 ;
    wire \lut_$abc$3384$li12_li12_output_0_0 ;
    wire \lut_$abc$3384$li13_li13_output_0_0 ;
    wire \lut_$abc$3384$li14_li14_output_0_0 ;
    wire \lut_$abc$3384$li15_li15_output_0_0 ;
    wire \lut_$abc$3384$li16_li16_output_0_0 ;
    wire \lut_$abc$3384$li17_li17_output_0_0 ;
    wire \lut_$abc$3384$li18_li18_output_0_0 ;
    wire \lut_$abc$3384$li19_li19_output_0_0 ;
    wire \lut_$abc$3384$li20_li20_output_0_0 ;
    wire \lut_$abc$3384$li21_li21_output_0_0 ;
    wire \lut_$abc$3384$li22_li22_output_0_0 ;
    wire \lut_$abc$3384$li23_li23_output_0_0 ;
    wire \lut_$abc$3384$li24_li24_output_0_0 ;
    wire \lut_$abc$3384$li25_li25_output_0_0 ;
    wire \lut_$abc$3384$li26_li26_output_0_0 ;
    wire \lut_$abc$3384$li27_li27_output_0_0 ;
    wire \lut_$abc$3384$li28_li28_output_0_0 ;
    wire \lut_$abc$3384$li29_li29_output_0_0 ;
    wire \lut_$abc$3384$li30_li30_output_0_0 ;
    wire \lut_$abc$3384$li31_li31_output_0_0 ;
    wire \lut_$abc$3384$li32_li32_output_0_0 ;
    wire \lut_$abc$3384$li33_li33_output_0_0 ;
    wire \lut_$abc$3384$li34_li34_output_0_0 ;
    wire \lut_$abc$3384$li35_li35_output_0_0 ;
    wire \lut_$abc$3384$li36_li36_output_0_0 ;
    wire \lut_$abc$3384$li37_li37_output_0_0 ;
    wire \lut_$abc$3384$li38_li38_output_0_0 ;
    wire \lut_$abc$3384$li39_li39_output_0_0 ;
    wire \lut_$abc$3384$li40_li40_output_0_0 ;
    wire \lut_$abc$3384$li41_li41_output_0_0 ;
    wire \lut_$abc$3384$li42_li42_output_0_0 ;
    wire \lut_$abc$3384$li43_li43_output_0_0 ;
    wire \lut_$abc$3384$li44_li44_output_0_0 ;
    wire \lut_$abc$3384$li45_li45_output_0_0 ;
    wire \lut_$abc$3384$li46_li46_output_0_0 ;
    wire \lut_$abc$3384$li47_li47_output_0_0 ;
    wire \lut_$abc$7896$new_new_n148___output_0_0 ;
    wire \lut_$abc$7896$new_new_n149___output_0_0 ;
    wire \lut_$abc$7896$new_new_n150___output_0_0 ;
    wire \lut_$abc$7896$new_new_n151___output_0_0 ;
    wire \lut_$abc$7896$new_new_n153___output_0_0 ;
    wire \lut_$abc$7896$new_new_n156___output_0_0 ;
    wire \lut_$abc$7896$new_new_n158___output_0_0 ;
    wire \lut_$abc$7896$new_new_n159___output_0_0 ;
    wire \lut_$abc$7896$new_new_n160___output_0_0 ;
    wire \lut_$abc$7896$new_new_n161___output_0_0 ;
    wire \lut_$abc$7896$new_new_n164___output_0_0 ;
    wire \lut_$abc$7896$new_new_n167___output_0_0 ;
    wire \lut_$abc$7896$new_new_n168___output_0_0 ;
    wire \lut_$abc$7896$new_new_n169___output_0_0 ;
    wire \lut_$abc$7896$new_new_n170___output_0_0 ;
    wire \lut_$abc$7896$new_new_n171___output_0_0 ;
    wire \lut_$abc$7896$new_new_n172___output_0_0 ;
    wire \lut_$abc$7896$new_new_n173___output_0_0 ;
    wire \lut_$abc$7896$new_new_n174___output_0_0 ;
    wire \lut_$abc$7896$new_new_n175___output_0_0 ;
    wire \lut_$abc$7896$new_new_n176___output_0_0 ;
    wire \lut_$abc$7896$new_new_n177___output_0_0 ;
    wire \lut_$abc$7896$new_new_n180___output_0_0 ;
    wire \lut_$abc$7896$new_new_n182___output_0_0 ;
    wire \lut_$abc$7896$new_new_n184___output_0_0 ;
    wire \lut_$abc$7896$new_new_n186___output_0_0 ;
    wire \lut_$abc$7896$new_new_n190___output_0_0 ;
    wire \lut_$abc$7896$new_new_n192___output_0_0 ;
    wire \lut_$abc$7896$new_new_n197___output_0_0 ;
    wire \lut_$abc$7896$new_new_n198___output_0_0 ;
    wire \lut_$abc$7896$new_new_n202___output_0_0 ;
    wire \lut_$abc$7896$new_new_n204___output_0_0 ;
    wire \lut_$abc$7896$new_new_n208___output_0_0 ;
    wire \lut_$abc$7896$new_new_n212___output_0_0 ;
    wire \lut_$abc$7896$new_new_n215___output_0_0 ;
    wire \lut_$abc$7896$new_new_n218___output_0_0 ;
    wire \lut_$abc$7896$new_new_n221___output_0_0 ;
    wire \lut_$abc$7896$new_new_n227___output_0_0 ;
    wire \lut_$abc$7896$new_new_n230___output_0_0 ;
    wire \lut_$abc$7896$new_new_n233___output_0_0 ;
    wire \dffnre_counter_output[7]_clock_0_0 ;
    wire \dffnre_counter_output[8]_clock_0_0 ;
    wire \dffnre_counter_output[9]_clock_0_0 ;
    wire \dffnre_counter_output[5]_clock_0_0 ;
    wire \dffnre_counter_output[2]_clock_0_0 ;
    wire \dffnre_counter_output[10]_clock_0_0 ;
    wire \dffnre_counter_output[21]_clock_0_0 ;
    wire \dffnre_counter_output[20]_clock_0_0 ;
    wire \dffnre_counter_output[17]_clock_0_0 ;
    wire \dffnre_counter_output[22]_clock_0_0 ;
    wire \dffnre_counter_output[24]_clock_0_0 ;
    wire \dffnre_counter_output[25]_clock_0_0 ;
    wire \dffnre_counter_output[23]_clock_0_0 ;
    wire \dffnre_counter_output[14]_clock_0_0 ;
    wire \dffnre_counter_output[15]_clock_0_0 ;
    wire \dffnre_counter_output[12]_clock_0_0 ;
    wire \dffnre_counter_output[11]_clock_0_0 ;
    wire \dffnre_counter_output[13]_clock_0_0 ;
    wire \dffnre_counter_output[28]_clock_0_0 ;
    wire \dffnre_counter_output[27]_clock_0_0 ;
    wire \dffnre_counter_output[26]_clock_0_0 ;
    wire \dffnre_counter_output[29]_clock_0_0 ;
    wire \dffnre_counter_output[19]_clock_0_0 ;
    wire \dffnre_counter_output[18]_clock_0_0 ;
    wire \dffnre_counter_output[16]_clock_0_0 ;
    wire \dffnre_counter_output[40]_clock_0_0 ;
    wire \dffnre_counter_output[39]_clock_0_0 ;
    wire \dffnre_counter_output[43]_clock_0_0 ;
    wire \dffnre_counter_output[45]_clock_0_0 ;
    wire \dffnre_counter_output[44]_clock_0_0 ;
    wire \dffnre_counter_output[31]_clock_0_0 ;
    wire \dffnre_counter_output[42]_clock_0_0 ;
    wire \dffnre_counter_output[41]_clock_0_0 ;
    wire \dffnre_counter_output[38]_clock_0_0 ;
    wire \dffnre_counter_output[36]_clock_0_0 ;
    wire \dffnre_counter_output[37]_clock_0_0 ;
    wire \dffnre_counter_output[46]_clock_0_0 ;
    wire \dffnre_counter_output[47]_clock_0_0 ;
    wire \dffnre_counter_output[35]_clock_0_0 ;
    wire \dffnre_counter_output[34]_clock_0_0 ;
    wire \dffnre_counter_output[33]_clock_0_0 ;
    wire \dffnre_counter_output[32]_clock_0_0 ;
    wire \dffnre_counter_output[4]_clock_0_0 ;
    wire \dffnre_counter_output[3]_clock_0_0 ;
    wire \dffnre_counter_output[0]_clock_0_0 ;
    wire \dffnre_counter_output[1]_clock_0_0 ;
    wire \dffnre_counter_output[6]_clock_0_0 ;
    wire \dffnre_counter_output[30]_clock_0_0 ;
    wire \lut_$abc$3384$li08_li08_input_0_2 ;
    wire \lut_$abc$3384$li09_li09_input_0_0 ;
    wire \lut_$abc$3384$li05_li05_input_0_4 ;
    wire \lut_$abc$3384$li10_li10_input_0_2 ;
    wire \lut_$abc$7896$new_new_n221___input_0_3 ;
    wire \lut_$abc$3384$li21_li21_input_0_1 ;
    wire \lut_$abc$3384$li20_li20_input_0_5 ;
    wire \lut_$abc$3384$li22_li22_input_0_2 ;
    wire \lut_$abc$3384$li24_li24_input_0_1 ;
    wire \lut_$abc$3384$li23_li23_input_0_2 ;
    wire \lut_$abc$3384$li14_li14_input_0_4 ;
    wire \lut_$abc$3384$li12_li12_input_0_3 ;
    wire \lut_$abc$7896$new_new_n156___input_0_3 ;
    wire \lut_$abc$3384$li15_li15_input_0_3 ;
    wire \lut_$abc$3384$li13_li13_input_0_4 ;
    wire \lut_$abc$7896$new_new_n151___input_0_2 ;
    wire \lut_$abc$3384$li26_li26_input_0_4 ;
    wire \lut_$abc$3384$li27_li27_input_0_4 ;
    wire \lut_$abc$3384$li28_li28_input_0_4 ;
    wire \lut_$abc$3384$li29_li29_input_0_4 ;
    wire \lut_$abc$3384$li30_li30_input_0_0 ;
    wire \lut_$abc$3384$li18_li18_input_0_1 ;
    wire \lut_$abc$3384$li16_li16_input_0_1 ;
    wire \lut_$abc$7896$new_new_n190___input_0_3 ;
    wire \lut_$abc$3384$li17_li17_input_0_5 ;
    wire \lut_$abc$3384$li19_li19_input_0_3 ;
    wire \lut_$abc$3384$li43_li43_input_0_2 ;
    wire \lut_$abc$3384$li45_li45_input_0_5 ;
    wire \lut_$abc$3384$li38_li38_input_0_2 ;
    wire \lut_$abc$3384$li31_li31_input_0_2 ;
    wire \lut_$abc$3384$li42_li42_input_0_0 ;
    wire \lut_$abc$3384$li41_li41_input_0_0 ;
    wire \lut_$abc$3384$li37_li37_input_0_4 ;
    wire \lut_$abc$3384$li39_li39_input_0_2 ;
    wire \lut_$abc$3384$li36_li36_input_0_4 ;
    wire \lut_$abc$7896$new_new_n208___input_0_0 ;
    wire \lut_$abc$7896$new_new_n218___input_0_0 ;
    wire \lut_$abc$3384$li34_li34_input_0_3 ;
    wire \lut_$abc$3384$li32_li32_input_0_5 ;
    wire \lut_$abc$3384$li33_li33_input_0_1 ;
    wire \lut_$abc$3384$li46_li46_input_0_5 ;
    wire \lut_$abc$3384$li35_li35_input_0_3 ;
    wire \lut_$abc$3384$li01_li01_input_0_0 ;
    wire \lut_$abc$3384$li03_li03_input_0_0 ;
    wire \lut_$abc$7896$new_new_n182___input_0_4 ;
    wire \lut_$abc$3384$li00_li00_input_0_4 ;
    wire \lut_$abc$3384$li04_li04_input_0_4 ;
    wire \lut_$abc$3384$li02_li02_input_0_4 ;
    wire \lut_$abc$3384$li07_li07_input_0_1 ;
    wire \lut_$abc$3384$li06_li06_input_0_1 ;
    wire \lut_$abc$3384$li11_li11_input_0_3 ;
    wire \lut_$abc$3384$li08_li08_input_0_0 ;
    wire \lut_$abc$3384$li09_li09_input_0_4 ;
    wire \lut_$abc$3384$li05_li05_input_0_3 ;
    wire \lut_$abc$3384$li10_li10_input_0_5 ;
    wire \lut_$abc$3384$li21_li21_input_0_2 ;
    wire \lut_$abc$3384$li20_li20_input_0_2 ;
    wire \lut_$abc$3384$li22_li22_input_0_5 ;
    wire \lut_$abc$3384$li25_li25_input_0_1 ;
    wire \lut_$abc$3384$li24_li24_input_0_5 ;
    wire \lut_$abc$3384$li23_li23_input_0_1 ;
    wire \lut_$abc$3384$li14_li14_input_0_0 ;
    wire \lut_$abc$3384$li12_li12_input_0_4 ;
    wire \lut_$abc$3384$li15_li15_input_0_4 ;
    wire \lut_$abc$3384$li13_li13_input_0_2 ;
    wire \lut_$abc$3384$li26_li26_input_0_2 ;
    wire \lut_$abc$3384$li27_li27_input_0_3 ;
    wire \lut_$abc$3384$li28_li28_input_0_3 ;
    wire \lut_$abc$3384$li29_li29_input_0_3 ;
    wire \lut_$abc$3384$li30_li30_input_0_1 ;
    wire \lut_$abc$3384$li18_li18_input_0_0 ;
    wire \lut_$abc$3384$li16_li16_input_0_3 ;
    wire \lut_$abc$7896$new_new_n190___input_0_1 ;
    wire \lut_$abc$3384$li17_li17_input_0_2 ;
    wire \lut_$abc$3384$li19_li19_input_0_2 ;
    wire \lut_$abc$3384$li40_li40_input_0_5 ;
    wire \lut_$abc$3384$li44_li44_input_0_4 ;
    wire \lut_$abc$3384$li43_li43_input_0_0 ;
    wire \lut_$abc$3384$li45_li45_input_0_1 ;
    wire \lut_$abc$3384$li38_li38_input_0_4 ;
    wire \lut_$abc$3384$li31_li31_input_0_3 ;
    wire \lut_$abc$3384$li42_li42_input_0_4 ;
    wire \lut_$abc$3384$li41_li41_input_0_5 ;
    wire \lut_$abc$3384$li47_li47_input_0_3 ;
    wire \lut_$abc$3384$li37_li37_input_0_2 ;
    wire \lut_$abc$3384$li39_li39_input_0_0 ;
    wire \lut_$abc$3384$li36_li36_input_0_1 ;
    wire \lut_$abc$7896$new_new_n208___input_0_4 ;
    wire \lut_$abc$7896$new_new_n218___input_0_1 ;
    wire \lut_$abc$3384$li34_li34_input_0_5 ;
    wire \lut_$abc$3384$li32_li32_input_0_1 ;
    wire \lut_$abc$3384$li33_li33_input_0_2 ;
    wire \lut_$abc$3384$li46_li46_input_0_1 ;
    wire \lut_$abc$3384$li35_li35_input_0_5 ;
    wire \lut_$abc$3384$li01_li01_input_0_2 ;
    wire \lut_$abc$3384$li03_li03_input_0_3 ;
    wire \lut_$abc$7896$new_new_n182___input_0_1 ;
    wire \lut_$abc$3384$li00_li00_input_0_1 ;
    wire \lut_$abc$3384$li04_li04_input_0_5 ;
    wire \lut_$abc$3384$li02_li02_input_0_5 ;
    wire \lut_$abc$3384$li07_li07_input_0_4 ;
    wire \lut_$abc$3384$li06_li06_input_0_2 ;
    wire \lut_$abc$3384$li11_li11_input_0_2 ;
    wire \lut_$abc$3384$li00_li00_input_0_2 ;
    wire \lut_$abc$3384$li01_li01_input_0_1 ;
    wire \lut_$abc$3384$li02_li02_input_0_2 ;
    wire \lut_$abc$3384$li03_li03_input_0_4 ;
    wire \lut_$abc$3384$li04_li04_input_0_2 ;
    wire \lut_$abc$3384$li05_li05_input_0_2 ;
    wire \lut_$abc$3384$li06_li06_input_0_4 ;
    wire \lut_$abc$3384$li07_li07_input_0_3 ;
    wire \lut_$abc$3384$li08_li08_input_0_1 ;
    wire \lut_$abc$3384$li09_li09_input_0_1 ;
    wire \lut_$abc$3384$li10_li10_input_0_3 ;
    wire \lut_$abc$3384$li11_li11_input_0_5 ;
    wire \lut_$abc$3384$li12_li12_input_0_1 ;
    wire \lut_$abc$3384$li13_li13_input_0_1 ;
    wire \lut_$abc$3384$li14_li14_input_0_3 ;
    wire \lut_$abc$3384$li15_li15_input_0_0 ;
    wire \lut_$abc$3384$li16_li16_input_0_4 ;
    wire \lut_$abc$3384$li17_li17_input_0_4 ;
    wire \lut_$abc$3384$li18_li18_input_0_4 ;
    wire \lut_$abc$3384$li19_li19_input_0_5 ;
    wire \lut_$abc$3384$li20_li20_input_0_3 ;
    wire \lut_$abc$3384$li21_li21_input_0_3 ;
    wire \lut_$abc$3384$li22_li22_input_0_1 ;
    wire \lut_$abc$3384$li23_li23_input_0_4 ;
    wire \lut_$abc$3384$li24_li24_input_0_4 ;
    wire \lut_$abc$7896$new_new_n182___input_0_0 ;
    wire \lut_$abc$3384$li26_li26_input_0_1 ;
    wire \lut_$abc$3384$li27_li27_input_0_5 ;
    wire \lut_$abc$3384$li28_li28_input_0_5 ;
    wire \lut_$abc$3384$li29_li29_input_0_1 ;
    wire \lut_$abc$3384$li30_li30_input_0_4 ;
    wire \lut_$abc$3384$li31_li31_input_0_4 ;
    wire \lut_$abc$3384$li32_li32_input_0_2 ;
    wire \lut_$abc$3384$li33_li33_input_0_4 ;
    wire \lut_$abc$3384$li34_li34_input_0_1 ;
    wire \lut_$abc$3384$li35_li35_input_0_1 ;
    wire \lut_$abc$3384$li36_li36_input_0_5 ;
    wire \lut_$abc$3384$li37_li37_input_0_5 ;
    wire \lut_$abc$3384$li38_li38_input_0_5 ;
    wire \lut_$abc$3384$li39_li39_input_0_4 ;
    wire \lut_$abc$7896$new_new_n190___input_0_4 ;
    wire \lut_$abc$3384$li41_li41_input_0_4 ;
    wire \lut_$abc$3384$li42_li42_input_0_3 ;
    wire \lut_$abc$3384$li43_li43_input_0_4 ;
    wire \lut_$abc$7896$new_new_n208___input_0_2 ;
    wire \lut_$abc$3384$li45_li45_input_0_2 ;
    wire \lut_$abc$3384$li46_li46_input_0_0 ;
    wire \lut_$abc$7896$new_new_n218___input_0_4 ;
    wire \lut_$abc$7896$new_new_n149___input_0_3 ;
    wire \lut_$abc$3384$li01_li01_input_0_3 ;
    wire \lut_$abc$3384$li00_li00_input_0_3 ;
    wire \lut_$abc$7896$new_new_n148___input_0_3 ;
    wire \lut_$abc$3384$li02_li02_input_0_1 ;
    wire \lut_$abc$7896$new_new_n202___input_0_1 ;
    wire \counter_output[0]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n149___input_0_1 ;
    wire \lut_$abc$3384$li01_li01_input_0_4 ;
    wire \lut_$abc$7896$new_new_n148___input_0_2 ;
    wire \lut_$abc$3384$li02_li02_input_0_0 ;
    wire \lut_$abc$7896$new_new_n202___input_0_0 ;
    wire \counter_output[1]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n149___input_0_2 ;
    wire \lut_$abc$7896$new_new_n148___input_0_1 ;
    wire \lut_$abc$3384$li02_li02_input_0_3 ;
    wire \lut_$abc$7896$new_new_n202___input_0_4 ;
    wire \counter_output[2]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n149___input_0_5 ;
    wire \lut_$abc$3384$li03_li03_input_0_1 ;
    wire \lut_$abc$3384$li04_li04_input_0_3 ;
    wire \lut_$abc$7896$new_new_n202___input_0_3 ;
    wire \counter_output[3]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n149___input_0_0 ;
    wire \lut_$abc$3384$li04_li04_input_0_1 ;
    wire \lut_$abc$7896$new_new_n202___input_0_2 ;
    wire \counter_output[4]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n149___input_0_4 ;
    wire \lut_$abc$7896$new_new_n202___input_0_5 ;
    wire \counter_output[5]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n233___input_0_4 ;
    wire \lut_$abc$7896$new_new_n150___input_0_0 ;
    wire \lut_$abc$7896$new_new_n221___input_0_0 ;
    wire \lut_$abc$3384$li07_li07_input_0_0 ;
    wire \lut_$abc$3384$li06_li06_input_0_0 ;
    wire \counter_output[6]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n233___input_0_1 ;
    wire \lut_$abc$7896$new_new_n150___input_0_1 ;
    wire \lut_$abc$7896$new_new_n221___input_0_2 ;
    wire \lut_$abc$3384$li07_li07_input_0_5 ;
    wire \counter_output[7]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n233___input_0_3 ;
    wire \lut_$abc$7896$new_new_n150___input_0_3 ;
    wire \lut_$abc$7896$new_new_n221___input_0_1 ;
    wire \counter_output[8]_input_0_0 ;
    wire \lut_$abc$3384$li09_li09_input_0_2 ;
    wire \lut_$abc$3384$li10_li10_input_0_4 ;
    wire \lut_$abc$7896$new_new_n150___input_0_4 ;
    wire \counter_output[9]_input_0_0 ;
    wire \lut_$abc$3384$li10_li10_input_0_0 ;
    wire \lut_$abc$7896$new_new_n150___input_0_2 ;
    wire \counter_output[10]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n158___input_0_2 ;
    wire \lut_$abc$7896$new_new_n156___input_0_1 ;
    wire \lut_$abc$7896$new_new_n153___input_0_2 ;
    wire \lut_$abc$7896$new_new_n151___input_0_5 ;
    wire \lut_$abc$3384$li11_li11_input_0_4 ;
    wire \counter_output[11]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n158___input_0_0 ;
    wire \lut_$abc$7896$new_new_n156___input_0_0 ;
    wire \lut_$abc$7896$new_new_n153___input_0_0 ;
    wire \lut_$abc$7896$new_new_n151___input_0_4 ;
    wire \counter_output[12]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n158___input_0_3 ;
    wire \lut_$abc$7896$new_new_n153___input_0_3 ;
    wire \lut_$abc$7896$new_new_n151___input_0_3 ;
    wire \counter_output[13]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n158___input_0_1 ;
    wire \lut_$abc$3384$li14_li14_input_0_2 ;
    wire \lut_$abc$3384$li15_li15_input_0_5 ;
    wire \counter_output[14]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n158___input_0_4 ;
    wire \lut_$abc$3384$li15_li15_input_0_2 ;
    wire \counter_output[15]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n160___input_0_0 ;
    wire \lut_$abc$7896$new_new_n227___input_0_2 ;
    wire \lut_$abc$3384$li16_li16_input_0_2 ;
    wire \lut_$abc$3384$li17_li17_input_0_1 ;
    wire \counter_output[16]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n160___input_0_4 ;
    wire \lut_$abc$7896$new_new_n227___input_0_4 ;
    wire \lut_$abc$3384$li17_li17_input_0_3 ;
    wire \counter_output[17]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n160___input_0_1 ;
    wire \lut_$abc$7896$new_new_n230___input_0_1 ;
    wire \lut_$abc$3384$li18_li18_input_0_3 ;
    wire \lut_$abc$3384$li19_li19_input_0_4 ;
    wire \counter_output[18]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n160___input_0_2 ;
    wire \lut_$abc$7896$new_new_n230___input_0_2 ;
    wire \lut_$abc$3384$li19_li19_input_0_0 ;
    wire \counter_output[19]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n160___input_0_3 ;
    wire \lut_$abc$3384$li20_li20_input_0_1 ;
    wire \counter_output[20]_input_0_0 ;
    wire \lut_$abc$3384$li21_li21_input_0_0 ;
    wire \lut_$abc$7896$new_new_n164___input_0_0 ;
    wire \lut_$abc$3384$li22_li22_input_0_0 ;
    wire \lut_$abc$7896$new_new_n167___input_0_4 ;
    wire \counter_output[21]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n164___input_0_1 ;
    wire \lut_$abc$3384$li22_li22_input_0_3 ;
    wire \lut_$abc$7896$new_new_n167___input_0_1 ;
    wire \counter_output[22]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n167___input_0_2 ;
    wire \lut_$abc$3384$li25_li25_input_0_2 ;
    wire \lut_$abc$3384$li24_li24_input_0_0 ;
    wire \lut_$abc$3384$li23_li23_input_0_0 ;
    wire \counter_output[23]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n167___input_0_0 ;
    wire \lut_$abc$3384$li25_li25_input_0_0 ;
    wire \lut_$abc$3384$li24_li24_input_0_2 ;
    wire \counter_output[24]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n167___input_0_3 ;
    wire \lut_$abc$3384$li25_li25_input_0_3 ;
    wire \counter_output[25]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n172___input_0_3 ;
    wire \lut_$abc$7896$new_new_n171___input_0_3 ;
    wire \lut_$abc$7896$new_new_n169___input_0_3 ;
    wire \lut_$abc$3384$li26_li26_input_0_3 ;
    wire \lut_$abc$7896$new_new_n170___input_0_3 ;
    wire \lut_$abc$3384$li27_li27_input_0_1 ;
    wire \counter_output[26]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n172___input_0_0 ;
    wire \lut_$abc$7896$new_new_n171___input_0_0 ;
    wire \lut_$abc$7896$new_new_n169___input_0_0 ;
    wire \lut_$abc$7896$new_new_n170___input_0_0 ;
    wire \lut_$abc$3384$li27_li27_input_0_2 ;
    wire \counter_output[27]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n172___input_0_1 ;
    wire \lut_$abc$7896$new_new_n171___input_0_1 ;
    wire \lut_$abc$7896$new_new_n170___input_0_1 ;
    wire \lut_$abc$3384$li28_li28_input_0_1 ;
    wire \counter_output[28]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n172___input_0_2 ;
    wire \lut_$abc$7896$new_new_n171___input_0_2 ;
    wire \lut_$abc$3384$li29_li29_input_0_5 ;
    wire \counter_output[29]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n172___input_0_4 ;
    wire \lut_$abc$3384$li30_li30_input_0_2 ;
    wire \counter_output[30]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n177___input_0_4 ;
    wire \lut_$abc$7896$new_new_n176___input_0_4 ;
    wire \lut_$abc$3384$li31_li31_input_0_0 ;
    wire \lut_$abc$7896$new_new_n180___input_0_0 ;
    wire \lut_$abc$7896$new_new_n175___input_0_0 ;
    wire \lut_$abc$7896$new_new_n174___input_0_0 ;
    wire \lut_$abc$3384$li32_li32_input_0_4 ;
    wire \counter_output[31]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n177___input_0_2 ;
    wire \lut_$abc$7896$new_new_n176___input_0_2 ;
    wire \lut_$abc$7896$new_new_n180___input_0_3 ;
    wire \lut_$abc$7896$new_new_n175___input_0_4 ;
    wire \lut_$abc$7896$new_new_n174___input_0_2 ;
    wire \lut_$abc$3384$li32_li32_input_0_0 ;
    wire \counter_output[32]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n177___input_0_0 ;
    wire \lut_$abc$7896$new_new_n176___input_0_0 ;
    wire \lut_$abc$7896$new_new_n180___input_0_5 ;
    wire \lut_$abc$7896$new_new_n175___input_0_2 ;
    wire \lut_$abc$3384$li33_li33_input_0_5 ;
    wire \counter_output[33]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n177___input_0_3 ;
    wire \lut_$abc$7896$new_new_n176___input_0_3 ;
    wire \lut_$abc$7896$new_new_n180___input_0_2 ;
    wire \lut_$abc$3384$li34_li34_input_0_0 ;
    wire \counter_output[34]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n177___input_0_1 ;
    wire \lut_$abc$7896$new_new_n180___input_0_1 ;
    wire \lut_$abc$3384$li35_li35_input_0_2 ;
    wire \counter_output[35]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n180___input_0_4 ;
    wire \lut_$abc$7896$new_new_n197___input_0_0 ;
    wire \lut_$abc$3384$li36_li36_input_0_0 ;
    wire \counter_output[36]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n186___input_0_0 ;
    wire \lut_$abc$7896$new_new_n184___input_0_1 ;
    wire \lut_$abc$7896$new_new_n192___input_0_3 ;
    wire \lut_$abc$3384$li37_li37_input_0_3 ;
    wire \lut_$abc$7896$new_new_n197___input_0_3 ;
    wire \counter_output[37]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n186___input_0_4 ;
    wire \lut_$abc$3384$li38_li38_input_0_1 ;
    wire \lut_$abc$7896$new_new_n192___input_0_1 ;
    wire \lut_$abc$7896$new_new_n197___input_0_4 ;
    wire \counter_output[38]_input_0_0 ;
    wire \lut_$abc$3384$li40_li40_input_0_4 ;
    wire \lut_$abc$7896$new_new_n192___input_0_4 ;
    wire \lut_$abc$3384$li39_li39_input_0_5 ;
    wire \lut_$abc$7896$new_new_n197___input_0_2 ;
    wire \counter_output[39]_input_0_0 ;
    wire \lut_$abc$3384$li40_li40_input_0_0 ;
    wire \lut_$abc$7896$new_new_n192___input_0_2 ;
    wire \lut_$abc$7896$new_new_n197___input_0_1 ;
    wire \counter_output[40]_input_0_0 ;
    wire \lut_$abc$3384$li41_li41_input_0_3 ;
    wire \lut_$abc$7896$new_new_n197___input_0_5 ;
    wire \counter_output[41]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n204___input_0_0 ;
    wire \lut_$abc$7896$new_new_n212___input_0_4 ;
    wire \lut_$abc$7896$new_new_n215___input_0_2 ;
    wire \lut_$abc$3384$li42_li42_input_0_5 ;
    wire \counter_output[42]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n212___input_0_1 ;
    wire \lut_$abc$3384$li44_li44_input_0_5 ;
    wire \lut_$abc$3384$li43_li43_input_0_3 ;
    wire \lut_$abc$7896$new_new_n215___input_0_1 ;
    wire \counter_output[43]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n212___input_0_0 ;
    wire \lut_$abc$3384$li44_li44_input_0_0 ;
    wire \lut_$abc$7896$new_new_n215___input_0_3 ;
    wire \counter_output[44]_input_0_0 ;
    wire \lut_$abc$7896$new_new_n215___input_0_0 ;
    wire \lut_$abc$3384$li45_li45_input_0_0 ;
    wire \counter_output[45]_input_0_0 ;
    wire \lut_$abc$3384$li47_li47_input_0_1 ;
    wire \lut_$abc$3384$li46_li46_input_0_2 ;
    wire \counter_output[46]_input_0_0 ;
    wire \lut_$abc$3384$li47_li47_input_0_0 ;
    wire \counter_output[47]_input_0_0 ;
    wire \dffnre_counter_output[7]_input_1_0 ;
    wire \dffnre_counter_output[7]_input_2_0 ;
    wire \dffnre_counter_output[8]_input_1_0 ;
    wire \dffnre_counter_output[8]_input_2_0 ;
    wire \dffnre_counter_output[9]_input_1_0 ;
    wire \dffnre_counter_output[9]_input_2_0 ;
    wire \dffnre_counter_output[5]_input_1_0 ;
    wire \dffnre_counter_output[5]_input_2_0 ;
    wire \dffnre_counter_output[2]_input_1_0 ;
    wire \dffnre_counter_output[2]_input_2_0 ;
    wire \dffnre_counter_output[10]_input_1_0 ;
    wire \dffnre_counter_output[10]_input_2_0 ;
    wire \dffnre_counter_output[21]_input_1_0 ;
    wire \dffnre_counter_output[21]_input_2_0 ;
    wire \dffnre_counter_output[20]_input_1_0 ;
    wire \dffnre_counter_output[20]_input_2_0 ;
    wire \dffnre_counter_output[17]_input_1_0 ;
    wire \dffnre_counter_output[17]_input_2_0 ;
    wire \dffnre_counter_output[22]_input_1_0 ;
    wire \dffnre_counter_output[22]_input_2_0 ;
    wire \dffnre_counter_output[24]_input_1_0 ;
    wire \dffnre_counter_output[24]_input_2_0 ;
    wire \dffnre_counter_output[25]_input_1_0 ;
    wire \dffnre_counter_output[25]_input_2_0 ;
    wire \dffnre_counter_output[23]_input_1_0 ;
    wire \dffnre_counter_output[23]_input_2_0 ;
    wire \dffnre_counter_output[14]_input_1_0 ;
    wire \dffnre_counter_output[14]_input_2_0 ;
    wire \dffnre_counter_output[15]_input_1_0 ;
    wire \dffnre_counter_output[15]_input_2_0 ;
    wire \dffnre_counter_output[12]_input_1_0 ;
    wire \dffnre_counter_output[12]_input_2_0 ;
    wire \dffnre_counter_output[11]_input_1_0 ;
    wire \dffnre_counter_output[11]_input_2_0 ;
    wire \dffnre_counter_output[13]_input_1_0 ;
    wire \dffnre_counter_output[13]_input_2_0 ;
    wire \dffnre_counter_output[28]_input_1_0 ;
    wire \dffnre_counter_output[28]_input_2_0 ;
    wire \dffnre_counter_output[27]_input_1_0 ;
    wire \dffnre_counter_output[27]_input_2_0 ;
    wire \dffnre_counter_output[26]_input_1_0 ;
    wire \dffnre_counter_output[26]_input_2_0 ;
    wire \dffnre_counter_output[29]_input_1_0 ;
    wire \dffnre_counter_output[29]_input_2_0 ;
    wire \dffnre_counter_output[19]_input_1_0 ;
    wire \dffnre_counter_output[19]_input_2_0 ;
    wire \dffnre_counter_output[18]_input_1_0 ;
    wire \dffnre_counter_output[18]_input_2_0 ;
    wire \dffnre_counter_output[16]_input_1_0 ;
    wire \dffnre_counter_output[16]_input_2_0 ;
    wire \dffnre_counter_output[40]_input_1_0 ;
    wire \dffnre_counter_output[40]_input_2_0 ;
    wire \dffnre_counter_output[39]_input_1_0 ;
    wire \dffnre_counter_output[39]_input_2_0 ;
    wire \dffnre_counter_output[43]_input_1_0 ;
    wire \dffnre_counter_output[43]_input_2_0 ;
    wire \dffnre_counter_output[45]_input_1_0 ;
    wire \dffnre_counter_output[45]_input_2_0 ;
    wire \dffnre_counter_output[44]_input_1_0 ;
    wire \dffnre_counter_output[44]_input_2_0 ;
    wire \dffnre_counter_output[31]_input_1_0 ;
    wire \dffnre_counter_output[31]_input_2_0 ;
    wire \dffnre_counter_output[42]_input_1_0 ;
    wire \dffnre_counter_output[42]_input_2_0 ;
    wire \dffnre_counter_output[41]_input_1_0 ;
    wire \dffnre_counter_output[41]_input_2_0 ;
    wire \dffnre_counter_output[38]_input_1_0 ;
    wire \dffnre_counter_output[38]_input_2_0 ;
    wire \dffnre_counter_output[36]_input_1_0 ;
    wire \dffnre_counter_output[36]_input_2_0 ;
    wire \dffnre_counter_output[37]_input_1_0 ;
    wire \dffnre_counter_output[37]_input_2_0 ;
    wire \dffnre_counter_output[46]_input_1_0 ;
    wire \dffnre_counter_output[46]_input_2_0 ;
    wire \dffnre_counter_output[47]_input_1_0 ;
    wire \dffnre_counter_output[47]_input_2_0 ;
    wire \dffnre_counter_output[35]_input_1_0 ;
    wire \dffnre_counter_output[35]_input_2_0 ;
    wire \dffnre_counter_output[34]_input_1_0 ;
    wire \dffnre_counter_output[34]_input_2_0 ;
    wire \dffnre_counter_output[33]_input_1_0 ;
    wire \dffnre_counter_output[33]_input_2_0 ;
    wire \dffnre_counter_output[32]_input_1_0 ;
    wire \dffnre_counter_output[32]_input_2_0 ;
    wire \dffnre_counter_output[4]_input_1_0 ;
    wire \dffnre_counter_output[4]_input_2_0 ;
    wire \dffnre_counter_output[3]_input_1_0 ;
    wire \dffnre_counter_output[3]_input_2_0 ;
    wire \dffnre_counter_output[0]_input_1_0 ;
    wire \dffnre_counter_output[0]_input_2_0 ;
    wire \dffnre_counter_output[1]_input_1_0 ;
    wire \dffnre_counter_output[1]_input_2_0 ;
    wire \dffnre_counter_output[6]_input_1_0 ;
    wire \dffnre_counter_output[6]_input_2_0 ;
    wire \dffnre_counter_output[30]_input_1_0 ;
    wire \dffnre_counter_output[30]_input_2_0 ;
    wire \dffnre_counter_output[0]_input_0_0 ;
    wire \dffnre_counter_output[1]_input_0_0 ;
    wire \dffnre_counter_output[2]_input_0_0 ;
    wire \dffnre_counter_output[3]_input_0_0 ;
    wire \dffnre_counter_output[4]_input_0_0 ;
    wire \dffnre_counter_output[5]_input_0_0 ;
    wire \dffnre_counter_output[6]_input_0_0 ;
    wire \dffnre_counter_output[7]_input_0_0 ;
    wire \dffnre_counter_output[8]_input_0_0 ;
    wire \dffnre_counter_output[9]_input_0_0 ;
    wire \dffnre_counter_output[10]_input_0_0 ;
    wire \dffnre_counter_output[11]_input_0_0 ;
    wire \dffnre_counter_output[12]_input_0_0 ;
    wire \dffnre_counter_output[13]_input_0_0 ;
    wire \dffnre_counter_output[14]_input_0_0 ;
    wire \dffnre_counter_output[15]_input_0_0 ;
    wire \dffnre_counter_output[16]_input_0_0 ;
    wire \dffnre_counter_output[17]_input_0_0 ;
    wire \dffnre_counter_output[18]_input_0_0 ;
    wire \dffnre_counter_output[19]_input_0_0 ;
    wire \dffnre_counter_output[20]_input_0_0 ;
    wire \dffnre_counter_output[21]_input_0_0 ;
    wire \dffnre_counter_output[22]_input_0_0 ;
    wire \dffnre_counter_output[23]_input_0_0 ;
    wire \dffnre_counter_output[24]_input_0_0 ;
    wire \dffnre_counter_output[25]_input_0_0 ;
    wire \dffnre_counter_output[26]_input_0_0 ;
    wire \dffnre_counter_output[27]_input_0_0 ;
    wire \dffnre_counter_output[28]_input_0_0 ;
    wire \dffnre_counter_output[29]_input_0_0 ;
    wire \dffnre_counter_output[30]_input_0_0 ;
    wire \dffnre_counter_output[31]_input_0_0 ;
    wire \dffnre_counter_output[32]_input_0_0 ;
    wire \dffnre_counter_output[33]_input_0_0 ;
    wire \dffnre_counter_output[34]_input_0_0 ;
    wire \dffnre_counter_output[35]_input_0_0 ;
    wire \dffnre_counter_output[36]_input_0_0 ;
    wire \dffnre_counter_output[37]_input_0_0 ;
    wire \dffnre_counter_output[38]_input_0_0 ;
    wire \dffnre_counter_output[39]_input_0_0 ;
    wire \dffnre_counter_output[40]_input_0_0 ;
    wire \dffnre_counter_output[41]_input_0_0 ;
    wire \dffnre_counter_output[42]_input_0_0 ;
    wire \dffnre_counter_output[43]_input_0_0 ;
    wire \dffnre_counter_output[44]_input_0_0 ;
    wire \dffnre_counter_output[45]_input_0_0 ;
    wire \dffnre_counter_output[46]_input_0_0 ;
    wire \dffnre_counter_output[47]_input_0_0 ;
    wire \lut_$abc$3384$li03_li03_input_0_2 ;
    wire \lut_$abc$3384$li04_li04_input_0_0 ;
    wire \lut_$abc$7896$new_new_n233___input_0_0 ;
    wire \lut_$abc$7896$new_new_n221___input_0_4 ;
    wire \lut_$abc$7896$new_new_n161___input_0_4 ;
    wire \lut_$abc$7896$new_new_n227___input_0_3 ;
    wire \lut_$abc$7896$new_new_n159___input_0_3 ;
    wire \lut_$abc$7896$new_new_n164___input_0_4 ;
    wire \lut_$abc$7896$new_new_n168___input_0_1 ;
    wire \lut_$abc$7896$new_new_n173___input_0_3 ;
    wire \lut_$abc$7896$new_new_n156___input_0_2 ;
    wire \lut_$abc$7896$new_new_n153___input_0_4 ;
    wire \lut_$abc$7896$new_new_n151___input_0_0 ;
    wire \lut_$abc$3384$li07_li07_input_0_2 ;
    wire \lut_$abc$3384$li06_li06_input_0_3 ;
    wire \lut_$abc$3384$li11_li11_input_0_0 ;
    wire \lut_$abc$7896$new_new_n161___input_0_3 ;
    wire \lut_$abc$7896$new_new_n227___input_0_1 ;
    wire \lut_$abc$7896$new_new_n159___input_0_1 ;
    wire \lut_$abc$7896$new_new_n164___input_0_5 ;
    wire \lut_$abc$7896$new_new_n168___input_0_0 ;
    wire \lut_$abc$7896$new_new_n173___input_0_2 ;
    wire \lut_$abc$7896$new_new_n156___input_0_4 ;
    wire \lut_$abc$7896$new_new_n153___input_0_1 ;
    wire \lut_$abc$7896$new_new_n151___input_0_1 ;
    wire \lut_$abc$3384$li11_li11_input_0_1 ;
    wire \lut_$abc$3384$li13_li13_input_0_0 ;
    wire \lut_$abc$3384$li14_li14_input_0_1 ;
    wire \lut_$abc$3384$li15_li15_input_0_1 ;
    wire \lut_$abc$3384$li12_li12_input_0_2 ;
    wire \lut_$abc$7896$new_new_n161___input_0_0 ;
    wire \lut_$abc$7896$new_new_n227___input_0_0 ;
    wire \lut_$abc$7896$new_new_n159___input_0_0 ;
    wire \lut_$abc$7896$new_new_n164___input_0_3 ;
    wire \lut_$abc$7896$new_new_n168___input_0_3 ;
    wire \lut_$abc$7896$new_new_n173___input_0_5 ;
    wire \lut_$abc$3384$li16_li16_input_0_0 ;
    wire \lut_$abc$3384$li17_li17_input_0_0 ;
    wire \lut_$abc$7896$new_new_n161___input_0_1 ;
    wire \lut_$abc$7896$new_new_n164___input_0_2 ;
    wire \lut_$abc$7896$new_new_n168___input_0_4 ;
    wire \lut_$abc$7896$new_new_n173___input_0_4 ;
    wire \lut_$abc$3384$li21_li21_input_0_4 ;
    wire \lut_$abc$3384$li22_li22_input_0_4 ;
    wire \lut_$abc$3384$li25_li25_input_0_4 ;
    wire \lut_$abc$3384$li24_li24_input_0_3 ;
    wire \lut_$abc$3384$li23_li23_input_0_3 ;
    wire \lut_$abc$7896$new_new_n168___input_0_2 ;
    wire \lut_$abc$7896$new_new_n173___input_0_0 ;
    wire \lut_$abc$3384$li26_li26_input_0_0 ;
    wire \lut_$abc$3384$li27_li27_input_0_0 ;
    wire \lut_$abc$3384$li28_li28_input_0_0 ;
    wire \lut_$abc$3384$li29_li29_input_0_2 ;
    wire \lut_$abc$3384$li30_li30_input_0_3 ;
    wire \lut_$abc$3384$li28_li28_input_0_2 ;
    wire \lut_$abc$3384$li29_li29_input_0_0 ;
    wire \lut_$abc$3384$li30_li30_input_0_5 ;
    wire \lut_$abc$7896$new_new_n173___input_0_1 ;
    wire \lut_$abc$3384$li40_li40_input_0_1 ;
    wire \lut_$abc$3384$li44_li44_input_0_3 ;
    wire \lut_$abc$3384$li43_li43_input_0_5 ;
    wire \lut_$abc$3384$li45_li45_input_0_3 ;
    wire \lut_$abc$3384$li38_li38_input_0_0 ;
    wire \lut_$abc$3384$li31_li31_input_0_1 ;
    wire \lut_$abc$3384$li42_li42_input_0_2 ;
    wire \lut_$abc$3384$li41_li41_input_0_2 ;
    wire \lut_$abc$3384$li47_li47_input_0_2 ;
    wire \lut_$abc$3384$li37_li37_input_0_1 ;
    wire \lut_$abc$3384$li39_li39_input_0_3 ;
    wire \lut_$abc$3384$li36_li36_input_0_3 ;
    wire \lut_$abc$3384$li34_li34_input_0_4 ;
    wire \lut_$abc$3384$li32_li32_input_0_3 ;
    wire \lut_$abc$3384$li33_li33_input_0_3 ;
    wire \lut_$abc$3384$li46_li46_input_0_4 ;
    wire \lut_$abc$3384$li35_li35_input_0_0 ;
    wire \lut_$abc$3384$li33_li33_input_0_0 ;
    wire \lut_$abc$3384$li34_li34_input_0_2 ;
    wire \lut_$abc$3384$li35_li35_input_0_4 ;
    wire \lut_$abc$7896$new_new_n204___input_0_4 ;
    wire \lut_$abc$7896$new_new_n198___input_0_3 ;
    wire \lut_$abc$7896$new_new_n212___input_0_3 ;
    wire \lut_$abc$7896$new_new_n215___input_0_4 ;
    wire \lut_$abc$3384$li36_li36_input_0_2 ;
    wire \lut_$abc$7896$new_new_n186___input_0_2 ;
    wire \lut_$abc$7896$new_new_n184___input_0_4 ;
    wire \lut_$abc$7896$new_new_n192___input_0_0 ;
    wire \lut_$abc$3384$li37_li37_input_0_0 ;
    wire \lut_$abc$3384$li25_li25_input_0_5 ;
    wire \lut_$abc$3384$li38_li38_input_0_3 ;
    wire \lut_$abc$3384$li40_li40_input_0_3 ;
    wire \lut_$abc$3384$li39_li39_input_0_1 ;
    wire \lut_$abc$3384$li40_li40_input_0_2 ;
    wire \lut_$abc$3384$li41_li41_input_0_1 ;
    wire \lut_$abc$7896$new_new_n204___input_0_2 ;
    wire \lut_$abc$7896$new_new_n198___input_0_2 ;
    wire \lut_$abc$7896$new_new_n212___input_0_2 ;
    wire \lut_$abc$7896$new_new_n215___input_0_5 ;
    wire \lut_$abc$3384$li42_li42_input_0_1 ;
    wire \lut_$abc$3384$li05_li05_input_0_0 ;
    wire \lut_$abc$3384$li44_li44_input_0_1 ;
    wire \lut_$abc$3384$li43_li43_input_0_1 ;
    wire \lut_$abc$3384$li44_li44_input_0_2 ;
    wire \lut_$abc$3384$li45_li45_input_0_4 ;
    wire \lut_$abc$3384$li47_li47_input_0_4 ;
    wire \lut_$abc$3384$li46_li46_input_0_3 ;
    wire \lut_$abc$3384$li47_li47_input_0_5 ;
    wire \lut_$abc$3384$li08_li08_input_0_4 ;
    wire \lut_$abc$3384$li20_li20_input_0_4 ;
    wire \lut_$abc$3384$li18_li18_input_0_2 ;
    wire \lut_$abc$3384$li19_li19_input_0_1 ;
    wire \lut_$abc$3384$li20_li20_input_0_0 ;
    wire \lut_$abc$3384$li09_li09_input_0_3 ;
    wire \lut_$abc$3384$li10_li10_input_0_1 ;

    //IO assignments
    assign \counter_output[0]  = \counter_output[0]_input_0_0 ;
    assign \counter_output[1]  = \counter_output[1]_input_0_0 ;
    assign \counter_output[2]  = \counter_output[2]_input_0_0 ;
    assign \counter_output[3]  = \counter_output[3]_input_0_0 ;
    assign \counter_output[4]  = \counter_output[4]_input_0_0 ;
    assign \counter_output[5]  = \counter_output[5]_input_0_0 ;
    assign \counter_output[6]  = \counter_output[6]_input_0_0 ;
    assign \counter_output[7]  = \counter_output[7]_input_0_0 ;
    assign \counter_output[8]  = \counter_output[8]_input_0_0 ;
    assign \counter_output[9]  = \counter_output[9]_input_0_0 ;
    assign \counter_output[10]  = \counter_output[10]_input_0_0 ;
    assign \counter_output[11]  = \counter_output[11]_input_0_0 ;
    assign \counter_output[12]  = \counter_output[12]_input_0_0 ;
    assign \counter_output[13]  = \counter_output[13]_input_0_0 ;
    assign \counter_output[14]  = \counter_output[14]_input_0_0 ;
    assign \counter_output[15]  = \counter_output[15]_input_0_0 ;
    assign \counter_output[16]  = \counter_output[16]_input_0_0 ;
    assign \counter_output[17]  = \counter_output[17]_input_0_0 ;
    assign \counter_output[18]  = \counter_output[18]_input_0_0 ;
    assign \counter_output[19]  = \counter_output[19]_input_0_0 ;
    assign \counter_output[20]  = \counter_output[20]_input_0_0 ;
    assign \counter_output[21]  = \counter_output[21]_input_0_0 ;
    assign \counter_output[22]  = \counter_output[22]_input_0_0 ;
    assign \counter_output[23]  = \counter_output[23]_input_0_0 ;
    assign \counter_output[24]  = \counter_output[24]_input_0_0 ;
    assign \counter_output[25]  = \counter_output[25]_input_0_0 ;
    assign \counter_output[26]  = \counter_output[26]_input_0_0 ;
    assign \counter_output[27]  = \counter_output[27]_input_0_0 ;
    assign \counter_output[28]  = \counter_output[28]_input_0_0 ;
    assign \counter_output[29]  = \counter_output[29]_input_0_0 ;
    assign \counter_output[30]  = \counter_output[30]_input_0_0 ;
    assign \counter_output[31]  = \counter_output[31]_input_0_0 ;
    assign \counter_output[32]  = \counter_output[32]_input_0_0 ;
    assign \counter_output[33]  = \counter_output[33]_input_0_0 ;
    assign \counter_output[34]  = \counter_output[34]_input_0_0 ;
    assign \counter_output[35]  = \counter_output[35]_input_0_0 ;
    assign \counter_output[36]  = \counter_output[36]_input_0_0 ;
    assign \counter_output[37]  = \counter_output[37]_input_0_0 ;
    assign \counter_output[38]  = \counter_output[38]_input_0_0 ;
    assign \counter_output[39]  = \counter_output[39]_input_0_0 ;
    assign \counter_output[40]  = \counter_output[40]_input_0_0 ;
    assign \counter_output[41]  = \counter_output[41]_input_0_0 ;
    assign \counter_output[42]  = \counter_output[42]_input_0_0 ;
    assign \counter_output[43]  = \counter_output[43]_input_0_0 ;
    assign \counter_output[44]  = \counter_output[44]_input_0_0 ;
    assign \counter_output[45]  = \counter_output[45]_input_0_0 ;
    assign \counter_output[46]  = \counter_output[46]_input_0_0 ;
    assign \counter_output[47]  = \counter_output[47]_input_0_0 ;
    assign \clock0_output_0_0  = \clock0 ;
    assign \reset_output_0_0  = \reset ;
    assign \load_output_0_0  = \load ;
    assign \counter_input[0]_output_0_0  = \counter_input[0] ;
    assign \counter_input[1]_output_0_0  = \counter_input[1] ;
    assign \counter_input[2]_output_0_0  = \counter_input[2] ;
    assign \counter_input[3]_output_0_0  = \counter_input[3] ;
    assign \counter_input[4]_output_0_0  = \counter_input[4] ;
    assign \counter_input[5]_output_0_0  = \counter_input[5] ;
    assign \counter_input[6]_output_0_0  = \counter_input[6] ;
    assign \counter_input[7]_output_0_0  = \counter_input[7] ;
    assign \counter_input[8]_output_0_0  = \counter_input[8] ;
    assign \counter_input[9]_output_0_0  = \counter_input[9] ;
    assign \counter_input[10]_output_0_0  = \counter_input[10] ;
    assign \counter_input[11]_output_0_0  = \counter_input[11] ;
    assign \counter_input[12]_output_0_0  = \counter_input[12] ;
    assign \counter_input[13]_output_0_0  = \counter_input[13] ;
    assign \counter_input[14]_output_0_0  = \counter_input[14] ;
    assign \counter_input[15]_output_0_0  = \counter_input[15] ;
    assign \counter_input[16]_output_0_0  = \counter_input[16] ;
    assign \counter_input[17]_output_0_0  = \counter_input[17] ;
    assign \counter_input[18]_output_0_0  = \counter_input[18] ;
    assign \counter_input[19]_output_0_0  = \counter_input[19] ;
    assign \counter_input[20]_output_0_0  = \counter_input[20] ;
    assign \counter_input[21]_output_0_0  = \counter_input[21] ;
    assign \counter_input[22]_output_0_0  = \counter_input[22] ;
    assign \counter_input[23]_output_0_0  = \counter_input[23] ;
    assign \counter_input[24]_output_0_0  = \counter_input[24] ;
    assign \counter_input[25]_output_0_0  = \counter_input[25] ;
    assign \counter_input[26]_output_0_0  = \counter_input[26] ;
    assign \counter_input[27]_output_0_0  = \counter_input[27] ;
    assign \counter_input[28]_output_0_0  = \counter_input[28] ;
    assign \counter_input[29]_output_0_0  = \counter_input[29] ;
    assign \counter_input[30]_output_0_0  = \counter_input[30] ;
    assign \counter_input[31]_output_0_0  = \counter_input[31] ;
    assign \counter_input[32]_output_0_0  = \counter_input[32] ;
    assign \counter_input[33]_output_0_0  = \counter_input[33] ;
    assign \counter_input[34]_output_0_0  = \counter_input[34] ;
    assign \counter_input[35]_output_0_0  = \counter_input[35] ;
    assign \counter_input[36]_output_0_0  = \counter_input[36] ;
    assign \counter_input[37]_output_0_0  = \counter_input[37] ;
    assign \counter_input[38]_output_0_0  = \counter_input[38] ;
    assign \counter_input[39]_output_0_0  = \counter_input[39] ;
    assign \counter_input[40]_output_0_0  = \counter_input[40] ;
    assign \counter_input[41]_output_0_0  = \counter_input[41] ;
    assign \counter_input[42]_output_0_0  = \counter_input[42] ;
    assign \counter_input[43]_output_0_0  = \counter_input[43] ;
    assign \counter_input[44]_output_0_0  = \counter_input[44] ;
    assign \counter_input[45]_output_0_0  = \counter_input[45] ;
    assign \counter_input[46]_output_0_0  = \counter_input[46] ;
    assign \counter_input[47]_output_0_0  = \counter_input[47] ;

    //Interconnect
    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[7]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[8]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[9]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[5]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[2]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[10]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[21]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[20]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[17]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[22]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[24]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[25]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[23]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[14]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[15]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[12]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[11]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[13]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[28]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[27]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[26]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[29]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[19]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[18]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[16]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[40]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[40]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[39]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[39]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[43]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[43]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[45]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[45]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[44]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[44]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[31]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[42]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[42]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[41]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[41]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[38]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[36]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[37]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[46]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[46]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[47]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[47]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[35]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[34]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[33]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[32]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[4]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[3]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[0]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[1]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[6]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clock0_output_0_0_to_dffnre_counter_output[30]_clock_0_0  (
        .datain(\clock0_output_0_0 ),
        .dataout(\dffnre_counter_output[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li08_li08_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li09_li09_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li05_li05_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li10_li10_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n221___input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n221___input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li21_li21_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li20_li20_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li22_li22_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li24_li24_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li23_li23_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li14_li14_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li12_li12_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n156___input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n156___input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li15_li15_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li13_li13_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n151___input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li26_li26_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li27_li27_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li28_li28_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li29_li29_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li30_li30_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li18_li18_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li16_li16_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n190___input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n190___input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li17_li17_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li19_li19_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li43_li43_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li45_li45_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li38_li38_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li31_li31_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li42_li42_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li41_li41_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li37_li37_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li39_li39_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li36_li36_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n208___input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n208___input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n218___input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n218___input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li34_li34_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li32_li32_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li33_li33_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li46_li46_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li35_li35_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li01_li01_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li03_li03_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$7896$new_new_n182___input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n182___input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li00_li00_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li04_li04_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li02_li02_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li07_li07_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li06_li06_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li06_li06_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$3384$li11_li11_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li08_li08_input_0_0  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li08_li08_input_0_0 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li09_li09_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li05_li05_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li10_li10_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li21_li21_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li21_li21_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li20_li20_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li22_li22_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li25_li25_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li24_li24_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li23_li23_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li14_li14_input_0_0  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li12_li12_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li15_li15_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li13_li13_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li26_li26_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li27_li27_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li28_li28_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li29_li29_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li30_li30_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li18_li18_input_0_0  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li16_li16_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$7896$new_new_n190___input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n190___input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li17_li17_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li19_li19_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li40_li40_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li44_li44_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li43_li43_input_0_0  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_0 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li45_li45_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li38_li38_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li31_li31_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li42_li42_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li41_li41_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li47_li47_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li37_li37_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li39_li39_input_0_0  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_0 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li36_li36_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$7896$new_new_n208___input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n208___input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$7896$new_new_n218___input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n218___input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li34_li34_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li32_li32_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li33_li33_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li46_li46_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li35_li35_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li01_li01_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li01_li01_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li03_li03_input_0_3  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$7896$new_new_n182___input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n182___input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li00_li00_input_0_1  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li04_li04_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li02_li02_input_0_5  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_5 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li07_li07_input_0_4  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li06_li06_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_load_output_0_0_to_lut_$abc$3384$li11_li11_input_0_2  (
        .datain(\load_output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[0]_output_0_0_to_lut_$abc$3384$li00_li00_input_0_2  (
        .datain(\counter_input[0]_output_0_0 ),
        .dataout(\lut_$abc$3384$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[1]_output_0_0_to_lut_$abc$3384$li01_li01_input_0_1  (
        .datain(\counter_input[1]_output_0_0 ),
        .dataout(\lut_$abc$3384$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[2]_output_0_0_to_lut_$abc$3384$li02_li02_input_0_2  (
        .datain(\counter_input[2]_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[3]_output_0_0_to_lut_$abc$3384$li03_li03_input_0_4  (
        .datain(\counter_input[3]_output_0_0 ),
        .dataout(\lut_$abc$3384$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[4]_output_0_0_to_lut_$abc$3384$li04_li04_input_0_2  (
        .datain(\counter_input[4]_output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[5]_output_0_0_to_lut_$abc$3384$li05_li05_input_0_2  (
        .datain(\counter_input[5]_output_0_0 ),
        .dataout(\lut_$abc$3384$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[6]_output_0_0_to_lut_$abc$3384$li06_li06_input_0_4  (
        .datain(\counter_input[6]_output_0_0 ),
        .dataout(\lut_$abc$3384$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[7]_output_0_0_to_lut_$abc$3384$li07_li07_input_0_3  (
        .datain(\counter_input[7]_output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[8]_output_0_0_to_lut_$abc$3384$li08_li08_input_0_1  (
        .datain(\counter_input[8]_output_0_0 ),
        .dataout(\lut_$abc$3384$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[9]_output_0_0_to_lut_$abc$3384$li09_li09_input_0_1  (
        .datain(\counter_input[9]_output_0_0 ),
        .dataout(\lut_$abc$3384$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[10]_output_0_0_to_lut_$abc$3384$li10_li10_input_0_3  (
        .datain(\counter_input[10]_output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[11]_output_0_0_to_lut_$abc$3384$li11_li11_input_0_5  (
        .datain(\counter_input[11]_output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[12]_output_0_0_to_lut_$abc$3384$li12_li12_input_0_1  (
        .datain(\counter_input[12]_output_0_0 ),
        .dataout(\lut_$abc$3384$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[13]_output_0_0_to_lut_$abc$3384$li13_li13_input_0_1  (
        .datain(\counter_input[13]_output_0_0 ),
        .dataout(\lut_$abc$3384$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[14]_output_0_0_to_lut_$abc$3384$li14_li14_input_0_3  (
        .datain(\counter_input[14]_output_0_0 ),
        .dataout(\lut_$abc$3384$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[15]_output_0_0_to_lut_$abc$3384$li15_li15_input_0_0  (
        .datain(\counter_input[15]_output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_counter_input[16]_output_0_0_to_lut_$abc$3384$li16_li16_input_0_4  (
        .datain(\counter_input[16]_output_0_0 ),
        .dataout(\lut_$abc$3384$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[17]_output_0_0_to_lut_$abc$3384$li17_li17_input_0_4  (
        .datain(\counter_input[17]_output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[18]_output_0_0_to_lut_$abc$3384$li18_li18_input_0_4  (
        .datain(\counter_input[18]_output_0_0 ),
        .dataout(\lut_$abc$3384$li18_li18_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[19]_output_0_0_to_lut_$abc$3384$li19_li19_input_0_5  (
        .datain(\counter_input[19]_output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[20]_output_0_0_to_lut_$abc$3384$li20_li20_input_0_3  (
        .datain(\counter_input[20]_output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[21]_output_0_0_to_lut_$abc$3384$li21_li21_input_0_3  (
        .datain(\counter_input[21]_output_0_0 ),
        .dataout(\lut_$abc$3384$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[22]_output_0_0_to_lut_$abc$3384$li22_li22_input_0_1  (
        .datain(\counter_input[22]_output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[23]_output_0_0_to_lut_$abc$3384$li23_li23_input_0_4  (
        .datain(\counter_input[23]_output_0_0 ),
        .dataout(\lut_$abc$3384$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[24]_output_0_0_to_lut_$abc$3384$li24_li24_input_0_4  (
        .datain(\counter_input[24]_output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[25]_output_0_0_to_lut_$abc$7896$new_new_n182___input_0_0  (
        .datain(\counter_input[25]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n182___input_0_0 )
    );

    fpga_interconnect \routing_segment_counter_input[26]_output_0_0_to_lut_$abc$3384$li26_li26_input_0_1  (
        .datain(\counter_input[26]_output_0_0 ),
        .dataout(\lut_$abc$3384$li26_li26_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[27]_output_0_0_to_lut_$abc$3384$li27_li27_input_0_5  (
        .datain(\counter_input[27]_output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[28]_output_0_0_to_lut_$abc$3384$li28_li28_input_0_5  (
        .datain(\counter_input[28]_output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[29]_output_0_0_to_lut_$abc$3384$li29_li29_input_0_1  (
        .datain(\counter_input[29]_output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[30]_output_0_0_to_lut_$abc$3384$li30_li30_input_0_4  (
        .datain(\counter_input[30]_output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[31]_output_0_0_to_lut_$abc$3384$li31_li31_input_0_4  (
        .datain(\counter_input[31]_output_0_0 ),
        .dataout(\lut_$abc$3384$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[32]_output_0_0_to_lut_$abc$3384$li32_li32_input_0_2  (
        .datain(\counter_input[32]_output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[33]_output_0_0_to_lut_$abc$3384$li33_li33_input_0_4  (
        .datain(\counter_input[33]_output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[34]_output_0_0_to_lut_$abc$3384$li34_li34_input_0_1  (
        .datain(\counter_input[34]_output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[35]_output_0_0_to_lut_$abc$3384$li35_li35_input_0_1  (
        .datain(\counter_input[35]_output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_1 )
    );

    fpga_interconnect \routing_segment_counter_input[36]_output_0_0_to_lut_$abc$3384$li36_li36_input_0_5  (
        .datain(\counter_input[36]_output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[37]_output_0_0_to_lut_$abc$3384$li37_li37_input_0_5  (
        .datain(\counter_input[37]_output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[38]_output_0_0_to_lut_$abc$3384$li38_li38_input_0_5  (
        .datain(\counter_input[38]_output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_5 )
    );

    fpga_interconnect \routing_segment_counter_input[39]_output_0_0_to_lut_$abc$3384$li39_li39_input_0_4  (
        .datain(\counter_input[39]_output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[40]_output_0_0_to_lut_$abc$7896$new_new_n190___input_0_4  (
        .datain(\counter_input[40]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n190___input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[41]_output_0_0_to_lut_$abc$3384$li41_li41_input_0_4  (
        .datain(\counter_input[41]_output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[42]_output_0_0_to_lut_$abc$3384$li42_li42_input_0_3  (
        .datain(\counter_input[42]_output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_3 )
    );

    fpga_interconnect \routing_segment_counter_input[43]_output_0_0_to_lut_$abc$3384$li43_li43_input_0_4  (
        .datain(\counter_input[43]_output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_4 )
    );

    fpga_interconnect \routing_segment_counter_input[44]_output_0_0_to_lut_$abc$7896$new_new_n208___input_0_2  (
        .datain(\counter_input[44]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n208___input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[45]_output_0_0_to_lut_$abc$3384$li45_li45_input_0_2  (
        .datain(\counter_input[45]_output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_2 )
    );

    fpga_interconnect \routing_segment_counter_input[46]_output_0_0_to_lut_$abc$3384$li46_li46_input_0_0  (
        .datain(\counter_input[46]_output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_0 )
    );

    fpga_interconnect \routing_segment_counter_input[47]_output_0_0_to_lut_$abc$7896$new_new_n218___input_0_4  (
        .datain(\counter_input[47]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n218___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_3  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$3384$li01_li01_input_0_3  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$3384$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$3384$li00_li00_input_0_3  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$3384$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$7896$new_new_n148___input_0_3  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n148___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$3384$li02_li02_input_0_1  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_1  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[0]_output_0_0_to_counter_output[0]_input_0_0  (
        .datain(\dffnre_counter_output[0]_output_0_0 ),
        .dataout(\counter_output[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_1  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_lut_$abc$3384$li01_li01_input_0_4  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\lut_$abc$3384$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_lut_$abc$7896$new_new_n148___input_0_2  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n148___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_lut_$abc$3384$li02_li02_input_0_0  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_0  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[1]_output_0_0_to_counter_output[1]_input_0_0  (
        .datain(\dffnre_counter_output[1]_output_0_0 ),
        .dataout(\counter_output[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[2]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_2  (
        .datain(\dffnre_counter_output[2]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[2]_output_0_0_to_lut_$abc$7896$new_new_n148___input_0_1  (
        .datain(\dffnre_counter_output[2]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n148___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[2]_output_0_0_to_lut_$abc$3384$li02_li02_input_0_3  (
        .datain(\dffnre_counter_output[2]_output_0_0 ),
        .dataout(\lut_$abc$3384$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[2]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_4  (
        .datain(\dffnre_counter_output[2]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[2]_output_0_0_to_counter_output[2]_input_0_0  (
        .datain(\dffnre_counter_output[2]_output_0_0 ),
        .dataout(\counter_output[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[3]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_5  (
        .datain(\dffnre_counter_output[3]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[3]_output_0_0_to_lut_$abc$3384$li03_li03_input_0_1  (
        .datain(\dffnre_counter_output[3]_output_0_0 ),
        .dataout(\lut_$abc$3384$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[3]_output_0_0_to_lut_$abc$3384$li04_li04_input_0_3  (
        .datain(\dffnre_counter_output[3]_output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[3]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_3  (
        .datain(\dffnre_counter_output[3]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[3]_output_0_0_to_counter_output[3]_input_0_0  (
        .datain(\dffnre_counter_output[3]_output_0_0 ),
        .dataout(\counter_output[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[4]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_0  (
        .datain(\dffnre_counter_output[4]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[4]_output_0_0_to_lut_$abc$3384$li04_li04_input_0_1  (
        .datain(\dffnre_counter_output[4]_output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[4]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_2  (
        .datain(\dffnre_counter_output[4]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[4]_output_0_0_to_counter_output[4]_input_0_0  (
        .datain(\dffnre_counter_output[4]_output_0_0 ),
        .dataout(\counter_output[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[5]_output_0_0_to_lut_$abc$7896$new_new_n149___input_0_4  (
        .datain(\dffnre_counter_output[5]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n149___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[5]_output_0_0_to_lut_$abc$7896$new_new_n202___input_0_5  (
        .datain(\dffnre_counter_output[5]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n202___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[5]_output_0_0_to_counter_output[5]_input_0_0  (
        .datain(\dffnre_counter_output[5]_output_0_0 ),
        .dataout(\counter_output[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_lut_$abc$7896$new_new_n233___input_0_4  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n233___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_lut_$abc$7896$new_new_n150___input_0_0  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n150___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_lut_$abc$7896$new_new_n221___input_0_0  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n221___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_lut_$abc$3384$li07_li07_input_0_0  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_lut_$abc$3384$li06_li06_input_0_0  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\lut_$abc$3384$li06_li06_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[6]_output_0_0_to_counter_output[6]_input_0_0  (
        .datain(\dffnre_counter_output[6]_output_0_0 ),
        .dataout(\counter_output[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[7]_output_0_0_to_lut_$abc$7896$new_new_n233___input_0_1  (
        .datain(\dffnre_counter_output[7]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n233___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[7]_output_0_0_to_lut_$abc$7896$new_new_n150___input_0_1  (
        .datain(\dffnre_counter_output[7]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n150___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[7]_output_0_0_to_lut_$abc$7896$new_new_n221___input_0_2  (
        .datain(\dffnre_counter_output[7]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n221___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[7]_output_0_0_to_lut_$abc$3384$li07_li07_input_0_5  (
        .datain(\dffnre_counter_output[7]_output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[7]_output_0_0_to_counter_output[7]_input_0_0  (
        .datain(\dffnre_counter_output[7]_output_0_0 ),
        .dataout(\counter_output[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[8]_output_0_0_to_lut_$abc$7896$new_new_n233___input_0_3  (
        .datain(\dffnre_counter_output[8]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n233___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[8]_output_0_0_to_lut_$abc$7896$new_new_n150___input_0_3  (
        .datain(\dffnre_counter_output[8]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n150___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[8]_output_0_0_to_lut_$abc$7896$new_new_n221___input_0_1  (
        .datain(\dffnre_counter_output[8]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n221___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[8]_output_0_0_to_counter_output[8]_input_0_0  (
        .datain(\dffnre_counter_output[8]_output_0_0 ),
        .dataout(\counter_output[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[9]_output_0_0_to_lut_$abc$3384$li09_li09_input_0_2  (
        .datain(\dffnre_counter_output[9]_output_0_0 ),
        .dataout(\lut_$abc$3384$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[9]_output_0_0_to_lut_$abc$3384$li10_li10_input_0_4  (
        .datain(\dffnre_counter_output[9]_output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[9]_output_0_0_to_lut_$abc$7896$new_new_n150___input_0_4  (
        .datain(\dffnre_counter_output[9]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n150___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[9]_output_0_0_to_counter_output[9]_input_0_0  (
        .datain(\dffnre_counter_output[9]_output_0_0 ),
        .dataout(\counter_output[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[10]_output_0_0_to_lut_$abc$3384$li10_li10_input_0_0  (
        .datain(\dffnre_counter_output[10]_output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[10]_output_0_0_to_lut_$abc$7896$new_new_n150___input_0_2  (
        .datain(\dffnre_counter_output[10]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n150___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[10]_output_0_0_to_counter_output[10]_input_0_0  (
        .datain(\dffnre_counter_output[10]_output_0_0 ),
        .dataout(\counter_output[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_lut_$abc$7896$new_new_n158___input_0_2  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n158___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_lut_$abc$7896$new_new_n156___input_0_1  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n156___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_lut_$abc$7896$new_new_n153___input_0_2  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n153___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_lut_$abc$7896$new_new_n151___input_0_5  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_lut_$abc$3384$li11_li11_input_0_4  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[11]_output_0_0_to_counter_output[11]_input_0_0  (
        .datain(\dffnre_counter_output[11]_output_0_0 ),
        .dataout(\counter_output[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[12]_output_0_0_to_lut_$abc$7896$new_new_n158___input_0_0  (
        .datain(\dffnre_counter_output[12]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n158___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[12]_output_0_0_to_lut_$abc$7896$new_new_n156___input_0_0  (
        .datain(\dffnre_counter_output[12]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n156___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[12]_output_0_0_to_lut_$abc$7896$new_new_n153___input_0_0  (
        .datain(\dffnre_counter_output[12]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n153___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[12]_output_0_0_to_lut_$abc$7896$new_new_n151___input_0_4  (
        .datain(\dffnre_counter_output[12]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[12]_output_0_0_to_counter_output[12]_input_0_0  (
        .datain(\dffnre_counter_output[12]_output_0_0 ),
        .dataout(\counter_output[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[13]_output_0_0_to_lut_$abc$7896$new_new_n158___input_0_3  (
        .datain(\dffnre_counter_output[13]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n158___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[13]_output_0_0_to_lut_$abc$7896$new_new_n153___input_0_3  (
        .datain(\dffnre_counter_output[13]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n153___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[13]_output_0_0_to_lut_$abc$7896$new_new_n151___input_0_3  (
        .datain(\dffnre_counter_output[13]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[13]_output_0_0_to_counter_output[13]_input_0_0  (
        .datain(\dffnre_counter_output[13]_output_0_0 ),
        .dataout(\counter_output[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[14]_output_0_0_to_lut_$abc$7896$new_new_n158___input_0_1  (
        .datain(\dffnre_counter_output[14]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n158___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[14]_output_0_0_to_lut_$abc$3384$li14_li14_input_0_2  (
        .datain(\dffnre_counter_output[14]_output_0_0 ),
        .dataout(\lut_$abc$3384$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[14]_output_0_0_to_lut_$abc$3384$li15_li15_input_0_5  (
        .datain(\dffnre_counter_output[14]_output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[14]_output_0_0_to_counter_output[14]_input_0_0  (
        .datain(\dffnre_counter_output[14]_output_0_0 ),
        .dataout(\counter_output[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[15]_output_0_0_to_lut_$abc$7896$new_new_n158___input_0_4  (
        .datain(\dffnre_counter_output[15]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n158___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[15]_output_0_0_to_lut_$abc$3384$li15_li15_input_0_2  (
        .datain(\dffnre_counter_output[15]_output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[15]_output_0_0_to_counter_output[15]_input_0_0  (
        .datain(\dffnre_counter_output[15]_output_0_0 ),
        .dataout(\counter_output[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[16]_output_0_0_to_lut_$abc$7896$new_new_n160___input_0_0  (
        .datain(\dffnre_counter_output[16]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n160___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[16]_output_0_0_to_lut_$abc$7896$new_new_n227___input_0_2  (
        .datain(\dffnre_counter_output[16]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n227___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[16]_output_0_0_to_lut_$abc$3384$li16_li16_input_0_2  (
        .datain(\dffnre_counter_output[16]_output_0_0 ),
        .dataout(\lut_$abc$3384$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[16]_output_0_0_to_lut_$abc$3384$li17_li17_input_0_1  (
        .datain(\dffnre_counter_output[16]_output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[16]_output_0_0_to_counter_output[16]_input_0_0  (
        .datain(\dffnre_counter_output[16]_output_0_0 ),
        .dataout(\counter_output[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[17]_output_0_0_to_lut_$abc$7896$new_new_n160___input_0_4  (
        .datain(\dffnre_counter_output[17]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n160___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[17]_output_0_0_to_lut_$abc$7896$new_new_n227___input_0_4  (
        .datain(\dffnre_counter_output[17]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n227___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[17]_output_0_0_to_lut_$abc$3384$li17_li17_input_0_3  (
        .datain(\dffnre_counter_output[17]_output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[17]_output_0_0_to_counter_output[17]_input_0_0  (
        .datain(\dffnre_counter_output[17]_output_0_0 ),
        .dataout(\counter_output[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[18]_output_0_0_to_lut_$abc$7896$new_new_n160___input_0_1  (
        .datain(\dffnre_counter_output[18]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n160___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[18]_output_0_0_to_lut_$abc$7896$new_new_n230___input_0_1  (
        .datain(\dffnre_counter_output[18]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n230___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[18]_output_0_0_to_lut_$abc$3384$li18_li18_input_0_3  (
        .datain(\dffnre_counter_output[18]_output_0_0 ),
        .dataout(\lut_$abc$3384$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[18]_output_0_0_to_lut_$abc$3384$li19_li19_input_0_4  (
        .datain(\dffnre_counter_output[18]_output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[18]_output_0_0_to_counter_output[18]_input_0_0  (
        .datain(\dffnre_counter_output[18]_output_0_0 ),
        .dataout(\counter_output[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[19]_output_0_0_to_lut_$abc$7896$new_new_n160___input_0_2  (
        .datain(\dffnre_counter_output[19]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n160___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[19]_output_0_0_to_lut_$abc$7896$new_new_n230___input_0_2  (
        .datain(\dffnre_counter_output[19]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n230___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[19]_output_0_0_to_lut_$abc$3384$li19_li19_input_0_0  (
        .datain(\dffnre_counter_output[19]_output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[19]_output_0_0_to_counter_output[19]_input_0_0  (
        .datain(\dffnre_counter_output[19]_output_0_0 ),
        .dataout(\counter_output[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[20]_output_0_0_to_lut_$abc$7896$new_new_n160___input_0_3  (
        .datain(\dffnre_counter_output[20]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n160___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[20]_output_0_0_to_lut_$abc$3384$li20_li20_input_0_1  (
        .datain(\dffnre_counter_output[20]_output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[20]_output_0_0_to_counter_output[20]_input_0_0  (
        .datain(\dffnre_counter_output[20]_output_0_0 ),
        .dataout(\counter_output[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[21]_output_0_0_to_lut_$abc$3384$li21_li21_input_0_0  (
        .datain(\dffnre_counter_output[21]_output_0_0 ),
        .dataout(\lut_$abc$3384$li21_li21_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[21]_output_0_0_to_lut_$abc$7896$new_new_n164___input_0_0  (
        .datain(\dffnre_counter_output[21]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[21]_output_0_0_to_lut_$abc$3384$li22_li22_input_0_0  (
        .datain(\dffnre_counter_output[21]_output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[21]_output_0_0_to_lut_$abc$7896$new_new_n167___input_0_4  (
        .datain(\dffnre_counter_output[21]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n167___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[21]_output_0_0_to_counter_output[21]_input_0_0  (
        .datain(\dffnre_counter_output[21]_output_0_0 ),
        .dataout(\counter_output[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[22]_output_0_0_to_lut_$abc$7896$new_new_n164___input_0_1  (
        .datain(\dffnre_counter_output[22]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[22]_output_0_0_to_lut_$abc$3384$li22_li22_input_0_3  (
        .datain(\dffnre_counter_output[22]_output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[22]_output_0_0_to_lut_$abc$7896$new_new_n167___input_0_1  (
        .datain(\dffnre_counter_output[22]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n167___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[22]_output_0_0_to_counter_output[22]_input_0_0  (
        .datain(\dffnre_counter_output[22]_output_0_0 ),
        .dataout(\counter_output[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[23]_output_0_0_to_lut_$abc$7896$new_new_n167___input_0_2  (
        .datain(\dffnre_counter_output[23]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n167___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[23]_output_0_0_to_lut_$abc$3384$li25_li25_input_0_2  (
        .datain(\dffnre_counter_output[23]_output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[23]_output_0_0_to_lut_$abc$3384$li24_li24_input_0_0  (
        .datain(\dffnre_counter_output[23]_output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[23]_output_0_0_to_lut_$abc$3384$li23_li23_input_0_0  (
        .datain(\dffnre_counter_output[23]_output_0_0 ),
        .dataout(\lut_$abc$3384$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[23]_output_0_0_to_counter_output[23]_input_0_0  (
        .datain(\dffnre_counter_output[23]_output_0_0 ),
        .dataout(\counter_output[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[24]_output_0_0_to_lut_$abc$7896$new_new_n167___input_0_0  (
        .datain(\dffnre_counter_output[24]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n167___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[24]_output_0_0_to_lut_$abc$3384$li25_li25_input_0_0  (
        .datain(\dffnre_counter_output[24]_output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[24]_output_0_0_to_lut_$abc$3384$li24_li24_input_0_2  (
        .datain(\dffnre_counter_output[24]_output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[24]_output_0_0_to_counter_output[24]_input_0_0  (
        .datain(\dffnre_counter_output[24]_output_0_0 ),
        .dataout(\counter_output[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[25]_output_0_0_to_lut_$abc$7896$new_new_n167___input_0_3  (
        .datain(\dffnre_counter_output[25]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n167___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[25]_output_0_0_to_lut_$abc$3384$li25_li25_input_0_3  (
        .datain(\dffnre_counter_output[25]_output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[25]_output_0_0_to_counter_output[25]_input_0_0  (
        .datain(\dffnre_counter_output[25]_output_0_0 ),
        .dataout(\counter_output[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$7896$new_new_n172___input_0_3  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n172___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$7896$new_new_n171___input_0_3  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n171___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$7896$new_new_n169___input_0_3  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n169___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$3384$li26_li26_input_0_3  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$3384$li26_li26_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$7896$new_new_n170___input_0_3  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n170___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_lut_$abc$3384$li27_li27_input_0_1  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[26]_output_0_0_to_counter_output[26]_input_0_0  (
        .datain(\dffnre_counter_output[26]_output_0_0 ),
        .dataout(\counter_output[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_lut_$abc$7896$new_new_n172___input_0_0  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n172___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_lut_$abc$7896$new_new_n171___input_0_0  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n171___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_lut_$abc$7896$new_new_n169___input_0_0  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n169___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_lut_$abc$7896$new_new_n170___input_0_0  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n170___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_lut_$abc$3384$li27_li27_input_0_2  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[27]_output_0_0_to_counter_output[27]_input_0_0  (
        .datain(\dffnre_counter_output[27]_output_0_0 ),
        .dataout(\counter_output[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[28]_output_0_0_to_lut_$abc$7896$new_new_n172___input_0_1  (
        .datain(\dffnre_counter_output[28]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n172___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[28]_output_0_0_to_lut_$abc$7896$new_new_n171___input_0_1  (
        .datain(\dffnre_counter_output[28]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n171___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[28]_output_0_0_to_lut_$abc$7896$new_new_n170___input_0_1  (
        .datain(\dffnre_counter_output[28]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n170___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[28]_output_0_0_to_lut_$abc$3384$li28_li28_input_0_1  (
        .datain(\dffnre_counter_output[28]_output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[28]_output_0_0_to_counter_output[28]_input_0_0  (
        .datain(\dffnre_counter_output[28]_output_0_0 ),
        .dataout(\counter_output[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[29]_output_0_0_to_lut_$abc$7896$new_new_n172___input_0_2  (
        .datain(\dffnre_counter_output[29]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n172___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[29]_output_0_0_to_lut_$abc$7896$new_new_n171___input_0_2  (
        .datain(\dffnre_counter_output[29]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n171___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[29]_output_0_0_to_lut_$abc$3384$li29_li29_input_0_5  (
        .datain(\dffnre_counter_output[29]_output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[29]_output_0_0_to_counter_output[29]_input_0_0  (
        .datain(\dffnre_counter_output[29]_output_0_0 ),
        .dataout(\counter_output[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[30]_output_0_0_to_lut_$abc$7896$new_new_n172___input_0_4  (
        .datain(\dffnre_counter_output[30]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n172___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[30]_output_0_0_to_lut_$abc$3384$li30_li30_input_0_2  (
        .datain(\dffnre_counter_output[30]_output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[30]_output_0_0_to_counter_output[30]_input_0_0  (
        .datain(\dffnre_counter_output[30]_output_0_0 ),
        .dataout(\counter_output[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$7896$new_new_n177___input_0_4  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n177___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$7896$new_new_n176___input_0_4  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n176___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$3384$li31_li31_input_0_0  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$3384$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_0  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$7896$new_new_n175___input_0_0  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n175___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$7896$new_new_n174___input_0_0  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n174___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_lut_$abc$3384$li32_li32_input_0_4  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[31]_output_0_0_to_counter_output[31]_input_0_0  (
        .datain(\dffnre_counter_output[31]_output_0_0 ),
        .dataout(\counter_output[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$7896$new_new_n177___input_0_2  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n177___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$7896$new_new_n176___input_0_2  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n176___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_3  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$7896$new_new_n175___input_0_4  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n175___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$7896$new_new_n174___input_0_2  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n174___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_lut_$abc$3384$li32_li32_input_0_0  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[32]_output_0_0_to_counter_output[32]_input_0_0  (
        .datain(\dffnre_counter_output[32]_output_0_0 ),
        .dataout(\counter_output[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_lut_$abc$7896$new_new_n177___input_0_0  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n177___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_lut_$abc$7896$new_new_n176___input_0_0  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n176___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_5  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_lut_$abc$7896$new_new_n175___input_0_2  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n175___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_lut_$abc$3384$li33_li33_input_0_5  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[33]_output_0_0_to_counter_output[33]_input_0_0  (
        .datain(\dffnre_counter_output[33]_output_0_0 ),
        .dataout(\counter_output[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[34]_output_0_0_to_lut_$abc$7896$new_new_n177___input_0_3  (
        .datain(\dffnre_counter_output[34]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n177___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[34]_output_0_0_to_lut_$abc$7896$new_new_n176___input_0_3  (
        .datain(\dffnre_counter_output[34]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n176___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[34]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_2  (
        .datain(\dffnre_counter_output[34]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[34]_output_0_0_to_lut_$abc$3384$li34_li34_input_0_0  (
        .datain(\dffnre_counter_output[34]_output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[34]_output_0_0_to_counter_output[34]_input_0_0  (
        .datain(\dffnre_counter_output[34]_output_0_0 ),
        .dataout(\counter_output[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[35]_output_0_0_to_lut_$abc$7896$new_new_n177___input_0_1  (
        .datain(\dffnre_counter_output[35]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n177___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[35]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_1  (
        .datain(\dffnre_counter_output[35]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[35]_output_0_0_to_lut_$abc$3384$li35_li35_input_0_2  (
        .datain(\dffnre_counter_output[35]_output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[35]_output_0_0_to_counter_output[35]_input_0_0  (
        .datain(\dffnre_counter_output[35]_output_0_0 ),
        .dataout(\counter_output[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[36]_output_0_0_to_lut_$abc$7896$new_new_n180___input_0_4  (
        .datain(\dffnre_counter_output[36]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n180___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[36]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_0  (
        .datain(\dffnre_counter_output[36]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[36]_output_0_0_to_lut_$abc$3384$li36_li36_input_0_0  (
        .datain(\dffnre_counter_output[36]_output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[36]_output_0_0_to_counter_output[36]_input_0_0  (
        .datain(\dffnre_counter_output[36]_output_0_0 ),
        .dataout(\counter_output[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_lut_$abc$7896$new_new_n186___input_0_0  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n186___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_lut_$abc$7896$new_new_n184___input_0_1  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n184___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_lut_$abc$7896$new_new_n192___input_0_3  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n192___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_lut_$abc$3384$li37_li37_input_0_3  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_3  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[37]_output_0_0_to_counter_output[37]_input_0_0  (
        .datain(\dffnre_counter_output[37]_output_0_0 ),
        .dataout(\counter_output[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[38]_output_0_0_to_lut_$abc$7896$new_new_n186___input_0_4  (
        .datain(\dffnre_counter_output[38]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n186___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[38]_output_0_0_to_lut_$abc$3384$li38_li38_input_0_1  (
        .datain(\dffnre_counter_output[38]_output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[38]_output_0_0_to_lut_$abc$7896$new_new_n192___input_0_1  (
        .datain(\dffnre_counter_output[38]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n192___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[38]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_4  (
        .datain(\dffnre_counter_output[38]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[38]_output_0_0_to_counter_output[38]_input_0_0  (
        .datain(\dffnre_counter_output[38]_output_0_0 ),
        .dataout(\counter_output[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[39]_output_0_0_to_lut_$abc$3384$li40_li40_input_0_4  (
        .datain(\dffnre_counter_output[39]_output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[39]_output_0_0_to_lut_$abc$7896$new_new_n192___input_0_4  (
        .datain(\dffnre_counter_output[39]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n192___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[39]_output_0_0_to_lut_$abc$3384$li39_li39_input_0_5  (
        .datain(\dffnre_counter_output[39]_output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[39]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_2  (
        .datain(\dffnre_counter_output[39]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[39]_output_0_0_to_counter_output[39]_input_0_0  (
        .datain(\dffnre_counter_output[39]_output_0_0 ),
        .dataout(\counter_output[39]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[40]_output_0_0_to_lut_$abc$3384$li40_li40_input_0_0  (
        .datain(\dffnre_counter_output[40]_output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[40]_output_0_0_to_lut_$abc$7896$new_new_n192___input_0_2  (
        .datain(\dffnre_counter_output[40]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n192___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[40]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_1  (
        .datain(\dffnre_counter_output[40]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[40]_output_0_0_to_counter_output[40]_input_0_0  (
        .datain(\dffnre_counter_output[40]_output_0_0 ),
        .dataout(\counter_output[40]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[41]_output_0_0_to_lut_$abc$3384$li41_li41_input_0_3  (
        .datain(\dffnre_counter_output[41]_output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[41]_output_0_0_to_lut_$abc$7896$new_new_n197___input_0_5  (
        .datain(\dffnre_counter_output[41]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n197___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[41]_output_0_0_to_counter_output[41]_input_0_0  (
        .datain(\dffnre_counter_output[41]_output_0_0 ),
        .dataout(\counter_output[41]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[42]_output_0_0_to_lut_$abc$7896$new_new_n204___input_0_0  (
        .datain(\dffnre_counter_output[42]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n204___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[42]_output_0_0_to_lut_$abc$7896$new_new_n212___input_0_4  (
        .datain(\dffnre_counter_output[42]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n212___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[42]_output_0_0_to_lut_$abc$7896$new_new_n215___input_0_2  (
        .datain(\dffnre_counter_output[42]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[42]_output_0_0_to_lut_$abc$3384$li42_li42_input_0_5  (
        .datain(\dffnre_counter_output[42]_output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[42]_output_0_0_to_counter_output[42]_input_0_0  (
        .datain(\dffnre_counter_output[42]_output_0_0 ),
        .dataout(\counter_output[42]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[43]_output_0_0_to_lut_$abc$7896$new_new_n212___input_0_1  (
        .datain(\dffnre_counter_output[43]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n212___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[43]_output_0_0_to_lut_$abc$3384$li44_li44_input_0_5  (
        .datain(\dffnre_counter_output[43]_output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[43]_output_0_0_to_lut_$abc$3384$li43_li43_input_0_3  (
        .datain(\dffnre_counter_output[43]_output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[43]_output_0_0_to_lut_$abc$7896$new_new_n215___input_0_1  (
        .datain(\dffnre_counter_output[43]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[43]_output_0_0_to_counter_output[43]_input_0_0  (
        .datain(\dffnre_counter_output[43]_output_0_0 ),
        .dataout(\counter_output[43]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[44]_output_0_0_to_lut_$abc$7896$new_new_n212___input_0_0  (
        .datain(\dffnre_counter_output[44]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n212___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[44]_output_0_0_to_lut_$abc$3384$li44_li44_input_0_0  (
        .datain(\dffnre_counter_output[44]_output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[44]_output_0_0_to_lut_$abc$7896$new_new_n215___input_0_3  (
        .datain(\dffnre_counter_output[44]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[44]_output_0_0_to_counter_output[44]_input_0_0  (
        .datain(\dffnre_counter_output[44]_output_0_0 ),
        .dataout(\counter_output[44]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[45]_output_0_0_to_lut_$abc$7896$new_new_n215___input_0_0  (
        .datain(\dffnre_counter_output[45]_output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[45]_output_0_0_to_lut_$abc$3384$li45_li45_input_0_0  (
        .datain(\dffnre_counter_output[45]_output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[45]_output_0_0_to_counter_output[45]_input_0_0  (
        .datain(\dffnre_counter_output[45]_output_0_0 ),
        .dataout(\counter_output[45]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[46]_output_0_0_to_lut_$abc$3384$li47_li47_input_0_1  (
        .datain(\dffnre_counter_output[46]_output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[46]_output_0_0_to_lut_$abc$3384$li46_li46_input_0_2  (
        .datain(\dffnre_counter_output[46]_output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[46]_output_0_0_to_counter_output[46]_input_0_0  (
        .datain(\dffnre_counter_output[46]_output_0_0 ),
        .dataout(\counter_output[46]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[47]_output_0_0_to_lut_$abc$3384$li47_li47_input_0_0  (
        .datain(\dffnre_counter_output[47]_output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffnre_counter_output[47]_output_0_0_to_counter_output[47]_input_0_0  (
        .datain(\dffnre_counter_output[47]_output_0_0 ),
        .dataout(\counter_output[47]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[40]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[40]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[40]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[40]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[39]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[39]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[39]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[39]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[43]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[43]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[43]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[43]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[45]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[45]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[45]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[45]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[44]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[44]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[44]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[44]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[42]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[42]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[42]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[42]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[41]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[41]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[41]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[41]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[38]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[36]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[37]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[46]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[46]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[46]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[46]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[47]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[47]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[47]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[47]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[35]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[34]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[33]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[32]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffnre_counter_output[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffnre_counter_output[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li00_li00_output_0_0_to_dffnre_counter_output[0]_input_0_0  (
        .datain(\lut_$abc$3384$li00_li00_output_0_0 ),
        .dataout(\dffnre_counter_output[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li01_li01_output_0_0_to_dffnre_counter_output[1]_input_0_0  (
        .datain(\lut_$abc$3384$li01_li01_output_0_0 ),
        .dataout(\dffnre_counter_output[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li02_li02_output_0_0_to_dffnre_counter_output[2]_input_0_0  (
        .datain(\lut_$abc$3384$li02_li02_output_0_0 ),
        .dataout(\dffnre_counter_output[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li03_li03_output_0_0_to_dffnre_counter_output[3]_input_0_0  (
        .datain(\lut_$abc$3384$li03_li03_output_0_0 ),
        .dataout(\dffnre_counter_output[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li04_li04_output_0_0_to_dffnre_counter_output[4]_input_0_0  (
        .datain(\lut_$abc$3384$li04_li04_output_0_0 ),
        .dataout(\dffnre_counter_output[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li05_li05_output_0_0_to_dffnre_counter_output[5]_input_0_0  (
        .datain(\lut_$abc$3384$li05_li05_output_0_0 ),
        .dataout(\dffnre_counter_output[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li06_li06_output_0_0_to_dffnre_counter_output[6]_input_0_0  (
        .datain(\lut_$abc$3384$li06_li06_output_0_0 ),
        .dataout(\dffnre_counter_output[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li07_li07_output_0_0_to_dffnre_counter_output[7]_input_0_0  (
        .datain(\lut_$abc$3384$li07_li07_output_0_0 ),
        .dataout(\dffnre_counter_output[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li08_li08_output_0_0_to_dffnre_counter_output[8]_input_0_0  (
        .datain(\lut_$abc$3384$li08_li08_output_0_0 ),
        .dataout(\dffnre_counter_output[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li09_li09_output_0_0_to_dffnre_counter_output[9]_input_0_0  (
        .datain(\lut_$abc$3384$li09_li09_output_0_0 ),
        .dataout(\dffnre_counter_output[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li10_li10_output_0_0_to_dffnre_counter_output[10]_input_0_0  (
        .datain(\lut_$abc$3384$li10_li10_output_0_0 ),
        .dataout(\dffnre_counter_output[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li11_li11_output_0_0_to_dffnre_counter_output[11]_input_0_0  (
        .datain(\lut_$abc$3384$li11_li11_output_0_0 ),
        .dataout(\dffnre_counter_output[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li12_li12_output_0_0_to_dffnre_counter_output[12]_input_0_0  (
        .datain(\lut_$abc$3384$li12_li12_output_0_0 ),
        .dataout(\dffnre_counter_output[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li13_li13_output_0_0_to_dffnre_counter_output[13]_input_0_0  (
        .datain(\lut_$abc$3384$li13_li13_output_0_0 ),
        .dataout(\dffnre_counter_output[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li14_li14_output_0_0_to_dffnre_counter_output[14]_input_0_0  (
        .datain(\lut_$abc$3384$li14_li14_output_0_0 ),
        .dataout(\dffnre_counter_output[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li15_li15_output_0_0_to_dffnre_counter_output[15]_input_0_0  (
        .datain(\lut_$abc$3384$li15_li15_output_0_0 ),
        .dataout(\dffnre_counter_output[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li16_li16_output_0_0_to_dffnre_counter_output[16]_input_0_0  (
        .datain(\lut_$abc$3384$li16_li16_output_0_0 ),
        .dataout(\dffnre_counter_output[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li17_li17_output_0_0_to_dffnre_counter_output[17]_input_0_0  (
        .datain(\lut_$abc$3384$li17_li17_output_0_0 ),
        .dataout(\dffnre_counter_output[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li18_li18_output_0_0_to_dffnre_counter_output[18]_input_0_0  (
        .datain(\lut_$abc$3384$li18_li18_output_0_0 ),
        .dataout(\dffnre_counter_output[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li19_li19_output_0_0_to_dffnre_counter_output[19]_input_0_0  (
        .datain(\lut_$abc$3384$li19_li19_output_0_0 ),
        .dataout(\dffnre_counter_output[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li20_li20_output_0_0_to_dffnre_counter_output[20]_input_0_0  (
        .datain(\lut_$abc$3384$li20_li20_output_0_0 ),
        .dataout(\dffnre_counter_output[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li21_li21_output_0_0_to_dffnre_counter_output[21]_input_0_0  (
        .datain(\lut_$abc$3384$li21_li21_output_0_0 ),
        .dataout(\dffnre_counter_output[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li22_li22_output_0_0_to_dffnre_counter_output[22]_input_0_0  (
        .datain(\lut_$abc$3384$li22_li22_output_0_0 ),
        .dataout(\dffnre_counter_output[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li23_li23_output_0_0_to_dffnre_counter_output[23]_input_0_0  (
        .datain(\lut_$abc$3384$li23_li23_output_0_0 ),
        .dataout(\dffnre_counter_output[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li24_li24_output_0_0_to_dffnre_counter_output[24]_input_0_0  (
        .datain(\lut_$abc$3384$li24_li24_output_0_0 ),
        .dataout(\dffnre_counter_output[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li25_li25_output_0_0_to_dffnre_counter_output[25]_input_0_0  (
        .datain(\lut_$abc$3384$li25_li25_output_0_0 ),
        .dataout(\dffnre_counter_output[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li26_li26_output_0_0_to_dffnre_counter_output[26]_input_0_0  (
        .datain(\lut_$abc$3384$li26_li26_output_0_0 ),
        .dataout(\dffnre_counter_output[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li27_li27_output_0_0_to_dffnre_counter_output[27]_input_0_0  (
        .datain(\lut_$abc$3384$li27_li27_output_0_0 ),
        .dataout(\dffnre_counter_output[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li28_li28_output_0_0_to_dffnre_counter_output[28]_input_0_0  (
        .datain(\lut_$abc$3384$li28_li28_output_0_0 ),
        .dataout(\dffnre_counter_output[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li29_li29_output_0_0_to_dffnre_counter_output[29]_input_0_0  (
        .datain(\lut_$abc$3384$li29_li29_output_0_0 ),
        .dataout(\dffnre_counter_output[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li30_li30_output_0_0_to_dffnre_counter_output[30]_input_0_0  (
        .datain(\lut_$abc$3384$li30_li30_output_0_0 ),
        .dataout(\dffnre_counter_output[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li31_li31_output_0_0_to_dffnre_counter_output[31]_input_0_0  (
        .datain(\lut_$abc$3384$li31_li31_output_0_0 ),
        .dataout(\dffnre_counter_output[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li32_li32_output_0_0_to_dffnre_counter_output[32]_input_0_0  (
        .datain(\lut_$abc$3384$li32_li32_output_0_0 ),
        .dataout(\dffnre_counter_output[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li33_li33_output_0_0_to_dffnre_counter_output[33]_input_0_0  (
        .datain(\lut_$abc$3384$li33_li33_output_0_0 ),
        .dataout(\dffnre_counter_output[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li34_li34_output_0_0_to_dffnre_counter_output[34]_input_0_0  (
        .datain(\lut_$abc$3384$li34_li34_output_0_0 ),
        .dataout(\dffnre_counter_output[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li35_li35_output_0_0_to_dffnre_counter_output[35]_input_0_0  (
        .datain(\lut_$abc$3384$li35_li35_output_0_0 ),
        .dataout(\dffnre_counter_output[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li36_li36_output_0_0_to_dffnre_counter_output[36]_input_0_0  (
        .datain(\lut_$abc$3384$li36_li36_output_0_0 ),
        .dataout(\dffnre_counter_output[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li37_li37_output_0_0_to_dffnre_counter_output[37]_input_0_0  (
        .datain(\lut_$abc$3384$li37_li37_output_0_0 ),
        .dataout(\dffnre_counter_output[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li38_li38_output_0_0_to_dffnre_counter_output[38]_input_0_0  (
        .datain(\lut_$abc$3384$li38_li38_output_0_0 ),
        .dataout(\dffnre_counter_output[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li39_li39_output_0_0_to_dffnre_counter_output[39]_input_0_0  (
        .datain(\lut_$abc$3384$li39_li39_output_0_0 ),
        .dataout(\dffnre_counter_output[39]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li40_li40_output_0_0_to_dffnre_counter_output[40]_input_0_0  (
        .datain(\lut_$abc$3384$li40_li40_output_0_0 ),
        .dataout(\dffnre_counter_output[40]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li41_li41_output_0_0_to_dffnre_counter_output[41]_input_0_0  (
        .datain(\lut_$abc$3384$li41_li41_output_0_0 ),
        .dataout(\dffnre_counter_output[41]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li42_li42_output_0_0_to_dffnre_counter_output[42]_input_0_0  (
        .datain(\lut_$abc$3384$li42_li42_output_0_0 ),
        .dataout(\dffnre_counter_output[42]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li43_li43_output_0_0_to_dffnre_counter_output[43]_input_0_0  (
        .datain(\lut_$abc$3384$li43_li43_output_0_0 ),
        .dataout(\dffnre_counter_output[43]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li44_li44_output_0_0_to_dffnre_counter_output[44]_input_0_0  (
        .datain(\lut_$abc$3384$li44_li44_output_0_0 ),
        .dataout(\dffnre_counter_output[44]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li45_li45_output_0_0_to_dffnre_counter_output[45]_input_0_0  (
        .datain(\lut_$abc$3384$li45_li45_output_0_0 ),
        .dataout(\dffnre_counter_output[45]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li46_li46_output_0_0_to_dffnre_counter_output[46]_input_0_0  (
        .datain(\lut_$abc$3384$li46_li46_output_0_0 ),
        .dataout(\dffnre_counter_output[46]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$3384$li47_li47_output_0_0_to_dffnre_counter_output[47]_input_0_0  (
        .datain(\lut_$abc$3384$li47_li47_output_0_0 ),
        .dataout(\dffnre_counter_output[47]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n148___output_0_0_to_lut_$abc$3384$li03_li03_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$3384$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n148___output_0_0_to_lut_$abc$3384$li04_li04_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$3384$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n233___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n233___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n221___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n221___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n161___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n161___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n227___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n227___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n159___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n159___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n164___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n168___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n168___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n156___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n156___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n153___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n153___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$7896$new_new_n151___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$3384$li07_li07_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$3384$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$3384$li06_li06_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$3384$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n149___output_0_0_to_lut_$abc$3384$li11_li11_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n161___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n161___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n227___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n227___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n159___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n159___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n164___input_0_5  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n168___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n168___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n156___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n156___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n153___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n153___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$7896$new_new_n151___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n151___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n150___output_0_0_to_lut_$abc$3384$li11_li11_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$3384$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n151___output_0_0_to_lut_$abc$3384$li13_li13_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n151___output_0_0 ),
        .dataout(\lut_$abc$3384$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n153___output_0_0_to_lut_$abc$3384$li14_li14_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$3384$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n153___output_0_0_to_lut_$abc$3384$li15_li15_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$3384$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n156___output_0_0_to_lut_$abc$3384$li12_li12_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n156___output_0_0 ),
        .dataout(\lut_$abc$3384$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n161___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n161___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n227___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n227___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n159___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n159___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n164___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n168___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n168___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n158___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_5  (
        .datain(\lut_$abc$7896$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n159___output_0_0_to_lut_$abc$3384$li16_li16_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$3384$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n159___output_0_0_to_lut_$abc$3384$li17_li17_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$3384$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n160___output_0_0_to_lut_$abc$7896$new_new_n161___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n160___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n161___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n160___output_0_0_to_lut_$abc$7896$new_new_n164___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n160___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n164___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n160___output_0_0_to_lut_$abc$7896$new_new_n168___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n160___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n168___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n160___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n160___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n161___output_0_0_to_lut_$abc$3384$li21_li21_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$3384$li21_li21_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n161___output_0_0_to_lut_$abc$3384$li22_li22_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$3384$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n164___output_0_0_to_lut_$abc$3384$li25_li25_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n164___output_0_0_to_lut_$abc$3384$li24_li24_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$3384$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n164___output_0_0_to_lut_$abc$3384$li23_li23_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$3384$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n167___output_0_0_to_lut_$abc$7896$new_new_n168___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n168___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n167___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n168___output_0_0_to_lut_$abc$3384$li26_li26_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$3384$li26_li26_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n168___output_0_0_to_lut_$abc$3384$li27_li27_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$3384$li27_li27_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n168___output_0_0_to_lut_$abc$3384$li28_li28_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n168___output_0_0_to_lut_$abc$3384$li29_li29_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n168___output_0_0_to_lut_$abc$3384$li30_li30_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n169___output_0_0_to_lut_$abc$3384$li28_li28_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n169___output_0_0 ),
        .dataout(\lut_$abc$3384$li28_li28_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n170___output_0_0_to_lut_$abc$3384$li29_li29_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n170___output_0_0 ),
        .dataout(\lut_$abc$3384$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n171___output_0_0_to_lut_$abc$3384$li30_li30_input_0_5  (
        .datain(\lut_$abc$7896$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$3384$li30_li30_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n172___output_0_0_to_lut_$abc$7896$new_new_n173___input_0_1  (
        .datain(\lut_$abc$7896$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n173___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li40_li40_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li44_li44_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li43_li43_input_0_5  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li45_li45_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li38_li38_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li31_li31_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li42_li42_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li41_li41_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li47_li47_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li37_li37_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li39_li39_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li36_li36_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li34_li34_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li32_li32_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li32_li32_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li33_li33_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li46_li46_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n173___output_0_0_to_lut_$abc$3384$li35_li35_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n174___output_0_0_to_lut_$abc$3384$li33_li33_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$3384$li33_li33_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n175___output_0_0_to_lut_$abc$3384$li34_li34_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n175___output_0_0 ),
        .dataout(\lut_$abc$3384$li34_li34_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n176___output_0_0_to_lut_$abc$3384$li35_li35_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n176___output_0_0 ),
        .dataout(\lut_$abc$3384$li35_li35_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n177___output_0_0_to_lut_$abc$7896$new_new_n204___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n204___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n177___output_0_0_to_lut_$abc$7896$new_new_n198___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n198___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n177___output_0_0_to_lut_$abc$7896$new_new_n212___input_0_3  (
        .datain(\lut_$abc$7896$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n212___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n177___output_0_0_to_lut_$abc$7896$new_new_n215___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n177___output_0_0_to_lut_$abc$3384$li36_li36_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$3384$li36_li36_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n180___output_0_0_to_lut_$abc$7896$new_new_n186___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n186___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n180___output_0_0_to_lut_$abc$7896$new_new_n184___input_0_4  (
        .datain(\lut_$abc$7896$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n184___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n180___output_0_0_to_lut_$abc$7896$new_new_n192___input_0_0  (
        .datain(\lut_$abc$7896$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n192___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n180___output_0_0_to_lut_$abc$3384$li37_li37_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$3384$li37_li37_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n182___output_0_0_to_lut_$abc$3384$li25_li25_input_0_5  (
        .datain(\lut_$abc$7896$new_new_n182___output_0_0 ),
        .dataout(\lut_$abc$3384$li25_li25_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n184___output_0_0_to_lut_$abc$3384$li38_li38_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n184___output_0_0 ),
        .dataout(\lut_$abc$3384$li38_li38_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n186___output_0_0_to_lut_$abc$3384$li40_li40_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n186___output_0_0_to_lut_$abc$3384$li39_li39_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n186___output_0_0 ),
        .dataout(\lut_$abc$3384$li39_li39_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n190___output_0_0_to_lut_$abc$3384$li40_li40_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n190___output_0_0 ),
        .dataout(\lut_$abc$3384$li40_li40_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n192___output_0_0_to_lut_$abc$3384$li41_li41_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n192___output_0_0 ),
        .dataout(\lut_$abc$3384$li41_li41_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n197___output_0_0_to_lut_$abc$7896$new_new_n204___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n204___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n197___output_0_0_to_lut_$abc$7896$new_new_n198___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n198___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n197___output_0_0_to_lut_$abc$7896$new_new_n212___input_0_2  (
        .datain(\lut_$abc$7896$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n212___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n197___output_0_0_to_lut_$abc$7896$new_new_n215___input_0_5  (
        .datain(\lut_$abc$7896$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7896$new_new_n215___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n198___output_0_0_to_lut_$abc$3384$li42_li42_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n198___output_0_0 ),
        .dataout(\lut_$abc$3384$li42_li42_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n202___output_0_0_to_lut_$abc$3384$li05_li05_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n202___output_0_0 ),
        .dataout(\lut_$abc$3384$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n204___output_0_0_to_lut_$abc$3384$li44_li44_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n204___output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n204___output_0_0_to_lut_$abc$3384$li43_li43_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n204___output_0_0 ),
        .dataout(\lut_$abc$3384$li43_li43_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n208___output_0_0_to_lut_$abc$3384$li44_li44_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n208___output_0_0 ),
        .dataout(\lut_$abc$3384$li44_li44_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n212___output_0_0_to_lut_$abc$3384$li45_li45_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n212___output_0_0 ),
        .dataout(\lut_$abc$3384$li45_li45_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n215___output_0_0_to_lut_$abc$3384$li47_li47_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n215___output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n215___output_0_0_to_lut_$abc$3384$li46_li46_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n215___output_0_0 ),
        .dataout(\lut_$abc$3384$li46_li46_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n218___output_0_0_to_lut_$abc$3384$li47_li47_input_0_5  (
        .datain(\lut_$abc$7896$new_new_n218___output_0_0 ),
        .dataout(\lut_$abc$3384$li47_li47_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n221___output_0_0_to_lut_$abc$3384$li08_li08_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n221___output_0_0 ),
        .dataout(\lut_$abc$3384$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n227___output_0_0_to_lut_$abc$3384$li20_li20_input_0_4  (
        .datain(\lut_$abc$7896$new_new_n227___output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n227___output_0_0_to_lut_$abc$3384$li18_li18_input_0_2  (
        .datain(\lut_$abc$7896$new_new_n227___output_0_0 ),
        .dataout(\lut_$abc$3384$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n227___output_0_0_to_lut_$abc$3384$li19_li19_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n227___output_0_0 ),
        .dataout(\lut_$abc$3384$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n230___output_0_0_to_lut_$abc$3384$li20_li20_input_0_0  (
        .datain(\lut_$abc$7896$new_new_n230___output_0_0 ),
        .dataout(\lut_$abc$3384$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n233___output_0_0_to_lut_$abc$3384$li09_li09_input_0_3  (
        .datain(\lut_$abc$7896$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$3384$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7896$new_new_n233___output_0_0_to_lut_$abc$3384$li10_li10_input_0_1  (
        .datain(\lut_$abc$7896$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$3384$li10_li10_input_0_1 )
    );


    //Cell instances
    dffnre #(
    ) \dffnre_counter_output[7]  (
        .C(\dffnre_counter_output[7]_clock_0_0 ),
        .D(\dffnre_counter_output[7]_input_0_0 ),
        .E(\dffnre_counter_output[7]_input_2_0 ),
        .R(\dffnre_counter_output[7]_input_1_0 ),
        .Q(\dffnre_counter_output[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010111010000000000001000)
    ) \lut_$abc$3384$li08_li08  (
        .in({
            \lut_$abc$3384$li08_li08_input_0_4 ,
            1'b0,
            \lut_$abc$3384$li08_li08_input_0_2 ,
            \lut_$abc$3384$li08_li08_input_0_1 ,
            \lut_$abc$3384$li08_li08_input_0_0 
         }),
        .out(\lut_$abc$3384$li08_li08_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[8]  (
        .C(\dffnre_counter_output[8]_clock_0_0 ),
        .D(\dffnre_counter_output[8]_input_0_0 ),
        .E(\dffnre_counter_output[8]_input_2_0 ),
        .R(\dffnre_counter_output[8]_input_1_0 ),
        .Q(\dffnre_counter_output[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000100010001000000010101010000)
    ) \lut_$abc$3384$li09_li09  (
        .in({
            \lut_$abc$3384$li09_li09_input_0_4 ,
            \lut_$abc$3384$li09_li09_input_0_3 ,
            \lut_$abc$3384$li09_li09_input_0_2 ,
            \lut_$abc$3384$li09_li09_input_0_1 ,
            \lut_$abc$3384$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$3384$li09_li09_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[9]  (
        .C(\dffnre_counter_output[9]_clock_0_0 ),
        .D(\dffnre_counter_output[9]_input_0_0 ),
        .E(\dffnre_counter_output[9]_input_2_0 ),
        .R(\dffnre_counter_output[9]_input_1_0 ),
        .Q(\dffnre_counter_output[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000011000000010001)
    ) \lut_$abc$3384$li05_li05  (
        .in({
            \lut_$abc$3384$li05_li05_input_0_4 ,
            \lut_$abc$3384$li05_li05_input_0_3 ,
            \lut_$abc$3384$li05_li05_input_0_2 ,
            1'b0,
            \lut_$abc$3384$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$3384$li05_li05_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[5]  (
        .C(\dffnre_counter_output[5]_clock_0_0 ),
        .D(\dffnre_counter_output[5]_input_0_0 ),
        .E(\dffnre_counter_output[5]_input_2_0 ),
        .R(\dffnre_counter_output[5]_input_1_0 ),
        .Q(\dffnre_counter_output[5]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[2]  (
        .C(\dffnre_counter_output[2]_clock_0_0 ),
        .D(\dffnre_counter_output[2]_input_0_0 ),
        .E(\dffnre_counter_output[2]_input_2_0 ),
        .R(\dffnre_counter_output[2]_input_1_0 ),
        .Q(\dffnre_counter_output[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100000000000011110000000000000110000001100000101000001010)
    ) \lut_$abc$3384$li10_li10  (
        .in({
            \lut_$abc$3384$li10_li10_input_0_5 ,
            \lut_$abc$3384$li10_li10_input_0_4 ,
            \lut_$abc$3384$li10_li10_input_0_3 ,
            \lut_$abc$3384$li10_li10_input_0_2 ,
            \lut_$abc$3384$li10_li10_input_0_1 ,
            \lut_$abc$3384$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$3384$li10_li10_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n149__  (
        .in({
            \lut_$abc$7896$new_new_n149___input_0_5 ,
            \lut_$abc$7896$new_new_n149___input_0_4 ,
            \lut_$abc$7896$new_new_n149___input_0_3 ,
            \lut_$abc$7896$new_new_n149___input_0_2 ,
            \lut_$abc$7896$new_new_n149___input_0_1 ,
            \lut_$abc$7896$new_new_n149___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n149___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[10]  (
        .C(\dffnre_counter_output[10]_clock_0_0 ),
        .D(\dffnre_counter_output[10]_input_0_0 ),
        .E(\dffnre_counter_output[10]_input_2_0 ),
        .R(\dffnre_counter_output[10]_input_1_0 ),
        .Q(\dffnre_counter_output[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n233__  (
        .in({
            \lut_$abc$7896$new_new_n233___input_0_4 ,
            \lut_$abc$7896$new_new_n233___input_0_3 ,
            1'b0,
            \lut_$abc$7896$new_new_n233___input_0_1 ,
            \lut_$abc$7896$new_new_n233___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n233___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n150__  (
        .in({
            \lut_$abc$7896$new_new_n150___input_0_4 ,
            \lut_$abc$7896$new_new_n150___input_0_3 ,
            \lut_$abc$7896$new_new_n150___input_0_2 ,
            \lut_$abc$7896$new_new_n150___input_0_1 ,
            \lut_$abc$7896$new_new_n150___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n150___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011011000000000011001100)
    ) \lut_$abc$7896$new_new_n221__  (
        .in({
            \lut_$abc$7896$new_new_n221___input_0_4 ,
            \lut_$abc$7896$new_new_n221___input_0_3 ,
            \lut_$abc$7896$new_new_n221___input_0_2 ,
            \lut_$abc$7896$new_new_n221___input_0_1 ,
            \lut_$abc$7896$new_new_n221___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n221___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110001000000010011001000000010)
    ) \lut_$abc$3384$li21_li21  (
        .in({
            \lut_$abc$3384$li21_li21_input_0_4 ,
            \lut_$abc$3384$li21_li21_input_0_3 ,
            \lut_$abc$3384$li21_li21_input_0_2 ,
            \lut_$abc$3384$li21_li21_input_0_1 ,
            \lut_$abc$3384$li21_li21_input_0_0 
         }),
        .out(\lut_$abc$3384$li21_li21_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[21]  (
        .C(\dffnre_counter_output[21]_clock_0_0 ),
        .D(\dffnre_counter_output[21]_input_0_0 ),
        .E(\dffnre_counter_output[21]_input_2_0 ),
        .R(\dffnre_counter_output[21]_input_1_0 ),
        .Q(\dffnre_counter_output[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n161__  (
        .in({
            \lut_$abc$7896$new_new_n161___input_0_4 ,
            \lut_$abc$7896$new_new_n161___input_0_3 ,
            1'b0,
            \lut_$abc$7896$new_new_n161___input_0_1 ,
            \lut_$abc$7896$new_new_n161___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n161___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[20]  (
        .C(\dffnre_counter_output[20]_clock_0_0 ),
        .D(\dffnre_counter_output[20]_input_0_0 ),
        .E(\dffnre_counter_output[20]_input_2_0 ),
        .R(\dffnre_counter_output[20]_input_1_0 ),
        .Q(\dffnre_counter_output[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n160__  (
        .in({
            \lut_$abc$7896$new_new_n160___input_0_4 ,
            \lut_$abc$7896$new_new_n160___input_0_3 ,
            \lut_$abc$7896$new_new_n160___input_0_2 ,
            \lut_$abc$7896$new_new_n160___input_0_1 ,
            \lut_$abc$7896$new_new_n160___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n160___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut_$abc$7896$new_new_n230__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n230___input_0_2 ,
            \lut_$abc$7896$new_new_n230___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$7896$new_new_n230___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n227__  (
        .in({
            \lut_$abc$7896$new_new_n227___input_0_4 ,
            \lut_$abc$7896$new_new_n227___input_0_3 ,
            \lut_$abc$7896$new_new_n227___input_0_2 ,
            \lut_$abc$7896$new_new_n227___input_0_1 ,
            \lut_$abc$7896$new_new_n227___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n227___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$7896$new_new_n159__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n159___input_0_3 ,
            1'b0,
            \lut_$abc$7896$new_new_n159___input_0_1 ,
            \lut_$abc$7896$new_new_n159___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n159___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n164__  (
        .in({
            \lut_$abc$7896$new_new_n164___input_0_5 ,
            \lut_$abc$7896$new_new_n164___input_0_4 ,
            \lut_$abc$7896$new_new_n164___input_0_3 ,
            \lut_$abc$7896$new_new_n164___input_0_2 ,
            \lut_$abc$7896$new_new_n164___input_0_1 ,
            \lut_$abc$7896$new_new_n164___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n164___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011110110000001101111110000001100)
    ) \lut_$abc$3384$li20_li20  (
        .in({
            \lut_$abc$3384$li20_li20_input_0_5 ,
            \lut_$abc$3384$li20_li20_input_0_4 ,
            \lut_$abc$3384$li20_li20_input_0_3 ,
            \lut_$abc$3384$li20_li20_input_0_2 ,
            \lut_$abc$3384$li20_li20_input_0_1 ,
            \lut_$abc$3384$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$3384$li20_li20_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000110000001100000011000000110000000101000010100000111100000000)
    ) \lut_$abc$3384$li22_li22  (
        .in({
            \lut_$abc$3384$li22_li22_input_0_5 ,
            \lut_$abc$3384$li22_li22_input_0_4 ,
            \lut_$abc$3384$li22_li22_input_0_3 ,
            \lut_$abc$3384$li22_li22_input_0_2 ,
            \lut_$abc$3384$li22_li22_input_0_1 ,
            \lut_$abc$3384$li22_li22_input_0_0 
         }),
        .out(\lut_$abc$3384$li22_li22_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[17]  (
        .C(\dffnre_counter_output[17]_clock_0_0 ),
        .D(\dffnre_counter_output[17]_input_0_0 ),
        .E(\dffnre_counter_output[17]_input_2_0 ),
        .R(\dffnre_counter_output[17]_input_1_0 ),
        .Q(\dffnre_counter_output[17]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[22]  (
        .C(\dffnre_counter_output[22]_clock_0_0 ),
        .D(\dffnre_counter_output[22]_input_0_0 ),
        .E(\dffnre_counter_output[22]_input_2_0 ),
        .R(\dffnre_counter_output[22]_input_1_0 ),
        .Q(\dffnre_counter_output[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n168__  (
        .in({
            \lut_$abc$7896$new_new_n168___input_0_4 ,
            \lut_$abc$7896$new_new_n168___input_0_3 ,
            \lut_$abc$7896$new_new_n168___input_0_2 ,
            \lut_$abc$7896$new_new_n168___input_0_1 ,
            \lut_$abc$7896$new_new_n168___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n168___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n167__  (
        .in({
            \lut_$abc$7896$new_new_n167___input_0_4 ,
            \lut_$abc$7896$new_new_n167___input_0_3 ,
            \lut_$abc$7896$new_new_n167___input_0_2 ,
            \lut_$abc$7896$new_new_n167___input_0_1 ,
            \lut_$abc$7896$new_new_n167___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n167___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n172__  (
        .in({
            \lut_$abc$7896$new_new_n172___input_0_4 ,
            \lut_$abc$7896$new_new_n172___input_0_3 ,
            \lut_$abc$7896$new_new_n172___input_0_2 ,
            \lut_$abc$7896$new_new_n172___input_0_1 ,
            \lut_$abc$7896$new_new_n172___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n172___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000000000000000)
    ) \lut_$abc$7896$new_new_n171__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n171___input_0_3 ,
            \lut_$abc$7896$new_new_n171___input_0_2 ,
            \lut_$abc$7896$new_new_n171___input_0_1 ,
            \lut_$abc$7896$new_new_n171___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n171___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1101111111101100111111111100110000000000000000000000000000000000)
    ) \lut_$abc$3384$li25_li25  (
        .in({
            \lut_$abc$3384$li25_li25_input_0_5 ,
            \lut_$abc$3384$li25_li25_input_0_4 ,
            \lut_$abc$3384$li25_li25_input_0_3 ,
            \lut_$abc$3384$li25_li25_input_0_2 ,
            \lut_$abc$3384$li25_li25_input_0_1 ,
            \lut_$abc$3384$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$3384$li25_li25_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n173__  (
        .in({
            \lut_$abc$7896$new_new_n173___input_0_5 ,
            \lut_$abc$7896$new_new_n173___input_0_4 ,
            \lut_$abc$7896$new_new_n173___input_0_3 ,
            \lut_$abc$7896$new_new_n173___input_0_2 ,
            \lut_$abc$7896$new_new_n173___input_0_1 ,
            \lut_$abc$7896$new_new_n173___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n173___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[24]  (
        .C(\dffnre_counter_output[24]_clock_0_0 ),
        .D(\dffnre_counter_output[24]_input_0_0 ),
        .E(\dffnre_counter_output[24]_input_2_0 ),
        .R(\dffnre_counter_output[24]_input_1_0 ),
        .Q(\dffnre_counter_output[24]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[25]  (
        .C(\dffnre_counter_output[25]_clock_0_0 ),
        .D(\dffnre_counter_output[25]_input_0_0 ),
        .E(\dffnre_counter_output[25]_input_2_0 ),
        .R(\dffnre_counter_output[25]_input_1_0 ),
        .Q(\dffnre_counter_output[25]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011000000000000000000010010001100000001001000110000)
    ) \lut_$abc$3384$li24_li24  (
        .in({
            \lut_$abc$3384$li24_li24_input_0_5 ,
            \lut_$abc$3384$li24_li24_input_0_4 ,
            \lut_$abc$3384$li24_li24_input_0_3 ,
            \lut_$abc$3384$li24_li24_input_0_2 ,
            \lut_$abc$3384$li24_li24_input_0_1 ,
            \lut_$abc$3384$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$3384$li24_li24_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001101000011100000000100000010)
    ) \lut_$abc$3384$li23_li23  (
        .in({
            \lut_$abc$3384$li23_li23_input_0_4 ,
            \lut_$abc$3384$li23_li23_input_0_3 ,
            \lut_$abc$3384$li23_li23_input_0_2 ,
            \lut_$abc$3384$li23_li23_input_0_1 ,
            \lut_$abc$3384$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$3384$li23_li23_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[23]  (
        .C(\dffnre_counter_output[23]_clock_0_0 ),
        .D(\dffnre_counter_output[23]_input_0_0 ),
        .E(\dffnre_counter_output[23]_input_2_0 ),
        .R(\dffnre_counter_output[23]_input_1_0 ),
        .Q(\dffnre_counter_output[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n158__  (
        .in({
            \lut_$abc$7896$new_new_n158___input_0_4 ,
            \lut_$abc$7896$new_new_n158___input_0_3 ,
            \lut_$abc$7896$new_new_n158___input_0_2 ,
            \lut_$abc$7896$new_new_n158___input_0_1 ,
            \lut_$abc$7896$new_new_n158___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n158___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001011111000010100)
    ) \lut_$abc$3384$li14_li14  (
        .in({
            \lut_$abc$3384$li14_li14_input_0_4 ,
            \lut_$abc$3384$li14_li14_input_0_3 ,
            \lut_$abc$3384$li14_li14_input_0_2 ,
            \lut_$abc$3384$li14_li14_input_0_1 ,
            \lut_$abc$3384$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$3384$li14_li14_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[14]  (
        .C(\dffnre_counter_output[14]_clock_0_0 ),
        .D(\dffnre_counter_output[14]_input_0_0 ),
        .E(\dffnre_counter_output[14]_input_2_0 ),
        .R(\dffnre_counter_output[14]_input_1_0 ),
        .Q(\dffnre_counter_output[14]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[15]  (
        .C(\dffnre_counter_output[15]_clock_0_0 ),
        .D(\dffnre_counter_output[15]_input_0_0 ),
        .E(\dffnre_counter_output[15]_input_2_0 ),
        .R(\dffnre_counter_output[15]_input_1_0 ),
        .Q(\dffnre_counter_output[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010001000101000001010000)
    ) \lut_$abc$3384$li12_li12  (
        .in({
            \lut_$abc$3384$li12_li12_input_0_4 ,
            \lut_$abc$3384$li12_li12_input_0_3 ,
            \lut_$abc$3384$li12_li12_input_0_2 ,
            \lut_$abc$3384$li12_li12_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3384$li12_li12_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[12]  (
        .C(\dffnre_counter_output[12]_clock_0_0 ),
        .D(\dffnre_counter_output[12]_input_0_0 ),
        .E(\dffnre_counter_output[12]_input_2_0 ),
        .R(\dffnre_counter_output[12]_input_1_0 ),
        .Q(\dffnre_counter_output[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$7896$new_new_n156__  (
        .in({
            \lut_$abc$7896$new_new_n156___input_0_4 ,
            \lut_$abc$7896$new_new_n156___input_0_3 ,
            \lut_$abc$7896$new_new_n156___input_0_2 ,
            \lut_$abc$7896$new_new_n156___input_0_1 ,
            \lut_$abc$7896$new_new_n156___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n156___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101010000000000011110000000000101010100000000011110000)
    ) \lut_$abc$3384$li15_li15  (
        .in({
            \lut_$abc$3384$li15_li15_input_0_5 ,
            \lut_$abc$3384$li15_li15_input_0_4 ,
            \lut_$abc$3384$li15_li15_input_0_3 ,
            \lut_$abc$3384$li15_li15_input_0_2 ,
            \lut_$abc$3384$li15_li15_input_0_1 ,
            \lut_$abc$3384$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$3384$li15_li15_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n153__  (
        .in({
            \lut_$abc$7896$new_new_n153___input_0_4 ,
            \lut_$abc$7896$new_new_n153___input_0_3 ,
            \lut_$abc$7896$new_new_n153___input_0_2 ,
            \lut_$abc$7896$new_new_n153___input_0_1 ,
            \lut_$abc$7896$new_new_n153___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n153___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[11]  (
        .C(\dffnre_counter_output[11]_clock_0_0 ),
        .D(\dffnre_counter_output[11]_input_0_0 ),
        .E(\dffnre_counter_output[11]_input_2_0 ),
        .R(\dffnre_counter_output[11]_input_1_0 ),
        .Q(\dffnre_counter_output[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010100000000011001010)
    ) \lut_$abc$3384$li13_li13  (
        .in({
            \lut_$abc$3384$li13_li13_input_0_4 ,
            1'b0,
            \lut_$abc$3384$li13_li13_input_0_2 ,
            \lut_$abc$3384$li13_li13_input_0_1 ,
            \lut_$abc$3384$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$3384$li13_li13_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[13]  (
        .C(\dffnre_counter_output[13]_clock_0_0 ),
        .D(\dffnre_counter_output[13]_input_0_0 ),
        .E(\dffnre_counter_output[13]_input_2_0 ),
        .R(\dffnre_counter_output[13]_input_1_0 ),
        .Q(\dffnre_counter_output[13]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000011100001000000011110000000000001111000000000000111100000000)
    ) \lut_$abc$7896$new_new_n151__  (
        .in({
            \lut_$abc$7896$new_new_n151___input_0_5 ,
            \lut_$abc$7896$new_new_n151___input_0_4 ,
            \lut_$abc$7896$new_new_n151___input_0_3 ,
            \lut_$abc$7896$new_new_n151___input_0_2 ,
            \lut_$abc$7896$new_new_n151___input_0_1 ,
            \lut_$abc$7896$new_new_n151___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n151___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[28]  (
        .C(\dffnre_counter_output[28]_clock_0_0 ),
        .D(\dffnre_counter_output[28]_input_0_0 ),
        .E(\dffnre_counter_output[28]_input_2_0 ),
        .R(\dffnre_counter_output[28]_input_1_0 ),
        .Q(\dffnre_counter_output[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut_$abc$7896$new_new_n169__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n169___input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n169___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n169___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001100010111001010)
    ) \lut_$abc$3384$li26_li26  (
        .in({
            \lut_$abc$3384$li26_li26_input_0_4 ,
            \lut_$abc$3384$li26_li26_input_0_3 ,
            \lut_$abc$3384$li26_li26_input_0_2 ,
            \lut_$abc$3384$li26_li26_input_0_1 ,
            \lut_$abc$3384$li26_li26_input_0_0 
         }),
        .out(\lut_$abc$3384$li26_li26_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[27]  (
        .C(\dffnre_counter_output[27]_clock_0_0 ),
        .D(\dffnre_counter_output[27]_input_0_0 ),
        .E(\dffnre_counter_output[27]_input_2_0 ),
        .R(\dffnre_counter_output[27]_input_1_0 ),
        .Q(\dffnre_counter_output[27]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[26]  (
        .C(\dffnre_counter_output[26]_clock_0_0 ),
        .D(\dffnre_counter_output[26]_input_0_0 ),
        .E(\dffnre_counter_output[26]_input_2_0 ),
        .R(\dffnre_counter_output[26]_input_1_0 ),
        .Q(\dffnre_counter_output[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$7896$new_new_n170__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n170___input_0_3 ,
            1'b0,
            \lut_$abc$7896$new_new_n170___input_0_1 ,
            \lut_$abc$7896$new_new_n170___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n170___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[29]  (
        .C(\dffnre_counter_output[29]_clock_0_0 ),
        .D(\dffnre_counter_output[29]_input_0_0 ),
        .E(\dffnre_counter_output[29]_input_2_0 ),
        .R(\dffnre_counter_output[29]_input_1_0 ),
        .Q(\dffnre_counter_output[29]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111111110111100000000000000000000000000001111000)
    ) \lut_$abc$3384$li27_li27  (
        .in({
            \lut_$abc$3384$li27_li27_input_0_5 ,
            \lut_$abc$3384$li27_li27_input_0_4 ,
            \lut_$abc$3384$li27_li27_input_0_3 ,
            \lut_$abc$3384$li27_li27_input_0_2 ,
            \lut_$abc$3384$li27_li27_input_0_1 ,
            \lut_$abc$3384$li27_li27_input_0_0 
         }),
        .out(\lut_$abc$3384$li27_li27_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111111110110110000000000000000000000000001101100)
    ) \lut_$abc$3384$li28_li28  (
        .in({
            \lut_$abc$3384$li28_li28_input_0_5 ,
            \lut_$abc$3384$li28_li28_input_0_4 ,
            \lut_$abc$3384$li28_li28_input_0_3 ,
            \lut_$abc$3384$li28_li28_input_0_2 ,
            \lut_$abc$3384$li28_li28_input_0_1 ,
            \lut_$abc$3384$li28_li28_input_0_0 
         }),
        .out(\lut_$abc$3384$li28_li28_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110011000101111100000000000000001100110010100000)
    ) \lut_$abc$3384$li29_li29  (
        .in({
            \lut_$abc$3384$li29_li29_input_0_5 ,
            \lut_$abc$3384$li29_li29_input_0_4 ,
            \lut_$abc$3384$li29_li29_input_0_3 ,
            \lut_$abc$3384$li29_li29_input_0_2 ,
            \lut_$abc$3384$li29_li29_input_0_1 ,
            \lut_$abc$3384$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$3384$li29_li29_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100010101010100000000010001000001010100010101000001000000010000)
    ) \lut_$abc$3384$li30_li30  (
        .in({
            \lut_$abc$3384$li30_li30_input_0_5 ,
            \lut_$abc$3384$li30_li30_input_0_4 ,
            \lut_$abc$3384$li30_li30_input_0_3 ,
            \lut_$abc$3384$li30_li30_input_0_2 ,
            \lut_$abc$3384$li30_li30_input_0_1 ,
            \lut_$abc$3384$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$3384$li30_li30_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100011001100100000000100010000)
    ) \lut_$abc$3384$li18_li18  (
        .in({
            \lut_$abc$3384$li18_li18_input_0_4 ,
            \lut_$abc$3384$li18_li18_input_0_3 ,
            \lut_$abc$3384$li18_li18_input_0_2 ,
            \lut_$abc$3384$li18_li18_input_0_1 ,
            \lut_$abc$3384$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$3384$li18_li18_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[19]  (
        .C(\dffnre_counter_output[19]_clock_0_0 ),
        .D(\dffnre_counter_output[19]_input_0_0 ),
        .E(\dffnre_counter_output[19]_input_2_0 ),
        .R(\dffnre_counter_output[19]_input_1_0 ),
        .Q(\dffnre_counter_output[19]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[18]  (
        .C(\dffnre_counter_output[18]_clock_0_0 ),
        .D(\dffnre_counter_output[18]_input_0_0 ),
        .E(\dffnre_counter_output[18]_input_2_0 ),
        .R(\dffnre_counter_output[18]_input_1_0 ),
        .Q(\dffnre_counter_output[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110011000100100000000000010010)
    ) \lut_$abc$3384$li16_li16  (
        .in({
            \lut_$abc$3384$li16_li16_input_0_4 ,
            \lut_$abc$3384$li16_li16_input_0_3 ,
            \lut_$abc$3384$li16_li16_input_0_2 ,
            \lut_$abc$3384$li16_li16_input_0_1 ,
            \lut_$abc$3384$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$3384$li16_li16_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[16]  (
        .C(\dffnre_counter_output[16]_clock_0_0 ),
        .D(\dffnre_counter_output[16]_input_0_0 ),
        .E(\dffnre_counter_output[16]_input_2_0 ),
        .R(\dffnre_counter_output[16]_input_1_0 ),
        .Q(\dffnre_counter_output[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001010000000000000001)
    ) \lut_$abc$7896$new_new_n190__  (
        .in({
            \lut_$abc$7896$new_new_n190___input_0_4 ,
            \lut_$abc$7896$new_new_n190___input_0_3 ,
            1'b0,
            \lut_$abc$7896$new_new_n190___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$7896$new_new_n190___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[40]  (
        .C(\dffnre_counter_output[40]_clock_0_0 ),
        .D(\dffnre_counter_output[40]_input_0_0 ),
        .E(\dffnre_counter_output[40]_input_2_0 ),
        .R(\dffnre_counter_output[40]_input_1_0 ),
        .Q(\dffnre_counter_output[40]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011110111111110000000011100001000)
    ) \lut_$abc$3384$li17_li17  (
        .in({
            \lut_$abc$3384$li17_li17_input_0_5 ,
            \lut_$abc$3384$li17_li17_input_0_4 ,
            \lut_$abc$3384$li17_li17_input_0_3 ,
            \lut_$abc$3384$li17_li17_input_0_2 ,
            \lut_$abc$3384$li17_li17_input_0_1 ,
            \lut_$abc$3384$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$3384$li17_li17_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011110110000000001111101000000000000001100000000000001010)
    ) \lut_$abc$3384$li19_li19  (
        .in({
            \lut_$abc$3384$li19_li19_input_0_5 ,
            \lut_$abc$3384$li19_li19_input_0_4 ,
            \lut_$abc$3384$li19_li19_input_0_3 ,
            \lut_$abc$3384$li19_li19_input_0_2 ,
            \lut_$abc$3384$li19_li19_input_0_1 ,
            \lut_$abc$3384$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$3384$li19_li19_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111000011110000111100001111000001100000101000001010000010100000)
    ) \lut_$abc$3384$li40_li40  (
        .in({
            \lut_$abc$3384$li40_li40_input_0_5 ,
            \lut_$abc$3384$li40_li40_input_0_4 ,
            \lut_$abc$3384$li40_li40_input_0_3 ,
            \lut_$abc$3384$li40_li40_input_0_2 ,
            \lut_$abc$3384$li40_li40_input_0_1 ,
            \lut_$abc$3384$li40_li40_input_0_0 
         }),
        .out(\lut_$abc$3384$li40_li40_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000000)
    ) \lut_$abc$7896$new_new_n186__  (
        .in({
            \lut_$abc$7896$new_new_n186___input_0_4 ,
            1'b0,
            \lut_$abc$7896$new_new_n186___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n186___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n186___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[39]  (
        .C(\dffnre_counter_output[39]_clock_0_0 ),
        .D(\dffnre_counter_output[39]_input_0_0 ),
        .E(\dffnre_counter_output[39]_input_2_0 ),
        .R(\dffnre_counter_output[39]_input_1_0 ),
        .Q(\dffnre_counter_output[39]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n177__  (
        .in({
            \lut_$abc$7896$new_new_n177___input_0_4 ,
            \lut_$abc$7896$new_new_n177___input_0_3 ,
            \lut_$abc$7896$new_new_n177___input_0_2 ,
            \lut_$abc$7896$new_new_n177___input_0_1 ,
            \lut_$abc$7896$new_new_n177___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n177___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n176__  (
        .in({
            \lut_$abc$7896$new_new_n176___input_0_4 ,
            \lut_$abc$7896$new_new_n176___input_0_3 ,
            \lut_$abc$7896$new_new_n176___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n176___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n176___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[43]  (
        .C(\dffnre_counter_output[43]_clock_0_0 ),
        .D(\dffnre_counter_output[43]_input_0_0 ),
        .E(\dffnre_counter_output[43]_input_2_0 ),
        .R(\dffnre_counter_output[43]_input_1_0 ),
        .Q(\dffnre_counter_output[43]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[45]  (
        .C(\dffnre_counter_output[45]_clock_0_0 ),
        .D(\dffnre_counter_output[45]_input_0_0 ),
        .E(\dffnre_counter_output[45]_input_2_0 ),
        .R(\dffnre_counter_output[45]_input_1_0 ),
        .Q(\dffnre_counter_output[45]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[44]  (
        .C(\dffnre_counter_output[44]_clock_0_0 ),
        .D(\dffnre_counter_output[44]_input_0_0 ),
        .E(\dffnre_counter_output[44]_input_2_0 ),
        .R(\dffnre_counter_output[44]_input_1_0 ),
        .Q(\dffnre_counter_output[44]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000000)
    ) \lut_$abc$7896$new_new_n204__  (
        .in({
            \lut_$abc$7896$new_new_n204___input_0_4 ,
            1'b0,
            \lut_$abc$7896$new_new_n204___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n204___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n204___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut_$abc$7896$new_new_n198__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n198___input_0_3 ,
            \lut_$abc$7896$new_new_n198___input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$abc$7896$new_new_n198___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n212__  (
        .in({
            \lut_$abc$7896$new_new_n212___input_0_4 ,
            \lut_$abc$7896$new_new_n212___input_0_3 ,
            \lut_$abc$7896$new_new_n212___input_0_2 ,
            \lut_$abc$7896$new_new_n212___input_0_1 ,
            \lut_$abc$7896$new_new_n212___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n212___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111000011110000011000001010000011110000111100001010000010100000)
    ) \lut_$abc$3384$li44_li44  (
        .in({
            \lut_$abc$3384$li44_li44_input_0_5 ,
            \lut_$abc$3384$li44_li44_input_0_4 ,
            \lut_$abc$3384$li44_li44_input_0_3 ,
            \lut_$abc$3384$li44_li44_input_0_2 ,
            \lut_$abc$3384$li44_li44_input_0_1 ,
            \lut_$abc$3384$li44_li44_input_0_0 
         }),
        .out(\lut_$abc$3384$li44_li44_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101100001110000000010000010000001111000010100000010100000000)
    ) \lut_$abc$3384$li43_li43  (
        .in({
            \lut_$abc$3384$li43_li43_input_0_5 ,
            \lut_$abc$3384$li43_li43_input_0_4 ,
            \lut_$abc$3384$li43_li43_input_0_3 ,
            \lut_$abc$3384$li43_li43_input_0_2 ,
            \lut_$abc$3384$li43_li43_input_0_1 ,
            \lut_$abc$3384$li43_li43_input_0_0 
         }),
        .out(\lut_$abc$3384$li43_li43_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n215__  (
        .in({
            \lut_$abc$7896$new_new_n215___input_0_5 ,
            \lut_$abc$7896$new_new_n215___input_0_4 ,
            \lut_$abc$7896$new_new_n215___input_0_3 ,
            \lut_$abc$7896$new_new_n215___input_0_2 ,
            \lut_$abc$7896$new_new_n215___input_0_1 ,
            \lut_$abc$7896$new_new_n215___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n215___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011010001111000101110001011100010)
    ) \lut_$abc$3384$li45_li45  (
        .in({
            \lut_$abc$3384$li45_li45_input_0_5 ,
            \lut_$abc$3384$li45_li45_input_0_4 ,
            \lut_$abc$3384$li45_li45_input_0_3 ,
            \lut_$abc$3384$li45_li45_input_0_2 ,
            \lut_$abc$3384$li45_li45_input_0_1 ,
            \lut_$abc$3384$li45_li45_input_0_0 
         }),
        .out(\lut_$abc$3384$li45_li45_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000111100001111000001100000110000000000000000000000011000001100)
    ) \lut_$abc$3384$li38_li38  (
        .in({
            \lut_$abc$3384$li38_li38_input_0_5 ,
            \lut_$abc$3384$li38_li38_input_0_4 ,
            \lut_$abc$3384$li38_li38_input_0_3 ,
            \lut_$abc$3384$li38_li38_input_0_2 ,
            \lut_$abc$3384$li38_li38_input_0_1 ,
            \lut_$abc$3384$li38_li38_input_0_0 
         }),
        .out(\lut_$abc$3384$li38_li38_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001111000001100000000000000110)
    ) \lut_$abc$3384$li31_li31  (
        .in({
            \lut_$abc$3384$li31_li31_input_0_4 ,
            \lut_$abc$3384$li31_li31_input_0_3 ,
            \lut_$abc$3384$li31_li31_input_0_2 ,
            \lut_$abc$3384$li31_li31_input_0_1 ,
            \lut_$abc$3384$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$3384$li31_li31_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[31]  (
        .C(\dffnre_counter_output[31]_clock_0_0 ),
        .D(\dffnre_counter_output[31]_input_0_0 ),
        .E(\dffnre_counter_output[31]_input_2_0 ),
        .R(\dffnre_counter_output[31]_input_1_0 ),
        .Q(\dffnre_counter_output[31]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[42]  (
        .C(\dffnre_counter_output[42]_clock_0_0 ),
        .D(\dffnre_counter_output[42]_input_0_0 ),
        .E(\dffnre_counter_output[42]_input_2_0 ),
        .R(\dffnre_counter_output[42]_input_1_0 ),
        .Q(\dffnre_counter_output[42]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$7896$new_new_n184__  (
        .in({
            \lut_$abc$7896$new_new_n184___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n184___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$7896$new_new_n184___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n192__  (
        .in({
            \lut_$abc$7896$new_new_n192___input_0_4 ,
            \lut_$abc$7896$new_new_n192___input_0_3 ,
            \lut_$abc$7896$new_new_n192___input_0_2 ,
            \lut_$abc$7896$new_new_n192___input_0_1 ,
            \lut_$abc$7896$new_new_n192___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n192___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010100000000000101010001010101010101000000000100000001000000)
    ) \lut_$abc$3384$li42_li42  (
        .in({
            \lut_$abc$3384$li42_li42_input_0_5 ,
            \lut_$abc$3384$li42_li42_input_0_4 ,
            \lut_$abc$3384$li42_li42_input_0_3 ,
            \lut_$abc$3384$li42_li42_input_0_2 ,
            \lut_$abc$3384$li42_li42_input_0_1 ,
            \lut_$abc$3384$li42_li42_input_0_0 
         }),
        .out(\lut_$abc$3384$li42_li42_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n180__  (
        .in({
            \lut_$abc$7896$new_new_n180___input_0_5 ,
            \lut_$abc$7896$new_new_n180___input_0_4 ,
            \lut_$abc$7896$new_new_n180___input_0_3 ,
            \lut_$abc$7896$new_new_n180___input_0_2 ,
            \lut_$abc$7896$new_new_n180___input_0_1 ,
            \lut_$abc$7896$new_new_n180___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n180___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010101010101000000000000000000010101010000000001010101000000)
    ) \lut_$abc$3384$li41_li41  (
        .in({
            \lut_$abc$3384$li41_li41_input_0_5 ,
            \lut_$abc$3384$li41_li41_input_0_4 ,
            \lut_$abc$3384$li41_li41_input_0_3 ,
            \lut_$abc$3384$li41_li41_input_0_2 ,
            \lut_$abc$3384$li41_li41_input_0_1 ,
            \lut_$abc$3384$li41_li41_input_0_0 
         }),
        .out(\lut_$abc$3384$li41_li41_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[41]  (
        .C(\dffnre_counter_output[41]_clock_0_0 ),
        .D(\dffnre_counter_output[41]_input_0_0 ),
        .E(\dffnre_counter_output[41]_input_2_0 ),
        .R(\dffnre_counter_output[41]_input_1_0 ),
        .Q(\dffnre_counter_output[41]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[38]  (
        .C(\dffnre_counter_output[38]_clock_0_0 ),
        .D(\dffnre_counter_output[38]_input_0_0 ),
        .E(\dffnre_counter_output[38]_input_2_0 ),
        .R(\dffnre_counter_output[38]_input_1_0 ),
        .Q(\dffnre_counter_output[38]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111101101010111111111010101000000000000000000000000000000000)
    ) \lut_$abc$3384$li47_li47  (
        .in({
            \lut_$abc$3384$li47_li47_input_0_5 ,
            \lut_$abc$3384$li47_li47_input_0_4 ,
            \lut_$abc$3384$li47_li47_input_0_3 ,
            \lut_$abc$3384$li47_li47_input_0_2 ,
            \lut_$abc$3384$li47_li47_input_0_1 ,
            \lut_$abc$3384$li47_li47_input_0_0 
         }),
        .out(\lut_$abc$3384$li47_li47_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111101111111100000000000000000000000011100001000)
    ) \lut_$abc$3384$li37_li37  (
        .in({
            \lut_$abc$3384$li37_li37_input_0_5 ,
            \lut_$abc$3384$li37_li37_input_0_4 ,
            \lut_$abc$3384$li37_li37_input_0_3 ,
            \lut_$abc$3384$li37_li37_input_0_2 ,
            \lut_$abc$3384$li37_li37_input_0_1 ,
            \lut_$abc$3384$li37_li37_input_0_0 
         }),
        .out(\lut_$abc$3384$li37_li37_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[36]  (
        .C(\dffnre_counter_output[36]_clock_0_0 ),
        .D(\dffnre_counter_output[36]_input_0_0 ),
        .E(\dffnre_counter_output[36]_input_2_0 ),
        .R(\dffnre_counter_output[36]_input_1_0 ),
        .Q(\dffnre_counter_output[36]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[37]  (
        .C(\dffnre_counter_output[37]_clock_0_0 ),
        .D(\dffnre_counter_output[37]_input_0_0 ),
        .E(\dffnre_counter_output[37]_input_2_0 ),
        .R(\dffnre_counter_output[37]_input_1_0 ),
        .Q(\dffnre_counter_output[37]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000101100001111000000010000010100001110000010100000010000000000)
    ) \lut_$abc$3384$li39_li39  (
        .in({
            \lut_$abc$3384$li39_li39_input_0_5 ,
            \lut_$abc$3384$li39_li39_input_0_4 ,
            \lut_$abc$3384$li39_li39_input_0_3 ,
            \lut_$abc$3384$li39_li39_input_0_2 ,
            \lut_$abc$3384$li39_li39_input_0_1 ,
            \lut_$abc$3384$li39_li39_input_0_0 
         }),
        .out(\lut_$abc$3384$li39_li39_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7896$new_new_n197__  (
        .in({
            \lut_$abc$7896$new_new_n197___input_0_5 ,
            \lut_$abc$7896$new_new_n197___input_0_4 ,
            \lut_$abc$7896$new_new_n197___input_0_3 ,
            \lut_$abc$7896$new_new_n197___input_0_2 ,
            \lut_$abc$7896$new_new_n197___input_0_1 ,
            \lut_$abc$7896$new_new_n197___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n197___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000110111101110111000000000000000000001001000100010)
    ) \lut_$abc$3384$li36_li36  (
        .in({
            \lut_$abc$3384$li36_li36_input_0_5 ,
            \lut_$abc$3384$li36_li36_input_0_4 ,
            \lut_$abc$3384$li36_li36_input_0_3 ,
            \lut_$abc$3384$li36_li36_input_0_2 ,
            \lut_$abc$3384$li36_li36_input_0_1 ,
            \lut_$abc$3384$li36_li36_input_0_0 
         }),
        .out(\lut_$abc$3384$li36_li36_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[46]  (
        .C(\dffnre_counter_output[46]_clock_0_0 ),
        .D(\dffnre_counter_output[46]_input_0_0 ),
        .E(\dffnre_counter_output[46]_input_2_0 ),
        .R(\dffnre_counter_output[46]_input_1_0 ),
        .Q(\dffnre_counter_output[46]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000010001)
    ) \lut_$abc$7896$new_new_n208__  (
        .in({
            \lut_$abc$7896$new_new_n208___input_0_4 ,
            1'b0,
            \lut_$abc$7896$new_new_n208___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n208___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n208___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001010000000000000001)
    ) \lut_$abc$7896$new_new_n218__  (
        .in({
            \lut_$abc$7896$new_new_n218___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n218___input_0_1 ,
            \lut_$abc$7896$new_new_n218___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n218___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[47]  (
        .C(\dffnre_counter_output[47]_clock_0_0 ),
        .D(\dffnre_counter_output[47]_input_0_0 ),
        .E(\dffnre_counter_output[47]_input_2_0 ),
        .R(\dffnre_counter_output[47]_input_1_0 ),
        .Q(\dffnre_counter_output[47]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[35]  (
        .C(\dffnre_counter_output[35]_clock_0_0 ),
        .D(\dffnre_counter_output[35]_input_0_0 ),
        .E(\dffnre_counter_output[35]_input_2_0 ),
        .R(\dffnre_counter_output[35]_input_1_0 ),
        .Q(\dffnre_counter_output[35]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[34]  (
        .C(\dffnre_counter_output[34]_clock_0_0 ),
        .D(\dffnre_counter_output[34]_input_0_0 ),
        .E(\dffnre_counter_output[34]_input_2_0 ),
        .R(\dffnre_counter_output[34]_input_1_0 ),
        .Q(\dffnre_counter_output[34]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[33]  (
        .C(\dffnre_counter_output[33]_clock_0_0 ),
        .D(\dffnre_counter_output[33]_input_0_0 ),
        .E(\dffnre_counter_output[33]_input_2_0 ),
        .R(\dffnre_counter_output[33]_input_1_0 ),
        .Q(\dffnre_counter_output[33]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000000)
    ) \lut_$abc$7896$new_new_n175__  (
        .in({
            \lut_$abc$7896$new_new_n175___input_0_4 ,
            1'b0,
            \lut_$abc$7896$new_new_n175___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n175___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n175___output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[32]  (
        .C(\dffnre_counter_output[32]_clock_0_0 ),
        .D(\dffnre_counter_output[32]_input_0_0 ),
        .E(\dffnre_counter_output[32]_input_2_0 ),
        .R(\dffnre_counter_output[32]_input_1_0 ),
        .Q(\dffnre_counter_output[32]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_$abc$7896$new_new_n174__  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n174___input_0_2 ,
            1'b0,
            \lut_$abc$7896$new_new_n174___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n174___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011001100000000001100110000000000010110100000000010101010)
    ) \lut_$abc$3384$li34_li34  (
        .in({
            \lut_$abc$3384$li34_li34_input_0_5 ,
            \lut_$abc$3384$li34_li34_input_0_4 ,
            \lut_$abc$3384$li34_li34_input_0_3 ,
            \lut_$abc$3384$li34_li34_input_0_2 ,
            \lut_$abc$3384$li34_li34_input_0_1 ,
            \lut_$abc$3384$li34_li34_input_0_0 
         }),
        .out(\lut_$abc$3384$li34_li34_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000011010001111000101110001011100010)
    ) \lut_$abc$3384$li32_li32  (
        .in({
            \lut_$abc$3384$li32_li32_input_0_5 ,
            \lut_$abc$3384$li32_li32_input_0_4 ,
            \lut_$abc$3384$li32_li32_input_0_3 ,
            \lut_$abc$3384$li32_li32_input_0_2 ,
            \lut_$abc$3384$li32_li32_input_0_1 ,
            \lut_$abc$3384$li32_li32_input_0_0 
         }),
        .out(\lut_$abc$3384$li32_li32_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000100110011000000010000001100110010001100000000001000000000)
    ) \lut_$abc$3384$li33_li33  (
        .in({
            \lut_$abc$3384$li33_li33_input_0_5 ,
            \lut_$abc$3384$li33_li33_input_0_4 ,
            \lut_$abc$3384$li33_li33_input_0_3 ,
            \lut_$abc$3384$li33_li33_input_0_2 ,
            \lut_$abc$3384$li33_li33_input_0_1 ,
            \lut_$abc$3384$li33_li33_input_0_0 
         }),
        .out(\lut_$abc$3384$li33_li33_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000010001011101110001011100010111000)
    ) \lut_$abc$3384$li46_li46  (
        .in({
            \lut_$abc$3384$li46_li46_input_0_5 ,
            \lut_$abc$3384$li46_li46_input_0_4 ,
            \lut_$abc$3384$li46_li46_input_0_3 ,
            \lut_$abc$3384$li46_li46_input_0_2 ,
            \lut_$abc$3384$li46_li46_input_0_1 ,
            \lut_$abc$3384$li46_li46_input_0_0 
         }),
        .out(\lut_$abc$3384$li46_li46_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011001100000000001100110000000000010110100000000011110000)
    ) \lut_$abc$3384$li35_li35  (
        .in({
            \lut_$abc$3384$li35_li35_input_0_5 ,
            \lut_$abc$3384$li35_li35_input_0_4 ,
            \lut_$abc$3384$li35_li35_input_0_3 ,
            \lut_$abc$3384$li35_li35_input_0_2 ,
            \lut_$abc$3384$li35_li35_input_0_1 ,
            \lut_$abc$3384$li35_li35_input_0_0 
         }),
        .out(\lut_$abc$3384$li35_li35_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000010001010100010101000000)
    ) \lut_$abc$3384$li01_li01  (
        .in({
            \lut_$abc$3384$li01_li01_input_0_4 ,
            \lut_$abc$3384$li01_li01_input_0_3 ,
            \lut_$abc$3384$li01_li01_input_0_2 ,
            \lut_$abc$3384$li01_li01_input_0_1 ,
            \lut_$abc$3384$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$3384$li01_li01_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101000101000000000000010100)
    ) \lut_$abc$3384$li03_li03  (
        .in({
            \lut_$abc$3384$li03_li03_input_0_4 ,
            \lut_$abc$3384$li03_li03_input_0_3 ,
            \lut_$abc$3384$li03_li03_input_0_2 ,
            \lut_$abc$3384$li03_li03_input_0_1 ,
            \lut_$abc$3384$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$3384$li03_li03_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[4]  (
        .C(\dffnre_counter_output[4]_clock_0_0 ),
        .D(\dffnre_counter_output[4]_input_0_0 ),
        .E(\dffnre_counter_output[4]_input_2_0 ),
        .R(\dffnre_counter_output[4]_input_1_0 ),
        .Q(\dffnre_counter_output[4]_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[3]  (
        .C(\dffnre_counter_output[3]_clock_0_0 ),
        .D(\dffnre_counter_output[3]_input_0_0 ),
        .E(\dffnre_counter_output[3]_input_2_0 ),
        .R(\dffnre_counter_output[3]_input_1_0 ),
        .Q(\dffnre_counter_output[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001011)
    ) \lut_$abc$7896$new_new_n182__  (
        .in({
            \lut_$abc$7896$new_new_n182___input_0_4 ,
            1'b0,
            1'b0,
            \lut_$abc$7896$new_new_n182___input_0_1 ,
            \lut_$abc$7896$new_new_n182___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n182___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000001010001)
    ) \lut_$abc$3384$li00_li00  (
        .in({
            \lut_$abc$3384$li00_li00_input_0_4 ,
            \lut_$abc$3384$li00_li00_input_0_3 ,
            \lut_$abc$3384$li00_li00_input_0_2 ,
            \lut_$abc$3384$li00_li00_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$3384$li00_li00_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[0]  (
        .C(\dffnre_counter_output[0]_clock_0_0 ),
        .D(\dffnre_counter_output[0]_input_0_0 ),
        .E(\dffnre_counter_output[0]_input_2_0 ),
        .R(\dffnre_counter_output[0]_input_1_0 ),
        .Q(\dffnre_counter_output[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111100001111000000000000000000000110011011001100)
    ) \lut_$abc$3384$li04_li04  (
        .in({
            \lut_$abc$3384$li04_li04_input_0_5 ,
            \lut_$abc$3384$li04_li04_input_0_4 ,
            \lut_$abc$3384$li04_li04_input_0_3 ,
            \lut_$abc$3384$li04_li04_input_0_2 ,
            \lut_$abc$3384$li04_li04_input_0_1 ,
            \lut_$abc$3384$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$3384$li04_li04_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[1]  (
        .C(\dffnre_counter_output[1]_clock_0_0 ),
        .D(\dffnre_counter_output[1]_input_0_0 ),
        .E(\dffnre_counter_output[1]_input_2_0 ),
        .R(\dffnre_counter_output[1]_input_1_0 ),
        .Q(\dffnre_counter_output[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000000000000)
    ) \lut_$abc$7896$new_new_n148__  (
        .in({
            1'b0,
            \lut_$abc$7896$new_new_n148___input_0_3 ,
            \lut_$abc$7896$new_new_n148___input_0_2 ,
            \lut_$abc$7896$new_new_n148___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$7896$new_new_n148___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000111100001111000000000000000000000111011110001000)
    ) \lut_$abc$3384$li02_li02  (
        .in({
            \lut_$abc$3384$li02_li02_input_0_5 ,
            \lut_$abc$3384$li02_li02_input_0_4 ,
            \lut_$abc$3384$li02_li02_input_0_3 ,
            \lut_$abc$3384$li02_li02_input_0_2 ,
            \lut_$abc$3384$li02_li02_input_0_1 ,
            \lut_$abc$3384$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$3384$li02_li02_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000001111111111111111111111111111111)
    ) \lut_$abc$7896$new_new_n202__  (
        .in({
            \lut_$abc$7896$new_new_n202___input_0_5 ,
            \lut_$abc$7896$new_new_n202___input_0_4 ,
            \lut_$abc$7896$new_new_n202___input_0_3 ,
            \lut_$abc$7896$new_new_n202___input_0_2 ,
            \lut_$abc$7896$new_new_n202___input_0_1 ,
            \lut_$abc$7896$new_new_n202___input_0_0 
         }),
        .out(\lut_$abc$7896$new_new_n202___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100000000000100110001001100110011000000000010000000100000)
    ) \lut_$abc$3384$li07_li07  (
        .in({
            \lut_$abc$3384$li07_li07_input_0_5 ,
            \lut_$abc$3384$li07_li07_input_0_4 ,
            \lut_$abc$3384$li07_li07_input_0_3 ,
            \lut_$abc$3384$li07_li07_input_0_2 ,
            \lut_$abc$3384$li07_li07_input_0_1 ,
            \lut_$abc$3384$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$3384$li07_li07_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110001001100100000000100000010)
    ) \lut_$abc$3384$li06_li06  (
        .in({
            \lut_$abc$3384$li06_li06_input_0_4 ,
            \lut_$abc$3384$li06_li06_input_0_3 ,
            \lut_$abc$3384$li06_li06_input_0_2 ,
            \lut_$abc$3384$li06_li06_input_0_1 ,
            \lut_$abc$3384$li06_li06_input_0_0 
         }),
        .out(\lut_$abc$3384$li06_li06_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[6]  (
        .C(\dffnre_counter_output[6]_clock_0_0 ),
        .D(\dffnre_counter_output[6]_input_0_0 ),
        .E(\dffnre_counter_output[6]_input_2_0 ),
        .R(\dffnre_counter_output[6]_input_1_0 ),
        .Q(\dffnre_counter_output[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011110111000000001111100000000000000001110000000000001000)
    ) \lut_$abc$3384$li11_li11  (
        .in({
            \lut_$abc$3384$li11_li11_input_0_5 ,
            \lut_$abc$3384$li11_li11_input_0_4 ,
            \lut_$abc$3384$li11_li11_input_0_3 ,
            \lut_$abc$3384$li11_li11_input_0_2 ,
            \lut_$abc$3384$li11_li11_input_0_1 ,
            \lut_$abc$3384$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$3384$li11_li11_output_0_0 )
    );

    dffnre #(
    ) \dffnre_counter_output[30]  (
        .C(\dffnre_counter_output[30]_clock_0_0 ),
        .D(\dffnre_counter_output[30]_input_0_0 ),
        .E(\dffnre_counter_output[30]_input_2_0 ),
        .R(\dffnre_counter_output[30]_input_1_0 ),
        .Q(\dffnre_counter_output[30]_output_0_0 )
    );


endmodule
