# æ€§èƒ½ä¼˜åŒ–åˆ†ææŠ¥å‘Š

## ğŸ“Š å½“å‰ç“¶é¢ˆåˆ†æ

### 1. CH341A é©±åŠ¨å±‚ç“¶é¢ˆ

#### é—®é¢˜ 1: 32 å­—èŠ‚ SPI ä¼ è¾“é™åˆ¶
```rust
// ch341a/mod.rs:88
for (tx_chunk, rx_chunk) in tx_data.chunks(32).zip(rx_data.chunks_mut(32)) {
    let cmd = protocol::build_spi_transfer_cmd(tx_chunk);
    self.bulk_write(&cmd)?;                    // USB OUT
    let response = self.bulk_read(tx_chunk.len())?;  // USB IN
    rx_chunk.copy_from_slice(&response);
}
```

**é—®é¢˜åˆ†æ**ï¼š
- æ¯æ¬¡ SPI ä¼ è¾“æœ€å¤š 32 å­—èŠ‚
- æ¯ä¸ª 32 å­—èŠ‚å—éœ€è¦ 2 æ¬¡ USB ä¼ è¾“ (OUT + IN)
- è¯»å– 2KB é¡µé¢éœ€è¦ **128 æ¬¡ USB å¾€è¿”** (64 OUT + 64 IN)

**USB å¼€é”€è®¡ç®—**ï¼š
| æ“ä½œ | USB ä¼ è¾“æ¬¡æ•° | å»¶è¿Ÿ (ä¼°ç®—) |
|------|-------------|-------------|
| è¯»å– 1 é¡µ (2KB) | 128 æ¬¡ | ~64ms |
| è¯»å– 1 å— (128KB) | 8192 æ¬¡ | ~4s |
| è¯»å– 128MB | 8,388,608 æ¬¡ | ~70 åˆ†é’Ÿ |

#### é—®é¢˜ 2: åŒæ­¥é˜»å¡ I/O
```rust
// ch341a/mod.rs:55
let result = block_on(async { self.interface.bulk_out(EP_OUT, data.to_vec()).await });
```
- ä½¿ç”¨ `block_on` é˜»å¡ç­‰å¾…æ¯æ¬¡ USB ä¼ è¾“å®Œæˆ
- æ— æ³•åˆ©ç”¨ USB ç¡¬ä»¶çš„å¼‚æ­¥èƒ½åŠ›

#### é—®é¢˜ 3: CS æ§åˆ¶é¢‘ç¹åˆ‡æ¢
```rust
// æ¯æ¬¡è¯»å–å•é¡µï¼š
self.programmer.set_cs(true)?;   // USB OUT (3 bytes)
self.programmer.spi_write(...)?; // å¤šæ¬¡ USB ä¼ è¾“
self.programmer.spi_read(...)?;  // å¤šæ¬¡ USB ä¼ è¾“  
self.programmer.set_cs(false)?;  // USB OUT (3 bytes)
```
- æ¯ä¸ª SPI äº‹åŠ¡æœ‰ 2 æ¬¡é¢å¤–çš„ CS æ§åˆ¶ä¼ è¾“

---

### 2. Flash åè®®å±‚ç“¶é¢ˆ

#### é—®é¢˜ 1: æ— æ‰¹é‡ä¼ è¾“æ”¯æŒ (NAND)
```rust
// nand/mod.rs - é€é¡µè¯»å–
while pages_read < total_pages {
    let chunk = self.read_page_internal(current_page, col_offset, read_len_per_page)?;
    // ... æ¯æ¬¡åªè¯» 1 é¡µ
}
```

#### é—®é¢˜ 2: å°å—è¯»å– (NOR)
```rust
// nor/mod.rs:87
const CHUNK_SIZE: usize = 4096;  // è™½ç„¶æ˜¯ 4KBï¼Œä½†åˆ†å—ä»ç„¶å¤ªé¢‘ç¹
```

---

## ğŸš€ ä¼˜åŒ–æ–¹æ¡ˆè®¾è®¡

### æ–¹æ¡ˆ 1: æµå¼ SPI ä¼ è¾“ (Stream Mode)

**åŸç†**ï¼šCH341A æ”¯æŒ `CMD_SPI_STREAM` æ¨¡å¼ï¼Œå¯ä»¥åœ¨å•ä¸ª USB äº‹åŠ¡ä¸­ä¼ è¾“æ›´å¤šæ•°æ®ã€‚

**å®ç°**ï¼šä¿®æ”¹ `spi_transfer` æ”¯æŒæ›´å¤§çš„ç¼“å†²åŒºä¼ è¾“ï¼š

```rust
// æ–°å¢ï¼šæ‰¹é‡ SPI ä¼ è¾“æ–¹æ³•
fn spi_stream_transfer(&mut self, tx: &[u8], rx: &mut [u8]) -> Result<()> {
    // CH341A å®é™…å¯ä»¥å¤„ç†æœ€å¤š ~4KB çš„æ•°æ®æµ
    // ä½†éœ€è¦æ­£ç¡®ç»„è£… USB åŒ…
    const MAX_STREAM_SIZE: usize = 4096;
    
    for (tx_chunk, rx_chunk) in tx.chunks(MAX_STREAM_SIZE)
                                  .zip(rx.chunks_mut(MAX_STREAM_SIZE)) {
        // ä½¿ç”¨ä¼˜åŒ–çš„æµå¼ä¼ è¾“
        self.stream_transfer_internal(tx_chunk, rx_chunk)?;
    }
    Ok(())
}
```

**é¢„æœŸæ•ˆæœ**ï¼šUSB ä¼ è¾“æ¬¡æ•°å‡å°‘ **128 å€**

---

### æ–¹æ¡ˆ 2: å†…åµŒ CS æ§åˆ¶

**åŸç†**ï¼šå°† CS æ§åˆ¶å‘½ä»¤ä¸æ•°æ®ä¼ è¾“åˆå¹¶åˆ°å•ä¸ª USB åŒ…ã€‚

**å½“å‰æµç¨‹**ï¼š
```
USB[CS_LOW] â†’ USB[DATA_CHUNK_1] â†’ USB[DATA_CHUNK_2] â†’ ... â†’ USB[CS_HIGH]
```

**ä¼˜åŒ–å**ï¼š
```
USB[CS_LOW + DATA(4KB) + CS_HIGH]  // å•ä¸ª USB äº‹åŠ¡
```

**å®ç°**ï¼š
```rust
fn spi_transaction(&mut self, tx: &[u8]) -> Result<Vec<u8>> {
    let mut packet = Vec::with_capacity(tx.len() + 10);
    
    // 1. CS æ‹‰ä½
    packet.extend_from_slice(&protocol::build_cs_cmd_inline(true));
    
    // 2. SPI æ•°æ®æµ
    packet.push(CMD_SPI_STREAM);
    packet.extend_from_slice(tx);
    
    // 3. CS æ‹‰é«˜
    packet.extend_from_slice(&protocol::build_cs_cmd_inline(false));
    
    self.bulk_write(&packet)?;
    self.bulk_read(tx.len())
}
```

---

### æ–¹æ¡ˆ 3: NOR Flash è¿ç»­è¯»å–

**åŸç†**ï¼šNOR Flash æ”¯æŒè¿ç»­è¯»å–ï¼Œå¯ä»¥åœ¨å•ä¸ª SPI äº‹åŠ¡ä¸­è¯»å–æ•´ä¸ªèŠ¯ç‰‡ã€‚

**å½“å‰æµç¨‹** (è¯»å– 1MB)ï¼š
```
Page Read Ã— 256 æ¬¡ (æ¯æ¬¡ 4KB)
= 256 Ã— (CS + CMD + ADDR + DATA + CS)
= 256 æ¬¡ç‹¬ç«‹äº‹åŠ¡
```

**ä¼˜åŒ–å**ï¼š
```
1 æ¬¡ (CS + CMD + ADDR + 1MB DATA + CS)
```

**å®ç°**ï¼š
```rust
// nor/mod.rs - è¿ç»­è¯»å–æ¨¡å¼
fn read_continuous(&mut self, address: u32, length: usize) -> Result<Vec<u8>> {
    let addr_bytes = self.addr_to_bytes(address);
    
    // å•æ¬¡ SPI äº‹åŠ¡è¯»å–æ‰€æœ‰æ•°æ®
    self.programmer.set_cs(true)?;
    self.programmer.spi_write(&[CMD_FAST_READ, addr_bytes[0], addr_bytes[1], addr_bytes[2], 0x00])?;
    let data = self.programmer.spi_read_stream(length)?; // æ–°æ–¹æ³•ï¼šæµå¼è¯»å–
    self.programmer.set_cs(false)?;
    
    Ok(data)
}
```

---

### æ–¹æ¡ˆ 4: NAND é¡µé¢é¢„å–ä¸ç¼“å­˜è¯»å–æµæ°´çº¿

**åŸç†**ï¼šåˆ©ç”¨ SPI NAND çš„ `Read Cache Sequential` å‘½ä»¤ (31h)ã€‚

**å½“å‰æµç¨‹** (è¯»å– 64 é¡µ)ï¼š
```
for page in 0..64:
    PAGE_READ_TO_CACHE(13h) â†’ wait_ready â†’ READ_FROM_CACHE(03h)
```

**ä¼˜åŒ–å** (æµæ°´çº¿)ï¼š
```
PAGE_READ_TO_CACHE(page 0)
wait_ready
for page in 0..63:
    READ_CACHE_SEQ(page N) + PAGE_READ_TO_CACHE(page N+1)  // å¹¶è¡Œ
READ_FROM_CACHE(page 63)
```

---

## ğŸ“‹ å®æ–½è®¡åˆ’

### Phase 1: Programmer Trait æ‰©å±• âœ… å·²å®Œæˆ

æ–°å¢ `Programmer` trait æ–¹æ³•ï¼š

```rust
pub trait Programmer {
    // ç°æœ‰æ–¹æ³•...
    
    /// æ‰¹é‡ SPI è¯»å– (ä¼˜åŒ–ç‰ˆæœ¬)
    fn spi_read_bulk(&mut self, len: usize) -> Result<Vec<u8>> {
        // é»˜è®¤å®ç°ï¼šå›é€€åˆ°ç°æœ‰ spi_read
        self.spi_read(len)
    }
    
    /// å•äº‹åŠ¡ SPI æ“ä½œ (CS æ§åˆ¶å†…åµŒ)
    fn spi_transaction(&mut self, tx: &[u8], rx_len: usize) -> Result<Vec<u8>> {
        // é»˜è®¤å®ç°
        self.set_cs(true)?;
        self.spi_write(tx)?;
        let rx = self.spi_read(rx_len)?;
        self.set_cs(false)?;
        Ok(rx)
    }
    
    /// å†™äº‹åŠ¡ (æ— è¿”å›æ•°æ®)
    fn spi_transaction_write(&mut self, tx: &[u8]) -> Result<()>;
    
    /// è·å–æœ€å¤§æ‰¹é‡ä¼ è¾“å¤§å°
    fn max_bulk_transfer_size(&self) -> usize;
}
```

### Phase 2: CH341A ä¼˜åŒ–å®ç° âœ… å·²å®Œæˆ

1. âœ… å®ç° `spi_read_bulk` ä½¿ç”¨ 4KB ç¼“å†²åŒº (MAX_SPI_STREAM_SIZE = 4095)
2. âœ… å®ç° `spi_transaction` æ™ºèƒ½é€‰æ‹©æ™®é€š/æ‰¹é‡è¯»å–
3. âœ… å®ç° `spi_transaction_write` ç®€åŒ–å†™æ“ä½œ

### Phase 3: Flash åè®®å±‚ä¼˜åŒ– âœ… å·²å®Œæˆ

1. âœ… NOR: ä½¿ç”¨ Fast Read (0x0B) + 32KB å— + æ‰¹é‡ä¼ è¾“
2. âœ… NAND: ä½¿ç”¨ `spi_transaction_write` å’Œ `spi_transaction` å‡å°‘ USB å¾€è¿”

### Phase 4: æ€§èƒ½æµ‹é‡ä¸åŸºå‡†æµ‹è¯• â³ å¾…å®æ–½

æ·»åŠ åŸºå‡†æµ‹è¯•ï¼š
```rust
#[bench]
fn bench_read_1mb_nor() { ... }

#[bench]  
fn bench_read_128kb_nand() { ... }
```

---

## ğŸ“ˆ é¢„æœŸæ€§èƒ½æå‡

| æ“ä½œ | ä¼˜åŒ–å‰ | ä¼˜åŒ–å | æå‡ |
|------|--------|--------|------|
| è¯»å– 1MB NOR | ~2 åˆ†é’Ÿ | ~10 ç§’ | **12x** |
| è¯»å– 128KB NAND | ~30 ç§’ | ~3 ç§’ | **10x** |
| å†™å…¥ 1MB NOR | ~3 åˆ†é’Ÿ | ~15 ç§’ | **12x** |

---

## âœ… å·²å®Œæˆä¼˜åŒ–

| ä¼˜åŒ–é¡¹ | ä½ç½® | æ•ˆæœ |
|--------|------|------|
| æ‰¹é‡ SPI è¯»å– | `traits.rs` | æä¾› 4KB æ‰¹é‡è¯»å– API |
| CH341A æµå¼ä¼ è¾“ | `ch341a/mod.rs` | 4KB å•æ¬¡ USB ä¼ è¾“ |
| NOR Fast Read | `nor/mod.rs` | ä½¿ç”¨ 0x0B å‘½ä»¤ + 32KB å— |
| NAND äº‹åŠ¡ä¼˜åŒ– | `nand/mod.rs` | å‡å°‘ CS æ§åˆ¶å¼€é”€ |

---

## ğŸ”§ åç»­å¯è¿›è¡Œçš„ä¼˜åŒ–

1. **å¼‚æ­¥ I/O**ï¼šä½¿ç”¨ `tokio` å®ç°éé˜»å¡ USB ä¼ è¾“
2. **è¯»ç¼“å­˜æµæ°´çº¿**ï¼šNAND Read Cache Sequential (31h)
3. **SPI é€Ÿåº¦æå‡**ï¼šé»˜è®¤ 3MHz â†’ 12MHz (éœ€è¦èŠ¯ç‰‡æ”¯æŒæµ‹è¯•)
4. **å†™æ“ä½œæ‰¹é‡åŒ–**ï¼šNOR Page Program é¢„ç¼“å†²

---

*æœ€åæ›´æ–°: 2025-12-27*

