

================================================================
== Vivado HLS Report for 'memcachedPipeline'
================================================================
* Date:           Tue Nov 13 22:51:33 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     9.738|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   37|   37|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%flushAck_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %flushAck_V)"   --->   Operation 44 'read' 'flushAck_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%flushAck_V_c1 = alloca i1, align 1"   --->   Operation 45 'alloca' 'flushAck_V_c1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%flushAck_V_c = alloca i1, align 1"   --->   Operation 46 'alloca' 'flushAck_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 248> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%flushAck_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %flushAck_V)"   --->   Operation 47 'read' 'flushAck_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.39ns)   --->   "call void @memcachedPipeline.en(i1 %flushAck_V_read, i1* %flushAck_V_c1)"   --->   Operation 48 'call' <Predicate = true> <Delay = 2.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.82>
ST_3 : Operation 49 [2/2] (5.82ns)   --->   "call fastcc void @bp_f1244(i64* %inData_V_data_V, i112* %inData_V_user_V, i8* %inData_V_keep_V, i1* %inData_V_last_V, i1* nocapture %flushAck_V_c1, i1* %flushAck_V_c) noinline"   --->   Operation 49 'call' <Predicate = true> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @bp_f1244(i64* %inData_V_data_V, i112* %inData_V_user_V, i8* %inData_V_keep_V, i1* %inData_V_last_V, i1* nocapture %flushAck_V_c1, i1* %flushAck_V_c) noinline"   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @bp_r() nounwind uwtable noinline" [sources/requestParser/requestParser.cpp:272->sources/memcachedPipeline.cpp:100]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @bp_r() nounwind uwtable noinline" [sources/requestParser/requestParser.cpp:272->sources/memcachedPipeline.cpp:100]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 53 [3/3] (0.00ns)   --->   "call fastcc void @ht_inputLogic() nounwind uwtable noinline" [sources/hashTable/hashTable.cpp:321->sources/memcachedPipeline.cpp:101]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 54 [2/3] (0.00ns)   --->   "call fastcc void @ht_inputLogic() nounwind uwtable noinline" [sources/hashTable/hashTable.cpp:321->sources/memcachedPipeline.cpp:101]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 55 [1/3] (0.00ns)   --->   "call fastcc void @ht_inputLogic() nounwind uwtable noinline" [sources/hashTable/hashTable.cpp:321->sources/memcachedPipeline.cpp:101]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 56 [2/2] (0.00ns)   --->   "call fastcc void @hashKeyResizer() nounwind uwtable noinline" [sources/hashTable/hash.cpp:326->sources/hashTable/hashTable.cpp:322->sources/memcachedPipeline.cpp:101]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @hashKeyResizer() nounwind uwtable noinline" [sources/hashTable/hash.cpp:326->sources/hashTable/hashTable.cpp:322->sources/memcachedPipeline.cpp:101]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 58 [2/2] (0.00ns)   --->   "call fastcc void @bobj() nounwind uwtable noinline" [sources/hashTable/hash.cpp:327->sources/hashTable/hashTable.cpp:322->sources/memcachedPipeline.cpp:101]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 59 [1/2] (0.00ns)   --->   "call fastcc void @bobj() nounwind uwtable noinline" [sources/hashTable/hash.cpp:327->sources/hashTable/hashTable.cpp:322->sources/memcachedPipeline.cpp:101]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 60 [2/2] (0.00ns)   --->   "call fastcc void @concurrencyControl() nounwind uwtable" [sources/hashTable/hashTable.cpp:323->sources/memcachedPipeline.cpp:101]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @concurrencyControl() nounwind uwtable" [sources/hashTable/hashTable.cpp:323->sources/memcachedPipeline.cpp:101]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 62 [3/3] (0.00ns)   --->   "call fastcc void @memRead(i40* %hashTableMemRdCmd_V) noinline"   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 63 [2/3] (0.00ns)   --->   "call fastcc void @memRead(i40* %hashTableMemRdCmd_V) noinline"   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 64 [1/3] (0.00ns)   --->   "call fastcc void @memRead(i40* %hashTableMemRdCmd_V) noinline"   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.70>
ST_19 : Operation 65 [2/2] (1.70ns)   --->   "call fastcc void @ht_compare(i512* %hashTableMemRdData_V_V) noinline" [sources/hashTable/hashTable.cpp:325->sources/memcachedPipeline.cpp:101]   --->   Operation 65 'call' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @ht_compare(i512* %hashTableMemRdData_V_V) noinline" [sources/hashTable/hashTable.cpp:325->sources/memcachedPipeline.cpp:101]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 67 [5/5] (0.00ns)   --->   "call fastcc void @memWrite(i40* %hashTableMemWrCmd_V, i512* %hashTableMemWrData_V_V, i32* %addressReturnOut_V_V, i32* %addressAssignDramIn_V_V, i32* %addressAssignFlashIn_V_V, i1* nocapture %flushReq_V, i1* nocapture %flushAck_V_c, i1* nocapture %flushDone_V) noinline"   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 68 [4/5] (0.00ns)   --->   "call fastcc void @memWrite(i40* %hashTableMemWrCmd_V, i512* %hashTableMemWrData_V_V, i32* %addressReturnOut_V_V, i32* %addressAssignDramIn_V_V, i32* %addressAssignFlashIn_V_V, i1* nocapture %flushReq_V, i1* nocapture %flushAck_V_c, i1* nocapture %flushDone_V) noinline"   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 69 [3/5] (0.00ns)   --->   "call fastcc void @memWrite(i40* %hashTableMemWrCmd_V, i512* %hashTableMemWrData_V_V, i32* %addressReturnOut_V_V, i32* %addressAssignDramIn_V_V, i32* %addressAssignFlashIn_V_V, i1* nocapture %flushReq_V, i1* nocapture %flushAck_V_c, i1* nocapture %flushDone_V) noinline"   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 70 [2/5] (0.00ns)   --->   "call fastcc void @memWrite(i40* %hashTableMemWrCmd_V, i512* %hashTableMemWrData_V_V, i32* %addressReturnOut_V_V, i32* %addressAssignDramIn_V_V, i32* %addressAssignFlashIn_V_V, i1* nocapture %flushReq_V, i1* nocapture %flushAck_V_c, i1* nocapture %flushDone_V) noinline"   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 71 [1/5] (0.00ns)   --->   "call fastcc void @memWrite(i40* %hashTableMemWrCmd_V, i512* %hashTableMemWrData_V_V, i32* %addressReturnOut_V_V, i32* %addressAssignDramIn_V_V, i32* %addressAssignFlashIn_V_V, i1* nocapture %flushReq_V, i1* nocapture %flushAck_V_c, i1* nocapture %flushDone_V) noinline"   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 72 [2/2] (0.00ns)   --->   "call fastcc void @ht_outputLogic() nounwind uwtable noinline" [sources/hashTable/hashTable.cpp:327->sources/memcachedPipeline.cpp:101]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 73 [1/2] (0.00ns)   --->   "call fastcc void @ht_outputLogic() nounwind uwtable noinline" [sources/hashTable/hashTable.cpp:327->sources/memcachedPipeline.cpp:101]   --->   Operation 73 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 74 [2/2] (0.00ns)   --->   "call fastcc void @accessControl() nounwind uwtable" [sources/valueStore/valueStore.cpp:772->sources/memcachedPipeline.cpp:102]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @accessControl() nounwind uwtable" [sources/valueStore/valueStore.cpp:772->sources/memcachedPipeline.cpp:102]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 76 [2/2] (0.00ns)   --->   "call fastcc void @demux() nounwind uwtable noinline" [sources/valueStore/valueStore.cpp:773->sources/memcachedPipeline.cpp:102]   --->   Operation 76 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @demux() nounwind uwtable noinline" [sources/valueStore/valueStore.cpp:773->sources/memcachedPipeline.cpp:102]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 78 [3/3] (0.00ns)   --->   "call fastcc void @dispatch(i40* %dramValueStoreMemRdCmd_V) noinline"   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 79 [2/3] (0.00ns)   --->   "call fastcc void @dispatch(i40* %dramValueStoreMemRdCmd_V) noinline"   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 80 [1/3] (0.00ns)   --->   "call fastcc void @dispatch(i40* %dramValueStoreMemRdCmd_V) noinline"   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.85>
ST_35 : Operation 81 [2/2] (0.85ns)   --->   "call fastcc void @receive(i512* %dramValueStoreMemRdData_V_V) noinline" [sources/valueStore/valueStore.cpp:572->sources/valueStore/valueStore.cpp:777->sources/memcachedPipeline.cpp:102]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 82 [1/2] (0.00ns)   --->   "call fastcc void @receive(i512* %dramValueStoreMemRdData_V_V) noinline" [sources/valueStore/valueStore.cpp:572->sources/valueStore/valueStore.cpp:777->sources/memcachedPipeline.cpp:102]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @remux() nounwind uwtable noinline" [sources/valueStore/valueStore.cpp:779->sources/memcachedPipeline.cpp:102]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @remux() nounwind uwtable noinline" [sources/valueStore/valueStore.cpp:779->sources/memcachedPipeline.cpp:102]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 85 [1/1] (0.00ns)   --->   "call fastcc void @response_f() nounwind uwtable noinline" [sources/responseFormatter/binResponse.cpp:253->sources/memcachedPipeline.cpp:103]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 86 [3/3] (0.00ns)   --->   "call fastcc void @setPath(i40* %dramValueStoreMemWrCmd_V, i512* %dramValueStoreMemWrData_V_V) noinline"   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 87 [3/3] (0.00ns)   --->   "call fastcc void @response_r(i64* %outData_V_data_V, i112* %outData_V_user_V, i8* %outData_V_keep_V, i1* %outData_V_last_V) noinline" [sources/responseFormatter/binResponse.cpp:254->sources/memcachedPipeline.cpp:103]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 5.31>
ST_41 : Operation 88 [2/3] (0.00ns)   --->   "call fastcc void @setPath(i40* %dramValueStoreMemWrCmd_V, i512* %dramValueStoreMemWrData_V_V) noinline"   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 89 [2/3] (5.31ns)   --->   "call fastcc void @response_r(i64* %outData_V_data_V, i112* %outData_V_user_V, i8* %outData_V_keep_V, i1* %outData_V_last_V) noinline" [sources/responseFormatter/binResponse.cpp:254->sources/memcachedPipeline.cpp:103]   --->   Operation 89 'call' <Predicate = true> <Delay = 5.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 90 [1/3] (0.00ns)   --->   "call fastcc void @setPath(i40* %dramValueStoreMemWrCmd_V, i512* %dramValueStoreMemWrData_V_V) noinline"   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 91 [1/3] (0.00ns)   --->   "call fastcc void @response_r(i64* %outData_V_data_V, i112* %outData_V_user_V, i8* %outData_V_keep_V, i1* %outData_V_last_V) noinline" [sources/responseFormatter/binResponse.cpp:254->sources/memcachedPipeline.cpp:103]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.00>
ST_43 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:83]   --->   Operation 92 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 93 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @accCtrl2demux_OC_V_s, i32 1, [1 x i8]* @p_str1237, [1 x i8]* @p_str1237, i32 16, i32 16, i256* @accCtrl2demux_V, i256* @accCtrl2demux_V)"   --->   Operation 93 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @accCtrl2demux_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1238, i32 0, i32 0, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240, [1 x i8]* @p_str1241, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1242, [1 x i8]* @p_str1243)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 95 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @cc2memRead_OC_V_str, i32 1, [1 x i8]* @p_str1230, [1 x i8]* @p_str1230, i32 10, i32 10, i130* @cc2memRead_V, i130* @cc2memRead_V)"   --->   Operation 95 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @cc2memRead_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1231, i32 0, i32 0, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233, [1 x i8]* @p_str1234, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1235, [1 x i8]* @p_str1236)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 97 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @cc2memReadMd_OC_V_st, i32 1, [1 x i8]* @p_str1223, [1 x i8]* @p_str1223, i32 10, i32 10, i64* @cc2memReadMd_V, i64* @cc2memReadMd_V)"   --->   Operation 97 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @cc2memReadMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1224, i32 0, i32 0, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226, [1 x i8]* @p_str1227, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1228, [1 x i8]* @p_str1229)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 99 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @comp2memWrKey_OC_V_s, i32 1, [1 x i8]* @p_str1216, [1 x i8]* @p_str1216, i32 10, i32 10, i130* @comp2memWrKey_V, i130* @comp2memWrKey_V)"   --->   Operation 99 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @comp2memWrKey_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1217, i32 0, i32 0, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219, [1 x i8]* @p_str1220, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1221, [1 x i8]* @p_str1222)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 101 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @comp2memWrMd_OC_V_st, i32 1, [1 x i8]* @p_str1209, [1 x i8]* @p_str1209, i32 10, i32 10, i64* @comp2memWrMd_V, i64* @comp2memWrMd_V)"   --->   Operation 101 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @comp2memWrMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1210, i32 0, i32 0, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212, [1 x i8]* @p_str1213, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1214, [1 x i8]* @p_str1215)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 103 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @comp2memWrMemData_OC, i32 1, [1 x i8]* @p_str1202, [1 x i8]* @p_str1202, i32 10, i32 10, i512* @comp2memWrMemData_V_s, i512* @comp2memWrMemData_V_s)"   --->   Operation 103 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @comp2memWrMemData_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1203, i32 0, i32 0, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205, [1 x i8]* @p_str1206, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1207, [1 x i8]* @p_str1208)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 105 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @comp2memWrStatus_OC_s, i32 1, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, i32 2, i32 2, i8* @comp2memWrStatus_V_b, i8* @comp2memWrStatus_V_b)"   --->   Operation 105 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @comp2memWrStatus_V_b, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1196, i32 0, i32 0, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198, [1 x i8]* @p_str1199, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1200, [1 x i8]* @p_str1201)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 107 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @dec2cc_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str1188, [1 x i8]* @p_str1188, i32 2, i32 2, i1* @dec2cc_V_V, i1* @dec2cc_V_V)"   --->   Operation 107 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @dec2cc_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1189, i32 0, i32 0, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191, [1 x i8]* @p_str1192, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1193, [1 x i8]* @p_str1194)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 109 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @demux2getPath_OC_V_s, i32 1, [1 x i8]* @p_str1181, [1 x i8]* @p_str1181, i32 16, i32 16, i45* @demux2getPath_V, i45* @demux2getPath_V)"   --->   Operation 109 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1182, i32 0, i32 0, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, [1 x i8]* @p_str1185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 111 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @demux2setPathMetadat, i32 1, [1 x i8]* @p_str1174, [1 x i8]* @p_str1174, i32 16, i32 16, i45* @demux2setPathMetadat_1, i45* @demux2setPathMetadat_1)"   --->   Operation 111 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadat_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1175, i32 0, i32 0, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177, [1 x i8]* @p_str1178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1179, [1 x i8]* @p_str1180)"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 113 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @demux2setPathValue_O, i32 1, [1 x i8]* @p_str1167, [1 x i8]* @p_str1167, i32 96, i32 96, i66* @demux2setPathValue_V, i66* @demux2setPathValue_V)"   --->   Operation 113 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1168, i32 0, i32 0, [1 x i8]* @p_str1169, [1 x i8]* @p_str1170, [1 x i8]* @p_str1171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1172, [1 x i8]* @p_str1173)"   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 115 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @disp2rec_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str1160, [1 x i8]* @p_str1160, i32 16, i32 16, i12* @disp2rec_V_V, i12* @disp2rec_V_V)"   --->   Operation 115 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 117 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @filterPopGet_OC_V_OC, i32 1, [1 x i8]* @p_str1153, [1 x i8]* @p_str1153, i32 16, i32 16, i1* @filterPopGet_V_V, i1* @filterPopGet_V_V)"   --->   Operation 117 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopGet_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1154, i32 0, i32 0, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, [1 x i8]* @p_str1157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 119 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @filterPopSet_OC_V_OC, i32 1, [1 x i8]* @p_str1146, [1 x i8]* @p_str1146, i32 16, i32 16, i1* @filterPopSet_V_V, i1* @filterPopSet_V_V)"   --->   Operation 119 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopSet_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1147, i32 0, i32 0, [1 x i8]* @p_str1148, [1 x i8]* @p_str1149, [1 x i8]* @p_str1150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1151, [1 x i8]* @p_str1152)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* @filterSeq_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1140, i32 0, i32 0, [1 x i8]* @p_str1141, [1 x i8]* @p_str1142, [1 x i8]* @p_str1143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1144, [1 x i8]* @p_str1145)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 122 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @getPath2remux_OC_V_O, i32 1, [1 x i8]* @p_str1132, [1 x i8]* @p_str1132, i32 96, i32 96, i64* @getPath2remux_V_V, i64* @getPath2remux_V_V)"   --->   Operation 122 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1133, i32 0, i32 0, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 124 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @hash2cc_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str1125, [1 x i8]* @p_str1125, i32 2, i32 2, i32* @hash2cc_V_V, i32* @hash2cc_V_V)"   --->   Operation 124 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @hash2cc_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1126, i32 0, i32 0, [1 x i8]* @p_str1127, [1 x i8]* @p_str1128, [1 x i8]* @p_str1129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1130, [1 x i8]* @p_str1131)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 126 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @hashKeyBuffer_OC_V_O, i32 1, [1 x i8]* @p_str1118, [1 x i8]* @p_str1118, i32 128, i32 128, i64* @hashKeyBuffer_V_V, i64* @hashKeyBuffer_V_V)"   --->   Operation 126 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @hashKeyBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1119, i32 0, i32 0, [1 x i8]* @p_str1120, [1 x i8]* @p_str1121, [1 x i8]* @p_str1122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1123, [1 x i8]* @p_str1124)"   --->   Operation 127 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 128 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @hashMdBuffer_OC_V_OC, i32 1, [1 x i8]* @p_str1111, [1 x i8]* @p_str1111, i32 32, i32 32, i128* @hashMdBuffer_V_V, i128* @hashMdBuffer_V_V)"   --->   Operation 128 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @hashMdBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1113, [1 x i8]* @p_str1114, [1 x i8]* @p_str1115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1116, [1 x i8]* @p_str1117)"   --->   Operation 129 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 130 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @hashTable2Dram_OC_V_s, i32 1, [1 x i8]* @p_str1104, [1 x i8]* @p_str1104, i32 16, i32 16, i256* @hashTable2Dram_V, i256* @hashTable2Dram_V)"   --->   Operation 130 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @hashTable2Dram_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1105, i32 0, i32 0, [1 x i8]* @p_str1106, [1 x i8]* @p_str1107, [1 x i8]* @p_str1108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1109, [1 x i8]* @p_str1110)"   --->   Operation 131 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 132 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @hashValueBuffer_OC_V, i32 1, [1 x i8]* @p_str1097, [1 x i8]* @p_str1097, i32 1024, i32 1024, i64* @hashValueBuffer_V_V, i64* @hashValueBuffer_V_V)"   --->   Operation 132 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @hashValueBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1098, i32 0, i32 0, [1 x i8]* @p_str1099, [1 x i8]* @p_str1100, [1 x i8]* @p_str1101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1102, [1 x i8]* @p_str1103)"   --->   Operation 133 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 134 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([8 x i8]* @in2cc_OC_V_str, i32 1, [1 x i8]* @p_str1090, [1 x i8]* @p_str1090, i32 10, i32 10, i130* @in2cc_V, i130* @in2cc_V)"   --->   Operation 134 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @in2cc_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1091, i32 0, i32 0, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093, [1 x i8]* @p_str1094, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1095, [1 x i8]* @p_str1096)"   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 136 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @in2ccMd_OC_V_str, i32 1, [1 x i8]* @p_str1083, [1 x i8]* @p_str1083, i32 10, i32 10, i64* @in2ccMd_V, i64* @in2ccMd_V)"   --->   Operation 136 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @in2ccMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1084, i32 0, i32 0, [1 x i8]* @p_str1085, [1 x i8]* @p_str1086, [1 x i8]* @p_str1087, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1088, [1 x i8]* @p_str1089)"   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 138 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @in2hash_OC_V_str, i32 1, [1 x i8]* @p_str1076, [1 x i8]* @p_str1076, i32 2, i32 2, i130* @in2hash_V, i130* @in2hash_V)"   --->   Operation 138 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1077, i32 0, i32 0, [1 x i8]* @p_str1078, [1 x i8]* @p_str1079, [1 x i8]* @p_str1080, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1081, [1 x i8]* @p_str1082)"   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 140 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in2hashKeyLength_OC_s, i32 1, [1 x i8]* @p_str1069, [1 x i8]* @p_str1069, i32 2, i32 2, i8* @in2hashKeyLength_V_V, i8* @in2hashKeyLength_V_V)"   --->   Operation 140 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @in2hashKeyLength_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1070, i32 0, i32 0, [1 x i8]* @p_str1071, [1 x i8]* @p_str1072, [1 x i8]* @p_str1073, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1074, [1 x i8]* @p_str1075)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 142 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @keyBuffer_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str1062, [1 x i8]* @p_str1062, i32 48, i32 48, i64* @keyBuffer_V_V, i64* @keyBuffer_V_V)"   --->   Operation 142 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1063, i32 0, i32 0, [1 x i8]* @p_str1064, [1 x i8]* @p_str1065, [1 x i8]* @p_str1066, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1067, [1 x i8]* @p_str1068)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 144 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @keyBuffer_rp_OC_V_OC, i32 1, [1 x i8]* @p_str1055, [1 x i8]* @p_str1055, i32 128, i32 128, i64* @keyBuffer_rp_V_V, i64* @keyBuffer_rp_V_V)"   --->   Operation 144 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @keyBuffer_rp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1056, i32 0, i32 0, [1 x i8]* @p_str1057, [1 x i8]* @p_str1058, [1 x i8]* @p_str1059, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1060, [1 x i8]* @p_str1061)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 146 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @memRd2comp_OC_V_str, i32 1, [1 x i8]* @p_str1048, [1 x i8]* @p_str1048, i32 10, i32 10, i130* @memRd2comp_V, i130* @memRd2comp_V)"   --->   Operation 146 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i130* @memRd2comp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1049, i32 0, i32 0, [1 x i8]* @p_str1050, [1 x i8]* @p_str1051, [1 x i8]* @p_str1052, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1053, [1 x i8]* @p_str1054)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 148 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @memRd2compMd_OC_V_st, i32 1, [1 x i8]* @p_str1041, [1 x i8]* @p_str1041, i32 10, i32 10, i64* @memRd2compMd_V, i64* @memRd2compMd_V)"   --->   Operation 148 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @memRd2compMd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1042, i32 0, i32 0, [1 x i8]* @p_str1043, [1 x i8]* @p_str1044, [1 x i8]* @p_str1045, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1046, [1 x i8]* @p_str1047)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 150 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @memWr2out_OC_V_str, i32 1, [1 x i8]* @p_str1034, [1 x i8]* @p_str1034, i32 2, i32 2, i57* @memWr2out_V, i57* @memWr2out_V)"   --->   Operation 150 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i57* @memWr2out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1035, i32 0, i32 0, [1 x i8]* @p_str1036, [1 x i8]* @p_str1037, [1 x i8]* @p_str1038, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1039, [1 x i8]* @p_str1040)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 152 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @metadataBuffer_OC_V_s, i32 1, [1 x i8]* @p_str1027, [1 x i8]* @p_str1027, i32 24, i32 24, i128* @metadataBuffer_V, i128* @metadataBuffer_V)"   --->   Operation 152 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @metadataBuffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1028, i32 0, i32 0, [1 x i8]* @p_str1029, [1 x i8]* @p_str1030, [1 x i8]* @p_str1031, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1032, [1 x i8]* @p_str1033)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 154 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @metadataBuffer_rf_OC, i32 1, [1 x i8]* @p_str1020, [1 x i8]* @p_str1020, i32 8, i32 8, i248* @metadataBuffer_rf_V_s, i248* @metadataBuffer_rf_V_s)"   --->   Operation 154 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i248* @metadataBuffer_rf_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1021, i32 0, i32 0, [1 x i8]* @p_str1022, [1 x i8]* @p_str1023, [1 x i8]* @p_str1024, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1025, [1 x i8]* @p_str1026)"   --->   Operation 155 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 156 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @metadataBuffer_rp_OC, i32 1, [1 x i8]* @p_str1013, [1 x i8]* @p_str1013, i32 16, i32 16, i248* @metadataBuffer_rp_V_s, i248* @metadataBuffer_rp_V_s)"   --->   Operation 156 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i248* @metadataBuffer_rp_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1014, i32 0, i32 0, [1 x i8]* @p_str1015, [1 x i8]* @p_str1016, [1 x i8]* @p_str1017, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1018, [1 x i8]* @p_str1019)"   --->   Operation 157 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 158 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @requestParser2hashTa, i32 1, [1 x i8]* @p_str1006, [1 x i8]* @p_str1006, i32 16, i32 16, i256* @requestParser2hashTa_1, i256* @requestParser2hashTa_1)"   --->   Operation 158 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTa_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1007, i32 0, i32 0, [1 x i8]* @p_str1008, [1 x i8]* @p_str1009, [1 x i8]* @p_str1010, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1011, [1 x i8]* @p_str1012)"   --->   Operation 159 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 160 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @resizedInitValue_OC_s, i32 1, [1 x i8]* @p_str999, [1 x i8]* @p_str999, i32 2, i32 2, i32* @resizedInitValue_V, i32* @resizedInitValue_V)"   --->   Operation 160 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @resizedInitValue_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1000, i32 0, i32 0, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002, [1 x i8]* @p_str1003, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1004, [1 x i8]* @p_str1005)"   --->   Operation 161 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 162 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @resizedKey_OC_V_OC_V, i32 1, [1 x i8]* @p_str992, [1 x i8]* @p_str992, i32 8, i32 8, i96* @resizedKey_V_V, i96* @resizedKey_V_V)"   --->   Operation 162 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i96* @resizedKey_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str993, i32 0, i32 0, [1 x i8]* @p_str994, [1 x i8]* @p_str995, [1 x i8]* @p_str996, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str997, [1 x i8]* @p_str998)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 164 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @resizedKeyLength_OC_s, i32 1, [1 x i8]* @p_str985, [1 x i8]* @p_str985, i32 2, i32 2, i32* @resizedKeyLength_V, i32* @resizedKeyLength_V)"   --->   Operation 164 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @resizedKeyLength_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str986, i32 0, i32 0, [1 x i8]* @p_str987, [1 x i8]* @p_str988, [1 x i8]* @p_str989, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str990, [1 x i8]* @p_str991)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 166 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @valueBuffer_rf_OC_V_s, i32 1, [1 x i8]* @p_str978, [1 x i8]* @p_str978, i32 1024, i32 1024, i64* @valueBuffer_rf_V_V, i64* @valueBuffer_rf_V_V)"   --->   Operation 166 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @valueBuffer_rf_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str979, i32 0, i32 0, [1 x i8]* @p_str980, [1 x i8]* @p_str981, [1 x i8]* @p_str982, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str983, [1 x i8]* @p_str984)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 168 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @valueBuffer_rp_OC_V_s, i32 1, [1 x i8]* @p_str971, [1 x i8]* @p_str971, i32 1024, i32 1024, i64* @valueBuffer_rp_V_V, i64* @valueBuffer_rp_V_V)"   --->   Operation 168 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @valueBuffer_rp_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str972, i32 0, i32 0, [1 x i8]* @p_str973, [1 x i8]* @p_str974, [1 x i8]* @p_str975, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str976, [1 x i8]* @p_str977)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 170 [1/1] (0.00ns)   --->   "%empty_122 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @valueStoreDram2merge, i32 1, [1 x i8]* @p_str964, [1 x i8]* @p_str964, i32 16, i32 16, i256* @valueStoreDram2merge_1, i256* @valueStoreDram2merge_1)"   --->   Operation 170 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* @valueStoreDram2merge_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str965, i32 0, i32 0, [1 x i8]* @p_str966, [1 x i8]* @p_str967, [1 x i8]* @p_str968, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str969, [1 x i8]* @p_str970)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %hashTableMemWrCmd_V), !map !585"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %hashTableMemRdCmd_V), !map !594"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %dramValueStoreMemWrCmd_V), !map !601"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40* %dramValueStoreMemRdCmd_V), !map !608"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inData_V_data_V), !map !615"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %inData_V_user_V), !map !619"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inData_V_keep_V), !map !623"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inData_V_last_V), !map !627"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outData_V_data_V), !map !631"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i112* %outData_V_user_V), !map !635"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outData_V_keep_V), !map !639"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outData_V_last_V), !map !643"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %dramValueStoreMemRdData_V_V), !map !647"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %dramValueStoreMemWrData_V_V), !map !651"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %hashTableMemRdData_V_V), !map !655"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %hashTableMemWrData_V_V), !map !659"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addressReturnOut_V_V), !map !663"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addressAssignDramIn_V_V), !map !667"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addressAssignFlashIn_V_V), !map !671"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %flushReq_V), !map !675"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %flushAck_V), !map !679"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %flushDone_V), !map !685"   --->   Operation 193 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @memcachedPipeline_st) nounwind"   --->   Operation 194 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str21, i32 0, i32 0, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:36]   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %flushReq_V, [8 x i8]* @p_str223, i32 1, i32 1, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:37]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %flushAck_V, [8 x i8]* @p_str223, i32 1, i32 1, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:38]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %flushDone_V, [8 x i8]* @p_str223, i32 1, i32 1, [1 x i8]* @p_str122, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:39]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inData_V_data_V, i112* %inData_V_user_V, i8* %inData_V_keep_V, i1* %inData_V_last_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:52]   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outData_V_data_V, i112* %outData_V_user_V, i8* %outData_V_keep_V, i1* %outData_V_last_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:53]   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %hashTableMemWrData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:54]   --->   Operation 201 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %hashTableMemRdData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:55]   --->   Operation 202 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %hashTableMemRdCmd_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 203 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %hashTableMemWrCmd_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 204 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %dramValueStoreMemRdCmd_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dramValueStoreMemRdData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:59]   --->   Operation 206 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %dramValueStoreMemWrCmd_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %dramValueStoreMemWrData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:61]   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addressReturnOut_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:79]   --->   Operation 209 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addressAssignDramIn_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:80]   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addressAssignFlashIn_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind" [sources/memcachedPipeline.cpp:81]   --->   Operation 211 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 212 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @flushAck_OC_V_c_str, i32 1, [1 x i8]* @p_str1252, [1 x i8]* @p_str1252, i32 9, i32 0, i1* %flushAck_V_c, i1* %flushAck_V_c)"   --->   Operation 212 'specchannel' 'empty_123' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %flushAck_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1253, i32 0, i32 0, [1 x i8]* @p_str1254, [1 x i8]* @p_str1255, [1 x i8]* @p_str1256, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1257, [1 x i8]* @p_str1258)"   --->   Operation 213 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 214 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @flushAck_OC_V_c1_str, i32 1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, i32 2, i32 0, i1* %flushAck_V_c1, i1* %flushAck_V_c1)"   --->   Operation 214 'specchannel' 'empty_124' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %flushAck_V_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 216 [1/1] (0.00ns)   --->   "ret void" [sources/memcachedPipeline.cpp:104]   --->   Operation 216 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 2.39ns
The critical path consists of the following:
	register read on port 'flushAck_V' [235]  (0 ns)
	'call' operation to 'memcachedPipeline.en' [362]  (2.39 ns)

 <State 3>: 5.83ns
The critical path consists of the following:
	'call' operation to 'bp_f1244' [363]  (5.83 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 1.71ns
The critical path consists of the following:
	'call' operation (sources/hashTable/hashTable.cpp:325->sources/memcachedPipeline.cpp:101) to 'ht_compare' [370]  (1.71 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0.85ns
The critical path consists of the following:
	'call' operation (sources/valueStore/valueStore.cpp:572->sources/valueStore/valueStore.cpp:777->sources/memcachedPipeline.cpp:102) to 'receive' [377]  (0.85 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 5.31ns
The critical path consists of the following:
	'call' operation (sources/responseFormatter/binResponse.cpp:254->sources/memcachedPipeline.cpp:103) to 'response_r' [380]  (5.31 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
