# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab3.srcs/sources_1/new/MUX.sv" \
"../../../../Lab3.srcs/sources_1/imports/lab3/add_sub_display.sv" \
"../../../../Lab3.srcs/sources_1/imports/lab3/adder_4bit.sv" \
"../../../../Lab3.srcs/sources_1/imports/lab3/full_adder.sv" \
"../../../../Lab3.srcs/sources_1/imports/lab3/limit_val.sv" \
"../../../../Lab3.srcs/sources_1/imports/lab3/seg7.sv" \
"../../../../Lab3.srcs/sim_1/new/add_sub_display_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
