

================================================================
== Vivado HLS Report for 'store_bufs_organize_s'
================================================================
* Date:           Mon Sep 14 06:19:48 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       31|       31| 93.000 ns | 93.000 ns |   31|   31|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|        14|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ch_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %ch_offset)"   --->   Operation 18 'read' 'ch_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%col_offset_offset_re = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %col_offset_offset)"   --->   Operation 19 'read' 'col_offset_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_offset_offset_re = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %row_offset_offset)"   --->   Operation 20 'read' 'row_offset_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i6 %ch_offset_read to i19" [net_hls.cc:322]   --->   Operation 21 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.63ns) (grouped into DSP with root node add_ln347_3)   --->   "%mul_ln322 = mul i19 12996, %zext_ln322" [net_hls.cc:322]   --->   Operation 22 'mul' 'mul_ln322' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln322_1 = zext i4 %row_offset_offset_re to i14" [net_hls.cc:322]   --->   Operation 23 'zext' 'zext_ln322_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.49ns)   --->   "%mul_ln322_1 = mul i14 456, %zext_ln322_1" [net_hls.cc:322]   --->   Operation 24 'mul' 'mul_ln322_1' <Predicate = true> <Delay = 2.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln322 = trunc i14 %mul_ln322_1 to i12" [net_hls.cc:322]   --->   Operation 25 'trunc' 'trunc_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln322_1 = trunc i4 %col_offset_offset_re to i3" [net_hls.cc:322]   --->   Operation 26 'trunc' 'trunc_ln322_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln322_1, i2 0)" [net_hls.cc:322]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i5 %shl_ln to i19" [net_hls.cc:323]   --->   Operation 28 'zext' 'zext_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_0_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 29 'load' 'bn_weight_buf_V_0_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 30 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_0_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 30 'load' 'bn_bias_buf_V_0_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 31 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_1_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 31 'load' 'bn_weight_buf_V_1_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 32 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_1_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 32 'load' 'bn_bias_buf_V_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 33 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_2_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 33 'load' 'bn_weight_buf_V_2_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_2_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 34 'load' 'bn_bias_buf_V_2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_3_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 35 'load' 'bn_weight_buf_V_3_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_3_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 36 'load' 'bn_bias_buf_V_3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_4_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 37 'load' 'bn_weight_buf_V_4_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 38 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_4_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 38 'load' 'bn_bias_buf_V_4_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 39 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_5_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 39 'load' 'bn_weight_buf_V_5_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 40 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_5_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 40 'load' 'bn_bias_buf_V_5_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 41 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_6_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 41 'load' 'bn_weight_buf_V_6_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_6_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 42 'load' 'bn_bias_buf_V_6_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_7_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 43 'load' 'bn_weight_buf_V_7_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 44 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_7_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 44 'load' 'bn_bias_buf_V_7_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 45 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_8_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 45 'load' 'bn_weight_buf_V_8_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 46 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_8_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 46 'load' 'bn_bias_buf_V_8_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 47 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_9_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 47 'load' 'bn_weight_buf_V_9_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 48 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_9_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 48 'load' 'bn_bias_buf_V_9_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 49 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_10_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 49 'load' 'bn_weight_buf_V_10_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 50 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_10_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 50 'load' 'bn_bias_buf_V_10_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 51 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_11_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 51 'load' 'bn_weight_buf_V_11_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 52 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_11_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 52 'load' 'bn_bias_buf_V_11_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 53 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_12_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 53 'load' 'bn_weight_buf_V_12_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 54 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_12_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 54 'load' 'bn_bias_buf_V_12_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 55 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_13_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 55 'load' 'bn_weight_buf_V_13_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 56 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_13_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 56 'load' 'bn_bias_buf_V_13_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 57 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_14_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 57 'load' 'bn_weight_buf_V_14_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 58 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_14_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 58 'load' 'bn_bias_buf_V_14_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 59 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_15_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 59 'load' 'bn_weight_buf_V_15_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 60 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_15_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 60 'load' 'bn_bias_buf_V_15_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 61 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_16_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 61 'load' 'bn_weight_buf_V_16_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 62 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_16_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 62 'load' 'bn_bias_buf_V_16_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 63 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_17_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 63 'load' 'bn_weight_buf_V_17_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 64 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_17_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 64 'load' 'bn_bias_buf_V_17_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 65 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_18_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 65 'load' 'bn_weight_buf_V_18_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 66 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_18_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 66 'load' 'bn_bias_buf_V_18_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 67 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_19_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 67 'load' 'bn_weight_buf_V_19_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 68 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_19_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 68 'load' 'bn_bias_buf_V_19_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 69 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_20_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 69 'load' 'bn_weight_buf_V_20_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 70 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_20_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 70 'load' 'bn_bias_buf_V_20_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 71 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_21_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 71 'load' 'bn_weight_buf_V_21_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 72 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_21_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 72 'load' 'bn_bias_buf_V_21_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 73 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_22_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 73 'load' 'bn_weight_buf_V_22_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 74 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_22_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 74 'load' 'bn_bias_buf_V_22_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 75 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_23_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 75 'load' 'bn_weight_buf_V_23_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 76 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_23_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 76 'load' 'bn_bias_buf_V_23_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 77 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_24_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 77 'load' 'bn_weight_buf_V_24_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 78 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_24_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 78 'load' 'bn_bias_buf_V_24_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 79 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_25_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 79 'load' 'bn_weight_buf_V_25_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 80 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_25_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 80 'load' 'bn_bias_buf_V_25_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 81 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_26_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 81 'load' 'bn_weight_buf_V_26_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 82 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_26_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 82 'load' 'bn_bias_buf_V_26_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 83 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_27_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 83 'load' 'bn_weight_buf_V_27_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 84 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_27_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 84 'load' 'bn_bias_buf_V_27_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 85 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_28_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 85 'load' 'bn_weight_buf_V_28_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 86 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_28_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 86 'load' 'bn_bias_buf_V_28_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 87 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_29_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 87 'load' 'bn_weight_buf_V_29_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 88 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_29_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 88 'load' 'bn_bias_buf_V_29_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 89 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_30_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 89 'load' 'bn_weight_buf_V_30_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 90 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_30_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 90 'load' 'bn_bias_buf_V_30_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 91 [2/2] (0.79ns)   --->   "%bn_weight_buf_V_31_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 91 'load' 'bn_weight_buf_V_31_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 92 [2/2] (0.79ns)   --->   "%bn_bias_buf_V_31_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 92 'load' 'bn_bias_buf_V_31_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_1 : Operation 93 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln347_3 = add i19 %mul_ln322, %zext_ln323" [net_hls.cc:347]   --->   Operation 93 'add' 'add_ln347_3' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ddr_ptr_V_offset_rea = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %ddr_ptr_V_offset)"   --->   Operation 94 'read' 'ddr_ptr_V_offset_rea' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %ddr_ptr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 861184, [7 x i8]* @p_str44, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln322_2 = zext i14 %mul_ln322_1 to i19" [net_hls.cc:322]   --->   Operation 96 'zext' 'zext_ln322_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln322_3 = zext i5 %shl_ln to i12" [net_hls.cc:322]   --->   Operation 97 'zext' 'zext_ln322_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.96ns)   --->   "%index = add i12 %trunc_ln322, %zext_ln322_3" [net_hls.cc:323]   --->   Operation 98 'add' 'index' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln323_1 = zext i12 %index to i13" [net_hls.cc:323]   --->   Operation 99 'zext' 'zext_ln323_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln321 = shl i6 %ch_offset_read, 5" [net_hls.cc:345]   --->   Operation 100 'shl' 'shl_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_0_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 101 'load' 'bn_weight_buf_V_0_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 102 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_0_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 102 'load' 'bn_bias_buf_V_0_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %bn_weight_buf_V_0_lo to i25" [net_hls.cc:336]   --->   Operation 103 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_0_load, i1 false)" [net_hls.cc:337]   --->   Operation 104 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %shl_ln728_1 to i15" [net_hls.cc:337]   --->   Operation 105 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %shl_ln728_1 to i14" [net_hls.cc:337]   --->   Operation 106 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.87ns)   --->   "%icmp_ln321 = icmp eq i6 %shl_ln321, 0" [net_hls.cc:345]   --->   Operation 107 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_1_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 108 'load' 'bn_weight_buf_V_1_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 109 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_1_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 109 'load' 'bn_bias_buf_V_1_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %bn_weight_buf_V_1_lo to i25" [net_hls.cc:336]   --->   Operation 110 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_1_load, i1 false)" [net_hls.cc:337]   --->   Operation 111 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i12 %shl_ln728_3 to i15" [net_hls.cc:337]   --->   Operation 112 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i12 %shl_ln728_3 to i14" [net_hls.cc:337]   --->   Operation 113 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_1)   --->   "%or_ln321 = or i6 %shl_ln321, 1" [net_hls.cc:345]   --->   Operation 114 'or' 'or_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_1 = icmp eq i6 %or_ln321, 1" [net_hls.cc:345]   --->   Operation 115 'icmp' 'icmp_ln321_1' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_2_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 116 'load' 'bn_weight_buf_V_2_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 117 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_2_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 117 'load' 'bn_bias_buf_V_2_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %bn_weight_buf_V_2_lo to i25" [net_hls.cc:336]   --->   Operation 118 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_2_load, i1 false)" [net_hls.cc:337]   --->   Operation 119 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i12 %shl_ln728_5 to i15" [net_hls.cc:337]   --->   Operation 120 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %shl_ln728_5 to i14" [net_hls.cc:337]   --->   Operation 121 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_2)   --->   "%or_ln321_1 = or i6 %shl_ln321, 2" [net_hls.cc:345]   --->   Operation 122 'or' 'or_ln321_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_2 = icmp eq i6 %or_ln321_1, 2" [net_hls.cc:345]   --->   Operation 123 'icmp' 'icmp_ln321_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_3_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 124 'load' 'bn_weight_buf_V_3_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 125 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_3_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 125 'load' 'bn_bias_buf_V_3_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i11 %bn_weight_buf_V_3_lo to i25" [net_hls.cc:336]   --->   Operation 126 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln728_7 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_3_load, i1 false)" [net_hls.cc:337]   --->   Operation 127 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i12 %shl_ln728_7 to i15" [net_hls.cc:337]   --->   Operation 128 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i12 %shl_ln728_7 to i14" [net_hls.cc:337]   --->   Operation 129 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_3)   --->   "%or_ln321_2 = or i6 %shl_ln321, 3" [net_hls.cc:345]   --->   Operation 130 'or' 'or_ln321_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_3 = icmp eq i6 %or_ln321_2, 3" [net_hls.cc:345]   --->   Operation 131 'icmp' 'icmp_ln321_3' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_4_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 132 'load' 'bn_weight_buf_V_4_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 133 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_4_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 133 'load' 'bn_bias_buf_V_4_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i11 %bn_weight_buf_V_4_lo to i25" [net_hls.cc:336]   --->   Operation 134 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln728_9 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_4_load, i1 false)" [net_hls.cc:337]   --->   Operation 135 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i12 %shl_ln728_9 to i15" [net_hls.cc:337]   --->   Operation 136 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i12 %shl_ln728_9 to i14" [net_hls.cc:337]   --->   Operation 137 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_4)   --->   "%or_ln321_3 = or i6 %shl_ln321, 4" [net_hls.cc:345]   --->   Operation 138 'or' 'or_ln321_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_4 = icmp eq i6 %or_ln321_3, 4" [net_hls.cc:345]   --->   Operation 139 'icmp' 'icmp_ln321_4' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_5_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 140 'load' 'bn_weight_buf_V_5_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 141 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_5_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 141 'load' 'bn_bias_buf_V_5_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i11 %bn_weight_buf_V_5_lo to i25" [net_hls.cc:336]   --->   Operation 142 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_5_load, i1 false)" [net_hls.cc:337]   --->   Operation 143 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln728_6 = sext i12 %shl_ln728_s to i15" [net_hls.cc:337]   --->   Operation 144 'sext' 'sext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i12 %shl_ln728_s to i14" [net_hls.cc:337]   --->   Operation 145 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_5)   --->   "%or_ln321_4 = or i6 %shl_ln321, 5" [net_hls.cc:345]   --->   Operation 146 'or' 'or_ln321_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_5 = icmp eq i6 %or_ln321_4, 5" [net_hls.cc:345]   --->   Operation 147 'icmp' 'icmp_ln321_5' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_6_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 148 'load' 'bn_weight_buf_V_6_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 149 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_6_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 149 'load' 'bn_bias_buf_V_6_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i11 %bn_weight_buf_V_6_lo to i25" [net_hls.cc:336]   --->   Operation 150 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln728_11 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_6_load, i1 false)" [net_hls.cc:337]   --->   Operation 151 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i12 %shl_ln728_11 to i15" [net_hls.cc:337]   --->   Operation 152 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i12 %shl_ln728_11 to i14" [net_hls.cc:337]   --->   Operation 153 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_6)   --->   "%or_ln321_5 = or i6 %shl_ln321, 6" [net_hls.cc:345]   --->   Operation 154 'or' 'or_ln321_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_6 = icmp eq i6 %or_ln321_5, 6" [net_hls.cc:345]   --->   Operation 155 'icmp' 'icmp_ln321_6' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_7_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 156 'load' 'bn_weight_buf_V_7_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 157 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_7_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 157 'load' 'bn_bias_buf_V_7_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i11 %bn_weight_buf_V_7_lo to i25" [net_hls.cc:336]   --->   Operation 158 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln728_13 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_7_load, i1 false)" [net_hls.cc:337]   --->   Operation 159 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln728_8 = sext i12 %shl_ln728_13 to i15" [net_hls.cc:337]   --->   Operation 160 'sext' 'sext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i12 %shl_ln728_13 to i14" [net_hls.cc:337]   --->   Operation 161 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_7)   --->   "%or_ln321_6 = or i6 %shl_ln321, 7" [net_hls.cc:345]   --->   Operation 162 'or' 'or_ln321_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_7 = icmp eq i6 %or_ln321_6, 7" [net_hls.cc:345]   --->   Operation 163 'icmp' 'icmp_ln321_7' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_8_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 164 'load' 'bn_weight_buf_V_8_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 165 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_8_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 165 'load' 'bn_bias_buf_V_8_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i11 %bn_weight_buf_V_8_lo to i25" [net_hls.cc:336]   --->   Operation 166 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln728_15 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_8_load, i1 false)" [net_hls.cc:337]   --->   Operation 167 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln728_9 = sext i12 %shl_ln728_15 to i15" [net_hls.cc:337]   --->   Operation 168 'sext' 'sext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i12 %shl_ln728_15 to i14" [net_hls.cc:337]   --->   Operation 169 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_8)   --->   "%or_ln321_7 = or i6 %shl_ln321, 8" [net_hls.cc:345]   --->   Operation 170 'or' 'or_ln321_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_8 = icmp eq i6 %or_ln321_7, 8" [net_hls.cc:345]   --->   Operation 171 'icmp' 'icmp_ln321_8' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_9_lo = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 172 'load' 'bn_weight_buf_V_9_lo' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 173 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_9_load = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 173 'load' 'bn_bias_buf_V_9_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i11 %bn_weight_buf_V_9_lo to i25" [net_hls.cc:336]   --->   Operation 174 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln728_17 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_9_load, i1 false)" [net_hls.cc:337]   --->   Operation 175 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln728_10 = sext i12 %shl_ln728_17 to i15" [net_hls.cc:337]   --->   Operation 176 'sext' 'sext_ln728_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i12 %shl_ln728_17 to i14" [net_hls.cc:337]   --->   Operation 177 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_9)   --->   "%or_ln321_8 = or i6 %shl_ln321, 9" [net_hls.cc:345]   --->   Operation 178 'or' 'or_ln321_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_9 = icmp eq i6 %or_ln321_8, 9" [net_hls.cc:345]   --->   Operation 179 'icmp' 'icmp_ln321_9' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_10_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 180 'load' 'bn_weight_buf_V_10_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 181 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_10_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 181 'load' 'bn_bias_buf_V_10_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %bn_weight_buf_V_10_l to i25" [net_hls.cc:336]   --->   Operation 182 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln728_19 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_10_loa, i1 false)" [net_hls.cc:337]   --->   Operation 183 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln728_11 = sext i12 %shl_ln728_19 to i15" [net_hls.cc:337]   --->   Operation 184 'sext' 'sext_ln728_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i12 %shl_ln728_19 to i14" [net_hls.cc:337]   --->   Operation 185 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_10)   --->   "%or_ln321_9 = or i6 %shl_ln321, 10" [net_hls.cc:345]   --->   Operation 186 'or' 'or_ln321_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_10 = icmp eq i6 %or_ln321_9, 10" [net_hls.cc:345]   --->   Operation 187 'icmp' 'icmp_ln321_10' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_11_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 188 'load' 'bn_weight_buf_V_11_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 189 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_11_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 189 'load' 'bn_bias_buf_V_11_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i11 %bn_weight_buf_V_11_l to i25" [net_hls.cc:336]   --->   Operation 190 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln728_21 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_11_loa, i1 false)" [net_hls.cc:337]   --->   Operation 191 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln728_12 = sext i12 %shl_ln728_21 to i15" [net_hls.cc:337]   --->   Operation 192 'sext' 'sext_ln728_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i12 %shl_ln728_21 to i14" [net_hls.cc:337]   --->   Operation 193 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_11)   --->   "%or_ln321_10 = or i6 %shl_ln321, 11" [net_hls.cc:345]   --->   Operation 194 'or' 'or_ln321_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_11 = icmp eq i6 %or_ln321_10, 11" [net_hls.cc:345]   --->   Operation 195 'icmp' 'icmp_ln321_11' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_12_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 196 'load' 'bn_weight_buf_V_12_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 197 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_12_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 197 'load' 'bn_bias_buf_V_12_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i11 %bn_weight_buf_V_12_l to i25" [net_hls.cc:336]   --->   Operation 198 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln728_23 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_12_loa, i1 false)" [net_hls.cc:337]   --->   Operation 199 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln728_13 = sext i12 %shl_ln728_23 to i15" [net_hls.cc:337]   --->   Operation 200 'sext' 'sext_ln728_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i12 %shl_ln728_23 to i14" [net_hls.cc:337]   --->   Operation 201 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_12)   --->   "%or_ln321_11 = or i6 %shl_ln321, 12" [net_hls.cc:345]   --->   Operation 202 'or' 'or_ln321_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_12 = icmp eq i6 %or_ln321_11, 12" [net_hls.cc:345]   --->   Operation 203 'icmp' 'icmp_ln321_12' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_13_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 204 'load' 'bn_weight_buf_V_13_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 205 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_13_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 205 'load' 'bn_bias_buf_V_13_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %bn_weight_buf_V_13_l to i25" [net_hls.cc:336]   --->   Operation 206 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln728_25 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_13_loa, i1 false)" [net_hls.cc:337]   --->   Operation 207 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln728_14 = sext i12 %shl_ln728_25 to i15" [net_hls.cc:337]   --->   Operation 208 'sext' 'sext_ln728_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i12 %shl_ln728_25 to i14" [net_hls.cc:337]   --->   Operation 209 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_13)   --->   "%or_ln321_12 = or i6 %shl_ln321, 13" [net_hls.cc:345]   --->   Operation 210 'or' 'or_ln321_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_13 = icmp eq i6 %or_ln321_12, 13" [net_hls.cc:345]   --->   Operation 211 'icmp' 'icmp_ln321_13' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_14_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 212 'load' 'bn_weight_buf_V_14_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 213 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_14_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 213 'load' 'bn_bias_buf_V_14_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %bn_weight_buf_V_14_l to i25" [net_hls.cc:336]   --->   Operation 214 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln728_27 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_14_loa, i1 false)" [net_hls.cc:337]   --->   Operation 215 'bitconcatenate' 'shl_ln728_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln728_15 = sext i12 %shl_ln728_27 to i15" [net_hls.cc:337]   --->   Operation 216 'sext' 'sext_ln728_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i12 %shl_ln728_27 to i14" [net_hls.cc:337]   --->   Operation 217 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_14)   --->   "%or_ln321_13 = or i6 %shl_ln321, 14" [net_hls.cc:345]   --->   Operation 218 'or' 'or_ln321_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_14 = icmp eq i6 %or_ln321_13, 14" [net_hls.cc:345]   --->   Operation 219 'icmp' 'icmp_ln321_14' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_15_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 220 'load' 'bn_weight_buf_V_15_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 221 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_15_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 221 'load' 'bn_bias_buf_V_15_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %bn_weight_buf_V_15_l to i25" [net_hls.cc:336]   --->   Operation 222 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln728_29 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_15_loa, i1 false)" [net_hls.cc:337]   --->   Operation 223 'bitconcatenate' 'shl_ln728_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln728_16 = sext i12 %shl_ln728_29 to i15" [net_hls.cc:337]   --->   Operation 224 'sext' 'sext_ln728_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i12 %shl_ln728_29 to i14" [net_hls.cc:337]   --->   Operation 225 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_15)   --->   "%or_ln321_14 = or i6 %shl_ln321, 15" [net_hls.cc:345]   --->   Operation 226 'or' 'or_ln321_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_15 = icmp eq i6 %or_ln321_14, 15" [net_hls.cc:345]   --->   Operation 227 'icmp' 'icmp_ln321_15' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_16_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 228 'load' 'bn_weight_buf_V_16_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 229 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_16_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 229 'load' 'bn_bias_buf_V_16_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i11 %bn_weight_buf_V_16_l to i25" [net_hls.cc:336]   --->   Operation 230 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_31 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_16_loa, i1 false)" [net_hls.cc:337]   --->   Operation 231 'bitconcatenate' 'shl_ln728_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln728_17 = sext i12 %shl_ln728_31 to i15" [net_hls.cc:337]   --->   Operation 232 'sext' 'sext_ln728_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i12 %shl_ln728_31 to i14" [net_hls.cc:337]   --->   Operation 233 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_16)   --->   "%or_ln321_15 = or i6 %shl_ln321, 16" [net_hls.cc:345]   --->   Operation 234 'or' 'or_ln321_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_16 = icmp eq i6 %or_ln321_15, 16" [net_hls.cc:345]   --->   Operation 235 'icmp' 'icmp_ln321_16' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_17_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 236 'load' 'bn_weight_buf_V_17_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 237 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_17_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 237 'load' 'bn_bias_buf_V_17_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i11 %bn_weight_buf_V_17_l to i25" [net_hls.cc:336]   --->   Operation 238 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln728_33 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_17_loa, i1 false)" [net_hls.cc:337]   --->   Operation 239 'bitconcatenate' 'shl_ln728_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln728_18 = sext i12 %shl_ln728_33 to i15" [net_hls.cc:337]   --->   Operation 240 'sext' 'sext_ln728_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i12 %shl_ln728_33 to i14" [net_hls.cc:337]   --->   Operation 241 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_17)   --->   "%or_ln321_16 = or i6 %shl_ln321, 17" [net_hls.cc:345]   --->   Operation 242 'or' 'or_ln321_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_17 = icmp eq i6 %or_ln321_16, 17" [net_hls.cc:345]   --->   Operation 243 'icmp' 'icmp_ln321_17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_18_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 244 'load' 'bn_weight_buf_V_18_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 245 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_18_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 245 'load' 'bn_bias_buf_V_18_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i11 %bn_weight_buf_V_18_l to i25" [net_hls.cc:336]   --->   Operation 246 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln728_35 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_18_loa, i1 false)" [net_hls.cc:337]   --->   Operation 247 'bitconcatenate' 'shl_ln728_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i12 %shl_ln728_35 to i15" [net_hls.cc:337]   --->   Operation 248 'sext' 'sext_ln728_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i12 %shl_ln728_35 to i14" [net_hls.cc:337]   --->   Operation 249 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_18)   --->   "%or_ln321_17 = or i6 %shl_ln321, 18" [net_hls.cc:345]   --->   Operation 250 'or' 'or_ln321_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_18 = icmp eq i6 %or_ln321_17, 18" [net_hls.cc:345]   --->   Operation 251 'icmp' 'icmp_ln321_18' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_19_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 252 'load' 'bn_weight_buf_V_19_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 253 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_19_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 253 'load' 'bn_bias_buf_V_19_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i11 %bn_weight_buf_V_19_l to i25" [net_hls.cc:336]   --->   Operation 254 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln728_37 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_19_loa, i1 false)" [net_hls.cc:337]   --->   Operation 255 'bitconcatenate' 'shl_ln728_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i12 %shl_ln728_37 to i15" [net_hls.cc:337]   --->   Operation 256 'sext' 'sext_ln728_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i12 %shl_ln728_37 to i14" [net_hls.cc:337]   --->   Operation 257 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_19)   --->   "%or_ln321_18 = or i6 %shl_ln321, 19" [net_hls.cc:345]   --->   Operation 258 'or' 'or_ln321_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_19 = icmp eq i6 %or_ln321_18, 19" [net_hls.cc:345]   --->   Operation 259 'icmp' 'icmp_ln321_19' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_20_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 260 'load' 'bn_weight_buf_V_20_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 261 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_20_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 261 'load' 'bn_bias_buf_V_20_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i11 %bn_weight_buf_V_20_l to i25" [net_hls.cc:336]   --->   Operation 262 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln728_39 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_20_loa, i1 false)" [net_hls.cc:337]   --->   Operation 263 'bitconcatenate' 'shl_ln728_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i12 %shl_ln728_39 to i15" [net_hls.cc:337]   --->   Operation 264 'sext' 'sext_ln728_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i12 %shl_ln728_39 to i14" [net_hls.cc:337]   --->   Operation 265 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_20)   --->   "%or_ln321_19 = or i6 %shl_ln321, 20" [net_hls.cc:345]   --->   Operation 266 'or' 'or_ln321_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_20 = icmp eq i6 %or_ln321_19, 20" [net_hls.cc:345]   --->   Operation 267 'icmp' 'icmp_ln321_20' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_21_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 268 'load' 'bn_weight_buf_V_21_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 269 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_21_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 269 'load' 'bn_bias_buf_V_21_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i11 %bn_weight_buf_V_21_l to i25" [net_hls.cc:336]   --->   Operation 270 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln728_41 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_21_loa, i1 false)" [net_hls.cc:337]   --->   Operation 271 'bitconcatenate' 'shl_ln728_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln728_22 = sext i12 %shl_ln728_41 to i15" [net_hls.cc:337]   --->   Operation 272 'sext' 'sext_ln728_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i12 %shl_ln728_41 to i14" [net_hls.cc:337]   --->   Operation 273 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_21)   --->   "%or_ln321_20 = or i6 %shl_ln321, 21" [net_hls.cc:345]   --->   Operation 274 'or' 'or_ln321_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_21 = icmp eq i6 %or_ln321_20, 21" [net_hls.cc:345]   --->   Operation 275 'icmp' 'icmp_ln321_21' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_22_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 276 'load' 'bn_weight_buf_V_22_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 277 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_22_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 277 'load' 'bn_bias_buf_V_22_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i11 %bn_weight_buf_V_22_l to i25" [net_hls.cc:336]   --->   Operation 278 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln728_43 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_22_loa, i1 false)" [net_hls.cc:337]   --->   Operation 279 'bitconcatenate' 'shl_ln728_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln728_23 = sext i12 %shl_ln728_43 to i15" [net_hls.cc:337]   --->   Operation 280 'sext' 'sext_ln728_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i12 %shl_ln728_43 to i14" [net_hls.cc:337]   --->   Operation 281 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_22)   --->   "%or_ln321_21 = or i6 %shl_ln321, 22" [net_hls.cc:345]   --->   Operation 282 'or' 'or_ln321_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_22 = icmp eq i6 %or_ln321_21, 22" [net_hls.cc:345]   --->   Operation 283 'icmp' 'icmp_ln321_22' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_23_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 284 'load' 'bn_weight_buf_V_23_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 285 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_23_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 285 'load' 'bn_bias_buf_V_23_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i11 %bn_weight_buf_V_23_l to i25" [net_hls.cc:336]   --->   Operation 286 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%shl_ln728_45 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_23_loa, i1 false)" [net_hls.cc:337]   --->   Operation 287 'bitconcatenate' 'shl_ln728_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln728_24 = sext i12 %shl_ln728_45 to i15" [net_hls.cc:337]   --->   Operation 288 'sext' 'sext_ln728_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i12 %shl_ln728_45 to i14" [net_hls.cc:337]   --->   Operation 289 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_23)   --->   "%or_ln321_22 = or i6 %shl_ln321, 23" [net_hls.cc:345]   --->   Operation 290 'or' 'or_ln321_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_23 = icmp eq i6 %or_ln321_22, 23" [net_hls.cc:345]   --->   Operation 291 'icmp' 'icmp_ln321_23' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_24_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:333]   --->   Operation 292 'load' 'bn_weight_buf_V_24_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 293 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_24_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 1), align 16" [net_hls.cc:334]   --->   Operation 293 'load' 'bn_bias_buf_V_24_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i11 %bn_weight_buf_V_24_l to i25" [net_hls.cc:336]   --->   Operation 294 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln728_47 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_24_loa, i1 false)" [net_hls.cc:337]   --->   Operation 295 'bitconcatenate' 'shl_ln728_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln728_25 = sext i12 %shl_ln728_47 to i15" [net_hls.cc:337]   --->   Operation 296 'sext' 'sext_ln728_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i12 %shl_ln728_47 to i14" [net_hls.cc:337]   --->   Operation 297 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_24)   --->   "%or_ln321_23 = or i6 %shl_ln321, 24" [net_hls.cc:345]   --->   Operation 298 'or' 'or_ln321_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_24 = icmp eq i6 %or_ln321_23, 24" [net_hls.cc:345]   --->   Operation 299 'icmp' 'icmp_ln321_24' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_25_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 300 'load' 'bn_weight_buf_V_25_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 301 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_25_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 301 'load' 'bn_bias_buf_V_25_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i11 %bn_weight_buf_V_25_l to i25" [net_hls.cc:336]   --->   Operation 302 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln728_49 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_25_loa, i1 false)" [net_hls.cc:337]   --->   Operation 303 'bitconcatenate' 'shl_ln728_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln728_26 = sext i12 %shl_ln728_49 to i15" [net_hls.cc:337]   --->   Operation 304 'sext' 'sext_ln728_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i12 %shl_ln728_49 to i14" [net_hls.cc:337]   --->   Operation 305 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_25)   --->   "%or_ln321_24 = or i6 %shl_ln321, 25" [net_hls.cc:345]   --->   Operation 306 'or' 'or_ln321_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_25 = icmp eq i6 %or_ln321_24, 25" [net_hls.cc:345]   --->   Operation 307 'icmp' 'icmp_ln321_25' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_26_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 308 'load' 'bn_weight_buf_V_26_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 309 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_26_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 309 'load' 'bn_bias_buf_V_26_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i11 %bn_weight_buf_V_26_l to i25" [net_hls.cc:336]   --->   Operation 310 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%shl_ln728_51 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_26_loa, i1 false)" [net_hls.cc:337]   --->   Operation 311 'bitconcatenate' 'shl_ln728_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln728_27 = sext i12 %shl_ln728_51 to i15" [net_hls.cc:337]   --->   Operation 312 'sext' 'sext_ln728_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i12 %shl_ln728_51 to i14" [net_hls.cc:337]   --->   Operation 313 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_26)   --->   "%or_ln321_25 = or i6 %shl_ln321, 26" [net_hls.cc:345]   --->   Operation 314 'or' 'or_ln321_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_26 = icmp eq i6 %or_ln321_25, 26" [net_hls.cc:345]   --->   Operation 315 'icmp' 'icmp_ln321_26' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_27_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 316 'load' 'bn_weight_buf_V_27_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 317 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_27_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 317 'load' 'bn_bias_buf_V_27_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i11 %bn_weight_buf_V_27_l to i25" [net_hls.cc:336]   --->   Operation 318 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln728_53 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_27_loa, i1 false)" [net_hls.cc:337]   --->   Operation 319 'bitconcatenate' 'shl_ln728_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln728_28 = sext i12 %shl_ln728_53 to i15" [net_hls.cc:337]   --->   Operation 320 'sext' 'sext_ln728_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i12 %shl_ln728_53 to i14" [net_hls.cc:337]   --->   Operation 321 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_27)   --->   "%or_ln321_26 = or i6 %shl_ln321, 27" [net_hls.cc:345]   --->   Operation 322 'or' 'or_ln321_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_27 = icmp eq i6 %or_ln321_26, 27" [net_hls.cc:345]   --->   Operation 323 'icmp' 'icmp_ln321_27' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_28_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:333]   --->   Operation 324 'load' 'bn_weight_buf_V_28_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 325 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_28_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 1), align 8" [net_hls.cc:334]   --->   Operation 325 'load' 'bn_bias_buf_V_28_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i11 %bn_weight_buf_V_28_l to i25" [net_hls.cc:336]   --->   Operation 326 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%shl_ln728_55 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_28_loa, i1 false)" [net_hls.cc:337]   --->   Operation 327 'bitconcatenate' 'shl_ln728_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln728_29 = sext i12 %shl_ln728_55 to i15" [net_hls.cc:337]   --->   Operation 328 'sext' 'sext_ln728_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i12 %shl_ln728_55 to i14" [net_hls.cc:337]   --->   Operation 329 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_28)   --->   "%or_ln321_27 = or i6 %shl_ln321, 28" [net_hls.cc:345]   --->   Operation 330 'or' 'or_ln321_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_28 = icmp eq i6 %or_ln321_27, 28" [net_hls.cc:345]   --->   Operation 331 'icmp' 'icmp_ln321_28' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_29_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 332 'load' 'bn_weight_buf_V_29_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 333 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_29_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 333 'load' 'bn_bias_buf_V_29_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i11 %bn_weight_buf_V_29_l to i25" [net_hls.cc:336]   --->   Operation 334 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln728_57 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_29_loa, i1 false)" [net_hls.cc:337]   --->   Operation 335 'bitconcatenate' 'shl_ln728_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln728_30 = sext i12 %shl_ln728_57 to i15" [net_hls.cc:337]   --->   Operation 336 'sext' 'sext_ln728_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i12 %shl_ln728_57 to i14" [net_hls.cc:337]   --->   Operation 337 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_29)   --->   "%or_ln321_28 = or i6 %shl_ln321, 29" [net_hls.cc:345]   --->   Operation 338 'or' 'or_ln321_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_29 = icmp eq i6 %or_ln321_28, 29" [net_hls.cc:345]   --->   Operation 339 'icmp' 'icmp_ln321_29' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_30_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:333]   --->   Operation 340 'load' 'bn_weight_buf_V_30_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 341 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_30_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 1), align 4" [net_hls.cc:334]   --->   Operation 341 'load' 'bn_bias_buf_V_30_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i11 %bn_weight_buf_V_30_l to i25" [net_hls.cc:336]   --->   Operation 342 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln728_59 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_30_loa, i1 false)" [net_hls.cc:337]   --->   Operation 343 'bitconcatenate' 'shl_ln728_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln728_31 = sext i12 %shl_ln728_59 to i15" [net_hls.cc:337]   --->   Operation 344 'sext' 'sext_ln728_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i12 %shl_ln728_59 to i14" [net_hls.cc:337]   --->   Operation 345 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_30)   --->   "%or_ln321_29 = or i6 %shl_ln321, 30" [net_hls.cc:345]   --->   Operation 346 'or' 'or_ln321_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_30 = icmp eq i6 %or_ln321_29, 30" [net_hls.cc:345]   --->   Operation 347 'icmp' 'icmp_ln321_30' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/2] (0.79ns)   --->   "%bn_weight_buf_V_31_l = load i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:333]   --->   Operation 348 'load' 'bn_weight_buf_V_31_l' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 349 [1/2] (0.79ns)   --->   "%bn_bias_buf_V_31_loa = load i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 1), align 2" [net_hls.cc:334]   --->   Operation 349 'load' 'bn_bias_buf_V_31_loa' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i11 %bn_weight_buf_V_31_l to i25" [net_hls.cc:336]   --->   Operation 350 'sext' 'sext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_61 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %bn_bias_buf_V_31_loa, i1 false)" [net_hls.cc:337]   --->   Operation 351 'bitconcatenate' 'shl_ln728_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln728_32 = sext i12 %shl_ln728_61 to i15" [net_hls.cc:337]   --->   Operation 352 'sext' 'sext_ln728_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i12 %shl_ln728_61 to i14" [net_hls.cc:337]   --->   Operation 353 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln321_31)   --->   "%or_ln321_30 = or i6 %shl_ln321, 31" [net_hls.cc:345]   --->   Operation 354 'or' 'or_ln321_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln321_31 = icmp eq i6 %or_ln321_30, 31" [net_hls.cc:345]   --->   Operation 355 'icmp' 'icmp_ln321_31' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (1.05ns)   --->   "%add_ln347_4 = add i19 %zext_ln322_2, %add_ln347_3" [net_hls.cc:347]   --->   Operation 356 'add' 'add_ln347_4' <Predicate = true> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i19 %add_ln347_4 to i20" [net_hls.cc:347]   --->   Operation 357 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i26 %ddr_ptr_V_offset_rea to i28" [net_hls.cc:324]   --->   Operation 358 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:324]   --->   Operation 359 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %add_ln324, %hls_label_21_end ]" [net_hls.cc:324]   --->   Operation 360 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%dest_ptr_0_rec = phi i9 [ 0, %0 ], [ %select_ln324_1, %hls_label_21_end ]" [net_hls.cc:324]   --->   Operation 361 'phi' 'dest_ptr_0_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%index_0 = phi i13 [ %zext_ln323_1, %0 ], [ %select_ln324_3, %hls_label_21_end ]" [net_hls.cc:323]   --->   Operation 362 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%row0_0 = phi i3 [ 0, %0 ], [ %select_ln324_2, %hls_label_21_end ]" [net_hls.cc:324]   --->   Operation 363 'phi' 'row0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%col0_0 = phi i3 [ 0, %0 ], [ %col0, %hls_label_21_end ]"   --->   Operation 364 'phi' 'col0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.87ns)   --->   "%icmp_ln324 = icmp eq i5 %indvar_flatten, -16" [net_hls.cc:324]   --->   Operation 365 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.87ns)   --->   "%add_ln324 = add i5 %indvar_flatten, 1" [net_hls.cc:324]   --->   Operation 366 'add' 'add_ln324' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %1, label %hls_label_21_begin" [net_hls.cc:324]   --->   Operation 367 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.74ns)   --->   "%row0 = add i3 1, %row0_0" [net_hls.cc:324]   --->   Operation 368 'add' 'row0' <Predicate = (!icmp_ln324)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.69ns)   --->   "%icmp_ln325 = icmp eq i3 %col0_0, -4" [net_hls.cc:325]   --->   Operation 369 'icmp' 'icmp_ln325' <Predicate = (!icmp_ln324)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.27ns)   --->   "%select_ln324 = select i1 %icmp_ln325, i3 0, i3 %col0_0" [net_hls.cc:324]   --->   Operation 370 'select' 'select_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.27ns)   --->   "%select_ln324_2 = select i1 %icmp_ln325, i3 %row0, i3 %row0_0" [net_hls.cc:324]   --->   Operation 371 'select' 'select_ln324_2' <Predicate = (!icmp_ln324)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [net_hls.cc:325]   --->   Operation 372 'specregionbegin' 'tmp' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321, label %branch1984, label %branch2016" [net_hls.cc:345]   --->   Operation 373 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.74ns)   --->   "%col0 = add i3 %select_ln324, 1" [net_hls.cc:325]   --->   Operation 374 'add' 'col0' <Predicate = (!icmp_ln324)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln324 = shl i3 %select_ln324_2, 1" [net_hls.cc:324]   --->   Operation 375 'shl' 'shl_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln324 = or i3 %shl_ln324, 1" [net_hls.cc:324]   --->   Operation 376 'or' 'or_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i3 %or_ln324 to i7" [net_hls.cc:332]   --->   Operation 377 'zext' 'zext_ln332' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %or_ln324, i3 0)" [net_hls.cc:332]   --->   Operation 378 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i6 %tmp_4 to i7" [net_hls.cc:332]   --->   Operation 379 'zext' 'zext_ln332_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln332 = add i7 %zext_ln332_1, %zext_ln332" [net_hls.cc:332]   --->   Operation 380 'add' 'add_ln332' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln328 = shl i3 %select_ln324, 1" [net_hls.cc:328]   --->   Operation 381 'shl' 'shl_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%col = or i3 %shl_ln328, 1" [net_hls.cc:328]   --->   Operation 382 'or' 'col' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln332_2 = zext i3 %col to i7" [net_hls.cc:332]   --->   Operation 383 'zext' 'zext_ln332_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln332_1 = add i7 %zext_ln332_2, %add_ln332" [net_hls.cc:332]   --->   Operation 384 'add' 'add_ln332_1' <Predicate = (!icmp_ln324)> <Delay = 1.05> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln332_3 = zext i7 %add_ln332_1 to i64" [net_hls.cc:332]   --->   Operation 385 'zext' 'zext_ln332_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%FM_buf0_V_0_addr = getelementptr [81 x i9]* @FM_buf0_V_0, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 386 'getelementptr' 'FM_buf0_V_0_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%FM_buf0_V_1_addr = getelementptr [81 x i9]* @FM_buf0_V_1, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 387 'getelementptr' 'FM_buf0_V_1_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%FM_buf0_V_10_addr = getelementptr [81 x i9]* @FM_buf0_V_10, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 388 'getelementptr' 'FM_buf0_V_10_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%FM_buf0_V_11_addr = getelementptr [81 x i9]* @FM_buf0_V_11, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 389 'getelementptr' 'FM_buf0_V_11_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%FM_buf0_V_12_addr = getelementptr [81 x i9]* @FM_buf0_V_12, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 390 'getelementptr' 'FM_buf0_V_12_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%FM_buf0_V_13_addr = getelementptr [81 x i9]* @FM_buf0_V_13, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 391 'getelementptr' 'FM_buf0_V_13_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%FM_buf0_V_14_addr = getelementptr [81 x i9]* @FM_buf0_V_14, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 392 'getelementptr' 'FM_buf0_V_14_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%FM_buf0_V_15_addr = getelementptr [81 x i9]* @FM_buf0_V_15, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 393 'getelementptr' 'FM_buf0_V_15_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%FM_buf0_V_16_addr = getelementptr [81 x i9]* @FM_buf0_V_16, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 394 'getelementptr' 'FM_buf0_V_16_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%FM_buf0_V_17_addr = getelementptr [81 x i9]* @FM_buf0_V_17, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 395 'getelementptr' 'FM_buf0_V_17_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%FM_buf0_V_18_addr = getelementptr [81 x i9]* @FM_buf0_V_18, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 396 'getelementptr' 'FM_buf0_V_18_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%FM_buf0_V_19_addr = getelementptr [81 x i9]* @FM_buf0_V_19, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 397 'getelementptr' 'FM_buf0_V_19_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%FM_buf0_V_2_addr = getelementptr [81 x i9]* @FM_buf0_V_2, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 398 'getelementptr' 'FM_buf0_V_2_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%FM_buf0_V_20_addr = getelementptr [81 x i9]* @FM_buf0_V_20, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 399 'getelementptr' 'FM_buf0_V_20_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns)   --->   "%FM_buf0_V_21_addr = getelementptr [81 x i9]* @FM_buf0_V_21, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 400 'getelementptr' 'FM_buf0_V_21_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 401 [1/1] (0.00ns)   --->   "%FM_buf0_V_22_addr = getelementptr [81 x i9]* @FM_buf0_V_22, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 401 'getelementptr' 'FM_buf0_V_22_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns)   --->   "%FM_buf0_V_23_addr = getelementptr [81 x i9]* @FM_buf0_V_23, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 402 'getelementptr' 'FM_buf0_V_23_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns)   --->   "%FM_buf0_V_24_addr = getelementptr [81 x i9]* @FM_buf0_V_24, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 403 'getelementptr' 'FM_buf0_V_24_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%FM_buf0_V_25_addr = getelementptr [81 x i9]* @FM_buf0_V_25, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 404 'getelementptr' 'FM_buf0_V_25_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%FM_buf0_V_26_addr = getelementptr [81 x i9]* @FM_buf0_V_26, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 405 'getelementptr' 'FM_buf0_V_26_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%FM_buf0_V_27_addr = getelementptr [81 x i9]* @FM_buf0_V_27, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 406 'getelementptr' 'FM_buf0_V_27_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%FM_buf0_V_28_addr = getelementptr [81 x i9]* @FM_buf0_V_28, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 407 'getelementptr' 'FM_buf0_V_28_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%FM_buf0_V_29_addr = getelementptr [81 x i9]* @FM_buf0_V_29, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 408 'getelementptr' 'FM_buf0_V_29_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%FM_buf0_V_3_addr = getelementptr [81 x i9]* @FM_buf0_V_3, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 409 'getelementptr' 'FM_buf0_V_3_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 410 [1/1] (0.00ns)   --->   "%FM_buf0_V_30_addr = getelementptr [81 x i9]* @FM_buf0_V_30, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 410 'getelementptr' 'FM_buf0_V_30_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%FM_buf0_V_31_addr = getelementptr [81 x i9]* @FM_buf0_V_31, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 411 'getelementptr' 'FM_buf0_V_31_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%FM_buf0_V_4_addr = getelementptr [81 x i9]* @FM_buf0_V_4, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 412 'getelementptr' 'FM_buf0_V_4_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%FM_buf0_V_5_addr = getelementptr [81 x i9]* @FM_buf0_V_5, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 413 'getelementptr' 'FM_buf0_V_5_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%FM_buf0_V_6_addr = getelementptr [81 x i9]* @FM_buf0_V_6, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 414 'getelementptr' 'FM_buf0_V_6_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.00ns)   --->   "%FM_buf0_V_7_addr = getelementptr [81 x i9]* @FM_buf0_V_7, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 415 'getelementptr' 'FM_buf0_V_7_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%FM_buf0_V_8_addr = getelementptr [81 x i9]* @FM_buf0_V_8, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 416 'getelementptr' 'FM_buf0_V_8_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%FM_buf0_V_9_addr = getelementptr [81 x i9]* @FM_buf0_V_9, i64 0, i64 %zext_ln332_3" [net_hls.cc:332]   --->   Operation 417 'getelementptr' 'FM_buf0_V_9_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_0_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_0, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 418 'getelementptr' 'FM_buf_acc0_V_0_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_1_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_1, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 419 'getelementptr' 'FM_buf_acc0_V_1_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_10_add = getelementptr [81 x i14]* @FM_buf_acc0_V_10, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 420 'getelementptr' 'FM_buf_acc0_V_10_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_11_add = getelementptr [81 x i14]* @FM_buf_acc0_V_11, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 421 'getelementptr' 'FM_buf_acc0_V_11_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_12_add = getelementptr [81 x i14]* @FM_buf_acc0_V_12, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 422 'getelementptr' 'FM_buf_acc0_V_12_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_13_add = getelementptr [81 x i14]* @FM_buf_acc0_V_13, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 423 'getelementptr' 'FM_buf_acc0_V_13_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_14_add = getelementptr [81 x i14]* @FM_buf_acc0_V_14, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 424 'getelementptr' 'FM_buf_acc0_V_14_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_15_add = getelementptr [81 x i14]* @FM_buf_acc0_V_15, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 425 'getelementptr' 'FM_buf_acc0_V_15_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_16_add = getelementptr [81 x i14]* @FM_buf_acc0_V_16, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 426 'getelementptr' 'FM_buf_acc0_V_16_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_17_add = getelementptr [81 x i14]* @FM_buf_acc0_V_17, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 427 'getelementptr' 'FM_buf_acc0_V_17_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_18_add = getelementptr [81 x i14]* @FM_buf_acc0_V_18, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 428 'getelementptr' 'FM_buf_acc0_V_18_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_19_add = getelementptr [81 x i14]* @FM_buf_acc0_V_19, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 429 'getelementptr' 'FM_buf_acc0_V_19_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_2_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_2, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 430 'getelementptr' 'FM_buf_acc0_V_2_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_20_add = getelementptr [81 x i14]* @FM_buf_acc0_V_20, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 431 'getelementptr' 'FM_buf_acc0_V_20_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_21_add = getelementptr [81 x i14]* @FM_buf_acc0_V_21, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 432 'getelementptr' 'FM_buf_acc0_V_21_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_22_add = getelementptr [81 x i14]* @FM_buf_acc0_V_22, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 433 'getelementptr' 'FM_buf_acc0_V_22_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_23_add = getelementptr [81 x i14]* @FM_buf_acc0_V_23, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 434 'getelementptr' 'FM_buf_acc0_V_23_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_24_add = getelementptr [81 x i14]* @FM_buf_acc0_V_24, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 435 'getelementptr' 'FM_buf_acc0_V_24_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_25_add = getelementptr [81 x i14]* @FM_buf_acc0_V_25, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 436 'getelementptr' 'FM_buf_acc0_V_25_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_26_add = getelementptr [81 x i14]* @FM_buf_acc0_V_26, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 437 'getelementptr' 'FM_buf_acc0_V_26_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_27_add = getelementptr [81 x i14]* @FM_buf_acc0_V_27, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 438 'getelementptr' 'FM_buf_acc0_V_27_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_28_add = getelementptr [81 x i14]* @FM_buf_acc0_V_28, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 439 'getelementptr' 'FM_buf_acc0_V_28_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_29_add = getelementptr [81 x i14]* @FM_buf_acc0_V_29, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 440 'getelementptr' 'FM_buf_acc0_V_29_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_3_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_3, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 441 'getelementptr' 'FM_buf_acc0_V_3_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_30_add = getelementptr [81 x i14]* @FM_buf_acc0_V_30, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 442 'getelementptr' 'FM_buf_acc0_V_30_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_31_add = getelementptr [81 x i14]* @FM_buf_acc0_V_31, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 443 'getelementptr' 'FM_buf_acc0_V_31_add' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_4_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_4, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 444 'getelementptr' 'FM_buf_acc0_V_4_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_5_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_5, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 445 'getelementptr' 'FM_buf_acc0_V_5_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_6_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_6, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 446 'getelementptr' 'FM_buf_acc0_V_6_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_7_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_7, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 447 'getelementptr' 'FM_buf_acc0_V_7_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_8_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_8, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 448 'getelementptr' 'FM_buf_acc0_V_8_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%FM_buf_acc0_V_9_addr = getelementptr [81 x i14]* @FM_buf_acc0_V_9, i64 0, i64 %zext_ln332_3" [net_hls.cc:335]   --->   Operation 449 'getelementptr' 'FM_buf_acc0_V_9_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 450 [2/2] (0.78ns)   --->   "%FM_buf0_V_0_load = load i9* %FM_buf0_V_0_addr, align 2" [net_hls.cc:332]   --->   Operation 450 'load' 'FM_buf0_V_0_load' <Predicate = (!icmp_ln324)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 451 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2" [net_hls.cc:335]   --->   Operation 451 'load' 'FM_buf_acc0_V_0_load' <Predicate = (!icmp_ln324)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 452 [2/2] (0.78ns)   --->   "%FM_buf0_V_1_load = load i9* %FM_buf0_V_1_addr, align 2" [net_hls.cc:332]   --->   Operation 452 'load' 'FM_buf0_V_1_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 453 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2" [net_hls.cc:335]   --->   Operation 453 'load' 'FM_buf_acc0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_1, label %branch1921, label %branch1953" [net_hls.cc:345]   --->   Operation 454 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 455 [2/2] (0.78ns)   --->   "%FM_buf0_V_2_load = load i9* %FM_buf0_V_2_addr, align 2" [net_hls.cc:332]   --->   Operation 455 'load' 'FM_buf0_V_2_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 456 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2" [net_hls.cc:335]   --->   Operation 456 'load' 'FM_buf_acc0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_2, label %branch1858, label %branch1890" [net_hls.cc:345]   --->   Operation 457 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 458 [2/2] (0.78ns)   --->   "%FM_buf0_V_3_load = load i9* %FM_buf0_V_3_addr, align 2" [net_hls.cc:332]   --->   Operation 458 'load' 'FM_buf0_V_3_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 459 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2" [net_hls.cc:335]   --->   Operation 459 'load' 'FM_buf_acc0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 460 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_3, label %branch1795, label %branch1827" [net_hls.cc:345]   --->   Operation 460 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 461 [2/2] (0.78ns)   --->   "%FM_buf0_V_4_load = load i9* %FM_buf0_V_4_addr, align 2" [net_hls.cc:332]   --->   Operation 461 'load' 'FM_buf0_V_4_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 462 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2" [net_hls.cc:335]   --->   Operation 462 'load' 'FM_buf_acc0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_4, label %branch1732, label %branch1764" [net_hls.cc:345]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 464 [2/2] (0.78ns)   --->   "%FM_buf0_V_5_load = load i9* %FM_buf0_V_5_addr, align 2" [net_hls.cc:332]   --->   Operation 464 'load' 'FM_buf0_V_5_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 465 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2" [net_hls.cc:335]   --->   Operation 465 'load' 'FM_buf_acc0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_5, label %branch1669, label %branch1701" [net_hls.cc:345]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 467 [2/2] (0.78ns)   --->   "%FM_buf0_V_6_load = load i9* %FM_buf0_V_6_addr, align 2" [net_hls.cc:332]   --->   Operation 467 'load' 'FM_buf0_V_6_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 468 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2" [net_hls.cc:335]   --->   Operation 468 'load' 'FM_buf_acc0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_6, label %branch1606, label %branch1638" [net_hls.cc:345]   --->   Operation 469 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [2/2] (0.78ns)   --->   "%FM_buf0_V_7_load = load i9* %FM_buf0_V_7_addr, align 2" [net_hls.cc:332]   --->   Operation 470 'load' 'FM_buf0_V_7_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 471 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2" [net_hls.cc:335]   --->   Operation 471 'load' 'FM_buf_acc0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_7, label %branch1543, label %branch1575" [net_hls.cc:345]   --->   Operation 472 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 473 [2/2] (0.78ns)   --->   "%FM_buf0_V_8_load = load i9* %FM_buf0_V_8_addr, align 2" [net_hls.cc:332]   --->   Operation 473 'load' 'FM_buf0_V_8_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 474 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2" [net_hls.cc:335]   --->   Operation 474 'load' 'FM_buf_acc0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_8, label %branch1480, label %branch1512" [net_hls.cc:345]   --->   Operation 475 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 476 [2/2] (0.78ns)   --->   "%FM_buf0_V_9_load = load i9* %FM_buf0_V_9_addr, align 2" [net_hls.cc:332]   --->   Operation 476 'load' 'FM_buf0_V_9_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 477 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2" [net_hls.cc:335]   --->   Operation 477 'load' 'FM_buf_acc0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_9, label %branch1417, label %branch1449" [net_hls.cc:345]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 479 [2/2] (0.78ns)   --->   "%FM_buf0_V_10_load = load i9* %FM_buf0_V_10_addr, align 2" [net_hls.cc:332]   --->   Operation 479 'load' 'FM_buf0_V_10_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 480 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2" [net_hls.cc:335]   --->   Operation 480 'load' 'FM_buf_acc0_V_10_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_10, label %branch1354, label %branch1386" [net_hls.cc:345]   --->   Operation 481 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 482 [2/2] (0.78ns)   --->   "%FM_buf0_V_11_load = load i9* %FM_buf0_V_11_addr, align 2" [net_hls.cc:332]   --->   Operation 482 'load' 'FM_buf0_V_11_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 483 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2" [net_hls.cc:335]   --->   Operation 483 'load' 'FM_buf_acc0_V_11_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_11, label %branch1291, label %branch1323" [net_hls.cc:345]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [2/2] (0.78ns)   --->   "%FM_buf0_V_12_load = load i9* %FM_buf0_V_12_addr, align 2" [net_hls.cc:332]   --->   Operation 485 'load' 'FM_buf0_V_12_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 486 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2" [net_hls.cc:335]   --->   Operation 486 'load' 'FM_buf_acc0_V_12_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_12, label %branch1228, label %branch1260" [net_hls.cc:345]   --->   Operation 487 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (0.78ns)   --->   "%FM_buf0_V_13_load = load i9* %FM_buf0_V_13_addr, align 2" [net_hls.cc:332]   --->   Operation 488 'load' 'FM_buf0_V_13_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 489 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2" [net_hls.cc:335]   --->   Operation 489 'load' 'FM_buf_acc0_V_13_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_13, label %branch1165, label %branch1197" [net_hls.cc:345]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 491 [2/2] (0.78ns)   --->   "%FM_buf0_V_14_load = load i9* %FM_buf0_V_14_addr, align 2" [net_hls.cc:332]   --->   Operation 491 'load' 'FM_buf0_V_14_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 492 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2" [net_hls.cc:335]   --->   Operation 492 'load' 'FM_buf_acc0_V_14_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_14, label %branch1102, label %branch1134" [net_hls.cc:345]   --->   Operation 493 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (0.78ns)   --->   "%FM_buf0_V_15_load = load i9* %FM_buf0_V_15_addr, align 2" [net_hls.cc:332]   --->   Operation 494 'load' 'FM_buf0_V_15_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 495 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2" [net_hls.cc:335]   --->   Operation 495 'load' 'FM_buf_acc0_V_15_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_15, label %branch1039, label %branch1071" [net_hls.cc:345]   --->   Operation 496 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [2/2] (0.78ns)   --->   "%FM_buf0_V_16_load = load i9* %FM_buf0_V_16_addr, align 2" [net_hls.cc:332]   --->   Operation 497 'load' 'FM_buf0_V_16_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 498 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2" [net_hls.cc:335]   --->   Operation 498 'load' 'FM_buf_acc0_V_16_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_16, label %branch976, label %branch1008" [net_hls.cc:345]   --->   Operation 499 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 500 [2/2] (0.78ns)   --->   "%FM_buf0_V_17_load = load i9* %FM_buf0_V_17_addr, align 2" [net_hls.cc:332]   --->   Operation 500 'load' 'FM_buf0_V_17_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 501 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2" [net_hls.cc:335]   --->   Operation 501 'load' 'FM_buf_acc0_V_17_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_17, label %branch913, label %branch945" [net_hls.cc:345]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 503 [2/2] (0.78ns)   --->   "%FM_buf0_V_18_load = load i9* %FM_buf0_V_18_addr, align 2" [net_hls.cc:332]   --->   Operation 503 'load' 'FM_buf0_V_18_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 504 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2" [net_hls.cc:335]   --->   Operation 504 'load' 'FM_buf_acc0_V_18_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_18, label %branch850, label %branch882" [net_hls.cc:345]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 506 [2/2] (0.78ns)   --->   "%FM_buf0_V_19_load = load i9* %FM_buf0_V_19_addr, align 2" [net_hls.cc:332]   --->   Operation 506 'load' 'FM_buf0_V_19_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 507 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2" [net_hls.cc:335]   --->   Operation 507 'load' 'FM_buf_acc0_V_19_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_19, label %branch787, label %branch819" [net_hls.cc:345]   --->   Operation 508 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 509 [2/2] (0.78ns)   --->   "%FM_buf0_V_20_load = load i9* %FM_buf0_V_20_addr, align 2" [net_hls.cc:332]   --->   Operation 509 'load' 'FM_buf0_V_20_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 510 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2" [net_hls.cc:335]   --->   Operation 510 'load' 'FM_buf_acc0_V_20_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_20, label %branch724, label %branch756" [net_hls.cc:345]   --->   Operation 511 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [2/2] (0.78ns)   --->   "%FM_buf0_V_21_load = load i9* %FM_buf0_V_21_addr, align 2" [net_hls.cc:332]   --->   Operation 512 'load' 'FM_buf0_V_21_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 513 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2" [net_hls.cc:335]   --->   Operation 513 'load' 'FM_buf_acc0_V_21_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_21, label %branch661, label %branch693" [net_hls.cc:345]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 515 [2/2] (0.78ns)   --->   "%FM_buf0_V_22_load = load i9* %FM_buf0_V_22_addr, align 2" [net_hls.cc:332]   --->   Operation 515 'load' 'FM_buf0_V_22_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 516 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2" [net_hls.cc:335]   --->   Operation 516 'load' 'FM_buf_acc0_V_22_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_22, label %branch598, label %branch630" [net_hls.cc:345]   --->   Operation 517 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [2/2] (0.78ns)   --->   "%FM_buf0_V_23_load = load i9* %FM_buf0_V_23_addr, align 2" [net_hls.cc:332]   --->   Operation 518 'load' 'FM_buf0_V_23_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 519 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2" [net_hls.cc:335]   --->   Operation 519 'load' 'FM_buf_acc0_V_23_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_23, label %branch535, label %branch567" [net_hls.cc:345]   --->   Operation 520 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 521 [2/2] (0.78ns)   --->   "%FM_buf0_V_24_load = load i9* %FM_buf0_V_24_addr, align 2" [net_hls.cc:332]   --->   Operation 521 'load' 'FM_buf0_V_24_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 522 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2" [net_hls.cc:335]   --->   Operation 522 'load' 'FM_buf_acc0_V_24_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_24, label %branch472, label %branch504" [net_hls.cc:345]   --->   Operation 523 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [2/2] (0.78ns)   --->   "%FM_buf0_V_25_load = load i9* %FM_buf0_V_25_addr, align 2" [net_hls.cc:332]   --->   Operation 524 'load' 'FM_buf0_V_25_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 525 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2" [net_hls.cc:335]   --->   Operation 525 'load' 'FM_buf_acc0_V_25_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_25, label %branch409, label %branch441" [net_hls.cc:345]   --->   Operation 526 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [2/2] (0.78ns)   --->   "%FM_buf0_V_26_load = load i9* %FM_buf0_V_26_addr, align 2" [net_hls.cc:332]   --->   Operation 527 'load' 'FM_buf0_V_26_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 528 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2" [net_hls.cc:335]   --->   Operation 528 'load' 'FM_buf_acc0_V_26_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_26, label %branch346, label %branch378" [net_hls.cc:345]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [2/2] (0.78ns)   --->   "%FM_buf0_V_27_load = load i9* %FM_buf0_V_27_addr, align 2" [net_hls.cc:332]   --->   Operation 530 'load' 'FM_buf0_V_27_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 531 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2" [net_hls.cc:335]   --->   Operation 531 'load' 'FM_buf_acc0_V_27_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_27, label %branch283, label %branch315" [net_hls.cc:345]   --->   Operation 532 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [2/2] (0.78ns)   --->   "%FM_buf0_V_28_load = load i9* %FM_buf0_V_28_addr, align 2" [net_hls.cc:332]   --->   Operation 533 'load' 'FM_buf0_V_28_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 534 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2" [net_hls.cc:335]   --->   Operation 534 'load' 'FM_buf_acc0_V_28_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_28, label %branch220, label %branch252" [net_hls.cc:345]   --->   Operation 535 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [2/2] (0.78ns)   --->   "%FM_buf0_V_29_load = load i9* %FM_buf0_V_29_addr, align 2" [net_hls.cc:332]   --->   Operation 536 'load' 'FM_buf0_V_29_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 537 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2" [net_hls.cc:335]   --->   Operation 537 'load' 'FM_buf_acc0_V_29_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_29, label %branch157, label %branch189" [net_hls.cc:345]   --->   Operation 538 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [2/2] (0.78ns)   --->   "%FM_buf0_V_30_load = load i9* %FM_buf0_V_30_addr, align 2" [net_hls.cc:332]   --->   Operation 539 'load' 'FM_buf0_V_30_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 540 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2" [net_hls.cc:335]   --->   Operation 540 'load' 'FM_buf_acc0_V_30_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_30, label %branch94, label %branch126" [net_hls.cc:345]   --->   Operation 541 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [2/2] (0.78ns)   --->   "%FM_buf0_V_31_load = load i9* %FM_buf0_V_31_addr, align 2" [net_hls.cc:332]   --->   Operation 542 'load' 'FM_buf0_V_31_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 543 [2/2] (1.35ns)   --->   "%FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2" [net_hls.cc:335]   --->   Operation 543 'load' 'FM_buf_acc0_V_31_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "br i1 %icmp_ln321_31, label %branch31, label %branch63" [net_hls.cc:345]   --->   Operation 544 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 545 [1/2] (0.78ns)   --->   "%FM_buf0_V_0_load = load i9* %FM_buf0_V_0_addr, align 2" [net_hls.cc:332]   --->   Operation 545 'load' 'FM_buf0_V_0_load' <Predicate = (!icmp_ln324)> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 546 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_0_load = load i14* %FM_buf_acc0_V_0_addr, align 2" [net_hls.cc:335]   --->   Operation 546 'load' 'FM_buf_acc0_V_0_load' <Predicate = (!icmp_ln324)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %FM_buf_acc0_V_0_load to i15" [net_hls.cc:335]   --->   Operation 547 'sext' 'sext_ln703' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_0_load, i2 0)" [net_hls.cc:335]   --->   Operation 548 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln728_33 = sext i11 %shl_ln3 to i15" [net_hls.cc:335]   --->   Operation 549 'sext' 'sext_ln728_33' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i11 %shl_ln3 to i14" [net_hls.cc:335]   --->   Operation 550 'sext' 'sext_ln1192_33' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.98ns)   --->   "%add_ln1192 = add nsw i15 %sext_ln728_33, %sext_ln703" [net_hls.cc:335]   --->   Operation 551 'add' 'add_ln1192' <Predicate = (!icmp_ln324)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)" [net_hls.cc:335]   --->   Operation 552 'bitselect' 'tmp_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.98ns)   --->   "%add_ln703 = add i14 %FM_buf_acc0_V_0_load, %sext_ln1192_33" [net_hls.cc:335]   --->   Operation 553 'add' 'add_ln703' <Predicate = (!icmp_ln324)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [net_hls.cc:335]   --->   Operation 554 'bitselect' 'tmp_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 555 [1/2] (0.78ns)   --->   "%FM_buf0_V_1_load = load i9* %FM_buf0_V_1_addr, align 2" [net_hls.cc:332]   --->   Operation 555 'load' 'FM_buf0_V_1_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 556 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_1_load = load i14* %FM_buf_acc0_V_1_addr, align 2" [net_hls.cc:335]   --->   Operation 556 'load' 'FM_buf_acc0_V_1_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i14 %FM_buf_acc0_V_1_load to i15" [net_hls.cc:335]   --->   Operation 557 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_1_load, i2 0)" [net_hls.cc:335]   --->   Operation 558 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln728_34 = sext i11 %shl_ln728_2 to i15" [net_hls.cc:335]   --->   Operation 559 'sext' 'sext_ln728_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i11 %shl_ln728_2 to i14" [net_hls.cc:335]   --->   Operation 560 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.98ns)   --->   "%add_ln1192_4 = add nsw i15 %sext_ln728_34, %sext_ln703_2" [net_hls.cc:335]   --->   Operation 561 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_4, i32 14)" [net_hls.cc:335]   --->   Operation 562 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.98ns)   --->   "%add_ln703_2 = add i14 %FM_buf_acc0_V_1_load, %sext_ln1192_34" [net_hls.cc:335]   --->   Operation 563 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_2, i32 13)" [net_hls.cc:335]   --->   Operation 564 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 565 [1/2] (0.78ns)   --->   "%FM_buf0_V_2_load = load i9* %FM_buf0_V_2_addr, align 2" [net_hls.cc:332]   --->   Operation 565 'load' 'FM_buf0_V_2_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 566 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_2_load = load i14* %FM_buf_acc0_V_2_addr, align 2" [net_hls.cc:335]   --->   Operation 566 'load' 'FM_buf_acc0_V_2_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i14 %FM_buf_acc0_V_2_load to i15" [net_hls.cc:335]   --->   Operation 567 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_2_load, i2 0)" [net_hls.cc:335]   --->   Operation 568 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln728_35 = sext i11 %shl_ln728_4 to i15" [net_hls.cc:335]   --->   Operation 569 'sext' 'sext_ln728_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i11 %shl_ln728_4 to i14" [net_hls.cc:335]   --->   Operation 570 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.98ns)   --->   "%add_ln1192_6 = add nsw i15 %sext_ln728_35, %sext_ln703_4" [net_hls.cc:335]   --->   Operation 571 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_6, i32 14)" [net_hls.cc:335]   --->   Operation 572 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.98ns)   --->   "%add_ln703_4 = add i14 %FM_buf_acc0_V_2_load, %sext_ln1192_35" [net_hls.cc:335]   --->   Operation 573 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_4, i32 13)" [net_hls.cc:335]   --->   Operation 574 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 575 [1/2] (0.78ns)   --->   "%FM_buf0_V_3_load = load i9* %FM_buf0_V_3_addr, align 2" [net_hls.cc:332]   --->   Operation 575 'load' 'FM_buf0_V_3_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 576 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_3_load = load i14* %FM_buf_acc0_V_3_addr, align 2" [net_hls.cc:335]   --->   Operation 576 'load' 'FM_buf_acc0_V_3_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i14 %FM_buf_acc0_V_3_load to i15" [net_hls.cc:335]   --->   Operation 577 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_3_load, i2 0)" [net_hls.cc:335]   --->   Operation 578 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln728_36 = sext i11 %shl_ln728_6 to i15" [net_hls.cc:335]   --->   Operation 579 'sext' 'sext_ln728_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i11 %shl_ln728_6 to i14" [net_hls.cc:335]   --->   Operation 580 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.98ns)   --->   "%add_ln1192_8 = add nsw i15 %sext_ln728_36, %sext_ln703_6" [net_hls.cc:335]   --->   Operation 581 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_8, i32 14)" [net_hls.cc:335]   --->   Operation 582 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.98ns)   --->   "%add_ln703_6 = add i14 %FM_buf_acc0_V_3_load, %sext_ln1192_36" [net_hls.cc:335]   --->   Operation 583 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_6, i32 13)" [net_hls.cc:335]   --->   Operation 584 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 585 [1/2] (0.78ns)   --->   "%FM_buf0_V_4_load = load i9* %FM_buf0_V_4_addr, align 2" [net_hls.cc:332]   --->   Operation 585 'load' 'FM_buf0_V_4_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 586 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_4_load = load i14* %FM_buf_acc0_V_4_addr, align 2" [net_hls.cc:335]   --->   Operation 586 'load' 'FM_buf_acc0_V_4_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i14 %FM_buf_acc0_V_4_load to i15" [net_hls.cc:335]   --->   Operation 587 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln728_8 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_4_load, i2 0)" [net_hls.cc:335]   --->   Operation 588 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln728_37 = sext i11 %shl_ln728_8 to i15" [net_hls.cc:335]   --->   Operation 589 'sext' 'sext_ln728_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i11 %shl_ln728_8 to i14" [net_hls.cc:335]   --->   Operation 590 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.98ns)   --->   "%add_ln1192_10 = add nsw i15 %sext_ln728_37, %sext_ln703_8" [net_hls.cc:335]   --->   Operation 591 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_10, i32 14)" [net_hls.cc:335]   --->   Operation 592 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.98ns)   --->   "%add_ln703_8 = add i14 %FM_buf_acc0_V_4_load, %sext_ln1192_37" [net_hls.cc:335]   --->   Operation 593 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_8, i32 13)" [net_hls.cc:335]   --->   Operation 594 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 595 [1/2] (0.78ns)   --->   "%FM_buf0_V_5_load = load i9* %FM_buf0_V_5_addr, align 2" [net_hls.cc:332]   --->   Operation 595 'load' 'FM_buf0_V_5_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 596 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_5_load = load i14* %FM_buf_acc0_V_5_addr, align 2" [net_hls.cc:335]   --->   Operation 596 'load' 'FM_buf_acc0_V_5_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i14 %FM_buf_acc0_V_5_load to i15" [net_hls.cc:335]   --->   Operation 597 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%shl_ln728_10 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_5_load, i2 0)" [net_hls.cc:335]   --->   Operation 598 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln728_38 = sext i11 %shl_ln728_10 to i15" [net_hls.cc:335]   --->   Operation 599 'sext' 'sext_ln728_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i11 %shl_ln728_10 to i14" [net_hls.cc:335]   --->   Operation 600 'sext' 'sext_ln1192_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.98ns)   --->   "%add_ln1192_12 = add nsw i15 %sext_ln728_38, %sext_ln703_10" [net_hls.cc:335]   --->   Operation 601 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_12, i32 14)" [net_hls.cc:335]   --->   Operation 602 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.98ns)   --->   "%add_ln703_10 = add i14 %FM_buf_acc0_V_5_load, %sext_ln1192_38" [net_hls.cc:335]   --->   Operation 603 'add' 'add_ln703_10' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_10, i32 13)" [net_hls.cc:335]   --->   Operation 604 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 605 [1/2] (0.78ns)   --->   "%FM_buf0_V_6_load = load i9* %FM_buf0_V_6_addr, align 2" [net_hls.cc:332]   --->   Operation 605 'load' 'FM_buf0_V_6_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 606 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_6_load = load i14* %FM_buf_acc0_V_6_addr, align 2" [net_hls.cc:335]   --->   Operation 606 'load' 'FM_buf_acc0_V_6_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i14 %FM_buf_acc0_V_6_load to i15" [net_hls.cc:335]   --->   Operation 607 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln728_12 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_6_load, i2 0)" [net_hls.cc:335]   --->   Operation 608 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln728_39 = sext i11 %shl_ln728_12 to i15" [net_hls.cc:335]   --->   Operation 609 'sext' 'sext_ln728_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i11 %shl_ln728_12 to i14" [net_hls.cc:335]   --->   Operation 610 'sext' 'sext_ln1192_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.98ns)   --->   "%add_ln1192_14 = add nsw i15 %sext_ln728_39, %sext_ln703_12" [net_hls.cc:335]   --->   Operation 611 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_14, i32 14)" [net_hls.cc:335]   --->   Operation 612 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (0.98ns)   --->   "%add_ln703_12 = add i14 %FM_buf_acc0_V_6_load, %sext_ln1192_39" [net_hls.cc:335]   --->   Operation 613 'add' 'add_ln703_12' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_12, i32 13)" [net_hls.cc:335]   --->   Operation 614 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 615 [1/2] (0.78ns)   --->   "%FM_buf0_V_7_load = load i9* %FM_buf0_V_7_addr, align 2" [net_hls.cc:332]   --->   Operation 615 'load' 'FM_buf0_V_7_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 616 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_7_load = load i14* %FM_buf_acc0_V_7_addr, align 2" [net_hls.cc:335]   --->   Operation 616 'load' 'FM_buf_acc0_V_7_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i14 %FM_buf_acc0_V_7_load to i15" [net_hls.cc:335]   --->   Operation 617 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln728_14 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_7_load, i2 0)" [net_hls.cc:335]   --->   Operation 618 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln728_40 = sext i11 %shl_ln728_14 to i15" [net_hls.cc:335]   --->   Operation 619 'sext' 'sext_ln728_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln1192_40 = sext i11 %shl_ln728_14 to i14" [net_hls.cc:335]   --->   Operation 620 'sext' 'sext_ln1192_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.98ns)   --->   "%add_ln1192_16 = add nsw i15 %sext_ln728_40, %sext_ln703_14" [net_hls.cc:335]   --->   Operation 621 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_16, i32 14)" [net_hls.cc:335]   --->   Operation 622 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.98ns)   --->   "%add_ln703_14 = add i14 %FM_buf_acc0_V_7_load, %sext_ln1192_40" [net_hls.cc:335]   --->   Operation 623 'add' 'add_ln703_14' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_14, i32 13)" [net_hls.cc:335]   --->   Operation 624 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 625 [1/2] (0.78ns)   --->   "%FM_buf0_V_8_load = load i9* %FM_buf0_V_8_addr, align 2" [net_hls.cc:332]   --->   Operation 625 'load' 'FM_buf0_V_8_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 626 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_8_load = load i14* %FM_buf_acc0_V_8_addr, align 2" [net_hls.cc:335]   --->   Operation 626 'load' 'FM_buf_acc0_V_8_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i14 %FM_buf_acc0_V_8_load to i15" [net_hls.cc:335]   --->   Operation 627 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%shl_ln728_16 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_8_load, i2 0)" [net_hls.cc:335]   --->   Operation 628 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln728_41 = sext i11 %shl_ln728_16 to i15" [net_hls.cc:335]   --->   Operation 629 'sext' 'sext_ln728_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1192_41 = sext i11 %shl_ln728_16 to i14" [net_hls.cc:335]   --->   Operation 630 'sext' 'sext_ln1192_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.98ns)   --->   "%add_ln1192_18 = add nsw i15 %sext_ln728_41, %sext_ln703_16" [net_hls.cc:335]   --->   Operation 631 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_18, i32 14)" [net_hls.cc:335]   --->   Operation 632 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.98ns)   --->   "%add_ln703_16 = add i14 %FM_buf_acc0_V_8_load, %sext_ln1192_41" [net_hls.cc:335]   --->   Operation 633 'add' 'add_ln703_16' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_16, i32 13)" [net_hls.cc:335]   --->   Operation 634 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 635 [1/2] (0.78ns)   --->   "%FM_buf0_V_9_load = load i9* %FM_buf0_V_9_addr, align 2" [net_hls.cc:332]   --->   Operation 635 'load' 'FM_buf0_V_9_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 636 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_9_load = load i14* %FM_buf_acc0_V_9_addr, align 2" [net_hls.cc:335]   --->   Operation 636 'load' 'FM_buf_acc0_V_9_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i14 %FM_buf_acc0_V_9_load to i15" [net_hls.cc:335]   --->   Operation 637 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln728_18 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_9_load, i2 0)" [net_hls.cc:335]   --->   Operation 638 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln728_42 = sext i11 %shl_ln728_18 to i15" [net_hls.cc:335]   --->   Operation 639 'sext' 'sext_ln728_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1192_42 = sext i11 %shl_ln728_18 to i14" [net_hls.cc:335]   --->   Operation 640 'sext' 'sext_ln1192_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.98ns)   --->   "%add_ln1192_20 = add nsw i15 %sext_ln728_42, %sext_ln703_18" [net_hls.cc:335]   --->   Operation 641 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_20, i32 14)" [net_hls.cc:335]   --->   Operation 642 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.98ns)   --->   "%add_ln703_18 = add i14 %FM_buf_acc0_V_9_load, %sext_ln1192_42" [net_hls.cc:335]   --->   Operation 643 'add' 'add_ln703_18' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_18, i32 13)" [net_hls.cc:335]   --->   Operation 644 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 645 [1/2] (0.78ns)   --->   "%FM_buf0_V_10_load = load i9* %FM_buf0_V_10_addr, align 2" [net_hls.cc:332]   --->   Operation 645 'load' 'FM_buf0_V_10_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 646 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_10_loa = load i14* %FM_buf_acc0_V_10_add, align 2" [net_hls.cc:335]   --->   Operation 646 'load' 'FM_buf_acc0_V_10_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i14 %FM_buf_acc0_V_10_loa to i15" [net_hls.cc:335]   --->   Operation 647 'sext' 'sext_ln703_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%shl_ln728_20 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_10_load, i2 0)" [net_hls.cc:335]   --->   Operation 648 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln728_43 = sext i11 %shl_ln728_20 to i15" [net_hls.cc:335]   --->   Operation 649 'sext' 'sext_ln728_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1192_43 = sext i11 %shl_ln728_20 to i14" [net_hls.cc:335]   --->   Operation 650 'sext' 'sext_ln1192_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.98ns)   --->   "%add_ln1192_22 = add nsw i15 %sext_ln728_43, %sext_ln703_20" [net_hls.cc:335]   --->   Operation 651 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_22, i32 14)" [net_hls.cc:335]   --->   Operation 652 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.98ns)   --->   "%add_ln703_20 = add i14 %FM_buf_acc0_V_10_loa, %sext_ln1192_43" [net_hls.cc:335]   --->   Operation 653 'add' 'add_ln703_20' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_20, i32 13)" [net_hls.cc:335]   --->   Operation 654 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 655 [1/2] (0.78ns)   --->   "%FM_buf0_V_11_load = load i9* %FM_buf0_V_11_addr, align 2" [net_hls.cc:332]   --->   Operation 655 'load' 'FM_buf0_V_11_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 656 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_11_loa = load i14* %FM_buf_acc0_V_11_add, align 2" [net_hls.cc:335]   --->   Operation 656 'load' 'FM_buf_acc0_V_11_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i14 %FM_buf_acc0_V_11_loa to i15" [net_hls.cc:335]   --->   Operation 657 'sext' 'sext_ln703_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%shl_ln728_22 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_11_load, i2 0)" [net_hls.cc:335]   --->   Operation 658 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln728_44 = sext i11 %shl_ln728_22 to i15" [net_hls.cc:335]   --->   Operation 659 'sext' 'sext_ln728_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1192_44 = sext i11 %shl_ln728_22 to i14" [net_hls.cc:335]   --->   Operation 660 'sext' 'sext_ln1192_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.98ns)   --->   "%add_ln1192_24 = add nsw i15 %sext_ln728_44, %sext_ln703_22" [net_hls.cc:335]   --->   Operation 661 'add' 'add_ln1192_24' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_24, i32 14)" [net_hls.cc:335]   --->   Operation 662 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.98ns)   --->   "%add_ln703_22 = add i14 %FM_buf_acc0_V_11_loa, %sext_ln1192_44" [net_hls.cc:335]   --->   Operation 663 'add' 'add_ln703_22' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_22, i32 13)" [net_hls.cc:335]   --->   Operation 664 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 665 [1/2] (0.78ns)   --->   "%FM_buf0_V_12_load = load i9* %FM_buf0_V_12_addr, align 2" [net_hls.cc:332]   --->   Operation 665 'load' 'FM_buf0_V_12_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 666 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_12_loa = load i14* %FM_buf_acc0_V_12_add, align 2" [net_hls.cc:335]   --->   Operation 666 'load' 'FM_buf_acc0_V_12_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln703_24 = sext i14 %FM_buf_acc0_V_12_loa to i15" [net_hls.cc:335]   --->   Operation 667 'sext' 'sext_ln703_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%shl_ln728_24 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_12_load, i2 0)" [net_hls.cc:335]   --->   Operation 668 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln728_45 = sext i11 %shl_ln728_24 to i15" [net_hls.cc:335]   --->   Operation 669 'sext' 'sext_ln728_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln1192_45 = sext i11 %shl_ln728_24 to i14" [net_hls.cc:335]   --->   Operation 670 'sext' 'sext_ln1192_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 671 [1/1] (0.98ns)   --->   "%add_ln1192_26 = add nsw i15 %sext_ln728_45, %sext_ln703_24" [net_hls.cc:335]   --->   Operation 671 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_26, i32 14)" [net_hls.cc:335]   --->   Operation 672 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 673 [1/1] (0.98ns)   --->   "%add_ln703_24 = add i14 %FM_buf_acc0_V_12_loa, %sext_ln1192_45" [net_hls.cc:335]   --->   Operation 673 'add' 'add_ln703_24' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_24, i32 13)" [net_hls.cc:335]   --->   Operation 674 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 675 [1/2] (0.78ns)   --->   "%FM_buf0_V_13_load = load i9* %FM_buf0_V_13_addr, align 2" [net_hls.cc:332]   --->   Operation 675 'load' 'FM_buf0_V_13_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 676 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_13_loa = load i14* %FM_buf_acc0_V_13_add, align 2" [net_hls.cc:335]   --->   Operation 676 'load' 'FM_buf_acc0_V_13_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i14 %FM_buf_acc0_V_13_loa to i15" [net_hls.cc:335]   --->   Operation 677 'sext' 'sext_ln703_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln728_26 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_13_load, i2 0)" [net_hls.cc:335]   --->   Operation 678 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln728_46 = sext i11 %shl_ln728_26 to i15" [net_hls.cc:335]   --->   Operation 679 'sext' 'sext_ln728_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i11 %shl_ln728_26 to i14" [net_hls.cc:335]   --->   Operation 680 'sext' 'sext_ln1192_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 681 [1/1] (0.98ns)   --->   "%add_ln1192_28 = add nsw i15 %sext_ln728_46, %sext_ln703_26" [net_hls.cc:335]   --->   Operation 681 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_28, i32 14)" [net_hls.cc:335]   --->   Operation 682 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (0.98ns)   --->   "%add_ln703_26 = add i14 %FM_buf_acc0_V_13_loa, %sext_ln1192_46" [net_hls.cc:335]   --->   Operation 683 'add' 'add_ln703_26' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_26, i32 13)" [net_hls.cc:335]   --->   Operation 684 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 685 [1/2] (0.78ns)   --->   "%FM_buf0_V_14_load = load i9* %FM_buf0_V_14_addr, align 2" [net_hls.cc:332]   --->   Operation 685 'load' 'FM_buf0_V_14_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 686 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_14_loa = load i14* %FM_buf_acc0_V_14_add, align 2" [net_hls.cc:335]   --->   Operation 686 'load' 'FM_buf_acc0_V_14_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i14 %FM_buf_acc0_V_14_loa to i15" [net_hls.cc:335]   --->   Operation 687 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln728_28 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_14_load, i2 0)" [net_hls.cc:335]   --->   Operation 688 'bitconcatenate' 'shl_ln728_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln728_47 = sext i11 %shl_ln728_28 to i15" [net_hls.cc:335]   --->   Operation 689 'sext' 'sext_ln728_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i11 %shl_ln728_28 to i14" [net_hls.cc:335]   --->   Operation 690 'sext' 'sext_ln1192_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.98ns)   --->   "%add_ln1192_30 = add nsw i15 %sext_ln728_47, %sext_ln703_28" [net_hls.cc:335]   --->   Operation 691 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_30, i32 14)" [net_hls.cc:335]   --->   Operation 692 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.98ns)   --->   "%add_ln703_28 = add i14 %FM_buf_acc0_V_14_loa, %sext_ln1192_47" [net_hls.cc:335]   --->   Operation 693 'add' 'add_ln703_28' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_28, i32 13)" [net_hls.cc:335]   --->   Operation 694 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 695 [1/2] (0.78ns)   --->   "%FM_buf0_V_15_load = load i9* %FM_buf0_V_15_addr, align 2" [net_hls.cc:332]   --->   Operation 695 'load' 'FM_buf0_V_15_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 696 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_15_loa = load i14* %FM_buf_acc0_V_15_add, align 2" [net_hls.cc:335]   --->   Operation 696 'load' 'FM_buf_acc0_V_15_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i14 %FM_buf_acc0_V_15_loa to i15" [net_hls.cc:335]   --->   Operation 697 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln728_30 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_15_load, i2 0)" [net_hls.cc:335]   --->   Operation 698 'bitconcatenate' 'shl_ln728_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln728_48 = sext i11 %shl_ln728_30 to i15" [net_hls.cc:335]   --->   Operation 699 'sext' 'sext_ln728_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i11 %shl_ln728_30 to i14" [net_hls.cc:335]   --->   Operation 700 'sext' 'sext_ln1192_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.98ns)   --->   "%add_ln1192_32 = add nsw i15 %sext_ln728_48, %sext_ln703_30" [net_hls.cc:335]   --->   Operation 701 'add' 'add_ln1192_32' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_32, i32 14)" [net_hls.cc:335]   --->   Operation 702 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.98ns)   --->   "%add_ln703_30 = add i14 %FM_buf_acc0_V_15_loa, %sext_ln1192_48" [net_hls.cc:335]   --->   Operation 703 'add' 'add_ln703_30' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_30, i32 13)" [net_hls.cc:335]   --->   Operation 704 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 705 [1/2] (0.78ns)   --->   "%FM_buf0_V_16_load = load i9* %FM_buf0_V_16_addr, align 2" [net_hls.cc:332]   --->   Operation 705 'load' 'FM_buf0_V_16_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 706 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_16_loa = load i14* %FM_buf_acc0_V_16_add, align 2" [net_hls.cc:335]   --->   Operation 706 'load' 'FM_buf_acc0_V_16_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i14 %FM_buf_acc0_V_16_loa to i15" [net_hls.cc:335]   --->   Operation 707 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln728_32 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_16_load, i2 0)" [net_hls.cc:335]   --->   Operation 708 'bitconcatenate' 'shl_ln728_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln728_49 = sext i11 %shl_ln728_32 to i15" [net_hls.cc:335]   --->   Operation 709 'sext' 'sext_ln728_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i11 %shl_ln728_32 to i14" [net_hls.cc:335]   --->   Operation 710 'sext' 'sext_ln1192_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.98ns)   --->   "%add_ln1192_34 = add nsw i15 %sext_ln728_49, %sext_ln703_32" [net_hls.cc:335]   --->   Operation 711 'add' 'add_ln1192_34' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_178 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_34, i32 14)" [net_hls.cc:335]   --->   Operation 712 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.98ns)   --->   "%add_ln703_32 = add i14 %FM_buf_acc0_V_16_loa, %sext_ln1192_49" [net_hls.cc:335]   --->   Operation 713 'add' 'add_ln703_32' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_179 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_32, i32 13)" [net_hls.cc:335]   --->   Operation 714 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 715 [1/2] (0.78ns)   --->   "%FM_buf0_V_17_load = load i9* %FM_buf0_V_17_addr, align 2" [net_hls.cc:332]   --->   Operation 715 'load' 'FM_buf0_V_17_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 716 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_17_loa = load i14* %FM_buf_acc0_V_17_add, align 2" [net_hls.cc:335]   --->   Operation 716 'load' 'FM_buf_acc0_V_17_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln703_34 = sext i14 %FM_buf_acc0_V_17_loa to i15" [net_hls.cc:335]   --->   Operation 717 'sext' 'sext_ln703_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln728_34 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_17_load, i2 0)" [net_hls.cc:335]   --->   Operation 718 'bitconcatenate' 'shl_ln728_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln728_50 = sext i11 %shl_ln728_34 to i15" [net_hls.cc:335]   --->   Operation 719 'sext' 'sext_ln728_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i11 %shl_ln728_34 to i14" [net_hls.cc:335]   --->   Operation 720 'sext' 'sext_ln1192_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.98ns)   --->   "%add_ln1192_36 = add nsw i15 %sext_ln728_50, %sext_ln703_34" [net_hls.cc:335]   --->   Operation 721 'add' 'add_ln1192_36' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_36, i32 14)" [net_hls.cc:335]   --->   Operation 722 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.98ns)   --->   "%add_ln703_34 = add i14 %FM_buf_acc0_V_17_loa, %sext_ln1192_50" [net_hls.cc:335]   --->   Operation 723 'add' 'add_ln703_34' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_190 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_34, i32 13)" [net_hls.cc:335]   --->   Operation 724 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 725 [1/2] (0.78ns)   --->   "%FM_buf0_V_18_load = load i9* %FM_buf0_V_18_addr, align 2" [net_hls.cc:332]   --->   Operation 725 'load' 'FM_buf0_V_18_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 726 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_18_loa = load i14* %FM_buf_acc0_V_18_add, align 2" [net_hls.cc:335]   --->   Operation 726 'load' 'FM_buf_acc0_V_18_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln703_36 = sext i14 %FM_buf_acc0_V_18_loa to i15" [net_hls.cc:335]   --->   Operation 727 'sext' 'sext_ln703_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln728_36 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_18_load, i2 0)" [net_hls.cc:335]   --->   Operation 728 'bitconcatenate' 'shl_ln728_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln728_51 = sext i11 %shl_ln728_36 to i15" [net_hls.cc:335]   --->   Operation 729 'sext' 'sext_ln728_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i11 %shl_ln728_36 to i14" [net_hls.cc:335]   --->   Operation 730 'sext' 'sext_ln1192_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (0.98ns)   --->   "%add_ln1192_38 = add nsw i15 %sext_ln728_51, %sext_ln703_36" [net_hls.cc:335]   --->   Operation 731 'add' 'add_ln1192_38' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_200 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_38, i32 14)" [net_hls.cc:335]   --->   Operation 732 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 733 [1/1] (0.98ns)   --->   "%add_ln703_36 = add i14 %FM_buf_acc0_V_18_loa, %sext_ln1192_51" [net_hls.cc:335]   --->   Operation 733 'add' 'add_ln703_36' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_36, i32 13)" [net_hls.cc:335]   --->   Operation 734 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 735 [1/2] (0.78ns)   --->   "%FM_buf0_V_19_load = load i9* %FM_buf0_V_19_addr, align 2" [net_hls.cc:332]   --->   Operation 735 'load' 'FM_buf0_V_19_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 736 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_19_loa = load i14* %FM_buf_acc0_V_19_add, align 2" [net_hls.cc:335]   --->   Operation 736 'load' 'FM_buf_acc0_V_19_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln703_38 = sext i14 %FM_buf_acc0_V_19_loa to i15" [net_hls.cc:335]   --->   Operation 737 'sext' 'sext_ln703_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%shl_ln728_38 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_19_load, i2 0)" [net_hls.cc:335]   --->   Operation 738 'bitconcatenate' 'shl_ln728_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln728_52 = sext i11 %shl_ln728_38 to i15" [net_hls.cc:335]   --->   Operation 739 'sext' 'sext_ln728_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i11 %shl_ln728_38 to i14" [net_hls.cc:335]   --->   Operation 740 'sext' 'sext_ln1192_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (0.98ns)   --->   "%add_ln1192_40 = add nsw i15 %sext_ln728_52, %sext_ln703_38" [net_hls.cc:335]   --->   Operation 741 'add' 'add_ln1192_40' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_40, i32 14)" [net_hls.cc:335]   --->   Operation 742 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.98ns)   --->   "%add_ln703_38 = add i14 %FM_buf_acc0_V_19_loa, %sext_ln1192_52" [net_hls.cc:335]   --->   Operation 743 'add' 'add_ln703_38' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_38, i32 13)" [net_hls.cc:335]   --->   Operation 744 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 745 [1/2] (0.78ns)   --->   "%FM_buf0_V_20_load = load i9* %FM_buf0_V_20_addr, align 2" [net_hls.cc:332]   --->   Operation 745 'load' 'FM_buf0_V_20_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 746 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_20_loa = load i14* %FM_buf_acc0_V_20_add, align 2" [net_hls.cc:335]   --->   Operation 746 'load' 'FM_buf_acc0_V_20_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln703_40 = sext i14 %FM_buf_acc0_V_20_loa to i15" [net_hls.cc:335]   --->   Operation 747 'sext' 'sext_ln703_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 748 [1/1] (0.00ns)   --->   "%shl_ln728_40 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_20_load, i2 0)" [net_hls.cc:335]   --->   Operation 748 'bitconcatenate' 'shl_ln728_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln728_53 = sext i11 %shl_ln728_40 to i15" [net_hls.cc:335]   --->   Operation 749 'sext' 'sext_ln728_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i11 %shl_ln728_40 to i14" [net_hls.cc:335]   --->   Operation 750 'sext' 'sext_ln1192_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 751 [1/1] (0.98ns)   --->   "%add_ln1192_42 = add nsw i15 %sext_ln728_53, %sext_ln703_40" [net_hls.cc:335]   --->   Operation 751 'add' 'add_ln1192_42' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_42, i32 14)" [net_hls.cc:335]   --->   Operation 752 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 753 [1/1] (0.98ns)   --->   "%add_ln703_40 = add i14 %FM_buf_acc0_V_20_loa, %sext_ln1192_53" [net_hls.cc:335]   --->   Operation 753 'add' 'add_ln703_40' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_40, i32 13)" [net_hls.cc:335]   --->   Operation 754 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 755 [1/2] (0.78ns)   --->   "%FM_buf0_V_21_load = load i9* %FM_buf0_V_21_addr, align 2" [net_hls.cc:332]   --->   Operation 755 'load' 'FM_buf0_V_21_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 756 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_21_loa = load i14* %FM_buf_acc0_V_21_add, align 2" [net_hls.cc:335]   --->   Operation 756 'load' 'FM_buf_acc0_V_21_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln703_42 = sext i14 %FM_buf_acc0_V_21_loa to i15" [net_hls.cc:335]   --->   Operation 757 'sext' 'sext_ln703_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 758 [1/1] (0.00ns)   --->   "%shl_ln728_42 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_21_load, i2 0)" [net_hls.cc:335]   --->   Operation 758 'bitconcatenate' 'shl_ln728_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln728_54 = sext i11 %shl_ln728_42 to i15" [net_hls.cc:335]   --->   Operation 759 'sext' 'sext_ln728_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i11 %shl_ln728_42 to i14" [net_hls.cc:335]   --->   Operation 760 'sext' 'sext_ln1192_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.98ns)   --->   "%add_ln1192_44 = add nsw i15 %sext_ln728_54, %sext_ln703_42" [net_hls.cc:335]   --->   Operation 761 'add' 'add_ln1192_44' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_44, i32 14)" [net_hls.cc:335]   --->   Operation 762 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.98ns)   --->   "%add_ln703_42 = add i14 %FM_buf_acc0_V_21_loa, %sext_ln1192_54" [net_hls.cc:335]   --->   Operation 763 'add' 'add_ln703_42' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_42, i32 13)" [net_hls.cc:335]   --->   Operation 764 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 765 [1/2] (0.78ns)   --->   "%FM_buf0_V_22_load = load i9* %FM_buf0_V_22_addr, align 2" [net_hls.cc:332]   --->   Operation 765 'load' 'FM_buf0_V_22_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 766 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_22_loa = load i14* %FM_buf_acc0_V_22_add, align 2" [net_hls.cc:335]   --->   Operation 766 'load' 'FM_buf_acc0_V_22_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln703_44 = sext i14 %FM_buf_acc0_V_22_loa to i15" [net_hls.cc:335]   --->   Operation 767 'sext' 'sext_ln703_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 768 [1/1] (0.00ns)   --->   "%shl_ln728_44 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_22_load, i2 0)" [net_hls.cc:335]   --->   Operation 768 'bitconcatenate' 'shl_ln728_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln728_55 = sext i11 %shl_ln728_44 to i15" [net_hls.cc:335]   --->   Operation 769 'sext' 'sext_ln728_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i11 %shl_ln728_44 to i14" [net_hls.cc:335]   --->   Operation 770 'sext' 'sext_ln1192_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.98ns)   --->   "%add_ln1192_46 = add nsw i15 %sext_ln728_55, %sext_ln703_44" [net_hls.cc:335]   --->   Operation 771 'add' 'add_ln1192_46' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_46, i32 14)" [net_hls.cc:335]   --->   Operation 772 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 773 [1/1] (0.98ns)   --->   "%add_ln703_44 = add i14 %FM_buf_acc0_V_22_loa, %sext_ln1192_55" [net_hls.cc:335]   --->   Operation 773 'add' 'add_ln703_44' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_245 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_44, i32 13)" [net_hls.cc:335]   --->   Operation 774 'bitselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 775 [1/2] (0.78ns)   --->   "%FM_buf0_V_23_load = load i9* %FM_buf0_V_23_addr, align 2" [net_hls.cc:332]   --->   Operation 775 'load' 'FM_buf0_V_23_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 776 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_23_loa = load i14* %FM_buf_acc0_V_23_add, align 2" [net_hls.cc:335]   --->   Operation 776 'load' 'FM_buf_acc0_V_23_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln703_46 = sext i14 %FM_buf_acc0_V_23_loa to i15" [net_hls.cc:335]   --->   Operation 777 'sext' 'sext_ln703_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%shl_ln728_46 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_23_load, i2 0)" [net_hls.cc:335]   --->   Operation 778 'bitconcatenate' 'shl_ln728_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln728_56 = sext i11 %shl_ln728_46 to i15" [net_hls.cc:335]   --->   Operation 779 'sext' 'sext_ln728_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i11 %shl_ln728_46 to i14" [net_hls.cc:335]   --->   Operation 780 'sext' 'sext_ln1192_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 781 [1/1] (0.98ns)   --->   "%add_ln1192_48 = add nsw i15 %sext_ln728_56, %sext_ln703_46" [net_hls.cc:335]   --->   Operation 781 'add' 'add_ln1192_48' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_255 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_48, i32 14)" [net_hls.cc:335]   --->   Operation 782 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 783 [1/1] (0.98ns)   --->   "%add_ln703_46 = add i14 %FM_buf_acc0_V_23_loa, %sext_ln1192_56" [net_hls.cc:335]   --->   Operation 783 'add' 'add_ln703_46' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_256 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_46, i32 13)" [net_hls.cc:335]   --->   Operation 784 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 785 [1/2] (0.78ns)   --->   "%FM_buf0_V_24_load = load i9* %FM_buf0_V_24_addr, align 2" [net_hls.cc:332]   --->   Operation 785 'load' 'FM_buf0_V_24_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 786 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_24_loa = load i14* %FM_buf_acc0_V_24_add, align 2" [net_hls.cc:335]   --->   Operation 786 'load' 'FM_buf_acc0_V_24_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln703_48 = sext i14 %FM_buf_acc0_V_24_loa to i15" [net_hls.cc:335]   --->   Operation 787 'sext' 'sext_ln703_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln728_48 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_24_load, i2 0)" [net_hls.cc:335]   --->   Operation 788 'bitconcatenate' 'shl_ln728_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln728_57 = sext i11 %shl_ln728_48 to i15" [net_hls.cc:335]   --->   Operation 789 'sext' 'sext_ln728_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i11 %shl_ln728_48 to i14" [net_hls.cc:335]   --->   Operation 790 'sext' 'sext_ln1192_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.98ns)   --->   "%add_ln1192_50 = add nsw i15 %sext_ln728_57, %sext_ln703_48" [net_hls.cc:335]   --->   Operation 791 'add' 'add_ln1192_50' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_266 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_50, i32 14)" [net_hls.cc:335]   --->   Operation 792 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.98ns)   --->   "%add_ln703_48 = add i14 %FM_buf_acc0_V_24_loa, %sext_ln1192_57" [net_hls.cc:335]   --->   Operation 793 'add' 'add_ln703_48' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_48, i32 13)" [net_hls.cc:335]   --->   Operation 794 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/2] (0.78ns)   --->   "%FM_buf0_V_25_load = load i9* %FM_buf0_V_25_addr, align 2" [net_hls.cc:332]   --->   Operation 795 'load' 'FM_buf0_V_25_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 796 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_25_loa = load i14* %FM_buf_acc0_V_25_add, align 2" [net_hls.cc:335]   --->   Operation 796 'load' 'FM_buf_acc0_V_25_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln703_50 = sext i14 %FM_buf_acc0_V_25_loa to i15" [net_hls.cc:335]   --->   Operation 797 'sext' 'sext_ln703_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln728_50 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_25_load, i2 0)" [net_hls.cc:335]   --->   Operation 798 'bitconcatenate' 'shl_ln728_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln728_58 = sext i11 %shl_ln728_50 to i15" [net_hls.cc:335]   --->   Operation 799 'sext' 'sext_ln728_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i11 %shl_ln728_50 to i14" [net_hls.cc:335]   --->   Operation 800 'sext' 'sext_ln1192_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.98ns)   --->   "%add_ln1192_52 = add nsw i15 %sext_ln728_58, %sext_ln703_50" [net_hls.cc:335]   --->   Operation 801 'add' 'add_ln1192_52' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_52, i32 14)" [net_hls.cc:335]   --->   Operation 802 'bitselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.98ns)   --->   "%add_ln703_50 = add i14 %FM_buf_acc0_V_25_loa, %sext_ln1192_58" [net_hls.cc:335]   --->   Operation 803 'add' 'add_ln703_50' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_50, i32 13)" [net_hls.cc:335]   --->   Operation 804 'bitselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/2] (0.78ns)   --->   "%FM_buf0_V_26_load = load i9* %FM_buf0_V_26_addr, align 2" [net_hls.cc:332]   --->   Operation 805 'load' 'FM_buf0_V_26_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 806 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_26_loa = load i14* %FM_buf_acc0_V_26_add, align 2" [net_hls.cc:335]   --->   Operation 806 'load' 'FM_buf_acc0_V_26_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln703_52 = sext i14 %FM_buf_acc0_V_26_loa to i15" [net_hls.cc:335]   --->   Operation 807 'sext' 'sext_ln703_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%shl_ln728_52 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_26_load, i2 0)" [net_hls.cc:335]   --->   Operation 808 'bitconcatenate' 'shl_ln728_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln728_59 = sext i11 %shl_ln728_52 to i15" [net_hls.cc:335]   --->   Operation 809 'sext' 'sext_ln728_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i11 %shl_ln728_52 to i14" [net_hls.cc:335]   --->   Operation 810 'sext' 'sext_ln1192_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.98ns)   --->   "%add_ln1192_54 = add nsw i15 %sext_ln728_59, %sext_ln703_52" [net_hls.cc:335]   --->   Operation 811 'add' 'add_ln1192_54' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_54, i32 14)" [net_hls.cc:335]   --->   Operation 812 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.98ns)   --->   "%add_ln703_52 = add i14 %FM_buf_acc0_V_26_loa, %sext_ln1192_59" [net_hls.cc:335]   --->   Operation 813 'add' 'add_ln703_52' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_52, i32 13)" [net_hls.cc:335]   --->   Operation 814 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/2] (0.78ns)   --->   "%FM_buf0_V_27_load = load i9* %FM_buf0_V_27_addr, align 2" [net_hls.cc:332]   --->   Operation 815 'load' 'FM_buf0_V_27_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 816 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_27_loa = load i14* %FM_buf_acc0_V_27_add, align 2" [net_hls.cc:335]   --->   Operation 816 'load' 'FM_buf_acc0_V_27_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln703_54 = sext i14 %FM_buf_acc0_V_27_loa to i15" [net_hls.cc:335]   --->   Operation 817 'sext' 'sext_ln703_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln728_54 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_27_load, i2 0)" [net_hls.cc:335]   --->   Operation 818 'bitconcatenate' 'shl_ln728_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln728_60 = sext i11 %shl_ln728_54 to i15" [net_hls.cc:335]   --->   Operation 819 'sext' 'sext_ln728_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i11 %shl_ln728_54 to i14" [net_hls.cc:335]   --->   Operation 820 'sext' 'sext_ln1192_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (0.98ns)   --->   "%add_ln1192_56 = add nsw i15 %sext_ln728_60, %sext_ln703_54" [net_hls.cc:335]   --->   Operation 821 'add' 'add_ln1192_56' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_299 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_56, i32 14)" [net_hls.cc:335]   --->   Operation 822 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 823 [1/1] (0.98ns)   --->   "%add_ln703_54 = add i14 %FM_buf_acc0_V_27_loa, %sext_ln1192_60" [net_hls.cc:335]   --->   Operation 823 'add' 'add_ln703_54' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_300 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_54, i32 13)" [net_hls.cc:335]   --->   Operation 824 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 825 [1/2] (0.78ns)   --->   "%FM_buf0_V_28_load = load i9* %FM_buf0_V_28_addr, align 2" [net_hls.cc:332]   --->   Operation 825 'load' 'FM_buf0_V_28_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 826 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_28_loa = load i14* %FM_buf_acc0_V_28_add, align 2" [net_hls.cc:335]   --->   Operation 826 'load' 'FM_buf_acc0_V_28_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln703_56 = sext i14 %FM_buf_acc0_V_28_loa to i15" [net_hls.cc:335]   --->   Operation 827 'sext' 'sext_ln703_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln728_56 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_28_load, i2 0)" [net_hls.cc:335]   --->   Operation 828 'bitconcatenate' 'shl_ln728_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln728_61 = sext i11 %shl_ln728_56 to i15" [net_hls.cc:335]   --->   Operation 829 'sext' 'sext_ln728_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1192_61 = sext i11 %shl_ln728_56 to i14" [net_hls.cc:335]   --->   Operation 830 'sext' 'sext_ln1192_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 831 [1/1] (0.98ns)   --->   "%add_ln1192_58 = add nsw i15 %sext_ln728_61, %sext_ln703_56" [net_hls.cc:335]   --->   Operation 831 'add' 'add_ln1192_58' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_310 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_58, i32 14)" [net_hls.cc:335]   --->   Operation 832 'bitselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 833 [1/1] (0.98ns)   --->   "%add_ln703_56 = add i14 %FM_buf_acc0_V_28_loa, %sext_ln1192_61" [net_hls.cc:335]   --->   Operation 833 'add' 'add_ln703_56' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_311 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_56, i32 13)" [net_hls.cc:335]   --->   Operation 834 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 835 [1/2] (0.78ns)   --->   "%FM_buf0_V_29_load = load i9* %FM_buf0_V_29_addr, align 2" [net_hls.cc:332]   --->   Operation 835 'load' 'FM_buf0_V_29_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 836 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_29_loa = load i14* %FM_buf_acc0_V_29_add, align 2" [net_hls.cc:335]   --->   Operation 836 'load' 'FM_buf_acc0_V_29_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln703_58 = sext i14 %FM_buf_acc0_V_29_loa to i15" [net_hls.cc:335]   --->   Operation 837 'sext' 'sext_ln703_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns)   --->   "%shl_ln728_58 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_29_load, i2 0)" [net_hls.cc:335]   --->   Operation 838 'bitconcatenate' 'shl_ln728_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln728_62 = sext i11 %shl_ln728_58 to i15" [net_hls.cc:335]   --->   Operation 839 'sext' 'sext_ln728_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%sext_ln1192_62 = sext i11 %shl_ln728_58 to i14" [net_hls.cc:335]   --->   Operation 840 'sext' 'sext_ln1192_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.98ns)   --->   "%add_ln1192_60 = add nsw i15 %sext_ln728_62, %sext_ln703_58" [net_hls.cc:335]   --->   Operation 841 'add' 'add_ln1192_60' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_60, i32 14)" [net_hls.cc:335]   --->   Operation 842 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 843 [1/1] (0.98ns)   --->   "%add_ln703_58 = add i14 %FM_buf_acc0_V_29_loa, %sext_ln1192_62" [net_hls.cc:335]   --->   Operation 843 'add' 'add_ln703_58' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_58, i32 13)" [net_hls.cc:335]   --->   Operation 844 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 845 [1/2] (0.78ns)   --->   "%FM_buf0_V_30_load = load i9* %FM_buf0_V_30_addr, align 2" [net_hls.cc:332]   --->   Operation 845 'load' 'FM_buf0_V_30_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 846 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_30_loa = load i14* %FM_buf_acc0_V_30_add, align 2" [net_hls.cc:335]   --->   Operation 846 'load' 'FM_buf_acc0_V_30_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln703_60 = sext i14 %FM_buf_acc0_V_30_loa to i15" [net_hls.cc:335]   --->   Operation 847 'sext' 'sext_ln703_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln728_60 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_30_load, i2 0)" [net_hls.cc:335]   --->   Operation 848 'bitconcatenate' 'shl_ln728_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln728_63 = sext i11 %shl_ln728_60 to i15" [net_hls.cc:335]   --->   Operation 849 'sext' 'sext_ln728_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln1192_63 = sext i11 %shl_ln728_60 to i14" [net_hls.cc:335]   --->   Operation 850 'sext' 'sext_ln1192_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 851 [1/1] (0.98ns)   --->   "%add_ln1192_62 = add nsw i15 %sext_ln728_63, %sext_ln703_60" [net_hls.cc:335]   --->   Operation 851 'add' 'add_ln1192_62' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_62, i32 14)" [net_hls.cc:335]   --->   Operation 852 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 853 [1/1] (0.98ns)   --->   "%add_ln703_60 = add i14 %FM_buf_acc0_V_30_loa, %sext_ln1192_63" [net_hls.cc:335]   --->   Operation 853 'add' 'add_ln703_60' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_60, i32 13)" [net_hls.cc:335]   --->   Operation 854 'bitselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 855 [1/2] (0.78ns)   --->   "%FM_buf0_V_31_load = load i9* %FM_buf0_V_31_addr, align 2" [net_hls.cc:332]   --->   Operation 855 'load' 'FM_buf0_V_31_load' <Predicate = true> <Delay = 0.78> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 856 [1/2] (1.35ns)   --->   "%FM_buf_acc0_V_31_loa = load i14* %FM_buf_acc0_V_31_add, align 2" [net_hls.cc:335]   --->   Operation 856 'load' 'FM_buf_acc0_V_31_loa' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_5 : Operation 857 [1/1] (0.00ns)   --->   "%sext_ln703_62 = sext i14 %FM_buf_acc0_V_31_loa to i15" [net_hls.cc:335]   --->   Operation 857 'sext' 'sext_ln703_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln728_62 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %FM_buf0_V_31_load, i2 0)" [net_hls.cc:335]   --->   Operation 858 'bitconcatenate' 'shl_ln728_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln728_64 = sext i11 %shl_ln728_62 to i15" [net_hls.cc:335]   --->   Operation 859 'sext' 'sext_ln728_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1192_64 = sext i11 %shl_ln728_62 to i14" [net_hls.cc:335]   --->   Operation 860 'sext' 'sext_ln1192_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (0.98ns)   --->   "%add_ln1192_64 = add nsw i15 %sext_ln728_64, %sext_ln703_62" [net_hls.cc:335]   --->   Operation 861 'add' 'add_ln1192_64' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_64, i32 14)" [net_hls.cc:335]   --->   Operation 862 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (0.98ns)   --->   "%add_ln703_62 = add i14 %FM_buf_acc0_V_31_loa, %sext_ln1192_64" [net_hls.cc:335]   --->   Operation 863 'add' 'add_ln703_62' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_62, i32 13)" [net_hls.cc:335]   --->   Operation 864 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.09>
ST_6 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [net_hls.cc:335]   --->   Operation 865 'xor' 'xor_ln786' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_1, %xor_ln786" [net_hls.cc:335]   --->   Operation 866 'and' 'and_ln786' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln340_1 = xor i1 %tmp_1, %tmp_2" [net_hls.cc:335]   --->   Operation 867 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln340 = xor i1 %tmp_1, true" [net_hls.cc:335]   --->   Operation 868 'xor' 'xor_ln340' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [net_hls.cc:335]   --->   Operation 869 'or' 'or_ln340' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%select_ln340 = select i1 %xor_ln340_1, i14 8191, i14 %add_ln703" [net_hls.cc:335]   --->   Operation 870 'select' 'select_ln340' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 871 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i14 -8192, i14 %add_ln703" [net_hls.cc:335]   --->   Operation 871 'select' 'select_ln388' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 872 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [net_hls.cc:335]   --->   Operation 872 'select' 'select_ln340_1' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%xor_ln786_1 = xor i1 %tmp_14, true" [net_hls.cc:335]   --->   Operation 873 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_17)   --->   "%and_ln786_35 = and i1 %tmp_13, %xor_ln786_1" [net_hls.cc:335]   --->   Operation 874 'and' 'and_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%xor_ln340_33 = xor i1 %tmp_13, %tmp_14" [net_hls.cc:335]   --->   Operation 875 'xor' 'xor_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%xor_ln340_15 = xor i1 %tmp_13, true" [net_hls.cc:335]   --->   Operation 876 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%or_ln340_5 = or i1 %tmp_14, %xor_ln340_15" [net_hls.cc:335]   --->   Operation 877 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%select_ln340_16 = select i1 %xor_ln340_33, i14 8191, i14 %add_ln703_2" [net_hls.cc:335]   --->   Operation 878 'select' 'select_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 879 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_17 = select i1 %and_ln786_35, i14 -8192, i14 %add_ln703_2" [net_hls.cc:335]   --->   Operation 879 'select' 'select_ln388_17' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 880 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_99 = select i1 %or_ln340_5, i14 %select_ln340_16, i14 %select_ln388_17" [net_hls.cc:335]   --->   Operation 880 'select' 'select_ln340_99' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_34)   --->   "%xor_ln786_29 = xor i1 %tmp_25, true" [net_hls.cc:335]   --->   Operation 881 'xor' 'xor_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_34)   --->   "%and_ln786_38 = and i1 %tmp_24, %xor_ln786_29" [net_hls.cc:335]   --->   Operation 882 'and' 'and_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln340_38 = xor i1 %tmp_24, %tmp_25" [net_hls.cc:335]   --->   Operation 883 'xor' 'xor_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln340_35 = xor i1 %tmp_24, true" [net_hls.cc:335]   --->   Operation 884 'xor' 'xor_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%or_ln340_10 = or i1 %tmp_25, %xor_ln340_35" [net_hls.cc:335]   --->   Operation 885 'or' 'or_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%select_ln340_35 = select i1 %xor_ln340_38, i14 8191, i14 %add_ln703_4" [net_hls.cc:335]   --->   Operation 886 'select' 'select_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 887 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_34 = select i1 %and_ln786_38, i14 -8192, i14 %add_ln703_4" [net_hls.cc:335]   --->   Operation 887 'select' 'select_ln388_34' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 888 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_102 = select i1 %or_ln340_10, i14 %select_ln340_35, i14 %select_ln388_34" [net_hls.cc:335]   --->   Operation 888 'select' 'select_ln340_102' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_36 = xor i1 %tmp_36, true" [net_hls.cc:335]   --->   Operation 889 'xor' 'xor_ln786_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_41 = and i1 %tmp_35, %xor_ln786_36" [net_hls.cc:335]   --->   Operation 890 'and' 'and_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%xor_ln340_42 = xor i1 %tmp_35, %tmp_36" [net_hls.cc:335]   --->   Operation 891 'xor' 'xor_ln340_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%xor_ln340_3 = xor i1 %tmp_35, true" [net_hls.cc:335]   --->   Operation 892 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%or_ln340_15 = or i1 %tmp_36, %xor_ln340_3" [net_hls.cc:335]   --->   Operation 893 'or' 'or_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%select_ln340_3 = select i1 %xor_ln340_42, i14 8191, i14 %add_ln703_6" [net_hls.cc:335]   --->   Operation 894 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 895 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_41, i14 -8192, i14 %add_ln703_6" [net_hls.cc:335]   --->   Operation 895 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 896 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_105 = select i1 %or_ln340_15, i14 %select_ln340_3, i14 %select_ln388_3" [net_hls.cc:335]   --->   Operation 896 'select' 'select_ln340_105' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_47, true" [net_hls.cc:335]   --->   Operation 897 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_44 = and i1 %tmp_46, %xor_ln786_4" [net_hls.cc:335]   --->   Operation 898 'and' 'and_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln340_46 = xor i1 %tmp_46, %tmp_47" [net_hls.cc:335]   --->   Operation 899 'xor' 'xor_ln340_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln340_4 = xor i1 %tmp_46, true" [net_hls.cc:335]   --->   Operation 900 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%or_ln340_20 = or i1 %tmp_47, %xor_ln340_4" [net_hls.cc:335]   --->   Operation 901 'or' 'or_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%select_ln340_4 = select i1 %xor_ln340_46, i14 8191, i14 %add_ln703_8" [net_hls.cc:335]   --->   Operation 902 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 903 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_44, i14 -8192, i14 %add_ln703_8" [net_hls.cc:335]   --->   Operation 903 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 904 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_108 = select i1 %or_ln340_20, i14 %select_ln340_4, i14 %select_ln388_4" [net_hls.cc:335]   --->   Operation 904 'select' 'select_ln340_108' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %tmp_58, true" [net_hls.cc:335]   --->   Operation 905 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%and_ln786_47 = and i1 %tmp_57, %xor_ln786_5" [net_hls.cc:335]   --->   Operation 906 'and' 'and_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%xor_ln340_50 = xor i1 %tmp_57, %tmp_58" [net_hls.cc:335]   --->   Operation 907 'xor' 'xor_ln340_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%xor_ln340_5 = xor i1 %tmp_57, true" [net_hls.cc:335]   --->   Operation 908 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%or_ln340_25 = or i1 %tmp_58, %xor_ln340_5" [net_hls.cc:335]   --->   Operation 909 'or' 'or_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%select_ln340_5 = select i1 %xor_ln340_50, i14 8191, i14 %add_ln703_10" [net_hls.cc:335]   --->   Operation 910 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 911 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %and_ln786_47, i14 -8192, i14 %add_ln703_10" [net_hls.cc:335]   --->   Operation 911 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 912 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_111 = select i1 %or_ln340_25, i14 %select_ln340_5, i14 %select_ln388_5" [net_hls.cc:335]   --->   Operation 912 'select' 'select_ln340_111' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %tmp_69, true" [net_hls.cc:335]   --->   Operation 913 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%and_ln786_50 = and i1 %tmp_68, %xor_ln786_6" [net_hls.cc:335]   --->   Operation 914 'and' 'and_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln340_54 = xor i1 %tmp_68, %tmp_69" [net_hls.cc:335]   --->   Operation 915 'xor' 'xor_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln340_6 = xor i1 %tmp_68, true" [net_hls.cc:335]   --->   Operation 916 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%or_ln340_30 = or i1 %tmp_69, %xor_ln340_6" [net_hls.cc:335]   --->   Operation 917 'or' 'or_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%select_ln340_6 = select i1 %xor_ln340_54, i14 8191, i14 %add_ln703_12" [net_hls.cc:335]   --->   Operation 918 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 919 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %and_ln786_50, i14 -8192, i14 %add_ln703_12" [net_hls.cc:335]   --->   Operation 919 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 920 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %or_ln340_30, i14 %select_ln340_6, i14 %select_ln388_6" [net_hls.cc:335]   --->   Operation 920 'select' 'select_ln340_114' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%xor_ln786_7 = xor i1 %tmp_80, true" [net_hls.cc:335]   --->   Operation 921 'xor' 'xor_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_7)   --->   "%and_ln786_53 = and i1 %tmp_79, %xor_ln786_7" [net_hls.cc:335]   --->   Operation 922 'and' 'and_ln786_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%xor_ln340_58 = xor i1 %tmp_79, %tmp_80" [net_hls.cc:335]   --->   Operation 923 'xor' 'xor_ln340_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%xor_ln340_7 = xor i1 %tmp_79, true" [net_hls.cc:335]   --->   Operation 924 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%or_ln340_35 = or i1 %tmp_80, %xor_ln340_7" [net_hls.cc:335]   --->   Operation 925 'or' 'or_ln340_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%select_ln340_7 = select i1 %xor_ln340_58, i14 8191, i14 %add_ln703_14" [net_hls.cc:335]   --->   Operation 926 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 927 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_7 = select i1 %and_ln786_53, i14 -8192, i14 %add_ln703_14" [net_hls.cc:335]   --->   Operation 927 'select' 'select_ln388_7' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 928 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_117 = select i1 %or_ln340_35, i14 %select_ln340_7, i14 %select_ln388_7" [net_hls.cc:335]   --->   Operation 928 'select' 'select_ln340_117' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%xor_ln786_8 = xor i1 %tmp_91, true" [net_hls.cc:335]   --->   Operation 929 'xor' 'xor_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_8)   --->   "%and_ln786_56 = and i1 %tmp_90, %xor_ln786_8" [net_hls.cc:335]   --->   Operation 930 'and' 'and_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%xor_ln340_63 = xor i1 %tmp_90, %tmp_91" [net_hls.cc:335]   --->   Operation 931 'xor' 'xor_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%xor_ln340_8 = xor i1 %tmp_90, true" [net_hls.cc:335]   --->   Operation 932 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%or_ln340_40 = or i1 %tmp_91, %xor_ln340_8" [net_hls.cc:335]   --->   Operation 933 'or' 'or_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_120)   --->   "%select_ln340_8 = select i1 %xor_ln340_63, i14 8191, i14 %add_ln703_16" [net_hls.cc:335]   --->   Operation 934 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 935 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_8 = select i1 %and_ln786_56, i14 -8192, i14 %add_ln703_16" [net_hls.cc:335]   --->   Operation 935 'select' 'select_ln388_8' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 936 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_120 = select i1 %or_ln340_40, i14 %select_ln340_8, i14 %select_ln388_8" [net_hls.cc:335]   --->   Operation 936 'select' 'select_ln340_120' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%xor_ln786_9 = xor i1 %tmp_102, true" [net_hls.cc:335]   --->   Operation 937 'xor' 'xor_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_9)   --->   "%and_ln786_59 = and i1 %tmp_101, %xor_ln786_9" [net_hls.cc:335]   --->   Operation 938 'and' 'and_ln786_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%xor_ln340_67 = xor i1 %tmp_101, %tmp_102" [net_hls.cc:335]   --->   Operation 939 'xor' 'xor_ln340_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%xor_ln340_9 = xor i1 %tmp_101, true" [net_hls.cc:335]   --->   Operation 940 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%or_ln340_45 = or i1 %tmp_102, %xor_ln340_9" [net_hls.cc:335]   --->   Operation 941 'or' 'or_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_123)   --->   "%select_ln340_9 = select i1 %xor_ln340_67, i14 8191, i14 %add_ln703_18" [net_hls.cc:335]   --->   Operation 942 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 943 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_9 = select i1 %and_ln786_59, i14 -8192, i14 %add_ln703_18" [net_hls.cc:335]   --->   Operation 943 'select' 'select_ln388_9' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 944 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_123 = select i1 %or_ln340_45, i14 %select_ln340_9, i14 %select_ln388_9" [net_hls.cc:335]   --->   Operation 944 'select' 'select_ln340_123' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%xor_ln786_10 = xor i1 %tmp_113, true" [net_hls.cc:335]   --->   Operation 945 'xor' 'xor_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_10)   --->   "%and_ln786_62 = and i1 %tmp_112, %xor_ln786_10" [net_hls.cc:335]   --->   Operation 946 'and' 'and_ln786_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%xor_ln340_71 = xor i1 %tmp_112, %tmp_113" [net_hls.cc:335]   --->   Operation 947 'xor' 'xor_ln340_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%xor_ln340_10 = xor i1 %tmp_112, true" [net_hls.cc:335]   --->   Operation 948 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%or_ln340_50 = or i1 %tmp_113, %xor_ln340_10" [net_hls.cc:335]   --->   Operation 949 'or' 'or_ln340_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_126)   --->   "%select_ln340_10 = select i1 %xor_ln340_71, i14 8191, i14 %add_ln703_20" [net_hls.cc:335]   --->   Operation 950 'select' 'select_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 951 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_10 = select i1 %and_ln786_62, i14 -8192, i14 %add_ln703_20" [net_hls.cc:335]   --->   Operation 951 'select' 'select_ln388_10' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 952 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_126 = select i1 %or_ln340_50, i14 %select_ln340_10, i14 %select_ln388_10" [net_hls.cc:335]   --->   Operation 952 'select' 'select_ln340_126' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%xor_ln786_11 = xor i1 %tmp_124, true" [net_hls.cc:335]   --->   Operation 953 'xor' 'xor_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_11)   --->   "%and_ln786_65 = and i1 %tmp_123, %xor_ln786_11" [net_hls.cc:335]   --->   Operation 954 'and' 'and_ln786_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%xor_ln340_75 = xor i1 %tmp_123, %tmp_124" [net_hls.cc:335]   --->   Operation 955 'xor' 'xor_ln340_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%xor_ln340_11 = xor i1 %tmp_123, true" [net_hls.cc:335]   --->   Operation 956 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%or_ln340_55 = or i1 %tmp_124, %xor_ln340_11" [net_hls.cc:335]   --->   Operation 957 'or' 'or_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_129)   --->   "%select_ln340_11 = select i1 %xor_ln340_75, i14 8191, i14 %add_ln703_22" [net_hls.cc:335]   --->   Operation 958 'select' 'select_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 959 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_11 = select i1 %and_ln786_65, i14 -8192, i14 %add_ln703_22" [net_hls.cc:335]   --->   Operation 959 'select' 'select_ln388_11' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 960 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_129 = select i1 %or_ln340_55, i14 %select_ln340_11, i14 %select_ln388_11" [net_hls.cc:335]   --->   Operation 960 'select' 'select_ln340_129' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %tmp_135, true" [net_hls.cc:335]   --->   Operation 961 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%and_ln786_68 = and i1 %tmp_134, %xor_ln786_12" [net_hls.cc:335]   --->   Operation 962 'and' 'and_ln786_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln340_79 = xor i1 %tmp_134, %tmp_135" [net_hls.cc:335]   --->   Operation 963 'xor' 'xor_ln340_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%xor_ln340_12 = xor i1 %tmp_134, true" [net_hls.cc:335]   --->   Operation 964 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%or_ln340_60 = or i1 %tmp_135, %xor_ln340_12" [net_hls.cc:335]   --->   Operation 965 'or' 'or_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_132)   --->   "%select_ln340_12 = select i1 %xor_ln340_79, i14 8191, i14 %add_ln703_24" [net_hls.cc:335]   --->   Operation 966 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 967 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %and_ln786_68, i14 -8192, i14 %add_ln703_24" [net_hls.cc:335]   --->   Operation 967 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 968 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_132 = select i1 %or_ln340_60, i14 %select_ln340_12, i14 %select_ln388_12" [net_hls.cc:335]   --->   Operation 968 'select' 'select_ln340_132' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %tmp_146, true" [net_hls.cc:335]   --->   Operation 969 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%and_ln786_71 = and i1 %tmp_145, %xor_ln786_13" [net_hls.cc:335]   --->   Operation 970 'and' 'and_ln786_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln340_83 = xor i1 %tmp_145, %tmp_146" [net_hls.cc:335]   --->   Operation 971 'xor' 'xor_ln340_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%xor_ln340_13 = xor i1 %tmp_145, true" [net_hls.cc:335]   --->   Operation 972 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%or_ln340_65 = or i1 %tmp_146, %xor_ln340_13" [net_hls.cc:335]   --->   Operation 973 'or' 'or_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_135)   --->   "%select_ln340_13 = select i1 %xor_ln340_83, i14 8191, i14 %add_ln703_26" [net_hls.cc:335]   --->   Operation 974 'select' 'select_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %and_ln786_71, i14 -8192, i14 %add_ln703_26" [net_hls.cc:335]   --->   Operation 975 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 976 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_135 = select i1 %or_ln340_65, i14 %select_ln340_13, i14 %select_ln388_13" [net_hls.cc:335]   --->   Operation 976 'select' 'select_ln340_135' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%xor_ln786_14 = xor i1 %tmp_157, true" [net_hls.cc:335]   --->   Operation 977 'xor' 'xor_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_14)   --->   "%and_ln786_74 = and i1 %tmp_156, %xor_ln786_14" [net_hls.cc:335]   --->   Operation 978 'and' 'and_ln786_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln340_87 = xor i1 %tmp_156, %tmp_157" [net_hls.cc:335]   --->   Operation 979 'xor' 'xor_ln340_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%xor_ln340_14 = xor i1 %tmp_156, true" [net_hls.cc:335]   --->   Operation 980 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%or_ln340_70 = or i1 %tmp_157, %xor_ln340_14" [net_hls.cc:335]   --->   Operation 981 'or' 'or_ln340_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_138)   --->   "%select_ln340_14 = select i1 %xor_ln340_87, i14 8191, i14 %add_ln703_28" [net_hls.cc:335]   --->   Operation 982 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 983 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_14 = select i1 %and_ln786_74, i14 -8192, i14 %add_ln703_28" [net_hls.cc:335]   --->   Operation 983 'select' 'select_ln388_14' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 984 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_138 = select i1 %or_ln340_70, i14 %select_ln340_14, i14 %select_ln388_14" [net_hls.cc:335]   --->   Operation 984 'select' 'select_ln340_138' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%xor_ln786_15 = xor i1 %tmp_168, true" [net_hls.cc:335]   --->   Operation 985 'xor' 'xor_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_15)   --->   "%and_ln786_77 = and i1 %tmp_167, %xor_ln786_15" [net_hls.cc:335]   --->   Operation 986 'and' 'and_ln786_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln340_91 = xor i1 %tmp_167, %tmp_168" [net_hls.cc:335]   --->   Operation 987 'xor' 'xor_ln340_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%xor_ln340_62 = xor i1 %tmp_167, true" [net_hls.cc:335]   --->   Operation 988 'xor' 'xor_ln340_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%or_ln340_75 = or i1 %tmp_168, %xor_ln340_62" [net_hls.cc:335]   --->   Operation 989 'or' 'or_ln340_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_141)   --->   "%select_ln340_15 = select i1 %xor_ln340_91, i14 8191, i14 %add_ln703_30" [net_hls.cc:335]   --->   Operation 990 'select' 'select_ln340_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 991 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_15 = select i1 %and_ln786_77, i14 -8192, i14 %add_ln703_30" [net_hls.cc:335]   --->   Operation 991 'select' 'select_ln388_15' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 992 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_141 = select i1 %or_ln340_75, i14 %select_ln340_15, i14 %select_ln388_15" [net_hls.cc:335]   --->   Operation 992 'select' 'select_ln340_141' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%xor_ln786_16 = xor i1 %tmp_179, true" [net_hls.cc:335]   --->   Operation 993 'xor' 'xor_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_16)   --->   "%and_ln786_80 = and i1 %tmp_178, %xor_ln786_16" [net_hls.cc:335]   --->   Operation 994 'and' 'and_ln786_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%xor_ln340_95 = xor i1 %tmp_178, %tmp_179" [net_hls.cc:335]   --->   Operation 995 'xor' 'xor_ln340_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%xor_ln340_16 = xor i1 %tmp_178, true" [net_hls.cc:335]   --->   Operation 996 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%or_ln340_80 = or i1 %tmp_179, %xor_ln340_16" [net_hls.cc:335]   --->   Operation 997 'or' 'or_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_144)   --->   "%select_ln340_64 = select i1 %xor_ln340_95, i14 8191, i14 %add_ln703_32" [net_hls.cc:335]   --->   Operation 998 'select' 'select_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 999 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_16 = select i1 %and_ln786_80, i14 -8192, i14 %add_ln703_32" [net_hls.cc:335]   --->   Operation 999 'select' 'select_ln388_16' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1000 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_144 = select i1 %or_ln340_80, i14 %select_ln340_64, i14 %select_ln388_16" [net_hls.cc:335]   --->   Operation 1000 'select' 'select_ln340_144' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_65)   --->   "%xor_ln786_17 = xor i1 %tmp_190, true" [net_hls.cc:335]   --->   Operation 1001 'xor' 'xor_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_65)   --->   "%and_ln786_83 = and i1 %tmp_189, %xor_ln786_17" [net_hls.cc:335]   --->   Operation 1002 'and' 'and_ln786_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%xor_ln340_98 = xor i1 %tmp_189, %tmp_190" [net_hls.cc:335]   --->   Operation 1003 'xor' 'xor_ln340_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%xor_ln340_17 = xor i1 %tmp_189, true" [net_hls.cc:335]   --->   Operation 1004 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%or_ln340_85 = or i1 %tmp_190, %xor_ln340_17" [net_hls.cc:335]   --->   Operation 1005 'or' 'or_ln340_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_147)   --->   "%select_ln340_17 = select i1 %xor_ln340_98, i14 8191, i14 %add_ln703_34" [net_hls.cc:335]   --->   Operation 1006 'select' 'select_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1007 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_65 = select i1 %and_ln786_83, i14 -8192, i14 %add_ln703_34" [net_hls.cc:335]   --->   Operation 1007 'select' 'select_ln388_65' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1008 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_147 = select i1 %or_ln340_85, i14 %select_ln340_17, i14 %select_ln388_65" [net_hls.cc:335]   --->   Operation 1008 'select' 'select_ln340_147' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%xor_ln786_18 = xor i1 %tmp_201, true" [net_hls.cc:335]   --->   Operation 1009 'xor' 'xor_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_18)   --->   "%and_ln786_86 = and i1 %tmp_200, %xor_ln786_18" [net_hls.cc:335]   --->   Operation 1010 'and' 'and_ln786_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%xor_ln340_100 = xor i1 %tmp_200, %tmp_201" [net_hls.cc:335]   --->   Operation 1011 'xor' 'xor_ln340_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%xor_ln340_18 = xor i1 %tmp_200, true" [net_hls.cc:335]   --->   Operation 1012 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%or_ln340_90 = or i1 %tmp_201, %xor_ln340_18" [net_hls.cc:335]   --->   Operation 1013 'or' 'or_ln340_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_150)   --->   "%select_ln340_18 = select i1 %xor_ln340_100, i14 8191, i14 %add_ln703_36" [net_hls.cc:335]   --->   Operation 1014 'select' 'select_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_18 = select i1 %and_ln786_86, i14 -8192, i14 %add_ln703_36" [net_hls.cc:335]   --->   Operation 1015 'select' 'select_ln388_18' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_150 = select i1 %or_ln340_90, i14 %select_ln340_18, i14 %select_ln388_18" [net_hls.cc:335]   --->   Operation 1016 'select' 'select_ln340_150' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%xor_ln786_19 = xor i1 %tmp_212, true" [net_hls.cc:335]   --->   Operation 1017 'xor' 'xor_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_19)   --->   "%and_ln786_89 = and i1 %tmp_211, %xor_ln786_19" [net_hls.cc:335]   --->   Operation 1018 'and' 'and_ln786_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%xor_ln340_102 = xor i1 %tmp_211, %tmp_212" [net_hls.cc:335]   --->   Operation 1019 'xor' 'xor_ln340_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%xor_ln340_19 = xor i1 %tmp_211, true" [net_hls.cc:335]   --->   Operation 1020 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%or_ln340_95 = or i1 %tmp_212, %xor_ln340_19" [net_hls.cc:335]   --->   Operation 1021 'or' 'or_ln340_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_153)   --->   "%select_ln340_19 = select i1 %xor_ln340_102, i14 8191, i14 %add_ln703_38" [net_hls.cc:335]   --->   Operation 1022 'select' 'select_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_19 = select i1 %and_ln786_89, i14 -8192, i14 %add_ln703_38" [net_hls.cc:335]   --->   Operation 1023 'select' 'select_ln388_19' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1024 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_153 = select i1 %or_ln340_95, i14 %select_ln340_19, i14 %select_ln388_19" [net_hls.cc:335]   --->   Operation 1024 'select' 'select_ln340_153' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%xor_ln786_20 = xor i1 %tmp_223, true" [net_hls.cc:335]   --->   Operation 1025 'xor' 'xor_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_20)   --->   "%and_ln786_92 = and i1 %tmp_222, %xor_ln786_20" [net_hls.cc:335]   --->   Operation 1026 'and' 'and_ln786_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%xor_ln340_104 = xor i1 %tmp_222, %tmp_223" [net_hls.cc:335]   --->   Operation 1027 'xor' 'xor_ln340_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%xor_ln340_20 = xor i1 %tmp_222, true" [net_hls.cc:335]   --->   Operation 1028 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%or_ln340_100 = or i1 %tmp_223, %xor_ln340_20" [net_hls.cc:335]   --->   Operation 1029 'or' 'or_ln340_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_156)   --->   "%select_ln340_20 = select i1 %xor_ln340_104, i14 8191, i14 %add_ln703_40" [net_hls.cc:335]   --->   Operation 1030 'select' 'select_ln340_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1031 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_20 = select i1 %and_ln786_92, i14 -8192, i14 %add_ln703_40" [net_hls.cc:335]   --->   Operation 1031 'select' 'select_ln388_20' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_156 = select i1 %or_ln340_100, i14 %select_ln340_20, i14 %select_ln388_20" [net_hls.cc:335]   --->   Operation 1032 'select' 'select_ln340_156' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%xor_ln786_21 = xor i1 %tmp_234, true" [net_hls.cc:335]   --->   Operation 1033 'xor' 'xor_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_21)   --->   "%and_ln786_95 = and i1 %tmp_233, %xor_ln786_21" [net_hls.cc:335]   --->   Operation 1034 'and' 'and_ln786_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%xor_ln340_106 = xor i1 %tmp_233, %tmp_234" [net_hls.cc:335]   --->   Operation 1035 'xor' 'xor_ln340_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%xor_ln340_21 = xor i1 %tmp_233, true" [net_hls.cc:335]   --->   Operation 1036 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%or_ln340_105 = or i1 %tmp_234, %xor_ln340_21" [net_hls.cc:335]   --->   Operation 1037 'or' 'or_ln340_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_159)   --->   "%select_ln340_21 = select i1 %xor_ln340_106, i14 8191, i14 %add_ln703_42" [net_hls.cc:335]   --->   Operation 1038 'select' 'select_ln340_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1039 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_21 = select i1 %and_ln786_95, i14 -8192, i14 %add_ln703_42" [net_hls.cc:335]   --->   Operation 1039 'select' 'select_ln388_21' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1040 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_159 = select i1 %or_ln340_105, i14 %select_ln340_21, i14 %select_ln388_21" [net_hls.cc:335]   --->   Operation 1040 'select' 'select_ln340_159' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%xor_ln786_22 = xor i1 %tmp_245, true" [net_hls.cc:335]   --->   Operation 1041 'xor' 'xor_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_22)   --->   "%and_ln786_98 = and i1 %tmp_244, %xor_ln786_22" [net_hls.cc:335]   --->   Operation 1042 'and' 'and_ln786_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%xor_ln340_108 = xor i1 %tmp_244, %tmp_245" [net_hls.cc:335]   --->   Operation 1043 'xor' 'xor_ln340_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%xor_ln340_22 = xor i1 %tmp_244, true" [net_hls.cc:335]   --->   Operation 1044 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%or_ln340_110 = or i1 %tmp_245, %xor_ln340_22" [net_hls.cc:335]   --->   Operation 1045 'or' 'or_ln340_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_162)   --->   "%select_ln340_22 = select i1 %xor_ln340_108, i14 8191, i14 %add_ln703_44" [net_hls.cc:335]   --->   Operation 1046 'select' 'select_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1047 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_22 = select i1 %and_ln786_98, i14 -8192, i14 %add_ln703_44" [net_hls.cc:335]   --->   Operation 1047 'select' 'select_ln388_22' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1048 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_162 = select i1 %or_ln340_110, i14 %select_ln340_22, i14 %select_ln388_22" [net_hls.cc:335]   --->   Operation 1048 'select' 'select_ln340_162' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%xor_ln786_23 = xor i1 %tmp_256, true" [net_hls.cc:335]   --->   Operation 1049 'xor' 'xor_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_23)   --->   "%and_ln786_101 = and i1 %tmp_255, %xor_ln786_23" [net_hls.cc:335]   --->   Operation 1050 'and' 'and_ln786_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln340_110 = xor i1 %tmp_255, %tmp_256" [net_hls.cc:335]   --->   Operation 1051 'xor' 'xor_ln340_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%xor_ln340_23 = xor i1 %tmp_255, true" [net_hls.cc:335]   --->   Operation 1052 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%or_ln340_115 = or i1 %tmp_256, %xor_ln340_23" [net_hls.cc:335]   --->   Operation 1053 'or' 'or_ln340_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_165)   --->   "%select_ln340_23 = select i1 %xor_ln340_110, i14 8191, i14 %add_ln703_46" [net_hls.cc:335]   --->   Operation 1054 'select' 'select_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1055 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_23 = select i1 %and_ln786_101, i14 -8192, i14 %add_ln703_46" [net_hls.cc:335]   --->   Operation 1055 'select' 'select_ln388_23' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1056 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_165 = select i1 %or_ln340_115, i14 %select_ln340_23, i14 %select_ln388_23" [net_hls.cc:335]   --->   Operation 1056 'select' 'select_ln340_165' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%xor_ln786_24 = xor i1 %tmp_267, true" [net_hls.cc:335]   --->   Operation 1057 'xor' 'xor_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_24)   --->   "%and_ln786_104 = and i1 %tmp_266, %xor_ln786_24" [net_hls.cc:335]   --->   Operation 1058 'and' 'and_ln786_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%xor_ln340_112 = xor i1 %tmp_266, %tmp_267" [net_hls.cc:335]   --->   Operation 1059 'xor' 'xor_ln340_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%xor_ln340_24 = xor i1 %tmp_266, true" [net_hls.cc:335]   --->   Operation 1060 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%or_ln340_120 = or i1 %tmp_267, %xor_ln340_24" [net_hls.cc:335]   --->   Operation 1061 'or' 'or_ln340_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_168)   --->   "%select_ln340_24 = select i1 %xor_ln340_112, i14 8191, i14 %add_ln703_48" [net_hls.cc:335]   --->   Operation 1062 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_24 = select i1 %and_ln786_104, i14 -8192, i14 %add_ln703_48" [net_hls.cc:335]   --->   Operation 1063 'select' 'select_ln388_24' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_168 = select i1 %or_ln340_120, i14 %select_ln340_24, i14 %select_ln388_24" [net_hls.cc:335]   --->   Operation 1064 'select' 'select_ln340_168' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%xor_ln786_25 = xor i1 %tmp_278, true" [net_hls.cc:335]   --->   Operation 1065 'xor' 'xor_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_25)   --->   "%and_ln786_107 = and i1 %tmp_277, %xor_ln786_25" [net_hls.cc:335]   --->   Operation 1066 'and' 'and_ln786_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln340_114 = xor i1 %tmp_277, %tmp_278" [net_hls.cc:335]   --->   Operation 1067 'xor' 'xor_ln340_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%xor_ln340_25 = xor i1 %tmp_277, true" [net_hls.cc:335]   --->   Operation 1068 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%or_ln340_125 = or i1 %tmp_278, %xor_ln340_25" [net_hls.cc:335]   --->   Operation 1069 'or' 'or_ln340_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_171)   --->   "%select_ln340_25 = select i1 %xor_ln340_114, i14 8191, i14 %add_ln703_50" [net_hls.cc:335]   --->   Operation 1070 'select' 'select_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_25 = select i1 %and_ln786_107, i14 -8192, i14 %add_ln703_50" [net_hls.cc:335]   --->   Operation 1071 'select' 'select_ln388_25' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_171 = select i1 %or_ln340_125, i14 %select_ln340_25, i14 %select_ln388_25" [net_hls.cc:335]   --->   Operation 1072 'select' 'select_ln340_171' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%xor_ln786_26 = xor i1 %tmp_289, true" [net_hls.cc:335]   --->   Operation 1073 'xor' 'xor_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_26)   --->   "%and_ln786_110 = and i1 %tmp_288, %xor_ln786_26" [net_hls.cc:335]   --->   Operation 1074 'and' 'and_ln786_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%xor_ln340_116 = xor i1 %tmp_288, %tmp_289" [net_hls.cc:335]   --->   Operation 1075 'xor' 'xor_ln340_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%xor_ln340_26 = xor i1 %tmp_288, true" [net_hls.cc:335]   --->   Operation 1076 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%or_ln340_130 = or i1 %tmp_289, %xor_ln340_26" [net_hls.cc:335]   --->   Operation 1077 'or' 'or_ln340_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_174)   --->   "%select_ln340_26 = select i1 %xor_ln340_116, i14 8191, i14 %add_ln703_52" [net_hls.cc:335]   --->   Operation 1078 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1079 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_26 = select i1 %and_ln786_110, i14 -8192, i14 %add_ln703_52" [net_hls.cc:335]   --->   Operation 1079 'select' 'select_ln388_26' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1080 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_174 = select i1 %or_ln340_130, i14 %select_ln340_26, i14 %select_ln388_26" [net_hls.cc:335]   --->   Operation 1080 'select' 'select_ln340_174' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%xor_ln786_27 = xor i1 %tmp_300, true" [net_hls.cc:335]   --->   Operation 1081 'xor' 'xor_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_27)   --->   "%and_ln786_113 = and i1 %tmp_299, %xor_ln786_27" [net_hls.cc:335]   --->   Operation 1082 'and' 'and_ln786_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%xor_ln340_118 = xor i1 %tmp_299, %tmp_300" [net_hls.cc:335]   --->   Operation 1083 'xor' 'xor_ln340_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%xor_ln340_27 = xor i1 %tmp_299, true" [net_hls.cc:335]   --->   Operation 1084 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%or_ln340_135 = or i1 %tmp_300, %xor_ln340_27" [net_hls.cc:335]   --->   Operation 1085 'or' 'or_ln340_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_177)   --->   "%select_ln340_27 = select i1 %xor_ln340_118, i14 8191, i14 %add_ln703_54" [net_hls.cc:335]   --->   Operation 1086 'select' 'select_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1087 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_27 = select i1 %and_ln786_113, i14 -8192, i14 %add_ln703_54" [net_hls.cc:335]   --->   Operation 1087 'select' 'select_ln388_27' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1088 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_177 = select i1 %or_ln340_135, i14 %select_ln340_27, i14 %select_ln388_27" [net_hls.cc:335]   --->   Operation 1088 'select' 'select_ln340_177' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%xor_ln786_28 = xor i1 %tmp_311, true" [net_hls.cc:335]   --->   Operation 1089 'xor' 'xor_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_28)   --->   "%and_ln786_116 = and i1 %tmp_310, %xor_ln786_28" [net_hls.cc:335]   --->   Operation 1090 'and' 'and_ln786_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%xor_ln340_120 = xor i1 %tmp_310, %tmp_311" [net_hls.cc:335]   --->   Operation 1091 'xor' 'xor_ln340_120' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%xor_ln340_28 = xor i1 %tmp_310, true" [net_hls.cc:335]   --->   Operation 1092 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%or_ln340_140 = or i1 %tmp_311, %xor_ln340_28" [net_hls.cc:335]   --->   Operation 1093 'or' 'or_ln340_140' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_180)   --->   "%select_ln340_28 = select i1 %xor_ln340_120, i14 8191, i14 %add_ln703_56" [net_hls.cc:335]   --->   Operation 1094 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_28 = select i1 %and_ln786_116, i14 -8192, i14 %add_ln703_56" [net_hls.cc:335]   --->   Operation 1095 'select' 'select_ln388_28' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1096 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_180 = select i1 %or_ln340_140, i14 %select_ln340_28, i14 %select_ln388_28" [net_hls.cc:335]   --->   Operation 1096 'select' 'select_ln340_180' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%xor_ln786_89 = xor i1 %tmp_322, true" [net_hls.cc:335]   --->   Operation 1097 'xor' 'xor_ln786_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_29)   --->   "%and_ln786_119 = and i1 %tmp_321, %xor_ln786_89" [net_hls.cc:335]   --->   Operation 1098 'and' 'and_ln786_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%xor_ln340_122 = xor i1 %tmp_321, %tmp_322" [net_hls.cc:335]   --->   Operation 1099 'xor' 'xor_ln340_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%xor_ln340_29 = xor i1 %tmp_321, true" [net_hls.cc:335]   --->   Operation 1100 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%or_ln340_145 = or i1 %tmp_322, %xor_ln340_29" [net_hls.cc:335]   --->   Operation 1101 'or' 'or_ln340_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_183)   --->   "%select_ln340_29 = select i1 %xor_ln340_122, i14 8191, i14 %add_ln703_58" [net_hls.cc:335]   --->   Operation 1102 'select' 'select_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_29 = select i1 %and_ln786_119, i14 -8192, i14 %add_ln703_58" [net_hls.cc:335]   --->   Operation 1103 'select' 'select_ln388_29' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1104 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_183 = select i1 %or_ln340_145, i14 %select_ln340_29, i14 %select_ln388_29" [net_hls.cc:335]   --->   Operation 1104 'select' 'select_ln340_183' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%xor_ln786_30 = xor i1 %tmp_333, true" [net_hls.cc:335]   --->   Operation 1105 'xor' 'xor_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_30)   --->   "%and_ln786_122 = and i1 %tmp_332, %xor_ln786_30" [net_hls.cc:335]   --->   Operation 1106 'and' 'and_ln786_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%xor_ln340_124 = xor i1 %tmp_332, %tmp_333" [net_hls.cc:335]   --->   Operation 1107 'xor' 'xor_ln340_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%xor_ln340_30 = xor i1 %tmp_332, true" [net_hls.cc:335]   --->   Operation 1108 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%or_ln340_150 = or i1 %tmp_333, %xor_ln340_30" [net_hls.cc:335]   --->   Operation 1109 'or' 'or_ln340_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_186)   --->   "%select_ln340_30 = select i1 %xor_ln340_124, i14 8191, i14 %add_ln703_60" [net_hls.cc:335]   --->   Operation 1110 'select' 'select_ln340_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_30 = select i1 %and_ln786_122, i14 -8192, i14 %add_ln703_60" [net_hls.cc:335]   --->   Operation 1111 'select' 'select_ln388_30' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1112 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_186 = select i1 %or_ln340_150, i14 %select_ln340_30, i14 %select_ln388_30" [net_hls.cc:335]   --->   Operation 1112 'select' 'select_ln340_186' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%xor_ln786_31 = xor i1 %tmp_344, true" [net_hls.cc:335]   --->   Operation 1113 'xor' 'xor_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_31)   --->   "%and_ln786_125 = and i1 %tmp_343, %xor_ln786_31" [net_hls.cc:335]   --->   Operation 1114 'and' 'and_ln786_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%xor_ln340_126 = xor i1 %tmp_343, %tmp_344" [net_hls.cc:335]   --->   Operation 1115 'xor' 'xor_ln340_126' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%xor_ln340_31 = xor i1 %tmp_343, true" [net_hls.cc:335]   --->   Operation 1116 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%or_ln340_155 = or i1 %tmp_344, %xor_ln340_31" [net_hls.cc:335]   --->   Operation 1117 'or' 'or_ln340_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_189)   --->   "%select_ln340_31 = select i1 %xor_ln340_126, i14 8191, i14 %add_ln703_62" [net_hls.cc:335]   --->   Operation 1118 'select' 'select_ln340_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_31 = select i1 %and_ln786_125, i14 -8192, i14 %add_ln703_62" [net_hls.cc:335]   --->   Operation 1119 'select' 'select_ln388_31' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_189 = select i1 %or_ln340_155, i14 %select_ln340_31, i14 %select_ln388_31" [net_hls.cc:335]   --->   Operation 1120 'select' 'select_ln340_189' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i14 %select_ln340_1 to i25" [net_hls.cc:336]   --->   Operation 1121 'sext' 'sext_ln1116' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_7 : Operation 1122 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i25 %sext_ln1116, %sext_ln1118" [net_hls.cc:336]   --->   Operation 1122 'mul' 'mul_ln1118' <Predicate = (!icmp_ln324)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 24)" [net_hls.cc:336]   --->   Operation 1123 'bitselect' 'tmp_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_7 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 6)" [net_hls.cc:336]   --->   Operation 1124 'bitselect' 'tmp_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_7 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i14 %select_ln340_99 to i25" [net_hls.cc:336]   --->   Operation 1125 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1126 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i25 %sext_ln1116_1, %sext_ln1118_1" [net_hls.cc:336]   --->   Operation 1126 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1127 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_1, i32 24)" [net_hls.cc:336]   --->   Operation 1127 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_1, i32 6)" [net_hls.cc:336]   --->   Operation 1128 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i14 %select_ln340_102 to i25" [net_hls.cc:336]   --->   Operation 1129 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1130 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i25 %sext_ln1116_2, %sext_ln1118_2" [net_hls.cc:336]   --->   Operation 1130 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_2, i32 24)" [net_hls.cc:336]   --->   Operation 1131 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_2, i32 6)" [net_hls.cc:336]   --->   Operation 1132 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i14 %select_ln340_105 to i25" [net_hls.cc:336]   --->   Operation 1133 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1134 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i25 %sext_ln1116_3, %sext_ln1118_3" [net_hls.cc:336]   --->   Operation 1134 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_3, i32 24)" [net_hls.cc:336]   --->   Operation 1135 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_3, i32 6)" [net_hls.cc:336]   --->   Operation 1136 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i14 %select_ln340_108 to i25" [net_hls.cc:336]   --->   Operation 1137 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1138 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i25 %sext_ln1116_4, %sext_ln1118_4" [net_hls.cc:336]   --->   Operation 1138 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_4, i32 24)" [net_hls.cc:336]   --->   Operation 1139 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_4, i32 6)" [net_hls.cc:336]   --->   Operation 1140 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i14 %select_ln340_111 to i25" [net_hls.cc:336]   --->   Operation 1141 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_5 = mul i25 %sext_ln1116_5, %sext_ln1118_5" [net_hls.cc:336]   --->   Operation 1142 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_5, i32 24)" [net_hls.cc:336]   --->   Operation 1143 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_5, i32 6)" [net_hls.cc:336]   --->   Operation 1144 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i14 %select_ln340_114 to i25" [net_hls.cc:336]   --->   Operation 1145 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1146 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_6 = mul i25 %sext_ln1116_6, %sext_ln1118_6" [net_hls.cc:336]   --->   Operation 1146 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_6, i32 24)" [net_hls.cc:336]   --->   Operation 1147 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_6, i32 6)" [net_hls.cc:336]   --->   Operation 1148 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i14 %select_ln340_117 to i25" [net_hls.cc:336]   --->   Operation 1149 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1150 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_7 = mul i25 %sext_ln1116_7, %sext_ln1118_7" [net_hls.cc:336]   --->   Operation 1150 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_7, i32 24)" [net_hls.cc:336]   --->   Operation 1151 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_7, i32 6)" [net_hls.cc:336]   --->   Operation 1152 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i14 %select_ln340_120 to i25" [net_hls.cc:336]   --->   Operation 1153 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_8 = mul i25 %sext_ln1116_8, %sext_ln1118_8" [net_hls.cc:336]   --->   Operation 1154 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_8, i32 24)" [net_hls.cc:336]   --->   Operation 1155 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_8, i32 6)" [net_hls.cc:336]   --->   Operation 1156 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i14 %select_ln340_123 to i25" [net_hls.cc:336]   --->   Operation 1157 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1158 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_9 = mul i25 %sext_ln1116_9, %sext_ln1118_9" [net_hls.cc:336]   --->   Operation 1158 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_9, i32 24)" [net_hls.cc:336]   --->   Operation 1159 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_9, i32 6)" [net_hls.cc:336]   --->   Operation 1160 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i14 %select_ln340_126 to i25" [net_hls.cc:336]   --->   Operation 1161 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1162 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_10 = mul i25 %sext_ln1116_10, %sext_ln1118_10" [net_hls.cc:336]   --->   Operation 1162 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_10, i32 24)" [net_hls.cc:336]   --->   Operation 1163 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_10, i32 6)" [net_hls.cc:336]   --->   Operation 1164 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i14 %select_ln340_129 to i25" [net_hls.cc:336]   --->   Operation 1165 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1166 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_11 = mul i25 %sext_ln1116_11, %sext_ln1118_11" [net_hls.cc:336]   --->   Operation 1166 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_11, i32 24)" [net_hls.cc:336]   --->   Operation 1167 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_11, i32 6)" [net_hls.cc:336]   --->   Operation 1168 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i14 %select_ln340_132 to i25" [net_hls.cc:336]   --->   Operation 1169 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1170 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_12 = mul i25 %sext_ln1116_12, %sext_ln1118_12" [net_hls.cc:336]   --->   Operation 1170 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_12, i32 24)" [net_hls.cc:336]   --->   Operation 1171 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1172 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_12, i32 6)" [net_hls.cc:336]   --->   Operation 1172 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i14 %select_ln340_135 to i25" [net_hls.cc:336]   --->   Operation 1173 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1174 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_13 = mul i25 %sext_ln1116_13, %sext_ln1118_13" [net_hls.cc:336]   --->   Operation 1174 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_13, i32 24)" [net_hls.cc:336]   --->   Operation 1175 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_13, i32 6)" [net_hls.cc:336]   --->   Operation 1176 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i14 %select_ln340_138 to i25" [net_hls.cc:336]   --->   Operation 1177 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1178 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_14 = mul i25 %sext_ln1116_14, %sext_ln1118_14" [net_hls.cc:336]   --->   Operation 1178 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_14, i32 24)" [net_hls.cc:336]   --->   Operation 1179 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_14, i32 6)" [net_hls.cc:336]   --->   Operation 1180 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i14 %select_ln340_141 to i25" [net_hls.cc:336]   --->   Operation 1181 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1182 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_15 = mul i25 %sext_ln1116_15, %sext_ln1118_15" [net_hls.cc:336]   --->   Operation 1182 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_15, i32 24)" [net_hls.cc:336]   --->   Operation 1183 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_15, i32 6)" [net_hls.cc:336]   --->   Operation 1184 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i14 %select_ln340_144 to i25" [net_hls.cc:336]   --->   Operation 1185 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1186 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_16 = mul i25 %sext_ln1116_16, %sext_ln1118_16" [net_hls.cc:336]   --->   Operation 1186 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_180 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_16, i32 24)" [net_hls.cc:336]   --->   Operation 1187 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_182 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_16, i32 6)" [net_hls.cc:336]   --->   Operation 1188 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i14 %select_ln340_147 to i25" [net_hls.cc:336]   --->   Operation 1189 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1190 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_17 = mul i25 %sext_ln1116_17, %sext_ln1118_17" [net_hls.cc:336]   --->   Operation 1190 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_191 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_17, i32 24)" [net_hls.cc:336]   --->   Operation 1191 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_17, i32 6)" [net_hls.cc:336]   --->   Operation 1192 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i14 %select_ln340_150 to i25" [net_hls.cc:336]   --->   Operation 1193 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1194 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_18 = mul i25 %sext_ln1116_18, %sext_ln1118_18" [net_hls.cc:336]   --->   Operation 1194 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1195 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_18, i32 24)" [net_hls.cc:336]   --->   Operation 1195 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_18, i32 6)" [net_hls.cc:336]   --->   Operation 1196 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i14 %select_ln340_153 to i25" [net_hls.cc:336]   --->   Operation 1197 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1198 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_19 = mul i25 %sext_ln1116_19, %sext_ln1118_19" [net_hls.cc:336]   --->   Operation 1198 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_19, i32 24)" [net_hls.cc:336]   --->   Operation 1199 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_19, i32 6)" [net_hls.cc:336]   --->   Operation 1200 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i14 %select_ln340_156 to i25" [net_hls.cc:336]   --->   Operation 1201 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1202 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i25 %sext_ln1116_20, %sext_ln1118_20" [net_hls.cc:336]   --->   Operation 1202 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_20, i32 24)" [net_hls.cc:336]   --->   Operation 1203 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_20, i32 6)" [net_hls.cc:336]   --->   Operation 1204 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i14 %select_ln340_159 to i25" [net_hls.cc:336]   --->   Operation 1205 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1206 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i25 %sext_ln1116_21, %sext_ln1118_21" [net_hls.cc:336]   --->   Operation 1206 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_235 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_21, i32 24)" [net_hls.cc:336]   --->   Operation 1207 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_237 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_21, i32 6)" [net_hls.cc:336]   --->   Operation 1208 'bitselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i14 %select_ln340_162 to i25" [net_hls.cc:336]   --->   Operation 1209 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1210 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i25 %sext_ln1116_22, %sext_ln1118_22" [net_hls.cc:336]   --->   Operation 1210 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_246 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_22, i32 24)" [net_hls.cc:336]   --->   Operation 1211 'bitselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_248 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_22, i32 6)" [net_hls.cc:336]   --->   Operation 1212 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i14 %select_ln340_165 to i25" [net_hls.cc:336]   --->   Operation 1213 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_23 = mul i25 %sext_ln1116_23, %sext_ln1118_23" [net_hls.cc:336]   --->   Operation 1214 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_257 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_23, i32 24)" [net_hls.cc:336]   --->   Operation 1215 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_259 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_23, i32 6)" [net_hls.cc:336]   --->   Operation 1216 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i14 %select_ln340_168 to i25" [net_hls.cc:336]   --->   Operation 1217 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_24 = mul i25 %sext_ln1116_24, %sext_ln1118_24" [net_hls.cc:336]   --->   Operation 1218 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_24, i32 24)" [net_hls.cc:336]   --->   Operation 1219 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_24, i32 6)" [net_hls.cc:336]   --->   Operation 1220 'bitselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i14 %select_ln340_171 to i25" [net_hls.cc:336]   --->   Operation 1221 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_25 = mul i25 %sext_ln1116_25, %sext_ln1118_25" [net_hls.cc:336]   --->   Operation 1222 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_25, i32 24)" [net_hls.cc:336]   --->   Operation 1223 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_25, i32 6)" [net_hls.cc:336]   --->   Operation 1224 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i14 %select_ln340_174 to i25" [net_hls.cc:336]   --->   Operation 1225 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1226 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_26 = mul i25 %sext_ln1116_26, %sext_ln1118_26" [net_hls.cc:336]   --->   Operation 1226 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_26, i32 24)" [net_hls.cc:336]   --->   Operation 1227 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_26, i32 6)" [net_hls.cc:336]   --->   Operation 1228 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i14 %select_ln340_177 to i25" [net_hls.cc:336]   --->   Operation 1229 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_27 = mul i25 %sext_ln1116_27, %sext_ln1118_27" [net_hls.cc:336]   --->   Operation 1230 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_301 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_27, i32 24)" [net_hls.cc:336]   --->   Operation 1231 'bitselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_303 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_27, i32 6)" [net_hls.cc:336]   --->   Operation 1232 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i14 %select_ln340_180 to i25" [net_hls.cc:336]   --->   Operation 1233 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_28 = mul i25 %sext_ln1116_28, %sext_ln1118_28" [net_hls.cc:336]   --->   Operation 1234 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1235 [1/1] (0.00ns)   --->   "%tmp_312 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_28, i32 24)" [net_hls.cc:336]   --->   Operation 1235 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_314 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_28, i32 6)" [net_hls.cc:336]   --->   Operation 1236 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i14 %select_ln340_183 to i25" [net_hls.cc:336]   --->   Operation 1237 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_29 = mul i25 %sext_ln1116_29, %sext_ln1118_29" [net_hls.cc:336]   --->   Operation 1238 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_29, i32 24)" [net_hls.cc:336]   --->   Operation 1239 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_29, i32 6)" [net_hls.cc:336]   --->   Operation 1240 'bitselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i14 %select_ln340_186 to i25" [net_hls.cc:336]   --->   Operation 1241 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_30 = mul i25 %sext_ln1116_30, %sext_ln1118_30" [net_hls.cc:336]   --->   Operation 1242 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_30, i32 24)" [net_hls.cc:336]   --->   Operation 1243 'bitselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_30, i32 6)" [net_hls.cc:336]   --->   Operation 1244 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i14 %select_ln340_189 to i25" [net_hls.cc:336]   --->   Operation 1245 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1246 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_31 = mul i25 %sext_ln1116_31, %sext_ln1118_31" [net_hls.cc:336]   --->   Operation 1246 'mul' 'mul_ln1118_31' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_31, i32 24)" [net_hls.cc:336]   --->   Operation 1247 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_31, i32 6)" [net_hls.cc:336]   --->   Operation 1248 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.31>
ST_8 : Operation 1249 [1/1] (0.92ns)   --->   "%add_ln349 = add i9 114, %dest_ptr_0_rec" [net_hls.cc:349]   --->   Operation 1249 'add' 'add_ln349' <Predicate = (!icmp_ln324 & icmp_ln325)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1250 [1/1] (0.45ns)   --->   "%select_ln324_1 = select i1 %icmp_ln325, i9 %add_ln349, i9 %dest_ptr_0_rec" [net_hls.cc:324]   --->   Operation 1250 'select' 'select_ln324_1' <Predicate = (!icmp_ln324)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i9 %select_ln324_1 to i10" [net_hls.cc:324]   --->   Operation 1251 'zext' 'zext_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1252 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i3 %col to i4" [net_hls.cc:328]   --->   Operation 1252 'zext' 'zext_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1253 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 20)" [net_hls.cc:336]   --->   Operation 1254 'bitselect' 'tmp_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_6 to i14" [net_hls.cc:336]   --->   Operation 1255 'zext' 'zext_ln415' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1256 [1/1] (0.98ns)   --->   "%add_ln415 = add i14 %trunc_ln2, %zext_ln415" [net_hls.cc:336]   --->   Operation 1256 'add' 'add_ln415' <Predicate = (!icmp_ln324)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [net_hls.cc:336]   --->   Operation 1257 'bitselect' 'tmp_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_7, true" [net_hls.cc:336]   --->   Operation 1258 'xor' 'xor_ln416' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1259 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_5, %xor_ln416" [net_hls.cc:336]   --->   Operation 1259 'and' 'and_ln416' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [net_hls.cc:336]   --->   Operation 1260 'bitselect' 'tmp_8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1261 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1261 'partselect' 'p_Result_s' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1262 [1/1] (0.69ns)   --->   "%icmp_ln879 = icmp eq i3 %p_Result_s, -1" [net_hls.cc:336]   --->   Operation 1262 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln324)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1263 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1263 'partselect' 'p_Result_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1264 [1/1] (0.88ns)   --->   "%icmp_ln879_1 = icmp eq i4 %p_Result_1, -1" [net_hls.cc:336]   --->   Operation 1264 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1265 [1/1] (0.88ns)   --->   "%icmp_ln768 = icmp eq i4 %p_Result_1, 0" [net_hls.cc:336]   --->   Operation 1265 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [net_hls.cc:336]   --->   Operation 1266 'select' 'select_ln777' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118, i32 21)" [net_hls.cc:336]   --->   Operation 1267 'bitselect' 'tmp_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%xor_ln779 = xor i1 %tmp_9, true" [net_hls.cc:336]   --->   Operation 1268 'xor' 'xor_ln779' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [net_hls.cc:336]   --->   Operation 1269 'and' 'and_ln779' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_32)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [net_hls.cc:336]   --->   Operation 1270 'select' 'select_ln416' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1271 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879_1" [net_hls.cc:336]   --->   Operation 1271 'and' 'and_ln781' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [net_hls.cc:336]   --->   Operation 1272 'xor' 'xor_ln785' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %tmp_8, %xor_ln785" [net_hls.cc:336]   --->   Operation 1273 'or' 'or_ln785' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1274 [1/1] (0.33ns)   --->   "%xor_ln785_1 = xor i1 %tmp_3, true" [net_hls.cc:336]   --->   Operation 1274 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_1" [net_hls.cc:336]   --->   Operation 1275 'and' 'and_ln785' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1276 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_32 = and i1 %tmp_8, %select_ln416" [net_hls.cc:336]   --->   Operation 1276 'and' 'and_ln786_32' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786_32" [net_hls.cc:336]   --->   Operation 1277 'or' 'or_ln786' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_33)   --->   "%xor_ln786_2 = xor i1 %or_ln786, true" [net_hls.cc:336]   --->   Operation 1278 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1279 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_33 = and i1 %tmp_3, %xor_ln786_2" [net_hls.cc:336]   --->   Operation 1279 'and' 'and_ln786_33' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1280 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_33, %and_ln785" [net_hls.cc:336]   --->   Operation 1280 'or' 'or_ln340_1' <Predicate = (!icmp_ln324)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_1, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1281 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_1, i32 20)" [net_hls.cc:336]   --->   Operation 1282 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_17 to i14" [net_hls.cc:336]   --->   Operation 1283 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1284 [1/1] (0.98ns)   --->   "%add_ln415_1 = add i14 %trunc_ln708_1, %zext_ln415_1" [net_hls.cc:336]   --->   Operation 1284 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_1, i32 13)" [net_hls.cc:336]   --->   Operation 1285 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_1 = xor i1 %tmp_18, true" [net_hls.cc:336]   --->   Operation 1286 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_16, %xor_ln416_1" [net_hls.cc:336]   --->   Operation 1287 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_1, i32 13)" [net_hls.cc:336]   --->   Operation 1288 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1289 [1/1] (0.00ns)   --->   "%p_Result_28_1 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_1, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1289 'partselect' 'p_Result_28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1290 [1/1] (0.69ns)   --->   "%icmp_ln879_2 = icmp eq i3 %p_Result_28_1, -1" [net_hls.cc:336]   --->   Operation 1290 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1291 [1/1] (0.00ns)   --->   "%p_Result_29_1 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_1, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1291 'partselect' 'p_Result_29_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1292 [1/1] (0.88ns)   --->   "%icmp_ln879_3 = icmp eq i4 %p_Result_29_1, -1" [net_hls.cc:336]   --->   Operation 1292 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1293 [1/1] (0.88ns)   --->   "%icmp_ln768_1 = icmp eq i4 %p_Result_29_1, 0" [net_hls.cc:336]   --->   Operation 1293 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [net_hls.cc:336]   --->   Operation 1294 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_1, i32 21)" [net_hls.cc:336]   --->   Operation 1295 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_1 = xor i1 %tmp_20, true" [net_hls.cc:336]   --->   Operation 1296 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [net_hls.cc:336]   --->   Operation 1297 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [net_hls.cc:336]   --->   Operation 1298 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1299 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3" [net_hls.cc:336]   --->   Operation 1299 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_2 = xor i1 %select_ln777_1, true" [net_hls.cc:336]   --->   Operation 1300 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_1 = or i1 %tmp_19, %xor_ln785_2" [net_hls.cc:336]   --->   Operation 1301 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [1/1] (0.33ns)   --->   "%xor_ln785_3 = xor i1 %tmp_15, true" [net_hls.cc:336]   --->   Operation 1302 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_3" [net_hls.cc:336]   --->   Operation 1303 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_19, %select_ln416_1" [net_hls.cc:336]   --->   Operation 1304 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%or_ln786_1 = or i1 %and_ln781_1, %and_ln786_1" [net_hls.cc:336]   --->   Operation 1305 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_36)   --->   "%xor_ln786_32 = xor i1 %or_ln786_1, true" [net_hls.cc:336]   --->   Operation 1306 'xor' 'xor_ln786_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_36 = and i1 %tmp_15, %xor_ln786_32" [net_hls.cc:336]   --->   Operation 1307 'and' 'and_ln786_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_36, %and_ln785_1" [net_hls.cc:336]   --->   Operation 1308 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_2, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1309 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_2, i32 20)" [net_hls.cc:336]   --->   Operation 1310 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_28 to i14" [net_hls.cc:336]   --->   Operation 1311 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1312 [1/1] (0.98ns)   --->   "%add_ln415_2 = add i14 %trunc_ln708_2, %zext_ln415_2" [net_hls.cc:336]   --->   Operation 1312 'add' 'add_ln415_2' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_2, i32 13)" [net_hls.cc:336]   --->   Operation 1313 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_2)   --->   "%xor_ln416_2 = xor i1 %tmp_29, true" [net_hls.cc:336]   --->   Operation 1314 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_2 = and i1 %tmp_27, %xor_ln416_2" [net_hls.cc:336]   --->   Operation 1315 'and' 'and_ln416_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_2, i32 13)" [net_hls.cc:336]   --->   Operation 1316 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1317 [1/1] (0.00ns)   --->   "%p_Result_28_2 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_2, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1317 'partselect' 'p_Result_28_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1318 [1/1] (0.69ns)   --->   "%icmp_ln879_4 = icmp eq i3 %p_Result_28_2, -1" [net_hls.cc:336]   --->   Operation 1318 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [1/1] (0.00ns)   --->   "%p_Result_29_2 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_2, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1319 'partselect' 'p_Result_29_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1320 [1/1] (0.88ns)   --->   "%icmp_ln879_5 = icmp eq i4 %p_Result_29_2, -1" [net_hls.cc:336]   --->   Operation 1320 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1321 [1/1] (0.88ns)   --->   "%icmp_ln768_2 = icmp eq i4 %p_Result_29_2, 0" [net_hls.cc:336]   --->   Operation 1321 'icmp' 'icmp_ln768_2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%select_ln777_2 = select i1 %and_ln416_2, i1 %icmp_ln879_5, i1 %icmp_ln768_2" [net_hls.cc:336]   --->   Operation 1322 'select' 'select_ln777_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_2, i32 21)" [net_hls.cc:336]   --->   Operation 1323 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_2 = xor i1 %tmp_31, true" [net_hls.cc:336]   --->   Operation 1324 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %icmp_ln879_4, %xor_ln779_2" [net_hls.cc:336]   --->   Operation 1325 'and' 'and_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_2 = select i1 %and_ln416_2, i1 %and_ln779_2, i1 %icmp_ln879_5" [net_hls.cc:336]   --->   Operation 1326 'select' 'select_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1327 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_2, %icmp_ln879_5" [net_hls.cc:336]   --->   Operation 1327 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%xor_ln785_4 = xor i1 %select_ln777_2, true" [net_hls.cc:336]   --->   Operation 1328 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%or_ln785_2 = or i1 %tmp_30, %xor_ln785_4" [net_hls.cc:336]   --->   Operation 1329 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1330 [1/1] (0.33ns)   --->   "%xor_ln785_5 = xor i1 %tmp_26, true" [net_hls.cc:336]   --->   Operation 1330 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_11)   --->   "%and_ln785_2 = and i1 %or_ln785_2, %xor_ln785_5" [net_hls.cc:336]   --->   Operation 1331 'and' 'and_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_30, %select_ln416_2" [net_hls.cc:336]   --->   Operation 1332 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%or_ln786_2 = or i1 %and_ln781_2, %and_ln786_2" [net_hls.cc:336]   --->   Operation 1333 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_39)   --->   "%xor_ln786_34 = xor i1 %or_ln786_2, true" [net_hls.cc:336]   --->   Operation 1334 'xor' 'xor_ln786_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_39 = and i1 %tmp_26, %xor_ln786_34" [net_hls.cc:336]   --->   Operation 1335 'and' 'and_ln786_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_11 = or i1 %and_ln786_39, %and_ln785_2" [net_hls.cc:336]   --->   Operation 1336 'or' 'or_ln340_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_3, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1337 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_3, i32 20)" [net_hls.cc:336]   --->   Operation 1338 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln415_3 = zext i1 %tmp_39 to i14" [net_hls.cc:336]   --->   Operation 1339 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1340 [1/1] (0.98ns)   --->   "%add_ln415_3 = add i14 %trunc_ln708_3, %zext_ln415_3" [net_hls.cc:336]   --->   Operation 1340 'add' 'add_ln415_3' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_3, i32 13)" [net_hls.cc:336]   --->   Operation 1341 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_3)   --->   "%xor_ln416_3 = xor i1 %tmp_40, true" [net_hls.cc:336]   --->   Operation 1342 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_3 = and i1 %tmp_38, %xor_ln416_3" [net_hls.cc:336]   --->   Operation 1343 'and' 'and_ln416_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_3, i32 13)" [net_hls.cc:336]   --->   Operation 1344 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1345 [1/1] (0.00ns)   --->   "%p_Result_28_3 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_3, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1345 'partselect' 'p_Result_28_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1346 [1/1] (0.69ns)   --->   "%icmp_ln879_6 = icmp eq i3 %p_Result_28_3, -1" [net_hls.cc:336]   --->   Operation 1346 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1347 [1/1] (0.00ns)   --->   "%p_Result_29_3 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_3, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1347 'partselect' 'p_Result_29_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1348 [1/1] (0.88ns)   --->   "%icmp_ln879_7 = icmp eq i4 %p_Result_29_3, -1" [net_hls.cc:336]   --->   Operation 1348 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1349 [1/1] (0.88ns)   --->   "%icmp_ln768_3 = icmp eq i4 %p_Result_29_3, 0" [net_hls.cc:336]   --->   Operation 1349 'icmp' 'icmp_ln768_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%select_ln777_3 = select i1 %and_ln416_3, i1 %icmp_ln879_7, i1 %icmp_ln768_3" [net_hls.cc:336]   --->   Operation 1350 'select' 'select_ln777_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_3, i32 21)" [net_hls.cc:336]   --->   Operation 1351 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_3 = xor i1 %tmp_42, true" [net_hls.cc:336]   --->   Operation 1352 'xor' 'xor_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %icmp_ln879_6, %xor_ln779_3" [net_hls.cc:336]   --->   Operation 1353 'and' 'and_ln779_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_3 = select i1 %and_ln416_3, i1 %and_ln779_3, i1 %icmp_ln879_7" [net_hls.cc:336]   --->   Operation 1354 'select' 'select_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1355 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_3, %icmp_ln879_7" [net_hls.cc:336]   --->   Operation 1355 'and' 'and_ln781_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%xor_ln785_6 = xor i1 %select_ln777_3, true" [net_hls.cc:336]   --->   Operation 1356 'xor' 'xor_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%or_ln785_3 = or i1 %tmp_41, %xor_ln785_6" [net_hls.cc:336]   --->   Operation 1357 'or' 'or_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1358 [1/1] (0.33ns)   --->   "%xor_ln785_7 = xor i1 %tmp_37, true" [net_hls.cc:336]   --->   Operation 1358 'xor' 'xor_ln785_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_16)   --->   "%and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_7" [net_hls.cc:336]   --->   Operation 1359 'and' 'and_ln785_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1360 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_41, %select_ln416_3" [net_hls.cc:336]   --->   Operation 1360 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%or_ln786_3 = or i1 %and_ln781_3, %and_ln786_3" [net_hls.cc:336]   --->   Operation 1361 'or' 'or_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_42)   --->   "%xor_ln786_37 = xor i1 %or_ln786_3, true" [net_hls.cc:336]   --->   Operation 1362 'xor' 'xor_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1363 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_42 = and i1 %tmp_37, %xor_ln786_37" [net_hls.cc:336]   --->   Operation 1363 'and' 'and_ln786_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1364 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_16 = or i1 %and_ln786_42, %and_ln785_3" [net_hls.cc:336]   --->   Operation 1364 'or' 'or_ln340_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1365 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_4, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1365 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_4, i32 20)" [net_hls.cc:336]   --->   Operation 1366 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln415_4 = zext i1 %tmp_50 to i14" [net_hls.cc:336]   --->   Operation 1367 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1368 [1/1] (0.98ns)   --->   "%add_ln415_4 = add i14 %trunc_ln708_4, %zext_ln415_4" [net_hls.cc:336]   --->   Operation 1368 'add' 'add_ln415_4' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_4, i32 13)" [net_hls.cc:336]   --->   Operation 1369 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_4)   --->   "%xor_ln416_4 = xor i1 %tmp_51, true" [net_hls.cc:336]   --->   Operation 1370 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1371 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_4 = and i1 %tmp_49, %xor_ln416_4" [net_hls.cc:336]   --->   Operation 1371 'and' 'and_ln416_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_4, i32 13)" [net_hls.cc:336]   --->   Operation 1372 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1373 [1/1] (0.00ns)   --->   "%p_Result_28_4 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_4, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1373 'partselect' 'p_Result_28_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1374 [1/1] (0.69ns)   --->   "%icmp_ln879_8 = icmp eq i3 %p_Result_28_4, -1" [net_hls.cc:336]   --->   Operation 1374 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1375 [1/1] (0.00ns)   --->   "%p_Result_29_4 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_4, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1375 'partselect' 'p_Result_29_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1376 [1/1] (0.88ns)   --->   "%icmp_ln879_9 = icmp eq i4 %p_Result_29_4, -1" [net_hls.cc:336]   --->   Operation 1376 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1377 [1/1] (0.88ns)   --->   "%icmp_ln768_4 = icmp eq i4 %p_Result_29_4, 0" [net_hls.cc:336]   --->   Operation 1377 'icmp' 'icmp_ln768_4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%select_ln777_4 = select i1 %and_ln416_4, i1 %icmp_ln879_9, i1 %icmp_ln768_4" [net_hls.cc:336]   --->   Operation 1378 'select' 'select_ln777_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_4, i32 21)" [net_hls.cc:336]   --->   Operation 1379 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_4 = xor i1 %tmp_53, true" [net_hls.cc:336]   --->   Operation 1380 'xor' 'xor_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %icmp_ln879_8, %xor_ln779_4" [net_hls.cc:336]   --->   Operation 1381 'and' 'and_ln779_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_4 = select i1 %and_ln416_4, i1 %and_ln779_4, i1 %icmp_ln879_9" [net_hls.cc:336]   --->   Operation 1382 'select' 'select_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1383 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_4, %icmp_ln879_9" [net_hls.cc:336]   --->   Operation 1383 'and' 'and_ln781_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%xor_ln785_8 = xor i1 %select_ln777_4, true" [net_hls.cc:336]   --->   Operation 1384 'xor' 'xor_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%or_ln785_4 = or i1 %tmp_52, %xor_ln785_8" [net_hls.cc:336]   --->   Operation 1385 'or' 'or_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1386 [1/1] (0.33ns)   --->   "%xor_ln785_9 = xor i1 %tmp_48, true" [net_hls.cc:336]   --->   Operation 1386 'xor' 'xor_ln785_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_21)   --->   "%and_ln785_4 = and i1 %or_ln785_4, %xor_ln785_9" [net_hls.cc:336]   --->   Operation 1387 'and' 'and_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1388 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_52, %select_ln416_4" [net_hls.cc:336]   --->   Operation 1388 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%or_ln786_4 = or i1 %and_ln781_4, %and_ln786_4" [net_hls.cc:336]   --->   Operation 1389 'or' 'or_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_45)   --->   "%xor_ln786_39 = xor i1 %or_ln786_4, true" [net_hls.cc:336]   --->   Operation 1390 'xor' 'xor_ln786_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1391 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_45 = and i1 %tmp_48, %xor_ln786_39" [net_hls.cc:336]   --->   Operation 1391 'and' 'and_ln786_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1392 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_21 = or i1 %and_ln786_45, %and_ln785_4" [net_hls.cc:336]   --->   Operation 1392 'or' 'or_ln340_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_5, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1393 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1394 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_5, i32 20)" [net_hls.cc:336]   --->   Operation 1394 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln415_5 = zext i1 %tmp_61 to i14" [net_hls.cc:336]   --->   Operation 1395 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1396 [1/1] (0.98ns)   --->   "%add_ln415_5 = add i14 %trunc_ln708_5, %zext_ln415_5" [net_hls.cc:336]   --->   Operation 1396 'add' 'add_ln415_5' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_5, i32 13)" [net_hls.cc:336]   --->   Operation 1397 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_5)   --->   "%xor_ln416_5 = xor i1 %tmp_62, true" [net_hls.cc:336]   --->   Operation 1398 'xor' 'xor_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1399 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_5 = and i1 %tmp_60, %xor_ln416_5" [net_hls.cc:336]   --->   Operation 1399 'and' 'and_ln416_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_5, i32 13)" [net_hls.cc:336]   --->   Operation 1400 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1401 [1/1] (0.00ns)   --->   "%p_Result_28_5 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_5, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1401 'partselect' 'p_Result_28_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1402 [1/1] (0.69ns)   --->   "%icmp_ln879_10 = icmp eq i3 %p_Result_28_5, -1" [net_hls.cc:336]   --->   Operation 1402 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1403 [1/1] (0.00ns)   --->   "%p_Result_29_5 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_5, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1403 'partselect' 'p_Result_29_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1404 [1/1] (0.88ns)   --->   "%icmp_ln879_11 = icmp eq i4 %p_Result_29_5, -1" [net_hls.cc:336]   --->   Operation 1404 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1405 [1/1] (0.88ns)   --->   "%icmp_ln768_5 = icmp eq i4 %p_Result_29_5, 0" [net_hls.cc:336]   --->   Operation 1405 'icmp' 'icmp_ln768_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%select_ln777_5 = select i1 %and_ln416_5, i1 %icmp_ln879_11, i1 %icmp_ln768_5" [net_hls.cc:336]   --->   Operation 1406 'select' 'select_ln777_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_5, i32 21)" [net_hls.cc:336]   --->   Operation 1407 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_5 = xor i1 %tmp_64, true" [net_hls.cc:336]   --->   Operation 1408 'xor' 'xor_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %icmp_ln879_10, %xor_ln779_5" [net_hls.cc:336]   --->   Operation 1409 'and' 'and_ln779_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_5 = select i1 %and_ln416_5, i1 %and_ln779_5, i1 %icmp_ln879_11" [net_hls.cc:336]   --->   Operation 1410 'select' 'select_ln416_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1411 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_5, %icmp_ln879_11" [net_hls.cc:336]   --->   Operation 1411 'and' 'and_ln781_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%xor_ln785_10 = xor i1 %select_ln777_5, true" [net_hls.cc:336]   --->   Operation 1412 'xor' 'xor_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%or_ln785_5 = or i1 %tmp_63, %xor_ln785_10" [net_hls.cc:336]   --->   Operation 1413 'or' 'or_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1414 [1/1] (0.33ns)   --->   "%xor_ln785_11 = xor i1 %tmp_59, true" [net_hls.cc:336]   --->   Operation 1414 'xor' 'xor_ln785_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_26)   --->   "%and_ln785_5 = and i1 %or_ln785_5, %xor_ln785_11" [net_hls.cc:336]   --->   Operation 1415 'and' 'and_ln785_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1416 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_63, %select_ln416_5" [net_hls.cc:336]   --->   Operation 1416 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%or_ln786_5 = or i1 %and_ln781_5, %and_ln786_5" [net_hls.cc:336]   --->   Operation 1417 'or' 'or_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_48)   --->   "%xor_ln786_41 = xor i1 %or_ln786_5, true" [net_hls.cc:336]   --->   Operation 1418 'xor' 'xor_ln786_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1419 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_48 = and i1 %tmp_59, %xor_ln786_41" [net_hls.cc:336]   --->   Operation 1419 'and' 'and_ln786_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1420 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_26 = or i1 %and_ln786_48, %and_ln785_5" [net_hls.cc:336]   --->   Operation 1420 'or' 'or_ln340_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1421 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_6, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1421 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_6, i32 20)" [net_hls.cc:336]   --->   Operation 1422 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln415_6 = zext i1 %tmp_72 to i14" [net_hls.cc:336]   --->   Operation 1423 'zext' 'zext_ln415_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1424 [1/1] (0.98ns)   --->   "%add_ln415_6 = add i14 %trunc_ln708_6, %zext_ln415_6" [net_hls.cc:336]   --->   Operation 1424 'add' 'add_ln415_6' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_6, i32 13)" [net_hls.cc:336]   --->   Operation 1425 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_6)   --->   "%xor_ln416_6 = xor i1 %tmp_73, true" [net_hls.cc:336]   --->   Operation 1426 'xor' 'xor_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1427 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_6 = and i1 %tmp_71, %xor_ln416_6" [net_hls.cc:336]   --->   Operation 1427 'and' 'and_ln416_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_6, i32 13)" [net_hls.cc:336]   --->   Operation 1428 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1429 [1/1] (0.00ns)   --->   "%p_Result_28_6 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_6, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1429 'partselect' 'p_Result_28_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1430 [1/1] (0.69ns)   --->   "%icmp_ln879_12 = icmp eq i3 %p_Result_28_6, -1" [net_hls.cc:336]   --->   Operation 1430 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1431 [1/1] (0.00ns)   --->   "%p_Result_29_6 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_6, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1431 'partselect' 'p_Result_29_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1432 [1/1] (0.88ns)   --->   "%icmp_ln879_13 = icmp eq i4 %p_Result_29_6, -1" [net_hls.cc:336]   --->   Operation 1432 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1433 [1/1] (0.88ns)   --->   "%icmp_ln768_6 = icmp eq i4 %p_Result_29_6, 0" [net_hls.cc:336]   --->   Operation 1433 'icmp' 'icmp_ln768_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%select_ln777_6 = select i1 %and_ln416_6, i1 %icmp_ln879_13, i1 %icmp_ln768_6" [net_hls.cc:336]   --->   Operation 1434 'select' 'select_ln777_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_6, i32 21)" [net_hls.cc:336]   --->   Operation 1435 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_6 = xor i1 %tmp_75, true" [net_hls.cc:336]   --->   Operation 1436 'xor' 'xor_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %icmp_ln879_12, %xor_ln779_6" [net_hls.cc:336]   --->   Operation 1437 'and' 'and_ln779_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_6 = select i1 %and_ln416_6, i1 %and_ln779_6, i1 %icmp_ln879_13" [net_hls.cc:336]   --->   Operation 1438 'select' 'select_ln416_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1439 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_6, %icmp_ln879_13" [net_hls.cc:336]   --->   Operation 1439 'and' 'and_ln781_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%xor_ln785_12 = xor i1 %select_ln777_6, true" [net_hls.cc:336]   --->   Operation 1440 'xor' 'xor_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%or_ln785_6 = or i1 %tmp_74, %xor_ln785_12" [net_hls.cc:336]   --->   Operation 1441 'or' 'or_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1442 [1/1] (0.33ns)   --->   "%xor_ln785_13 = xor i1 %tmp_70, true" [net_hls.cc:336]   --->   Operation 1442 'xor' 'xor_ln785_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_31)   --->   "%and_ln785_6 = and i1 %or_ln785_6, %xor_ln785_13" [net_hls.cc:336]   --->   Operation 1443 'and' 'and_ln785_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1444 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_74, %select_ln416_6" [net_hls.cc:336]   --->   Operation 1444 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%or_ln786_6 = or i1 %and_ln781_6, %and_ln786_6" [net_hls.cc:336]   --->   Operation 1445 'or' 'or_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_51)   --->   "%xor_ln786_43 = xor i1 %or_ln786_6, true" [net_hls.cc:336]   --->   Operation 1446 'xor' 'xor_ln786_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1447 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_51 = and i1 %tmp_70, %xor_ln786_43" [net_hls.cc:336]   --->   Operation 1447 'and' 'and_ln786_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1448 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_31 = or i1 %and_ln786_51, %and_ln785_6" [net_hls.cc:336]   --->   Operation 1448 'or' 'or_ln340_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1449 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_7, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1449 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_7, i32 20)" [net_hls.cc:336]   --->   Operation 1450 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1451 [1/1] (0.00ns)   --->   "%zext_ln415_7 = zext i1 %tmp_83 to i14" [net_hls.cc:336]   --->   Operation 1451 'zext' 'zext_ln415_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1452 [1/1] (0.98ns)   --->   "%add_ln415_7 = add i14 %trunc_ln708_7, %zext_ln415_7" [net_hls.cc:336]   --->   Operation 1452 'add' 'add_ln415_7' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_7, i32 13)" [net_hls.cc:336]   --->   Operation 1453 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_7)   --->   "%xor_ln416_7 = xor i1 %tmp_84, true" [net_hls.cc:336]   --->   Operation 1454 'xor' 'xor_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1455 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_7 = and i1 %tmp_82, %xor_ln416_7" [net_hls.cc:336]   --->   Operation 1455 'and' 'and_ln416_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_7, i32 13)" [net_hls.cc:336]   --->   Operation 1456 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1457 [1/1] (0.00ns)   --->   "%p_Result_28_7 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_7, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1457 'partselect' 'p_Result_28_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1458 [1/1] (0.69ns)   --->   "%icmp_ln879_14 = icmp eq i3 %p_Result_28_7, -1" [net_hls.cc:336]   --->   Operation 1458 'icmp' 'icmp_ln879_14' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1459 [1/1] (0.00ns)   --->   "%p_Result_29_7 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_7, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1459 'partselect' 'p_Result_29_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1460 [1/1] (0.88ns)   --->   "%icmp_ln879_15 = icmp eq i4 %p_Result_29_7, -1" [net_hls.cc:336]   --->   Operation 1460 'icmp' 'icmp_ln879_15' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1461 [1/1] (0.88ns)   --->   "%icmp_ln768_7 = icmp eq i4 %p_Result_29_7, 0" [net_hls.cc:336]   --->   Operation 1461 'icmp' 'icmp_ln768_7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%select_ln777_7 = select i1 %and_ln416_7, i1 %icmp_ln879_15, i1 %icmp_ln768_7" [net_hls.cc:336]   --->   Operation 1462 'select' 'select_ln777_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_7, i32 21)" [net_hls.cc:336]   --->   Operation 1463 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_7 = xor i1 %tmp_86, true" [net_hls.cc:336]   --->   Operation 1464 'xor' 'xor_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %icmp_ln879_14, %xor_ln779_7" [net_hls.cc:336]   --->   Operation 1465 'and' 'and_ln779_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_7 = select i1 %and_ln416_7, i1 %and_ln779_7, i1 %icmp_ln879_15" [net_hls.cc:336]   --->   Operation 1466 'select' 'select_ln416_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1467 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_7, %icmp_ln879_15" [net_hls.cc:336]   --->   Operation 1467 'and' 'and_ln781_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%xor_ln785_14 = xor i1 %select_ln777_7, true" [net_hls.cc:336]   --->   Operation 1468 'xor' 'xor_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%or_ln785_7 = or i1 %tmp_85, %xor_ln785_14" [net_hls.cc:336]   --->   Operation 1469 'or' 'or_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1470 [1/1] (0.33ns)   --->   "%xor_ln785_15 = xor i1 %tmp_81, true" [net_hls.cc:336]   --->   Operation 1470 'xor' 'xor_ln785_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_36)   --->   "%and_ln785_7 = and i1 %or_ln785_7, %xor_ln785_15" [net_hls.cc:336]   --->   Operation 1471 'and' 'and_ln785_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1472 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_85, %select_ln416_7" [net_hls.cc:336]   --->   Operation 1472 'and' 'and_ln786_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%or_ln786_7 = or i1 %and_ln781_7, %and_ln786_7" [net_hls.cc:336]   --->   Operation 1473 'or' 'or_ln786_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_54)   --->   "%xor_ln786_45 = xor i1 %or_ln786_7, true" [net_hls.cc:336]   --->   Operation 1474 'xor' 'xor_ln786_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1475 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_54 = and i1 %tmp_81, %xor_ln786_45" [net_hls.cc:336]   --->   Operation 1475 'and' 'and_ln786_54' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1476 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_36 = or i1 %and_ln786_54, %and_ln785_7" [net_hls.cc:336]   --->   Operation 1476 'or' 'or_ln340_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_8, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1477 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_8, i32 20)" [net_hls.cc:336]   --->   Operation 1478 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln415_8 = zext i1 %tmp_94 to i14" [net_hls.cc:336]   --->   Operation 1479 'zext' 'zext_ln415_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1480 [1/1] (0.98ns)   --->   "%add_ln415_8 = add i14 %trunc_ln708_8, %zext_ln415_8" [net_hls.cc:336]   --->   Operation 1480 'add' 'add_ln415_8' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_8, i32 13)" [net_hls.cc:336]   --->   Operation 1481 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_8)   --->   "%xor_ln416_8 = xor i1 %tmp_95, true" [net_hls.cc:336]   --->   Operation 1482 'xor' 'xor_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1483 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_8 = and i1 %tmp_93, %xor_ln416_8" [net_hls.cc:336]   --->   Operation 1483 'and' 'and_ln416_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_8, i32 13)" [net_hls.cc:336]   --->   Operation 1484 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1485 [1/1] (0.00ns)   --->   "%p_Result_28_8 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_8, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1485 'partselect' 'p_Result_28_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1486 [1/1] (0.69ns)   --->   "%icmp_ln879_16 = icmp eq i3 %p_Result_28_8, -1" [net_hls.cc:336]   --->   Operation 1486 'icmp' 'icmp_ln879_16' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1487 [1/1] (0.00ns)   --->   "%p_Result_29_8 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_8, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1487 'partselect' 'p_Result_29_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1488 [1/1] (0.88ns)   --->   "%icmp_ln879_17 = icmp eq i4 %p_Result_29_8, -1" [net_hls.cc:336]   --->   Operation 1488 'icmp' 'icmp_ln879_17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1489 [1/1] (0.88ns)   --->   "%icmp_ln768_8 = icmp eq i4 %p_Result_29_8, 0" [net_hls.cc:336]   --->   Operation 1489 'icmp' 'icmp_ln768_8' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%select_ln777_8 = select i1 %and_ln416_8, i1 %icmp_ln879_17, i1 %icmp_ln768_8" [net_hls.cc:336]   --->   Operation 1490 'select' 'select_ln777_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_8, i32 21)" [net_hls.cc:336]   --->   Operation 1491 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_8 = xor i1 %tmp_97, true" [net_hls.cc:336]   --->   Operation 1492 'xor' 'xor_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %icmp_ln879_16, %xor_ln779_8" [net_hls.cc:336]   --->   Operation 1493 'and' 'and_ln779_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_8 = select i1 %and_ln416_8, i1 %and_ln779_8, i1 %icmp_ln879_17" [net_hls.cc:336]   --->   Operation 1494 'select' 'select_ln416_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1495 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_8, %icmp_ln879_17" [net_hls.cc:336]   --->   Operation 1495 'and' 'and_ln781_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%xor_ln785_16 = xor i1 %select_ln777_8, true" [net_hls.cc:336]   --->   Operation 1496 'xor' 'xor_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%or_ln785_8 = or i1 %tmp_96, %xor_ln785_16" [net_hls.cc:336]   --->   Operation 1497 'or' 'or_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1498 [1/1] (0.33ns)   --->   "%xor_ln785_17 = xor i1 %tmp_92, true" [net_hls.cc:336]   --->   Operation 1498 'xor' 'xor_ln785_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_41)   --->   "%and_ln785_8 = and i1 %or_ln785_8, %xor_ln785_17" [net_hls.cc:336]   --->   Operation 1499 'and' 'and_ln785_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1500 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_96, %select_ln416_8" [net_hls.cc:336]   --->   Operation 1500 'and' 'and_ln786_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%or_ln786_8 = or i1 %and_ln781_8, %and_ln786_8" [net_hls.cc:336]   --->   Operation 1501 'or' 'or_ln786_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_57)   --->   "%xor_ln786_47 = xor i1 %or_ln786_8, true" [net_hls.cc:336]   --->   Operation 1502 'xor' 'xor_ln786_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1503 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_57 = and i1 %tmp_92, %xor_ln786_47" [net_hls.cc:336]   --->   Operation 1503 'and' 'and_ln786_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1504 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_41 = or i1 %and_ln786_57, %and_ln785_8" [net_hls.cc:336]   --->   Operation 1504 'or' 'or_ln340_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_9, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1505 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_9, i32 20)" [net_hls.cc:336]   --->   Operation 1506 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln415_9 = zext i1 %tmp_105 to i14" [net_hls.cc:336]   --->   Operation 1507 'zext' 'zext_ln415_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1508 [1/1] (0.98ns)   --->   "%add_ln415_9 = add i14 %trunc_ln708_9, %zext_ln415_9" [net_hls.cc:336]   --->   Operation 1508 'add' 'add_ln415_9' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_9, i32 13)" [net_hls.cc:336]   --->   Operation 1509 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_9)   --->   "%xor_ln416_9 = xor i1 %tmp_106, true" [net_hls.cc:336]   --->   Operation 1510 'xor' 'xor_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1511 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_9 = and i1 %tmp_104, %xor_ln416_9" [net_hls.cc:336]   --->   Operation 1511 'and' 'and_ln416_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_9, i32 13)" [net_hls.cc:336]   --->   Operation 1512 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1513 [1/1] (0.00ns)   --->   "%p_Result_28_9 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_9, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1513 'partselect' 'p_Result_28_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1514 [1/1] (0.69ns)   --->   "%icmp_ln879_18 = icmp eq i3 %p_Result_28_9, -1" [net_hls.cc:336]   --->   Operation 1514 'icmp' 'icmp_ln879_18' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1515 [1/1] (0.00ns)   --->   "%p_Result_29_9 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_9, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1515 'partselect' 'p_Result_29_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1516 [1/1] (0.88ns)   --->   "%icmp_ln879_19 = icmp eq i4 %p_Result_29_9, -1" [net_hls.cc:336]   --->   Operation 1516 'icmp' 'icmp_ln879_19' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1517 [1/1] (0.88ns)   --->   "%icmp_ln768_9 = icmp eq i4 %p_Result_29_9, 0" [net_hls.cc:336]   --->   Operation 1517 'icmp' 'icmp_ln768_9' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%select_ln777_9 = select i1 %and_ln416_9, i1 %icmp_ln879_19, i1 %icmp_ln768_9" [net_hls.cc:336]   --->   Operation 1518 'select' 'select_ln777_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_9, i32 21)" [net_hls.cc:336]   --->   Operation 1519 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_9 = xor i1 %tmp_108, true" [net_hls.cc:336]   --->   Operation 1520 'xor' 'xor_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %icmp_ln879_18, %xor_ln779_9" [net_hls.cc:336]   --->   Operation 1521 'and' 'and_ln779_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_9 = select i1 %and_ln416_9, i1 %and_ln779_9, i1 %icmp_ln879_19" [net_hls.cc:336]   --->   Operation 1522 'select' 'select_ln416_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1523 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_9, %icmp_ln879_19" [net_hls.cc:336]   --->   Operation 1523 'and' 'and_ln781_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%xor_ln785_18 = xor i1 %select_ln777_9, true" [net_hls.cc:336]   --->   Operation 1524 'xor' 'xor_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%or_ln785_9 = or i1 %tmp_107, %xor_ln785_18" [net_hls.cc:336]   --->   Operation 1525 'or' 'or_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1526 [1/1] (0.33ns)   --->   "%xor_ln785_19 = xor i1 %tmp_103, true" [net_hls.cc:336]   --->   Operation 1526 'xor' 'xor_ln785_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_46)   --->   "%and_ln785_9 = and i1 %or_ln785_9, %xor_ln785_19" [net_hls.cc:336]   --->   Operation 1527 'and' 'and_ln785_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1528 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_107, %select_ln416_9" [net_hls.cc:336]   --->   Operation 1528 'and' 'and_ln786_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%or_ln786_9 = or i1 %and_ln781_9, %and_ln786_9" [net_hls.cc:336]   --->   Operation 1529 'or' 'or_ln786_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_60)   --->   "%xor_ln786_49 = xor i1 %or_ln786_9, true" [net_hls.cc:336]   --->   Operation 1530 'xor' 'xor_ln786_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1531 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_60 = and i1 %tmp_103, %xor_ln786_49" [net_hls.cc:336]   --->   Operation 1531 'and' 'and_ln786_60' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1532 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_46 = or i1 %and_ln786_60, %and_ln785_9" [net_hls.cc:336]   --->   Operation 1532 'or' 'or_ln340_46' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1533 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_10, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1533 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_10, i32 20)" [net_hls.cc:336]   --->   Operation 1534 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln415_10 = zext i1 %tmp_116 to i14" [net_hls.cc:336]   --->   Operation 1535 'zext' 'zext_ln415_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1536 [1/1] (0.98ns)   --->   "%add_ln415_10 = add i14 %trunc_ln708_s, %zext_ln415_10" [net_hls.cc:336]   --->   Operation 1536 'add' 'add_ln415_10' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_10, i32 13)" [net_hls.cc:336]   --->   Operation 1537 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_10)   --->   "%xor_ln416_10 = xor i1 %tmp_117, true" [net_hls.cc:336]   --->   Operation 1538 'xor' 'xor_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1539 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_10 = and i1 %tmp_115, %xor_ln416_10" [net_hls.cc:336]   --->   Operation 1539 'and' 'and_ln416_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_10, i32 13)" [net_hls.cc:336]   --->   Operation 1540 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1541 [1/1] (0.00ns)   --->   "%p_Result_28_s = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_10, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1541 'partselect' 'p_Result_28_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1542 [1/1] (0.69ns)   --->   "%icmp_ln879_20 = icmp eq i3 %p_Result_28_s, -1" [net_hls.cc:336]   --->   Operation 1542 'icmp' 'icmp_ln879_20' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1543 [1/1] (0.00ns)   --->   "%p_Result_29_s = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_10, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1543 'partselect' 'p_Result_29_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1544 [1/1] (0.88ns)   --->   "%icmp_ln879_21 = icmp eq i4 %p_Result_29_s, -1" [net_hls.cc:336]   --->   Operation 1544 'icmp' 'icmp_ln879_21' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1545 [1/1] (0.88ns)   --->   "%icmp_ln768_10 = icmp eq i4 %p_Result_29_s, 0" [net_hls.cc:336]   --->   Operation 1545 'icmp' 'icmp_ln768_10' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_51)   --->   "%select_ln777_10 = select i1 %and_ln416_10, i1 %icmp_ln879_21, i1 %icmp_ln768_10" [net_hls.cc:336]   --->   Operation 1546 'select' 'select_ln777_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_10, i32 21)" [net_hls.cc:336]   --->   Operation 1547 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%xor_ln779_10 = xor i1 %tmp_119, true" [net_hls.cc:336]   --->   Operation 1548 'xor' 'xor_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%and_ln779_10 = and i1 %icmp_ln879_20, %xor_ln779_10" [net_hls.cc:336]   --->   Operation 1549 'and' 'and_ln779_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_10)   --->   "%select_ln416_10 = select i1 %and_ln416_10, i1 %and_ln779_10, i1 %icmp_ln879_21" [net_hls.cc:336]   --->   Operation 1550 'select' 'select_ln416_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1551 [1/1] (0.33ns)   --->   "%and_ln781_10 = and i1 %and_ln416_10, %icmp_ln879_21" [net_hls.cc:336]   --->   Operation 1551 'and' 'and_ln781_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_51)   --->   "%xor_ln785_20 = xor i1 %select_ln777_10, true" [net_hls.cc:336]   --->   Operation 1552 'xor' 'xor_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_51)   --->   "%or_ln785_10 = or i1 %tmp_118, %xor_ln785_20" [net_hls.cc:336]   --->   Operation 1553 'or' 'or_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1554 [1/1] (0.33ns)   --->   "%xor_ln785_21 = xor i1 %tmp_114, true" [net_hls.cc:336]   --->   Operation 1554 'xor' 'xor_ln785_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_51)   --->   "%and_ln785_10 = and i1 %or_ln785_10, %xor_ln785_21" [net_hls.cc:336]   --->   Operation 1555 'and' 'and_ln785_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1556 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_10 = and i1 %tmp_118, %select_ln416_10" [net_hls.cc:336]   --->   Operation 1556 'and' 'and_ln786_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%or_ln786_10 = or i1 %and_ln781_10, %and_ln786_10" [net_hls.cc:336]   --->   Operation 1557 'or' 'or_ln786_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_63)   --->   "%xor_ln786_51 = xor i1 %or_ln786_10, true" [net_hls.cc:336]   --->   Operation 1558 'xor' 'xor_ln786_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1559 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_63 = and i1 %tmp_114, %xor_ln786_51" [net_hls.cc:336]   --->   Operation 1559 'and' 'and_ln786_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1560 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_51 = or i1 %and_ln786_63, %and_ln785_10" [net_hls.cc:336]   --->   Operation 1560 'or' 'or_ln340_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1561 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_11, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1561 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_11, i32 20)" [net_hls.cc:336]   --->   Operation 1562 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln415_11 = zext i1 %tmp_127 to i14" [net_hls.cc:336]   --->   Operation 1563 'zext' 'zext_ln415_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1564 [1/1] (0.98ns)   --->   "%add_ln415_11 = add i14 %trunc_ln708_10, %zext_ln415_11" [net_hls.cc:336]   --->   Operation 1564 'add' 'add_ln415_11' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_11, i32 13)" [net_hls.cc:336]   --->   Operation 1565 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_11)   --->   "%xor_ln416_11 = xor i1 %tmp_128, true" [net_hls.cc:336]   --->   Operation 1566 'xor' 'xor_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1567 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_11 = and i1 %tmp_126, %xor_ln416_11" [net_hls.cc:336]   --->   Operation 1567 'and' 'and_ln416_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_11, i32 13)" [net_hls.cc:336]   --->   Operation 1568 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1569 [1/1] (0.00ns)   --->   "%p_Result_28_10 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_11, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1569 'partselect' 'p_Result_28_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1570 [1/1] (0.69ns)   --->   "%icmp_ln879_22 = icmp eq i3 %p_Result_28_10, -1" [net_hls.cc:336]   --->   Operation 1570 'icmp' 'icmp_ln879_22' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1571 [1/1] (0.00ns)   --->   "%p_Result_29_10 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_11, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1571 'partselect' 'p_Result_29_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1572 [1/1] (0.88ns)   --->   "%icmp_ln879_23 = icmp eq i4 %p_Result_29_10, -1" [net_hls.cc:336]   --->   Operation 1572 'icmp' 'icmp_ln879_23' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1573 [1/1] (0.88ns)   --->   "%icmp_ln768_11 = icmp eq i4 %p_Result_29_10, 0" [net_hls.cc:336]   --->   Operation 1573 'icmp' 'icmp_ln768_11' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%select_ln777_11 = select i1 %and_ln416_11, i1 %icmp_ln879_23, i1 %icmp_ln768_11" [net_hls.cc:336]   --->   Operation 1574 'select' 'select_ln777_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_11, i32 21)" [net_hls.cc:336]   --->   Operation 1575 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%xor_ln779_11 = xor i1 %tmp_130, true" [net_hls.cc:336]   --->   Operation 1576 'xor' 'xor_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%and_ln779_11 = and i1 %icmp_ln879_22, %xor_ln779_11" [net_hls.cc:336]   --->   Operation 1577 'and' 'and_ln779_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_11)   --->   "%select_ln416_11 = select i1 %and_ln416_11, i1 %and_ln779_11, i1 %icmp_ln879_23" [net_hls.cc:336]   --->   Operation 1578 'select' 'select_ln416_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1579 [1/1] (0.33ns)   --->   "%and_ln781_11 = and i1 %and_ln416_11, %icmp_ln879_23" [net_hls.cc:336]   --->   Operation 1579 'and' 'and_ln781_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%xor_ln785_22 = xor i1 %select_ln777_11, true" [net_hls.cc:336]   --->   Operation 1580 'xor' 'xor_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%or_ln785_11 = or i1 %tmp_129, %xor_ln785_22" [net_hls.cc:336]   --->   Operation 1581 'or' 'or_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1582 [1/1] (0.33ns)   --->   "%xor_ln785_23 = xor i1 %tmp_125, true" [net_hls.cc:336]   --->   Operation 1582 'xor' 'xor_ln785_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_56)   --->   "%and_ln785_11 = and i1 %or_ln785_11, %xor_ln785_23" [net_hls.cc:336]   --->   Operation 1583 'and' 'and_ln785_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1584 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_11 = and i1 %tmp_129, %select_ln416_11" [net_hls.cc:336]   --->   Operation 1584 'and' 'and_ln786_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%or_ln786_11 = or i1 %and_ln781_11, %and_ln786_11" [net_hls.cc:336]   --->   Operation 1585 'or' 'or_ln786_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_66)   --->   "%xor_ln786_53 = xor i1 %or_ln786_11, true" [net_hls.cc:336]   --->   Operation 1586 'xor' 'xor_ln786_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1587 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_66 = and i1 %tmp_125, %xor_ln786_53" [net_hls.cc:336]   --->   Operation 1587 'and' 'and_ln786_66' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1588 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_56 = or i1 %and_ln786_66, %and_ln785_11" [net_hls.cc:336]   --->   Operation 1588 'or' 'or_ln340_56' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_12, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1589 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_12, i32 20)" [net_hls.cc:336]   --->   Operation 1590 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln415_12 = zext i1 %tmp_138 to i14" [net_hls.cc:336]   --->   Operation 1591 'zext' 'zext_ln415_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1592 [1/1] (0.98ns)   --->   "%add_ln415_12 = add i14 %trunc_ln708_11, %zext_ln415_12" [net_hls.cc:336]   --->   Operation 1592 'add' 'add_ln415_12' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_12, i32 13)" [net_hls.cc:336]   --->   Operation 1593 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_12)   --->   "%xor_ln416_12 = xor i1 %tmp_139, true" [net_hls.cc:336]   --->   Operation 1594 'xor' 'xor_ln416_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1595 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_12 = and i1 %tmp_137, %xor_ln416_12" [net_hls.cc:336]   --->   Operation 1595 'and' 'and_ln416_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_140 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_12, i32 13)" [net_hls.cc:336]   --->   Operation 1596 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1597 [1/1] (0.00ns)   --->   "%p_Result_28_11 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_12, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1597 'partselect' 'p_Result_28_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1598 [1/1] (0.69ns)   --->   "%icmp_ln879_24 = icmp eq i3 %p_Result_28_11, -1" [net_hls.cc:336]   --->   Operation 1598 'icmp' 'icmp_ln879_24' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1599 [1/1] (0.00ns)   --->   "%p_Result_29_11 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_12, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1599 'partselect' 'p_Result_29_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1600 [1/1] (0.88ns)   --->   "%icmp_ln879_25 = icmp eq i4 %p_Result_29_11, -1" [net_hls.cc:336]   --->   Operation 1600 'icmp' 'icmp_ln879_25' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1601 [1/1] (0.88ns)   --->   "%icmp_ln768_12 = icmp eq i4 %p_Result_29_11, 0" [net_hls.cc:336]   --->   Operation 1601 'icmp' 'icmp_ln768_12' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%select_ln777_12 = select i1 %and_ln416_12, i1 %icmp_ln879_25, i1 %icmp_ln768_12" [net_hls.cc:336]   --->   Operation 1602 'select' 'select_ln777_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_12, i32 21)" [net_hls.cc:336]   --->   Operation 1603 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%xor_ln779_12 = xor i1 %tmp_141, true" [net_hls.cc:336]   --->   Operation 1604 'xor' 'xor_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%and_ln779_12 = and i1 %icmp_ln879_24, %xor_ln779_12" [net_hls.cc:336]   --->   Operation 1605 'and' 'and_ln779_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_12)   --->   "%select_ln416_12 = select i1 %and_ln416_12, i1 %and_ln779_12, i1 %icmp_ln879_25" [net_hls.cc:336]   --->   Operation 1606 'select' 'select_ln416_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1607 [1/1] (0.33ns)   --->   "%and_ln781_12 = and i1 %and_ln416_12, %icmp_ln879_25" [net_hls.cc:336]   --->   Operation 1607 'and' 'and_ln781_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%xor_ln785_24 = xor i1 %select_ln777_12, true" [net_hls.cc:336]   --->   Operation 1608 'xor' 'xor_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%or_ln785_12 = or i1 %tmp_140, %xor_ln785_24" [net_hls.cc:336]   --->   Operation 1609 'or' 'or_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1610 [1/1] (0.33ns)   --->   "%xor_ln785_25 = xor i1 %tmp_136, true" [net_hls.cc:336]   --->   Operation 1610 'xor' 'xor_ln785_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_61)   --->   "%and_ln785_12 = and i1 %or_ln785_12, %xor_ln785_25" [net_hls.cc:336]   --->   Operation 1611 'and' 'and_ln785_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1612 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_12 = and i1 %tmp_140, %select_ln416_12" [net_hls.cc:336]   --->   Operation 1612 'and' 'and_ln786_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%or_ln786_12 = or i1 %and_ln781_12, %and_ln786_12" [net_hls.cc:336]   --->   Operation 1613 'or' 'or_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_69)   --->   "%xor_ln786_55 = xor i1 %or_ln786_12, true" [net_hls.cc:336]   --->   Operation 1614 'xor' 'xor_ln786_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1615 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_69 = and i1 %tmp_136, %xor_ln786_55" [net_hls.cc:336]   --->   Operation 1615 'and' 'and_ln786_69' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1616 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_61 = or i1 %and_ln786_69, %and_ln785_12" [net_hls.cc:336]   --->   Operation 1616 'or' 'or_ln340_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1617 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_13, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1617 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_13, i32 20)" [net_hls.cc:336]   --->   Operation 1618 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln415_13 = zext i1 %tmp_149 to i14" [net_hls.cc:336]   --->   Operation 1619 'zext' 'zext_ln415_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1620 [1/1] (0.98ns)   --->   "%add_ln415_13 = add i14 %trunc_ln708_12, %zext_ln415_13" [net_hls.cc:336]   --->   Operation 1620 'add' 'add_ln415_13' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_13, i32 13)" [net_hls.cc:336]   --->   Operation 1621 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_13)   --->   "%xor_ln416_13 = xor i1 %tmp_150, true" [net_hls.cc:336]   --->   Operation 1622 'xor' 'xor_ln416_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1623 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_13 = and i1 %tmp_148, %xor_ln416_13" [net_hls.cc:336]   --->   Operation 1623 'and' 'and_ln416_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1624 [1/1] (0.00ns)   --->   "%tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_13, i32 13)" [net_hls.cc:336]   --->   Operation 1624 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1625 [1/1] (0.00ns)   --->   "%p_Result_28_12 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_13, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1625 'partselect' 'p_Result_28_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1626 [1/1] (0.69ns)   --->   "%icmp_ln879_26 = icmp eq i3 %p_Result_28_12, -1" [net_hls.cc:336]   --->   Operation 1626 'icmp' 'icmp_ln879_26' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1627 [1/1] (0.00ns)   --->   "%p_Result_29_12 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_13, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1627 'partselect' 'p_Result_29_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1628 [1/1] (0.88ns)   --->   "%icmp_ln879_27 = icmp eq i4 %p_Result_29_12, -1" [net_hls.cc:336]   --->   Operation 1628 'icmp' 'icmp_ln879_27' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1629 [1/1] (0.88ns)   --->   "%icmp_ln768_13 = icmp eq i4 %p_Result_29_12, 0" [net_hls.cc:336]   --->   Operation 1629 'icmp' 'icmp_ln768_13' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%select_ln777_13 = select i1 %and_ln416_13, i1 %icmp_ln879_27, i1 %icmp_ln768_13" [net_hls.cc:336]   --->   Operation 1630 'select' 'select_ln777_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_13, i32 21)" [net_hls.cc:336]   --->   Operation 1631 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%xor_ln779_13 = xor i1 %tmp_152, true" [net_hls.cc:336]   --->   Operation 1632 'xor' 'xor_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%and_ln779_13 = and i1 %icmp_ln879_26, %xor_ln779_13" [net_hls.cc:336]   --->   Operation 1633 'and' 'and_ln779_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_13)   --->   "%select_ln416_13 = select i1 %and_ln416_13, i1 %and_ln779_13, i1 %icmp_ln879_27" [net_hls.cc:336]   --->   Operation 1634 'select' 'select_ln416_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1635 [1/1] (0.33ns)   --->   "%and_ln781_13 = and i1 %and_ln416_13, %icmp_ln879_27" [net_hls.cc:336]   --->   Operation 1635 'and' 'and_ln781_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%xor_ln785_26 = xor i1 %select_ln777_13, true" [net_hls.cc:336]   --->   Operation 1636 'xor' 'xor_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%or_ln785_13 = or i1 %tmp_151, %xor_ln785_26" [net_hls.cc:336]   --->   Operation 1637 'or' 'or_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1638 [1/1] (0.33ns)   --->   "%xor_ln785_27 = xor i1 %tmp_147, true" [net_hls.cc:336]   --->   Operation 1638 'xor' 'xor_ln785_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_66)   --->   "%and_ln785_13 = and i1 %or_ln785_13, %xor_ln785_27" [net_hls.cc:336]   --->   Operation 1639 'and' 'and_ln785_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1640 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_13 = and i1 %tmp_151, %select_ln416_13" [net_hls.cc:336]   --->   Operation 1640 'and' 'and_ln786_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%or_ln786_13 = or i1 %and_ln781_13, %and_ln786_13" [net_hls.cc:336]   --->   Operation 1641 'or' 'or_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_72)   --->   "%xor_ln786_57 = xor i1 %or_ln786_13, true" [net_hls.cc:336]   --->   Operation 1642 'xor' 'xor_ln786_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1643 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_72 = and i1 %tmp_147, %xor_ln786_57" [net_hls.cc:336]   --->   Operation 1643 'and' 'and_ln786_72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1644 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_66 = or i1 %and_ln786_72, %and_ln785_13" [net_hls.cc:336]   --->   Operation 1644 'or' 'or_ln340_66' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1645 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_14, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1645 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_14, i32 20)" [net_hls.cc:336]   --->   Operation 1646 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln415_14 = zext i1 %tmp_160 to i14" [net_hls.cc:336]   --->   Operation 1647 'zext' 'zext_ln415_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1648 [1/1] (0.98ns)   --->   "%add_ln415_14 = add i14 %trunc_ln708_13, %zext_ln415_14" [net_hls.cc:336]   --->   Operation 1648 'add' 'add_ln415_14' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_14, i32 13)" [net_hls.cc:336]   --->   Operation 1649 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_14)   --->   "%xor_ln416_14 = xor i1 %tmp_161, true" [net_hls.cc:336]   --->   Operation 1650 'xor' 'xor_ln416_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1651 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_14 = and i1 %tmp_159, %xor_ln416_14" [net_hls.cc:336]   --->   Operation 1651 'and' 'and_ln416_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_14, i32 13)" [net_hls.cc:336]   --->   Operation 1652 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1653 [1/1] (0.00ns)   --->   "%p_Result_28_13 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_14, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1653 'partselect' 'p_Result_28_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1654 [1/1] (0.69ns)   --->   "%icmp_ln879_28 = icmp eq i3 %p_Result_28_13, -1" [net_hls.cc:336]   --->   Operation 1654 'icmp' 'icmp_ln879_28' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1655 [1/1] (0.00ns)   --->   "%p_Result_29_13 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_14, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1655 'partselect' 'p_Result_29_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1656 [1/1] (0.88ns)   --->   "%icmp_ln879_29 = icmp eq i4 %p_Result_29_13, -1" [net_hls.cc:336]   --->   Operation 1656 'icmp' 'icmp_ln879_29' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1657 [1/1] (0.88ns)   --->   "%icmp_ln768_14 = icmp eq i4 %p_Result_29_13, 0" [net_hls.cc:336]   --->   Operation 1657 'icmp' 'icmp_ln768_14' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%select_ln777_14 = select i1 %and_ln416_14, i1 %icmp_ln879_29, i1 %icmp_ln768_14" [net_hls.cc:336]   --->   Operation 1658 'select' 'select_ln777_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_14, i32 21)" [net_hls.cc:336]   --->   Operation 1659 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%xor_ln779_14 = xor i1 %tmp_163, true" [net_hls.cc:336]   --->   Operation 1660 'xor' 'xor_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%and_ln779_14 = and i1 %icmp_ln879_28, %xor_ln779_14" [net_hls.cc:336]   --->   Operation 1661 'and' 'and_ln779_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_14)   --->   "%select_ln416_14 = select i1 %and_ln416_14, i1 %and_ln779_14, i1 %icmp_ln879_29" [net_hls.cc:336]   --->   Operation 1662 'select' 'select_ln416_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1663 [1/1] (0.33ns)   --->   "%and_ln781_14 = and i1 %and_ln416_14, %icmp_ln879_29" [net_hls.cc:336]   --->   Operation 1663 'and' 'and_ln781_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%xor_ln785_28 = xor i1 %select_ln777_14, true" [net_hls.cc:336]   --->   Operation 1664 'xor' 'xor_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%or_ln785_14 = or i1 %tmp_162, %xor_ln785_28" [net_hls.cc:336]   --->   Operation 1665 'or' 'or_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1666 [1/1] (0.33ns)   --->   "%xor_ln785_29 = xor i1 %tmp_158, true" [net_hls.cc:336]   --->   Operation 1666 'xor' 'xor_ln785_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_71)   --->   "%and_ln785_14 = and i1 %or_ln785_14, %xor_ln785_29" [net_hls.cc:336]   --->   Operation 1667 'and' 'and_ln785_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1668 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_14 = and i1 %tmp_162, %select_ln416_14" [net_hls.cc:336]   --->   Operation 1668 'and' 'and_ln786_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%or_ln786_14 = or i1 %and_ln781_14, %and_ln786_14" [net_hls.cc:336]   --->   Operation 1669 'or' 'or_ln786_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_75)   --->   "%xor_ln786_59 = xor i1 %or_ln786_14, true" [net_hls.cc:336]   --->   Operation 1670 'xor' 'xor_ln786_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1671 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_75 = and i1 %tmp_158, %xor_ln786_59" [net_hls.cc:336]   --->   Operation 1671 'and' 'and_ln786_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1672 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_71 = or i1 %and_ln786_75, %and_ln785_14" [net_hls.cc:336]   --->   Operation 1672 'or' 'or_ln340_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_15, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1673 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1674 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_15, i32 20)" [net_hls.cc:336]   --->   Operation 1674 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln415_15 = zext i1 %tmp_171 to i14" [net_hls.cc:336]   --->   Operation 1675 'zext' 'zext_ln415_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1676 [1/1] (0.98ns)   --->   "%add_ln415_15 = add i14 %trunc_ln708_14, %zext_ln415_15" [net_hls.cc:336]   --->   Operation 1676 'add' 'add_ln415_15' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_15, i32 13)" [net_hls.cc:336]   --->   Operation 1677 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_15)   --->   "%xor_ln416_15 = xor i1 %tmp_172, true" [net_hls.cc:336]   --->   Operation 1678 'xor' 'xor_ln416_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1679 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_15 = and i1 %tmp_170, %xor_ln416_15" [net_hls.cc:336]   --->   Operation 1679 'and' 'and_ln416_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_15, i32 13)" [net_hls.cc:336]   --->   Operation 1680 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1681 [1/1] (0.00ns)   --->   "%p_Result_28_14 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_15, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1681 'partselect' 'p_Result_28_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1682 [1/1] (0.69ns)   --->   "%icmp_ln879_30 = icmp eq i3 %p_Result_28_14, -1" [net_hls.cc:336]   --->   Operation 1682 'icmp' 'icmp_ln879_30' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1683 [1/1] (0.00ns)   --->   "%p_Result_29_14 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_15, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1683 'partselect' 'p_Result_29_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1684 [1/1] (0.88ns)   --->   "%icmp_ln879_31 = icmp eq i4 %p_Result_29_14, -1" [net_hls.cc:336]   --->   Operation 1684 'icmp' 'icmp_ln879_31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1685 [1/1] (0.88ns)   --->   "%icmp_ln768_15 = icmp eq i4 %p_Result_29_14, 0" [net_hls.cc:336]   --->   Operation 1685 'icmp' 'icmp_ln768_15' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%select_ln777_15 = select i1 %and_ln416_15, i1 %icmp_ln879_31, i1 %icmp_ln768_15" [net_hls.cc:336]   --->   Operation 1686 'select' 'select_ln777_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_15, i32 21)" [net_hls.cc:336]   --->   Operation 1687 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%xor_ln779_15 = xor i1 %tmp_174, true" [net_hls.cc:336]   --->   Operation 1688 'xor' 'xor_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%and_ln779_15 = and i1 %icmp_ln879_30, %xor_ln779_15" [net_hls.cc:336]   --->   Operation 1689 'and' 'and_ln779_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_15)   --->   "%select_ln416_15 = select i1 %and_ln416_15, i1 %and_ln779_15, i1 %icmp_ln879_31" [net_hls.cc:336]   --->   Operation 1690 'select' 'select_ln416_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1691 [1/1] (0.33ns)   --->   "%and_ln781_15 = and i1 %and_ln416_15, %icmp_ln879_31" [net_hls.cc:336]   --->   Operation 1691 'and' 'and_ln781_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%xor_ln785_30 = xor i1 %select_ln777_15, true" [net_hls.cc:336]   --->   Operation 1692 'xor' 'xor_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%or_ln785_15 = or i1 %tmp_173, %xor_ln785_30" [net_hls.cc:336]   --->   Operation 1693 'or' 'or_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1694 [1/1] (0.33ns)   --->   "%xor_ln785_31 = xor i1 %tmp_169, true" [net_hls.cc:336]   --->   Operation 1694 'xor' 'xor_ln785_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_76)   --->   "%and_ln785_15 = and i1 %or_ln785_15, %xor_ln785_31" [net_hls.cc:336]   --->   Operation 1695 'and' 'and_ln785_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1696 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_15 = and i1 %tmp_173, %select_ln416_15" [net_hls.cc:336]   --->   Operation 1696 'and' 'and_ln786_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%or_ln786_15 = or i1 %and_ln781_15, %and_ln786_15" [net_hls.cc:336]   --->   Operation 1697 'or' 'or_ln786_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_78)   --->   "%xor_ln786_61 = xor i1 %or_ln786_15, true" [net_hls.cc:336]   --->   Operation 1698 'xor' 'xor_ln786_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1699 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_78 = and i1 %tmp_169, %xor_ln786_61" [net_hls.cc:336]   --->   Operation 1699 'and' 'and_ln786_78' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1700 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_76 = or i1 %and_ln786_78, %and_ln785_15" [net_hls.cc:336]   --->   Operation 1700 'or' 'or_ln340_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1701 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_16, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1701 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_181 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_16, i32 20)" [net_hls.cc:336]   --->   Operation 1702 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln415_16 = zext i1 %tmp_182 to i14" [net_hls.cc:336]   --->   Operation 1703 'zext' 'zext_ln415_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1704 [1/1] (0.98ns)   --->   "%add_ln415_16 = add i14 %trunc_ln708_15, %zext_ln415_16" [net_hls.cc:336]   --->   Operation 1704 'add' 'add_ln415_16' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%tmp_183 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_16, i32 13)" [net_hls.cc:336]   --->   Operation 1705 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_16)   --->   "%xor_ln416_16 = xor i1 %tmp_183, true" [net_hls.cc:336]   --->   Operation 1706 'xor' 'xor_ln416_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1707 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_16 = and i1 %tmp_181, %xor_ln416_16" [net_hls.cc:336]   --->   Operation 1707 'and' 'and_ln416_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_184 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_16, i32 13)" [net_hls.cc:336]   --->   Operation 1708 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1709 [1/1] (0.00ns)   --->   "%p_Result_28_15 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_16, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1709 'partselect' 'p_Result_28_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1710 [1/1] (0.69ns)   --->   "%icmp_ln879_32 = icmp eq i3 %p_Result_28_15, -1" [net_hls.cc:336]   --->   Operation 1710 'icmp' 'icmp_ln879_32' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1711 [1/1] (0.00ns)   --->   "%p_Result_29_15 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_16, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1711 'partselect' 'p_Result_29_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1712 [1/1] (0.88ns)   --->   "%icmp_ln879_33 = icmp eq i4 %p_Result_29_15, -1" [net_hls.cc:336]   --->   Operation 1712 'icmp' 'icmp_ln879_33' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1713 [1/1] (0.88ns)   --->   "%icmp_ln768_16 = icmp eq i4 %p_Result_29_15, 0" [net_hls.cc:336]   --->   Operation 1713 'icmp' 'icmp_ln768_16' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_81)   --->   "%select_ln777_16 = select i1 %and_ln416_16, i1 %icmp_ln879_33, i1 %icmp_ln768_16" [net_hls.cc:336]   --->   Operation 1714 'select' 'select_ln777_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%tmp_185 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_16, i32 21)" [net_hls.cc:336]   --->   Operation 1715 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%xor_ln779_16 = xor i1 %tmp_185, true" [net_hls.cc:336]   --->   Operation 1716 'xor' 'xor_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%and_ln779_16 = and i1 %icmp_ln879_32, %xor_ln779_16" [net_hls.cc:336]   --->   Operation 1717 'and' 'and_ln779_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_16)   --->   "%select_ln416_16 = select i1 %and_ln416_16, i1 %and_ln779_16, i1 %icmp_ln879_33" [net_hls.cc:336]   --->   Operation 1718 'select' 'select_ln416_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1719 [1/1] (0.33ns)   --->   "%and_ln781_16 = and i1 %and_ln416_16, %icmp_ln879_33" [net_hls.cc:336]   --->   Operation 1719 'and' 'and_ln781_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_81)   --->   "%xor_ln785_32 = xor i1 %select_ln777_16, true" [net_hls.cc:336]   --->   Operation 1720 'xor' 'xor_ln785_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_81)   --->   "%or_ln785_16 = or i1 %tmp_184, %xor_ln785_32" [net_hls.cc:336]   --->   Operation 1721 'or' 'or_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1722 [1/1] (0.33ns)   --->   "%xor_ln785_33 = xor i1 %tmp_180, true" [net_hls.cc:336]   --->   Operation 1722 'xor' 'xor_ln785_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_81)   --->   "%and_ln785_16 = and i1 %or_ln785_16, %xor_ln785_33" [net_hls.cc:336]   --->   Operation 1723 'and' 'and_ln785_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1724 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_16 = and i1 %tmp_184, %select_ln416_16" [net_hls.cc:336]   --->   Operation 1724 'and' 'and_ln786_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%or_ln786_16 = or i1 %and_ln781_16, %and_ln786_16" [net_hls.cc:336]   --->   Operation 1725 'or' 'or_ln786_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_81)   --->   "%xor_ln786_63 = xor i1 %or_ln786_16, true" [net_hls.cc:336]   --->   Operation 1726 'xor' 'xor_ln786_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1727 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_81 = and i1 %tmp_180, %xor_ln786_63" [net_hls.cc:336]   --->   Operation 1727 'and' 'and_ln786_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1728 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_81 = or i1 %and_ln786_81, %and_ln785_16" [net_hls.cc:336]   --->   Operation 1728 'or' 'or_ln340_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln708_16 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_17, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1729 'partselect' 'trunc_ln708_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_192 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_17, i32 20)" [net_hls.cc:336]   --->   Operation 1730 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln415_17 = zext i1 %tmp_193 to i14" [net_hls.cc:336]   --->   Operation 1731 'zext' 'zext_ln415_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1732 [1/1] (0.98ns)   --->   "%add_ln415_17 = add i14 %trunc_ln708_16, %zext_ln415_17" [net_hls.cc:336]   --->   Operation 1732 'add' 'add_ln415_17' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%tmp_194 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_17, i32 13)" [net_hls.cc:336]   --->   Operation 1733 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_17)   --->   "%xor_ln416_17 = xor i1 %tmp_194, true" [net_hls.cc:336]   --->   Operation 1734 'xor' 'xor_ln416_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1735 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_17 = and i1 %tmp_192, %xor_ln416_17" [net_hls.cc:336]   --->   Operation 1735 'and' 'and_ln416_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_195 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_17, i32 13)" [net_hls.cc:336]   --->   Operation 1736 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1737 [1/1] (0.00ns)   --->   "%p_Result_28_16 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_17, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1737 'partselect' 'p_Result_28_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1738 [1/1] (0.69ns)   --->   "%icmp_ln879_34 = icmp eq i3 %p_Result_28_16, -1" [net_hls.cc:336]   --->   Operation 1738 'icmp' 'icmp_ln879_34' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1739 [1/1] (0.00ns)   --->   "%p_Result_29_16 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_17, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1739 'partselect' 'p_Result_29_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1740 [1/1] (0.88ns)   --->   "%icmp_ln879_35 = icmp eq i4 %p_Result_29_16, -1" [net_hls.cc:336]   --->   Operation 1740 'icmp' 'icmp_ln879_35' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1741 [1/1] (0.88ns)   --->   "%icmp_ln768_17 = icmp eq i4 %p_Result_29_16, 0" [net_hls.cc:336]   --->   Operation 1741 'icmp' 'icmp_ln768_17' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_86)   --->   "%select_ln777_17 = select i1 %and_ln416_17, i1 %icmp_ln879_35, i1 %icmp_ln768_17" [net_hls.cc:336]   --->   Operation 1742 'select' 'select_ln777_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1743 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%tmp_196 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_17, i32 21)" [net_hls.cc:336]   --->   Operation 1743 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%xor_ln779_17 = xor i1 %tmp_196, true" [net_hls.cc:336]   --->   Operation 1744 'xor' 'xor_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%and_ln779_17 = and i1 %icmp_ln879_34, %xor_ln779_17" [net_hls.cc:336]   --->   Operation 1745 'and' 'and_ln779_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_17)   --->   "%select_ln416_17 = select i1 %and_ln416_17, i1 %and_ln779_17, i1 %icmp_ln879_35" [net_hls.cc:336]   --->   Operation 1746 'select' 'select_ln416_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1747 [1/1] (0.33ns)   --->   "%and_ln781_17 = and i1 %and_ln416_17, %icmp_ln879_35" [net_hls.cc:336]   --->   Operation 1747 'and' 'and_ln781_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_86)   --->   "%xor_ln785_34 = xor i1 %select_ln777_17, true" [net_hls.cc:336]   --->   Operation 1748 'xor' 'xor_ln785_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_86)   --->   "%or_ln785_17 = or i1 %tmp_195, %xor_ln785_34" [net_hls.cc:336]   --->   Operation 1749 'or' 'or_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1750 [1/1] (0.33ns)   --->   "%xor_ln785_35 = xor i1 %tmp_191, true" [net_hls.cc:336]   --->   Operation 1750 'xor' 'xor_ln785_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_86)   --->   "%and_ln785_17 = and i1 %or_ln785_17, %xor_ln785_35" [net_hls.cc:336]   --->   Operation 1751 'and' 'and_ln785_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1752 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_17 = and i1 %tmp_195, %select_ln416_17" [net_hls.cc:336]   --->   Operation 1752 'and' 'and_ln786_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%or_ln786_17 = or i1 %and_ln781_17, %and_ln786_17" [net_hls.cc:336]   --->   Operation 1753 'or' 'or_ln786_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_84)   --->   "%xor_ln786_65 = xor i1 %or_ln786_17, true" [net_hls.cc:336]   --->   Operation 1754 'xor' 'xor_ln786_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1755 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_84 = and i1 %tmp_191, %xor_ln786_65" [net_hls.cc:336]   --->   Operation 1755 'and' 'and_ln786_84' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1756 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_86 = or i1 %and_ln786_84, %and_ln785_17" [net_hls.cc:336]   --->   Operation 1756 'or' 'or_ln340_86' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln708_17 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_18, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1757 'partselect' 'trunc_ln708_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_203 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_18, i32 20)" [net_hls.cc:336]   --->   Operation 1758 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln415_18 = zext i1 %tmp_204 to i14" [net_hls.cc:336]   --->   Operation 1759 'zext' 'zext_ln415_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1760 [1/1] (0.98ns)   --->   "%add_ln415_18 = add i14 %trunc_ln708_17, %zext_ln415_18" [net_hls.cc:336]   --->   Operation 1760 'add' 'add_ln415_18' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_18, i32 13)" [net_hls.cc:336]   --->   Operation 1761 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_18)   --->   "%xor_ln416_18 = xor i1 %tmp_205, true" [net_hls.cc:336]   --->   Operation 1762 'xor' 'xor_ln416_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1763 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_18 = and i1 %tmp_203, %xor_ln416_18" [net_hls.cc:336]   --->   Operation 1763 'and' 'and_ln416_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_18, i32 13)" [net_hls.cc:336]   --->   Operation 1764 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1765 [1/1] (0.00ns)   --->   "%p_Result_28_17 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_18, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1765 'partselect' 'p_Result_28_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1766 [1/1] (0.69ns)   --->   "%icmp_ln879_36 = icmp eq i3 %p_Result_28_17, -1" [net_hls.cc:336]   --->   Operation 1766 'icmp' 'icmp_ln879_36' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1767 [1/1] (0.00ns)   --->   "%p_Result_29_17 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_18, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1767 'partselect' 'p_Result_29_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1768 [1/1] (0.88ns)   --->   "%icmp_ln879_37 = icmp eq i4 %p_Result_29_17, -1" [net_hls.cc:336]   --->   Operation 1768 'icmp' 'icmp_ln879_37' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1769 [1/1] (0.88ns)   --->   "%icmp_ln768_18 = icmp eq i4 %p_Result_29_17, 0" [net_hls.cc:336]   --->   Operation 1769 'icmp' 'icmp_ln768_18' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%select_ln777_18 = select i1 %and_ln416_18, i1 %icmp_ln879_37, i1 %icmp_ln768_18" [net_hls.cc:336]   --->   Operation 1770 'select' 'select_ln777_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_18, i32 21)" [net_hls.cc:336]   --->   Operation 1771 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%xor_ln779_18 = xor i1 %tmp_207, true" [net_hls.cc:336]   --->   Operation 1772 'xor' 'xor_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%and_ln779_18 = and i1 %icmp_ln879_36, %xor_ln779_18" [net_hls.cc:336]   --->   Operation 1773 'and' 'and_ln779_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_18)   --->   "%select_ln416_18 = select i1 %and_ln416_18, i1 %and_ln779_18, i1 %icmp_ln879_37" [net_hls.cc:336]   --->   Operation 1774 'select' 'select_ln416_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1775 [1/1] (0.33ns)   --->   "%and_ln781_18 = and i1 %and_ln416_18, %icmp_ln879_37" [net_hls.cc:336]   --->   Operation 1775 'and' 'and_ln781_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%xor_ln785_36 = xor i1 %select_ln777_18, true" [net_hls.cc:336]   --->   Operation 1776 'xor' 'xor_ln785_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%or_ln785_18 = or i1 %tmp_206, %xor_ln785_36" [net_hls.cc:336]   --->   Operation 1777 'or' 'or_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1778 [1/1] (0.33ns)   --->   "%xor_ln785_37 = xor i1 %tmp_202, true" [net_hls.cc:336]   --->   Operation 1778 'xor' 'xor_ln785_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_91)   --->   "%and_ln785_18 = and i1 %or_ln785_18, %xor_ln785_37" [net_hls.cc:336]   --->   Operation 1779 'and' 'and_ln785_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1780 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_18 = and i1 %tmp_206, %select_ln416_18" [net_hls.cc:336]   --->   Operation 1780 'and' 'and_ln786_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%or_ln786_18 = or i1 %and_ln781_18, %and_ln786_18" [net_hls.cc:336]   --->   Operation 1781 'or' 'or_ln786_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_87)   --->   "%xor_ln786_67 = xor i1 %or_ln786_18, true" [net_hls.cc:336]   --->   Operation 1782 'xor' 'xor_ln786_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1783 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_87 = and i1 %tmp_202, %xor_ln786_67" [net_hls.cc:336]   --->   Operation 1783 'and' 'and_ln786_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1784 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_91 = or i1 %and_ln786_87, %and_ln785_18" [net_hls.cc:336]   --->   Operation 1784 'or' 'or_ln340_91' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln708_18 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_19, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1785 'partselect' 'trunc_ln708_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_19, i32 20)" [net_hls.cc:336]   --->   Operation 1786 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1787 [1/1] (0.00ns)   --->   "%zext_ln415_19 = zext i1 %tmp_215 to i14" [net_hls.cc:336]   --->   Operation 1787 'zext' 'zext_ln415_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1788 [1/1] (0.98ns)   --->   "%add_ln415_19 = add i14 %trunc_ln708_18, %zext_ln415_19" [net_hls.cc:336]   --->   Operation 1788 'add' 'add_ln415_19' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_19, i32 13)" [net_hls.cc:336]   --->   Operation 1789 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_19)   --->   "%xor_ln416_19 = xor i1 %tmp_216, true" [net_hls.cc:336]   --->   Operation 1790 'xor' 'xor_ln416_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1791 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_19 = and i1 %tmp_214, %xor_ln416_19" [net_hls.cc:336]   --->   Operation 1791 'and' 'and_ln416_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_19, i32 13)" [net_hls.cc:336]   --->   Operation 1792 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1793 [1/1] (0.00ns)   --->   "%p_Result_28_18 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_19, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1793 'partselect' 'p_Result_28_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1794 [1/1] (0.69ns)   --->   "%icmp_ln879_38 = icmp eq i3 %p_Result_28_18, -1" [net_hls.cc:336]   --->   Operation 1794 'icmp' 'icmp_ln879_38' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1795 [1/1] (0.00ns)   --->   "%p_Result_29_18 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_19, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1795 'partselect' 'p_Result_29_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1796 [1/1] (0.88ns)   --->   "%icmp_ln879_39 = icmp eq i4 %p_Result_29_18, -1" [net_hls.cc:336]   --->   Operation 1796 'icmp' 'icmp_ln879_39' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1797 [1/1] (0.88ns)   --->   "%icmp_ln768_19 = icmp eq i4 %p_Result_29_18, 0" [net_hls.cc:336]   --->   Operation 1797 'icmp' 'icmp_ln768_19' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%select_ln777_19 = select i1 %and_ln416_19, i1 %icmp_ln879_39, i1 %icmp_ln768_19" [net_hls.cc:336]   --->   Operation 1798 'select' 'select_ln777_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_19, i32 21)" [net_hls.cc:336]   --->   Operation 1799 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%xor_ln779_19 = xor i1 %tmp_218, true" [net_hls.cc:336]   --->   Operation 1800 'xor' 'xor_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%and_ln779_19 = and i1 %icmp_ln879_38, %xor_ln779_19" [net_hls.cc:336]   --->   Operation 1801 'and' 'and_ln779_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_19)   --->   "%select_ln416_19 = select i1 %and_ln416_19, i1 %and_ln779_19, i1 %icmp_ln879_39" [net_hls.cc:336]   --->   Operation 1802 'select' 'select_ln416_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1803 [1/1] (0.33ns)   --->   "%and_ln781_19 = and i1 %and_ln416_19, %icmp_ln879_39" [net_hls.cc:336]   --->   Operation 1803 'and' 'and_ln781_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%xor_ln785_38 = xor i1 %select_ln777_19, true" [net_hls.cc:336]   --->   Operation 1804 'xor' 'xor_ln785_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%or_ln785_19 = or i1 %tmp_217, %xor_ln785_38" [net_hls.cc:336]   --->   Operation 1805 'or' 'or_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1806 [1/1] (0.33ns)   --->   "%xor_ln785_39 = xor i1 %tmp_213, true" [net_hls.cc:336]   --->   Operation 1806 'xor' 'xor_ln785_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_96)   --->   "%and_ln785_19 = and i1 %or_ln785_19, %xor_ln785_39" [net_hls.cc:336]   --->   Operation 1807 'and' 'and_ln785_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1808 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_19 = and i1 %tmp_217, %select_ln416_19" [net_hls.cc:336]   --->   Operation 1808 'and' 'and_ln786_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%or_ln786_19 = or i1 %and_ln781_19, %and_ln786_19" [net_hls.cc:336]   --->   Operation 1809 'or' 'or_ln786_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_90)   --->   "%xor_ln786_69 = xor i1 %or_ln786_19, true" [net_hls.cc:336]   --->   Operation 1810 'xor' 'xor_ln786_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1811 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_90 = and i1 %tmp_213, %xor_ln786_69" [net_hls.cc:336]   --->   Operation 1811 'and' 'and_ln786_90' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1812 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_96 = or i1 %and_ln786_90, %and_ln785_19" [net_hls.cc:336]   --->   Operation 1812 'or' 'or_ln340_96' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln708_19 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_20, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1813 'partselect' 'trunc_ln708_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_20, i32 20)" [net_hls.cc:336]   --->   Operation 1814 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1815 [1/1] (0.00ns)   --->   "%zext_ln415_20 = zext i1 %tmp_226 to i14" [net_hls.cc:336]   --->   Operation 1815 'zext' 'zext_ln415_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1816 [1/1] (0.98ns)   --->   "%add_ln415_20 = add i14 %trunc_ln708_19, %zext_ln415_20" [net_hls.cc:336]   --->   Operation 1816 'add' 'add_ln415_20' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_20, i32 13)" [net_hls.cc:336]   --->   Operation 1817 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_20)   --->   "%xor_ln416_20 = xor i1 %tmp_227, true" [net_hls.cc:336]   --->   Operation 1818 'xor' 'xor_ln416_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1819 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_20 = and i1 %tmp_225, %xor_ln416_20" [net_hls.cc:336]   --->   Operation 1819 'and' 'and_ln416_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_20, i32 13)" [net_hls.cc:336]   --->   Operation 1820 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1821 [1/1] (0.00ns)   --->   "%p_Result_28_19 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_20, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1821 'partselect' 'p_Result_28_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1822 [1/1] (0.69ns)   --->   "%icmp_ln879_40 = icmp eq i3 %p_Result_28_19, -1" [net_hls.cc:336]   --->   Operation 1822 'icmp' 'icmp_ln879_40' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1823 [1/1] (0.00ns)   --->   "%p_Result_29_19 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_20, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1823 'partselect' 'p_Result_29_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1824 [1/1] (0.88ns)   --->   "%icmp_ln879_41 = icmp eq i4 %p_Result_29_19, -1" [net_hls.cc:336]   --->   Operation 1824 'icmp' 'icmp_ln879_41' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1825 [1/1] (0.88ns)   --->   "%icmp_ln768_20 = icmp eq i4 %p_Result_29_19, 0" [net_hls.cc:336]   --->   Operation 1825 'icmp' 'icmp_ln768_20' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_101)   --->   "%select_ln777_20 = select i1 %and_ln416_20, i1 %icmp_ln879_41, i1 %icmp_ln768_20" [net_hls.cc:336]   --->   Operation 1826 'select' 'select_ln777_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_20, i32 21)" [net_hls.cc:336]   --->   Operation 1827 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%xor_ln779_20 = xor i1 %tmp_229, true" [net_hls.cc:336]   --->   Operation 1828 'xor' 'xor_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%and_ln779_20 = and i1 %icmp_ln879_40, %xor_ln779_20" [net_hls.cc:336]   --->   Operation 1829 'and' 'and_ln779_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_20)   --->   "%select_ln416_20 = select i1 %and_ln416_20, i1 %and_ln779_20, i1 %icmp_ln879_41" [net_hls.cc:336]   --->   Operation 1830 'select' 'select_ln416_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1831 [1/1] (0.33ns)   --->   "%and_ln781_20 = and i1 %and_ln416_20, %icmp_ln879_41" [net_hls.cc:336]   --->   Operation 1831 'and' 'and_ln781_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_101)   --->   "%xor_ln785_40 = xor i1 %select_ln777_20, true" [net_hls.cc:336]   --->   Operation 1832 'xor' 'xor_ln785_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_101)   --->   "%or_ln785_20 = or i1 %tmp_228, %xor_ln785_40" [net_hls.cc:336]   --->   Operation 1833 'or' 'or_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1834 [1/1] (0.33ns)   --->   "%xor_ln785_41 = xor i1 %tmp_224, true" [net_hls.cc:336]   --->   Operation 1834 'xor' 'xor_ln785_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_101)   --->   "%and_ln785_20 = and i1 %or_ln785_20, %xor_ln785_41" [net_hls.cc:336]   --->   Operation 1835 'and' 'and_ln785_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1836 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_20 = and i1 %tmp_228, %select_ln416_20" [net_hls.cc:336]   --->   Operation 1836 'and' 'and_ln786_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%or_ln786_20 = or i1 %and_ln781_20, %and_ln786_20" [net_hls.cc:336]   --->   Operation 1837 'or' 'or_ln786_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_93)   --->   "%xor_ln786_71 = xor i1 %or_ln786_20, true" [net_hls.cc:336]   --->   Operation 1838 'xor' 'xor_ln786_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1839 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_93 = and i1 %tmp_224, %xor_ln786_71" [net_hls.cc:336]   --->   Operation 1839 'and' 'and_ln786_93' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1840 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_101 = or i1 %and_ln786_93, %and_ln785_20" [net_hls.cc:336]   --->   Operation 1840 'or' 'or_ln340_101' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1841 [1/1] (0.00ns)   --->   "%trunc_ln708_20 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_21, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1841 'partselect' 'trunc_ln708_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_236 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_21, i32 20)" [net_hls.cc:336]   --->   Operation 1842 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln415_21 = zext i1 %tmp_237 to i14" [net_hls.cc:336]   --->   Operation 1843 'zext' 'zext_ln415_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1844 [1/1] (0.98ns)   --->   "%add_ln415_21 = add i14 %trunc_ln708_20, %zext_ln415_21" [net_hls.cc:336]   --->   Operation 1844 'add' 'add_ln415_21' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%tmp_238 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_21, i32 13)" [net_hls.cc:336]   --->   Operation 1845 'bitselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_21)   --->   "%xor_ln416_21 = xor i1 %tmp_238, true" [net_hls.cc:336]   --->   Operation 1846 'xor' 'xor_ln416_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1847 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_21 = and i1 %tmp_236, %xor_ln416_21" [net_hls.cc:336]   --->   Operation 1847 'and' 'and_ln416_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_239 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_21, i32 13)" [net_hls.cc:336]   --->   Operation 1848 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1849 [1/1] (0.00ns)   --->   "%p_Result_28_20 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_21, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1849 'partselect' 'p_Result_28_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1850 [1/1] (0.69ns)   --->   "%icmp_ln879_42 = icmp eq i3 %p_Result_28_20, -1" [net_hls.cc:336]   --->   Operation 1850 'icmp' 'icmp_ln879_42' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1851 [1/1] (0.00ns)   --->   "%p_Result_29_20 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_21, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1851 'partselect' 'p_Result_29_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1852 [1/1] (0.88ns)   --->   "%icmp_ln879_43 = icmp eq i4 %p_Result_29_20, -1" [net_hls.cc:336]   --->   Operation 1852 'icmp' 'icmp_ln879_43' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1853 [1/1] (0.88ns)   --->   "%icmp_ln768_21 = icmp eq i4 %p_Result_29_20, 0" [net_hls.cc:336]   --->   Operation 1853 'icmp' 'icmp_ln768_21' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_106)   --->   "%select_ln777_21 = select i1 %and_ln416_21, i1 %icmp_ln879_43, i1 %icmp_ln768_21" [net_hls.cc:336]   --->   Operation 1854 'select' 'select_ln777_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%tmp_240 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_21, i32 21)" [net_hls.cc:336]   --->   Operation 1855 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%xor_ln779_21 = xor i1 %tmp_240, true" [net_hls.cc:336]   --->   Operation 1856 'xor' 'xor_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%and_ln779_21 = and i1 %icmp_ln879_42, %xor_ln779_21" [net_hls.cc:336]   --->   Operation 1857 'and' 'and_ln779_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_21)   --->   "%select_ln416_21 = select i1 %and_ln416_21, i1 %and_ln779_21, i1 %icmp_ln879_43" [net_hls.cc:336]   --->   Operation 1858 'select' 'select_ln416_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1859 [1/1] (0.33ns)   --->   "%and_ln781_21 = and i1 %and_ln416_21, %icmp_ln879_43" [net_hls.cc:336]   --->   Operation 1859 'and' 'and_ln781_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_106)   --->   "%xor_ln785_42 = xor i1 %select_ln777_21, true" [net_hls.cc:336]   --->   Operation 1860 'xor' 'xor_ln785_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_106)   --->   "%or_ln785_21 = or i1 %tmp_239, %xor_ln785_42" [net_hls.cc:336]   --->   Operation 1861 'or' 'or_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1862 [1/1] (0.33ns)   --->   "%xor_ln785_43 = xor i1 %tmp_235, true" [net_hls.cc:336]   --->   Operation 1862 'xor' 'xor_ln785_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_106)   --->   "%and_ln785_21 = and i1 %or_ln785_21, %xor_ln785_43" [net_hls.cc:336]   --->   Operation 1863 'and' 'and_ln785_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1864 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_21 = and i1 %tmp_239, %select_ln416_21" [net_hls.cc:336]   --->   Operation 1864 'and' 'and_ln786_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%or_ln786_21 = or i1 %and_ln781_21, %and_ln786_21" [net_hls.cc:336]   --->   Operation 1865 'or' 'or_ln786_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_96)   --->   "%xor_ln786_73 = xor i1 %or_ln786_21, true" [net_hls.cc:336]   --->   Operation 1866 'xor' 'xor_ln786_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1867 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_96 = and i1 %tmp_235, %xor_ln786_73" [net_hls.cc:336]   --->   Operation 1867 'and' 'and_ln786_96' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1868 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_106 = or i1 %and_ln786_96, %and_ln785_21" [net_hls.cc:336]   --->   Operation 1868 'or' 'or_ln340_106' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln708_21 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_22, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1869 'partselect' 'trunc_ln708_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_247 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_22, i32 20)" [net_hls.cc:336]   --->   Operation 1870 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln415_22 = zext i1 %tmp_248 to i14" [net_hls.cc:336]   --->   Operation 1871 'zext' 'zext_ln415_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1872 [1/1] (0.98ns)   --->   "%add_ln415_22 = add i14 %trunc_ln708_21, %zext_ln415_22" [net_hls.cc:336]   --->   Operation 1872 'add' 'add_ln415_22' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_22, i32 13)" [net_hls.cc:336]   --->   Operation 1873 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_22)   --->   "%xor_ln416_22 = xor i1 %tmp_249, true" [net_hls.cc:336]   --->   Operation 1874 'xor' 'xor_ln416_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1875 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_22 = and i1 %tmp_247, %xor_ln416_22" [net_hls.cc:336]   --->   Operation 1875 'and' 'and_ln416_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_250 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_22, i32 13)" [net_hls.cc:336]   --->   Operation 1876 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1877 [1/1] (0.00ns)   --->   "%p_Result_28_21 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_22, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1877 'partselect' 'p_Result_28_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1878 [1/1] (0.69ns)   --->   "%icmp_ln879_44 = icmp eq i3 %p_Result_28_21, -1" [net_hls.cc:336]   --->   Operation 1878 'icmp' 'icmp_ln879_44' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1879 [1/1] (0.00ns)   --->   "%p_Result_29_21 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_22, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1879 'partselect' 'p_Result_29_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1880 [1/1] (0.88ns)   --->   "%icmp_ln879_45 = icmp eq i4 %p_Result_29_21, -1" [net_hls.cc:336]   --->   Operation 1880 'icmp' 'icmp_ln879_45' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1881 [1/1] (0.88ns)   --->   "%icmp_ln768_22 = icmp eq i4 %p_Result_29_21, 0" [net_hls.cc:336]   --->   Operation 1881 'icmp' 'icmp_ln768_22' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%select_ln777_22 = select i1 %and_ln416_22, i1 %icmp_ln879_45, i1 %icmp_ln768_22" [net_hls.cc:336]   --->   Operation 1882 'select' 'select_ln777_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%tmp_251 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_22, i32 21)" [net_hls.cc:336]   --->   Operation 1883 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%xor_ln779_22 = xor i1 %tmp_251, true" [net_hls.cc:336]   --->   Operation 1884 'xor' 'xor_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%and_ln779_22 = and i1 %icmp_ln879_44, %xor_ln779_22" [net_hls.cc:336]   --->   Operation 1885 'and' 'and_ln779_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_22)   --->   "%select_ln416_22 = select i1 %and_ln416_22, i1 %and_ln779_22, i1 %icmp_ln879_45" [net_hls.cc:336]   --->   Operation 1886 'select' 'select_ln416_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1887 [1/1] (0.33ns)   --->   "%and_ln781_22 = and i1 %and_ln416_22, %icmp_ln879_45" [net_hls.cc:336]   --->   Operation 1887 'and' 'and_ln781_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%xor_ln785_44 = xor i1 %select_ln777_22, true" [net_hls.cc:336]   --->   Operation 1888 'xor' 'xor_ln785_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%or_ln785_22 = or i1 %tmp_250, %xor_ln785_44" [net_hls.cc:336]   --->   Operation 1889 'or' 'or_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1890 [1/1] (0.33ns)   --->   "%xor_ln785_45 = xor i1 %tmp_246, true" [net_hls.cc:336]   --->   Operation 1890 'xor' 'xor_ln785_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_111)   --->   "%and_ln785_22 = and i1 %or_ln785_22, %xor_ln785_45" [net_hls.cc:336]   --->   Operation 1891 'and' 'and_ln785_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1892 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_22 = and i1 %tmp_250, %select_ln416_22" [net_hls.cc:336]   --->   Operation 1892 'and' 'and_ln786_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%or_ln786_22 = or i1 %and_ln781_22, %and_ln786_22" [net_hls.cc:336]   --->   Operation 1893 'or' 'or_ln786_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_99)   --->   "%xor_ln786_75 = xor i1 %or_ln786_22, true" [net_hls.cc:336]   --->   Operation 1894 'xor' 'xor_ln786_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1895 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_99 = and i1 %tmp_246, %xor_ln786_75" [net_hls.cc:336]   --->   Operation 1895 'and' 'and_ln786_99' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1896 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_111 = or i1 %and_ln786_99, %and_ln785_22" [net_hls.cc:336]   --->   Operation 1896 'or' 'or_ln340_111' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1897 [1/1] (0.00ns)   --->   "%trunc_ln708_22 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_23, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1897 'partselect' 'trunc_ln708_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_258 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_23, i32 20)" [net_hls.cc:336]   --->   Operation 1898 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1899 [1/1] (0.00ns)   --->   "%zext_ln415_23 = zext i1 %tmp_259 to i14" [net_hls.cc:336]   --->   Operation 1899 'zext' 'zext_ln415_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1900 [1/1] (0.98ns)   --->   "%add_ln415_23 = add i14 %trunc_ln708_22, %zext_ln415_23" [net_hls.cc:336]   --->   Operation 1900 'add' 'add_ln415_23' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%tmp_260 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_23, i32 13)" [net_hls.cc:336]   --->   Operation 1901 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_23)   --->   "%xor_ln416_23 = xor i1 %tmp_260, true" [net_hls.cc:336]   --->   Operation 1902 'xor' 'xor_ln416_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1903 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_23 = and i1 %tmp_258, %xor_ln416_23" [net_hls.cc:336]   --->   Operation 1903 'and' 'and_ln416_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_261 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_23, i32 13)" [net_hls.cc:336]   --->   Operation 1904 'bitselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1905 [1/1] (0.00ns)   --->   "%p_Result_28_22 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_23, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1905 'partselect' 'p_Result_28_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1906 [1/1] (0.69ns)   --->   "%icmp_ln879_46 = icmp eq i3 %p_Result_28_22, -1" [net_hls.cc:336]   --->   Operation 1906 'icmp' 'icmp_ln879_46' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1907 [1/1] (0.00ns)   --->   "%p_Result_29_22 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_23, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1907 'partselect' 'p_Result_29_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1908 [1/1] (0.88ns)   --->   "%icmp_ln879_47 = icmp eq i4 %p_Result_29_22, -1" [net_hls.cc:336]   --->   Operation 1908 'icmp' 'icmp_ln879_47' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1909 [1/1] (0.88ns)   --->   "%icmp_ln768_23 = icmp eq i4 %p_Result_29_22, 0" [net_hls.cc:336]   --->   Operation 1909 'icmp' 'icmp_ln768_23' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%select_ln777_23 = select i1 %and_ln416_23, i1 %icmp_ln879_47, i1 %icmp_ln768_23" [net_hls.cc:336]   --->   Operation 1910 'select' 'select_ln777_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%tmp_262 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_23, i32 21)" [net_hls.cc:336]   --->   Operation 1911 'bitselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%xor_ln779_23 = xor i1 %tmp_262, true" [net_hls.cc:336]   --->   Operation 1912 'xor' 'xor_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%and_ln779_23 = and i1 %icmp_ln879_46, %xor_ln779_23" [net_hls.cc:336]   --->   Operation 1913 'and' 'and_ln779_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_23)   --->   "%select_ln416_23 = select i1 %and_ln416_23, i1 %and_ln779_23, i1 %icmp_ln879_47" [net_hls.cc:336]   --->   Operation 1914 'select' 'select_ln416_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1915 [1/1] (0.33ns)   --->   "%and_ln781_23 = and i1 %and_ln416_23, %icmp_ln879_47" [net_hls.cc:336]   --->   Operation 1915 'and' 'and_ln781_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%xor_ln785_46 = xor i1 %select_ln777_23, true" [net_hls.cc:336]   --->   Operation 1916 'xor' 'xor_ln785_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%or_ln785_23 = or i1 %tmp_261, %xor_ln785_46" [net_hls.cc:336]   --->   Operation 1917 'or' 'or_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1918 [1/1] (0.33ns)   --->   "%xor_ln785_47 = xor i1 %tmp_257, true" [net_hls.cc:336]   --->   Operation 1918 'xor' 'xor_ln785_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_116)   --->   "%and_ln785_23 = and i1 %or_ln785_23, %xor_ln785_47" [net_hls.cc:336]   --->   Operation 1919 'and' 'and_ln785_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1920 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_23 = and i1 %tmp_261, %select_ln416_23" [net_hls.cc:336]   --->   Operation 1920 'and' 'and_ln786_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%or_ln786_23 = or i1 %and_ln781_23, %and_ln786_23" [net_hls.cc:336]   --->   Operation 1921 'or' 'or_ln786_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_102)   --->   "%xor_ln786_77 = xor i1 %or_ln786_23, true" [net_hls.cc:336]   --->   Operation 1922 'xor' 'xor_ln786_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1923 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_102 = and i1 %tmp_257, %xor_ln786_77" [net_hls.cc:336]   --->   Operation 1923 'and' 'and_ln786_102' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1924 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_116 = or i1 %and_ln786_102, %and_ln785_23" [net_hls.cc:336]   --->   Operation 1924 'or' 'or_ln340_116' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln708_23 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_24, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1925 'partselect' 'trunc_ln708_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_24, i32 20)" [net_hls.cc:336]   --->   Operation 1926 'bitselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln415_24 = zext i1 %tmp_270 to i14" [net_hls.cc:336]   --->   Operation 1927 'zext' 'zext_ln415_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1928 [1/1] (0.98ns)   --->   "%add_ln415_24 = add i14 %trunc_ln708_23, %zext_ln415_24" [net_hls.cc:336]   --->   Operation 1928 'add' 'add_ln415_24' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_24, i32 13)" [net_hls.cc:336]   --->   Operation 1929 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_24)   --->   "%xor_ln416_24 = xor i1 %tmp_271, true" [net_hls.cc:336]   --->   Operation 1930 'xor' 'xor_ln416_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1931 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_24 = and i1 %tmp_269, %xor_ln416_24" [net_hls.cc:336]   --->   Operation 1931 'and' 'and_ln416_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_24, i32 13)" [net_hls.cc:336]   --->   Operation 1932 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1933 [1/1] (0.00ns)   --->   "%p_Result_28_23 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_24, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1933 'partselect' 'p_Result_28_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1934 [1/1] (0.69ns)   --->   "%icmp_ln879_48 = icmp eq i3 %p_Result_28_23, -1" [net_hls.cc:336]   --->   Operation 1934 'icmp' 'icmp_ln879_48' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1935 [1/1] (0.00ns)   --->   "%p_Result_29_23 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_24, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1935 'partselect' 'p_Result_29_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1936 [1/1] (0.88ns)   --->   "%icmp_ln879_49 = icmp eq i4 %p_Result_29_23, -1" [net_hls.cc:336]   --->   Operation 1936 'icmp' 'icmp_ln879_49' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1937 [1/1] (0.88ns)   --->   "%icmp_ln768_24 = icmp eq i4 %p_Result_29_23, 0" [net_hls.cc:336]   --->   Operation 1937 'icmp' 'icmp_ln768_24' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_121)   --->   "%select_ln777_24 = select i1 %and_ln416_24, i1 %icmp_ln879_49, i1 %icmp_ln768_24" [net_hls.cc:336]   --->   Operation 1938 'select' 'select_ln777_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_24, i32 21)" [net_hls.cc:336]   --->   Operation 1939 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%xor_ln779_24 = xor i1 %tmp_273, true" [net_hls.cc:336]   --->   Operation 1940 'xor' 'xor_ln779_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%and_ln779_24 = and i1 %icmp_ln879_48, %xor_ln779_24" [net_hls.cc:336]   --->   Operation 1941 'and' 'and_ln779_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_24)   --->   "%select_ln416_24 = select i1 %and_ln416_24, i1 %and_ln779_24, i1 %icmp_ln879_49" [net_hls.cc:336]   --->   Operation 1942 'select' 'select_ln416_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1943 [1/1] (0.33ns)   --->   "%and_ln781_24 = and i1 %and_ln416_24, %icmp_ln879_49" [net_hls.cc:336]   --->   Operation 1943 'and' 'and_ln781_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_121)   --->   "%xor_ln785_48 = xor i1 %select_ln777_24, true" [net_hls.cc:336]   --->   Operation 1944 'xor' 'xor_ln785_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_121)   --->   "%or_ln785_24 = or i1 %tmp_272, %xor_ln785_48" [net_hls.cc:336]   --->   Operation 1945 'or' 'or_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1946 [1/1] (0.33ns)   --->   "%xor_ln785_49 = xor i1 %tmp_268, true" [net_hls.cc:336]   --->   Operation 1946 'xor' 'xor_ln785_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_121)   --->   "%and_ln785_24 = and i1 %or_ln785_24, %xor_ln785_49" [net_hls.cc:336]   --->   Operation 1947 'and' 'and_ln785_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1948 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_24 = and i1 %tmp_272, %select_ln416_24" [net_hls.cc:336]   --->   Operation 1948 'and' 'and_ln786_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%or_ln786_24 = or i1 %and_ln781_24, %and_ln786_24" [net_hls.cc:336]   --->   Operation 1949 'or' 'or_ln786_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_105)   --->   "%xor_ln786_79 = xor i1 %or_ln786_24, true" [net_hls.cc:336]   --->   Operation 1950 'xor' 'xor_ln786_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1951 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_105 = and i1 %tmp_268, %xor_ln786_79" [net_hls.cc:336]   --->   Operation 1951 'and' 'and_ln786_105' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1952 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_121 = or i1 %and_ln786_105, %and_ln785_24" [net_hls.cc:336]   --->   Operation 1952 'or' 'or_ln340_121' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_25, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1953 'partselect' 'trunc_ln708_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_25, i32 20)" [net_hls.cc:336]   --->   Operation 1954 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1955 [1/1] (0.00ns)   --->   "%zext_ln415_25 = zext i1 %tmp_281 to i14" [net_hls.cc:336]   --->   Operation 1955 'zext' 'zext_ln415_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1956 [1/1] (0.98ns)   --->   "%add_ln415_25 = add i14 %trunc_ln708_24, %zext_ln415_25" [net_hls.cc:336]   --->   Operation 1956 'add' 'add_ln415_25' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_25, i32 13)" [net_hls.cc:336]   --->   Operation 1957 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_25)   --->   "%xor_ln416_25 = xor i1 %tmp_282, true" [net_hls.cc:336]   --->   Operation 1958 'xor' 'xor_ln416_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1959 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_25 = and i1 %tmp_280, %xor_ln416_25" [net_hls.cc:336]   --->   Operation 1959 'and' 'and_ln416_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_25, i32 13)" [net_hls.cc:336]   --->   Operation 1960 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1961 [1/1] (0.00ns)   --->   "%p_Result_28_24 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_25, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1961 'partselect' 'p_Result_28_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1962 [1/1] (0.69ns)   --->   "%icmp_ln879_50 = icmp eq i3 %p_Result_28_24, -1" [net_hls.cc:336]   --->   Operation 1962 'icmp' 'icmp_ln879_50' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1963 [1/1] (0.00ns)   --->   "%p_Result_29_24 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_25, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1963 'partselect' 'p_Result_29_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1964 [1/1] (0.88ns)   --->   "%icmp_ln879_51 = icmp eq i4 %p_Result_29_24, -1" [net_hls.cc:336]   --->   Operation 1964 'icmp' 'icmp_ln879_51' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1965 [1/1] (0.88ns)   --->   "%icmp_ln768_25 = icmp eq i4 %p_Result_29_24, 0" [net_hls.cc:336]   --->   Operation 1965 'icmp' 'icmp_ln768_25' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_51, i1 %icmp_ln768_25" [net_hls.cc:336]   --->   Operation 1966 'select' 'select_ln777_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_25, i32 21)" [net_hls.cc:336]   --->   Operation 1967 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%xor_ln779_25 = xor i1 %tmp_284, true" [net_hls.cc:336]   --->   Operation 1968 'xor' 'xor_ln779_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%and_ln779_25 = and i1 %icmp_ln879_50, %xor_ln779_25" [net_hls.cc:336]   --->   Operation 1969 'and' 'and_ln779_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_25)   --->   "%select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_25, i1 %icmp_ln879_51" [net_hls.cc:336]   --->   Operation 1970 'select' 'select_ln416_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1971 [1/1] (0.33ns)   --->   "%and_ln781_25 = and i1 %and_ln416_25, %icmp_ln879_51" [net_hls.cc:336]   --->   Operation 1971 'and' 'and_ln781_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%xor_ln785_50 = xor i1 %select_ln777_25, true" [net_hls.cc:336]   --->   Operation 1972 'xor' 'xor_ln785_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%or_ln785_25 = or i1 %tmp_283, %xor_ln785_50" [net_hls.cc:336]   --->   Operation 1973 'or' 'or_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1974 [1/1] (0.33ns)   --->   "%xor_ln785_51 = xor i1 %tmp_279, true" [net_hls.cc:336]   --->   Operation 1974 'xor' 'xor_ln785_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_126)   --->   "%and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_51" [net_hls.cc:336]   --->   Operation 1975 'and' 'and_ln785_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1976 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_25 = and i1 %tmp_283, %select_ln416_25" [net_hls.cc:336]   --->   Operation 1976 'and' 'and_ln786_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%or_ln786_25 = or i1 %and_ln781_25, %and_ln786_25" [net_hls.cc:336]   --->   Operation 1977 'or' 'or_ln786_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_108)   --->   "%xor_ln786_81 = xor i1 %or_ln786_25, true" [net_hls.cc:336]   --->   Operation 1978 'xor' 'xor_ln786_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_108 = and i1 %tmp_279, %xor_ln786_81" [net_hls.cc:336]   --->   Operation 1979 'and' 'and_ln786_108' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1980 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_126 = or i1 %and_ln786_108, %and_ln785_25" [net_hls.cc:336]   --->   Operation 1980 'or' 'or_ln340_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1981 [1/1] (0.00ns)   --->   "%trunc_ln708_25 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_26, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 1981 'partselect' 'trunc_ln708_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_26, i32 20)" [net_hls.cc:336]   --->   Operation 1982 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln415_26 = zext i1 %tmp_292 to i14" [net_hls.cc:336]   --->   Operation 1983 'zext' 'zext_ln415_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1984 [1/1] (0.98ns)   --->   "%add_ln415_26 = add i14 %trunc_ln708_25, %zext_ln415_26" [net_hls.cc:336]   --->   Operation 1984 'add' 'add_ln415_26' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_26, i32 13)" [net_hls.cc:336]   --->   Operation 1985 'bitselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_26)   --->   "%xor_ln416_26 = xor i1 %tmp_293, true" [net_hls.cc:336]   --->   Operation 1986 'xor' 'xor_ln416_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1987 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_26 = and i1 %tmp_291, %xor_ln416_26" [net_hls.cc:336]   --->   Operation 1987 'and' 'and_ln416_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_26, i32 13)" [net_hls.cc:336]   --->   Operation 1988 'bitselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1989 [1/1] (0.00ns)   --->   "%p_Result_28_25 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_26, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 1989 'partselect' 'p_Result_28_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1990 [1/1] (0.69ns)   --->   "%icmp_ln879_52 = icmp eq i3 %p_Result_28_25, -1" [net_hls.cc:336]   --->   Operation 1990 'icmp' 'icmp_ln879_52' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1991 [1/1] (0.00ns)   --->   "%p_Result_29_25 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_26, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 1991 'partselect' 'p_Result_29_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1992 [1/1] (0.88ns)   --->   "%icmp_ln879_53 = icmp eq i4 %p_Result_29_25, -1" [net_hls.cc:336]   --->   Operation 1992 'icmp' 'icmp_ln879_53' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1993 [1/1] (0.88ns)   --->   "%icmp_ln768_26 = icmp eq i4 %p_Result_29_25, 0" [net_hls.cc:336]   --->   Operation 1993 'icmp' 'icmp_ln768_26' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_131)   --->   "%select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_53, i1 %icmp_ln768_26" [net_hls.cc:336]   --->   Operation 1994 'select' 'select_ln777_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_26, i32 21)" [net_hls.cc:336]   --->   Operation 1995 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%xor_ln779_26 = xor i1 %tmp_295, true" [net_hls.cc:336]   --->   Operation 1996 'xor' 'xor_ln779_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%and_ln779_26 = and i1 %icmp_ln879_52, %xor_ln779_26" [net_hls.cc:336]   --->   Operation 1997 'and' 'and_ln779_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_26)   --->   "%select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_26, i1 %icmp_ln879_53" [net_hls.cc:336]   --->   Operation 1998 'select' 'select_ln416_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1999 [1/1] (0.33ns)   --->   "%and_ln781_26 = and i1 %and_ln416_26, %icmp_ln879_53" [net_hls.cc:336]   --->   Operation 1999 'and' 'and_ln781_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_131)   --->   "%xor_ln785_52 = xor i1 %select_ln777_26, true" [net_hls.cc:336]   --->   Operation 2000 'xor' 'xor_ln785_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_131)   --->   "%or_ln785_26 = or i1 %tmp_294, %xor_ln785_52" [net_hls.cc:336]   --->   Operation 2001 'or' 'or_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2002 [1/1] (0.33ns)   --->   "%xor_ln785_53 = xor i1 %tmp_290, true" [net_hls.cc:336]   --->   Operation 2002 'xor' 'xor_ln785_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_131)   --->   "%and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_53" [net_hls.cc:336]   --->   Operation 2003 'and' 'and_ln785_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2004 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_26 = and i1 %tmp_294, %select_ln416_26" [net_hls.cc:336]   --->   Operation 2004 'and' 'and_ln786_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%or_ln786_26 = or i1 %and_ln781_26, %and_ln786_26" [net_hls.cc:336]   --->   Operation 2005 'or' 'or_ln786_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_111)   --->   "%xor_ln786_83 = xor i1 %or_ln786_26, true" [net_hls.cc:336]   --->   Operation 2006 'xor' 'xor_ln786_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2007 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_111 = and i1 %tmp_290, %xor_ln786_83" [net_hls.cc:336]   --->   Operation 2007 'and' 'and_ln786_111' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2008 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_131 = or i1 %and_ln786_111, %and_ln785_26" [net_hls.cc:336]   --->   Operation 2008 'or' 'or_ln340_131' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2009 [1/1] (0.00ns)   --->   "%trunc_ln708_26 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_27, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 2009 'partselect' 'trunc_ln708_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_302 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_27, i32 20)" [net_hls.cc:336]   --->   Operation 2010 'bitselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln415_27 = zext i1 %tmp_303 to i14" [net_hls.cc:336]   --->   Operation 2011 'zext' 'zext_ln415_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2012 [1/1] (0.98ns)   --->   "%add_ln415_27 = add i14 %trunc_ln708_26, %zext_ln415_27" [net_hls.cc:336]   --->   Operation 2012 'add' 'add_ln415_27' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%tmp_304 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_27, i32 13)" [net_hls.cc:336]   --->   Operation 2013 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_27)   --->   "%xor_ln416_27 = xor i1 %tmp_304, true" [net_hls.cc:336]   --->   Operation 2014 'xor' 'xor_ln416_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2015 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_27 = and i1 %tmp_302, %xor_ln416_27" [net_hls.cc:336]   --->   Operation 2015 'and' 'and_ln416_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_305 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_27, i32 13)" [net_hls.cc:336]   --->   Operation 2016 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2017 [1/1] (0.00ns)   --->   "%p_Result_28_26 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_27, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 2017 'partselect' 'p_Result_28_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2018 [1/1] (0.69ns)   --->   "%icmp_ln879_54 = icmp eq i3 %p_Result_28_26, -1" [net_hls.cc:336]   --->   Operation 2018 'icmp' 'icmp_ln879_54' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2019 [1/1] (0.00ns)   --->   "%p_Result_29_26 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_27, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 2019 'partselect' 'p_Result_29_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2020 [1/1] (0.88ns)   --->   "%icmp_ln879_55 = icmp eq i4 %p_Result_29_26, -1" [net_hls.cc:336]   --->   Operation 2020 'icmp' 'icmp_ln879_55' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2021 [1/1] (0.88ns)   --->   "%icmp_ln768_27 = icmp eq i4 %p_Result_29_26, 0" [net_hls.cc:336]   --->   Operation 2021 'icmp' 'icmp_ln768_27' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_55, i1 %icmp_ln768_27" [net_hls.cc:336]   --->   Operation 2022 'select' 'select_ln777_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%tmp_306 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_27, i32 21)" [net_hls.cc:336]   --->   Operation 2023 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%xor_ln779_27 = xor i1 %tmp_306, true" [net_hls.cc:336]   --->   Operation 2024 'xor' 'xor_ln779_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%and_ln779_27 = and i1 %icmp_ln879_54, %xor_ln779_27" [net_hls.cc:336]   --->   Operation 2025 'and' 'and_ln779_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_27)   --->   "%select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_27, i1 %icmp_ln879_55" [net_hls.cc:336]   --->   Operation 2026 'select' 'select_ln416_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2027 [1/1] (0.33ns)   --->   "%and_ln781_27 = and i1 %and_ln416_27, %icmp_ln879_55" [net_hls.cc:336]   --->   Operation 2027 'and' 'and_ln781_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%xor_ln785_54 = xor i1 %select_ln777_27, true" [net_hls.cc:336]   --->   Operation 2028 'xor' 'xor_ln785_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%or_ln785_27 = or i1 %tmp_305, %xor_ln785_54" [net_hls.cc:336]   --->   Operation 2029 'or' 'or_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2030 [1/1] (0.33ns)   --->   "%xor_ln785_55 = xor i1 %tmp_301, true" [net_hls.cc:336]   --->   Operation 2030 'xor' 'xor_ln785_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_136)   --->   "%and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_55" [net_hls.cc:336]   --->   Operation 2031 'and' 'and_ln785_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2032 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_27 = and i1 %tmp_305, %select_ln416_27" [net_hls.cc:336]   --->   Operation 2032 'and' 'and_ln786_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%or_ln786_27 = or i1 %and_ln781_27, %and_ln786_27" [net_hls.cc:336]   --->   Operation 2033 'or' 'or_ln786_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_114)   --->   "%xor_ln786_85 = xor i1 %or_ln786_27, true" [net_hls.cc:336]   --->   Operation 2034 'xor' 'xor_ln786_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2035 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_114 = and i1 %tmp_301, %xor_ln786_85" [net_hls.cc:336]   --->   Operation 2035 'and' 'and_ln786_114' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2036 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_136 = or i1 %and_ln786_114, %and_ln785_27" [net_hls.cc:336]   --->   Operation 2036 'or' 'or_ln340_136' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln708_27 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_28, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 2037 'partselect' 'trunc_ln708_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_313 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_28, i32 20)" [net_hls.cc:336]   --->   Operation 2038 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln415_28 = zext i1 %tmp_314 to i14" [net_hls.cc:336]   --->   Operation 2039 'zext' 'zext_ln415_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2040 [1/1] (0.98ns)   --->   "%add_ln415_28 = add i14 %trunc_ln708_27, %zext_ln415_28" [net_hls.cc:336]   --->   Operation 2040 'add' 'add_ln415_28' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_28, i32 13)" [net_hls.cc:336]   --->   Operation 2041 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_28)   --->   "%xor_ln416_28 = xor i1 %tmp_315, true" [net_hls.cc:336]   --->   Operation 2042 'xor' 'xor_ln416_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2043 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_28 = and i1 %tmp_313, %xor_ln416_28" [net_hls.cc:336]   --->   Operation 2043 'and' 'and_ln416_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_28, i32 13)" [net_hls.cc:336]   --->   Operation 2044 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2045 [1/1] (0.00ns)   --->   "%p_Result_28_27 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_28, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 2045 'partselect' 'p_Result_28_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2046 [1/1] (0.69ns)   --->   "%icmp_ln879_56 = icmp eq i3 %p_Result_28_27, -1" [net_hls.cc:336]   --->   Operation 2046 'icmp' 'icmp_ln879_56' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2047 [1/1] (0.00ns)   --->   "%p_Result_29_27 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_28, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 2047 'partselect' 'p_Result_29_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2048 [1/1] (0.88ns)   --->   "%icmp_ln879_57 = icmp eq i4 %p_Result_29_27, -1" [net_hls.cc:336]   --->   Operation 2048 'icmp' 'icmp_ln879_57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2049 [1/1] (0.88ns)   --->   "%icmp_ln768_28 = icmp eq i4 %p_Result_29_27, 0" [net_hls.cc:336]   --->   Operation 2049 'icmp' 'icmp_ln768_28' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_141)   --->   "%select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_57, i1 %icmp_ln768_28" [net_hls.cc:336]   --->   Operation 2050 'select' 'select_ln777_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_28, i32 21)" [net_hls.cc:336]   --->   Operation 2051 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%xor_ln779_28 = xor i1 %tmp_317, true" [net_hls.cc:336]   --->   Operation 2052 'xor' 'xor_ln779_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%and_ln779_28 = and i1 %icmp_ln879_56, %xor_ln779_28" [net_hls.cc:336]   --->   Operation 2053 'and' 'and_ln779_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_28)   --->   "%select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_28, i1 %icmp_ln879_57" [net_hls.cc:336]   --->   Operation 2054 'select' 'select_ln416_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2055 [1/1] (0.33ns)   --->   "%and_ln781_28 = and i1 %and_ln416_28, %icmp_ln879_57" [net_hls.cc:336]   --->   Operation 2055 'and' 'and_ln781_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_141)   --->   "%xor_ln785_56 = xor i1 %select_ln777_28, true" [net_hls.cc:336]   --->   Operation 2056 'xor' 'xor_ln785_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_141)   --->   "%or_ln785_28 = or i1 %tmp_316, %xor_ln785_56" [net_hls.cc:336]   --->   Operation 2057 'or' 'or_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2058 [1/1] (0.33ns)   --->   "%xor_ln785_57 = xor i1 %tmp_312, true" [net_hls.cc:336]   --->   Operation 2058 'xor' 'xor_ln785_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_141)   --->   "%and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_57" [net_hls.cc:336]   --->   Operation 2059 'and' 'and_ln785_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2060 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_28 = and i1 %tmp_316, %select_ln416_28" [net_hls.cc:336]   --->   Operation 2060 'and' 'and_ln786_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%or_ln786_28 = or i1 %and_ln781_28, %and_ln786_28" [net_hls.cc:336]   --->   Operation 2061 'or' 'or_ln786_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_117)   --->   "%xor_ln786_87 = xor i1 %or_ln786_28, true" [net_hls.cc:336]   --->   Operation 2062 'xor' 'xor_ln786_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2063 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_117 = and i1 %tmp_312, %xor_ln786_87" [net_hls.cc:336]   --->   Operation 2063 'and' 'and_ln786_117' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2064 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_141 = or i1 %and_ln786_117, %and_ln785_28" [net_hls.cc:336]   --->   Operation 2064 'or' 'or_ln340_141' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2065 [1/1] (0.00ns)   --->   "%trunc_ln708_28 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_29, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 2065 'partselect' 'trunc_ln708_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_29, i32 20)" [net_hls.cc:336]   --->   Operation 2066 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln415_29 = zext i1 %tmp_325 to i14" [net_hls.cc:336]   --->   Operation 2067 'zext' 'zext_ln415_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2068 [1/1] (0.98ns)   --->   "%add_ln415_29 = add i14 %trunc_ln708_28, %zext_ln415_29" [net_hls.cc:336]   --->   Operation 2068 'add' 'add_ln415_29' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_29, i32 13)" [net_hls.cc:336]   --->   Operation 2069 'bitselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_29)   --->   "%xor_ln416_29 = xor i1 %tmp_326, true" [net_hls.cc:336]   --->   Operation 2070 'xor' 'xor_ln416_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2071 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_29 = and i1 %tmp_324, %xor_ln416_29" [net_hls.cc:336]   --->   Operation 2071 'and' 'and_ln416_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2072 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_29, i32 13)" [net_hls.cc:336]   --->   Operation 2072 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2073 [1/1] (0.00ns)   --->   "%p_Result_28_28 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_29, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 2073 'partselect' 'p_Result_28_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2074 [1/1] (0.69ns)   --->   "%icmp_ln879_58 = icmp eq i3 %p_Result_28_28, -1" [net_hls.cc:336]   --->   Operation 2074 'icmp' 'icmp_ln879_58' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2075 [1/1] (0.00ns)   --->   "%p_Result_29_28 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_29, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 2075 'partselect' 'p_Result_29_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2076 [1/1] (0.88ns)   --->   "%icmp_ln879_59 = icmp eq i4 %p_Result_29_28, -1" [net_hls.cc:336]   --->   Operation 2076 'icmp' 'icmp_ln879_59' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2077 [1/1] (0.88ns)   --->   "%icmp_ln768_29 = icmp eq i4 %p_Result_29_28, 0" [net_hls.cc:336]   --->   Operation 2077 'icmp' 'icmp_ln768_29' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_59, i1 %icmp_ln768_29" [net_hls.cc:336]   --->   Operation 2078 'select' 'select_ln777_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_29, i32 21)" [net_hls.cc:336]   --->   Operation 2079 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%xor_ln779_29 = xor i1 %tmp_328, true" [net_hls.cc:336]   --->   Operation 2080 'xor' 'xor_ln779_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%and_ln779_29 = and i1 %icmp_ln879_58, %xor_ln779_29" [net_hls.cc:336]   --->   Operation 2081 'and' 'and_ln779_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_29)   --->   "%select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_29, i1 %icmp_ln879_59" [net_hls.cc:336]   --->   Operation 2082 'select' 'select_ln416_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2083 [1/1] (0.33ns)   --->   "%and_ln781_29 = and i1 %and_ln416_29, %icmp_ln879_59" [net_hls.cc:336]   --->   Operation 2083 'and' 'and_ln781_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%xor_ln785_58 = xor i1 %select_ln777_29, true" [net_hls.cc:336]   --->   Operation 2084 'xor' 'xor_ln785_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%or_ln785_29 = or i1 %tmp_327, %xor_ln785_58" [net_hls.cc:336]   --->   Operation 2085 'or' 'or_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2086 [1/1] (0.33ns)   --->   "%xor_ln785_59 = xor i1 %tmp_323, true" [net_hls.cc:336]   --->   Operation 2086 'xor' 'xor_ln785_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_146)   --->   "%and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_59" [net_hls.cc:336]   --->   Operation 2087 'and' 'and_ln785_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2088 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_29 = and i1 %tmp_327, %select_ln416_29" [net_hls.cc:336]   --->   Operation 2088 'and' 'and_ln786_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%or_ln786_29 = or i1 %and_ln781_29, %and_ln786_29" [net_hls.cc:336]   --->   Operation 2089 'or' 'or_ln786_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_120)   --->   "%xor_ln786_90 = xor i1 %or_ln786_29, true" [net_hls.cc:336]   --->   Operation 2090 'xor' 'xor_ln786_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2091 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_120 = and i1 %tmp_323, %xor_ln786_90" [net_hls.cc:336]   --->   Operation 2091 'and' 'and_ln786_120' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2092 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_146 = or i1 %and_ln786_120, %and_ln785_29" [net_hls.cc:336]   --->   Operation 2092 'or' 'or_ln340_146' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2093 [1/1] (0.00ns)   --->   "%trunc_ln708_29 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_30, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 2093 'partselect' 'trunc_ln708_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_30, i32 20)" [net_hls.cc:336]   --->   Operation 2094 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln415_30 = zext i1 %tmp_336 to i14" [net_hls.cc:336]   --->   Operation 2095 'zext' 'zext_ln415_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2096 [1/1] (0.98ns)   --->   "%add_ln415_30 = add i14 %trunc_ln708_29, %zext_ln415_30" [net_hls.cc:336]   --->   Operation 2096 'add' 'add_ln415_30' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_30, i32 13)" [net_hls.cc:336]   --->   Operation 2097 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_30)   --->   "%xor_ln416_30 = xor i1 %tmp_337, true" [net_hls.cc:336]   --->   Operation 2098 'xor' 'xor_ln416_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2099 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_30 = and i1 %tmp_335, %xor_ln416_30" [net_hls.cc:336]   --->   Operation 2099 'and' 'and_ln416_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_30, i32 13)" [net_hls.cc:336]   --->   Operation 2100 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2101 [1/1] (0.00ns)   --->   "%p_Result_28_29 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_30, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 2101 'partselect' 'p_Result_28_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2102 [1/1] (0.69ns)   --->   "%icmp_ln879_60 = icmp eq i3 %p_Result_28_29, -1" [net_hls.cc:336]   --->   Operation 2102 'icmp' 'icmp_ln879_60' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2103 [1/1] (0.00ns)   --->   "%p_Result_29_29 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_30, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 2103 'partselect' 'p_Result_29_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2104 [1/1] (0.88ns)   --->   "%icmp_ln879_61 = icmp eq i4 %p_Result_29_29, -1" [net_hls.cc:336]   --->   Operation 2104 'icmp' 'icmp_ln879_61' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2105 [1/1] (0.88ns)   --->   "%icmp_ln768_30 = icmp eq i4 %p_Result_29_29, 0" [net_hls.cc:336]   --->   Operation 2105 'icmp' 'icmp_ln768_30' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_151)   --->   "%select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_61, i1 %icmp_ln768_30" [net_hls.cc:336]   --->   Operation 2106 'select' 'select_ln777_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_30, i32 21)" [net_hls.cc:336]   --->   Operation 2107 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%xor_ln779_30 = xor i1 %tmp_339, true" [net_hls.cc:336]   --->   Operation 2108 'xor' 'xor_ln779_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%and_ln779_30 = and i1 %icmp_ln879_60, %xor_ln779_30" [net_hls.cc:336]   --->   Operation 2109 'and' 'and_ln779_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_30)   --->   "%select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_30, i1 %icmp_ln879_61" [net_hls.cc:336]   --->   Operation 2110 'select' 'select_ln416_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2111 [1/1] (0.33ns)   --->   "%and_ln781_30 = and i1 %and_ln416_30, %icmp_ln879_61" [net_hls.cc:336]   --->   Operation 2111 'and' 'and_ln781_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_151)   --->   "%xor_ln785_60 = xor i1 %select_ln777_30, true" [net_hls.cc:336]   --->   Operation 2112 'xor' 'xor_ln785_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_151)   --->   "%or_ln785_30 = or i1 %tmp_338, %xor_ln785_60" [net_hls.cc:336]   --->   Operation 2113 'or' 'or_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2114 [1/1] (0.33ns)   --->   "%xor_ln785_61 = xor i1 %tmp_334, true" [net_hls.cc:336]   --->   Operation 2114 'xor' 'xor_ln785_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_151)   --->   "%and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_61" [net_hls.cc:336]   --->   Operation 2115 'and' 'and_ln785_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2116 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_30 = and i1 %tmp_338, %select_ln416_30" [net_hls.cc:336]   --->   Operation 2116 'and' 'and_ln786_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%or_ln786_30 = or i1 %and_ln781_30, %and_ln786_30" [net_hls.cc:336]   --->   Operation 2117 'or' 'or_ln786_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_123)   --->   "%xor_ln786_92 = xor i1 %or_ln786_30, true" [net_hls.cc:336]   --->   Operation 2118 'xor' 'xor_ln786_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2119 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_123 = and i1 %tmp_334, %xor_ln786_92" [net_hls.cc:336]   --->   Operation 2119 'and' 'and_ln786_123' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2120 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_151 = or i1 %and_ln786_123, %and_ln785_30" [net_hls.cc:336]   --->   Operation 2120 'or' 'or_ln340_151' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln708_30 = call i14 @_ssdm_op_PartSelect.i14.i25.i32.i32(i25 %mul_ln1118_31, i32 7, i32 20)" [net_hls.cc:336]   --->   Operation 2121 'partselect' 'trunc_ln708_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_31, i32 20)" [net_hls.cc:336]   --->   Operation 2122 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln415_31 = zext i1 %tmp_347 to i14" [net_hls.cc:336]   --->   Operation 2123 'zext' 'zext_ln415_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2124 [1/1] (0.98ns)   --->   "%add_ln415_31 = add i14 %trunc_ln708_30, %zext_ln415_31" [net_hls.cc:336]   --->   Operation 2124 'add' 'add_ln415_31' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_31, i32 13)" [net_hls.cc:336]   --->   Operation 2125 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_31)   --->   "%xor_ln416_31 = xor i1 %tmp_348, true" [net_hls.cc:336]   --->   Operation 2126 'xor' 'xor_ln416_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2127 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_31 = and i1 %tmp_346, %xor_ln416_31" [net_hls.cc:336]   --->   Operation 2127 'and' 'and_ln416_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_31, i32 13)" [net_hls.cc:336]   --->   Operation 2128 'bitselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2129 [1/1] (0.00ns)   --->   "%p_Result_28_30 = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %mul_ln1118_31, i32 22, i32 24)" [net_hls.cc:336]   --->   Operation 2129 'partselect' 'p_Result_28_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2130 [1/1] (0.69ns)   --->   "%icmp_ln879_62 = icmp eq i3 %p_Result_28_30, -1" [net_hls.cc:336]   --->   Operation 2130 'icmp' 'icmp_ln879_62' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2131 [1/1] (0.00ns)   --->   "%p_Result_29_30 = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %mul_ln1118_31, i32 21, i32 24)" [net_hls.cc:336]   --->   Operation 2131 'partselect' 'p_Result_29_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2132 [1/1] (0.88ns)   --->   "%icmp_ln879_63 = icmp eq i4 %p_Result_29_30, -1" [net_hls.cc:336]   --->   Operation 2132 'icmp' 'icmp_ln879_63' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2133 [1/1] (0.88ns)   --->   "%icmp_ln768_31 = icmp eq i4 %p_Result_29_30, 0" [net_hls.cc:336]   --->   Operation 2133 'icmp' 'icmp_ln768_31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_63, i1 %icmp_ln768_31" [net_hls.cc:336]   --->   Operation 2134 'select' 'select_ln777_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %mul_ln1118_31, i32 21)" [net_hls.cc:336]   --->   Operation 2135 'bitselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%xor_ln779_31 = xor i1 %tmp_350, true" [net_hls.cc:336]   --->   Operation 2136 'xor' 'xor_ln779_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%and_ln779_31 = and i1 %icmp_ln879_62, %xor_ln779_31" [net_hls.cc:336]   --->   Operation 2137 'and' 'and_ln779_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_31)   --->   "%select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_31, i1 %icmp_ln879_63" [net_hls.cc:336]   --->   Operation 2138 'select' 'select_ln416_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2139 [1/1] (0.33ns)   --->   "%and_ln781_31 = and i1 %and_ln416_31, %icmp_ln879_63" [net_hls.cc:336]   --->   Operation 2139 'and' 'and_ln781_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%xor_ln785_62 = xor i1 %select_ln777_31, true" [net_hls.cc:336]   --->   Operation 2140 'xor' 'xor_ln785_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2141 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%or_ln785_31 = or i1 %tmp_349, %xor_ln785_62" [net_hls.cc:336]   --->   Operation 2141 'or' 'or_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2142 [1/1] (0.33ns)   --->   "%xor_ln785_63 = xor i1 %tmp_345, true" [net_hls.cc:336]   --->   Operation 2142 'xor' 'xor_ln785_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_156)   --->   "%and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_63" [net_hls.cc:336]   --->   Operation 2143 'and' 'and_ln785_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2144 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_31 = and i1 %tmp_349, %select_ln416_31" [net_hls.cc:336]   --->   Operation 2144 'and' 'and_ln786_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%or_ln786_31 = or i1 %and_ln781_31, %and_ln786_31" [net_hls.cc:336]   --->   Operation 2145 'or' 'or_ln786_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_126)   --->   "%xor_ln786_94 = xor i1 %or_ln786_31, true" [net_hls.cc:336]   --->   Operation 2146 'xor' 'xor_ln786_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2147 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_126 = and i1 %tmp_345, %xor_ln786_94" [net_hls.cc:336]   --->   Operation 2147 'and' 'and_ln786_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2148 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_156 = or i1 %and_ln786_126, %and_ln785_31" [net_hls.cc:336]   --->   Operation 2148 'or' 'or_ln340_156' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2149 [1/1] (0.74ns)   --->   "%add_ln347 = add i4 %zext_ln328, -1" [net_hls.cc:347]   --->   Operation 2149 'add' 'add_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln347 = sext i4 %add_ln347 to i10" [net_hls.cc:347]   --->   Operation 2150 'sext' 'sext_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_8 : Operation 2151 [1/1] (0.92ns)   --->   "%add_ln347_2 = add i10 %sext_ln347, %zext_ln324" [net_hls.cc:347]   --->   Operation 2151 'add' 'add_ln347_2' <Predicate = (!icmp_ln324)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%or_ln340_2 = or i1 %and_ln786_32, %xor_ln785_1" [net_hls.cc:336]   --->   Operation 2152 'or' 'or_ln340_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%or_ln340_3 = or i1 %or_ln340_2, %and_ln781" [net_hls.cc:336]   --->   Operation 2153 'or' 'or_ln340_3' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2154 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_1, i14 8191, i14 %add_ln415" [net_hls.cc:336]   --->   Operation 2154 'select' 'select_ln340_2' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%select_ln388_1 = select i1 %and_ln786_33, i14 -8192, i14 %add_ln415" [net_hls.cc:336]   --->   Operation 2155 'select' 'select_ln388_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2156 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_97 = select i1 %or_ln340_3, i14 %select_ln340_2, i14 %select_ln388_1" [net_hls.cc:336]   --->   Operation 2156 'select' 'select_ln340_97' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %select_ln340_97 to i15" [net_hls.cc:337]   --->   Operation 2157 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_9 : Operation 2158 [1/1] (0.98ns)   --->   "%add_ln1192_3 = add nsw i15 %sext_ln728, %sext_ln703_1" [net_hls.cc:337]   --->   Operation 2158 'add' 'add_ln1192_3' <Predicate = (!icmp_ln324)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_3, i32 14)" [net_hls.cc:337]   --->   Operation 2159 'bitselect' 'tmp_10' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_9 : Operation 2160 [1/1] (0.98ns)   --->   "%add_ln703_1 = add i14 %sext_ln1192, %select_ln340_97" [net_hls.cc:337]   --->   Operation 2160 'add' 'add_ln703_1' <Predicate = (!icmp_ln324)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)" [net_hls.cc:337]   --->   Operation 2161 'bitselect' 'tmp_11' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_9 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%or_ln340_7 = or i1 %and_ln786_1, %xor_ln785_3" [net_hls.cc:336]   --->   Operation 2162 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%or_ln340_8 = or i1 %or_ln340_7, %and_ln781_1" [net_hls.cc:336]   --->   Operation 2163 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2164 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_33 = select i1 %or_ln340_6, i14 8191, i14 %add_ln415_1" [net_hls.cc:336]   --->   Operation 2164 'select' 'select_ln340_33' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%select_ln388_32 = select i1 %and_ln786_36, i14 -8192, i14 %add_ln415_1" [net_hls.cc:336]   --->   Operation 2165 'select' 'select_ln388_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2166 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_100 = select i1 %or_ln340_8, i14 %select_ln340_33, i14 %select_ln388_32" [net_hls.cc:336]   --->   Operation 2166 'select' 'select_ln340_100' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i14 %select_ln340_100 to i15" [net_hls.cc:337]   --->   Operation 2167 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2168 [1/1] (0.98ns)   --->   "%add_ln1192_5 = add nsw i15 %sext_ln728_2, %sext_ln703_3" [net_hls.cc:337]   --->   Operation 2168 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_5, i32 14)" [net_hls.cc:337]   --->   Operation 2169 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2170 [1/1] (0.98ns)   --->   "%add_ln703_3 = add i14 %sext_ln1192_2, %select_ln340_100" [net_hls.cc:337]   --->   Operation 2170 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_3, i32 13)" [net_hls.cc:337]   --->   Operation 2171 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%or_ln340_12 = or i1 %and_ln786_2, %xor_ln785_5" [net_hls.cc:336]   --->   Operation 2172 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%or_ln340_13 = or i1 %or_ln340_12, %and_ln781_2" [net_hls.cc:336]   --->   Operation 2173 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2174 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_36 = select i1 %or_ln340_11, i14 8191, i14 %add_ln415_2" [net_hls.cc:336]   --->   Operation 2174 'select' 'select_ln340_36' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%select_ln388_35 = select i1 %and_ln786_39, i14 -8192, i14 %add_ln415_2" [net_hls.cc:336]   --->   Operation 2175 'select' 'select_ln388_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2176 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_103 = select i1 %or_ln340_13, i14 %select_ln340_36, i14 %select_ln388_35" [net_hls.cc:336]   --->   Operation 2176 'select' 'select_ln340_103' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i14 %select_ln340_103 to i15" [net_hls.cc:337]   --->   Operation 2177 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2178 [1/1] (0.98ns)   --->   "%add_ln1192_7 = add nsw i15 %sext_ln728_3, %sext_ln703_5" [net_hls.cc:337]   --->   Operation 2178 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2179 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_7, i32 14)" [net_hls.cc:337]   --->   Operation 2179 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2180 [1/1] (0.98ns)   --->   "%add_ln703_5 = add i14 %sext_ln1192_3, %select_ln340_103" [net_hls.cc:337]   --->   Operation 2180 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2181 [1/1] (0.00ns)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_5, i32 13)" [net_hls.cc:337]   --->   Operation 2181 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%or_ln340_17 = or i1 %and_ln786_3, %xor_ln785_7" [net_hls.cc:336]   --->   Operation 2182 'or' 'or_ln340_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%or_ln340_18 = or i1 %or_ln340_17, %and_ln781_3" [net_hls.cc:336]   --->   Operation 2183 'or' 'or_ln340_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2184 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_38 = select i1 %or_ln340_16, i14 8191, i14 %add_ln415_3" [net_hls.cc:336]   --->   Operation 2184 'select' 'select_ln340_38' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%select_ln388_37 = select i1 %and_ln786_42, i14 -8192, i14 %add_ln415_3" [net_hls.cc:336]   --->   Operation 2185 'select' 'select_ln388_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2186 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_106 = select i1 %or_ln340_18, i14 %select_ln340_38, i14 %select_ln388_37" [net_hls.cc:336]   --->   Operation 2186 'select' 'select_ln340_106' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i14 %select_ln340_106 to i15" [net_hls.cc:337]   --->   Operation 2187 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2188 [1/1] (0.98ns)   --->   "%add_ln1192_9 = add nsw i15 %sext_ln728_4, %sext_ln703_7" [net_hls.cc:337]   --->   Operation 2188 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_9, i32 14)" [net_hls.cc:337]   --->   Operation 2189 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2190 [1/1] (0.98ns)   --->   "%add_ln703_7 = add i14 %sext_ln1192_4, %select_ln340_106" [net_hls.cc:337]   --->   Operation 2190 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_7, i32 13)" [net_hls.cc:337]   --->   Operation 2191 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%or_ln340_22 = or i1 %and_ln786_4, %xor_ln785_9" [net_hls.cc:336]   --->   Operation 2192 'or' 'or_ln340_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%or_ln340_23 = or i1 %or_ln340_22, %and_ln781_4" [net_hls.cc:336]   --->   Operation 2193 'or' 'or_ln340_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2194 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_40 = select i1 %or_ln340_21, i14 8191, i14 %add_ln415_4" [net_hls.cc:336]   --->   Operation 2194 'select' 'select_ln340_40' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%select_ln388_39 = select i1 %and_ln786_45, i14 -8192, i14 %add_ln415_4" [net_hls.cc:336]   --->   Operation 2195 'select' 'select_ln388_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2196 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_109 = select i1 %or_ln340_23, i14 %select_ln340_40, i14 %select_ln388_39" [net_hls.cc:336]   --->   Operation 2196 'select' 'select_ln340_109' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i14 %select_ln340_109 to i15" [net_hls.cc:337]   --->   Operation 2197 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2198 [1/1] (0.98ns)   --->   "%add_ln1192_11 = add nsw i15 %sext_ln728_5, %sext_ln703_9" [net_hls.cc:337]   --->   Operation 2198 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2199 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_11, i32 14)" [net_hls.cc:337]   --->   Operation 2199 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2200 [1/1] (0.98ns)   --->   "%add_ln703_9 = add i14 %sext_ln1192_5, %select_ln340_109" [net_hls.cc:337]   --->   Operation 2200 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_9, i32 13)" [net_hls.cc:337]   --->   Operation 2201 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2202 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%or_ln340_27 = or i1 %and_ln786_5, %xor_ln785_11" [net_hls.cc:336]   --->   Operation 2202 'or' 'or_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%or_ln340_28 = or i1 %or_ln340_27, %and_ln781_5" [net_hls.cc:336]   --->   Operation 2203 'or' 'or_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2204 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_42 = select i1 %or_ln340_26, i14 8191, i14 %add_ln415_5" [net_hls.cc:336]   --->   Operation 2204 'select' 'select_ln340_42' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%select_ln388_41 = select i1 %and_ln786_48, i14 -8192, i14 %add_ln415_5" [net_hls.cc:336]   --->   Operation 2205 'select' 'select_ln388_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2206 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %or_ln340_28, i14 %select_ln340_42, i14 %select_ln388_41" [net_hls.cc:336]   --->   Operation 2206 'select' 'select_ln340_112' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i14 %select_ln340_112 to i15" [net_hls.cc:337]   --->   Operation 2207 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2208 [1/1] (0.98ns)   --->   "%add_ln1192_13 = add nsw i15 %sext_ln728_6, %sext_ln703_11" [net_hls.cc:337]   --->   Operation 2208 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_13, i32 14)" [net_hls.cc:337]   --->   Operation 2209 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2210 [1/1] (0.98ns)   --->   "%add_ln703_11 = add i14 %sext_ln1192_6, %select_ln340_112" [net_hls.cc:337]   --->   Operation 2210 'add' 'add_ln703_11' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_11, i32 13)" [net_hls.cc:337]   --->   Operation 2211 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_32 = or i1 %and_ln786_6, %xor_ln785_13" [net_hls.cc:336]   --->   Operation 2212 'or' 'or_ln340_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%or_ln340_33 = or i1 %or_ln340_32, %and_ln781_6" [net_hls.cc:336]   --->   Operation 2213 'or' 'or_ln340_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2214 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_44 = select i1 %or_ln340_31, i14 8191, i14 %add_ln415_6" [net_hls.cc:336]   --->   Operation 2214 'select' 'select_ln340_44' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%select_ln388_43 = select i1 %and_ln786_51, i14 -8192, i14 %add_ln415_6" [net_hls.cc:336]   --->   Operation 2215 'select' 'select_ln388_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2216 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_115 = select i1 %or_ln340_33, i14 %select_ln340_44, i14 %select_ln388_43" [net_hls.cc:336]   --->   Operation 2216 'select' 'select_ln340_115' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i14 %select_ln340_115 to i15" [net_hls.cc:337]   --->   Operation 2217 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2218 [1/1] (0.98ns)   --->   "%add_ln1192_15 = add nsw i15 %sext_ln728_7, %sext_ln703_13" [net_hls.cc:337]   --->   Operation 2218 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_15, i32 14)" [net_hls.cc:337]   --->   Operation 2219 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2220 [1/1] (0.98ns)   --->   "%add_ln703_13 = add i14 %sext_ln1192_7, %select_ln340_115" [net_hls.cc:337]   --->   Operation 2220 'add' 'add_ln703_13' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_13, i32 13)" [net_hls.cc:337]   --->   Operation 2221 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%or_ln340_37 = or i1 %and_ln786_7, %xor_ln785_15" [net_hls.cc:336]   --->   Operation 2222 'or' 'or_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%or_ln340_38 = or i1 %or_ln340_37, %and_ln781_7" [net_hls.cc:336]   --->   Operation 2223 'or' 'or_ln340_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2224 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_46 = select i1 %or_ln340_36, i14 8191, i14 %add_ln415_7" [net_hls.cc:336]   --->   Operation 2224 'select' 'select_ln340_46' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%select_ln388_45 = select i1 %and_ln786_54, i14 -8192, i14 %add_ln415_7" [net_hls.cc:336]   --->   Operation 2225 'select' 'select_ln388_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2226 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %or_ln340_38, i14 %select_ln340_46, i14 %select_ln388_45" [net_hls.cc:336]   --->   Operation 2226 'select' 'select_ln340_118' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln703_15 = sext i14 %select_ln340_118 to i15" [net_hls.cc:337]   --->   Operation 2227 'sext' 'sext_ln703_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2228 [1/1] (0.98ns)   --->   "%add_ln1192_17 = add nsw i15 %sext_ln728_8, %sext_ln703_15" [net_hls.cc:337]   --->   Operation 2228 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_17, i32 14)" [net_hls.cc:337]   --->   Operation 2229 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2230 [1/1] (0.98ns)   --->   "%add_ln703_15 = add i14 %sext_ln1192_8, %select_ln340_118" [net_hls.cc:337]   --->   Operation 2230 'add' 'add_ln703_15' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_15, i32 13)" [net_hls.cc:337]   --->   Operation 2231 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_42 = or i1 %and_ln786_8, %xor_ln785_17" [net_hls.cc:336]   --->   Operation 2232 'or' 'or_ln340_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%or_ln340_43 = or i1 %or_ln340_42, %and_ln781_8" [net_hls.cc:336]   --->   Operation 2233 'or' 'or_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2234 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_48 = select i1 %or_ln340_41, i14 8191, i14 %add_ln415_8" [net_hls.cc:336]   --->   Operation 2234 'select' 'select_ln340_48' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_121)   --->   "%select_ln388_47 = select i1 %and_ln786_57, i14 -8192, i14 %add_ln415_8" [net_hls.cc:336]   --->   Operation 2235 'select' 'select_ln388_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2236 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_121 = select i1 %or_ln340_43, i14 %select_ln340_48, i14 %select_ln388_47" [net_hls.cc:336]   --->   Operation 2236 'select' 'select_ln340_121' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i14 %select_ln340_121 to i15" [net_hls.cc:337]   --->   Operation 2237 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2238 [1/1] (0.98ns)   --->   "%add_ln1192_19 = add nsw i15 %sext_ln728_9, %sext_ln703_17" [net_hls.cc:337]   --->   Operation 2238 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2239 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_19, i32 14)" [net_hls.cc:337]   --->   Operation 2239 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2240 [1/1] (0.98ns)   --->   "%add_ln703_17 = add i14 %sext_ln1192_9, %select_ln340_121" [net_hls.cc:337]   --->   Operation 2240 'add' 'add_ln703_17' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_17, i32 13)" [net_hls.cc:337]   --->   Operation 2241 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%or_ln340_47 = or i1 %and_ln786_9, %xor_ln785_19" [net_hls.cc:336]   --->   Operation 2242 'or' 'or_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%or_ln340_48 = or i1 %or_ln340_47, %and_ln781_9" [net_hls.cc:336]   --->   Operation 2243 'or' 'or_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2244 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_50 = select i1 %or_ln340_46, i14 8191, i14 %add_ln415_9" [net_hls.cc:336]   --->   Operation 2244 'select' 'select_ln340_50' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_124)   --->   "%select_ln388_49 = select i1 %and_ln786_60, i14 -8192, i14 %add_ln415_9" [net_hls.cc:336]   --->   Operation 2245 'select' 'select_ln388_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2246 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_124 = select i1 %or_ln340_48, i14 %select_ln340_50, i14 %select_ln388_49" [net_hls.cc:336]   --->   Operation 2246 'select' 'select_ln340_124' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i14 %select_ln340_124 to i15" [net_hls.cc:337]   --->   Operation 2247 'sext' 'sext_ln703_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2248 [1/1] (0.98ns)   --->   "%add_ln1192_21 = add nsw i15 %sext_ln728_10, %sext_ln703_19" [net_hls.cc:337]   --->   Operation 2248 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_21, i32 14)" [net_hls.cc:337]   --->   Operation 2249 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2250 [1/1] (0.98ns)   --->   "%add_ln703_19 = add i14 %sext_ln1192_10, %select_ln340_124" [net_hls.cc:337]   --->   Operation 2250 'add' 'add_ln703_19' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_19, i32 13)" [net_hls.cc:337]   --->   Operation 2251 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_52 = or i1 %and_ln786_10, %xor_ln785_21" [net_hls.cc:336]   --->   Operation 2252 'or' 'or_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%or_ln340_53 = or i1 %or_ln340_52, %and_ln781_10" [net_hls.cc:336]   --->   Operation 2253 'or' 'or_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2254 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_52 = select i1 %or_ln340_51, i14 8191, i14 %add_ln415_10" [net_hls.cc:336]   --->   Operation 2254 'select' 'select_ln340_52' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_127)   --->   "%select_ln388_51 = select i1 %and_ln786_63, i14 -8192, i14 %add_ln415_10" [net_hls.cc:336]   --->   Operation 2255 'select' 'select_ln388_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2256 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_127 = select i1 %or_ln340_53, i14 %select_ln340_52, i14 %select_ln388_51" [net_hls.cc:336]   --->   Operation 2256 'select' 'select_ln340_127' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i14 %select_ln340_127 to i15" [net_hls.cc:337]   --->   Operation 2257 'sext' 'sext_ln703_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2258 [1/1] (0.98ns)   --->   "%add_ln1192_23 = add nsw i15 %sext_ln728_11, %sext_ln703_21" [net_hls.cc:337]   --->   Operation 2258 'add' 'add_ln1192_23' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_23, i32 14)" [net_hls.cc:337]   --->   Operation 2259 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2260 [1/1] (0.98ns)   --->   "%add_ln703_21 = add i14 %sext_ln1192_11, %select_ln340_127" [net_hls.cc:337]   --->   Operation 2260 'add' 'add_ln703_21' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2261 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_21, i32 13)" [net_hls.cc:337]   --->   Operation 2261 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_57 = or i1 %and_ln786_11, %xor_ln785_23" [net_hls.cc:336]   --->   Operation 2262 'or' 'or_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%or_ln340_58 = or i1 %or_ln340_57, %and_ln781_11" [net_hls.cc:336]   --->   Operation 2263 'or' 'or_ln340_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2264 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_54 = select i1 %or_ln340_56, i14 8191, i14 %add_ln415_11" [net_hls.cc:336]   --->   Operation 2264 'select' 'select_ln340_54' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_130)   --->   "%select_ln388_53 = select i1 %and_ln786_66, i14 -8192, i14 %add_ln415_11" [net_hls.cc:336]   --->   Operation 2265 'select' 'select_ln388_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2266 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_130 = select i1 %or_ln340_58, i14 %select_ln340_54, i14 %select_ln388_53" [net_hls.cc:336]   --->   Operation 2266 'select' 'select_ln340_130' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i14 %select_ln340_130 to i15" [net_hls.cc:337]   --->   Operation 2267 'sext' 'sext_ln703_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2268 [1/1] (0.98ns)   --->   "%add_ln1192_25 = add nsw i15 %sext_ln728_12, %sext_ln703_23" [net_hls.cc:337]   --->   Operation 2268 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_25, i32 14)" [net_hls.cc:337]   --->   Operation 2269 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2270 [1/1] (0.98ns)   --->   "%add_ln703_23 = add i14 %sext_ln1192_12, %select_ln340_130" [net_hls.cc:337]   --->   Operation 2270 'add' 'add_ln703_23' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_23, i32 13)" [net_hls.cc:337]   --->   Operation 2271 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_62 = or i1 %and_ln786_12, %xor_ln785_25" [net_hls.cc:336]   --->   Operation 2272 'or' 'or_ln340_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%or_ln340_63 = or i1 %or_ln340_62, %and_ln781_12" [net_hls.cc:336]   --->   Operation 2273 'or' 'or_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2274 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_56 = select i1 %or_ln340_61, i14 8191, i14 %add_ln415_12" [net_hls.cc:336]   --->   Operation 2274 'select' 'select_ln340_56' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_133)   --->   "%select_ln388_55 = select i1 %and_ln786_69, i14 -8192, i14 %add_ln415_12" [net_hls.cc:336]   --->   Operation 2275 'select' 'select_ln388_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2276 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_133 = select i1 %or_ln340_63, i14 %select_ln340_56, i14 %select_ln388_55" [net_hls.cc:336]   --->   Operation 2276 'select' 'select_ln340_133' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i14 %select_ln340_133 to i15" [net_hls.cc:337]   --->   Operation 2277 'sext' 'sext_ln703_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2278 [1/1] (0.98ns)   --->   "%add_ln1192_27 = add nsw i15 %sext_ln728_13, %sext_ln703_25" [net_hls.cc:337]   --->   Operation 2278 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2279 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_27, i32 14)" [net_hls.cc:337]   --->   Operation 2279 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2280 [1/1] (0.98ns)   --->   "%add_ln703_25 = add i14 %sext_ln1192_13, %select_ln340_133" [net_hls.cc:337]   --->   Operation 2280 'add' 'add_ln703_25' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2281 [1/1] (0.00ns)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_25, i32 13)" [net_hls.cc:337]   --->   Operation 2281 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_67 = or i1 %and_ln786_13, %xor_ln785_27" [net_hls.cc:336]   --->   Operation 2282 'or' 'or_ln340_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%or_ln340_68 = or i1 %or_ln340_67, %and_ln781_13" [net_hls.cc:336]   --->   Operation 2283 'or' 'or_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2284 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_58 = select i1 %or_ln340_66, i14 8191, i14 %add_ln415_13" [net_hls.cc:336]   --->   Operation 2284 'select' 'select_ln340_58' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_136)   --->   "%select_ln388_57 = select i1 %and_ln786_72, i14 -8192, i14 %add_ln415_13" [net_hls.cc:336]   --->   Operation 2285 'select' 'select_ln388_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2286 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_136 = select i1 %or_ln340_68, i14 %select_ln340_58, i14 %select_ln388_57" [net_hls.cc:336]   --->   Operation 2286 'select' 'select_ln340_136' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i14 %select_ln340_136 to i15" [net_hls.cc:337]   --->   Operation 2287 'sext' 'sext_ln703_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2288 [1/1] (0.98ns)   --->   "%add_ln1192_29 = add nsw i15 %sext_ln728_14, %sext_ln703_27" [net_hls.cc:337]   --->   Operation 2288 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_29, i32 14)" [net_hls.cc:337]   --->   Operation 2289 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2290 [1/1] (0.98ns)   --->   "%add_ln703_27 = add i14 %sext_ln1192_14, %select_ln340_136" [net_hls.cc:337]   --->   Operation 2290 'add' 'add_ln703_27' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_27, i32 13)" [net_hls.cc:337]   --->   Operation 2291 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_72 = or i1 %and_ln786_14, %xor_ln785_29" [net_hls.cc:336]   --->   Operation 2292 'or' 'or_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%or_ln340_73 = or i1 %or_ln340_72, %and_ln781_14" [net_hls.cc:336]   --->   Operation 2293 'or' 'or_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2294 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_60 = select i1 %or_ln340_71, i14 8191, i14 %add_ln415_14" [net_hls.cc:336]   --->   Operation 2294 'select' 'select_ln340_60' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_139)   --->   "%select_ln388_59 = select i1 %and_ln786_75, i14 -8192, i14 %add_ln415_14" [net_hls.cc:336]   --->   Operation 2295 'select' 'select_ln388_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2296 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_139 = select i1 %or_ln340_73, i14 %select_ln340_60, i14 %select_ln388_59" [net_hls.cc:336]   --->   Operation 2296 'select' 'select_ln340_139' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i14 %select_ln340_139 to i15" [net_hls.cc:337]   --->   Operation 2297 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2298 [1/1] (0.98ns)   --->   "%add_ln1192_31 = add nsw i15 %sext_ln728_15, %sext_ln703_29" [net_hls.cc:337]   --->   Operation 2298 'add' 'add_ln1192_31' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_31, i32 14)" [net_hls.cc:337]   --->   Operation 2299 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2300 [1/1] (0.98ns)   --->   "%add_ln703_29 = add i14 %sext_ln1192_15, %select_ln340_139" [net_hls.cc:337]   --->   Operation 2300 'add' 'add_ln703_29' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2301 [1/1] (0.00ns)   --->   "%tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_29, i32 13)" [net_hls.cc:337]   --->   Operation 2301 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_77 = or i1 %and_ln786_15, %xor_ln785_31" [net_hls.cc:336]   --->   Operation 2302 'or' 'or_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%or_ln340_78 = or i1 %or_ln340_77, %and_ln781_15" [net_hls.cc:336]   --->   Operation 2303 'or' 'or_ln340_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2304 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_62 = select i1 %or_ln340_76, i14 8191, i14 %add_ln415_15" [net_hls.cc:336]   --->   Operation 2304 'select' 'select_ln340_62' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_142)   --->   "%select_ln388_61 = select i1 %and_ln786_78, i14 -8192, i14 %add_ln415_15" [net_hls.cc:336]   --->   Operation 2305 'select' 'select_ln388_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2306 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_142 = select i1 %or_ln340_78, i14 %select_ln340_62, i14 %select_ln388_61" [net_hls.cc:336]   --->   Operation 2306 'select' 'select_ln340_142' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i14 %select_ln340_142 to i15" [net_hls.cc:337]   --->   Operation 2307 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2308 [1/1] (0.98ns)   --->   "%add_ln1192_33 = add nsw i15 %sext_ln728_16, %sext_ln703_31" [net_hls.cc:337]   --->   Operation 2308 'add' 'add_ln1192_33' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_33, i32 14)" [net_hls.cc:337]   --->   Operation 2309 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2310 [1/1] (0.98ns)   --->   "%add_ln703_31 = add i14 %sext_ln1192_16, %select_ln340_142" [net_hls.cc:337]   --->   Operation 2310 'add' 'add_ln703_31' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_31, i32 13)" [net_hls.cc:337]   --->   Operation 2311 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_82 = or i1 %and_ln786_16, %xor_ln785_33" [net_hls.cc:336]   --->   Operation 2312 'or' 'or_ln340_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%or_ln340_83 = or i1 %or_ln340_82, %and_ln781_16" [net_hls.cc:336]   --->   Operation 2313 'or' 'or_ln340_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2314 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_65 = select i1 %or_ln340_81, i14 8191, i14 %add_ln415_16" [net_hls.cc:336]   --->   Operation 2314 'select' 'select_ln340_65' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_145)   --->   "%select_ln388_63 = select i1 %and_ln786_81, i14 -8192, i14 %add_ln415_16" [net_hls.cc:336]   --->   Operation 2315 'select' 'select_ln388_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2316 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_145 = select i1 %or_ln340_83, i14 %select_ln340_65, i14 %select_ln388_63" [net_hls.cc:336]   --->   Operation 2316 'select' 'select_ln340_145' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2317 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i14 %select_ln340_145 to i15" [net_hls.cc:337]   --->   Operation 2317 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2318 [1/1] (0.98ns)   --->   "%add_ln1192_35 = add nsw i15 %sext_ln728_17, %sext_ln703_33" [net_hls.cc:337]   --->   Operation 2318 'add' 'add_ln1192_35' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_186 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_35, i32 14)" [net_hls.cc:337]   --->   Operation 2319 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2320 [1/1] (0.98ns)   --->   "%add_ln703_33 = add i14 %sext_ln1192_17, %select_ln340_145" [net_hls.cc:337]   --->   Operation 2320 'add' 'add_ln703_33' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_187 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_33, i32 13)" [net_hls.cc:337]   --->   Operation 2321 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_87 = or i1 %and_ln786_17, %xor_ln785_35" [net_hls.cc:336]   --->   Operation 2322 'or' 'or_ln340_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%or_ln340_88 = or i1 %or_ln340_87, %and_ln781_17" [net_hls.cc:336]   --->   Operation 2323 'or' 'or_ln340_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2324 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_67 = select i1 %or_ln340_86, i14 8191, i14 %add_ln415_17" [net_hls.cc:336]   --->   Operation 2324 'select' 'select_ln340_67' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_148)   --->   "%select_ln388_66 = select i1 %and_ln786_84, i14 -8192, i14 %add_ln415_17" [net_hls.cc:336]   --->   Operation 2325 'select' 'select_ln388_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2326 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_148 = select i1 %or_ln340_88, i14 %select_ln340_67, i14 %select_ln388_66" [net_hls.cc:336]   --->   Operation 2326 'select' 'select_ln340_148' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln703_35 = sext i14 %select_ln340_148 to i15" [net_hls.cc:337]   --->   Operation 2327 'sext' 'sext_ln703_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2328 [1/1] (0.98ns)   --->   "%add_ln1192_37 = add nsw i15 %sext_ln728_18, %sext_ln703_35" [net_hls.cc:337]   --->   Operation 2328 'add' 'add_ln1192_37' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_37, i32 14)" [net_hls.cc:337]   --->   Operation 2329 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2330 [1/1] (0.98ns)   --->   "%add_ln703_35 = add i14 %sext_ln1192_18, %select_ln340_148" [net_hls.cc:337]   --->   Operation 2330 'add' 'add_ln703_35' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_198 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_35, i32 13)" [net_hls.cc:337]   --->   Operation 2331 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_92 = or i1 %and_ln786_18, %xor_ln785_37" [net_hls.cc:336]   --->   Operation 2332 'or' 'or_ln340_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%or_ln340_93 = or i1 %or_ln340_92, %and_ln781_18" [net_hls.cc:336]   --->   Operation 2333 'or' 'or_ln340_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2334 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_69 = select i1 %or_ln340_91, i14 8191, i14 %add_ln415_18" [net_hls.cc:336]   --->   Operation 2334 'select' 'select_ln340_69' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_151)   --->   "%select_ln388_68 = select i1 %and_ln786_87, i14 -8192, i14 %add_ln415_18" [net_hls.cc:336]   --->   Operation 2335 'select' 'select_ln388_68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2336 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_151 = select i1 %or_ln340_93, i14 %select_ln340_69, i14 %select_ln388_68" [net_hls.cc:336]   --->   Operation 2336 'select' 'select_ln340_151' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln703_37 = sext i14 %select_ln340_151 to i15" [net_hls.cc:337]   --->   Operation 2337 'sext' 'sext_ln703_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2338 [1/1] (0.98ns)   --->   "%add_ln1192_39 = add nsw i15 %sext_ln728_19, %sext_ln703_37" [net_hls.cc:337]   --->   Operation 2338 'add' 'add_ln1192_39' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_39, i32 14)" [net_hls.cc:337]   --->   Operation 2339 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2340 [1/1] (0.98ns)   --->   "%add_ln703_37 = add i14 %sext_ln1192_19, %select_ln340_151" [net_hls.cc:337]   --->   Operation 2340 'add' 'add_ln703_37' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_37, i32 13)" [net_hls.cc:337]   --->   Operation 2341 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_97 = or i1 %and_ln786_19, %xor_ln785_39" [net_hls.cc:336]   --->   Operation 2342 'or' 'or_ln340_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%or_ln340_98 = or i1 %or_ln340_97, %and_ln781_19" [net_hls.cc:336]   --->   Operation 2343 'or' 'or_ln340_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2344 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_71 = select i1 %or_ln340_96, i14 8191, i14 %add_ln415_19" [net_hls.cc:336]   --->   Operation 2344 'select' 'select_ln340_71' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_154)   --->   "%select_ln388_70 = select i1 %and_ln786_90, i14 -8192, i14 %add_ln415_19" [net_hls.cc:336]   --->   Operation 2345 'select' 'select_ln388_70' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2346 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_154 = select i1 %or_ln340_98, i14 %select_ln340_71, i14 %select_ln388_70" [net_hls.cc:336]   --->   Operation 2346 'select' 'select_ln340_154' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln703_39 = sext i14 %select_ln340_154 to i15" [net_hls.cc:337]   --->   Operation 2347 'sext' 'sext_ln703_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2348 [1/1] (0.98ns)   --->   "%add_ln1192_41 = add nsw i15 %sext_ln728_20, %sext_ln703_39" [net_hls.cc:337]   --->   Operation 2348 'add' 'add_ln1192_41' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_41, i32 14)" [net_hls.cc:337]   --->   Operation 2349 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2350 [1/1] (0.98ns)   --->   "%add_ln703_39 = add i14 %sext_ln1192_20, %select_ln340_154" [net_hls.cc:337]   --->   Operation 2350 'add' 'add_ln703_39' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_39, i32 13)" [net_hls.cc:337]   --->   Operation 2351 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_102 = or i1 %and_ln786_20, %xor_ln785_41" [net_hls.cc:336]   --->   Operation 2352 'or' 'or_ln340_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%or_ln340_103 = or i1 %or_ln340_102, %and_ln781_20" [net_hls.cc:336]   --->   Operation 2353 'or' 'or_ln340_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2354 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_73 = select i1 %or_ln340_101, i14 8191, i14 %add_ln415_20" [net_hls.cc:336]   --->   Operation 2354 'select' 'select_ln340_73' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_157)   --->   "%select_ln388_72 = select i1 %and_ln786_93, i14 -8192, i14 %add_ln415_20" [net_hls.cc:336]   --->   Operation 2355 'select' 'select_ln388_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2356 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_157 = select i1 %or_ln340_103, i14 %select_ln340_73, i14 %select_ln388_72" [net_hls.cc:336]   --->   Operation 2356 'select' 'select_ln340_157' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln703_41 = sext i14 %select_ln340_157 to i15" [net_hls.cc:337]   --->   Operation 2357 'sext' 'sext_ln703_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2358 [1/1] (0.98ns)   --->   "%add_ln1192_43 = add nsw i15 %sext_ln728_21, %sext_ln703_41" [net_hls.cc:337]   --->   Operation 2358 'add' 'add_ln1192_43' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_43, i32 14)" [net_hls.cc:337]   --->   Operation 2359 'bitselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2360 [1/1] (0.98ns)   --->   "%add_ln703_41 = add i14 %sext_ln1192_21, %select_ln340_157" [net_hls.cc:337]   --->   Operation 2360 'add' 'add_ln703_41' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_41, i32 13)" [net_hls.cc:337]   --->   Operation 2361 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_107 = or i1 %and_ln786_21, %xor_ln785_43" [net_hls.cc:336]   --->   Operation 2362 'or' 'or_ln340_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2363 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%or_ln340_108 = or i1 %or_ln340_107, %and_ln781_21" [net_hls.cc:336]   --->   Operation 2363 'or' 'or_ln340_108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2364 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_75 = select i1 %or_ln340_106, i14 8191, i14 %add_ln415_21" [net_hls.cc:336]   --->   Operation 2364 'select' 'select_ln340_75' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_160)   --->   "%select_ln388_74 = select i1 %and_ln786_96, i14 -8192, i14 %add_ln415_21" [net_hls.cc:336]   --->   Operation 2365 'select' 'select_ln388_74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2366 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_160 = select i1 %or_ln340_108, i14 %select_ln340_75, i14 %select_ln388_74" [net_hls.cc:336]   --->   Operation 2366 'select' 'select_ln340_160' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2367 [1/1] (0.00ns)   --->   "%sext_ln703_43 = sext i14 %select_ln340_160 to i15" [net_hls.cc:337]   --->   Operation 2367 'sext' 'sext_ln703_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2368 [1/1] (0.98ns)   --->   "%add_ln1192_45 = add nsw i15 %sext_ln728_22, %sext_ln703_43" [net_hls.cc:337]   --->   Operation 2368 'add' 'add_ln1192_45' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2369 [1/1] (0.00ns)   --->   "%tmp_241 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_45, i32 14)" [net_hls.cc:337]   --->   Operation 2369 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2370 [1/1] (0.98ns)   --->   "%add_ln703_43 = add i14 %sext_ln1192_22, %select_ln340_160" [net_hls.cc:337]   --->   Operation 2370 'add' 'add_ln703_43' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_242 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_43, i32 13)" [net_hls.cc:337]   --->   Operation 2371 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln340_112 = or i1 %and_ln786_22, %xor_ln785_45" [net_hls.cc:336]   --->   Operation 2372 'or' 'or_ln340_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%or_ln340_113 = or i1 %or_ln340_112, %and_ln781_22" [net_hls.cc:336]   --->   Operation 2373 'or' 'or_ln340_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2374 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_77 = select i1 %or_ln340_111, i14 8191, i14 %add_ln415_22" [net_hls.cc:336]   --->   Operation 2374 'select' 'select_ln340_77' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_163)   --->   "%select_ln388_76 = select i1 %and_ln786_99, i14 -8192, i14 %add_ln415_22" [net_hls.cc:336]   --->   Operation 2375 'select' 'select_ln388_76' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2376 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_163 = select i1 %or_ln340_113, i14 %select_ln340_77, i14 %select_ln388_76" [net_hls.cc:336]   --->   Operation 2376 'select' 'select_ln340_163' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln703_45 = sext i14 %select_ln340_163 to i15" [net_hls.cc:337]   --->   Operation 2377 'sext' 'sext_ln703_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2378 [1/1] (0.98ns)   --->   "%add_ln1192_47 = add nsw i15 %sext_ln728_23, %sext_ln703_45" [net_hls.cc:337]   --->   Operation 2378 'add' 'add_ln1192_47' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_252 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_47, i32 14)" [net_hls.cc:337]   --->   Operation 2379 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2380 [1/1] (0.98ns)   --->   "%add_ln703_45 = add i14 %sext_ln1192_23, %select_ln340_163" [net_hls.cc:337]   --->   Operation 2380 'add' 'add_ln703_45' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_253 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_45, i32 13)" [net_hls.cc:337]   --->   Operation 2381 'bitselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_117 = or i1 %and_ln786_23, %xor_ln785_47" [net_hls.cc:336]   --->   Operation 2382 'or' 'or_ln340_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%or_ln340_118 = or i1 %or_ln340_117, %and_ln781_23" [net_hls.cc:336]   --->   Operation 2383 'or' 'or_ln340_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2384 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_79 = select i1 %or_ln340_116, i14 8191, i14 %add_ln415_23" [net_hls.cc:336]   --->   Operation 2384 'select' 'select_ln340_79' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_166)   --->   "%select_ln388_78 = select i1 %and_ln786_102, i14 -8192, i14 %add_ln415_23" [net_hls.cc:336]   --->   Operation 2385 'select' 'select_ln388_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2386 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_166 = select i1 %or_ln340_118, i14 %select_ln340_79, i14 %select_ln388_78" [net_hls.cc:336]   --->   Operation 2386 'select' 'select_ln340_166' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln703_47 = sext i14 %select_ln340_166 to i15" [net_hls.cc:337]   --->   Operation 2387 'sext' 'sext_ln703_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2388 [1/1] (0.98ns)   --->   "%add_ln1192_49 = add nsw i15 %sext_ln728_24, %sext_ln703_47" [net_hls.cc:337]   --->   Operation 2388 'add' 'add_ln1192_49' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_263 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_49, i32 14)" [net_hls.cc:337]   --->   Operation 2389 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2390 [1/1] (0.98ns)   --->   "%add_ln703_47 = add i14 %sext_ln1192_24, %select_ln340_166" [net_hls.cc:337]   --->   Operation 2390 'add' 'add_ln703_47' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_264 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_47, i32 13)" [net_hls.cc:337]   --->   Operation 2391 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln340_122 = or i1 %and_ln786_24, %xor_ln785_49" [net_hls.cc:336]   --->   Operation 2392 'or' 'or_ln340_122' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%or_ln340_123 = or i1 %or_ln340_122, %and_ln781_24" [net_hls.cc:336]   --->   Operation 2393 'or' 'or_ln340_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2394 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_81 = select i1 %or_ln340_121, i14 8191, i14 %add_ln415_24" [net_hls.cc:336]   --->   Operation 2394 'select' 'select_ln340_81' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_169)   --->   "%select_ln388_80 = select i1 %and_ln786_105, i14 -8192, i14 %add_ln415_24" [net_hls.cc:336]   --->   Operation 2395 'select' 'select_ln388_80' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2396 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_169 = select i1 %or_ln340_123, i14 %select_ln340_81, i14 %select_ln388_80" [net_hls.cc:336]   --->   Operation 2396 'select' 'select_ln340_169' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln703_49 = sext i14 %select_ln340_169 to i15" [net_hls.cc:337]   --->   Operation 2397 'sext' 'sext_ln703_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2398 [1/1] (0.98ns)   --->   "%add_ln1192_51 = add nsw i15 %sext_ln728_25, %sext_ln703_49" [net_hls.cc:337]   --->   Operation 2398 'add' 'add_ln1192_51' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_51, i32 14)" [net_hls.cc:337]   --->   Operation 2399 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2400 [1/1] (0.98ns)   --->   "%add_ln703_49 = add i14 %sext_ln1192_25, %select_ln340_169" [net_hls.cc:337]   --->   Operation 2400 'add' 'add_ln703_49' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_49, i32 13)" [net_hls.cc:337]   --->   Operation 2401 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_127 = or i1 %and_ln786_25, %xor_ln785_51" [net_hls.cc:336]   --->   Operation 2402 'or' 'or_ln340_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%or_ln340_128 = or i1 %or_ln340_127, %and_ln781_25" [net_hls.cc:336]   --->   Operation 2403 'or' 'or_ln340_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2404 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_83 = select i1 %or_ln340_126, i14 8191, i14 %add_ln415_25" [net_hls.cc:336]   --->   Operation 2404 'select' 'select_ln340_83' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_172)   --->   "%select_ln388_82 = select i1 %and_ln786_108, i14 -8192, i14 %add_ln415_25" [net_hls.cc:336]   --->   Operation 2405 'select' 'select_ln388_82' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2406 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_172 = select i1 %or_ln340_128, i14 %select_ln340_83, i14 %select_ln388_82" [net_hls.cc:336]   --->   Operation 2406 'select' 'select_ln340_172' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln703_51 = sext i14 %select_ln340_172 to i15" [net_hls.cc:337]   --->   Operation 2407 'sext' 'sext_ln703_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2408 [1/1] (0.98ns)   --->   "%add_ln1192_53 = add nsw i15 %sext_ln728_26, %sext_ln703_51" [net_hls.cc:337]   --->   Operation 2408 'add' 'add_ln1192_53' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2409 [1/1] (0.00ns)   --->   "%tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_53, i32 14)" [net_hls.cc:337]   --->   Operation 2409 'bitselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2410 [1/1] (0.98ns)   --->   "%add_ln703_51 = add i14 %sext_ln1192_26, %select_ln340_172" [net_hls.cc:337]   --->   Operation 2410 'add' 'add_ln703_51' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_51, i32 13)" [net_hls.cc:337]   --->   Operation 2411 'bitselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_132 = or i1 %and_ln786_26, %xor_ln785_53" [net_hls.cc:336]   --->   Operation 2412 'or' 'or_ln340_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%or_ln340_133 = or i1 %or_ln340_132, %and_ln781_26" [net_hls.cc:336]   --->   Operation 2413 'or' 'or_ln340_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2414 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_85 = select i1 %or_ln340_131, i14 8191, i14 %add_ln415_26" [net_hls.cc:336]   --->   Operation 2414 'select' 'select_ln340_85' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_175)   --->   "%select_ln388_84 = select i1 %and_ln786_111, i14 -8192, i14 %add_ln415_26" [net_hls.cc:336]   --->   Operation 2415 'select' 'select_ln388_84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2416 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_175 = select i1 %or_ln340_133, i14 %select_ln340_85, i14 %select_ln388_84" [net_hls.cc:336]   --->   Operation 2416 'select' 'select_ln340_175' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln703_53 = sext i14 %select_ln340_175 to i15" [net_hls.cc:337]   --->   Operation 2417 'sext' 'sext_ln703_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2418 [1/1] (0.98ns)   --->   "%add_ln1192_55 = add nsw i15 %sext_ln728_27, %sext_ln703_53" [net_hls.cc:337]   --->   Operation 2418 'add' 'add_ln1192_55' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_55, i32 14)" [net_hls.cc:337]   --->   Operation 2419 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2420 [1/1] (0.98ns)   --->   "%add_ln703_53 = add i14 %sext_ln1192_27, %select_ln340_175" [net_hls.cc:337]   --->   Operation 2420 'add' 'add_ln703_53' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_53, i32 13)" [net_hls.cc:337]   --->   Operation 2421 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_137 = or i1 %and_ln786_27, %xor_ln785_55" [net_hls.cc:336]   --->   Operation 2422 'or' 'or_ln340_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%or_ln340_138 = or i1 %or_ln340_137, %and_ln781_27" [net_hls.cc:336]   --->   Operation 2423 'or' 'or_ln340_138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2424 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_87 = select i1 %or_ln340_136, i14 8191, i14 %add_ln415_27" [net_hls.cc:336]   --->   Operation 2424 'select' 'select_ln340_87' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_178)   --->   "%select_ln388_86 = select i1 %and_ln786_114, i14 -8192, i14 %add_ln415_27" [net_hls.cc:336]   --->   Operation 2425 'select' 'select_ln388_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2426 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_178 = select i1 %or_ln340_138, i14 %select_ln340_87, i14 %select_ln388_86" [net_hls.cc:336]   --->   Operation 2426 'select' 'select_ln340_178' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln703_55 = sext i14 %select_ln340_178 to i15" [net_hls.cc:337]   --->   Operation 2427 'sext' 'sext_ln703_55' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2428 [1/1] (0.98ns)   --->   "%add_ln1192_57 = add nsw i15 %sext_ln728_28, %sext_ln703_55" [net_hls.cc:337]   --->   Operation 2428 'add' 'add_ln1192_57' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2429 [1/1] (0.00ns)   --->   "%tmp_307 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_57, i32 14)" [net_hls.cc:337]   --->   Operation 2429 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2430 [1/1] (0.98ns)   --->   "%add_ln703_55 = add i14 %sext_ln1192_28, %select_ln340_178" [net_hls.cc:337]   --->   Operation 2430 'add' 'add_ln703_55' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2431 [1/1] (0.00ns)   --->   "%tmp_308 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_55, i32 13)" [net_hls.cc:337]   --->   Operation 2431 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_142 = or i1 %and_ln786_28, %xor_ln785_57" [net_hls.cc:336]   --->   Operation 2432 'or' 'or_ln340_142' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%or_ln340_143 = or i1 %or_ln340_142, %and_ln781_28" [net_hls.cc:336]   --->   Operation 2433 'or' 'or_ln340_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2434 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_89 = select i1 %or_ln340_141, i14 8191, i14 %add_ln415_28" [net_hls.cc:336]   --->   Operation 2434 'select' 'select_ln340_89' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_181)   --->   "%select_ln388_88 = select i1 %and_ln786_117, i14 -8192, i14 %add_ln415_28" [net_hls.cc:336]   --->   Operation 2435 'select' 'select_ln388_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2436 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_181 = select i1 %or_ln340_143, i14 %select_ln340_89, i14 %select_ln388_88" [net_hls.cc:336]   --->   Operation 2436 'select' 'select_ln340_181' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2437 [1/1] (0.00ns)   --->   "%sext_ln703_57 = sext i14 %select_ln340_181 to i15" [net_hls.cc:337]   --->   Operation 2437 'sext' 'sext_ln703_57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2438 [1/1] (0.98ns)   --->   "%add_ln1192_59 = add nsw i15 %sext_ln728_29, %sext_ln703_57" [net_hls.cc:337]   --->   Operation 2438 'add' 'add_ln1192_59' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2439 [1/1] (0.00ns)   --->   "%tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_59, i32 14)" [net_hls.cc:337]   --->   Operation 2439 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2440 [1/1] (0.98ns)   --->   "%add_ln703_57 = add i14 %sext_ln1192_29, %select_ln340_181" [net_hls.cc:337]   --->   Operation 2440 'add' 'add_ln703_57' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2441 [1/1] (0.00ns)   --->   "%tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_57, i32 13)" [net_hls.cc:337]   --->   Operation 2441 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_147 = or i1 %and_ln786_29, %xor_ln785_59" [net_hls.cc:336]   --->   Operation 2442 'or' 'or_ln340_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%or_ln340_148 = or i1 %or_ln340_147, %and_ln781_29" [net_hls.cc:336]   --->   Operation 2443 'or' 'or_ln340_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2444 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_91 = select i1 %or_ln340_146, i14 8191, i14 %add_ln415_29" [net_hls.cc:336]   --->   Operation 2444 'select' 'select_ln340_91' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_184)   --->   "%select_ln388_90 = select i1 %and_ln786_120, i14 -8192, i14 %add_ln415_29" [net_hls.cc:336]   --->   Operation 2445 'select' 'select_ln388_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2446 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_184 = select i1 %or_ln340_148, i14 %select_ln340_91, i14 %select_ln388_90" [net_hls.cc:336]   --->   Operation 2446 'select' 'select_ln340_184' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln703_59 = sext i14 %select_ln340_184 to i15" [net_hls.cc:337]   --->   Operation 2447 'sext' 'sext_ln703_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2448 [1/1] (0.98ns)   --->   "%add_ln1192_61 = add nsw i15 %sext_ln728_30, %sext_ln703_59" [net_hls.cc:337]   --->   Operation 2448 'add' 'add_ln1192_61' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_61, i32 14)" [net_hls.cc:337]   --->   Operation 2449 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2450 [1/1] (0.98ns)   --->   "%add_ln703_59 = add i14 %sext_ln1192_30, %select_ln340_184" [net_hls.cc:337]   --->   Operation 2450 'add' 'add_ln703_59' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2451 [1/1] (0.00ns)   --->   "%tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_59, i32 13)" [net_hls.cc:337]   --->   Operation 2451 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_152 = or i1 %and_ln786_30, %xor_ln785_61" [net_hls.cc:336]   --->   Operation 2452 'or' 'or_ln340_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%or_ln340_153 = or i1 %or_ln340_152, %and_ln781_30" [net_hls.cc:336]   --->   Operation 2453 'or' 'or_ln340_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2454 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_93 = select i1 %or_ln340_151, i14 8191, i14 %add_ln415_30" [net_hls.cc:336]   --->   Operation 2454 'select' 'select_ln340_93' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_187)   --->   "%select_ln388_92 = select i1 %and_ln786_123, i14 -8192, i14 %add_ln415_30" [net_hls.cc:336]   --->   Operation 2455 'select' 'select_ln388_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2456 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_187 = select i1 %or_ln340_153, i14 %select_ln340_93, i14 %select_ln388_92" [net_hls.cc:336]   --->   Operation 2456 'select' 'select_ln340_187' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln703_61 = sext i14 %select_ln340_187 to i15" [net_hls.cc:337]   --->   Operation 2457 'sext' 'sext_ln703_61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2458 [1/1] (0.98ns)   --->   "%add_ln1192_63 = add nsw i15 %sext_ln728_31, %sext_ln703_61" [net_hls.cc:337]   --->   Operation 2458 'add' 'add_ln1192_63' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_63, i32 14)" [net_hls.cc:337]   --->   Operation 2459 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2460 [1/1] (0.98ns)   --->   "%add_ln703_61 = add i14 %sext_ln1192_31, %select_ln340_187" [net_hls.cc:337]   --->   Operation 2460 'add' 'add_ln703_61' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_61, i32 13)" [net_hls.cc:337]   --->   Operation 2461 'bitselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_157 = or i1 %and_ln786_31, %xor_ln785_63" [net_hls.cc:336]   --->   Operation 2462 'or' 'or_ln340_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%or_ln340_158 = or i1 %or_ln340_157, %and_ln781_31" [net_hls.cc:336]   --->   Operation 2463 'or' 'or_ln340_158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2464 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_95 = select i1 %or_ln340_156, i14 8191, i14 %add_ln415_31" [net_hls.cc:336]   --->   Operation 2464 'select' 'select_ln340_95' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_190)   --->   "%select_ln388_94 = select i1 %and_ln786_126, i14 -8192, i14 %add_ln415_31" [net_hls.cc:336]   --->   Operation 2465 'select' 'select_ln388_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2466 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_190 = select i1 %or_ln340_158, i14 %select_ln340_95, i14 %select_ln388_94" [net_hls.cc:336]   --->   Operation 2466 'select' 'select_ln340_190' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 2467 [1/1] (0.00ns)   --->   "%sext_ln703_63 = sext i14 %select_ln340_190 to i15" [net_hls.cc:337]   --->   Operation 2467 'sext' 'sext_ln703_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2468 [1/1] (0.98ns)   --->   "%add_ln1192_65 = add nsw i15 %sext_ln728_32, %sext_ln703_63" [net_hls.cc:337]   --->   Operation 2468 'add' 'add_ln1192_65' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2469 [1/1] (0.00ns)   --->   "%tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_65, i32 14)" [net_hls.cc:337]   --->   Operation 2469 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2470 [1/1] (0.98ns)   --->   "%add_ln703_63 = add i14 %sext_ln1192_32, %select_ln340_190" [net_hls.cc:337]   --->   Operation 2470 'add' 'add_ln703_63' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2471 [1/1] (0.00ns)   --->   "%tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_63, i32 13)" [net_hls.cc:337]   --->   Operation 2471 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln347_1 = sext i10 %add_ln347_2 to i20" [net_hls.cc:347]   --->   Operation 2472 'sext' 'sext_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_9 : Operation 2473 [1/1] (1.05ns)   --->   "%add_ln347_1 = add i20 %sext_ln347_1, %zext_ln347" [net_hls.cc:347]   --->   Operation 2473 'add' 'add_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i20 %add_ln347_1 to i28" [net_hls.cc:347]   --->   Operation 2474 'sext' 'sext_ln414' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_9 : Operation 2475 [1/1] (1.13ns)   --->   "%add_ln414 = add i28 %zext_ln324_1, %sext_ln414" [net_hls.cc:347]   --->   Operation 2475 'add' 'add_ln414' <Predicate = (!icmp_ln324)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 2476 [1/1] (0.97ns)   --->   "%index_2 = add i13 114, %index_0" [net_hls.cc:350]   --->   Operation 2476 'add' 'index_2' <Predicate = (!icmp_ln324 & icmp_ln325)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2477 [1/1] (0.48ns)   --->   "%select_ln324_3 = select i1 %icmp_ln325, i13 %index_2, i13 %index_0" [net_hls.cc:324]   --->   Operation 2477 'select' 'select_ln324_3' <Predicate = (!icmp_ln324)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_3 = xor i1 %tmp_11, true" [net_hls.cc:337]   --->   Operation 2478 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_34 = and i1 %tmp_10, %xor_ln786_3" [net_hls.cc:337]   --->   Operation 2479 'and' 'and_ln786_34' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln340_2 = xor i1 %tmp_10, %tmp_11" [net_hls.cc:337]   --->   Operation 2480 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln340_32 = xor i1 %tmp_10, true" [net_hls.cc:337]   --->   Operation 2481 'xor' 'xor_ln340_32' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%or_ln340_4 = or i1 %tmp_11, %xor_ln340_32" [net_hls.cc:337]   --->   Operation 2482 'or' 'or_ln340_4' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%select_ln340_32 = select i1 %xor_ln340_2, i14 8191, i14 %add_ln703_1" [net_hls.cc:337]   --->   Operation 2483 'select' 'select_ln340_32' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2484 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_34, i14 -8192, i14 %add_ln703_1" [net_hls.cc:337]   --->   Operation 2484 'select' 'select_ln388_2' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2485 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_98 = select i1 %or_ln340_4, i14 %select_ln340_32, i14 %select_ln388_2" [net_hls.cc:337]   --->   Operation 2485 'select' 'select_ln340_98' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2486 [1/1] (0.00ns)   --->   "%p_Result_2 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_98, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2486 'partselect' 'p_Result_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_10 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_98, i32 13)" [net_hls.cc:338]   --->   Operation 2487 'bitselect' 'tmp_12' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_10 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i14 %select_ln340_98 to i8" [net_hls.cc:338]   --->   Operation 2488 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_10 : Operation 2489 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [net_hls.cc:338]   --->   Operation 2489 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln324)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2490 [1/1] (0.88ns)   --->   "%add_ln700 = add i6 1, %p_Result_2" [net_hls.cc:338]   --->   Operation 2490 'add' 'add_ln700' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i6 %p_Result_2, i6 %add_ln700" [net_hls.cc:338]   --->   Operation 2491 'select' 'select_ln851' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2492 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_12, i6 %select_ln851, i6 %p_Result_2" [net_hls.cc:338]   --->   Operation 2492 'select' 'select_ln850' <Predicate = (!icmp_ln324)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2493 [1/1] (0.86ns)   --->   "%icmp_ln1494 = icmp sgt i14 %select_ln340_98, 0" [net_hls.cc:340]   --->   Operation 2493 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln324)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%xor_ln786_33 = xor i1 %tmp_22, true" [net_hls.cc:337]   --->   Operation 2494 'xor' 'xor_ln786_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_33)   --->   "%and_ln786_37 = and i1 %tmp_21, %xor_ln786_33" [net_hls.cc:337]   --->   Operation 2495 'and' 'and_ln786_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%xor_ln340_36 = xor i1 %tmp_21, %tmp_22" [net_hls.cc:337]   --->   Operation 2496 'xor' 'xor_ln340_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%xor_ln340_34 = xor i1 %tmp_21, true" [net_hls.cc:337]   --->   Operation 2497 'xor' 'xor_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%or_ln340_9 = or i1 %tmp_22, %xor_ln340_34" [net_hls.cc:337]   --->   Operation 2498 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%select_ln340_34 = select i1 %xor_ln340_36, i14 8191, i14 %add_ln703_3" [net_hls.cc:337]   --->   Operation 2499 'select' 'select_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2500 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_33 = select i1 %and_ln786_37, i14 -8192, i14 %add_ln703_3" [net_hls.cc:337]   --->   Operation 2500 'select' 'select_ln388_33' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2501 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_101 = select i1 %or_ln340_9, i14 %select_ln340_34, i14 %select_ln388_33" [net_hls.cc:337]   --->   Operation 2501 'select' 'select_ln340_101' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2502 [1/1] (0.00ns)   --->   "%p_Result_19_1 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_101, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2502 'partselect' 'p_Result_19_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_101, i32 13)" [net_hls.cc:338]   --->   Operation 2503 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i14 %select_ln340_101 to i8" [net_hls.cc:338]   --->   Operation 2504 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2505 [1/1] (0.85ns)   --->   "%icmp_ln851_1 = icmp eq i8 %trunc_ln851_1, 0" [net_hls.cc:338]   --->   Operation 2505 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2506 [1/1] (0.88ns)   --->   "%add_ln700_1 = add i6 1, %p_Result_19_1" [net_hls.cc:338]   --->   Operation 2506 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i6 %p_Result_19_1, i6 %add_ln700_1" [net_hls.cc:338]   --->   Operation 2507 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2508 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %tmp_23, i6 %select_ln851_1, i6 %p_Result_19_1" [net_hls.cc:338]   --->   Operation 2508 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2509 [1/1] (0.86ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %select_ln340_101, 0" [net_hls.cc:340]   --->   Operation 2509 'icmp' 'icmp_ln1494_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_36)   --->   "%xor_ln786_35 = xor i1 %tmp_33, true" [net_hls.cc:337]   --->   Operation 2510 'xor' 'xor_ln786_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_36)   --->   "%and_ln786_40 = and i1 %tmp_32, %xor_ln786_35" [net_hls.cc:337]   --->   Operation 2511 'and' 'and_ln786_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln340_40 = xor i1 %tmp_32, %tmp_33" [net_hls.cc:337]   --->   Operation 2512 'xor' 'xor_ln340_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln340_37 = xor i1 %tmp_32, true" [net_hls.cc:337]   --->   Operation 2513 'xor' 'xor_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%or_ln340_14 = or i1 %tmp_33, %xor_ln340_37" [net_hls.cc:337]   --->   Operation 2514 'or' 'or_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%select_ln340_37 = select i1 %xor_ln340_40, i14 8191, i14 %add_ln703_5" [net_hls.cc:337]   --->   Operation 2515 'select' 'select_ln340_37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2516 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_36 = select i1 %and_ln786_40, i14 -8192, i14 %add_ln703_5" [net_hls.cc:337]   --->   Operation 2516 'select' 'select_ln388_36' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2517 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_104 = select i1 %or_ln340_14, i14 %select_ln340_37, i14 %select_ln388_36" [net_hls.cc:337]   --->   Operation 2517 'select' 'select_ln340_104' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2518 [1/1] (0.00ns)   --->   "%p_Result_19_2 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_104, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2518 'partselect' 'p_Result_19_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_104, i32 13)" [net_hls.cc:338]   --->   Operation 2519 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2520 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i14 %select_ln340_104 to i8" [net_hls.cc:338]   --->   Operation 2520 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2521 [1/1] (0.85ns)   --->   "%icmp_ln851_2 = icmp eq i8 %trunc_ln851_2, 0" [net_hls.cc:338]   --->   Operation 2521 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2522 [1/1] (0.88ns)   --->   "%add_ln700_2 = add i6 1, %p_Result_19_2" [net_hls.cc:338]   --->   Operation 2522 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i6 %p_Result_19_2, i6 %add_ln700_2" [net_hls.cc:338]   --->   Operation 2523 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2524 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_2 = select i1 %tmp_34, i6 %select_ln851_2, i6 %p_Result_19_2" [net_hls.cc:338]   --->   Operation 2524 'select' 'select_ln850_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2525 [1/1] (0.86ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %select_ln340_104, 0" [net_hls.cc:340]   --->   Operation 2525 'icmp' 'icmp_ln1494_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_38)   --->   "%xor_ln786_38 = xor i1 %tmp_44, true" [net_hls.cc:337]   --->   Operation 2526 'xor' 'xor_ln786_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_38)   --->   "%and_ln786_43 = and i1 %tmp_43, %xor_ln786_38" [net_hls.cc:337]   --->   Operation 2527 'and' 'and_ln786_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%xor_ln340_44 = xor i1 %tmp_43, %tmp_44" [net_hls.cc:337]   --->   Operation 2528 'xor' 'xor_ln340_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%xor_ln340_39 = xor i1 %tmp_43, true" [net_hls.cc:337]   --->   Operation 2529 'xor' 'xor_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%or_ln340_19 = or i1 %tmp_44, %xor_ln340_39" [net_hls.cc:337]   --->   Operation 2530 'or' 'or_ln340_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%select_ln340_39 = select i1 %xor_ln340_44, i14 8191, i14 %add_ln703_7" [net_hls.cc:337]   --->   Operation 2531 'select' 'select_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2532 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_38 = select i1 %and_ln786_43, i14 -8192, i14 %add_ln703_7" [net_hls.cc:337]   --->   Operation 2532 'select' 'select_ln388_38' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2533 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_107 = select i1 %or_ln340_19, i14 %select_ln340_39, i14 %select_ln388_38" [net_hls.cc:337]   --->   Operation 2533 'select' 'select_ln340_107' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2534 [1/1] (0.00ns)   --->   "%p_Result_19_3 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_107, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2534 'partselect' 'p_Result_19_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_107, i32 13)" [net_hls.cc:338]   --->   Operation 2535 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln851_3 = trunc i14 %select_ln340_107 to i8" [net_hls.cc:338]   --->   Operation 2536 'trunc' 'trunc_ln851_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2537 [1/1] (0.85ns)   --->   "%icmp_ln851_3 = icmp eq i8 %trunc_ln851_3, 0" [net_hls.cc:338]   --->   Operation 2537 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2538 [1/1] (0.88ns)   --->   "%add_ln700_3 = add i6 1, %p_Result_19_3" [net_hls.cc:338]   --->   Operation 2538 'add' 'add_ln700_3' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i6 %p_Result_19_3, i6 %add_ln700_3" [net_hls.cc:338]   --->   Operation 2539 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2540 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_3 = select i1 %tmp_45, i6 %select_ln851_3, i6 %p_Result_19_3" [net_hls.cc:338]   --->   Operation 2540 'select' 'select_ln850_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2541 [1/1] (0.86ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %select_ln340_107, 0" [net_hls.cc:340]   --->   Operation 2541 'icmp' 'icmp_ln1494_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_40)   --->   "%xor_ln786_40 = xor i1 %tmp_55, true" [net_hls.cc:337]   --->   Operation 2542 'xor' 'xor_ln786_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_40)   --->   "%and_ln786_46 = and i1 %tmp_54, %xor_ln786_40" [net_hls.cc:337]   --->   Operation 2543 'and' 'and_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln340_48 = xor i1 %tmp_54, %tmp_55" [net_hls.cc:337]   --->   Operation 2544 'xor' 'xor_ln340_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln340_41 = xor i1 %tmp_54, true" [net_hls.cc:337]   --->   Operation 2545 'xor' 'xor_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%or_ln340_24 = or i1 %tmp_55, %xor_ln340_41" [net_hls.cc:337]   --->   Operation 2546 'or' 'or_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%select_ln340_41 = select i1 %xor_ln340_48, i14 8191, i14 %add_ln703_9" [net_hls.cc:337]   --->   Operation 2547 'select' 'select_ln340_41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2548 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_40 = select i1 %and_ln786_46, i14 -8192, i14 %add_ln703_9" [net_hls.cc:337]   --->   Operation 2548 'select' 'select_ln388_40' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2549 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_110 = select i1 %or_ln340_24, i14 %select_ln340_41, i14 %select_ln388_40" [net_hls.cc:337]   --->   Operation 2549 'select' 'select_ln340_110' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2550 [1/1] (0.00ns)   --->   "%p_Result_19_4 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_110, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2550 'partselect' 'p_Result_19_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_4)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_110, i32 13)" [net_hls.cc:338]   --->   Operation 2551 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln851_4 = trunc i14 %select_ln340_110 to i8" [net_hls.cc:338]   --->   Operation 2552 'trunc' 'trunc_ln851_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2553 [1/1] (0.85ns)   --->   "%icmp_ln851_4 = icmp eq i8 %trunc_ln851_4, 0" [net_hls.cc:338]   --->   Operation 2553 'icmp' 'icmp_ln851_4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2554 [1/1] (0.88ns)   --->   "%add_ln700_4 = add i6 1, %p_Result_19_4" [net_hls.cc:338]   --->   Operation 2554 'add' 'add_ln700_4' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_4)   --->   "%select_ln851_4 = select i1 %icmp_ln851_4, i6 %p_Result_19_4, i6 %add_ln700_4" [net_hls.cc:338]   --->   Operation 2555 'select' 'select_ln851_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2556 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_4 = select i1 %tmp_56, i6 %select_ln851_4, i6 %p_Result_19_4" [net_hls.cc:338]   --->   Operation 2556 'select' 'select_ln850_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2557 [1/1] (0.86ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %select_ln340_110, 0" [net_hls.cc:340]   --->   Operation 2557 'icmp' 'icmp_ln1494_4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_42)   --->   "%xor_ln786_42 = xor i1 %tmp_66, true" [net_hls.cc:337]   --->   Operation 2558 'xor' 'xor_ln786_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_42)   --->   "%and_ln786_49 = and i1 %tmp_65, %xor_ln786_42" [net_hls.cc:337]   --->   Operation 2559 'and' 'and_ln786_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%xor_ln340_52 = xor i1 %tmp_65, %tmp_66" [net_hls.cc:337]   --->   Operation 2560 'xor' 'xor_ln340_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%xor_ln340_43 = xor i1 %tmp_65, true" [net_hls.cc:337]   --->   Operation 2561 'xor' 'xor_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%or_ln340_29 = or i1 %tmp_66, %xor_ln340_43" [net_hls.cc:337]   --->   Operation 2562 'or' 'or_ln340_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%select_ln340_43 = select i1 %xor_ln340_52, i14 8191, i14 %add_ln703_11" [net_hls.cc:337]   --->   Operation 2563 'select' 'select_ln340_43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2564 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_42 = select i1 %and_ln786_49, i14 -8192, i14 %add_ln703_11" [net_hls.cc:337]   --->   Operation 2564 'select' 'select_ln388_42' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2565 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_113 = select i1 %or_ln340_29, i14 %select_ln340_43, i14 %select_ln388_42" [net_hls.cc:337]   --->   Operation 2565 'select' 'select_ln340_113' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2566 [1/1] (0.00ns)   --->   "%p_Result_19_5 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_113, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2566 'partselect' 'p_Result_19_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_5)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_113, i32 13)" [net_hls.cc:338]   --->   Operation 2567 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2568 [1/1] (0.00ns)   --->   "%trunc_ln851_5 = trunc i14 %select_ln340_113 to i8" [net_hls.cc:338]   --->   Operation 2568 'trunc' 'trunc_ln851_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2569 [1/1] (0.85ns)   --->   "%icmp_ln851_5 = icmp eq i8 %trunc_ln851_5, 0" [net_hls.cc:338]   --->   Operation 2569 'icmp' 'icmp_ln851_5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2570 [1/1] (0.88ns)   --->   "%add_ln700_5 = add i6 1, %p_Result_19_5" [net_hls.cc:338]   --->   Operation 2570 'add' 'add_ln700_5' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_5)   --->   "%select_ln851_5 = select i1 %icmp_ln851_5, i6 %p_Result_19_5, i6 %add_ln700_5" [net_hls.cc:338]   --->   Operation 2571 'select' 'select_ln851_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2572 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_5 = select i1 %tmp_67, i6 %select_ln851_5, i6 %p_Result_19_5" [net_hls.cc:338]   --->   Operation 2572 'select' 'select_ln850_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2573 [1/1] (0.86ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %select_ln340_113, 0" [net_hls.cc:340]   --->   Operation 2573 'icmp' 'icmp_ln1494_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_44)   --->   "%xor_ln786_44 = xor i1 %tmp_77, true" [net_hls.cc:337]   --->   Operation 2574 'xor' 'xor_ln786_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_44)   --->   "%and_ln786_52 = and i1 %tmp_76, %xor_ln786_44" [net_hls.cc:337]   --->   Operation 2575 'and' 'and_ln786_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln340_56 = xor i1 %tmp_76, %tmp_77" [net_hls.cc:337]   --->   Operation 2576 'xor' 'xor_ln340_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln340_45 = xor i1 %tmp_76, true" [net_hls.cc:337]   --->   Operation 2577 'xor' 'xor_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%or_ln340_34 = or i1 %tmp_77, %xor_ln340_45" [net_hls.cc:337]   --->   Operation 2578 'or' 'or_ln340_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%select_ln340_45 = select i1 %xor_ln340_56, i14 8191, i14 %add_ln703_13" [net_hls.cc:337]   --->   Operation 2579 'select' 'select_ln340_45' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2580 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_44 = select i1 %and_ln786_52, i14 -8192, i14 %add_ln703_13" [net_hls.cc:337]   --->   Operation 2580 'select' 'select_ln388_44' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2581 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %or_ln340_34, i14 %select_ln340_45, i14 %select_ln388_44" [net_hls.cc:337]   --->   Operation 2581 'select' 'select_ln340_116' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2582 [1/1] (0.00ns)   --->   "%p_Result_19_6 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_116, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2582 'partselect' 'p_Result_19_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_116, i32 13)" [net_hls.cc:338]   --->   Operation 2583 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2584 [1/1] (0.00ns)   --->   "%trunc_ln851_6 = trunc i14 %select_ln340_116 to i8" [net_hls.cc:338]   --->   Operation 2584 'trunc' 'trunc_ln851_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2585 [1/1] (0.85ns)   --->   "%icmp_ln851_6 = icmp eq i8 %trunc_ln851_6, 0" [net_hls.cc:338]   --->   Operation 2585 'icmp' 'icmp_ln851_6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2586 [1/1] (0.88ns)   --->   "%add_ln700_6 = add i6 1, %p_Result_19_6" [net_hls.cc:338]   --->   Operation 2586 'add' 'add_ln700_6' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_6)   --->   "%select_ln851_6 = select i1 %icmp_ln851_6, i6 %p_Result_19_6, i6 %add_ln700_6" [net_hls.cc:338]   --->   Operation 2587 'select' 'select_ln851_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2588 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_6 = select i1 %tmp_78, i6 %select_ln851_6, i6 %p_Result_19_6" [net_hls.cc:338]   --->   Operation 2588 'select' 'select_ln850_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2589 [1/1] (0.86ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %select_ln340_116, 0" [net_hls.cc:340]   --->   Operation 2589 'icmp' 'icmp_ln1494_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_46)   --->   "%xor_ln786_46 = xor i1 %tmp_88, true" [net_hls.cc:337]   --->   Operation 2590 'xor' 'xor_ln786_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_46)   --->   "%and_ln786_55 = and i1 %tmp_87, %xor_ln786_46" [net_hls.cc:337]   --->   Operation 2591 'and' 'and_ln786_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%xor_ln340_60 = xor i1 %tmp_87, %tmp_88" [net_hls.cc:337]   --->   Operation 2592 'xor' 'xor_ln340_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%xor_ln340_47 = xor i1 %tmp_87, true" [net_hls.cc:337]   --->   Operation 2593 'xor' 'xor_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%or_ln340_39 = or i1 %tmp_88, %xor_ln340_47" [net_hls.cc:337]   --->   Operation 2594 'or' 'or_ln340_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_119)   --->   "%select_ln340_47 = select i1 %xor_ln340_60, i14 8191, i14 %add_ln703_15" [net_hls.cc:337]   --->   Operation 2595 'select' 'select_ln340_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2596 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_46 = select i1 %and_ln786_55, i14 -8192, i14 %add_ln703_15" [net_hls.cc:337]   --->   Operation 2596 'select' 'select_ln388_46' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2597 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_119 = select i1 %or_ln340_39, i14 %select_ln340_47, i14 %select_ln388_46" [net_hls.cc:337]   --->   Operation 2597 'select' 'select_ln340_119' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2598 [1/1] (0.00ns)   --->   "%p_Result_19_7 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_119, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2598 'partselect' 'p_Result_19_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_119, i32 13)" [net_hls.cc:338]   --->   Operation 2599 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln851_7 = trunc i14 %select_ln340_119 to i8" [net_hls.cc:338]   --->   Operation 2600 'trunc' 'trunc_ln851_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2601 [1/1] (0.85ns)   --->   "%icmp_ln851_7 = icmp eq i8 %trunc_ln851_7, 0" [net_hls.cc:338]   --->   Operation 2601 'icmp' 'icmp_ln851_7' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2602 [1/1] (0.88ns)   --->   "%add_ln700_7 = add i6 1, %p_Result_19_7" [net_hls.cc:338]   --->   Operation 2602 'add' 'add_ln700_7' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_7)   --->   "%select_ln851_7 = select i1 %icmp_ln851_7, i6 %p_Result_19_7, i6 %add_ln700_7" [net_hls.cc:338]   --->   Operation 2603 'select' 'select_ln851_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2604 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_7 = select i1 %tmp_89, i6 %select_ln851_7, i6 %p_Result_19_7" [net_hls.cc:338]   --->   Operation 2604 'select' 'select_ln850_7' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2605 [1/1] (0.86ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %select_ln340_119, 0" [net_hls.cc:340]   --->   Operation 2605 'icmp' 'icmp_ln1494_7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_48)   --->   "%xor_ln786_48 = xor i1 %tmp_99, true" [net_hls.cc:337]   --->   Operation 2606 'xor' 'xor_ln786_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_48)   --->   "%and_ln786_58 = and i1 %tmp_98, %xor_ln786_48" [net_hls.cc:337]   --->   Operation 2607 'and' 'and_ln786_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%xor_ln340_65 = xor i1 %tmp_98, %tmp_99" [net_hls.cc:337]   --->   Operation 2608 'xor' 'xor_ln340_65' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%xor_ln340_49 = xor i1 %tmp_98, true" [net_hls.cc:337]   --->   Operation 2609 'xor' 'xor_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%or_ln340_44 = or i1 %tmp_99, %xor_ln340_49" [net_hls.cc:337]   --->   Operation 2610 'or' 'or_ln340_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_122)   --->   "%select_ln340_49 = select i1 %xor_ln340_65, i14 8191, i14 %add_ln703_17" [net_hls.cc:337]   --->   Operation 2611 'select' 'select_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2612 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_48 = select i1 %and_ln786_58, i14 -8192, i14 %add_ln703_17" [net_hls.cc:337]   --->   Operation 2612 'select' 'select_ln388_48' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2613 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_122 = select i1 %or_ln340_44, i14 %select_ln340_49, i14 %select_ln388_48" [net_hls.cc:337]   --->   Operation 2613 'select' 'select_ln340_122' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2614 [1/1] (0.00ns)   --->   "%p_Result_19_8 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_122, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2614 'partselect' 'p_Result_19_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_122, i32 13)" [net_hls.cc:338]   --->   Operation 2615 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln851_8 = trunc i14 %select_ln340_122 to i8" [net_hls.cc:338]   --->   Operation 2616 'trunc' 'trunc_ln851_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2617 [1/1] (0.85ns)   --->   "%icmp_ln851_8 = icmp eq i8 %trunc_ln851_8, 0" [net_hls.cc:338]   --->   Operation 2617 'icmp' 'icmp_ln851_8' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2618 [1/1] (0.88ns)   --->   "%add_ln700_8 = add i6 1, %p_Result_19_8" [net_hls.cc:338]   --->   Operation 2618 'add' 'add_ln700_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2619 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_8)   --->   "%select_ln851_8 = select i1 %icmp_ln851_8, i6 %p_Result_19_8, i6 %add_ln700_8" [net_hls.cc:338]   --->   Operation 2619 'select' 'select_ln851_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2620 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_8 = select i1 %tmp_100, i6 %select_ln851_8, i6 %p_Result_19_8" [net_hls.cc:338]   --->   Operation 2620 'select' 'select_ln850_8' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2621 [1/1] (0.86ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %select_ln340_122, 0" [net_hls.cc:340]   --->   Operation 2621 'icmp' 'icmp_ln1494_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2622 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_50)   --->   "%xor_ln786_50 = xor i1 %tmp_110, true" [net_hls.cc:337]   --->   Operation 2622 'xor' 'xor_ln786_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_50)   --->   "%and_ln786_61 = and i1 %tmp_109, %xor_ln786_50" [net_hls.cc:337]   --->   Operation 2623 'and' 'and_ln786_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%xor_ln340_69 = xor i1 %tmp_109, %tmp_110" [net_hls.cc:337]   --->   Operation 2624 'xor' 'xor_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%xor_ln340_51 = xor i1 %tmp_109, true" [net_hls.cc:337]   --->   Operation 2625 'xor' 'xor_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%or_ln340_49 = or i1 %tmp_110, %xor_ln340_51" [net_hls.cc:337]   --->   Operation 2626 'or' 'or_ln340_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_125)   --->   "%select_ln340_51 = select i1 %xor_ln340_69, i14 8191, i14 %add_ln703_19" [net_hls.cc:337]   --->   Operation 2627 'select' 'select_ln340_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2628 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_50 = select i1 %and_ln786_61, i14 -8192, i14 %add_ln703_19" [net_hls.cc:337]   --->   Operation 2628 'select' 'select_ln388_50' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2629 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_125 = select i1 %or_ln340_49, i14 %select_ln340_51, i14 %select_ln388_50" [net_hls.cc:337]   --->   Operation 2629 'select' 'select_ln340_125' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2630 [1/1] (0.00ns)   --->   "%p_Result_19_9 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_125, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2630 'partselect' 'p_Result_19_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_9)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_125, i32 13)" [net_hls.cc:338]   --->   Operation 2631 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln851_9 = trunc i14 %select_ln340_125 to i8" [net_hls.cc:338]   --->   Operation 2632 'trunc' 'trunc_ln851_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2633 [1/1] (0.85ns)   --->   "%icmp_ln851_9 = icmp eq i8 %trunc_ln851_9, 0" [net_hls.cc:338]   --->   Operation 2633 'icmp' 'icmp_ln851_9' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2634 [1/1] (0.88ns)   --->   "%add_ln700_9 = add i6 1, %p_Result_19_9" [net_hls.cc:338]   --->   Operation 2634 'add' 'add_ln700_9' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_9)   --->   "%select_ln851_9 = select i1 %icmp_ln851_9, i6 %p_Result_19_9, i6 %add_ln700_9" [net_hls.cc:338]   --->   Operation 2635 'select' 'select_ln851_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2636 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_9 = select i1 %tmp_111, i6 %select_ln851_9, i6 %p_Result_19_9" [net_hls.cc:338]   --->   Operation 2636 'select' 'select_ln850_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2637 [1/1] (0.86ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %select_ln340_125, 0" [net_hls.cc:340]   --->   Operation 2637 'icmp' 'icmp_ln1494_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_52)   --->   "%xor_ln786_52 = xor i1 %tmp_121, true" [net_hls.cc:337]   --->   Operation 2638 'xor' 'xor_ln786_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_52)   --->   "%and_ln786_64 = and i1 %tmp_120, %xor_ln786_52" [net_hls.cc:337]   --->   Operation 2639 'and' 'and_ln786_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%xor_ln340_73 = xor i1 %tmp_120, %tmp_121" [net_hls.cc:337]   --->   Operation 2640 'xor' 'xor_ln340_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%xor_ln340_53 = xor i1 %tmp_120, true" [net_hls.cc:337]   --->   Operation 2641 'xor' 'xor_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%or_ln340_54 = or i1 %tmp_121, %xor_ln340_53" [net_hls.cc:337]   --->   Operation 2642 'or' 'or_ln340_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_128)   --->   "%select_ln340_53 = select i1 %xor_ln340_73, i14 8191, i14 %add_ln703_21" [net_hls.cc:337]   --->   Operation 2643 'select' 'select_ln340_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2644 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_52 = select i1 %and_ln786_64, i14 -8192, i14 %add_ln703_21" [net_hls.cc:337]   --->   Operation 2644 'select' 'select_ln388_52' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2645 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_128 = select i1 %or_ln340_54, i14 %select_ln340_53, i14 %select_ln388_52" [net_hls.cc:337]   --->   Operation 2645 'select' 'select_ln340_128' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2646 [1/1] (0.00ns)   --->   "%p_Result_19_s = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_128, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2646 'partselect' 'p_Result_19_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_10)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_128, i32 13)" [net_hls.cc:338]   --->   Operation 2647 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2648 [1/1] (0.00ns)   --->   "%trunc_ln851_10 = trunc i14 %select_ln340_128 to i8" [net_hls.cc:338]   --->   Operation 2648 'trunc' 'trunc_ln851_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2649 [1/1] (0.85ns)   --->   "%icmp_ln851_10 = icmp eq i8 %trunc_ln851_10, 0" [net_hls.cc:338]   --->   Operation 2649 'icmp' 'icmp_ln851_10' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2650 [1/1] (0.88ns)   --->   "%add_ln700_10 = add i6 1, %p_Result_19_s" [net_hls.cc:338]   --->   Operation 2650 'add' 'add_ln700_10' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_10)   --->   "%select_ln851_10 = select i1 %icmp_ln851_10, i6 %p_Result_19_s, i6 %add_ln700_10" [net_hls.cc:338]   --->   Operation 2651 'select' 'select_ln851_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2652 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_10 = select i1 %tmp_122, i6 %select_ln851_10, i6 %p_Result_19_s" [net_hls.cc:338]   --->   Operation 2652 'select' 'select_ln850_10' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2653 [1/1] (0.86ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %select_ln340_128, 0" [net_hls.cc:340]   --->   Operation 2653 'icmp' 'icmp_ln1494_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_54)   --->   "%xor_ln786_54 = xor i1 %tmp_132, true" [net_hls.cc:337]   --->   Operation 2654 'xor' 'xor_ln786_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_54)   --->   "%and_ln786_67 = and i1 %tmp_131, %xor_ln786_54" [net_hls.cc:337]   --->   Operation 2655 'and' 'and_ln786_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2656 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln340_77 = xor i1 %tmp_131, %tmp_132" [net_hls.cc:337]   --->   Operation 2656 'xor' 'xor_ln340_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2657 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%xor_ln340_55 = xor i1 %tmp_131, true" [net_hls.cc:337]   --->   Operation 2657 'xor' 'xor_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%or_ln340_59 = or i1 %tmp_132, %xor_ln340_55" [net_hls.cc:337]   --->   Operation 2658 'or' 'or_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_131)   --->   "%select_ln340_55 = select i1 %xor_ln340_77, i14 8191, i14 %add_ln703_23" [net_hls.cc:337]   --->   Operation 2659 'select' 'select_ln340_55' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2660 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_54 = select i1 %and_ln786_67, i14 -8192, i14 %add_ln703_23" [net_hls.cc:337]   --->   Operation 2660 'select' 'select_ln388_54' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2661 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_131 = select i1 %or_ln340_59, i14 %select_ln340_55, i14 %select_ln388_54" [net_hls.cc:337]   --->   Operation 2661 'select' 'select_ln340_131' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2662 [1/1] (0.00ns)   --->   "%p_Result_19_10 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_131, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2662 'partselect' 'p_Result_19_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2663 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_11)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_131, i32 13)" [net_hls.cc:338]   --->   Operation 2663 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2664 [1/1] (0.00ns)   --->   "%trunc_ln851_11 = trunc i14 %select_ln340_131 to i8" [net_hls.cc:338]   --->   Operation 2664 'trunc' 'trunc_ln851_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2665 [1/1] (0.85ns)   --->   "%icmp_ln851_11 = icmp eq i8 %trunc_ln851_11, 0" [net_hls.cc:338]   --->   Operation 2665 'icmp' 'icmp_ln851_11' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2666 [1/1] (0.88ns)   --->   "%add_ln700_11 = add i6 1, %p_Result_19_10" [net_hls.cc:338]   --->   Operation 2666 'add' 'add_ln700_11' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_11)   --->   "%select_ln851_11 = select i1 %icmp_ln851_11, i6 %p_Result_19_10, i6 %add_ln700_11" [net_hls.cc:338]   --->   Operation 2667 'select' 'select_ln851_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2668 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_11 = select i1 %tmp_133, i6 %select_ln851_11, i6 %p_Result_19_10" [net_hls.cc:338]   --->   Operation 2668 'select' 'select_ln850_11' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2669 [1/1] (0.86ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %select_ln340_131, 0" [net_hls.cc:340]   --->   Operation 2669 'icmp' 'icmp_ln1494_11' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_56)   --->   "%xor_ln786_56 = xor i1 %tmp_143, true" [net_hls.cc:337]   --->   Operation 2670 'xor' 'xor_ln786_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2671 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_56)   --->   "%and_ln786_70 = and i1 %tmp_142, %xor_ln786_56" [net_hls.cc:337]   --->   Operation 2671 'and' 'and_ln786_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2672 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln340_81 = xor i1 %tmp_142, %tmp_143" [net_hls.cc:337]   --->   Operation 2672 'xor' 'xor_ln340_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%xor_ln340_57 = xor i1 %tmp_142, true" [net_hls.cc:337]   --->   Operation 2673 'xor' 'xor_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%or_ln340_64 = or i1 %tmp_143, %xor_ln340_57" [net_hls.cc:337]   --->   Operation 2674 'or' 'or_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_134)   --->   "%select_ln340_57 = select i1 %xor_ln340_81, i14 8191, i14 %add_ln703_25" [net_hls.cc:337]   --->   Operation 2675 'select' 'select_ln340_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2676 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_56 = select i1 %and_ln786_70, i14 -8192, i14 %add_ln703_25" [net_hls.cc:337]   --->   Operation 2676 'select' 'select_ln388_56' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2677 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_134 = select i1 %or_ln340_64, i14 %select_ln340_57, i14 %select_ln388_56" [net_hls.cc:337]   --->   Operation 2677 'select' 'select_ln340_134' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2678 [1/1] (0.00ns)   --->   "%p_Result_19_11 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_134, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2678 'partselect' 'p_Result_19_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_12)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_134, i32 13)" [net_hls.cc:338]   --->   Operation 2679 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln851_12 = trunc i14 %select_ln340_134 to i8" [net_hls.cc:338]   --->   Operation 2680 'trunc' 'trunc_ln851_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2681 [1/1] (0.85ns)   --->   "%icmp_ln851_12 = icmp eq i8 %trunc_ln851_12, 0" [net_hls.cc:338]   --->   Operation 2681 'icmp' 'icmp_ln851_12' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2682 [1/1] (0.88ns)   --->   "%add_ln700_12 = add i6 1, %p_Result_19_11" [net_hls.cc:338]   --->   Operation 2682 'add' 'add_ln700_12' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_12)   --->   "%select_ln851_12 = select i1 %icmp_ln851_12, i6 %p_Result_19_11, i6 %add_ln700_12" [net_hls.cc:338]   --->   Operation 2683 'select' 'select_ln851_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2684 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_12 = select i1 %tmp_144, i6 %select_ln851_12, i6 %p_Result_19_11" [net_hls.cc:338]   --->   Operation 2684 'select' 'select_ln850_12' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2685 [1/1] (0.86ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %select_ln340_134, 0" [net_hls.cc:340]   --->   Operation 2685 'icmp' 'icmp_ln1494_12' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_58)   --->   "%xor_ln786_58 = xor i1 %tmp_154, true" [net_hls.cc:337]   --->   Operation 2686 'xor' 'xor_ln786_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_58)   --->   "%and_ln786_73 = and i1 %tmp_153, %xor_ln786_58" [net_hls.cc:337]   --->   Operation 2687 'and' 'and_ln786_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln340_85 = xor i1 %tmp_153, %tmp_154" [net_hls.cc:337]   --->   Operation 2688 'xor' 'xor_ln340_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%xor_ln340_59 = xor i1 %tmp_153, true" [net_hls.cc:337]   --->   Operation 2689 'xor' 'xor_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%or_ln340_69 = or i1 %tmp_154, %xor_ln340_59" [net_hls.cc:337]   --->   Operation 2690 'or' 'or_ln340_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2691 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_137)   --->   "%select_ln340_59 = select i1 %xor_ln340_85, i14 8191, i14 %add_ln703_27" [net_hls.cc:337]   --->   Operation 2691 'select' 'select_ln340_59' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2692 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_58 = select i1 %and_ln786_73, i14 -8192, i14 %add_ln703_27" [net_hls.cc:337]   --->   Operation 2692 'select' 'select_ln388_58' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2693 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_137 = select i1 %or_ln340_69, i14 %select_ln340_59, i14 %select_ln388_58" [net_hls.cc:337]   --->   Operation 2693 'select' 'select_ln340_137' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2694 [1/1] (0.00ns)   --->   "%p_Result_19_12 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_137, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2694 'partselect' 'p_Result_19_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2695 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_13)   --->   "%tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_137, i32 13)" [net_hls.cc:338]   --->   Operation 2695 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2696 [1/1] (0.00ns)   --->   "%trunc_ln851_13 = trunc i14 %select_ln340_137 to i8" [net_hls.cc:338]   --->   Operation 2696 'trunc' 'trunc_ln851_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2697 [1/1] (0.85ns)   --->   "%icmp_ln851_13 = icmp eq i8 %trunc_ln851_13, 0" [net_hls.cc:338]   --->   Operation 2697 'icmp' 'icmp_ln851_13' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2698 [1/1] (0.88ns)   --->   "%add_ln700_13 = add i6 1, %p_Result_19_12" [net_hls.cc:338]   --->   Operation 2698 'add' 'add_ln700_13' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_13)   --->   "%select_ln851_13 = select i1 %icmp_ln851_13, i6 %p_Result_19_12, i6 %add_ln700_13" [net_hls.cc:338]   --->   Operation 2699 'select' 'select_ln851_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2700 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_13 = select i1 %tmp_155, i6 %select_ln851_13, i6 %p_Result_19_12" [net_hls.cc:338]   --->   Operation 2700 'select' 'select_ln850_13' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2701 [1/1] (0.86ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %select_ln340_137, 0" [net_hls.cc:340]   --->   Operation 2701 'icmp' 'icmp_ln1494_13' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2702 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_60)   --->   "%xor_ln786_60 = xor i1 %tmp_165, true" [net_hls.cc:337]   --->   Operation 2702 'xor' 'xor_ln786_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2703 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_60)   --->   "%and_ln786_76 = and i1 %tmp_164, %xor_ln786_60" [net_hls.cc:337]   --->   Operation 2703 'and' 'and_ln786_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln340_89 = xor i1 %tmp_164, %tmp_165" [net_hls.cc:337]   --->   Operation 2704 'xor' 'xor_ln340_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%xor_ln340_61 = xor i1 %tmp_164, true" [net_hls.cc:337]   --->   Operation 2705 'xor' 'xor_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%or_ln340_74 = or i1 %tmp_165, %xor_ln340_61" [net_hls.cc:337]   --->   Operation 2706 'or' 'or_ln340_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_140)   --->   "%select_ln340_61 = select i1 %xor_ln340_89, i14 8191, i14 %add_ln703_29" [net_hls.cc:337]   --->   Operation 2707 'select' 'select_ln340_61' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2708 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_60 = select i1 %and_ln786_76, i14 -8192, i14 %add_ln703_29" [net_hls.cc:337]   --->   Operation 2708 'select' 'select_ln388_60' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2709 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_140 = select i1 %or_ln340_74, i14 %select_ln340_61, i14 %select_ln388_60" [net_hls.cc:337]   --->   Operation 2709 'select' 'select_ln340_140' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2710 [1/1] (0.00ns)   --->   "%p_Result_19_13 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_140, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2710 'partselect' 'p_Result_19_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_14)   --->   "%tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_140, i32 13)" [net_hls.cc:338]   --->   Operation 2711 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2712 [1/1] (0.00ns)   --->   "%trunc_ln851_14 = trunc i14 %select_ln340_140 to i8" [net_hls.cc:338]   --->   Operation 2712 'trunc' 'trunc_ln851_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2713 [1/1] (0.85ns)   --->   "%icmp_ln851_14 = icmp eq i8 %trunc_ln851_14, 0" [net_hls.cc:338]   --->   Operation 2713 'icmp' 'icmp_ln851_14' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2714 [1/1] (0.88ns)   --->   "%add_ln700_14 = add i6 1, %p_Result_19_13" [net_hls.cc:338]   --->   Operation 2714 'add' 'add_ln700_14' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_14)   --->   "%select_ln851_14 = select i1 %icmp_ln851_14, i6 %p_Result_19_13, i6 %add_ln700_14" [net_hls.cc:338]   --->   Operation 2715 'select' 'select_ln851_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2716 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_14 = select i1 %tmp_166, i6 %select_ln851_14, i6 %p_Result_19_13" [net_hls.cc:338]   --->   Operation 2716 'select' 'select_ln850_14' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2717 [1/1] (0.86ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %select_ln340_140, 0" [net_hls.cc:340]   --->   Operation 2717 'icmp' 'icmp_ln1494_14' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2718 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_62)   --->   "%xor_ln786_62 = xor i1 %tmp_176, true" [net_hls.cc:337]   --->   Operation 2718 'xor' 'xor_ln786_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_62)   --->   "%and_ln786_79 = and i1 %tmp_175, %xor_ln786_62" [net_hls.cc:337]   --->   Operation 2719 'and' 'and_ln786_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%xor_ln340_93 = xor i1 %tmp_175, %tmp_176" [net_hls.cc:337]   --->   Operation 2720 'xor' 'xor_ln340_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%xor_ln340_64 = xor i1 %tmp_175, true" [net_hls.cc:337]   --->   Operation 2721 'xor' 'xor_ln340_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%or_ln340_79 = or i1 %tmp_176, %xor_ln340_64" [net_hls.cc:337]   --->   Operation 2722 'or' 'or_ln340_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_143)   --->   "%select_ln340_63 = select i1 %xor_ln340_93, i14 8191, i14 %add_ln703_31" [net_hls.cc:337]   --->   Operation 2723 'select' 'select_ln340_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2724 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_62 = select i1 %and_ln786_79, i14 -8192, i14 %add_ln703_31" [net_hls.cc:337]   --->   Operation 2724 'select' 'select_ln388_62' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2725 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_143 = select i1 %or_ln340_79, i14 %select_ln340_63, i14 %select_ln388_62" [net_hls.cc:337]   --->   Operation 2725 'select' 'select_ln340_143' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2726 [1/1] (0.00ns)   --->   "%p_Result_19_14 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_143, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2726 'partselect' 'p_Result_19_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_15)   --->   "%tmp_177 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_143, i32 13)" [net_hls.cc:338]   --->   Operation 2727 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln851_15 = trunc i14 %select_ln340_143 to i8" [net_hls.cc:338]   --->   Operation 2728 'trunc' 'trunc_ln851_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2729 [1/1] (0.85ns)   --->   "%icmp_ln851_15 = icmp eq i8 %trunc_ln851_15, 0" [net_hls.cc:338]   --->   Operation 2729 'icmp' 'icmp_ln851_15' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2730 [1/1] (0.88ns)   --->   "%add_ln700_15 = add i6 1, %p_Result_19_14" [net_hls.cc:338]   --->   Operation 2730 'add' 'add_ln700_15' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_15)   --->   "%select_ln851_15 = select i1 %icmp_ln851_15, i6 %p_Result_19_14, i6 %add_ln700_15" [net_hls.cc:338]   --->   Operation 2731 'select' 'select_ln851_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2732 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_15 = select i1 %tmp_177, i6 %select_ln851_15, i6 %p_Result_19_14" [net_hls.cc:338]   --->   Operation 2732 'select' 'select_ln850_15' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2733 [1/1] (0.86ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %select_ln340_143, 0" [net_hls.cc:340]   --->   Operation 2733 'icmp' 'icmp_ln1494_15' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_64)   --->   "%xor_ln786_64 = xor i1 %tmp_187, true" [net_hls.cc:337]   --->   Operation 2734 'xor' 'xor_ln786_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_64)   --->   "%and_ln786_82 = and i1 %tmp_186, %xor_ln786_64" [net_hls.cc:337]   --->   Operation 2735 'and' 'and_ln786_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%xor_ln340_97 = xor i1 %tmp_186, %tmp_187" [net_hls.cc:337]   --->   Operation 2736 'xor' 'xor_ln340_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%xor_ln340_66 = xor i1 %tmp_186, true" [net_hls.cc:337]   --->   Operation 2737 'xor' 'xor_ln340_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%or_ln340_84 = or i1 %tmp_187, %xor_ln340_66" [net_hls.cc:337]   --->   Operation 2738 'or' 'or_ln340_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_146)   --->   "%select_ln340_66 = select i1 %xor_ln340_97, i14 8191, i14 %add_ln703_33" [net_hls.cc:337]   --->   Operation 2739 'select' 'select_ln340_66' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2740 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_64 = select i1 %and_ln786_82, i14 -8192, i14 %add_ln703_33" [net_hls.cc:337]   --->   Operation 2740 'select' 'select_ln388_64' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2741 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_146 = select i1 %or_ln340_84, i14 %select_ln340_66, i14 %select_ln388_64" [net_hls.cc:337]   --->   Operation 2741 'select' 'select_ln340_146' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2742 [1/1] (0.00ns)   --->   "%p_Result_19_15 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_146, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2742 'partselect' 'p_Result_19_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_16)   --->   "%tmp_188 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_146, i32 13)" [net_hls.cc:338]   --->   Operation 2743 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2744 [1/1] (0.00ns)   --->   "%trunc_ln851_16 = trunc i14 %select_ln340_146 to i8" [net_hls.cc:338]   --->   Operation 2744 'trunc' 'trunc_ln851_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2745 [1/1] (0.85ns)   --->   "%icmp_ln851_16 = icmp eq i8 %trunc_ln851_16, 0" [net_hls.cc:338]   --->   Operation 2745 'icmp' 'icmp_ln851_16' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2746 [1/1] (0.88ns)   --->   "%add_ln700_16 = add i6 1, %p_Result_19_15" [net_hls.cc:338]   --->   Operation 2746 'add' 'add_ln700_16' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_16)   --->   "%select_ln851_16 = select i1 %icmp_ln851_16, i6 %p_Result_19_15, i6 %add_ln700_16" [net_hls.cc:338]   --->   Operation 2747 'select' 'select_ln851_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2748 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_16 = select i1 %tmp_188, i6 %select_ln851_16, i6 %p_Result_19_15" [net_hls.cc:338]   --->   Operation 2748 'select' 'select_ln850_16' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2749 [1/1] (0.86ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %select_ln340_146, 0" [net_hls.cc:340]   --->   Operation 2749 'icmp' 'icmp_ln1494_16' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_67)   --->   "%xor_ln786_66 = xor i1 %tmp_198, true" [net_hls.cc:337]   --->   Operation 2750 'xor' 'xor_ln786_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_67)   --->   "%and_ln786_85 = and i1 %tmp_197, %xor_ln786_66" [net_hls.cc:337]   --->   Operation 2751 'and' 'and_ln786_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%xor_ln340_99 = xor i1 %tmp_197, %tmp_198" [net_hls.cc:337]   --->   Operation 2752 'xor' 'xor_ln340_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%xor_ln340_68 = xor i1 %tmp_197, true" [net_hls.cc:337]   --->   Operation 2753 'xor' 'xor_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%or_ln340_89 = or i1 %tmp_198, %xor_ln340_68" [net_hls.cc:337]   --->   Operation 2754 'or' 'or_ln340_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_149)   --->   "%select_ln340_68 = select i1 %xor_ln340_99, i14 8191, i14 %add_ln703_35" [net_hls.cc:337]   --->   Operation 2755 'select' 'select_ln340_68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2756 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_67 = select i1 %and_ln786_85, i14 -8192, i14 %add_ln703_35" [net_hls.cc:337]   --->   Operation 2756 'select' 'select_ln388_67' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2757 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_149 = select i1 %or_ln340_89, i14 %select_ln340_68, i14 %select_ln388_67" [net_hls.cc:337]   --->   Operation 2757 'select' 'select_ln340_149' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2758 [1/1] (0.00ns)   --->   "%p_Result_19_16 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_149, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2758 'partselect' 'p_Result_19_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_17)   --->   "%tmp_199 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_149, i32 13)" [net_hls.cc:338]   --->   Operation 2759 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln851_17 = trunc i14 %select_ln340_149 to i8" [net_hls.cc:338]   --->   Operation 2760 'trunc' 'trunc_ln851_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2761 [1/1] (0.85ns)   --->   "%icmp_ln851_17 = icmp eq i8 %trunc_ln851_17, 0" [net_hls.cc:338]   --->   Operation 2761 'icmp' 'icmp_ln851_17' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2762 [1/1] (0.88ns)   --->   "%add_ln700_17 = add i6 1, %p_Result_19_16" [net_hls.cc:338]   --->   Operation 2762 'add' 'add_ln700_17' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_17)   --->   "%select_ln851_17 = select i1 %icmp_ln851_17, i6 %p_Result_19_16, i6 %add_ln700_17" [net_hls.cc:338]   --->   Operation 2763 'select' 'select_ln851_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2764 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_17 = select i1 %tmp_199, i6 %select_ln851_17, i6 %p_Result_19_16" [net_hls.cc:338]   --->   Operation 2764 'select' 'select_ln850_17' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2765 [1/1] (0.86ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %select_ln340_149, 0" [net_hls.cc:340]   --->   Operation 2765 'icmp' 'icmp_ln1494_17' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_69)   --->   "%xor_ln786_68 = xor i1 %tmp_209, true" [net_hls.cc:337]   --->   Operation 2766 'xor' 'xor_ln786_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_69)   --->   "%and_ln786_88 = and i1 %tmp_208, %xor_ln786_68" [net_hls.cc:337]   --->   Operation 2767 'and' 'and_ln786_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%xor_ln340_101 = xor i1 %tmp_208, %tmp_209" [net_hls.cc:337]   --->   Operation 2768 'xor' 'xor_ln340_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%xor_ln340_70 = xor i1 %tmp_208, true" [net_hls.cc:337]   --->   Operation 2769 'xor' 'xor_ln340_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%or_ln340_94 = or i1 %tmp_209, %xor_ln340_70" [net_hls.cc:337]   --->   Operation 2770 'or' 'or_ln340_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_152)   --->   "%select_ln340_70 = select i1 %xor_ln340_101, i14 8191, i14 %add_ln703_37" [net_hls.cc:337]   --->   Operation 2771 'select' 'select_ln340_70' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2772 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_69 = select i1 %and_ln786_88, i14 -8192, i14 %add_ln703_37" [net_hls.cc:337]   --->   Operation 2772 'select' 'select_ln388_69' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2773 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_152 = select i1 %or_ln340_94, i14 %select_ln340_70, i14 %select_ln388_69" [net_hls.cc:337]   --->   Operation 2773 'select' 'select_ln340_152' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2774 [1/1] (0.00ns)   --->   "%p_Result_19_17 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_152, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2774 'partselect' 'p_Result_19_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_18)   --->   "%tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_152, i32 13)" [net_hls.cc:338]   --->   Operation 2775 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2776 [1/1] (0.00ns)   --->   "%trunc_ln851_18 = trunc i14 %select_ln340_152 to i8" [net_hls.cc:338]   --->   Operation 2776 'trunc' 'trunc_ln851_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2777 [1/1] (0.85ns)   --->   "%icmp_ln851_18 = icmp eq i8 %trunc_ln851_18, 0" [net_hls.cc:338]   --->   Operation 2777 'icmp' 'icmp_ln851_18' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2778 [1/1] (0.88ns)   --->   "%add_ln700_18 = add i6 1, %p_Result_19_17" [net_hls.cc:338]   --->   Operation 2778 'add' 'add_ln700_18' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_18)   --->   "%select_ln851_18 = select i1 %icmp_ln851_18, i6 %p_Result_19_17, i6 %add_ln700_18" [net_hls.cc:338]   --->   Operation 2779 'select' 'select_ln851_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2780 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_18 = select i1 %tmp_210, i6 %select_ln851_18, i6 %p_Result_19_17" [net_hls.cc:338]   --->   Operation 2780 'select' 'select_ln850_18' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2781 [1/1] (0.86ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %select_ln340_152, 0" [net_hls.cc:340]   --->   Operation 2781 'icmp' 'icmp_ln1494_18' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%xor_ln786_70 = xor i1 %tmp_220, true" [net_hls.cc:337]   --->   Operation 2782 'xor' 'xor_ln786_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_71)   --->   "%and_ln786_91 = and i1 %tmp_219, %xor_ln786_70" [net_hls.cc:337]   --->   Operation 2783 'and' 'and_ln786_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%xor_ln340_103 = xor i1 %tmp_219, %tmp_220" [net_hls.cc:337]   --->   Operation 2784 'xor' 'xor_ln340_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%xor_ln340_72 = xor i1 %tmp_219, true" [net_hls.cc:337]   --->   Operation 2785 'xor' 'xor_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%or_ln340_99 = or i1 %tmp_220, %xor_ln340_72" [net_hls.cc:337]   --->   Operation 2786 'or' 'or_ln340_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_155)   --->   "%select_ln340_72 = select i1 %xor_ln340_103, i14 8191, i14 %add_ln703_39" [net_hls.cc:337]   --->   Operation 2787 'select' 'select_ln340_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2788 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_71 = select i1 %and_ln786_91, i14 -8192, i14 %add_ln703_39" [net_hls.cc:337]   --->   Operation 2788 'select' 'select_ln388_71' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2789 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_155 = select i1 %or_ln340_99, i14 %select_ln340_72, i14 %select_ln388_71" [net_hls.cc:337]   --->   Operation 2789 'select' 'select_ln340_155' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2790 [1/1] (0.00ns)   --->   "%p_Result_19_18 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_155, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2790 'partselect' 'p_Result_19_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2791 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_19)   --->   "%tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_155, i32 13)" [net_hls.cc:338]   --->   Operation 2791 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2792 [1/1] (0.00ns)   --->   "%trunc_ln851_19 = trunc i14 %select_ln340_155 to i8" [net_hls.cc:338]   --->   Operation 2792 'trunc' 'trunc_ln851_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2793 [1/1] (0.85ns)   --->   "%icmp_ln851_19 = icmp eq i8 %trunc_ln851_19, 0" [net_hls.cc:338]   --->   Operation 2793 'icmp' 'icmp_ln851_19' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2794 [1/1] (0.88ns)   --->   "%add_ln700_19 = add i6 1, %p_Result_19_18" [net_hls.cc:338]   --->   Operation 2794 'add' 'add_ln700_19' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2795 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_19)   --->   "%select_ln851_19 = select i1 %icmp_ln851_19, i6 %p_Result_19_18, i6 %add_ln700_19" [net_hls.cc:338]   --->   Operation 2795 'select' 'select_ln851_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2796 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_19 = select i1 %tmp_221, i6 %select_ln851_19, i6 %p_Result_19_18" [net_hls.cc:338]   --->   Operation 2796 'select' 'select_ln850_19' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2797 [1/1] (0.86ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %select_ln340_155, 0" [net_hls.cc:340]   --->   Operation 2797 'icmp' 'icmp_ln1494_19' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%xor_ln786_72 = xor i1 %tmp_231, true" [net_hls.cc:337]   --->   Operation 2798 'xor' 'xor_ln786_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_73)   --->   "%and_ln786_94 = and i1 %tmp_230, %xor_ln786_72" [net_hls.cc:337]   --->   Operation 2799 'and' 'and_ln786_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%xor_ln340_105 = xor i1 %tmp_230, %tmp_231" [net_hls.cc:337]   --->   Operation 2800 'xor' 'xor_ln340_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%xor_ln340_74 = xor i1 %tmp_230, true" [net_hls.cc:337]   --->   Operation 2801 'xor' 'xor_ln340_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%or_ln340_104 = or i1 %tmp_231, %xor_ln340_74" [net_hls.cc:337]   --->   Operation 2802 'or' 'or_ln340_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2803 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_158)   --->   "%select_ln340_74 = select i1 %xor_ln340_105, i14 8191, i14 %add_ln703_41" [net_hls.cc:337]   --->   Operation 2803 'select' 'select_ln340_74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2804 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_73 = select i1 %and_ln786_94, i14 -8192, i14 %add_ln703_41" [net_hls.cc:337]   --->   Operation 2804 'select' 'select_ln388_73' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2805 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_158 = select i1 %or_ln340_104, i14 %select_ln340_74, i14 %select_ln388_73" [net_hls.cc:337]   --->   Operation 2805 'select' 'select_ln340_158' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2806 [1/1] (0.00ns)   --->   "%p_Result_19_19 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_158, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2806 'partselect' 'p_Result_19_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_20)   --->   "%tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_158, i32 13)" [net_hls.cc:338]   --->   Operation 2807 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2808 [1/1] (0.00ns)   --->   "%trunc_ln851_20 = trunc i14 %select_ln340_158 to i8" [net_hls.cc:338]   --->   Operation 2808 'trunc' 'trunc_ln851_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2809 [1/1] (0.85ns)   --->   "%icmp_ln851_20 = icmp eq i8 %trunc_ln851_20, 0" [net_hls.cc:338]   --->   Operation 2809 'icmp' 'icmp_ln851_20' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2810 [1/1] (0.88ns)   --->   "%add_ln700_20 = add i6 1, %p_Result_19_19" [net_hls.cc:338]   --->   Operation 2810 'add' 'add_ln700_20' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_20)   --->   "%select_ln851_20 = select i1 %icmp_ln851_20, i6 %p_Result_19_19, i6 %add_ln700_20" [net_hls.cc:338]   --->   Operation 2811 'select' 'select_ln851_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2812 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_20 = select i1 %tmp_232, i6 %select_ln851_20, i6 %p_Result_19_19" [net_hls.cc:338]   --->   Operation 2812 'select' 'select_ln850_20' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2813 [1/1] (0.86ns)   --->   "%icmp_ln1494_20 = icmp sgt i14 %select_ln340_158, 0" [net_hls.cc:340]   --->   Operation 2813 'icmp' 'icmp_ln1494_20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%xor_ln786_74 = xor i1 %tmp_242, true" [net_hls.cc:337]   --->   Operation 2814 'xor' 'xor_ln786_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2815 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_75)   --->   "%and_ln786_97 = and i1 %tmp_241, %xor_ln786_74" [net_hls.cc:337]   --->   Operation 2815 'and' 'and_ln786_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2816 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%xor_ln340_107 = xor i1 %tmp_241, %tmp_242" [net_hls.cc:337]   --->   Operation 2816 'xor' 'xor_ln340_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%xor_ln340_76 = xor i1 %tmp_241, true" [net_hls.cc:337]   --->   Operation 2817 'xor' 'xor_ln340_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%or_ln340_109 = or i1 %tmp_242, %xor_ln340_76" [net_hls.cc:337]   --->   Operation 2818 'or' 'or_ln340_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_161)   --->   "%select_ln340_76 = select i1 %xor_ln340_107, i14 8191, i14 %add_ln703_43" [net_hls.cc:337]   --->   Operation 2819 'select' 'select_ln340_76' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2820 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_75 = select i1 %and_ln786_97, i14 -8192, i14 %add_ln703_43" [net_hls.cc:337]   --->   Operation 2820 'select' 'select_ln388_75' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2821 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_161 = select i1 %or_ln340_109, i14 %select_ln340_76, i14 %select_ln388_75" [net_hls.cc:337]   --->   Operation 2821 'select' 'select_ln340_161' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2822 [1/1] (0.00ns)   --->   "%p_Result_19_20 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_161, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2822 'partselect' 'p_Result_19_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2823 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_21)   --->   "%tmp_243 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_161, i32 13)" [net_hls.cc:338]   --->   Operation 2823 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln851_21 = trunc i14 %select_ln340_161 to i8" [net_hls.cc:338]   --->   Operation 2824 'trunc' 'trunc_ln851_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2825 [1/1] (0.85ns)   --->   "%icmp_ln851_21 = icmp eq i8 %trunc_ln851_21, 0" [net_hls.cc:338]   --->   Operation 2825 'icmp' 'icmp_ln851_21' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2826 [1/1] (0.88ns)   --->   "%add_ln700_21 = add i6 1, %p_Result_19_20" [net_hls.cc:338]   --->   Operation 2826 'add' 'add_ln700_21' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_21)   --->   "%select_ln851_21 = select i1 %icmp_ln851_21, i6 %p_Result_19_20, i6 %add_ln700_21" [net_hls.cc:338]   --->   Operation 2827 'select' 'select_ln851_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2828 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_21 = select i1 %tmp_243, i6 %select_ln851_21, i6 %p_Result_19_20" [net_hls.cc:338]   --->   Operation 2828 'select' 'select_ln850_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2829 [1/1] (0.86ns)   --->   "%icmp_ln1494_21 = icmp sgt i14 %select_ln340_161, 0" [net_hls.cc:340]   --->   Operation 2829 'icmp' 'icmp_ln1494_21' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%xor_ln786_76 = xor i1 %tmp_253, true" [net_hls.cc:337]   --->   Operation 2830 'xor' 'xor_ln786_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_77)   --->   "%and_ln786_100 = and i1 %tmp_252, %xor_ln786_76" [net_hls.cc:337]   --->   Operation 2831 'and' 'and_ln786_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%xor_ln340_109 = xor i1 %tmp_252, %tmp_253" [net_hls.cc:337]   --->   Operation 2832 'xor' 'xor_ln340_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%xor_ln340_78 = xor i1 %tmp_252, true" [net_hls.cc:337]   --->   Operation 2833 'xor' 'xor_ln340_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%or_ln340_114 = or i1 %tmp_253, %xor_ln340_78" [net_hls.cc:337]   --->   Operation 2834 'or' 'or_ln340_114' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_164)   --->   "%select_ln340_78 = select i1 %xor_ln340_109, i14 8191, i14 %add_ln703_45" [net_hls.cc:337]   --->   Operation 2835 'select' 'select_ln340_78' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2836 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_77 = select i1 %and_ln786_100, i14 -8192, i14 %add_ln703_45" [net_hls.cc:337]   --->   Operation 2836 'select' 'select_ln388_77' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2837 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_164 = select i1 %or_ln340_114, i14 %select_ln340_78, i14 %select_ln388_77" [net_hls.cc:337]   --->   Operation 2837 'select' 'select_ln340_164' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2838 [1/1] (0.00ns)   --->   "%p_Result_19_21 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_164, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2838 'partselect' 'p_Result_19_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_22)   --->   "%tmp_254 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_164, i32 13)" [net_hls.cc:338]   --->   Operation 2839 'bitselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2840 [1/1] (0.00ns)   --->   "%trunc_ln851_22 = trunc i14 %select_ln340_164 to i8" [net_hls.cc:338]   --->   Operation 2840 'trunc' 'trunc_ln851_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2841 [1/1] (0.85ns)   --->   "%icmp_ln851_22 = icmp eq i8 %trunc_ln851_22, 0" [net_hls.cc:338]   --->   Operation 2841 'icmp' 'icmp_ln851_22' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2842 [1/1] (0.88ns)   --->   "%add_ln700_22 = add i6 1, %p_Result_19_21" [net_hls.cc:338]   --->   Operation 2842 'add' 'add_ln700_22' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_22)   --->   "%select_ln851_22 = select i1 %icmp_ln851_22, i6 %p_Result_19_21, i6 %add_ln700_22" [net_hls.cc:338]   --->   Operation 2843 'select' 'select_ln851_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2844 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_22 = select i1 %tmp_254, i6 %select_ln851_22, i6 %p_Result_19_21" [net_hls.cc:338]   --->   Operation 2844 'select' 'select_ln850_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2845 [1/1] (0.86ns)   --->   "%icmp_ln1494_22 = icmp sgt i14 %select_ln340_164, 0" [net_hls.cc:340]   --->   Operation 2845 'icmp' 'icmp_ln1494_22' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%xor_ln786_78 = xor i1 %tmp_264, true" [net_hls.cc:337]   --->   Operation 2846 'xor' 'xor_ln786_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_79)   --->   "%and_ln786_103 = and i1 %tmp_263, %xor_ln786_78" [net_hls.cc:337]   --->   Operation 2847 'and' 'and_ln786_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%xor_ln340_111 = xor i1 %tmp_263, %tmp_264" [net_hls.cc:337]   --->   Operation 2848 'xor' 'xor_ln340_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%xor_ln340_80 = xor i1 %tmp_263, true" [net_hls.cc:337]   --->   Operation 2849 'xor' 'xor_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%or_ln340_119 = or i1 %tmp_264, %xor_ln340_80" [net_hls.cc:337]   --->   Operation 2850 'or' 'or_ln340_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_167)   --->   "%select_ln340_80 = select i1 %xor_ln340_111, i14 8191, i14 %add_ln703_47" [net_hls.cc:337]   --->   Operation 2851 'select' 'select_ln340_80' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2852 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_79 = select i1 %and_ln786_103, i14 -8192, i14 %add_ln703_47" [net_hls.cc:337]   --->   Operation 2852 'select' 'select_ln388_79' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2853 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_167 = select i1 %or_ln340_119, i14 %select_ln340_80, i14 %select_ln388_79" [net_hls.cc:337]   --->   Operation 2853 'select' 'select_ln340_167' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2854 [1/1] (0.00ns)   --->   "%p_Result_19_22 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_167, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2854 'partselect' 'p_Result_19_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_23)   --->   "%tmp_265 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_167, i32 13)" [net_hls.cc:338]   --->   Operation 2855 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln851_23 = trunc i14 %select_ln340_167 to i8" [net_hls.cc:338]   --->   Operation 2856 'trunc' 'trunc_ln851_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2857 [1/1] (0.85ns)   --->   "%icmp_ln851_23 = icmp eq i8 %trunc_ln851_23, 0" [net_hls.cc:338]   --->   Operation 2857 'icmp' 'icmp_ln851_23' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2858 [1/1] (0.88ns)   --->   "%add_ln700_23 = add i6 1, %p_Result_19_22" [net_hls.cc:338]   --->   Operation 2858 'add' 'add_ln700_23' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_23)   --->   "%select_ln851_23 = select i1 %icmp_ln851_23, i6 %p_Result_19_22, i6 %add_ln700_23" [net_hls.cc:338]   --->   Operation 2859 'select' 'select_ln851_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2860 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_23 = select i1 %tmp_265, i6 %select_ln851_23, i6 %p_Result_19_22" [net_hls.cc:338]   --->   Operation 2860 'select' 'select_ln850_23' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2861 [1/1] (0.86ns)   --->   "%icmp_ln1494_23 = icmp sgt i14 %select_ln340_167, 0" [net_hls.cc:340]   --->   Operation 2861 'icmp' 'icmp_ln1494_23' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%xor_ln786_80 = xor i1 %tmp_275, true" [net_hls.cc:337]   --->   Operation 2862 'xor' 'xor_ln786_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_81)   --->   "%and_ln786_106 = and i1 %tmp_274, %xor_ln786_80" [net_hls.cc:337]   --->   Operation 2863 'and' 'and_ln786_106' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%xor_ln340_113 = xor i1 %tmp_274, %tmp_275" [net_hls.cc:337]   --->   Operation 2864 'xor' 'xor_ln340_113' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%xor_ln340_82 = xor i1 %tmp_274, true" [net_hls.cc:337]   --->   Operation 2865 'xor' 'xor_ln340_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%or_ln340_124 = or i1 %tmp_275, %xor_ln340_82" [net_hls.cc:337]   --->   Operation 2866 'or' 'or_ln340_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_170)   --->   "%select_ln340_82 = select i1 %xor_ln340_113, i14 8191, i14 %add_ln703_49" [net_hls.cc:337]   --->   Operation 2867 'select' 'select_ln340_82' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2868 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_81 = select i1 %and_ln786_106, i14 -8192, i14 %add_ln703_49" [net_hls.cc:337]   --->   Operation 2868 'select' 'select_ln388_81' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2869 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_170 = select i1 %or_ln340_124, i14 %select_ln340_82, i14 %select_ln388_81" [net_hls.cc:337]   --->   Operation 2869 'select' 'select_ln340_170' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2870 [1/1] (0.00ns)   --->   "%p_Result_19_23 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_170, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2870 'partselect' 'p_Result_19_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_24)   --->   "%tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_170, i32 13)" [net_hls.cc:338]   --->   Operation 2871 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2872 [1/1] (0.00ns)   --->   "%trunc_ln851_24 = trunc i14 %select_ln340_170 to i8" [net_hls.cc:338]   --->   Operation 2872 'trunc' 'trunc_ln851_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2873 [1/1] (0.85ns)   --->   "%icmp_ln851_24 = icmp eq i8 %trunc_ln851_24, 0" [net_hls.cc:338]   --->   Operation 2873 'icmp' 'icmp_ln851_24' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2874 [1/1] (0.88ns)   --->   "%add_ln700_24 = add i6 1, %p_Result_19_23" [net_hls.cc:338]   --->   Operation 2874 'add' 'add_ln700_24' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_24)   --->   "%select_ln851_24 = select i1 %icmp_ln851_24, i6 %p_Result_19_23, i6 %add_ln700_24" [net_hls.cc:338]   --->   Operation 2875 'select' 'select_ln851_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2876 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_24 = select i1 %tmp_276, i6 %select_ln851_24, i6 %p_Result_19_23" [net_hls.cc:338]   --->   Operation 2876 'select' 'select_ln850_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2877 [1/1] (0.86ns)   --->   "%icmp_ln1494_24 = icmp sgt i14 %select_ln340_170, 0" [net_hls.cc:340]   --->   Operation 2877 'icmp' 'icmp_ln1494_24' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%xor_ln786_82 = xor i1 %tmp_286, true" [net_hls.cc:337]   --->   Operation 2878 'xor' 'xor_ln786_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_83)   --->   "%and_ln786_109 = and i1 %tmp_285, %xor_ln786_82" [net_hls.cc:337]   --->   Operation 2879 'and' 'and_ln786_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln340_115 = xor i1 %tmp_285, %tmp_286" [net_hls.cc:337]   --->   Operation 2880 'xor' 'xor_ln340_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%xor_ln340_84 = xor i1 %tmp_285, true" [net_hls.cc:337]   --->   Operation 2881 'xor' 'xor_ln340_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%or_ln340_129 = or i1 %tmp_286, %xor_ln340_84" [net_hls.cc:337]   --->   Operation 2882 'or' 'or_ln340_129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_173)   --->   "%select_ln340_84 = select i1 %xor_ln340_115, i14 8191, i14 %add_ln703_51" [net_hls.cc:337]   --->   Operation 2883 'select' 'select_ln340_84' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2884 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_83 = select i1 %and_ln786_109, i14 -8192, i14 %add_ln703_51" [net_hls.cc:337]   --->   Operation 2884 'select' 'select_ln388_83' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2885 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_173 = select i1 %or_ln340_129, i14 %select_ln340_84, i14 %select_ln388_83" [net_hls.cc:337]   --->   Operation 2885 'select' 'select_ln340_173' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2886 [1/1] (0.00ns)   --->   "%p_Result_19_24 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_173, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2886 'partselect' 'p_Result_19_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_25)   --->   "%tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_173, i32 13)" [net_hls.cc:338]   --->   Operation 2887 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2888 [1/1] (0.00ns)   --->   "%trunc_ln851_25 = trunc i14 %select_ln340_173 to i8" [net_hls.cc:338]   --->   Operation 2888 'trunc' 'trunc_ln851_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2889 [1/1] (0.85ns)   --->   "%icmp_ln851_25 = icmp eq i8 %trunc_ln851_25, 0" [net_hls.cc:338]   --->   Operation 2889 'icmp' 'icmp_ln851_25' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2890 [1/1] (0.88ns)   --->   "%add_ln700_25 = add i6 1, %p_Result_19_24" [net_hls.cc:338]   --->   Operation 2890 'add' 'add_ln700_25' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_25)   --->   "%select_ln851_25 = select i1 %icmp_ln851_25, i6 %p_Result_19_24, i6 %add_ln700_25" [net_hls.cc:338]   --->   Operation 2891 'select' 'select_ln851_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2892 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_25 = select i1 %tmp_287, i6 %select_ln851_25, i6 %p_Result_19_24" [net_hls.cc:338]   --->   Operation 2892 'select' 'select_ln850_25' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2893 [1/1] (0.86ns)   --->   "%icmp_ln1494_25 = icmp sgt i14 %select_ln340_173, 0" [net_hls.cc:340]   --->   Operation 2893 'icmp' 'icmp_ln1494_25' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%xor_ln786_84 = xor i1 %tmp_297, true" [net_hls.cc:337]   --->   Operation 2894 'xor' 'xor_ln786_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_85)   --->   "%and_ln786_112 = and i1 %tmp_296, %xor_ln786_84" [net_hls.cc:337]   --->   Operation 2895 'and' 'and_ln786_112' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%xor_ln340_117 = xor i1 %tmp_296, %tmp_297" [net_hls.cc:337]   --->   Operation 2896 'xor' 'xor_ln340_117' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%xor_ln340_86 = xor i1 %tmp_296, true" [net_hls.cc:337]   --->   Operation 2897 'xor' 'xor_ln340_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%or_ln340_134 = or i1 %tmp_297, %xor_ln340_86" [net_hls.cc:337]   --->   Operation 2898 'or' 'or_ln340_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_176)   --->   "%select_ln340_86 = select i1 %xor_ln340_117, i14 8191, i14 %add_ln703_53" [net_hls.cc:337]   --->   Operation 2899 'select' 'select_ln340_86' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2900 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_85 = select i1 %and_ln786_112, i14 -8192, i14 %add_ln703_53" [net_hls.cc:337]   --->   Operation 2900 'select' 'select_ln388_85' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2901 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_176 = select i1 %or_ln340_134, i14 %select_ln340_86, i14 %select_ln388_85" [net_hls.cc:337]   --->   Operation 2901 'select' 'select_ln340_176' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2902 [1/1] (0.00ns)   --->   "%p_Result_19_25 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_176, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2902 'partselect' 'p_Result_19_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_26)   --->   "%tmp_298 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_176, i32 13)" [net_hls.cc:338]   --->   Operation 2903 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln851_26 = trunc i14 %select_ln340_176 to i8" [net_hls.cc:338]   --->   Operation 2904 'trunc' 'trunc_ln851_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2905 [1/1] (0.85ns)   --->   "%icmp_ln851_26 = icmp eq i8 %trunc_ln851_26, 0" [net_hls.cc:338]   --->   Operation 2905 'icmp' 'icmp_ln851_26' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2906 [1/1] (0.88ns)   --->   "%add_ln700_26 = add i6 1, %p_Result_19_25" [net_hls.cc:338]   --->   Operation 2906 'add' 'add_ln700_26' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_26)   --->   "%select_ln851_26 = select i1 %icmp_ln851_26, i6 %p_Result_19_25, i6 %add_ln700_26" [net_hls.cc:338]   --->   Operation 2907 'select' 'select_ln851_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2908 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_26 = select i1 %tmp_298, i6 %select_ln851_26, i6 %p_Result_19_25" [net_hls.cc:338]   --->   Operation 2908 'select' 'select_ln850_26' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2909 [1/1] (0.86ns)   --->   "%icmp_ln1494_26 = icmp sgt i14 %select_ln340_176, 0" [net_hls.cc:340]   --->   Operation 2909 'icmp' 'icmp_ln1494_26' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%xor_ln786_86 = xor i1 %tmp_308, true" [net_hls.cc:337]   --->   Operation 2910 'xor' 'xor_ln786_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_87)   --->   "%and_ln786_115 = and i1 %tmp_307, %xor_ln786_86" [net_hls.cc:337]   --->   Operation 2911 'and' 'and_ln786_115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2912 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%xor_ln340_119 = xor i1 %tmp_307, %tmp_308" [net_hls.cc:337]   --->   Operation 2912 'xor' 'xor_ln340_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%xor_ln340_88 = xor i1 %tmp_307, true" [net_hls.cc:337]   --->   Operation 2913 'xor' 'xor_ln340_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2914 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%or_ln340_139 = or i1 %tmp_308, %xor_ln340_88" [net_hls.cc:337]   --->   Operation 2914 'or' 'or_ln340_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2915 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_179)   --->   "%select_ln340_88 = select i1 %xor_ln340_119, i14 8191, i14 %add_ln703_55" [net_hls.cc:337]   --->   Operation 2915 'select' 'select_ln340_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2916 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_87 = select i1 %and_ln786_115, i14 -8192, i14 %add_ln703_55" [net_hls.cc:337]   --->   Operation 2916 'select' 'select_ln388_87' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2917 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_179 = select i1 %or_ln340_139, i14 %select_ln340_88, i14 %select_ln388_87" [net_hls.cc:337]   --->   Operation 2917 'select' 'select_ln340_179' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2918 [1/1] (0.00ns)   --->   "%p_Result_19_26 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_179, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2918 'partselect' 'p_Result_19_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2919 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_27)   --->   "%tmp_309 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_179, i32 13)" [net_hls.cc:338]   --->   Operation 2919 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2920 [1/1] (0.00ns)   --->   "%trunc_ln851_27 = trunc i14 %select_ln340_179 to i8" [net_hls.cc:338]   --->   Operation 2920 'trunc' 'trunc_ln851_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2921 [1/1] (0.85ns)   --->   "%icmp_ln851_27 = icmp eq i8 %trunc_ln851_27, 0" [net_hls.cc:338]   --->   Operation 2921 'icmp' 'icmp_ln851_27' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2922 [1/1] (0.88ns)   --->   "%add_ln700_27 = add i6 1, %p_Result_19_26" [net_hls.cc:338]   --->   Operation 2922 'add' 'add_ln700_27' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_27)   --->   "%select_ln851_27 = select i1 %icmp_ln851_27, i6 %p_Result_19_26, i6 %add_ln700_27" [net_hls.cc:338]   --->   Operation 2923 'select' 'select_ln851_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2924 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_27 = select i1 %tmp_309, i6 %select_ln851_27, i6 %p_Result_19_26" [net_hls.cc:338]   --->   Operation 2924 'select' 'select_ln850_27' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2925 [1/1] (0.86ns)   --->   "%icmp_ln1494_27 = icmp sgt i14 %select_ln340_179, 0" [net_hls.cc:340]   --->   Operation 2925 'icmp' 'icmp_ln1494_27' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%xor_ln786_88 = xor i1 %tmp_319, true" [net_hls.cc:337]   --->   Operation 2926 'xor' 'xor_ln786_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2927 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_89)   --->   "%and_ln786_118 = and i1 %tmp_318, %xor_ln786_88" [net_hls.cc:337]   --->   Operation 2927 'and' 'and_ln786_118' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%xor_ln340_121 = xor i1 %tmp_318, %tmp_319" [net_hls.cc:337]   --->   Operation 2928 'xor' 'xor_ln340_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%xor_ln340_90 = xor i1 %tmp_318, true" [net_hls.cc:337]   --->   Operation 2929 'xor' 'xor_ln340_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%or_ln340_144 = or i1 %tmp_319, %xor_ln340_90" [net_hls.cc:337]   --->   Operation 2930 'or' 'or_ln340_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_182)   --->   "%select_ln340_90 = select i1 %xor_ln340_121, i14 8191, i14 %add_ln703_57" [net_hls.cc:337]   --->   Operation 2931 'select' 'select_ln340_90' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2932 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_89 = select i1 %and_ln786_118, i14 -8192, i14 %add_ln703_57" [net_hls.cc:337]   --->   Operation 2932 'select' 'select_ln388_89' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2933 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_182 = select i1 %or_ln340_144, i14 %select_ln340_90, i14 %select_ln388_89" [net_hls.cc:337]   --->   Operation 2933 'select' 'select_ln340_182' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2934 [1/1] (0.00ns)   --->   "%p_Result_19_27 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_182, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2934 'partselect' 'p_Result_19_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_28)   --->   "%tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_182, i32 13)" [net_hls.cc:338]   --->   Operation 2935 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2936 [1/1] (0.00ns)   --->   "%trunc_ln851_28 = trunc i14 %select_ln340_182 to i8" [net_hls.cc:338]   --->   Operation 2936 'trunc' 'trunc_ln851_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2937 [1/1] (0.85ns)   --->   "%icmp_ln851_28 = icmp eq i8 %trunc_ln851_28, 0" [net_hls.cc:338]   --->   Operation 2937 'icmp' 'icmp_ln851_28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2938 [1/1] (0.88ns)   --->   "%add_ln700_28 = add i6 1, %p_Result_19_27" [net_hls.cc:338]   --->   Operation 2938 'add' 'add_ln700_28' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_28)   --->   "%select_ln851_28 = select i1 %icmp_ln851_28, i6 %p_Result_19_27, i6 %add_ln700_28" [net_hls.cc:338]   --->   Operation 2939 'select' 'select_ln851_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2940 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_28 = select i1 %tmp_320, i6 %select_ln851_28, i6 %p_Result_19_27" [net_hls.cc:338]   --->   Operation 2940 'select' 'select_ln850_28' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2941 [1/1] (0.86ns)   --->   "%icmp_ln1494_28 = icmp sgt i14 %select_ln340_182, 0" [net_hls.cc:340]   --->   Operation 2941 'icmp' 'icmp_ln1494_28' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%xor_ln786_91 = xor i1 %tmp_330, true" [net_hls.cc:337]   --->   Operation 2942 'xor' 'xor_ln786_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_91)   --->   "%and_ln786_121 = and i1 %tmp_329, %xor_ln786_91" [net_hls.cc:337]   --->   Operation 2943 'and' 'and_ln786_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%xor_ln340_123 = xor i1 %tmp_329, %tmp_330" [net_hls.cc:337]   --->   Operation 2944 'xor' 'xor_ln340_123' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%xor_ln340_92 = xor i1 %tmp_329, true" [net_hls.cc:337]   --->   Operation 2945 'xor' 'xor_ln340_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%or_ln340_149 = or i1 %tmp_330, %xor_ln340_92" [net_hls.cc:337]   --->   Operation 2946 'or' 'or_ln340_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_185)   --->   "%select_ln340_92 = select i1 %xor_ln340_123, i14 8191, i14 %add_ln703_59" [net_hls.cc:337]   --->   Operation 2947 'select' 'select_ln340_92' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2948 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_91 = select i1 %and_ln786_121, i14 -8192, i14 %add_ln703_59" [net_hls.cc:337]   --->   Operation 2948 'select' 'select_ln388_91' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2949 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_185 = select i1 %or_ln340_149, i14 %select_ln340_92, i14 %select_ln388_91" [net_hls.cc:337]   --->   Operation 2949 'select' 'select_ln340_185' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2950 [1/1] (0.00ns)   --->   "%p_Result_19_28 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_185, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2950 'partselect' 'p_Result_19_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_29)   --->   "%tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_185, i32 13)" [net_hls.cc:338]   --->   Operation 2951 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2952 [1/1] (0.00ns)   --->   "%trunc_ln851_29 = trunc i14 %select_ln340_185 to i8" [net_hls.cc:338]   --->   Operation 2952 'trunc' 'trunc_ln851_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2953 [1/1] (0.85ns)   --->   "%icmp_ln851_29 = icmp eq i8 %trunc_ln851_29, 0" [net_hls.cc:338]   --->   Operation 2953 'icmp' 'icmp_ln851_29' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2954 [1/1] (0.88ns)   --->   "%add_ln700_29 = add i6 1, %p_Result_19_28" [net_hls.cc:338]   --->   Operation 2954 'add' 'add_ln700_29' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_29)   --->   "%select_ln851_29 = select i1 %icmp_ln851_29, i6 %p_Result_19_28, i6 %add_ln700_29" [net_hls.cc:338]   --->   Operation 2955 'select' 'select_ln851_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2956 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_29 = select i1 %tmp_331, i6 %select_ln851_29, i6 %p_Result_19_28" [net_hls.cc:338]   --->   Operation 2956 'select' 'select_ln850_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2957 [1/1] (0.86ns)   --->   "%icmp_ln1494_29 = icmp sgt i14 %select_ln340_185, 0" [net_hls.cc:340]   --->   Operation 2957 'icmp' 'icmp_ln1494_29' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%xor_ln786_93 = xor i1 %tmp_341, true" [net_hls.cc:337]   --->   Operation 2958 'xor' 'xor_ln786_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_93)   --->   "%and_ln786_124 = and i1 %tmp_340, %xor_ln786_93" [net_hls.cc:337]   --->   Operation 2959 'and' 'and_ln786_124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%xor_ln340_125 = xor i1 %tmp_340, %tmp_341" [net_hls.cc:337]   --->   Operation 2960 'xor' 'xor_ln340_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%xor_ln340_94 = xor i1 %tmp_340, true" [net_hls.cc:337]   --->   Operation 2961 'xor' 'xor_ln340_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%or_ln340_154 = or i1 %tmp_341, %xor_ln340_94" [net_hls.cc:337]   --->   Operation 2962 'or' 'or_ln340_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_188)   --->   "%select_ln340_94 = select i1 %xor_ln340_125, i14 8191, i14 %add_ln703_61" [net_hls.cc:337]   --->   Operation 2963 'select' 'select_ln340_94' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2964 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_93 = select i1 %and_ln786_124, i14 -8192, i14 %add_ln703_61" [net_hls.cc:337]   --->   Operation 2964 'select' 'select_ln388_93' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2965 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_188 = select i1 %or_ln340_154, i14 %select_ln340_94, i14 %select_ln388_93" [net_hls.cc:337]   --->   Operation 2965 'select' 'select_ln340_188' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2966 [1/1] (0.00ns)   --->   "%p_Result_19_29 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_188, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2966 'partselect' 'p_Result_19_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_30)   --->   "%tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_188, i32 13)" [net_hls.cc:338]   --->   Operation 2967 'bitselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2968 [1/1] (0.00ns)   --->   "%trunc_ln851_30 = trunc i14 %select_ln340_188 to i8" [net_hls.cc:338]   --->   Operation 2968 'trunc' 'trunc_ln851_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2969 [1/1] (0.85ns)   --->   "%icmp_ln851_30 = icmp eq i8 %trunc_ln851_30, 0" [net_hls.cc:338]   --->   Operation 2969 'icmp' 'icmp_ln851_30' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2970 [1/1] (0.88ns)   --->   "%add_ln700_30 = add i6 1, %p_Result_19_29" [net_hls.cc:338]   --->   Operation 2970 'add' 'add_ln700_30' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2971 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_30)   --->   "%select_ln851_30 = select i1 %icmp_ln851_30, i6 %p_Result_19_29, i6 %add_ln700_30" [net_hls.cc:338]   --->   Operation 2971 'select' 'select_ln851_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2972 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_30 = select i1 %tmp_342, i6 %select_ln851_30, i6 %p_Result_19_29" [net_hls.cc:338]   --->   Operation 2972 'select' 'select_ln850_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2973 [1/1] (0.86ns)   --->   "%icmp_ln1494_30 = icmp sgt i14 %select_ln340_188, 0" [net_hls.cc:340]   --->   Operation 2973 'icmp' 'icmp_ln1494_30' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%xor_ln786_95 = xor i1 %tmp_352, true" [net_hls.cc:337]   --->   Operation 2974 'xor' 'xor_ln786_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_95)   --->   "%and_ln786_127 = and i1 %tmp_351, %xor_ln786_95" [net_hls.cc:337]   --->   Operation 2975 'and' 'and_ln786_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%xor_ln340_127 = xor i1 %tmp_351, %tmp_352" [net_hls.cc:337]   --->   Operation 2976 'xor' 'xor_ln340_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2977 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%xor_ln340_96 = xor i1 %tmp_351, true" [net_hls.cc:337]   --->   Operation 2977 'xor' 'xor_ln340_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%or_ln340_159 = or i1 %tmp_352, %xor_ln340_96" [net_hls.cc:337]   --->   Operation 2978 'or' 'or_ln340_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_191)   --->   "%select_ln340_96 = select i1 %xor_ln340_127, i14 8191, i14 %add_ln703_63" [net_hls.cc:337]   --->   Operation 2979 'select' 'select_ln340_96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2980 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_95 = select i1 %and_ln786_127, i14 -8192, i14 %add_ln703_63" [net_hls.cc:337]   --->   Operation 2980 'select' 'select_ln388_95' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2981 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_191 = select i1 %or_ln340_159, i14 %select_ln340_96, i14 %select_ln388_95" [net_hls.cc:337]   --->   Operation 2981 'select' 'select_ln340_191' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2982 [1/1] (0.00ns)   --->   "%p_Result_19_30 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln340_191, i32 8, i32 13)" [net_hls.cc:338]   --->   Operation 2982 'partselect' 'p_Result_19_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_31)   --->   "%tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_191, i32 13)" [net_hls.cc:338]   --->   Operation 2983 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2984 [1/1] (0.00ns)   --->   "%trunc_ln851_31 = trunc i14 %select_ln340_191 to i8" [net_hls.cc:338]   --->   Operation 2984 'trunc' 'trunc_ln851_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2985 [1/1] (0.85ns)   --->   "%icmp_ln851_31 = icmp eq i8 %trunc_ln851_31, 0" [net_hls.cc:338]   --->   Operation 2985 'icmp' 'icmp_ln851_31' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2986 [1/1] (0.88ns)   --->   "%add_ln700_31 = add i6 1, %p_Result_19_30" [net_hls.cc:338]   --->   Operation 2986 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_31)   --->   "%select_ln851_31 = select i1 %icmp_ln851_31, i6 %p_Result_19_30, i6 %add_ln700_31" [net_hls.cc:338]   --->   Operation 2987 'select' 'select_ln851_31' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2988 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln850_31 = select i1 %tmp_353, i6 %select_ln851_31, i6 %p_Result_19_30" [net_hls.cc:338]   --->   Operation 2988 'select' 'select_ln850_31' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 2989 [1/1] (0.86ns)   --->   "%icmp_ln1494_31 = icmp sgt i14 %select_ln340_191, 0" [net_hls.cc:340]   --->   Operation 2989 'icmp' 'icmp_ln1494_31' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln414_1 = sext i28 %add_ln414 to i64" [net_hls.cc:347]   --->   Operation 2990 'sext' 'sext_ln414_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_10 : Operation 2991 [1/1] (0.00ns)   --->   "%ddr_ptr_V_addr = getelementptr i512* %ddr_ptr_V, i64 %sext_ln414_1" [net_hls.cc:347]   --->   Operation 2991 'getelementptr' 'ddr_ptr_V_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_10 : Operation 2992 [1/1] (2.62ns)   --->   "%ddr_ptr_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %ddr_ptr_V_addr, i32 1)" [net_hls.cc:347]   --->   Operation 2992 'writereq' 'ddr_ptr_V_addr_req' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 2993 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 2993 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 2994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:326]   --->   Operation 2994 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i3 %col to i13" [net_hls.cc:328]   --->   Operation 2995 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 2996 [1/1] (0.97ns)   --->   "%add_ln345 = add i13 %zext_ln328_1, %select_ln324_3" [net_hls.cc:345]   --->   Operation 2996 'add' 'add_ln345' <Predicate = (!icmp_ln324)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i13 %add_ln345 to i64" [net_hls.cc:345]   --->   Operation 2997 'zext' 'zext_ln345' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i6 %select_ln850 to i9" [net_hls.cc:338]   --->   Operation 2998 'sext' 'sext_ln215' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 2999 [1/1] (0.00ns)   --->   "%pg_buf_all_V_0_addr = getelementptr [12996 x i1]* @pg_buf_all_V_0, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 2999 'getelementptr' 'pg_buf_all_V_0_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 3000 [1/1] (0.00ns)   --->   "%pg_buf_all_V_32_addr = getelementptr [12996 x i1]* @pg_buf_all_V_32, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3000 'getelementptr' 'pg_buf_all_V_32_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_11 : Operation 3001 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494, i1* %pg_buf_all_V_32_addr, align 1" [net_hls.cc:345]   --->   Operation 3001 'store' <Predicate = (!icmp_ln321)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3002 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.03210_ifconv" [net_hls.cc:345]   --->   Operation 3002 'br' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_11 : Operation 3003 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494, i1* %pg_buf_all_V_0_addr, align 1" [net_hls.cc:345]   --->   Operation 3003 'store' <Predicate = (icmp_ln321)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3004 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.03210_ifconv" [net_hls.cc:345]   --->   Operation 3004 'br' <Predicate = (icmp_ln321)> <Delay = 0.00>
ST_11 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i6 %select_ln850_1 to i9" [net_hls.cc:338]   --->   Operation 3005 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3006 [1/1] (0.00ns)   --->   "%pg_buf_all_V_1_addr = getelementptr [12996 x i1]* @pg_buf_all_V_1, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3006 'getelementptr' 'pg_buf_all_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3007 [1/1] (0.00ns)   --->   "%pg_buf_all_V_33_addr = getelementptr [12996 x i1]* @pg_buf_all_V_33, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3007 'getelementptr' 'pg_buf_all_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3008 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_1, i1* %pg_buf_all_V_33_addr, align 1" [net_hls.cc:345]   --->   Operation 3008 'store' <Predicate = (!icmp_ln321_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3009 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13145_ifconv" [net_hls.cc:345]   --->   Operation 3009 'br' <Predicate = (!icmp_ln321_1)> <Delay = 0.00>
ST_11 : Operation 3010 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_1, i1* %pg_buf_all_V_1_addr, align 1" [net_hls.cc:345]   --->   Operation 3010 'store' <Predicate = (icmp_ln321_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3011 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13145_ifconv" [net_hls.cc:345]   --->   Operation 3011 'br' <Predicate = (icmp_ln321_1)> <Delay = 0.00>
ST_11 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i6 %select_ln850_2 to i9" [net_hls.cc:338]   --->   Operation 3012 'sext' 'sext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3013 [1/1] (0.00ns)   --->   "%pg_buf_all_V_2_addr = getelementptr [12996 x i1]* @pg_buf_all_V_2, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3013 'getelementptr' 'pg_buf_all_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3014 [1/1] (0.00ns)   --->   "%pg_buf_all_V_34_addr = getelementptr [12996 x i1]* @pg_buf_all_V_34, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3014 'getelementptr' 'pg_buf_all_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3015 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_2, i1* %pg_buf_all_V_34_addr, align 1" [net_hls.cc:345]   --->   Operation 3015 'store' <Predicate = (!icmp_ln321_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3016 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.23080_ifconv" [net_hls.cc:345]   --->   Operation 3016 'br' <Predicate = (!icmp_ln321_2)> <Delay = 0.00>
ST_11 : Operation 3017 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_2, i1* %pg_buf_all_V_2_addr, align 1" [net_hls.cc:345]   --->   Operation 3017 'store' <Predicate = (icmp_ln321_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3018 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.23080_ifconv" [net_hls.cc:345]   --->   Operation 3018 'br' <Predicate = (icmp_ln321_2)> <Delay = 0.00>
ST_11 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i6 %select_ln850_3 to i9" [net_hls.cc:338]   --->   Operation 3019 'sext' 'sext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3020 [1/1] (0.00ns)   --->   "%pg_buf_all_V_3_addr = getelementptr [12996 x i1]* @pg_buf_all_V_3, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3020 'getelementptr' 'pg_buf_all_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3021 [1/1] (0.00ns)   --->   "%pg_buf_all_V_35_addr = getelementptr [12996 x i1]* @pg_buf_all_V_35, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3021 'getelementptr' 'pg_buf_all_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3022 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_3, i1* %pg_buf_all_V_35_addr, align 1" [net_hls.cc:345]   --->   Operation 3022 'store' <Predicate = (!icmp_ln321_3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3023 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.33015_ifconv" [net_hls.cc:345]   --->   Operation 3023 'br' <Predicate = (!icmp_ln321_3)> <Delay = 0.00>
ST_11 : Operation 3024 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_3, i1* %pg_buf_all_V_3_addr, align 1" [net_hls.cc:345]   --->   Operation 3024 'store' <Predicate = (icmp_ln321_3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3025 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.33015_ifconv" [net_hls.cc:345]   --->   Operation 3025 'br' <Predicate = (icmp_ln321_3)> <Delay = 0.00>
ST_11 : Operation 3026 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i6 %select_ln850_4 to i9" [net_hls.cc:338]   --->   Operation 3026 'sext' 'sext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3027 [1/1] (0.00ns)   --->   "%pg_buf_all_V_4_addr = getelementptr [12996 x i1]* @pg_buf_all_V_4, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3027 'getelementptr' 'pg_buf_all_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3028 [1/1] (0.00ns)   --->   "%pg_buf_all_V_36_addr = getelementptr [12996 x i1]* @pg_buf_all_V_36, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3028 'getelementptr' 'pg_buf_all_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3029 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_4, i1* %pg_buf_all_V_36_addr, align 1" [net_hls.cc:345]   --->   Operation 3029 'store' <Predicate = (!icmp_ln321_4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3030 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.42950_ifconv" [net_hls.cc:345]   --->   Operation 3030 'br' <Predicate = (!icmp_ln321_4)> <Delay = 0.00>
ST_11 : Operation 3031 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_4, i1* %pg_buf_all_V_4_addr, align 1" [net_hls.cc:345]   --->   Operation 3031 'store' <Predicate = (icmp_ln321_4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3032 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.42950_ifconv" [net_hls.cc:345]   --->   Operation 3032 'br' <Predicate = (icmp_ln321_4)> <Delay = 0.00>
ST_11 : Operation 3033 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i6 %select_ln850_5 to i9" [net_hls.cc:338]   --->   Operation 3033 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3034 [1/1] (0.00ns)   --->   "%pg_buf_all_V_5_addr = getelementptr [12996 x i1]* @pg_buf_all_V_5, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3034 'getelementptr' 'pg_buf_all_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3035 [1/1] (0.00ns)   --->   "%pg_buf_all_V_37_addr = getelementptr [12996 x i1]* @pg_buf_all_V_37, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3035 'getelementptr' 'pg_buf_all_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3036 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_5, i1* %pg_buf_all_V_37_addr, align 1" [net_hls.cc:345]   --->   Operation 3036 'store' <Predicate = (!icmp_ln321_5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3037 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.52885_ifconv" [net_hls.cc:345]   --->   Operation 3037 'br' <Predicate = (!icmp_ln321_5)> <Delay = 0.00>
ST_11 : Operation 3038 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_5, i1* %pg_buf_all_V_5_addr, align 1" [net_hls.cc:345]   --->   Operation 3038 'store' <Predicate = (icmp_ln321_5)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3039 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.52885_ifconv" [net_hls.cc:345]   --->   Operation 3039 'br' <Predicate = (icmp_ln321_5)> <Delay = 0.00>
ST_11 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i6 %select_ln850_6 to i9" [net_hls.cc:338]   --->   Operation 3040 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3041 [1/1] (0.00ns)   --->   "%pg_buf_all_V_6_addr = getelementptr [12996 x i1]* @pg_buf_all_V_6, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3041 'getelementptr' 'pg_buf_all_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3042 [1/1] (0.00ns)   --->   "%pg_buf_all_V_38_addr = getelementptr [12996 x i1]* @pg_buf_all_V_38, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3042 'getelementptr' 'pg_buf_all_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3043 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_6, i1* %pg_buf_all_V_38_addr, align 1" [net_hls.cc:345]   --->   Operation 3043 'store' <Predicate = (!icmp_ln321_6)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3044 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.62820_ifconv" [net_hls.cc:345]   --->   Operation 3044 'br' <Predicate = (!icmp_ln321_6)> <Delay = 0.00>
ST_11 : Operation 3045 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_6, i1* %pg_buf_all_V_6_addr, align 1" [net_hls.cc:345]   --->   Operation 3045 'store' <Predicate = (icmp_ln321_6)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3046 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.62820_ifconv" [net_hls.cc:345]   --->   Operation 3046 'br' <Predicate = (icmp_ln321_6)> <Delay = 0.00>
ST_11 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i6 %select_ln850_7 to i9" [net_hls.cc:338]   --->   Operation 3047 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3048 [1/1] (0.00ns)   --->   "%pg_buf_all_V_7_addr = getelementptr [12996 x i1]* @pg_buf_all_V_7, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3048 'getelementptr' 'pg_buf_all_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3049 [1/1] (0.00ns)   --->   "%pg_buf_all_V_39_addr = getelementptr [12996 x i1]* @pg_buf_all_V_39, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3049 'getelementptr' 'pg_buf_all_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3050 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_7, i1* %pg_buf_all_V_39_addr, align 1" [net_hls.cc:345]   --->   Operation 3050 'store' <Predicate = (!icmp_ln321_7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3051 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.72755_ifconv" [net_hls.cc:345]   --->   Operation 3051 'br' <Predicate = (!icmp_ln321_7)> <Delay = 0.00>
ST_11 : Operation 3052 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_7, i1* %pg_buf_all_V_7_addr, align 1" [net_hls.cc:345]   --->   Operation 3052 'store' <Predicate = (icmp_ln321_7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3053 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.72755_ifconv" [net_hls.cc:345]   --->   Operation 3053 'br' <Predicate = (icmp_ln321_7)> <Delay = 0.00>
ST_11 : Operation 3054 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i6 %select_ln850_8 to i9" [net_hls.cc:338]   --->   Operation 3054 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3055 [1/1] (0.00ns)   --->   "%pg_buf_all_V_8_addr = getelementptr [12996 x i1]* @pg_buf_all_V_8, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3055 'getelementptr' 'pg_buf_all_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3056 [1/1] (0.00ns)   --->   "%pg_buf_all_V_40_addr = getelementptr [12996 x i1]* @pg_buf_all_V_40, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3056 'getelementptr' 'pg_buf_all_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3057 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_8, i1* %pg_buf_all_V_40_addr, align 1" [net_hls.cc:345]   --->   Operation 3057 'store' <Predicate = (!icmp_ln321_8)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3058 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.82690_ifconv" [net_hls.cc:345]   --->   Operation 3058 'br' <Predicate = (!icmp_ln321_8)> <Delay = 0.00>
ST_11 : Operation 3059 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_8, i1* %pg_buf_all_V_8_addr, align 1" [net_hls.cc:345]   --->   Operation 3059 'store' <Predicate = (icmp_ln321_8)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3060 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.82690_ifconv" [net_hls.cc:345]   --->   Operation 3060 'br' <Predicate = (icmp_ln321_8)> <Delay = 0.00>
ST_11 : Operation 3061 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i6 %select_ln850_9 to i9" [net_hls.cc:338]   --->   Operation 3061 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3062 [1/1] (0.00ns)   --->   "%pg_buf_all_V_9_addr = getelementptr [12996 x i1]* @pg_buf_all_V_9, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3062 'getelementptr' 'pg_buf_all_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3063 [1/1] (0.00ns)   --->   "%pg_buf_all_V_41_addr = getelementptr [12996 x i1]* @pg_buf_all_V_41, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3063 'getelementptr' 'pg_buf_all_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3064 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_9, i1* %pg_buf_all_V_41_addr, align 1" [net_hls.cc:345]   --->   Operation 3064 'store' <Predicate = (!icmp_ln321_9)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3065 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.92625_ifconv" [net_hls.cc:345]   --->   Operation 3065 'br' <Predicate = (!icmp_ln321_9)> <Delay = 0.00>
ST_11 : Operation 3066 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_9, i1* %pg_buf_all_V_9_addr, align 1" [net_hls.cc:345]   --->   Operation 3066 'store' <Predicate = (icmp_ln321_9)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3067 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.92625_ifconv" [net_hls.cc:345]   --->   Operation 3067 'br' <Predicate = (icmp_ln321_9)> <Delay = 0.00>
ST_11 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i6 %select_ln850_10 to i9" [net_hls.cc:338]   --->   Operation 3068 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3069 [1/1] (0.00ns)   --->   "%pg_buf_all_V_10_addr = getelementptr [12996 x i1]* @pg_buf_all_V_10, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3069 'getelementptr' 'pg_buf_all_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3070 [1/1] (0.00ns)   --->   "%pg_buf_all_V_42_addr = getelementptr [12996 x i1]* @pg_buf_all_V_42, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3070 'getelementptr' 'pg_buf_all_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3071 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_10, i1* %pg_buf_all_V_42_addr, align 1" [net_hls.cc:345]   --->   Operation 3071 'store' <Predicate = (!icmp_ln321_10)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3072 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.102560_ifconv" [net_hls.cc:345]   --->   Operation 3072 'br' <Predicate = (!icmp_ln321_10)> <Delay = 0.00>
ST_11 : Operation 3073 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_10, i1* %pg_buf_all_V_10_addr, align 1" [net_hls.cc:345]   --->   Operation 3073 'store' <Predicate = (icmp_ln321_10)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3074 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.102560_ifconv" [net_hls.cc:345]   --->   Operation 3074 'br' <Predicate = (icmp_ln321_10)> <Delay = 0.00>
ST_11 : Operation 3075 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i6 %select_ln850_11 to i9" [net_hls.cc:338]   --->   Operation 3075 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3076 [1/1] (0.00ns)   --->   "%pg_buf_all_V_11_addr = getelementptr [12996 x i1]* @pg_buf_all_V_11, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3076 'getelementptr' 'pg_buf_all_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3077 [1/1] (0.00ns)   --->   "%pg_buf_all_V_43_addr = getelementptr [12996 x i1]* @pg_buf_all_V_43, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3077 'getelementptr' 'pg_buf_all_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3078 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_11, i1* %pg_buf_all_V_43_addr, align 1" [net_hls.cc:345]   --->   Operation 3078 'store' <Predicate = (!icmp_ln321_11)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3079 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.112495_ifconv" [net_hls.cc:345]   --->   Operation 3079 'br' <Predicate = (!icmp_ln321_11)> <Delay = 0.00>
ST_11 : Operation 3080 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_11, i1* %pg_buf_all_V_11_addr, align 1" [net_hls.cc:345]   --->   Operation 3080 'store' <Predicate = (icmp_ln321_11)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3081 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.112495_ifconv" [net_hls.cc:345]   --->   Operation 3081 'br' <Predicate = (icmp_ln321_11)> <Delay = 0.00>
ST_11 : Operation 3082 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i6 %select_ln850_12 to i9" [net_hls.cc:338]   --->   Operation 3082 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3083 [1/1] (0.00ns)   --->   "%pg_buf_all_V_12_addr = getelementptr [12996 x i1]* @pg_buf_all_V_12, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3083 'getelementptr' 'pg_buf_all_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3084 [1/1] (0.00ns)   --->   "%pg_buf_all_V_44_addr = getelementptr [12996 x i1]* @pg_buf_all_V_44, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3084 'getelementptr' 'pg_buf_all_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3085 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_12, i1* %pg_buf_all_V_44_addr, align 1" [net_hls.cc:345]   --->   Operation 3085 'store' <Predicate = (!icmp_ln321_12)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3086 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.122430_ifconv" [net_hls.cc:345]   --->   Operation 3086 'br' <Predicate = (!icmp_ln321_12)> <Delay = 0.00>
ST_11 : Operation 3087 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_12, i1* %pg_buf_all_V_12_addr, align 1" [net_hls.cc:345]   --->   Operation 3087 'store' <Predicate = (icmp_ln321_12)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3088 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.122430_ifconv" [net_hls.cc:345]   --->   Operation 3088 'br' <Predicate = (icmp_ln321_12)> <Delay = 0.00>
ST_11 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i6 %select_ln850_13 to i9" [net_hls.cc:338]   --->   Operation 3089 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3090 [1/1] (0.00ns)   --->   "%pg_buf_all_V_13_addr = getelementptr [12996 x i1]* @pg_buf_all_V_13, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3090 'getelementptr' 'pg_buf_all_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3091 [1/1] (0.00ns)   --->   "%pg_buf_all_V_45_addr = getelementptr [12996 x i1]* @pg_buf_all_V_45, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3091 'getelementptr' 'pg_buf_all_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3092 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_13, i1* %pg_buf_all_V_45_addr, align 1" [net_hls.cc:345]   --->   Operation 3092 'store' <Predicate = (!icmp_ln321_13)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3093 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.132365_ifconv" [net_hls.cc:345]   --->   Operation 3093 'br' <Predicate = (!icmp_ln321_13)> <Delay = 0.00>
ST_11 : Operation 3094 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_13, i1* %pg_buf_all_V_13_addr, align 1" [net_hls.cc:345]   --->   Operation 3094 'store' <Predicate = (icmp_ln321_13)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3095 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.132365_ifconv" [net_hls.cc:345]   --->   Operation 3095 'br' <Predicate = (icmp_ln321_13)> <Delay = 0.00>
ST_11 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i6 %select_ln850_14 to i9" [net_hls.cc:338]   --->   Operation 3096 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3097 [1/1] (0.00ns)   --->   "%pg_buf_all_V_14_addr = getelementptr [12996 x i1]* @pg_buf_all_V_14, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3097 'getelementptr' 'pg_buf_all_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3098 [1/1] (0.00ns)   --->   "%pg_buf_all_V_46_addr = getelementptr [12996 x i1]* @pg_buf_all_V_46, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3098 'getelementptr' 'pg_buf_all_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3099 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_14, i1* %pg_buf_all_V_46_addr, align 1" [net_hls.cc:345]   --->   Operation 3099 'store' <Predicate = (!icmp_ln321_14)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3100 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.142300_ifconv" [net_hls.cc:345]   --->   Operation 3100 'br' <Predicate = (!icmp_ln321_14)> <Delay = 0.00>
ST_11 : Operation 3101 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_14, i1* %pg_buf_all_V_14_addr, align 1" [net_hls.cc:345]   --->   Operation 3101 'store' <Predicate = (icmp_ln321_14)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3102 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.142300_ifconv" [net_hls.cc:345]   --->   Operation 3102 'br' <Predicate = (icmp_ln321_14)> <Delay = 0.00>
ST_11 : Operation 3103 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i6 %select_ln850_15 to i9" [net_hls.cc:338]   --->   Operation 3103 'sext' 'sext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3104 [1/1] (0.00ns)   --->   "%pg_buf_all_V_15_addr = getelementptr [12996 x i1]* @pg_buf_all_V_15, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3104 'getelementptr' 'pg_buf_all_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3105 [1/1] (0.00ns)   --->   "%pg_buf_all_V_47_addr = getelementptr [12996 x i1]* @pg_buf_all_V_47, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3105 'getelementptr' 'pg_buf_all_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3106 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_15, i1* %pg_buf_all_V_47_addr, align 1" [net_hls.cc:345]   --->   Operation 3106 'store' <Predicate = (!icmp_ln321_15)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3107 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.152235_ifconv" [net_hls.cc:345]   --->   Operation 3107 'br' <Predicate = (!icmp_ln321_15)> <Delay = 0.00>
ST_11 : Operation 3108 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_15, i1* %pg_buf_all_V_15_addr, align 1" [net_hls.cc:345]   --->   Operation 3108 'store' <Predicate = (icmp_ln321_15)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3109 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.152235_ifconv" [net_hls.cc:345]   --->   Operation 3109 'br' <Predicate = (icmp_ln321_15)> <Delay = 0.00>
ST_11 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i6 %select_ln850_16 to i9" [net_hls.cc:338]   --->   Operation 3110 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3111 [1/1] (0.00ns)   --->   "%pg_buf_all_V_16_addr = getelementptr [12996 x i1]* @pg_buf_all_V_16, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3111 'getelementptr' 'pg_buf_all_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3112 [1/1] (0.00ns)   --->   "%pg_buf_all_V_48_addr = getelementptr [12996 x i1]* @pg_buf_all_V_48, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3112 'getelementptr' 'pg_buf_all_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3113 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_16, i1* %pg_buf_all_V_48_addr, align 1" [net_hls.cc:345]   --->   Operation 3113 'store' <Predicate = (!icmp_ln321_16)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3114 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.162170_ifconv" [net_hls.cc:345]   --->   Operation 3114 'br' <Predicate = (!icmp_ln321_16)> <Delay = 0.00>
ST_11 : Operation 3115 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_16, i1* %pg_buf_all_V_16_addr, align 1" [net_hls.cc:345]   --->   Operation 3115 'store' <Predicate = (icmp_ln321_16)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3116 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.162170_ifconv" [net_hls.cc:345]   --->   Operation 3116 'br' <Predicate = (icmp_ln321_16)> <Delay = 0.00>
ST_11 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i6 %select_ln850_17 to i9" [net_hls.cc:338]   --->   Operation 3117 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3118 [1/1] (0.00ns)   --->   "%pg_buf_all_V_17_addr = getelementptr [12996 x i1]* @pg_buf_all_V_17, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3118 'getelementptr' 'pg_buf_all_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3119 [1/1] (0.00ns)   --->   "%pg_buf_all_V_49_addr = getelementptr [12996 x i1]* @pg_buf_all_V_49, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3119 'getelementptr' 'pg_buf_all_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3120 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_17, i1* %pg_buf_all_V_49_addr, align 1" [net_hls.cc:345]   --->   Operation 3120 'store' <Predicate = (!icmp_ln321_17)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3121 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.172105_ifconv" [net_hls.cc:345]   --->   Operation 3121 'br' <Predicate = (!icmp_ln321_17)> <Delay = 0.00>
ST_11 : Operation 3122 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_17, i1* %pg_buf_all_V_17_addr, align 1" [net_hls.cc:345]   --->   Operation 3122 'store' <Predicate = (icmp_ln321_17)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3123 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.172105_ifconv" [net_hls.cc:345]   --->   Operation 3123 'br' <Predicate = (icmp_ln321_17)> <Delay = 0.00>
ST_11 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i6 %select_ln850_18 to i9" [net_hls.cc:338]   --->   Operation 3124 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3125 [1/1] (0.00ns)   --->   "%pg_buf_all_V_18_addr = getelementptr [12996 x i1]* @pg_buf_all_V_18, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3125 'getelementptr' 'pg_buf_all_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3126 [1/1] (0.00ns)   --->   "%pg_buf_all_V_50_addr = getelementptr [12996 x i1]* @pg_buf_all_V_50, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3126 'getelementptr' 'pg_buf_all_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3127 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_18, i1* %pg_buf_all_V_50_addr, align 1" [net_hls.cc:345]   --->   Operation 3127 'store' <Predicate = (!icmp_ln321_18)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3128 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.182040_ifconv" [net_hls.cc:345]   --->   Operation 3128 'br' <Predicate = (!icmp_ln321_18)> <Delay = 0.00>
ST_11 : Operation 3129 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_18, i1* %pg_buf_all_V_18_addr, align 1" [net_hls.cc:345]   --->   Operation 3129 'store' <Predicate = (icmp_ln321_18)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3130 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.182040_ifconv" [net_hls.cc:345]   --->   Operation 3130 'br' <Predicate = (icmp_ln321_18)> <Delay = 0.00>
ST_11 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i6 %select_ln850_19 to i9" [net_hls.cc:338]   --->   Operation 3131 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3132 [1/1] (0.00ns)   --->   "%pg_buf_all_V_19_addr = getelementptr [12996 x i1]* @pg_buf_all_V_19, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3132 'getelementptr' 'pg_buf_all_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3133 [1/1] (0.00ns)   --->   "%pg_buf_all_V_51_addr = getelementptr [12996 x i1]* @pg_buf_all_V_51, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3133 'getelementptr' 'pg_buf_all_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3134 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_19, i1* %pg_buf_all_V_51_addr, align 1" [net_hls.cc:345]   --->   Operation 3134 'store' <Predicate = (!icmp_ln321_19)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3135 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.191975_ifconv" [net_hls.cc:345]   --->   Operation 3135 'br' <Predicate = (!icmp_ln321_19)> <Delay = 0.00>
ST_11 : Operation 3136 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_19, i1* %pg_buf_all_V_19_addr, align 1" [net_hls.cc:345]   --->   Operation 3136 'store' <Predicate = (icmp_ln321_19)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3137 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.191975_ifconv" [net_hls.cc:345]   --->   Operation 3137 'br' <Predicate = (icmp_ln321_19)> <Delay = 0.00>
ST_11 : Operation 3138 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i6 %select_ln850_20 to i9" [net_hls.cc:338]   --->   Operation 3138 'sext' 'sext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3139 [1/1] (0.00ns)   --->   "%pg_buf_all_V_20_addr = getelementptr [12996 x i1]* @pg_buf_all_V_20, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3139 'getelementptr' 'pg_buf_all_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3140 [1/1] (0.00ns)   --->   "%pg_buf_all_V_52_addr = getelementptr [12996 x i1]* @pg_buf_all_V_52, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3140 'getelementptr' 'pg_buf_all_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3141 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_20, i1* %pg_buf_all_V_52_addr, align 1" [net_hls.cc:345]   --->   Operation 3141 'store' <Predicate = (!icmp_ln321_20)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3142 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.201910_ifconv" [net_hls.cc:345]   --->   Operation 3142 'br' <Predicate = (!icmp_ln321_20)> <Delay = 0.00>
ST_11 : Operation 3143 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_20, i1* %pg_buf_all_V_20_addr, align 1" [net_hls.cc:345]   --->   Operation 3143 'store' <Predicate = (icmp_ln321_20)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3144 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.201910_ifconv" [net_hls.cc:345]   --->   Operation 3144 'br' <Predicate = (icmp_ln321_20)> <Delay = 0.00>
ST_11 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i6 %select_ln850_21 to i9" [net_hls.cc:338]   --->   Operation 3145 'sext' 'sext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3146 [1/1] (0.00ns)   --->   "%pg_buf_all_V_21_addr = getelementptr [12996 x i1]* @pg_buf_all_V_21, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3146 'getelementptr' 'pg_buf_all_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3147 [1/1] (0.00ns)   --->   "%pg_buf_all_V_53_addr = getelementptr [12996 x i1]* @pg_buf_all_V_53, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3147 'getelementptr' 'pg_buf_all_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3148 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_21, i1* %pg_buf_all_V_53_addr, align 1" [net_hls.cc:345]   --->   Operation 3148 'store' <Predicate = (!icmp_ln321_21)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3149 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.211845_ifconv" [net_hls.cc:345]   --->   Operation 3149 'br' <Predicate = (!icmp_ln321_21)> <Delay = 0.00>
ST_11 : Operation 3150 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_21, i1* %pg_buf_all_V_21_addr, align 1" [net_hls.cc:345]   --->   Operation 3150 'store' <Predicate = (icmp_ln321_21)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3151 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.211845_ifconv" [net_hls.cc:345]   --->   Operation 3151 'br' <Predicate = (icmp_ln321_21)> <Delay = 0.00>
ST_11 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i6 %select_ln850_22 to i9" [net_hls.cc:338]   --->   Operation 3152 'sext' 'sext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3153 [1/1] (0.00ns)   --->   "%pg_buf_all_V_22_addr = getelementptr [12996 x i1]* @pg_buf_all_V_22, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3153 'getelementptr' 'pg_buf_all_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3154 [1/1] (0.00ns)   --->   "%pg_buf_all_V_54_addr = getelementptr [12996 x i1]* @pg_buf_all_V_54, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3154 'getelementptr' 'pg_buf_all_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3155 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_22, i1* %pg_buf_all_V_54_addr, align 1" [net_hls.cc:345]   --->   Operation 3155 'store' <Predicate = (!icmp_ln321_22)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3156 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.221780_ifconv" [net_hls.cc:345]   --->   Operation 3156 'br' <Predicate = (!icmp_ln321_22)> <Delay = 0.00>
ST_11 : Operation 3157 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_22, i1* %pg_buf_all_V_22_addr, align 1" [net_hls.cc:345]   --->   Operation 3157 'store' <Predicate = (icmp_ln321_22)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3158 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.221780_ifconv" [net_hls.cc:345]   --->   Operation 3158 'br' <Predicate = (icmp_ln321_22)> <Delay = 0.00>
ST_11 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i6 %select_ln850_23 to i9" [net_hls.cc:338]   --->   Operation 3159 'sext' 'sext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3160 [1/1] (0.00ns)   --->   "%pg_buf_all_V_23_addr = getelementptr [12996 x i1]* @pg_buf_all_V_23, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3160 'getelementptr' 'pg_buf_all_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3161 [1/1] (0.00ns)   --->   "%pg_buf_all_V_55_addr = getelementptr [12996 x i1]* @pg_buf_all_V_55, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3161 'getelementptr' 'pg_buf_all_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3162 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_23, i1* %pg_buf_all_V_55_addr, align 1" [net_hls.cc:345]   --->   Operation 3162 'store' <Predicate = (!icmp_ln321_23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3163 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.231715_ifconv" [net_hls.cc:345]   --->   Operation 3163 'br' <Predicate = (!icmp_ln321_23)> <Delay = 0.00>
ST_11 : Operation 3164 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_23, i1* %pg_buf_all_V_23_addr, align 1" [net_hls.cc:345]   --->   Operation 3164 'store' <Predicate = (icmp_ln321_23)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3165 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.231715_ifconv" [net_hls.cc:345]   --->   Operation 3165 'br' <Predicate = (icmp_ln321_23)> <Delay = 0.00>
ST_11 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln215_24 = sext i6 %select_ln850_24 to i9" [net_hls.cc:338]   --->   Operation 3166 'sext' 'sext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3167 [1/1] (0.00ns)   --->   "%pg_buf_all_V_24_addr = getelementptr [12996 x i1]* @pg_buf_all_V_24, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3167 'getelementptr' 'pg_buf_all_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3168 [1/1] (0.00ns)   --->   "%pg_buf_all_V_56_addr = getelementptr [12996 x i1]* @pg_buf_all_V_56, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3168 'getelementptr' 'pg_buf_all_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3169 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_24, i1* %pg_buf_all_V_56_addr, align 1" [net_hls.cc:345]   --->   Operation 3169 'store' <Predicate = (!icmp_ln321_24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3170 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.241650_ifconv" [net_hls.cc:345]   --->   Operation 3170 'br' <Predicate = (!icmp_ln321_24)> <Delay = 0.00>
ST_11 : Operation 3171 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_24, i1* %pg_buf_all_V_24_addr, align 1" [net_hls.cc:345]   --->   Operation 3171 'store' <Predicate = (icmp_ln321_24)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3172 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.241650_ifconv" [net_hls.cc:345]   --->   Operation 3172 'br' <Predicate = (icmp_ln321_24)> <Delay = 0.00>
ST_11 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln215_25 = sext i6 %select_ln850_25 to i9" [net_hls.cc:338]   --->   Operation 3173 'sext' 'sext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3174 [1/1] (0.00ns)   --->   "%pg_buf_all_V_25_addr = getelementptr [12996 x i1]* @pg_buf_all_V_25, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3174 'getelementptr' 'pg_buf_all_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3175 [1/1] (0.00ns)   --->   "%pg_buf_all_V_57_addr = getelementptr [12996 x i1]* @pg_buf_all_V_57, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3175 'getelementptr' 'pg_buf_all_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3176 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_25, i1* %pg_buf_all_V_57_addr, align 1" [net_hls.cc:345]   --->   Operation 3176 'store' <Predicate = (!icmp_ln321_25)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3177 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.251585_ifconv" [net_hls.cc:345]   --->   Operation 3177 'br' <Predicate = (!icmp_ln321_25)> <Delay = 0.00>
ST_11 : Operation 3178 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_25, i1* %pg_buf_all_V_25_addr, align 1" [net_hls.cc:345]   --->   Operation 3178 'store' <Predicate = (icmp_ln321_25)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3179 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.251585_ifconv" [net_hls.cc:345]   --->   Operation 3179 'br' <Predicate = (icmp_ln321_25)> <Delay = 0.00>
ST_11 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i6 %select_ln850_26 to i9" [net_hls.cc:338]   --->   Operation 3180 'sext' 'sext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3181 [1/1] (0.00ns)   --->   "%pg_buf_all_V_26_addr = getelementptr [12996 x i1]* @pg_buf_all_V_26, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3181 'getelementptr' 'pg_buf_all_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3182 [1/1] (0.00ns)   --->   "%pg_buf_all_V_58_addr = getelementptr [12996 x i1]* @pg_buf_all_V_58, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3182 'getelementptr' 'pg_buf_all_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3183 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_26, i1* %pg_buf_all_V_58_addr, align 1" [net_hls.cc:345]   --->   Operation 3183 'store' <Predicate = (!icmp_ln321_26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3184 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.261520_ifconv" [net_hls.cc:345]   --->   Operation 3184 'br' <Predicate = (!icmp_ln321_26)> <Delay = 0.00>
ST_11 : Operation 3185 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_26, i1* %pg_buf_all_V_26_addr, align 1" [net_hls.cc:345]   --->   Operation 3185 'store' <Predicate = (icmp_ln321_26)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3186 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.261520_ifconv" [net_hls.cc:345]   --->   Operation 3186 'br' <Predicate = (icmp_ln321_26)> <Delay = 0.00>
ST_11 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln215_27 = sext i6 %select_ln850_27 to i9" [net_hls.cc:338]   --->   Operation 3187 'sext' 'sext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3188 [1/1] (0.00ns)   --->   "%pg_buf_all_V_27_addr = getelementptr [12996 x i1]* @pg_buf_all_V_27, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3188 'getelementptr' 'pg_buf_all_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3189 [1/1] (0.00ns)   --->   "%pg_buf_all_V_59_addr = getelementptr [12996 x i1]* @pg_buf_all_V_59, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3189 'getelementptr' 'pg_buf_all_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3190 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_27, i1* %pg_buf_all_V_59_addr, align 1" [net_hls.cc:345]   --->   Operation 3190 'store' <Predicate = (!icmp_ln321_27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3191 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.271455_ifconv" [net_hls.cc:345]   --->   Operation 3191 'br' <Predicate = (!icmp_ln321_27)> <Delay = 0.00>
ST_11 : Operation 3192 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_27, i1* %pg_buf_all_V_27_addr, align 1" [net_hls.cc:345]   --->   Operation 3192 'store' <Predicate = (icmp_ln321_27)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3193 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.271455_ifconv" [net_hls.cc:345]   --->   Operation 3193 'br' <Predicate = (icmp_ln321_27)> <Delay = 0.00>
ST_11 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln215_28 = sext i6 %select_ln850_28 to i9" [net_hls.cc:338]   --->   Operation 3194 'sext' 'sext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3195 [1/1] (0.00ns)   --->   "%pg_buf_all_V_28_addr = getelementptr [12996 x i1]* @pg_buf_all_V_28, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3195 'getelementptr' 'pg_buf_all_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3196 [1/1] (0.00ns)   --->   "%pg_buf_all_V_60_addr = getelementptr [12996 x i1]* @pg_buf_all_V_60, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3196 'getelementptr' 'pg_buf_all_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3197 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_28, i1* %pg_buf_all_V_60_addr, align 1" [net_hls.cc:345]   --->   Operation 3197 'store' <Predicate = (!icmp_ln321_28)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3198 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.281390_ifconv" [net_hls.cc:345]   --->   Operation 3198 'br' <Predicate = (!icmp_ln321_28)> <Delay = 0.00>
ST_11 : Operation 3199 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_28, i1* %pg_buf_all_V_28_addr, align 1" [net_hls.cc:345]   --->   Operation 3199 'store' <Predicate = (icmp_ln321_28)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3200 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.281390_ifconv" [net_hls.cc:345]   --->   Operation 3200 'br' <Predicate = (icmp_ln321_28)> <Delay = 0.00>
ST_11 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln215_29 = sext i6 %select_ln850_29 to i9" [net_hls.cc:338]   --->   Operation 3201 'sext' 'sext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3202 [1/1] (0.00ns)   --->   "%pg_buf_all_V_29_addr = getelementptr [12996 x i1]* @pg_buf_all_V_29, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3202 'getelementptr' 'pg_buf_all_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3203 [1/1] (0.00ns)   --->   "%pg_buf_all_V_61_addr = getelementptr [12996 x i1]* @pg_buf_all_V_61, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3203 'getelementptr' 'pg_buf_all_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3204 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_29, i1* %pg_buf_all_V_61_addr, align 1" [net_hls.cc:345]   --->   Operation 3204 'store' <Predicate = (!icmp_ln321_29)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3205 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.291325_ifconv" [net_hls.cc:345]   --->   Operation 3205 'br' <Predicate = (!icmp_ln321_29)> <Delay = 0.00>
ST_11 : Operation 3206 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_29, i1* %pg_buf_all_V_29_addr, align 1" [net_hls.cc:345]   --->   Operation 3206 'store' <Predicate = (icmp_ln321_29)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3207 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.291325_ifconv" [net_hls.cc:345]   --->   Operation 3207 'br' <Predicate = (icmp_ln321_29)> <Delay = 0.00>
ST_11 : Operation 3208 [1/1] (0.00ns)   --->   "%sext_ln215_30 = sext i6 %select_ln850_30 to i9" [net_hls.cc:338]   --->   Operation 3208 'sext' 'sext_ln215_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3209 [1/1] (0.00ns)   --->   "%pg_buf_all_V_30_addr = getelementptr [12996 x i1]* @pg_buf_all_V_30, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3209 'getelementptr' 'pg_buf_all_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3210 [1/1] (0.00ns)   --->   "%pg_buf_all_V_62_addr = getelementptr [12996 x i1]* @pg_buf_all_V_62, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3210 'getelementptr' 'pg_buf_all_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3211 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_30, i1* %pg_buf_all_V_62_addr, align 1" [net_hls.cc:345]   --->   Operation 3211 'store' <Predicate = (!icmp_ln321_30)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3212 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.301260_ifconv" [net_hls.cc:345]   --->   Operation 3212 'br' <Predicate = (!icmp_ln321_30)> <Delay = 0.00>
ST_11 : Operation 3213 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_30, i1* %pg_buf_all_V_30_addr, align 1" [net_hls.cc:345]   --->   Operation 3213 'store' <Predicate = (icmp_ln321_30)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3214 [1/1] (0.00ns)   --->   "br label %_ZN12ap_range_refILi512ELb0EEaSILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEERS0_RK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.301260_ifconv" [net_hls.cc:345]   --->   Operation 3214 'br' <Predicate = (icmp_ln321_30)> <Delay = 0.00>
ST_11 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln215_31 = sext i6 %select_ln850_31 to i9" [net_hls.cc:338]   --->   Operation 3215 'sext' 'sext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3216 [1/1] (0.00ns)   --->   "%p_Result_32_s = call i512 @_ssdm_op_BitConcatenate.i512.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9.i7.i9(i7 0, i9 %sext_ln215_31, i7 0, i9 %sext_ln215_30, i7 0, i9 %sext_ln215_29, i7 0, i9 %sext_ln215_28, i7 0, i9 %sext_ln215_27, i7 0, i9 %sext_ln215_26, i7 0, i9 %sext_ln215_25, i7 0, i9 %sext_ln215_24, i7 0, i9 %sext_ln215_23, i7 0, i9 %sext_ln215_22, i7 0, i9 %sext_ln215_21, i7 0, i9 %sext_ln215_20, i7 0, i9 %sext_ln215_19, i7 0, i9 %sext_ln215_18, i7 0, i9 %sext_ln215_17, i7 0, i9 %sext_ln215_16, i7 0, i9 %sext_ln215_15, i7 0, i9 %sext_ln215_14, i7 0, i9 %sext_ln215_13, i7 0, i9 %sext_ln215_12, i7 0, i9 %sext_ln215_11, i7 0, i9 %sext_ln215_10, i7 0, i9 %sext_ln215_9, i7 0, i9 %sext_ln215_8, i7 0, i9 %sext_ln215_7, i7 0, i9 %sext_ln215_6, i7 0, i9 %sext_ln215_5, i7 0, i9 %sext_ln215_4, i7 0, i9 %sext_ln215_3, i7 0, i9 %sext_ln215_2, i7 0, i9 %sext_ln215_1, i7 0, i9 %sext_ln215)" [net_hls.cc:338]   --->   Operation 3216 'bitconcatenate' 'p_Result_32_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3217 [1/1] (0.00ns)   --->   "%pg_buf_all_V_31_addr = getelementptr [12996 x i1]* @pg_buf_all_V_31, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3217 'getelementptr' 'pg_buf_all_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3218 [1/1] (0.00ns)   --->   "%pg_buf_all_V_63_addr = getelementptr [12996 x i1]* @pg_buf_all_V_63, i64 0, i64 %zext_ln345" [net_hls.cc:345]   --->   Operation 3218 'getelementptr' 'pg_buf_all_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 3219 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_31, i1* %pg_buf_all_V_63_addr, align 1" [net_hls.cc:345]   --->   Operation 3219 'store' <Predicate = (!icmp_ln321_31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3220 [1/1] (0.00ns)   --->   "br label %hls_label_21_end" [net_hls.cc:345]   --->   Operation 3220 'br' <Predicate = (!icmp_ln321_31)> <Delay = 0.00>
ST_11 : Operation 3221 [1/1] (1.35ns)   --->   "store i1 %icmp_ln1494_31, i1* %pg_buf_all_V_31_addr, align 1" [net_hls.cc:345]   --->   Operation 3221 'store' <Predicate = (icmp_ln321_31)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_11 : Operation 3222 [1/1] (0.00ns)   --->   "br label %hls_label_21_end" [net_hls.cc:345]   --->   Operation 3222 'br' <Predicate = (icmp_ln321_31)> <Delay = 0.00>
ST_11 : Operation 3223 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %ddr_ptr_V_addr, i512 %p_Result_32_s, i64 -1)" [net_hls.cc:347]   --->   Operation 3223 'write' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 3224 [5/5] (2.62ns)   --->   "%ddr_ptr_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:347]   --->   Operation 3224 'writeresp' 'ddr_ptr_V_addr_resp' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 3225 [4/5] (2.62ns)   --->   "%ddr_ptr_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:347]   --->   Operation 3225 'writeresp' 'ddr_ptr_V_addr_resp' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 3226 [3/5] (2.62ns)   --->   "%ddr_ptr_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:347]   --->   Operation 3226 'writeresp' 'ddr_ptr_V_addr_resp' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 3227 [2/5] (2.62ns)   --->   "%ddr_ptr_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:347]   --->   Operation 3227 'writeresp' 'ddr_ptr_V_addr_resp' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 3228 [1/5] (2.62ns)   --->   "%ddr_ptr_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %ddr_ptr_V_addr)" [net_hls.cc:347]   --->   Operation 3228 'writeresp' 'ddr_ptr_V_addr_resp' <Predicate = (!icmp_ln324)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 3229 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp)" [net_hls.cc:348]   --->   Operation 3229 'specregionend' 'empty' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_16 : Operation 3230 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:325]   --->   Operation 3230 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 0.00>
ST_17 : Operation 3231 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:352]   --->   Operation 3231 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.85ns
The critical path consists of the following:
	wire read on port 'ch_offset' [137]  (0 ns)
	'mul' operation of DSP[410] ('mul_ln322', net_hls.cc:322) [143]  (0.638 ns)
	'add' operation of DSP[410] ('add_ln347_3', net_hls.cc:347) [410]  (2.21 ns)

 <State 2>: 1.05ns
The critical path consists of the following:
	'add' operation ('add_ln347_4', net_hls.cc:347) [411]  (1.05 ns)

 <State 3>: 1.72ns
The critical path consists of the following:
	'phi' operation ('col0') with incoming values : ('col0', net_hls.cc:325) [420]  (0 ns)
	'icmp' operation ('icmp_ln325', net_hls.cc:325) [429]  (0.698 ns)
	'select' operation ('select_ln324', net_hls.cc:324) [430]  (0.275 ns)
	'add' operation ('col0', net_hls.cc:325) [3314]  (0.746 ns)

 <State 4>: 2.41ns
The critical path consists of the following:
	'shl' operation ('shl_ln324', net_hls.cc:324) [434]  (0 ns)
	'or' operation ('or_ln324', net_hls.cc:324) [435]  (0 ns)
	'add' operation ('add_ln332', net_hls.cc:332) [439]  (0 ns)
	'add' operation ('add_ln332_1', net_hls.cc:332) [448]  (1.05 ns)
	'getelementptr' operation ('FM_buf_acc0_V_3_addr', net_hls.cc:335) [505]  (0 ns)
	'load' operation ('FM_buf_acc0_V_3_load', net_hls.cc:335) on array 'FM_buf_acc0_V_3' [778]  (1.35 ns)

 <State 5>: 2.34ns
The critical path consists of the following:
	'load' operation ('FM_buf_acc0_V_0_load', net_hls.cc:335) on array 'FM_buf_acc0_V_0' [517]  (1.35 ns)
	'add' operation ('add_ln1192', net_hls.cc:335) [522]  (0.989 ns)

 <State 6>: 1.1ns
The critical path consists of the following:
	'xor' operation ('xor_ln786', net_hls.cc:335) [526]  (0 ns)
	'and' operation ('and_ln786', net_hls.cc:335) [527]  (0 ns)
	'select' operation ('select_ln388', net_hls.cc:335) [532]  (0.548 ns)
	'select' operation ('select_ln340_1', net_hls.cc:335) [533]  (0.548 ns)

 <State 7>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[535] ('mul_ln1118', net_hls.cc:336) [535]  (2.85 ns)

 <State 8>: 2.31ns
The critical path consists of the following:
	'add' operation ('add_ln415', net_hls.cc:336) [541]  (0.989 ns)
	'xor' operation ('xor_ln416', net_hls.cc:336) [543]  (0 ns)
	'and' operation ('and_ln416', net_hls.cc:336) [544]  (0.331 ns)
	'and' operation ('and_ln781', net_hls.cc:336) [556]  (0.331 ns)
	'or' operation ('or_ln786', net_hls.cc:336) [562]  (0 ns)
	'xor' operation ('xor_ln786_2', net_hls.cc:336) [563]  (0 ns)
	'and' operation ('and_ln786_33', net_hls.cc:336) [564]  (0.331 ns)
	'or' operation ('or_ln340_1', net_hls.cc:336) [565]  (0.331 ns)

 <State 9>: 2.18ns
The critical path consists of the following:
	'add' operation ('add_ln347_1', net_hls.cc:347) [3305]  (1.05 ns)
	'add' operation ('add_ln414', net_hls.cc:347) [3307]  (1.13 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('ddr_ptr_V_addr', net_hls.cc:347) [3309]  (0 ns)
	bus request on port 'ddr_ptr_V' (net_hls.cc:347) [3310]  (2.62 ns)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus write on port 'ddr_ptr_V' (net_hls.cc:347) [3311]  (2.62 ns)

 <State 12>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:347) [3312]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:347) [3312]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:347) [3312]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:347) [3312]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus access on port 'ddr_ptr_V' (net_hls.cc:347) [3312]  (2.62 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
