###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Fri May 21 23:43:37 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.052
= Required Time                -0.013
  Arrival Time                  0.086
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.233 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.198 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.150 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.150 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.099 |   0.048 |   -0.051 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.015 | 0.000 |   0.048 |   -0.051 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.020 | 0.017 |   0.065 |   -0.034 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.020 | 0.000 |   0.065 |   -0.034 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.022 | 0.021 |   0.086 |   -0.013 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.086 |   -0.013 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.053 |       |  -0.127 |   -0.028 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |   -0.027 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.029 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.037 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.050 | 0.008 |  -0.062 |    0.037 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.066 | 0.063 |   0.001 |    0.100 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.066 | 0.000 |   0.001 |    0.100 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.052
= Required Time                -0.016
  Arrival Time                  0.091
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.242 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.240 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.206 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.198 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.198 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.158 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.158 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.100 |   0.049 |   -0.057 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.018 | 0.000 |   0.049 |   -0.057 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.017 |   0.066 |   -0.041 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.066 |   -0.041 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.031 | 0.025 |   0.091 |   -0.016 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.031 | 0.000 |   0.091 |   -0.016 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.053 |       |  -0.127 |   -0.020 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |   -0.019 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.037 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.044 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.050 | 0.008 |  -0.062 |    0.044 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.066 | 0.063 |   0.001 |    0.107 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.066 | 0.000 |   0.001 |    0.108 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.001
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.052
= Required Time                -0.017
  Arrival Time                  0.099
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.250 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.249 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.214 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.207 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.207 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.166 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.166 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.100 |   0.049 |   -0.067 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.016 | 0.000 |   0.049 |   -0.067 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.025 | 0.019 |   0.068 |   -0.047 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40                    | 0.025 | 0.000 |   0.068 |   -0.047 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.035 | 0.030 |   0.099 |   -0.017 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.035 | 0.000 |   0.099 |   -0.017 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.053 |       |  -0.127 |   -0.012 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |   -0.010 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.045 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.053 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.050 | 0.008 |  -0.062 |    0.053 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.066 | 0.063 |   0.001 |    0.116 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.066 | 0.000 |   0.001 |    0.116 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.036
  Arrival Time                  0.269
  Slack Time                    0.234
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.368 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.367 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.333 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.330 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.330 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.276 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.276 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.020 | 0.103 |   0.061 |   -0.173 | 
     | test_pe/test_opt_reg_a/U24                         |              | AO22D1BWP40                     | 0.020 | 0.000 |   0.061 |   -0.173 | 
     | test_pe/test_opt_reg_a/U24                         | B2 v -> Z v  | AO22D1BWP40                     | 0.052 | 0.071 |   0.132 |   -0.102 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              |              | INVD1BWP40                      | 0.052 | 0.001 |   0.133 |   -0.101 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              | I v -> ZN ^  | INVD1BWP40                      | 0.040 | 0.035 |   0.167 |   -0.066 | 
     | test_pe/test_pe_comp/U123                          |              | OAI22D1BWP40                    | 0.040 | 0.000 |   0.167 |   -0.066 | 
     | test_pe/test_pe_comp/U123                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.023 | 0.024 |   0.191 |   -0.042 | 
     | test_pe/FE_OFC56_comp_res_13                       |              | INVD1BWP40                      | 0.023 | 0.000 |   0.191 |   -0.042 | 
     | test_pe/FE_OFC56_comp_res_13                       | I v -> ZN ^  | INVD1BWP40                      | 0.023 | 0.020 |   0.212 |   -0.022 | 
     | test_pe/U204                                       |              | OAI22D0BWP40                    | 0.023 | 0.000 |   0.212 |   -0.022 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.020 |   0.232 |   -0.002 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.232 |   -0.002 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.269 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.269 |    0.036 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.106 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.108 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.164 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.171 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.171 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.254 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.021 |    0.255 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.277
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.377 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.376 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.341 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.339 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.339 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.285 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.284 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.022 | 0.105 |   0.062 |   -0.180 | 
     | test_pe/test_opt_reg_a/U25                         |              | AO22D1BWP40                     | 0.022 | 0.000 |   0.062 |   -0.180 | 
     | test_pe/test_opt_reg_a/U25                         | B2 v -> Z v  | AO22D1BWP40                     | 0.056 | 0.074 |   0.137 |   -0.106 | 
     | test_pe/test_pe_comp/FE_OFC87_op_a_12              |              | INVD1BWP40                      | 0.056 | 0.001 |   0.137 |   -0.105 | 
     | test_pe/test_pe_comp/FE_OFC87_op_a_12              | I v -> ZN ^  | INVD1BWP40                      | 0.042 | 0.038 |   0.175 |   -0.067 | 
     | test_pe/test_pe_comp/U133                          |              | OAI22D1BWP40                    | 0.042 | 0.000 |   0.175 |   -0.067 | 
     | test_pe/test_pe_comp/U133                          | A2 ^ -> ZN v | OAI22D1BWP40                    | 0.025 | 0.025 |   0.200 |   -0.042 | 
     | test_pe/FE_OFC96_comp_res_12                       |              | INVD1BWP40                      | 0.025 | 0.000 |   0.200 |   -0.042 | 
     | test_pe/FE_OFC96_comp_res_12                       | I v -> ZN ^  | INVD1BWP40                      | 0.024 | 0.021 |   0.221 |   -0.021 | 
     | test_pe/U202                                       |              | OAI22D0BWP40                    | 0.024 | 0.000 |   0.221 |   -0.021 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.019 |   0.240 |   -0.002 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.240 |   -0.002 | 
     | test_pe/test_opt_reg_file/U15                      | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.037 |   0.277 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.277 |    0.035 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.115 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.116 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.172 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.180 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.180 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.263 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.022 |    0.264 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.064
  Arrival Time                  0.323
  Slack Time                    0.259
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.394 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.358 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.350 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.350 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.296 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.295 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.194 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.194 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.067 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.065 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.005 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.004 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.043 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.304 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.001 |   0.304 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.030 |   0.333 |    0.074 | 
     | sb_wide/out_3_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.030 | -0.010 |   0.323 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.132 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.133 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.196 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.199 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.289 | 
     | sb_wide/out_3_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.001 |   0.031 |    0.290 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.066
  Arrival Time                  0.327
  Slack Time                    0.261
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.396 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.394 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.360 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.352 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.352 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.297 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.297 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.196 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.195 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.068 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.067 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.006 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.006 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.042 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.306 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.003 |   0.306 |    0.045 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.032 |   0.337 |    0.077 | 
     | sb_wide/out_1_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.327 |    0.066 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.134 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.135 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.197 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.204 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.294 | 
     | sb_wide/out_1_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.295 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.062
  Arrival Time                  0.325
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.398 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.396 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.362 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.354 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.354 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.299 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.299 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.198 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.197 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.070 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.069 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.008 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.008 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.040 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.304 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.001 |   0.304 |    0.041 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.032 |   0.335 |    0.073 | 
     | sb_wide/out_2_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.325 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.136 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.137 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.199 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.202 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.292 | 
     | sb_wide/out_2_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.293 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.297
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.398 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.396 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.362 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.359 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.359 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.306 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.305 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.103 |   0.061 |   -0.202 | 
     | test_pe/test_opt_reg_a/U31                         |              | AO22D1BWP40                     | 0.018 | 0.000 |   0.061 |   -0.202 | 
     | test_pe/test_opt_reg_a/U31                         | B2 v -> Z v  | AO22D1BWP40                     | 0.055 | 0.072 |   0.133 |   -0.130 | 
     | test_pe/test_pe_comp/U151                          |              | CKND1BWP40                      | 0.055 | 0.001 |   0.134 |   -0.129 | 
     | test_pe/test_pe_comp/U151                          | I v -> ZN ^  | CKND1BWP40                      | 0.033 | 0.030 |   0.164 |   -0.098 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D0BWP40                    | 0.033 | 0.000 |   0.164 |   -0.098 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.060 | 0.036 |   0.201 |   -0.062 | 
     | test_pe/U3                                         |              | CKND1BWP40                      | 0.060 | 0.000 |   0.201 |   -0.062 | 
     | test_pe/U3                                         | I v -> ZN ^  | CKND1BWP40                      | 0.031 | 0.028 |   0.229 |   -0.034 | 
     | test_pe/U178                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.229 |   -0.034 | 
     | test_pe/U178                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.031 | 0.026 |   0.255 |   -0.008 | 
     | test_pe/test_opt_reg_file/U3                       |              | AO22D0BWP40                     | 0.031 | 0.000 |   0.255 |   -0.008 | 
     | test_pe/test_opt_reg_file/U3                       | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.042 |   0.297 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.297 |    0.035 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.136 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.137 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.193 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.201 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.201 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.284 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.284 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.059
  Arrival Time                  0.324
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.401 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.399 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.365 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.357 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.357 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.303 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.302 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.201 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.201 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.073 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.072 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.011 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.011 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.037 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.304 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.002 |   0.304 |    0.038 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.031 |   0.335 |    0.069 | 
     | sb_wide/out_3_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.324 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.139 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.140 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.203 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.010 |  -0.054 |    0.212 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.085 |   0.031 |    0.297 | 
     | sb_wide/out_3_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.032 |    0.298 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
14_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.036
  Arrival Time                  0.304
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.403 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.402 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.367 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.365 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.365 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.311 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.310 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.021 | 0.105 |   0.063 |   -0.205 | 
     | test_pe/test_opt_reg_a/U34                         |              | AO22D1BWP40                     | 0.021 | 0.000 |   0.063 |   -0.205 | 
     | test_pe/test_opt_reg_a/U34                         | B2 v -> Z v  | AO22D1BWP40                     | 0.097 | 0.096 |   0.159 |   -0.109 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |              | ND2D1BWP40                      | 0.097 | 0.002 |   0.161 |   -0.107 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 v -> ZN ^ | ND2D1BWP40                      | 0.024 | 0.033 |   0.194 |   -0.074 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |              | IND3D2BWP40                     | 0.024 | 0.000 |   0.194 |   -0.074 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 ^ -> ZN v | IND3D2BWP40                     | 0.033 | 0.031 |   0.225 |   -0.043 | 
     | test_pe/FE_OFC207_comp_res_14                      |              | CKND2BWP40                      | 0.033 | 0.000 |   0.225 |   -0.043 | 
     | test_pe/FE_OFC207_comp_res_14                      | I v -> ZN ^  | CKND2BWP40                      | 0.022 | 0.020 |   0.246 |   -0.022 | 
     | test_pe/U190                                       |              | OAI22D0BWP40                    | 0.022 | 0.000 |   0.246 |   -0.022 | 
     | test_pe/U190                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.020 |   0.266 |   -0.002 | 
     | test_pe/test_opt_reg_file/U10                      |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.266 |   -0.002 | 
     | test_pe/test_opt_reg_file/U10                      | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.038 |   0.304 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.304 |    0.036 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.141 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.142 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.198 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.206 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.206 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.289 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.021 |    0.290 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.058
  Arrival Time                  0.326
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.403 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.402 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.368 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.360 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.360 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.305 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.305 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.203 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.203 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.076 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.075 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.014 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.014 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.034 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.305 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.003 |   0.305 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.031 |   0.337 |    0.068 | 
     | sb_wide/out_0_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.326 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.141 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.143 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.205 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.217 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.032 |    0.300 | 
     | sb_wide/out_0_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.032 |    0.300 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.050
  Arrival Time                  0.321
  Slack Time                    0.271
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.405 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.370 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.362 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.362 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.308 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.307 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.206 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.206 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.078 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.077 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.016 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.016 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.032 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.300 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.048 | -0.002 |   0.300 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.031 |   0.331 |    0.060 | 
     | sb_wide/out_2_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.321 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.144 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.208 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.002 |  -0.061 |    0.210 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.023 |    0.294 | 
     | sb_wide/out_2_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.023 |    0.294 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.307
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.407 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.406 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.371 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.323 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.323 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.210 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.210 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.166 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.166 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.125 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.124 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.035 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.035 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.018 | 0.032 |   0.270 |   -0.003 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.018 | 0.000 |   0.270 |   -0.003 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.038 |   0.307 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.307 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.145 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.147 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.202 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.210 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.210 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.293 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.021 |    0.294 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.054
  Arrival Time                  0.327
  Slack Time                    0.272
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.407 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.372 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.364 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.364 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.309 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.309 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.207 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.207 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.080 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.079 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.018 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.018 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.030 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.305 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.003 |   0.305 |    0.033 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.032 |   0.337 |    0.065 | 
     | sb_wide/out_1_0_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.327 |    0.054 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.145 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.147 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.209 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.009 |  -0.054 |    0.218 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.082 |   0.028 |    0.301 | 
     | sb_wide/out_1_0_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.029 |    0.301 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.034
  Arrival Time                  0.308
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.407 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.373 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.370 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.370 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.317 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.316 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.021 | 0.104 |   0.062 |   -0.212 | 
     | test_pe/test_opt_reg_a/U27                         |              | AO22D1BWP40                     | 0.021 | 0.000 |   0.062 |   -0.212 | 
     | test_pe/test_opt_reg_a/U27                         | B2 v -> Z v  | AO22D1BWP40                     | 0.061 | 0.076 |   0.138 |   -0.136 | 
     | test_pe/test_pe_comp/U105                          |              | CKND1BWP40                      | 0.061 | 0.001 |   0.139 |   -0.135 | 
     | test_pe/test_pe_comp/U105                          | I v -> ZN ^  | CKND1BWP40                      | 0.037 | 0.034 |   0.173 |   -0.101 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.037 | 0.000 |   0.173 |   -0.101 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.062 | 0.038 |   0.210 |   -0.063 | 
     | test_pe/FE_OFC76_comp_res_4                        |              | INVD1BWP40                      | 0.062 | 0.000 |   0.210 |   -0.063 | 
     | test_pe/FE_OFC76_comp_res_4                        | I v -> ZN ^  | INVD1BWP40                      | 0.031 | 0.028 |   0.239 |   -0.035 | 
     | test_pe/U188                                       |              | OAI22D0BWP40                    | 0.031 | 0.000 |   0.239 |   -0.035 | 
     | test_pe/U188                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.030 | 0.026 |   0.265 |   -0.009 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.030 | 0.000 |   0.265 |   -0.009 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.043 |   0.308 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.308 |    0.034 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.147 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.148 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.204 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.212 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.212 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.295 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.295 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.052
  Arrival Time                  0.327
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.410 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.409 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.374 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.366 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.366 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.312 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.311 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.210 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.210 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.083 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.081 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.021 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.020 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |    0.027 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.304 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.049 |  0.001 |   0.304 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.035 |  0.035 |   0.338 |    0.063 | 
     | sb_wide/out_0_1_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.039 | -0.011 |   0.327 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.148 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.149 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.212 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.007 |  -0.056 |    0.219 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.027 |    0.302 | 
     | sb_wide/out_0_1_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.028 |    0.303 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.022
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.313
  Slack Time                    0.278
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.412 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.411 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.377 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.369 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.328 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.237 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.237 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.215 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.215 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.171 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.171 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.130 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.129 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.041 | 
     | test_pe/U198                                     |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.040 | 
     | test_pe/U198                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.036 |   0.274 |   -0.004 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.274 |   -0.004 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.039 |   0.313 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.313 |    0.035 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.150 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.152 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.208 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.215 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.215 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.298 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.022 |    0.299 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.036
  Arrival Time                  0.315
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.414 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.412 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.378 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.370 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.370 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.330 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.239 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.239 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.216 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.216 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.172 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.172 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.131 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.130 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.042 | 
     | test_pe/U192                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.042 | 
     | test_pe/U192                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.025 | 0.039 |   0.276 |   -0.002 | 
     | test_pe/test_opt_reg_file/U5                    |              | AO22D0BWP40                     | 0.025 | 0.000 |   0.276 |   -0.002 | 
     | test_pe/test_opt_reg_file/U5                    | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.038 |   0.315 |    0.036 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.315 |    0.036 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.152 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.153 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.209 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.217 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.217 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.300 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.021 |    0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.315
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.415 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.414 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.379 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.371 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.371 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.331 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.331 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.240 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.240 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.218 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.174 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.174 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.133 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.132 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.043 | 
     | test_pe/U180                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.043 | 
     | test_pe/U180                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.027 | 0.037 |   0.274 |   -0.006 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.027 | 0.000 |   0.274 |   -0.006 | 
     | test_pe/test_opt_reg_file/U6                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.041 |   0.315 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.315 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.153 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.155 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.210 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.218 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.218 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.301 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.081 | 0.001 |   0.021 |    0.302 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_1_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.034
  Arrival Time                  0.321
  Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.422 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.421 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.386 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.097 |   -0.384 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.034 | 0.002 |  -0.097 |   -0.384 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.055 | 0.054 |  -0.043 |   -0.330 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          |              | DFCNQD1BWP40                    | 0.055 | 0.001 |  -0.042 |   -0.329 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_1_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.103 |   0.061 |   -0.226 | 
     | test_pe/test_opt_reg_a/FE_RC_15_0                  |              | IOA21D1BWP40                    | 0.018 | 0.000 |   0.061 |   -0.226 | 
     | test_pe/test_opt_reg_a/FE_RC_15_0                  | A2 v -> ZN v | IOA21D1BWP40                    | 0.109 | 0.084 |   0.146 |   -0.141 | 
     | test_pe/test_pe_comp/U150                          |              | CKND1BWP40                      | 0.109 | 0.001 |   0.147 |   -0.140 | 
     | test_pe/test_pe_comp/U150                          | I v -> ZN ^  | CKND1BWP40                      | 0.047 | 0.040 |   0.187 |   -0.100 | 
     | test_pe/test_pe_comp/U232                          |              | OAI22D0BWP40                    | 0.047 | 0.000 |   0.187 |   -0.100 | 
     | test_pe/test_pe_comp/U232                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.057 | 0.035 |   0.222 |   -0.065 | 
     | test_pe/U6                                         |              | CKND1BWP40                      | 0.057 | 0.000 |   0.222 |   -0.065 | 
     | test_pe/U6                                         | I v -> ZN ^  | CKND1BWP40                      | 0.032 | 0.029 |   0.251 |   -0.036 | 
     | test_pe/U186                                       |              | OAI22D0BWP40                    | 0.032 | 0.000 |   0.251 |   -0.036 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.029 | 0.027 |   0.278 |   -0.009 | 
     | test_pe/test_opt_reg_file/U4                       |              | AO22D0BWP40                     | 0.029 | 0.000 |   0.278 |   -0.009 | 
     | test_pe/test_opt_reg_file/U4                       | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.043 |   0.321 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.321 |    0.034 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.160 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.161 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.217 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.225 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.225 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.308 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.308 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.423 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.422 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.387 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.379 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.379 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.141 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.140 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.051 | 
     | test_pe/U182                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.051 | 
     | test_pe/U182                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.040 | 0.044 |   0.281 |   -0.007 | 
     | test_pe/test_opt_reg_file/U7                    |              | AO22D0BWP40                     | 0.040 | 0.000 |   0.281 |   -0.007 | 
     | test_pe/test_opt_reg_file/U7                    | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.042 |   0.323 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.161 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.162 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.218 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.323
  Slack Time                    0.288
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.423 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.422 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.387 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.339 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.248 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.182 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.141 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.140 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.051 | 
     | test_pe/U194                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.051 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.032 | 0.043 |   0.280 |   -0.008 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.032 | 0.000 |   0.280 |   -0.008 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.043 |   0.323 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.323 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.161 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.163 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.219 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.034
  Arrival Time                  0.323
  Slack Time                    0.289
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.424 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.423 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.388 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.380 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.340 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.249 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.249 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.227 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.227 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.183 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.183 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.142 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.141 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.052 | 
     | test_pe/U184                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.052 | 
     | test_pe/U184                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.030 | 0.043 |   0.280 |   -0.009 | 
     | test_pe/test_opt_reg_file/U8                    |              | AO22D0BWP40                     | 0.030 | 0.000 |   0.280 |   -0.009 | 
     | test_pe/test_opt_reg_file/U8                    | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.043 |   0.323 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.323 |    0.034 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.162 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.164 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.219 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.227 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.227 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.310 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.034
  Arrival Time                  0.327
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.428 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.427 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.392 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.384 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.384 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.344 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.344 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.253 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.253 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.231 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.231 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                 | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.186 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.186 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                 | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.145 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.145 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.056 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.056 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.033 | 0.044 |   0.282 |   -0.011 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.033 | 0.000 |   0.282 |   -0.011 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40                     | 0.022 | 0.045 |   0.327 |    0.034 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.022 | 0.000 |   0.327 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.166 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.167 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.223 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.231 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.231 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.314 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.314 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.332
  Slack Time                    0.297
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.432 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.430 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.396 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.388 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.388 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.348 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.348 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.256 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.256 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.234 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.234 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.190 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.190 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.149 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.148 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.060 | 
     | test_pe/U196                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.059 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.038 | 0.051 |   0.288 |   -0.008 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40                     | 0.038 | 0.000 |   0.289 |   -0.008 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.043 |   0.332 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.332 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.170 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.171 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.227 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.234 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.234 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.317 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.318 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.021
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.029
= Required Time                 0.035
  Arrival Time                  0.333
  Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.036 |       |  -0.135 |   -0.433 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD20BWP40                     | 0.036 | 0.001 |  -0.134 |   -0.432 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD20BWP40                     | 0.032 | 0.034 |  -0.099 |   -0.397 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.091 |   -0.389 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.037 | 0.008 |  -0.091 |   -0.389 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.044 | 0.040 |  -0.051 |   -0.349 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.044 | 0.000 |  -0.051 |   -0.349 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.026 | 0.091 |   0.040 |   -0.258 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.026 | 0.000 |   0.040 |   -0.258 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.024 | 0.022 |   0.062 |   -0.236 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                |              | OR2D1BWP40                      | 0.024 | 0.000 |   0.062 |   -0.236 | 
     | test_pe/test_opt_reg_d/FE_RC_1_0                | A2 v -> Z v  | OR2D1BWP40                      | 0.018 | 0.044 |   0.107 |   -0.191 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                |              | ND2D2BWP40                      | 0.018 | 0.000 |   0.107 |   -0.191 | 
     | test_pe/test_opt_reg_d/FE_RC_0_0                | A2 v -> ZN ^ | ND2D2BWP40                      | 0.058 | 0.041 |   0.148 |   -0.151 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.058 | 0.001 |   0.148 |   -0.150 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.101 | 0.088 |   0.237 |   -0.061 | 
     | test_pe/U206                                    |              | OAI22D0BWP40                    | 0.101 | 0.000 |   0.237 |   -0.061 | 
     | test_pe/U206                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.041 | 0.051 |   0.288 |   -0.010 | 
     | test_pe/test_opt_reg_file/U17                   |              | AO22D0BWP40                     | 0.041 | 0.000 |   0.288 |   -0.010 | 
     | test_pe/test_opt_reg_file/U17                   | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.044 |   0.333 |    0.035 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.333 |    0.035 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.053 |       |  -0.127 |    0.171 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD20BWP40                     | 0.053 | 0.001 |  -0.126 |    0.172 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD20BWP40                     | 0.048 | 0.056 |  -0.070 |    0.228 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.062 |    0.236 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.050 | 0.008 |  -0.062 |    0.236 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.081 | 0.083 |   0.021 |    0.319 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.081 | 0.000 |   0.021 |    0.319 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.049
  Arrival Time                  0.360
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.444 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.407 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.407 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.353 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.353 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.254 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.254 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.126 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.124 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.090 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.090 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.067 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.067 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.050 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.050 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.018 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.017 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.030 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.338 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.063 | -0.003 |   0.338 |    0.027 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.033 |   0.371 |    0.060 | 
     | sb_wide/out_2_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.360 |    0.049 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.184 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.247 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.002 |  -0.061 |    0.250 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.023 |    0.333 | 
     | sb_wide/out_2_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.023 |    0.334 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.372
  Slack Time                    0.311
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.446 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.445 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.410 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.408 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.408 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.354 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.353 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.254 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.254 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.126 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.124 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.090 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.090 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.068 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.068 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.051 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.051 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.018 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.018 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.029 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.346 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.069 |  0.005 |   0.346 |    0.034 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.035 |  0.037 |   0.383 |    0.072 | 
     | sb_wide/out_3_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.039 | -0.010 |   0.372 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.184 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.248 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.251 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.341 | 
     | sb_wide/out_3_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.031 |    0.342 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.061
  Arrival Time                  0.375
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.448 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.413 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.411 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.411 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.357 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.356 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.258 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.258 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.130 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.127 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.093 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.093 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.071 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.071 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.054 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.054 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.021 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.021 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.026 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.346 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.069 |  0.005 |   0.346 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.034 |  0.040 |   0.386 |    0.072 | 
     | sb_wide/out_2_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.038 | -0.011 |   0.375 |    0.061 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.188 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.251 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.254 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.344 | 
     | sb_wide/out_2_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.344 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.052
  Arrival Time                  0.366
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.449 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.448 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.413 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.411 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.411 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.357 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.357 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.258 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.258 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.130 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.127 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.094 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.094 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.071 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.071 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.054 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.054 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.021 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.021 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.026 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.343 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.068 |  0.002 |   0.343 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.036 |  0.034 |   0.377 |    0.062 | 
     | sb_wide/out_0_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.040 | -0.010 |   0.366 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.189 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.251 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.007 |  -0.056 |    0.258 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.027 |    0.342 | 
     | sb_wide/out_0_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.028 |    0.342 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.057
  Arrival Time                  0.375
  Slack Time                    0.318
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.452 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.417 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.415 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.415 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.361 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.360 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.261 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.261 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.133 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.131 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.097 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.097 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.074 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.074 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.058 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.058 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.025 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.024 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.022 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.349 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.071 |  0.009 |   0.349 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_3_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.036 |  0.037 |   0.386 |    0.068 | 
     | sb_wide/out_3_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.040 | -0.011 |   0.375 |    0.057 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.255 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.010 |  -0.054 |    0.265 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.085 |   0.031 |    0.349 | 
     | sb_wide/out_3_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.075 | 0.000 |   0.032 |    0.350 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.038
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.064
  Arrival Time                  0.384
  Slack Time                    0.319
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.453 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.418 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.416 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.416 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.362 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.362 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.263 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.263 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.135 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.132 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.099 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.099 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.076 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.076 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.059 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.059 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.026 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.026 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.021 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.352 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.072 |  0.012 |   0.352 |    0.032 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.036 |  0.042 |   0.394 |    0.074 | 
     | sb_wide/out_1_1_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.041 | -0.010 |   0.384 |    0.064 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.256 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.262 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.353 | 
     | sb_wide/out_1_1_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.353 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.060
  Arrival Time                  0.380
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.455 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.454 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.419 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.357 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.356 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.258 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.258 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.196 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.194 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.133 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.133 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.005 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.331 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.224 |  0.016 |   0.331 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.059 |   0.390 |    0.070 | 
     | sb_wide/out_3_4_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.034 | -0.010 |   0.380 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.193 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.257 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.013 |  -0.050 |    0.270 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.084 |   0.033 |    0.353 | 
     | sb_wide/out_3_4_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.073 | 0.001 |   0.034 |    0.354 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.055
  Arrival Time                  0.377
  Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.421 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.419 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.419 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.365 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.365 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.266 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.138 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.135 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.101 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.101 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.079 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.079 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.062 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.062 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.029 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.029 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.018 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.353 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.072 |  0.013 |   0.353 |    0.031 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.034 |   0.387 |    0.065 | 
     | sb_wide/out_1_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.031 | -0.010 |   0.377 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.195 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.197 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.259 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.009 |  -0.054 |    0.268 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.082 |   0.028 |    0.351 | 
     | sb_wide/out_1_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.070 | 0.000 |   0.029 |    0.351 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.058
  Arrival Time                  0.382
  Slack Time                    0.325
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.458 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.424 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.421 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.421 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.367 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.367 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.268 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.268 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.140 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.138 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.104 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.104 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.081 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.081 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.064 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.064 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.031 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.031 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.016 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.354 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.072 |  0.014 |   0.354 |    0.029 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.039 |   0.393 |    0.068 | 
     | sb_wide/out_0_0_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.382 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.197 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.199 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.261 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.273 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.032 |    0.356 | 
     | sb_wide/out_0_0_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.072 | 0.000 |   0.032 |    0.356 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.067
  Arrival Time                  0.393
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.459 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.425 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.417 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.417 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.363 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.362 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.264 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.264 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.201 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.200 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.139 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.138 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.011 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.345 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.225 |  0.030 |   0.345 |    0.019 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.025 |  0.059 |   0.403 |    0.078 | 
     | sb_wide/out_1_1_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.028 | -0.010 |   0.393 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.199 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.200 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.262 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.269 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.034 |    0.359 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.034 |    0.360 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_3_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_3_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.060
  Arrival Time                  0.386
  Slack Time                    0.327
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.460 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.426 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.418 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.418 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.363 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.363 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.262 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.261 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.134 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.133 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.072 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.072 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |   -0.024 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.309 |   -0.018 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    |                  | CKBD4BWP40                      | 0.058 |  0.007 |   0.309 |   -0.018 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    | I ^ -> Z ^       | CKBD4BWP40                      | 0.066 |  0.055 |   0.364 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.057 | -0.000 |   0.364 |    0.037 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.032 |  0.033 |   0.397 |    0.070 | 
     | sb_wide/out_3_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.386 |    0.060 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.200 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.201 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.263 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.013 |  -0.050 |    0.276 | 
     | sb_wide/clk_gate_out_3_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.084 |   0.033 |    0.360 | 
     | sb_wide/out_3_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.073 | 0.000 |   0.034 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_13_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.063
  Arrival Time                  0.390
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.427 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.424 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.424 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.370 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.370 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.095 |   0.053 |   -0.275 | 
     | test_pe/test_opt_reg_a/U24                         |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.053 |   -0.275 | 
     | test_pe/test_opt_reg_a/U24                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.092 |  0.083 |   0.136 |   -0.192 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              |                  | INVD1BWP40                      | 0.092 |  0.001 |   0.137 |   -0.191 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              | I ^ -> ZN v      | INVD1BWP40                      | 0.037 |  0.030 |   0.167 |   -0.160 | 
     | test_pe/test_pe_comp/U123                          |                  | OAI22D1BWP40                    | 0.037 |  0.000 |   0.167 |   -0.160 | 
     | test_pe/test_pe_comp/U123                          | A2 v -> ZN ^     | OAI22D1BWP40                    | 0.048 |  0.039 |   0.207 |   -0.121 | 
     | test_pe/FE_OFC56_comp_res_13                       |                  | INVD1BWP40                      | 0.048 |  0.000 |   0.207 |   -0.121 | 
     | test_pe/FE_OFC56_comp_res_13                       | I ^ -> ZN v      | INVD1BWP40                      | 0.021 |  0.019 |   0.226 |   -0.102 | 
     | test_pe/U63                                        |                  | MAOI22D1BWP40                   | 0.021 |  0.000 |   0.226 |   -0.102 | 
     | test_pe/U63                                        | A1 v -> ZN ^     | MAOI22D1BWP40                   | 0.074 |  0.053 |   0.279 |   -0.048 | 
     | test_pe/FE_OFC13_pe_out_res_13                     |                  | BUFFD8BWP40                     | 0.074 |  0.000 |   0.279 |   -0.048 | 
     | test_pe/FE_OFC13_pe_out_res_13                     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.120 |  0.060 |   0.339 |    0.012 | 
     | test_pe                                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.355 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.122 |  0.016 |   0.355 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15                  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.045 |   0.400 |    0.073 | 
     | sb_wide/out_3_0_id1_bar_reg_13_                    |                  | DFQD0BWP40                      | 0.034 | -0.010 |   0.390 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.201 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.202 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.264 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.267 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.358 | 
     | sb_wide/out_3_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.031 |    0.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.031
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.053
  Arrival Time                  0.381
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.463 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.427 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.419 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.419 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.365 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.364 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.266 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.266 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.203 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.202 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.141 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.140 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.013 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.330 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.224 |  0.015 |   0.330 |    0.002 | 
     | sb_wide/sb_unq1_side_sel_1_4_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.062 |   0.392 |    0.064 | 
     | sb_wide/out_1_4_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.381 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.201 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.202 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.265 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.278 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.358 | 
     | sb_wide/out_1_4_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.061 | 0.001 |   0.030 |    0.358 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.063
  Arrival Time                  0.392
  Slack Time                    0.329
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.464 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.428 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.420 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.420 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.365 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.365 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.267 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.267 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.204 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.203 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.142 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.141 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.013 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.344 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.225 |  0.028 |   0.344 |    0.015 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.058 |   0.402 |    0.073 | 
     | sb_wide/out_3_0_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.034 | -0.010 |   0.392 |    0.063 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.202 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.203 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.265 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.268 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.091 |   0.030 |    0.359 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.099 | 0.001 |   0.031 |    0.360 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.050
  Arrival Time                  0.382
  Slack Time                    0.332
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.431 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.423 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.423 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.369 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.369 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.270 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.270 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.208 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.206 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.145 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.145 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.017 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.327 |   -0.005 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.223 |  0.012 |   0.327 |   -0.005 | 
     | sb_wide/sb_unq1_side_sel_0_4_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.029 |  0.065 |   0.393 |    0.060 | 
     | sb_wide/out_0_4_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.382 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.205 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.207 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.269 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.283 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.057 | 0.077 |   0.028 |    0.360 | 
     | sb_wide/out_0_4_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.057 | 0.001 |   0.028 |    0.360 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_0_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_0_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.058
  Arrival Time                  0.391
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.433 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.425 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.425 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.370 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.370 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.271 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.271 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.209 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.207 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.146 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.146 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.018 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.339 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.225 |  0.023 |   0.339 |    0.005 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.063 |   0.402 |    0.068 | 
     | sb_wide/out_0_0_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.391 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.206 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.208 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.270 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.012 |  -0.052 |    0.282 | 
     | sb_wide/clk_gate_out_0_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.032 |    0.365 | 
     | sb_wide/out_0_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.072 | 0.000 |   0.032 |    0.365 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.039
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.062
  Arrival Time                  0.395
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.467 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.433 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.425 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.425 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.370 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.370 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.272 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.272 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.209 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.208 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.147 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.146 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.018 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.344 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.225 |  0.029 |   0.344 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.032 |  0.061 |   0.406 |    0.072 | 
     | sb_wide/out_2_0_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.395 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.207 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.208 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.270 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.273 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.363 | 
     | sb_wide/out_2_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_13_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.062
  Arrival Time                  0.396
  Slack Time                    0.334
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.433 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.431 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.431 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.377 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.376 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.095 |   0.053 |   -0.281 | 
     | test_pe/test_opt_reg_a/U24                         |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.053 |   -0.281 | 
     | test_pe/test_opt_reg_a/U24                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.092 |  0.083 |   0.136 |   -0.198 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              |                  | INVD1BWP40                      | 0.092 |  0.001 |   0.137 |   -0.197 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              | I ^ -> ZN v      | INVD1BWP40                      | 0.037 |  0.030 |   0.167 |   -0.167 | 
     | test_pe/test_pe_comp/U123                          |                  | OAI22D1BWP40                    | 0.037 |  0.000 |   0.167 |   -0.167 | 
     | test_pe/test_pe_comp/U123                          | A2 v -> ZN ^     | OAI22D1BWP40                    | 0.048 |  0.039 |   0.207 |   -0.127 | 
     | test_pe/FE_OFC56_comp_res_13                       |                  | INVD1BWP40                      | 0.048 |  0.000 |   0.207 |   -0.127 | 
     | test_pe/FE_OFC56_comp_res_13                       | I ^ -> ZN v      | INVD1BWP40                      | 0.021 |  0.019 |   0.226 |   -0.108 | 
     | test_pe/U63                                        |                  | MAOI22D1BWP40                   | 0.021 |  0.000 |   0.226 |   -0.108 | 
     | test_pe/U63                                        | A1 v -> ZN ^     | MAOI22D1BWP40                   | 0.074 |  0.053 |   0.279 |   -0.055 | 
     | test_pe/FE_OFC13_pe_out_res_13                     |                  | BUFFD8BWP40                     | 0.074 |  0.000 |   0.279 |   -0.055 | 
     | test_pe/FE_OFC13_pe_out_res_13                     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.120 |  0.060 |   0.339 |    0.005 | 
     | test_pe                                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.355 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.122 |  0.016 |   0.355 |    0.021 | 
     | sb_wide/sb_unq1_side_sel_2_0_8_15                  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.051 |   0.406 |    0.072 | 
     | sb_wide/out_2_0_id1_bar_reg_13_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.396 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.207 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.208 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.271 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.067 | 0.003 |  -0.061 |    0.273 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.099 | 0.090 |   0.030 |    0.364 | 
     | sb_wide/out_2_0_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.099 | 0.000 |   0.030 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_2_3_id1_bar_reg_14_/CP 
Endpoint:   sb_wide/out_2_3_id1_bar_reg_14_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.062
  Arrival Time                  0.397
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.470 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.434 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.432 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.432 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.378 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.377 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.057 |   -0.278 | 
     | test_pe/test_opt_reg_a/U34                         |                  | AO22D1BWP40                     | 0.035 |  0.000 |   0.057 |   -0.278 | 
     | test_pe/test_opt_reg_a/U34                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.175 |  0.128 |   0.185 |   -0.150 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    |                  | ND2D1BWP40                      | 0.175 |  0.002 |   0.187 |   -0.148 | 
     | test_pe/test_pe_comp/FE_RC_68_0                    | A1 ^ -> ZN v     | ND2D1BWP40                      | 0.019 |  0.034 |   0.221 |   -0.114 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     |                  | IND3D2BWP40                     | 0.019 |  0.000 |   0.221 |   -0.114 | 
     | test_pe/test_pe_comp/FE_RC_3_0                     | B1 v -> ZN ^     | IND3D2BWP40                     | 0.024 |  0.023 |   0.244 |   -0.091 | 
     | test_pe/FE_OFC207_comp_res_14                      |                  | CKND2BWP40                      | 0.024 |  0.000 |   0.244 |   -0.091 | 
     | test_pe/FE_OFC207_comp_res_14                      | I ^ -> ZN v      | CKND2BWP40                      | 0.017 |  0.017 |   0.260 |   -0.075 | 
     | test_pe/U94                                        |                  | MAOI22D4BWP40                   | 0.017 |  0.000 |   0.260 |   -0.075 | 
     | test_pe/U94                                        | A1 v -> ZN ^     | MAOI22D4BWP40                   | 0.036 |  0.033 |   0.293 |   -0.042 | 
     | test_pe/FE_OFC11_pe_out_res_14                     |                  | CKBD10BWP40                     | 0.036 |  0.000 |   0.294 |   -0.041 | 
     | test_pe/FE_OFC11_pe_out_res_14                     | I ^ -> Z ^       | CKBD10BWP40                     | 0.076 |  0.047 |   0.340 |    0.005 | 
     | test_pe                                            | res[14] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.360 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_2_3_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.073 |  0.020 |   0.360 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_2_3_8_15                  | I3_6 ^ -> ZN_6 v | nem_ohmux_invd2_4i_8b           | 0.043 |  0.047 |   0.407 |    0.072 | 
     | sb_wide/out_2_3_id1_bar_reg_14_                    |                  | DFQD0BWP40                      | 0.048 | -0.011 |   0.397 |    0.062 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.208 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.209 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.272 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.006 |  -0.057 |    0.278 | 
     | sb_wide/clk_gate_out_2_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.098 | 0.090 |   0.033 |    0.368 | 
     | sb_wide/out_2_3_id1_bar_reg_14_            |             | DFQD0BWP40   | 0.098 | 0.000 |   0.034 |    0.369 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_wide/out_0_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_0_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.050
  Arrival Time                  0.386
  Slack Time                    0.336
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.435 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.427 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.427 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.373 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.372 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.271 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.271 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.143 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.142 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.081 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.081 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |   -0.033 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.309 |   -0.027 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    |                  | CKBD4BWP40                      | 0.058 |  0.007 |   0.309 |   -0.027 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    | I ^ -> Z ^       | CKBD4BWP40                      | 0.066 |  0.055 |   0.364 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.057 | -0.000 |   0.363 |    0.028 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.028 |  0.033 |   0.397 |    0.061 | 
     | sb_wide/out_0_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.031 | -0.011 |   0.386 |    0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.209 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.210 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.273 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.286 | 
     | sb_wide/clk_gate_out_0_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.057 | 0.077 |   0.028 |    0.363 | 
     | sb_wide/out_0_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.057 | 0.000 |   0.028 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_wide/out_1_4_id1_bar_reg_15_/CP 
Endpoint:   sb_wide/out_1_4_id1_bar_reg_15_/D                  (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/Q (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.030
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.053
  Arrival Time                  0.390
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.437 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.429 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.429 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.374 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.043 |  0.101 |   0.065 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      |                  | AO22D1BWP40                     | 0.043 |  0.000 |   0.065 |   -0.272 | 
     | test_pe/test_opt_reg_file/U36                      | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.164 |  0.127 |   0.193 |   -0.145 | 
     | test_pe/U66                                        |                  | MAOI22D4BWP40                   | 0.164 |  0.001 |   0.194 |   -0.144 | 
     | test_pe/U66                                        | B2 ^ -> ZN ^     | MAOI22D4BWP40                   | 0.032 |  0.061 |   0.255 |   -0.083 | 
     | test_pe/FE_OFC9_pe_out_res_15                      |                  | CKBD8BWP40                      | 0.032 |  0.000 |   0.255 |   -0.083 | 
     | test_pe/FE_OFC9_pe_out_res_15                      | I ^ -> Z ^       | CKBD8BWP40                      | 0.056 |  0.048 |   0.303 |   -0.035 | 
     | test_pe                                            | res[15] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.309 |   -0.028 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    |                  | CKBD4BWP40                      | 0.058 |  0.007 |   0.309 |   -0.028 | 
     | sb_wide/FE_OFC111_pe_out_res_15                    | I ^ -> Z ^       | CKBD4BWP40                      | 0.066 |  0.055 |   0.364 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.057 | -0.000 |   0.364 |    0.026 | 
     | sb_wide/sb_unq1_side_sel_1_4_8_15                  | I3_7 ^ -> ZN_7 v | nem_ohmux_invd2_4i_8b           | 0.032 |  0.037 |   0.401 |    0.063 | 
     | sb_wide/out_1_4_id1_bar_reg_15_                    |                  | DFQD0BWP40                      | 0.035 | -0.011 |   0.390 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.210 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.212 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.274 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch |             | CKLNQD4BWP40 | 0.069 | 0.014 |  -0.050 |    0.288 | 
     | sb_wide/clk_gate_out_1_4_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.061 | 0.079 |   0.030 |    0.367 | 
     | sb_wide/out_1_4_id1_bar_reg_15_            |             | DFQD0BWP40   | 0.061 | 0.000 |   0.030 |    0.368 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_13_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_13_/D            (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.023
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.049
  Arrival Time                  0.387
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.437 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.097 |   -0.435 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |                  | CKLNQD3BWP40                    | 0.034 |  0.002 |  -0.097 |   -0.435 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.043 |   -0.381 | 
     | tch                                                |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.042 |   -0.380 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.032 |  0.095 |   0.053 |   -0.285 | 
     | test_pe/test_opt_reg_a/U24                         |                  | AO22D1BWP40                     | 0.032 |  0.000 |   0.053 |   -0.285 | 
     | test_pe/test_opt_reg_a/U24                         | B2 ^ -> Z ^      | AO22D1BWP40                     | 0.092 |  0.083 |   0.136 |   -0.202 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              |                  | INVD1BWP40                      | 0.092 |  0.001 |   0.137 |   -0.201 | 
     | test_pe/test_pe_comp/FE_OFC86_op_a_13              | I ^ -> ZN v      | INVD1BWP40                      | 0.037 |  0.030 |   0.167 |   -0.171 | 
     | test_pe/test_pe_comp/U123                          |                  | OAI22D1BWP40                    | 0.037 |  0.000 |   0.167 |   -0.171 | 
     | test_pe/test_pe_comp/U123                          | A2 v -> ZN ^     | OAI22D1BWP40                    | 0.048 |  0.039 |   0.207 |   -0.131 | 
     | test_pe/FE_OFC56_comp_res_13                       |                  | INVD1BWP40                      | 0.048 |  0.000 |   0.207 |   -0.131 | 
     | test_pe/FE_OFC56_comp_res_13                       | I ^ -> ZN v      | INVD1BWP40                      | 0.021 |  0.019 |   0.226 |   -0.112 | 
     | test_pe/U63                                        |                  | MAOI22D1BWP40                   | 0.021 |  0.000 |   0.226 |   -0.112 | 
     | test_pe/U63                                        | A1 v -> ZN ^     | MAOI22D1BWP40                   | 0.074 |  0.053 |   0.279 |   -0.059 | 
     | test_pe/FE_OFC13_pe_out_res_13                     |                  | BUFFD8BWP40                     | 0.074 |  0.000 |   0.279 |   -0.059 | 
     | test_pe/FE_OFC13_pe_out_res_13                     | I ^ -> Z ^       | BUFFD8BWP40                     | 0.120 |  0.060 |   0.339 |    0.001 | 
     | test_pe                                            | res[13] ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.347 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  |                  | nem_ohmux_invd2_4i_8b           | 0.114 |  0.008 |   0.347 |    0.009 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15                  | I3_5 ^ -> ZN_5 v | nem_ohmux_invd2_4i_8b           | 0.034 |  0.050 |   0.397 |    0.059 | 
     | sb_wide/out_2_1_id1_bar_reg_13_                    |                  | DFQD0BWP40                      | 0.038 | -0.011 |   0.387 |    0.049 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.211 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.212 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.275 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.066 | 0.002 |  -0.061 |    0.277 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.023 |    0.361 | 
     | sb_wide/out_2_1_id1_bar_reg_13_            |             | DFQD0BWP40   | 0.074 | 0.000 |   0.023 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_3_3_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_3_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.029
+ Phase Shift                   0.000
- CPPR Adjustment               0.008
= Required Time                 0.053
  Arrival Time                  0.391
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.020
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.135
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.036 |        |  -0.135 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD20BWP40                     | 0.036 |  0.001 |  -0.134 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD20BWP40                     | 0.032 |  0.034 |  -0.099 |   -0.437 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.091 |   -0.429 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.037 |  0.008 |  -0.091 |   -0.429 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.055 |  0.054 |  -0.037 |   -0.375 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.055 |  0.001 |  -0.036 |   -0.375 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.034 |  0.098 |   0.062 |   -0.276 | 
     | test_pe/test_opt_reg_file/U23                      |                  | AO22D4BWP40                     | 0.034 |  0.000 |   0.062 |   -0.276 | 
     | test_pe/test_opt_reg_file/U23                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.063 |  0.062 |   0.124 |   -0.214 | 
     | test_pe/U108                                       |                  | MAOI22D1BWP40                   | 0.063 |  0.002 |   0.126 |   -0.212 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D1BWP40                   | 0.054 |  0.061 |   0.187 |   -0.151 | 
     | test_pe/FE_OFC44_pe_out_res_0                      |                  | BUFFD3BWP40                     | 0.054 |  0.000 |   0.187 |   -0.151 | 
     | test_pe/FE_OFC44_pe_out_res_0                      | I ^ -> Z ^       | BUFFD3BWP40                     | 0.258 |  0.128 |   0.315 |   -0.023 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.322 |   -0.017 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.222 |  0.006 |   0.322 |   -0.017 | 
     | sb_wide/sb_unq1_side_sel_3_3_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.043 |  0.080 |   0.401 |    0.063 | 
     | sb_wide/out_3_3_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.048 | -0.010 |   0.391 |    0.053 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.027
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.127
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.053 |       |  -0.127 |    0.211 | 
     | sb_wide/CTS_ccl_a_buf_00013                |             | CKBD16BWP40  | 0.053 | 0.001 |  -0.126 |    0.213 | 
     | sb_wide/CTS_ccl_a_buf_00013                | I ^ -> Z ^  | CKBD16BWP40  | 0.065 | 0.062 |  -0.063 |    0.275 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.069 | 0.013 |  -0.051 |    0.288 | 
     | sb_wide/clk_gate_out_3_3_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.069 | 0.082 |   0.031 |    0.369 | 
     | sb_wide/out_3_3_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.069 | 0.000 |   0.031 |    0.370 | 
     +--------------------------------------------------------------------------------------------------------------+ 

