INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/reg_ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/reg_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/imports/CorgProject1/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/arf_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/alu_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/shift_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/reg_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_flag
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/imports/CorgProject1/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_16bit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/reg_module_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_module_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/imports/Desktop/register_8bit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/new/reg_ir_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_ir_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ceza4/corg_pr1/corg_pr1.srcs/sim_1/new/alu_module_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_module_test
