// Seed: 2328414797
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5
);
  logic id_7;
  ;
  wire [-1 : -1] id_8;
  assign module_1.id_3 = 0;
  wire id_9;
  parameter id_10 = 1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri0  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output uwire id_0,
    output uwire id_1,
    input wire id_2,
    output wire id_3
    , id_12,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6
    , id_13,
    output supply1 id_7,
    output uwire id_8,
    output supply0 id_9,
    input wire id_10
);
  parameter id_14 = -1;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_2,
      id_5,
      id_2
  );
endmodule
